
---------- Begin Simulation Statistics ----------
final_tick                               142966906266                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  23066                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730464                       # Number of bytes of host memory used
host_op_rate                                    33412                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   867.09                       # Real time elapsed on the host
host_tick_rate                              164880409                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000000                       # Number of instructions simulated
sim_ops                                      28971750                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.142967                       # Number of seconds simulated
sim_ticks                                142966906266                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4107986                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4821052                       # number of cc regfile writes
system.cpu.committedInsts                    20000000                       # Number of Instructions Simulated
system.cpu.committedOps                      28971750                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              25.713472                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        25.713472                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  16845285                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4702257                       # number of floating regfile writes
system.cpu.idleCycles                          175966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6460                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   815236                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.059996                       # Inst execution rate
system.cpu.iew.exec_refs                     18052307                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15633045                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  380135                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2426566                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 46                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               492                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15635438                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            30939170                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2419262                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             10840                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              30854319                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1089                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents             280882133                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  34380                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles             280872246                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4477                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1983                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11486381                       # num instructions consuming a value
system.cpu.iew.wb_count                      30242421                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.809105                       # average fanout of values written-back
system.cpu.iew.wb_producers                   9293693                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.058807                       # insts written-back per cycle
system.cpu.iew.wb_sent                       30847095                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 43660478                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9696642                       # number of integer regfile writes
system.cpu.ipc                               0.038890                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.038890                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4680      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10447917     33.85%     33.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   48      0.00%     33.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1781      0.01%     33.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2344180      7.59%     41.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     41.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  50      0.00%     41.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     41.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     41.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     41.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     41.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     41.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1800      0.01%     41.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     41.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2924      0.01%     41.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     41.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3519      0.01%     41.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1912      0.01%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1239      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               2      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     41.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                73274      0.24%     41.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              808247      2.62%     44.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2348322      7.61%     51.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       14825259     48.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30865160                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                19702182                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            39232235                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     18984609                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           20719339                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      181386                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005877                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    8026      4.42%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      4.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     25      0.01%      4.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    156      0.09%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    7      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    700      0.39%      4.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   447      0.25%      5.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             28711     15.83%     20.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           143310     79.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11339684                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          536774113                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11257812                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12187306                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   30939074                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30865160                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  96                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1967411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1161                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2737089                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     514093482                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.060038                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.429004                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           496257318     96.53%     96.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13287469      2.58%     99.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1613789      0.31%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              699717      0.14%     99.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              613062      0.12%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              476705      0.09%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              809206      0.16%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              129775      0.03%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              206441      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       514093482                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.060017                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.loadValPred.constant_verification_unit.constLoadHits       357111                       # Number of loads marked constant that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.constLoadMisses      1460226                       # Number of loads marked constant that missed in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numCAMReplacements       909444                       # Number of CVU CAM entries replaced
system.cpu.loadValPred.constant_verification_unit.numLoadAccesses      1817337                       # Number of loads marked constant which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreAccesses     15031236                       # Number of store instructions which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreHits          165                       # Number of stores that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numStoreMisses     15031071                       # Number of stores that missed in the CVU CAM
system.cpu.loadValPred.numConstLoads           909457                       # Number of loads classified as constant
system.cpu.loadValPred.numConstLoadsCorrect       357111                       # Number of constant loads correctly predicted
system.cpu.loadValPred.numConstLoadsMispredicted      1460226                       # Number of constant loads incorrectly predicted
system.cpu.loadValPred.numPredictableLoads       913291                       # Number of loads classified as predictable
system.cpu.loadValPred.numPredictableLoadsCorrect       908745                       # Number of loads correctly classified as predictable
system.cpu.loadValPred.numPredictableLoadsIncorrect         1972                       # Number of loads incorrectly classified as predictable
system.cpu.loadValPred.totalLoads             2426566                       # Total loads processed by the Load value predictor
system.cpu.memDep0.conflictingLoads               478                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              559                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2426566                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15635438                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                22038858                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        514269448                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             948                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    46                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1833064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3670737                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1837355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          576                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3675735                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            576                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  880636                       # Number of BP lookups
system.cpu.branchPred.condPredicted            870410                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              5742                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               834345                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  832423                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.769640                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2051                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            1937                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                453                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1484                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          419                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1936461                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              5486                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    513827832                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.056384                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.398452                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       496959431     96.72%     96.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        11591276      2.26%     98.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2446851      0.48%     99.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1209064      0.24%     99.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          396155      0.08%     99.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          629336      0.12%     99.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          157350      0.03%     99.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          322772      0.06%     99.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          115597      0.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    513827832                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             20000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               28971750                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    16934159                       # Number of memory references committed
system.cpu.commit.loads                       2250270                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.branches                     775434                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   18348559                       # Number of committed floating point instructions.
system.cpu.commit.integer                    26761357                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  1265                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         2615      0.01%      0.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      9825099     33.91%     33.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     33.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         1661      0.01%     33.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      2200563      7.60%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     41.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1328      0.00%     41.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     41.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         1738      0.01%     41.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     41.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2248      0.01%     41.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         1481      0.01%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          780      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     41.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        47392      0.16%     41.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       747074      2.58%     44.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      2202878      7.60%     51.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite     13936815     48.10%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     28971750                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        115597                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     14890589                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14890589                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     14890589                       # number of overall hits
system.cpu.dcache.overall_hits::total        14890589                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1849884                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1849884                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1849884                       # number of overall misses
system.cpu.dcache.overall_misses::total       1849884                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 136135953371                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 136135953371                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 136135953371                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 136135953371                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     16740473                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16740473                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     16740473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16740473                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.110504                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.110504                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.110504                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.110504                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73591.616215                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73591.616215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73591.616215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73591.616215                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31292                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          619                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               548                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.102190                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.583333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1834085                       # number of writebacks
system.cpu.dcache.writebacks::total           1834085                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12845                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12845                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1837039                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1837039                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1837039                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1837039                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134488979901                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134488979901                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134488979901                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134488979901                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.109736                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.109736                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.109736                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.109736                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73209.648734                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73209.648734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73209.648734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73209.648734                       # average overall mshr miss latency
system.cpu.dcache.replacements                1836526                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2040983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2040983                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    785568230                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    785568230                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2056610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2056610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007598                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007598                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50269.932169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50269.932169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12841                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12841                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2786                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2786                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    158664052                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    158664052                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56950.485284                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56950.485284                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12849606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12849606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1834257                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1834257                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 135350385141                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 135350385141                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14683863                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14683863                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73790.305906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73790.305906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1834253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1834253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 134330315849                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 134330315849                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124916                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124916                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73234.344362                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73234.344362                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.914648                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16727627                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1837038                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.105760                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            162074                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.914648                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         135760822                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        135760822                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1317909                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             508784937                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1135017                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2821239                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  34380                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               795444                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   602                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               31140712                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  2832                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2418280                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15633051                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           599                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        630413                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            4180331                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       22402261                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      880636                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             834927                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     509875047                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   69948                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  385                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2682                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   4099582                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2208                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          514093482                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.063009                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             0.624541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                507640504     98.74%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   653689      0.13%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   522609      0.10%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1160266      0.23%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   414118      0.08%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1032824      0.20%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   268126      0.05%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   427202      0.08%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1974144      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            514093482                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.001712                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.043561                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      4097775                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4097775                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4097775                       # number of overall hits
system.cpu.icache.overall_hits::total         4097775                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1807                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1807                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1807                       # number of overall misses
system.cpu.icache.overall_misses::total          1807                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    118602302                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118602302                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118602302                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118602302                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4099582                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4099582                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4099582                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4099582                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000441                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000441                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000441                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000441                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65634.920863                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65634.920863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65634.920863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65634.920863                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          942                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          157                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          829                       # number of writebacks
system.cpu.icache.writebacks::total               829                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          466                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          466                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          466                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          466                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1341                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1341                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1341                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1341                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90286337                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90286337                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90286337                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90286337                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000327                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000327                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000327                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000327                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67327.618941                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67327.618941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67327.618941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67327.618941                       # average overall mshr miss latency
system.cpu.icache.replacements                    829                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4097775                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4097775                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1807                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1807                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118602302                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118602302                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4099582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4099582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65634.920863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65634.920863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          466                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          466                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90286337                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90286337                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67327.618941                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67327.618941                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.930741                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4099116                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3056.760626                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82844                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.930741                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32797997                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32797997                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     4099983                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           565                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        4066                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  176294                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   62                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  69                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 951546                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    424                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 142966906266                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  34380                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2488541                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               281338383                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3115                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2783831                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             227445232                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               31002540                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2944                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  15560                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1677                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents              227006095                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            19392845                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    85113090                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 43873804                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  14892996                       # Number of floating rename lookups
system.cpu.rename.committedMaps              18063012                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1329817                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      35                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  20126601                       # count of insts added to the skid buffer
system.cpu.rob.reads                        544245487                       # The number of ROB reads
system.cpu.rob.writes                        62082227                       # The number of ROB writes
system.cpu.thread_0.numInsts                 20000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   28971750                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  674                       # number of demand (read+write) hits
system.l2.demand_hits::total                      706                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  32                       # number of overall hits
system.l2.overall_hits::.cpu.data                 674                       # number of overall hits
system.l2.overall_hits::total                     706                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1309                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1836365                       # number of demand (read+write) misses
system.l2.demand_misses::total                1837674                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1309                       # number of overall misses
system.l2.overall_misses::.cpu.data           1836365                       # number of overall misses
system.l2.overall_misses::total               1837674                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     88961112                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 132952890624                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     133041851736                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     88961112                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 132952890624                       # number of overall miss cycles
system.l2.overall_miss_latency::total    133041851736                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1341                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1837039                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1838380                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1341                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1837039                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1838380                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.976137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999633                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999616                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.976137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999633                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999616                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 67961.124523                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72400.035191                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72396.873295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 67961.124523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72400.035191                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72396.873295                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1830164                       # number of writebacks
system.l2.writebacks::total                   1830164                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1836365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1837674                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1836365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1837674                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     81505458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 122495505574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 122577011032                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     81505458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 122495505574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 122577011032                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.976137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999616                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.976137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999616                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62265.437739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66705.423799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66702.261137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62265.437739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66705.423799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66702.261137                       # average overall mshr miss latency
system.l2.replacements                        1833638                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1834085                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1834085                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1834085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1834085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          827                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              827                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          827                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          827                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    74                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1834179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1834179                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 132800105994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  132800105994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1834253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1834253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72403.023911                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72403.023911                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1834179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1834179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 122355168340                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 122355168340                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999960                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999960                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66708.411960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66708.411960                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     88961112                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88961112                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.976137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 67961.124523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 67961.124523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     81505458                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     81505458                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.976137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62265.437739                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62265.437739                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2186                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2186                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    152784630                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    152784630                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.784637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.784637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 69892.328454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 69892.328454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    140337234                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    140337234                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.784637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.784637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64198.185727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64198.185727                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4093.182710                       # Cycle average of tags in use
system.l2.tags.total_refs                     3675723                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1837734                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000139                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.085269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.178781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4090.918660                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.998759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999312                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2812                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31243542                       # Number of tag accesses
system.l2.tags.data_accesses                 31243542                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1830164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1836363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000166498900                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       114365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       114365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5426296                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1716987                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1837673                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1830164                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1837673                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1830164                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.27                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1837673                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1830164                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1836106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 114193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 114389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 114376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 114371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 114389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 114367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 114372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 114375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 114372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 114572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 114365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 114365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 114365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 114365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 114365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 114365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       114365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.068404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.011612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.546358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        114355     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        114365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       114365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.083282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           114248     99.90%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               47      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               67      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        114365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               117611072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            117130496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    822.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    819.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  142966894312                       # Total gap between requests
system.mem_ctrls.avgGap                      38978.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        83776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    117527232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    117128832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 585981.764507996384                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 822059000.013138055801                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 819272341.125389933586                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1309                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1836364                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1830164                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     33411038                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  55233128464                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3515158913322                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25524.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30077.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1920679.74                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        83776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    117527296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     117611072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        83776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        83776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    117130496                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    117130496                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1309                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1836364                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1837673                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1830164                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1830164                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       585982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    822059448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        822645429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       585982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       585982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    819283980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       819283980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    819283980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       585982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    822059448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1641929410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1837672                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1830138                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       114859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       114821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       114788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       114933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       115010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       114898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       115007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       114933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       114911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       114886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       114771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       114754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       114768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       114747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       114795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       114791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       114304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       114304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       114374                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       114432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       114492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       114439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       114433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       114507                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       114460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       114361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       114383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       114357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       114304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       114304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       114364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       114320                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             20810189502                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            9188360000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        55266539502                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11324.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30074.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1691402                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1701094                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       275312                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   852.628349                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   746.420986                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   296.794835                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7295      2.65%      2.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13242      4.81%      7.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        15115      5.49%     12.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10065      3.66%     16.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         6011      2.18%     18.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        13324      4.84%     23.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        13084      4.75%     28.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        11195      4.07%     32.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       185981     67.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       275312                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             117611008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          117128832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              822.644982                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              819.272341                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   12.83                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       983606400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       522795405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     6563437860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    4777787700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11285405040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  34582936830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  25776819360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   84492788595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   590.995432                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  65880518384                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4773860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  72312527882                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       982135560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       522013635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     6557540220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    4775532660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 11285405040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  34631987610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  25735513440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   84490128165                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   590.976824                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  65769549426                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4773860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  72423496840                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3495                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1830164                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2900                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1834178                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1834178                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3495                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      5508410                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      5508410                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                5508410                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    234741568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    234741568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               234741568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1837673                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1837673    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1837673                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         12495564308                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9695336312                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              4127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3664249                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          829                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5915                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1834253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1834252                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1341                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2786                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3511                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5510603                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               5514114                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       138880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    234951872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              235090752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1833638                       # Total snoops (count)
system.tol2bus.snoopTraffic                 117130496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3672018                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000159                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012621                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3671433     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    585      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3672018                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 142966906266                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2042066514                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1118394                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1532089692                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
