-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity krnl_lstm_krnl_dot45 is
port (
    p_in1_offset_dout : IN STD_LOGIC_VECTOR (5 downto 0);
    p_in1_offset_empty_n : IN STD_LOGIC;
    p_in1_offset_read : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read19 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read20 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read21 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read22 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read23 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read26 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read27 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read28 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read29 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read30 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read31 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_output : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_read_ap_vld : IN STD_LOGIC;
    p_read1_ap_vld : IN STD_LOGIC;
    p_read2_ap_vld : IN STD_LOGIC;
    p_read3_ap_vld : IN STD_LOGIC;
    p_read4_ap_vld : IN STD_LOGIC;
    p_read5_ap_vld : IN STD_LOGIC;
    p_read6_ap_vld : IN STD_LOGIC;
    p_read7_ap_vld : IN STD_LOGIC;
    p_read8_ap_vld : IN STD_LOGIC;
    p_read9_ap_vld : IN STD_LOGIC;
    p_read10_ap_vld : IN STD_LOGIC;
    p_read11_ap_vld : IN STD_LOGIC;
    p_read12_ap_vld : IN STD_LOGIC;
    p_read13_ap_vld : IN STD_LOGIC;
    p_read14_ap_vld : IN STD_LOGIC;
    p_read15_ap_vld : IN STD_LOGIC;
    p_read16_ap_vld : IN STD_LOGIC;
    p_read17_ap_vld : IN STD_LOGIC;
    p_read18_ap_vld : IN STD_LOGIC;
    p_read19_ap_vld : IN STD_LOGIC;
    p_read20_ap_vld : IN STD_LOGIC;
    p_read21_ap_vld : IN STD_LOGIC;
    p_read22_ap_vld : IN STD_LOGIC;
    p_read23_ap_vld : IN STD_LOGIC;
    p_read24_ap_vld : IN STD_LOGIC;
    p_read25_ap_vld : IN STD_LOGIC;
    p_read26_ap_vld : IN STD_LOGIC;
    p_read27_ap_vld : IN STD_LOGIC;
    p_read28_ap_vld : IN STD_LOGIC;
    p_read29_ap_vld : IN STD_LOGIC;
    p_read30_ap_vld : IN STD_LOGIC;
    p_read31_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    p_output_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of krnl_lstm_krnl_dot45 is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';

attribute shreg_extract : string;
    signal krnl_dot45_entry125_U0_ap_start : STD_LOGIC;
    signal krnl_dot45_entry125_U0_start_full_n : STD_LOGIC;
    signal krnl_dot45_entry125_U0_ap_done : STD_LOGIC;
    signal krnl_dot45_entry125_U0_ap_continue : STD_LOGIC;
    signal krnl_dot45_entry125_U0_ap_idle : STD_LOGIC;
    signal krnl_dot45_entry125_U0_ap_ready : STD_LOGIC;
    signal krnl_dot45_entry125_U0_start_out : STD_LOGIC;
    signal krnl_dot45_entry125_U0_start_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in1_offset_read : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in1_offset_out_din : STD_LOGIC_VECTOR (5 downto 0);
    signal krnl_dot45_entry125_U0_p_in1_offset_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_0_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_0_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_1_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_1_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_2_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_2_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_3_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_3_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_4_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_4_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_5_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_5_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_6_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_6_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_7_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_7_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_8_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_8_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_9_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_9_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_10_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_10_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_11_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_11_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_12_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_12_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_13_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_13_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_14_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_14_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_15_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_15_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_16_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_16_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_17_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_17_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_18_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_18_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_19_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_19_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_20_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_20_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_21_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_21_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_22_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_22_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_23_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_23_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_24_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_24_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_25_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_25_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_26_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_26_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_27_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_27_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_28_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_28_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_29_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_29_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_30_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_30_out_write : STD_LOGIC;
    signal krnl_dot45_entry125_U0_p_in2_31_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot45_entry125_U0_p_in2_31_out_write : STD_LOGIC;
    signal readVec2Stream_float_32u_155_U0_ap_start : STD_LOGIC;
    signal readVec2Stream_float_32u_155_U0_ap_done : STD_LOGIC;
    signal readVec2Stream_float_32u_155_U0_ap_continue : STD_LOGIC;
    signal readVec2Stream_float_32u_155_U0_ap_idle : STD_LOGIC;
    signal readVec2Stream_float_32u_155_U0_ap_ready : STD_LOGIC;
    signal readVec2Stream_float_32u_155_U0_start_out : STD_LOGIC;
    signal readVec2Stream_float_32u_155_U0_start_write : STD_LOGIC;
    signal readVec2Stream_float_32u_155_U0_str_in12_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal readVec2Stream_float_32u_155_U0_str_in12_write : STD_LOGIC;
    signal readVec2Stream_float_32u_155_U0_p_in_offset_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_ap_start : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_ap_done : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_ap_continue : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_ap_idle : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_ap_ready : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_str_in12_din : STD_LOGIC_VECTOR (1023 downto 0);
    signal readVec2Stream_float_32u_3956_U0_str_in12_write : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_0_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_1_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_2_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_3_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_4_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_5_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_6_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_7_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_8_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_9_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_10_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_11_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_12_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_13_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_14_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_15_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_16_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_17_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_18_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_19_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_20_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_21_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_22_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_23_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_24_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_25_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_26_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_27_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_28_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_29_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_30_read : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_p_in_31_read : STD_LOGIC;
    signal dot_float_5u_unsigned_int_4057_U0_str_in12_read : STD_LOGIC;
    signal dot_float_5u_unsigned_int_4057_U0_str_in23_read : STD_LOGIC;
    signal dot_float_5u_unsigned_int_4057_U0_p_res : STD_LOGIC_VECTOR (31 downto 0);
    signal dot_float_5u_unsigned_int_4057_U0_ap_start : STD_LOGIC;
    signal dot_float_5u_unsigned_int_4057_U0_p_res_ap_vld : STD_LOGIC;
    signal dot_float_5u_unsigned_int_4057_U0_ap_done : STD_LOGIC;
    signal dot_float_5u_unsigned_int_4057_U0_ap_ready : STD_LOGIC;
    signal dot_float_5u_unsigned_int_4057_U0_ap_idle : STD_LOGIC;
    signal dot_float_5u_unsigned_int_4057_U0_ap_continue : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal p_in1_offset_c_i_full_n : STD_LOGIC;
    signal p_in1_offset_c_i_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal p_in1_offset_c_i_empty_n : STD_LOGIC;
    signal p_in2_0_c_i_full_n : STD_LOGIC;
    signal p_in2_0_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_0_c_i_empty_n : STD_LOGIC;
    signal p_in2_1_c_i_full_n : STD_LOGIC;
    signal p_in2_1_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_1_c_i_empty_n : STD_LOGIC;
    signal p_in2_2_c_i_full_n : STD_LOGIC;
    signal p_in2_2_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_2_c_i_empty_n : STD_LOGIC;
    signal p_in2_3_c_i_full_n : STD_LOGIC;
    signal p_in2_3_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_3_c_i_empty_n : STD_LOGIC;
    signal p_in2_4_c_i_full_n : STD_LOGIC;
    signal p_in2_4_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_4_c_i_empty_n : STD_LOGIC;
    signal p_in2_5_c_i_full_n : STD_LOGIC;
    signal p_in2_5_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_5_c_i_empty_n : STD_LOGIC;
    signal p_in2_6_c_i_full_n : STD_LOGIC;
    signal p_in2_6_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_6_c_i_empty_n : STD_LOGIC;
    signal p_in2_7_c_i_full_n : STD_LOGIC;
    signal p_in2_7_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_7_c_i_empty_n : STD_LOGIC;
    signal p_in2_8_c_i_full_n : STD_LOGIC;
    signal p_in2_8_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_8_c_i_empty_n : STD_LOGIC;
    signal p_in2_9_c_i_full_n : STD_LOGIC;
    signal p_in2_9_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_9_c_i_empty_n : STD_LOGIC;
    signal p_in2_10_c_i_full_n : STD_LOGIC;
    signal p_in2_10_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_10_c_i_empty_n : STD_LOGIC;
    signal p_in2_11_c_i_full_n : STD_LOGIC;
    signal p_in2_11_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_11_c_i_empty_n : STD_LOGIC;
    signal p_in2_12_c_i_full_n : STD_LOGIC;
    signal p_in2_12_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_12_c_i_empty_n : STD_LOGIC;
    signal p_in2_13_c_i_full_n : STD_LOGIC;
    signal p_in2_13_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_13_c_i_empty_n : STD_LOGIC;
    signal p_in2_14_c_i_full_n : STD_LOGIC;
    signal p_in2_14_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_14_c_i_empty_n : STD_LOGIC;
    signal p_in2_15_c_i_full_n : STD_LOGIC;
    signal p_in2_15_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_15_c_i_empty_n : STD_LOGIC;
    signal p_in2_16_c_i_full_n : STD_LOGIC;
    signal p_in2_16_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_16_c_i_empty_n : STD_LOGIC;
    signal p_in2_17_c_i_full_n : STD_LOGIC;
    signal p_in2_17_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_17_c_i_empty_n : STD_LOGIC;
    signal p_in2_18_c_i_full_n : STD_LOGIC;
    signal p_in2_18_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_18_c_i_empty_n : STD_LOGIC;
    signal p_in2_19_c_i_full_n : STD_LOGIC;
    signal p_in2_19_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_19_c_i_empty_n : STD_LOGIC;
    signal p_in2_20_c_i_full_n : STD_LOGIC;
    signal p_in2_20_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_20_c_i_empty_n : STD_LOGIC;
    signal p_in2_21_c_i_full_n : STD_LOGIC;
    signal p_in2_21_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_21_c_i_empty_n : STD_LOGIC;
    signal p_in2_22_c_i_full_n : STD_LOGIC;
    signal p_in2_22_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_22_c_i_empty_n : STD_LOGIC;
    signal p_in2_23_c_i_full_n : STD_LOGIC;
    signal p_in2_23_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_23_c_i_empty_n : STD_LOGIC;
    signal p_in2_24_c_i_full_n : STD_LOGIC;
    signal p_in2_24_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_24_c_i_empty_n : STD_LOGIC;
    signal p_in2_25_c_i_full_n : STD_LOGIC;
    signal p_in2_25_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_25_c_i_empty_n : STD_LOGIC;
    signal p_in2_26_c_i_full_n : STD_LOGIC;
    signal p_in2_26_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_26_c_i_empty_n : STD_LOGIC;
    signal p_in2_27_c_i_full_n : STD_LOGIC;
    signal p_in2_27_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_27_c_i_empty_n : STD_LOGIC;
    signal p_in2_28_c_i_full_n : STD_LOGIC;
    signal p_in2_28_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_28_c_i_empty_n : STD_LOGIC;
    signal p_in2_29_c_i_full_n : STD_LOGIC;
    signal p_in2_29_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_29_c_i_empty_n : STD_LOGIC;
    signal p_in2_30_c_i_full_n : STD_LOGIC;
    signal p_in2_30_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_30_c_i_empty_n : STD_LOGIC;
    signal p_in2_31_c_i_full_n : STD_LOGIC;
    signal p_in2_31_c_i_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in2_31_c_i_empty_n : STD_LOGIC;
    signal str_in1_full_n : STD_LOGIC;
    signal str_in1_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal str_in1_empty_n : STD_LOGIC;
    signal str_in2_full_n : STD_LOGIC;
    signal str_in2_dout : STD_LOGIC_VECTOR (1023 downto 0);
    signal str_in2_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_readVec2Stream_float_32u_155_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_readVec2Stream_float_32u_155_U0_full_n : STD_LOGIC;
    signal start_for_readVec2Stream_float_32u_155_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_readVec2Stream_float_32u_155_U0_empty_n : STD_LOGIC;
    signal start_for_readVec2Stream_float_32u_3956_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_readVec2Stream_float_32u_3956_U0_full_n : STD_LOGIC;
    signal start_for_readVec2Stream_float_32u_3956_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_readVec2Stream_float_32u_3956_U0_empty_n : STD_LOGIC;
    signal start_for_dot_float_5u_unsigned_int_4057_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dot_float_5u_unsigned_int_4057_U0_full_n : STD_LOGIC;
    signal start_for_dot_float_5u_unsigned_int_4057_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dot_float_5u_unsigned_int_4057_U0_empty_n : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_start_full_n : STD_LOGIC;
    signal readVec2Stream_float_32u_3956_U0_start_write : STD_LOGIC;
    signal dot_float_5u_unsigned_int_4057_U0_start_full_n : STD_LOGIC;
    signal dot_float_5u_unsigned_int_4057_U0_start_write : STD_LOGIC;

    component krnl_lstm_krnl_dot45_entry125 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_in1_offset_dout : IN STD_LOGIC_VECTOR (5 downto 0);
        p_in1_offset_empty_n : IN STD_LOGIC;
        p_in1_offset_read : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in1_offset_out_din : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_in1_offset_out_full_n : IN STD_LOGIC;
        p_in1_offset_out_write : OUT STD_LOGIC;
        p_in2_0_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_0_out_full_n : IN STD_LOGIC;
        p_in2_0_out_write : OUT STD_LOGIC;
        p_in2_1_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_1_out_full_n : IN STD_LOGIC;
        p_in2_1_out_write : OUT STD_LOGIC;
        p_in2_2_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_2_out_full_n : IN STD_LOGIC;
        p_in2_2_out_write : OUT STD_LOGIC;
        p_in2_3_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_3_out_full_n : IN STD_LOGIC;
        p_in2_3_out_write : OUT STD_LOGIC;
        p_in2_4_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_4_out_full_n : IN STD_LOGIC;
        p_in2_4_out_write : OUT STD_LOGIC;
        p_in2_5_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_5_out_full_n : IN STD_LOGIC;
        p_in2_5_out_write : OUT STD_LOGIC;
        p_in2_6_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_6_out_full_n : IN STD_LOGIC;
        p_in2_6_out_write : OUT STD_LOGIC;
        p_in2_7_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_7_out_full_n : IN STD_LOGIC;
        p_in2_7_out_write : OUT STD_LOGIC;
        p_in2_8_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_8_out_full_n : IN STD_LOGIC;
        p_in2_8_out_write : OUT STD_LOGIC;
        p_in2_9_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_9_out_full_n : IN STD_LOGIC;
        p_in2_9_out_write : OUT STD_LOGIC;
        p_in2_10_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_10_out_full_n : IN STD_LOGIC;
        p_in2_10_out_write : OUT STD_LOGIC;
        p_in2_11_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_11_out_full_n : IN STD_LOGIC;
        p_in2_11_out_write : OUT STD_LOGIC;
        p_in2_12_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_12_out_full_n : IN STD_LOGIC;
        p_in2_12_out_write : OUT STD_LOGIC;
        p_in2_13_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_13_out_full_n : IN STD_LOGIC;
        p_in2_13_out_write : OUT STD_LOGIC;
        p_in2_14_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_14_out_full_n : IN STD_LOGIC;
        p_in2_14_out_write : OUT STD_LOGIC;
        p_in2_15_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_15_out_full_n : IN STD_LOGIC;
        p_in2_15_out_write : OUT STD_LOGIC;
        p_in2_16_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_16_out_full_n : IN STD_LOGIC;
        p_in2_16_out_write : OUT STD_LOGIC;
        p_in2_17_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_17_out_full_n : IN STD_LOGIC;
        p_in2_17_out_write : OUT STD_LOGIC;
        p_in2_18_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_18_out_full_n : IN STD_LOGIC;
        p_in2_18_out_write : OUT STD_LOGIC;
        p_in2_19_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_19_out_full_n : IN STD_LOGIC;
        p_in2_19_out_write : OUT STD_LOGIC;
        p_in2_20_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_20_out_full_n : IN STD_LOGIC;
        p_in2_20_out_write : OUT STD_LOGIC;
        p_in2_21_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_21_out_full_n : IN STD_LOGIC;
        p_in2_21_out_write : OUT STD_LOGIC;
        p_in2_22_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_22_out_full_n : IN STD_LOGIC;
        p_in2_22_out_write : OUT STD_LOGIC;
        p_in2_23_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_23_out_full_n : IN STD_LOGIC;
        p_in2_23_out_write : OUT STD_LOGIC;
        p_in2_24_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_24_out_full_n : IN STD_LOGIC;
        p_in2_24_out_write : OUT STD_LOGIC;
        p_in2_25_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_25_out_full_n : IN STD_LOGIC;
        p_in2_25_out_write : OUT STD_LOGIC;
        p_in2_26_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_26_out_full_n : IN STD_LOGIC;
        p_in2_26_out_write : OUT STD_LOGIC;
        p_in2_27_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_27_out_full_n : IN STD_LOGIC;
        p_in2_27_out_write : OUT STD_LOGIC;
        p_in2_28_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_28_out_full_n : IN STD_LOGIC;
        p_in2_28_out_write : OUT STD_LOGIC;
        p_in2_29_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_29_out_full_n : IN STD_LOGIC;
        p_in2_29_out_write : OUT STD_LOGIC;
        p_in2_30_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_30_out_full_n : IN STD_LOGIC;
        p_in2_30_out_write : OUT STD_LOGIC;
        p_in2_31_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in2_31_out_full_n : IN STD_LOGIC;
        p_in2_31_out_write : OUT STD_LOGIC );
    end component;


    component krnl_lstm_readVec2Stream_float_32u_155 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        str_in12_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        str_in12_full_n : IN STD_LOGIC;
        str_in12_write : OUT STD_LOGIC;
        p_in_offset_dout : IN STD_LOGIC_VECTOR (5 downto 0);
        p_in_offset_empty_n : IN STD_LOGIC;
        p_in_offset_read : OUT STD_LOGIC );
    end component;


    component krnl_lstm_readVec2Stream_float_32u_3956 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        str_in12_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
        str_in12_full_n : IN STD_LOGIC;
        str_in12_write : OUT STD_LOGIC;
        p_in_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_0_empty_n : IN STD_LOGIC;
        p_in_0_read : OUT STD_LOGIC;
        p_in_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_1_empty_n : IN STD_LOGIC;
        p_in_1_read : OUT STD_LOGIC;
        p_in_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_2_empty_n : IN STD_LOGIC;
        p_in_2_read : OUT STD_LOGIC;
        p_in_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_3_empty_n : IN STD_LOGIC;
        p_in_3_read : OUT STD_LOGIC;
        p_in_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_4_empty_n : IN STD_LOGIC;
        p_in_4_read : OUT STD_LOGIC;
        p_in_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_5_empty_n : IN STD_LOGIC;
        p_in_5_read : OUT STD_LOGIC;
        p_in_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_6_empty_n : IN STD_LOGIC;
        p_in_6_read : OUT STD_LOGIC;
        p_in_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_7_empty_n : IN STD_LOGIC;
        p_in_7_read : OUT STD_LOGIC;
        p_in_8_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_8_empty_n : IN STD_LOGIC;
        p_in_8_read : OUT STD_LOGIC;
        p_in_9_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_9_empty_n : IN STD_LOGIC;
        p_in_9_read : OUT STD_LOGIC;
        p_in_10_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_10_empty_n : IN STD_LOGIC;
        p_in_10_read : OUT STD_LOGIC;
        p_in_11_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_11_empty_n : IN STD_LOGIC;
        p_in_11_read : OUT STD_LOGIC;
        p_in_12_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_12_empty_n : IN STD_LOGIC;
        p_in_12_read : OUT STD_LOGIC;
        p_in_13_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_13_empty_n : IN STD_LOGIC;
        p_in_13_read : OUT STD_LOGIC;
        p_in_14_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_14_empty_n : IN STD_LOGIC;
        p_in_14_read : OUT STD_LOGIC;
        p_in_15_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_15_empty_n : IN STD_LOGIC;
        p_in_15_read : OUT STD_LOGIC;
        p_in_16_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_16_empty_n : IN STD_LOGIC;
        p_in_16_read : OUT STD_LOGIC;
        p_in_17_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_17_empty_n : IN STD_LOGIC;
        p_in_17_read : OUT STD_LOGIC;
        p_in_18_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_18_empty_n : IN STD_LOGIC;
        p_in_18_read : OUT STD_LOGIC;
        p_in_19_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_19_empty_n : IN STD_LOGIC;
        p_in_19_read : OUT STD_LOGIC;
        p_in_20_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_20_empty_n : IN STD_LOGIC;
        p_in_20_read : OUT STD_LOGIC;
        p_in_21_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_21_empty_n : IN STD_LOGIC;
        p_in_21_read : OUT STD_LOGIC;
        p_in_22_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_22_empty_n : IN STD_LOGIC;
        p_in_22_read : OUT STD_LOGIC;
        p_in_23_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_23_empty_n : IN STD_LOGIC;
        p_in_23_read : OUT STD_LOGIC;
        p_in_24_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_24_empty_n : IN STD_LOGIC;
        p_in_24_read : OUT STD_LOGIC;
        p_in_25_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_25_empty_n : IN STD_LOGIC;
        p_in_25_read : OUT STD_LOGIC;
        p_in_26_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_26_empty_n : IN STD_LOGIC;
        p_in_26_read : OUT STD_LOGIC;
        p_in_27_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_27_empty_n : IN STD_LOGIC;
        p_in_27_read : OUT STD_LOGIC;
        p_in_28_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_28_empty_n : IN STD_LOGIC;
        p_in_28_read : OUT STD_LOGIC;
        p_in_29_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_29_empty_n : IN STD_LOGIC;
        p_in_29_read : OUT STD_LOGIC;
        p_in_30_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_30_empty_n : IN STD_LOGIC;
        p_in_30_read : OUT STD_LOGIC;
        p_in_31_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_31_empty_n : IN STD_LOGIC;
        p_in_31_read : OUT STD_LOGIC );
    end component;


    component krnl_lstm_dot_float_5u_unsigned_int_4057 IS
    port (
        str_in12_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        str_in12_empty_n : IN STD_LOGIC;
        str_in12_read : OUT STD_LOGIC;
        str_in23_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
        str_in23_empty_n : IN STD_LOGIC;
        str_in23_read : OUT STD_LOGIC;
        p_res : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        p_res_ap_vld : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component krnl_lstm_fifo_w6_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (5 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_lstm_fifo_w32_d2_S_x6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_lstm_fifo_w1024_d2_S_x3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (1023 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (1023 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_lstm_start_for_readVec2Stream_float_32u_155_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_lstm_start_for_readVec2Stream_float_32u_3956_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_lstm_start_for_dot_float_5u_unsigned_int_4057_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    krnl_dot45_entry125_U0 : component krnl_lstm_krnl_dot45_entry125
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => krnl_dot45_entry125_U0_ap_start,
        start_full_n => krnl_dot45_entry125_U0_start_full_n,
        ap_done => krnl_dot45_entry125_U0_ap_done,
        ap_continue => krnl_dot45_entry125_U0_ap_continue,
        ap_idle => krnl_dot45_entry125_U0_ap_idle,
        ap_ready => krnl_dot45_entry125_U0_ap_ready,
        start_out => krnl_dot45_entry125_U0_start_out,
        start_write => krnl_dot45_entry125_U0_start_write,
        p_in1_offset_dout => p_in1_offset_dout,
        p_in1_offset_empty_n => p_in1_offset_empty_n,
        p_in1_offset_read => krnl_dot45_entry125_U0_p_in1_offset_read,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        p_read4 => p_read4,
        p_read5 => p_read5,
        p_read6 => p_read6,
        p_read7 => p_read7,
        p_read8 => p_read8,
        p_read9 => p_read9,
        p_read10 => p_read10,
        p_read11 => p_read11,
        p_read12 => p_read12,
        p_read13 => p_read13,
        p_read14 => p_read14,
        p_read15 => p_read15,
        p_read16 => p_read16,
        p_read17 => p_read17,
        p_read18 => p_read18,
        p_read19 => p_read19,
        p_read20 => p_read20,
        p_read21 => p_read21,
        p_read22 => p_read22,
        p_read23 => p_read23,
        p_read24 => p_read24,
        p_read25 => p_read25,
        p_read26 => p_read26,
        p_read27 => p_read27,
        p_read28 => p_read28,
        p_read29 => p_read29,
        p_read30 => p_read30,
        p_read31 => p_read31,
        p_in1_offset_out_din => krnl_dot45_entry125_U0_p_in1_offset_out_din,
        p_in1_offset_out_full_n => p_in1_offset_c_i_full_n,
        p_in1_offset_out_write => krnl_dot45_entry125_U0_p_in1_offset_out_write,
        p_in2_0_out_din => krnl_dot45_entry125_U0_p_in2_0_out_din,
        p_in2_0_out_full_n => p_in2_0_c_i_full_n,
        p_in2_0_out_write => krnl_dot45_entry125_U0_p_in2_0_out_write,
        p_in2_1_out_din => krnl_dot45_entry125_U0_p_in2_1_out_din,
        p_in2_1_out_full_n => p_in2_1_c_i_full_n,
        p_in2_1_out_write => krnl_dot45_entry125_U0_p_in2_1_out_write,
        p_in2_2_out_din => krnl_dot45_entry125_U0_p_in2_2_out_din,
        p_in2_2_out_full_n => p_in2_2_c_i_full_n,
        p_in2_2_out_write => krnl_dot45_entry125_U0_p_in2_2_out_write,
        p_in2_3_out_din => krnl_dot45_entry125_U0_p_in2_3_out_din,
        p_in2_3_out_full_n => p_in2_3_c_i_full_n,
        p_in2_3_out_write => krnl_dot45_entry125_U0_p_in2_3_out_write,
        p_in2_4_out_din => krnl_dot45_entry125_U0_p_in2_4_out_din,
        p_in2_4_out_full_n => p_in2_4_c_i_full_n,
        p_in2_4_out_write => krnl_dot45_entry125_U0_p_in2_4_out_write,
        p_in2_5_out_din => krnl_dot45_entry125_U0_p_in2_5_out_din,
        p_in2_5_out_full_n => p_in2_5_c_i_full_n,
        p_in2_5_out_write => krnl_dot45_entry125_U0_p_in2_5_out_write,
        p_in2_6_out_din => krnl_dot45_entry125_U0_p_in2_6_out_din,
        p_in2_6_out_full_n => p_in2_6_c_i_full_n,
        p_in2_6_out_write => krnl_dot45_entry125_U0_p_in2_6_out_write,
        p_in2_7_out_din => krnl_dot45_entry125_U0_p_in2_7_out_din,
        p_in2_7_out_full_n => p_in2_7_c_i_full_n,
        p_in2_7_out_write => krnl_dot45_entry125_U0_p_in2_7_out_write,
        p_in2_8_out_din => krnl_dot45_entry125_U0_p_in2_8_out_din,
        p_in2_8_out_full_n => p_in2_8_c_i_full_n,
        p_in2_8_out_write => krnl_dot45_entry125_U0_p_in2_8_out_write,
        p_in2_9_out_din => krnl_dot45_entry125_U0_p_in2_9_out_din,
        p_in2_9_out_full_n => p_in2_9_c_i_full_n,
        p_in2_9_out_write => krnl_dot45_entry125_U0_p_in2_9_out_write,
        p_in2_10_out_din => krnl_dot45_entry125_U0_p_in2_10_out_din,
        p_in2_10_out_full_n => p_in2_10_c_i_full_n,
        p_in2_10_out_write => krnl_dot45_entry125_U0_p_in2_10_out_write,
        p_in2_11_out_din => krnl_dot45_entry125_U0_p_in2_11_out_din,
        p_in2_11_out_full_n => p_in2_11_c_i_full_n,
        p_in2_11_out_write => krnl_dot45_entry125_U0_p_in2_11_out_write,
        p_in2_12_out_din => krnl_dot45_entry125_U0_p_in2_12_out_din,
        p_in2_12_out_full_n => p_in2_12_c_i_full_n,
        p_in2_12_out_write => krnl_dot45_entry125_U0_p_in2_12_out_write,
        p_in2_13_out_din => krnl_dot45_entry125_U0_p_in2_13_out_din,
        p_in2_13_out_full_n => p_in2_13_c_i_full_n,
        p_in2_13_out_write => krnl_dot45_entry125_U0_p_in2_13_out_write,
        p_in2_14_out_din => krnl_dot45_entry125_U0_p_in2_14_out_din,
        p_in2_14_out_full_n => p_in2_14_c_i_full_n,
        p_in2_14_out_write => krnl_dot45_entry125_U0_p_in2_14_out_write,
        p_in2_15_out_din => krnl_dot45_entry125_U0_p_in2_15_out_din,
        p_in2_15_out_full_n => p_in2_15_c_i_full_n,
        p_in2_15_out_write => krnl_dot45_entry125_U0_p_in2_15_out_write,
        p_in2_16_out_din => krnl_dot45_entry125_U0_p_in2_16_out_din,
        p_in2_16_out_full_n => p_in2_16_c_i_full_n,
        p_in2_16_out_write => krnl_dot45_entry125_U0_p_in2_16_out_write,
        p_in2_17_out_din => krnl_dot45_entry125_U0_p_in2_17_out_din,
        p_in2_17_out_full_n => p_in2_17_c_i_full_n,
        p_in2_17_out_write => krnl_dot45_entry125_U0_p_in2_17_out_write,
        p_in2_18_out_din => krnl_dot45_entry125_U0_p_in2_18_out_din,
        p_in2_18_out_full_n => p_in2_18_c_i_full_n,
        p_in2_18_out_write => krnl_dot45_entry125_U0_p_in2_18_out_write,
        p_in2_19_out_din => krnl_dot45_entry125_U0_p_in2_19_out_din,
        p_in2_19_out_full_n => p_in2_19_c_i_full_n,
        p_in2_19_out_write => krnl_dot45_entry125_U0_p_in2_19_out_write,
        p_in2_20_out_din => krnl_dot45_entry125_U0_p_in2_20_out_din,
        p_in2_20_out_full_n => p_in2_20_c_i_full_n,
        p_in2_20_out_write => krnl_dot45_entry125_U0_p_in2_20_out_write,
        p_in2_21_out_din => krnl_dot45_entry125_U0_p_in2_21_out_din,
        p_in2_21_out_full_n => p_in2_21_c_i_full_n,
        p_in2_21_out_write => krnl_dot45_entry125_U0_p_in2_21_out_write,
        p_in2_22_out_din => krnl_dot45_entry125_U0_p_in2_22_out_din,
        p_in2_22_out_full_n => p_in2_22_c_i_full_n,
        p_in2_22_out_write => krnl_dot45_entry125_U0_p_in2_22_out_write,
        p_in2_23_out_din => krnl_dot45_entry125_U0_p_in2_23_out_din,
        p_in2_23_out_full_n => p_in2_23_c_i_full_n,
        p_in2_23_out_write => krnl_dot45_entry125_U0_p_in2_23_out_write,
        p_in2_24_out_din => krnl_dot45_entry125_U0_p_in2_24_out_din,
        p_in2_24_out_full_n => p_in2_24_c_i_full_n,
        p_in2_24_out_write => krnl_dot45_entry125_U0_p_in2_24_out_write,
        p_in2_25_out_din => krnl_dot45_entry125_U0_p_in2_25_out_din,
        p_in2_25_out_full_n => p_in2_25_c_i_full_n,
        p_in2_25_out_write => krnl_dot45_entry125_U0_p_in2_25_out_write,
        p_in2_26_out_din => krnl_dot45_entry125_U0_p_in2_26_out_din,
        p_in2_26_out_full_n => p_in2_26_c_i_full_n,
        p_in2_26_out_write => krnl_dot45_entry125_U0_p_in2_26_out_write,
        p_in2_27_out_din => krnl_dot45_entry125_U0_p_in2_27_out_din,
        p_in2_27_out_full_n => p_in2_27_c_i_full_n,
        p_in2_27_out_write => krnl_dot45_entry125_U0_p_in2_27_out_write,
        p_in2_28_out_din => krnl_dot45_entry125_U0_p_in2_28_out_din,
        p_in2_28_out_full_n => p_in2_28_c_i_full_n,
        p_in2_28_out_write => krnl_dot45_entry125_U0_p_in2_28_out_write,
        p_in2_29_out_din => krnl_dot45_entry125_U0_p_in2_29_out_din,
        p_in2_29_out_full_n => p_in2_29_c_i_full_n,
        p_in2_29_out_write => krnl_dot45_entry125_U0_p_in2_29_out_write,
        p_in2_30_out_din => krnl_dot45_entry125_U0_p_in2_30_out_din,
        p_in2_30_out_full_n => p_in2_30_c_i_full_n,
        p_in2_30_out_write => krnl_dot45_entry125_U0_p_in2_30_out_write,
        p_in2_31_out_din => krnl_dot45_entry125_U0_p_in2_31_out_din,
        p_in2_31_out_full_n => p_in2_31_c_i_full_n,
        p_in2_31_out_write => krnl_dot45_entry125_U0_p_in2_31_out_write);

    readVec2Stream_float_32u_155_U0 : component krnl_lstm_readVec2Stream_float_32u_155
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => readVec2Stream_float_32u_155_U0_ap_start,
        start_full_n => start_for_dot_float_5u_unsigned_int_4057_U0_full_n,
        ap_done => readVec2Stream_float_32u_155_U0_ap_done,
        ap_continue => readVec2Stream_float_32u_155_U0_ap_continue,
        ap_idle => readVec2Stream_float_32u_155_U0_ap_idle,
        ap_ready => readVec2Stream_float_32u_155_U0_ap_ready,
        start_out => readVec2Stream_float_32u_155_U0_start_out,
        start_write => readVec2Stream_float_32u_155_U0_start_write,
        str_in12_din => readVec2Stream_float_32u_155_U0_str_in12_din,
        str_in12_full_n => str_in1_full_n,
        str_in12_write => readVec2Stream_float_32u_155_U0_str_in12_write,
        p_in_offset_dout => p_in1_offset_c_i_dout,
        p_in_offset_empty_n => p_in1_offset_c_i_empty_n,
        p_in_offset_read => readVec2Stream_float_32u_155_U0_p_in_offset_read);

    readVec2Stream_float_32u_3956_U0 : component krnl_lstm_readVec2Stream_float_32u_3956
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => readVec2Stream_float_32u_3956_U0_ap_start,
        ap_done => readVec2Stream_float_32u_3956_U0_ap_done,
        ap_continue => readVec2Stream_float_32u_3956_U0_ap_continue,
        ap_idle => readVec2Stream_float_32u_3956_U0_ap_idle,
        ap_ready => readVec2Stream_float_32u_3956_U0_ap_ready,
        str_in12_din => readVec2Stream_float_32u_3956_U0_str_in12_din,
        str_in12_full_n => str_in2_full_n,
        str_in12_write => readVec2Stream_float_32u_3956_U0_str_in12_write,
        p_in_0_dout => p_in2_0_c_i_dout,
        p_in_0_empty_n => p_in2_0_c_i_empty_n,
        p_in_0_read => readVec2Stream_float_32u_3956_U0_p_in_0_read,
        p_in_1_dout => p_in2_1_c_i_dout,
        p_in_1_empty_n => p_in2_1_c_i_empty_n,
        p_in_1_read => readVec2Stream_float_32u_3956_U0_p_in_1_read,
        p_in_2_dout => p_in2_2_c_i_dout,
        p_in_2_empty_n => p_in2_2_c_i_empty_n,
        p_in_2_read => readVec2Stream_float_32u_3956_U0_p_in_2_read,
        p_in_3_dout => p_in2_3_c_i_dout,
        p_in_3_empty_n => p_in2_3_c_i_empty_n,
        p_in_3_read => readVec2Stream_float_32u_3956_U0_p_in_3_read,
        p_in_4_dout => p_in2_4_c_i_dout,
        p_in_4_empty_n => p_in2_4_c_i_empty_n,
        p_in_4_read => readVec2Stream_float_32u_3956_U0_p_in_4_read,
        p_in_5_dout => p_in2_5_c_i_dout,
        p_in_5_empty_n => p_in2_5_c_i_empty_n,
        p_in_5_read => readVec2Stream_float_32u_3956_U0_p_in_5_read,
        p_in_6_dout => p_in2_6_c_i_dout,
        p_in_6_empty_n => p_in2_6_c_i_empty_n,
        p_in_6_read => readVec2Stream_float_32u_3956_U0_p_in_6_read,
        p_in_7_dout => p_in2_7_c_i_dout,
        p_in_7_empty_n => p_in2_7_c_i_empty_n,
        p_in_7_read => readVec2Stream_float_32u_3956_U0_p_in_7_read,
        p_in_8_dout => p_in2_8_c_i_dout,
        p_in_8_empty_n => p_in2_8_c_i_empty_n,
        p_in_8_read => readVec2Stream_float_32u_3956_U0_p_in_8_read,
        p_in_9_dout => p_in2_9_c_i_dout,
        p_in_9_empty_n => p_in2_9_c_i_empty_n,
        p_in_9_read => readVec2Stream_float_32u_3956_U0_p_in_9_read,
        p_in_10_dout => p_in2_10_c_i_dout,
        p_in_10_empty_n => p_in2_10_c_i_empty_n,
        p_in_10_read => readVec2Stream_float_32u_3956_U0_p_in_10_read,
        p_in_11_dout => p_in2_11_c_i_dout,
        p_in_11_empty_n => p_in2_11_c_i_empty_n,
        p_in_11_read => readVec2Stream_float_32u_3956_U0_p_in_11_read,
        p_in_12_dout => p_in2_12_c_i_dout,
        p_in_12_empty_n => p_in2_12_c_i_empty_n,
        p_in_12_read => readVec2Stream_float_32u_3956_U0_p_in_12_read,
        p_in_13_dout => p_in2_13_c_i_dout,
        p_in_13_empty_n => p_in2_13_c_i_empty_n,
        p_in_13_read => readVec2Stream_float_32u_3956_U0_p_in_13_read,
        p_in_14_dout => p_in2_14_c_i_dout,
        p_in_14_empty_n => p_in2_14_c_i_empty_n,
        p_in_14_read => readVec2Stream_float_32u_3956_U0_p_in_14_read,
        p_in_15_dout => p_in2_15_c_i_dout,
        p_in_15_empty_n => p_in2_15_c_i_empty_n,
        p_in_15_read => readVec2Stream_float_32u_3956_U0_p_in_15_read,
        p_in_16_dout => p_in2_16_c_i_dout,
        p_in_16_empty_n => p_in2_16_c_i_empty_n,
        p_in_16_read => readVec2Stream_float_32u_3956_U0_p_in_16_read,
        p_in_17_dout => p_in2_17_c_i_dout,
        p_in_17_empty_n => p_in2_17_c_i_empty_n,
        p_in_17_read => readVec2Stream_float_32u_3956_U0_p_in_17_read,
        p_in_18_dout => p_in2_18_c_i_dout,
        p_in_18_empty_n => p_in2_18_c_i_empty_n,
        p_in_18_read => readVec2Stream_float_32u_3956_U0_p_in_18_read,
        p_in_19_dout => p_in2_19_c_i_dout,
        p_in_19_empty_n => p_in2_19_c_i_empty_n,
        p_in_19_read => readVec2Stream_float_32u_3956_U0_p_in_19_read,
        p_in_20_dout => p_in2_20_c_i_dout,
        p_in_20_empty_n => p_in2_20_c_i_empty_n,
        p_in_20_read => readVec2Stream_float_32u_3956_U0_p_in_20_read,
        p_in_21_dout => p_in2_21_c_i_dout,
        p_in_21_empty_n => p_in2_21_c_i_empty_n,
        p_in_21_read => readVec2Stream_float_32u_3956_U0_p_in_21_read,
        p_in_22_dout => p_in2_22_c_i_dout,
        p_in_22_empty_n => p_in2_22_c_i_empty_n,
        p_in_22_read => readVec2Stream_float_32u_3956_U0_p_in_22_read,
        p_in_23_dout => p_in2_23_c_i_dout,
        p_in_23_empty_n => p_in2_23_c_i_empty_n,
        p_in_23_read => readVec2Stream_float_32u_3956_U0_p_in_23_read,
        p_in_24_dout => p_in2_24_c_i_dout,
        p_in_24_empty_n => p_in2_24_c_i_empty_n,
        p_in_24_read => readVec2Stream_float_32u_3956_U0_p_in_24_read,
        p_in_25_dout => p_in2_25_c_i_dout,
        p_in_25_empty_n => p_in2_25_c_i_empty_n,
        p_in_25_read => readVec2Stream_float_32u_3956_U0_p_in_25_read,
        p_in_26_dout => p_in2_26_c_i_dout,
        p_in_26_empty_n => p_in2_26_c_i_empty_n,
        p_in_26_read => readVec2Stream_float_32u_3956_U0_p_in_26_read,
        p_in_27_dout => p_in2_27_c_i_dout,
        p_in_27_empty_n => p_in2_27_c_i_empty_n,
        p_in_27_read => readVec2Stream_float_32u_3956_U0_p_in_27_read,
        p_in_28_dout => p_in2_28_c_i_dout,
        p_in_28_empty_n => p_in2_28_c_i_empty_n,
        p_in_28_read => readVec2Stream_float_32u_3956_U0_p_in_28_read,
        p_in_29_dout => p_in2_29_c_i_dout,
        p_in_29_empty_n => p_in2_29_c_i_empty_n,
        p_in_29_read => readVec2Stream_float_32u_3956_U0_p_in_29_read,
        p_in_30_dout => p_in2_30_c_i_dout,
        p_in_30_empty_n => p_in2_30_c_i_empty_n,
        p_in_30_read => readVec2Stream_float_32u_3956_U0_p_in_30_read,
        p_in_31_dout => p_in2_31_c_i_dout,
        p_in_31_empty_n => p_in2_31_c_i_empty_n,
        p_in_31_read => readVec2Stream_float_32u_3956_U0_p_in_31_read);

    dot_float_5u_unsigned_int_4057_U0 : component krnl_lstm_dot_float_5u_unsigned_int_4057
    port map (
        str_in12_dout => str_in1_dout,
        str_in12_empty_n => str_in1_empty_n,
        str_in12_read => dot_float_5u_unsigned_int_4057_U0_str_in12_read,
        str_in23_dout => str_in2_dout,
        str_in23_empty_n => str_in2_empty_n,
        str_in23_read => dot_float_5u_unsigned_int_4057_U0_str_in23_read,
        p_res => dot_float_5u_unsigned_int_4057_U0_p_res,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dot_float_5u_unsigned_int_4057_U0_ap_start,
        p_res_ap_vld => dot_float_5u_unsigned_int_4057_U0_p_res_ap_vld,
        ap_done => dot_float_5u_unsigned_int_4057_U0_ap_done,
        ap_ready => dot_float_5u_unsigned_int_4057_U0_ap_ready,
        ap_idle => dot_float_5u_unsigned_int_4057_U0_ap_idle,
        ap_continue => dot_float_5u_unsigned_int_4057_U0_ap_continue);

    p_in1_offset_c_i_U : component krnl_lstm_fifo_w6_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in1_offset_out_din,
        if_full_n => p_in1_offset_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in1_offset_out_write,
        if_dout => p_in1_offset_c_i_dout,
        if_empty_n => p_in1_offset_c_i_empty_n,
        if_read => readVec2Stream_float_32u_155_U0_p_in_offset_read);

    p_in2_0_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_0_out_din,
        if_full_n => p_in2_0_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_0_out_write,
        if_dout => p_in2_0_c_i_dout,
        if_empty_n => p_in2_0_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_0_read);

    p_in2_1_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_1_out_din,
        if_full_n => p_in2_1_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_1_out_write,
        if_dout => p_in2_1_c_i_dout,
        if_empty_n => p_in2_1_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_1_read);

    p_in2_2_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_2_out_din,
        if_full_n => p_in2_2_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_2_out_write,
        if_dout => p_in2_2_c_i_dout,
        if_empty_n => p_in2_2_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_2_read);

    p_in2_3_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_3_out_din,
        if_full_n => p_in2_3_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_3_out_write,
        if_dout => p_in2_3_c_i_dout,
        if_empty_n => p_in2_3_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_3_read);

    p_in2_4_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_4_out_din,
        if_full_n => p_in2_4_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_4_out_write,
        if_dout => p_in2_4_c_i_dout,
        if_empty_n => p_in2_4_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_4_read);

    p_in2_5_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_5_out_din,
        if_full_n => p_in2_5_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_5_out_write,
        if_dout => p_in2_5_c_i_dout,
        if_empty_n => p_in2_5_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_5_read);

    p_in2_6_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_6_out_din,
        if_full_n => p_in2_6_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_6_out_write,
        if_dout => p_in2_6_c_i_dout,
        if_empty_n => p_in2_6_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_6_read);

    p_in2_7_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_7_out_din,
        if_full_n => p_in2_7_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_7_out_write,
        if_dout => p_in2_7_c_i_dout,
        if_empty_n => p_in2_7_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_7_read);

    p_in2_8_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_8_out_din,
        if_full_n => p_in2_8_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_8_out_write,
        if_dout => p_in2_8_c_i_dout,
        if_empty_n => p_in2_8_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_8_read);

    p_in2_9_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_9_out_din,
        if_full_n => p_in2_9_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_9_out_write,
        if_dout => p_in2_9_c_i_dout,
        if_empty_n => p_in2_9_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_9_read);

    p_in2_10_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_10_out_din,
        if_full_n => p_in2_10_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_10_out_write,
        if_dout => p_in2_10_c_i_dout,
        if_empty_n => p_in2_10_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_10_read);

    p_in2_11_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_11_out_din,
        if_full_n => p_in2_11_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_11_out_write,
        if_dout => p_in2_11_c_i_dout,
        if_empty_n => p_in2_11_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_11_read);

    p_in2_12_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_12_out_din,
        if_full_n => p_in2_12_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_12_out_write,
        if_dout => p_in2_12_c_i_dout,
        if_empty_n => p_in2_12_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_12_read);

    p_in2_13_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_13_out_din,
        if_full_n => p_in2_13_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_13_out_write,
        if_dout => p_in2_13_c_i_dout,
        if_empty_n => p_in2_13_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_13_read);

    p_in2_14_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_14_out_din,
        if_full_n => p_in2_14_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_14_out_write,
        if_dout => p_in2_14_c_i_dout,
        if_empty_n => p_in2_14_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_14_read);

    p_in2_15_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_15_out_din,
        if_full_n => p_in2_15_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_15_out_write,
        if_dout => p_in2_15_c_i_dout,
        if_empty_n => p_in2_15_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_15_read);

    p_in2_16_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_16_out_din,
        if_full_n => p_in2_16_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_16_out_write,
        if_dout => p_in2_16_c_i_dout,
        if_empty_n => p_in2_16_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_16_read);

    p_in2_17_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_17_out_din,
        if_full_n => p_in2_17_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_17_out_write,
        if_dout => p_in2_17_c_i_dout,
        if_empty_n => p_in2_17_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_17_read);

    p_in2_18_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_18_out_din,
        if_full_n => p_in2_18_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_18_out_write,
        if_dout => p_in2_18_c_i_dout,
        if_empty_n => p_in2_18_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_18_read);

    p_in2_19_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_19_out_din,
        if_full_n => p_in2_19_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_19_out_write,
        if_dout => p_in2_19_c_i_dout,
        if_empty_n => p_in2_19_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_19_read);

    p_in2_20_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_20_out_din,
        if_full_n => p_in2_20_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_20_out_write,
        if_dout => p_in2_20_c_i_dout,
        if_empty_n => p_in2_20_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_20_read);

    p_in2_21_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_21_out_din,
        if_full_n => p_in2_21_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_21_out_write,
        if_dout => p_in2_21_c_i_dout,
        if_empty_n => p_in2_21_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_21_read);

    p_in2_22_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_22_out_din,
        if_full_n => p_in2_22_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_22_out_write,
        if_dout => p_in2_22_c_i_dout,
        if_empty_n => p_in2_22_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_22_read);

    p_in2_23_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_23_out_din,
        if_full_n => p_in2_23_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_23_out_write,
        if_dout => p_in2_23_c_i_dout,
        if_empty_n => p_in2_23_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_23_read);

    p_in2_24_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_24_out_din,
        if_full_n => p_in2_24_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_24_out_write,
        if_dout => p_in2_24_c_i_dout,
        if_empty_n => p_in2_24_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_24_read);

    p_in2_25_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_25_out_din,
        if_full_n => p_in2_25_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_25_out_write,
        if_dout => p_in2_25_c_i_dout,
        if_empty_n => p_in2_25_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_25_read);

    p_in2_26_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_26_out_din,
        if_full_n => p_in2_26_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_26_out_write,
        if_dout => p_in2_26_c_i_dout,
        if_empty_n => p_in2_26_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_26_read);

    p_in2_27_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_27_out_din,
        if_full_n => p_in2_27_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_27_out_write,
        if_dout => p_in2_27_c_i_dout,
        if_empty_n => p_in2_27_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_27_read);

    p_in2_28_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_28_out_din,
        if_full_n => p_in2_28_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_28_out_write,
        if_dout => p_in2_28_c_i_dout,
        if_empty_n => p_in2_28_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_28_read);

    p_in2_29_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_29_out_din,
        if_full_n => p_in2_29_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_29_out_write,
        if_dout => p_in2_29_c_i_dout,
        if_empty_n => p_in2_29_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_29_read);

    p_in2_30_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_30_out_din,
        if_full_n => p_in2_30_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_30_out_write,
        if_dout => p_in2_30_c_i_dout,
        if_empty_n => p_in2_30_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_30_read);

    p_in2_31_c_i_U : component krnl_lstm_fifo_w32_d2_S_x6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot45_entry125_U0_p_in2_31_out_din,
        if_full_n => p_in2_31_c_i_full_n,
        if_write => krnl_dot45_entry125_U0_p_in2_31_out_write,
        if_dout => p_in2_31_c_i_dout,
        if_empty_n => p_in2_31_c_i_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_p_in_31_read);

    str_in1_U : component krnl_lstm_fifo_w1024_d2_S_x3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => readVec2Stream_float_32u_155_U0_str_in12_din,
        if_full_n => str_in1_full_n,
        if_write => readVec2Stream_float_32u_155_U0_str_in12_write,
        if_dout => str_in1_dout,
        if_empty_n => str_in1_empty_n,
        if_read => dot_float_5u_unsigned_int_4057_U0_str_in12_read);

    str_in2_U : component krnl_lstm_fifo_w1024_d2_S_x3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => readVec2Stream_float_32u_3956_U0_str_in12_din,
        if_full_n => str_in2_full_n,
        if_write => readVec2Stream_float_32u_3956_U0_str_in12_write,
        if_dout => str_in2_dout,
        if_empty_n => str_in2_empty_n,
        if_read => dot_float_5u_unsigned_int_4057_U0_str_in23_read);

    start_for_readVec2Stream_float_32u_155_U0_U : component krnl_lstm_start_for_readVec2Stream_float_32u_155_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_readVec2Stream_float_32u_155_U0_din,
        if_full_n => start_for_readVec2Stream_float_32u_155_U0_full_n,
        if_write => krnl_dot45_entry125_U0_start_write,
        if_dout => start_for_readVec2Stream_float_32u_155_U0_dout,
        if_empty_n => start_for_readVec2Stream_float_32u_155_U0_empty_n,
        if_read => readVec2Stream_float_32u_155_U0_ap_ready);

    start_for_readVec2Stream_float_32u_3956_U0_U : component krnl_lstm_start_for_readVec2Stream_float_32u_3956_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_readVec2Stream_float_32u_3956_U0_din,
        if_full_n => start_for_readVec2Stream_float_32u_3956_U0_full_n,
        if_write => krnl_dot45_entry125_U0_start_write,
        if_dout => start_for_readVec2Stream_float_32u_3956_U0_dout,
        if_empty_n => start_for_readVec2Stream_float_32u_3956_U0_empty_n,
        if_read => readVec2Stream_float_32u_3956_U0_ap_ready);

    start_for_dot_float_5u_unsigned_int_4057_U0_U : component krnl_lstm_start_for_dot_float_5u_unsigned_int_4057_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dot_float_5u_unsigned_int_4057_U0_din,
        if_full_n => start_for_dot_float_5u_unsigned_int_4057_U0_full_n,
        if_write => readVec2Stream_float_32u_155_U0_start_write,
        if_dout => start_for_dot_float_5u_unsigned_int_4057_U0_dout,
        if_empty_n => start_for_dot_float_5u_unsigned_int_4057_U0_empty_n,
        if_read => dot_float_5u_unsigned_int_4057_U0_ap_ready);




    ap_done <= dot_float_5u_unsigned_int_4057_U0_ap_done;
    ap_idle <= (readVec2Stream_float_32u_3956_U0_ap_idle and readVec2Stream_float_32u_155_U0_ap_idle and krnl_dot45_entry125_U0_ap_idle and dot_float_5u_unsigned_int_4057_U0_ap_idle);
    ap_ready <= krnl_dot45_entry125_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= dot_float_5u_unsigned_int_4057_U0_ap_done;
    ap_sync_ready <= krnl_dot45_entry125_U0_ap_ready;
    dot_float_5u_unsigned_int_4057_U0_ap_continue <= ap_continue;
    dot_float_5u_unsigned_int_4057_U0_ap_start <= start_for_dot_float_5u_unsigned_int_4057_U0_empty_n;
    dot_float_5u_unsigned_int_4057_U0_start_full_n <= ap_const_logic_1;
    dot_float_5u_unsigned_int_4057_U0_start_write <= ap_const_logic_0;
    krnl_dot45_entry125_U0_ap_continue <= ap_const_logic_1;
    krnl_dot45_entry125_U0_ap_start <= ap_start;
    krnl_dot45_entry125_U0_start_full_n <= (start_for_readVec2Stream_float_32u_3956_U0_full_n and start_for_readVec2Stream_float_32u_155_U0_full_n);
    p_in1_offset_read <= krnl_dot45_entry125_U0_p_in1_offset_read;
    p_output <= dot_float_5u_unsigned_int_4057_U0_p_res;
    p_output_ap_vld <= dot_float_5u_unsigned_int_4057_U0_p_res_ap_vld;
    readVec2Stream_float_32u_155_U0_ap_continue <= ap_const_logic_1;
    readVec2Stream_float_32u_155_U0_ap_start <= start_for_readVec2Stream_float_32u_155_U0_empty_n;
    readVec2Stream_float_32u_3956_U0_ap_continue <= ap_const_logic_1;
    readVec2Stream_float_32u_3956_U0_ap_start <= start_for_readVec2Stream_float_32u_3956_U0_empty_n;
    readVec2Stream_float_32u_3956_U0_start_full_n <= ap_const_logic_1;
    readVec2Stream_float_32u_3956_U0_start_write <= ap_const_logic_0;
    start_for_dot_float_5u_unsigned_int_4057_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_readVec2Stream_float_32u_155_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_readVec2Stream_float_32u_3956_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
