library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity down_tb_counters is
end down_tb_counters;

architecture Down_Behavioral_tb of down_tb_counters is

component Two_Bit_Down_Counter 
    Port ( clk: in std_logic; 
           E: in std_logic;
           counter: out std_logic_vector(1 downto 0)
     );
end component;
signal E,clk: std_logic;
signal counter:std_logic_vector(1 downto 0);

begin
	dut: Two_Bit_Down_Counter port map (clk => clk, E=>E, counter => counter);
   process
	begin
		for i in 0 to 30 loop
		   clk <= '0';
		   wait for 1 ns;
		   clk <= '1';
		   wait for 1 ns;
		end loop;
	end process;
	
   process
	begin    
		 E <= '0';
	   wait for 5 ns;    
		E <= '1';
	   wait;
	end process;
end Down_Behavioral_tb;
