
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.086938                       # Number of seconds simulated
sim_ticks                                 86937688000                       # Number of ticks simulated
final_tick                                86937688000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 469641                       # Simulator instruction rate (inst/s)
host_op_rate                                   509966                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            25177309437                       # Simulator tick rate (ticks/s)
host_mem_usage                                 638412                       # Number of bytes of host memory used
host_seconds                                     3.45                       # Real time elapsed on the host
sim_insts                                     1621668                       # Number of instructions simulated
sim_ops                                       1760915                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         6500116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          997305                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7497421                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6500116                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6500116                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu.data       483252                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          483252                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          1625029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           270765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1895794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu.data          159685                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             159685                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           74767528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           11471492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86239020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      74767528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         74767528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu.data           5558602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5558602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          74767528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          17030094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             91797622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1895795                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     159685                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1895795                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   159685                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              104990784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                16340096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   60928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7497425                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               483252                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 255314                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                158706                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1564376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            51694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   86937614500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                 52003                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2               1826227                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                 17564                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                51828                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    2                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2               107855                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1639655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       108985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    963.890444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   913.833874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   184.300566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2236      2.05%      2.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          593      0.54%      2.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1131      1.04%      3.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          550      0.50%      4.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1339      1.23%      5.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1316      1.21%      6.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7582      6.96%     13.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1611      1.48%     15.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        92627     84.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       108985                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           59                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   27800.915254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1067.381159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  77317.417329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191           52     88.14%     88.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-81919            1      1.69%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-253951            3      5.08%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            3      5.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            59                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           59                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.135593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.128276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.507109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               55     93.22%     93.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      6.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            59                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4332849500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             35091868250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 8202405000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      2641.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                21391.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1207.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.01                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1531572                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     871                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42295.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    93.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                793595880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                433013625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             12351261000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6156000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           5678072400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          56613421440                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           2499348750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            78374869095                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            901.547178                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2699372000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2902900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   81331483000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30300480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16533000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               443851200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                  12960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           5678072400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           7927263315                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          45206496750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            59302530105                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            682.157913                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  75142200750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2902900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    8892353250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   23                       # Number of system calls
system.cpu.numCycles                        173875376                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     1621668                       # Number of instructions committed
system.cpu.committedOps                       1760915                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1669846                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_func_calls                        5569                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        97647                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1669846                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_int_register_reads             2920755                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1424171                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_cc_register_reads              6112791                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              292050                       # number of times the CC registers were written
system.cpu.num_mem_refs                        436300                       # number of memory refs
system.cpu.num_load_insts                      271663                       # Number of load instructions
system.cpu.num_store_insts                     164637                       # Number of store instructions
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_busy_cycles               173875375.998000                       # Number of busy cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.Branches                            108288                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   1334544     75.36%     75.36% # Class of executed instruction
system.cpu.op_class::IntMult                       21      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.36% # Class of executed instruction
system.cpu.op_class::MemRead                   271663     15.34%     90.70% # Class of executed instruction
system.cpu.op_class::MemWrite                  164637      9.30%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1770865                       # Class of executed instruction
system.membus.trans_dist::ReadReq             1895751                       # Transaction distribution
system.membus.trans_dist::ReadResp            1895794                       # Transaction distribution
system.membus.trans_dist::WriteReq             159641                       # Transaction distribution
system.membus.trans_dist::WriteResp            159641                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            44                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             44                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            44                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      3250059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       860900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4110959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      6500116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      1480557                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7980673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           2055480                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.790584                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.406892                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  430450     20.94%     20.94% # Request fanout histogram
system.membus.snoop_fanout::1                 1625030     79.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2055480                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2266616500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3681235500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          705955000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
