Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 30 00:19:34 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sev_seg/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.083     -362.254                     56                 1029        0.035        0.000                      0                 1029        4.500        0.000                       0                   390  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.083     -362.254                     56                  673        0.035        0.000                      0                  673        4.500        0.000                       0                   390  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.859        0.000                      0                  356        0.213        0.000                      0                  356  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           56  Failing Endpoints,  Worst Slack      -11.083ns,  Total Violation     -362.254ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.083ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.948ns  (logic 10.697ns (51.065%)  route 10.251ns (48.935%))
  Logic Levels:           35  (CARRY4=22 LUT2=1 LUT3=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X38Y46         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.518     5.604 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.728     6.332    item_price__0[3]_repN
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.456 r  get_item_num[3]_i_60/O
                         net (fo=13, routed)          0.557     7.014    get_item_num[3]_i_60_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.138 r  get_item_num[3]_i_47/O
                         net (fo=1, routed)           0.613     7.751    get_item_num[3]_i_47_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.277 r  get_item_num_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.277    get_item_num_reg[3]_i_31_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.548 r  get_item_num_reg[3]_i_30/CO[0]
                         net (fo=11, routed)          0.508     9.056    get_item_num_reg[3]_i_30_n_3
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.373     9.429 r  get_item_num[3]_i_41/O
                         net (fo=1, routed)           0.000     9.429    get_item_num[3]_i_41_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.979 r  get_item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.979    get_item_num_reg[3]_i_19_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  get_item_num_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.093    get_item_num_reg[3]_i_16_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  get_item_num_reg[3]_i_15/CO[1]
                         net (fo=11, routed)          0.599    10.849    get_item_num_reg[3]_i_15_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    11.178 r  get_item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    11.178    get_item_num[3]_i_29_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.728    get_item_num_reg[3]_i_10_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.842    get_item_num_reg[3]_i_6_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.999 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.598    12.598    get_item_num_reg[3]_i_5_n_2
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.927 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    12.927    get_item_num[3]_i_25_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.307 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.307    get_item_num_reg[3]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.424 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.424    get_item_num_reg[3]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.581 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=31, routed)          0.746    14.327    get_item_num2[3]
    SLICE_X37Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.115 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    item_num_reg[3]_i_9_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.229 r  item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.229    item_num_reg[3]_i_6_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.386 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          1.095    16.480    get_item_num2[2]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.809 r  item_num[2]_i_28/O
                         net (fo=1, routed)           0.000    16.809    item_num[2]_i_28_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.359 r  item_num_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.359    item_num_reg[2]_i_17_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.473 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.001    17.474    item_num_reg[2]_i_9_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.631 r  item_num_reg[2]_i_6/CO[1]
                         net (fo=18, routed)          0.756    18.388    get_item_num2[1]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    18.717 r  item_num[2]_i_24/O
                         net (fo=1, routed)           0.000    18.717    item_num[2]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.267 r  item_num_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001    19.267    item_num_reg[2]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.381 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.381    item_num_reg[2]_i_7_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.652 r  item_num_reg[2]_i_4/CO[0]
                         net (fo=11, routed)          0.517    20.169    get_item_num2[0]
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.373    20.542 r  item_num[1]_i_3_comp_1/O
                         net (fo=10, routed)          0.765    21.307    item_num[1]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.431 r  pay_10[3]_i_5_comp/O
                         net (fo=2, routed)           0.549    21.981    pay_10[3]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.388 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=7, routed)           0.645    23.033    nums1[5]
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.303    23.336 r  money[7]_i_5/O
                         net (fo=1, routed)           0.000    23.336    money[7]_i_5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.914 r  money_reg[7]_i_2/O[2]
                         net (fo=6, routed)           0.614    24.528    money0[6]
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.301    24.829 f  money_10[1]_i_3/O
                         net (fo=4, routed)           0.674    25.503    money_10[1]_i_3_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I5_O)        0.124    25.627 r  money_1[2]_i_4/O
                         net (fo=1, routed)           0.283    25.910    key_de/money_1_reg[2]_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I4_O)        0.124    26.034 r  key_de/money_1[2]_i_1/O
                         net (fo=1, routed)           0.000    26.034    key_de_n_32
    SLICE_X33Y54         FDCE                                         r  money_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X33Y54         FDCE                                         r  money_1_reg[2]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X33Y54         FDCE (Setup_fdce_C_D)        0.031    14.951    money_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -26.034    
  -------------------------------------------------------------------
                         slack                                -11.083    

Slack (VIOLATED) :        -11.050ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.914ns  (logic 10.787ns (51.577%)  route 10.127ns (48.423%))
  Logic Levels:           34  (CARRY4=22 LUT3=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X38Y46         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.518     5.604 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.728     6.332    item_price__0[3]_repN
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.456 r  get_item_num[3]_i_60/O
                         net (fo=13, routed)          0.557     7.014    get_item_num[3]_i_60_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.138 r  get_item_num[3]_i_47/O
                         net (fo=1, routed)           0.613     7.751    get_item_num[3]_i_47_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.277 r  get_item_num_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.277    get_item_num_reg[3]_i_31_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.548 r  get_item_num_reg[3]_i_30/CO[0]
                         net (fo=11, routed)          0.508     9.056    get_item_num_reg[3]_i_30_n_3
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.373     9.429 r  get_item_num[3]_i_41/O
                         net (fo=1, routed)           0.000     9.429    get_item_num[3]_i_41_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.979 r  get_item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.979    get_item_num_reg[3]_i_19_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  get_item_num_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.093    get_item_num_reg[3]_i_16_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  get_item_num_reg[3]_i_15/CO[1]
                         net (fo=11, routed)          0.599    10.849    get_item_num_reg[3]_i_15_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    11.178 r  get_item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    11.178    get_item_num[3]_i_29_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.728    get_item_num_reg[3]_i_10_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.842    get_item_num_reg[3]_i_6_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.999 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.598    12.598    get_item_num_reg[3]_i_5_n_2
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.927 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    12.927    get_item_num[3]_i_25_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.307 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.307    get_item_num_reg[3]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.424 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.424    get_item_num_reg[3]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.581 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=31, routed)          0.746    14.327    get_item_num2[3]
    SLICE_X37Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.115 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    item_num_reg[3]_i_9_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.229 r  item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.229    item_num_reg[3]_i_6_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.386 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          1.095    16.480    get_item_num2[2]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.809 r  item_num[2]_i_28/O
                         net (fo=1, routed)           0.000    16.809    item_num[2]_i_28_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.359 r  item_num_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.359    item_num_reg[2]_i_17_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.473 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.001    17.474    item_num_reg[2]_i_9_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.631 r  item_num_reg[2]_i_6/CO[1]
                         net (fo=18, routed)          0.756    18.388    get_item_num2[1]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    18.717 r  item_num[2]_i_24/O
                         net (fo=1, routed)           0.000    18.717    item_num[2]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.267 r  item_num_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001    19.267    item_num_reg[2]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.381 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.381    item_num_reg[2]_i_7_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.652 r  item_num_reg[2]_i_4/CO[0]
                         net (fo=11, routed)          0.517    20.169    get_item_num2[0]
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.373    20.542 r  item_num[1]_i_3_comp_1/O
                         net (fo=10, routed)          0.765    21.307    item_num[1]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.431 r  pay_10[3]_i_5_comp/O
                         net (fo=2, routed)           0.549    21.981    pay_10[3]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    22.596 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.851    23.447    nums1[7]
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.306    23.753 r  pay_10[1]_i_2/O
                         net (fo=7, routed)           0.790    24.542    pay_10[1]_i_2_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124    24.666 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.666    pay_1[3]_i_6_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.246 r  pay_1_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.452    25.699    key_de/nums0[3]_alias
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.302    26.001 r  key_de/nums[3]_P_i_1_comp/O
                         net (fo=1, routed)           0.000    26.001    p_3_out[3]
    SLICE_X35Y55         FDPE                                         r  nums_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X35Y55         FDPE                                         r  nums_reg[3]_P/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X35Y55         FDPE (Setup_fdpe_C_D)        0.031    14.950    nums_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -26.001    
  -------------------------------------------------------------------
                         slack                                -11.050    

Slack (VIOLATED) :        -11.042ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.908ns  (logic 10.697ns (51.161%)  route 10.211ns (48.839%))
  Logic Levels:           35  (CARRY4=22 LUT2=1 LUT3=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X38Y46         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.518     5.604 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.728     6.332    item_price__0[3]_repN
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.456 r  get_item_num[3]_i_60/O
                         net (fo=13, routed)          0.557     7.014    get_item_num[3]_i_60_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.138 r  get_item_num[3]_i_47/O
                         net (fo=1, routed)           0.613     7.751    get_item_num[3]_i_47_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.277 r  get_item_num_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.277    get_item_num_reg[3]_i_31_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.548 r  get_item_num_reg[3]_i_30/CO[0]
                         net (fo=11, routed)          0.508     9.056    get_item_num_reg[3]_i_30_n_3
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.373     9.429 r  get_item_num[3]_i_41/O
                         net (fo=1, routed)           0.000     9.429    get_item_num[3]_i_41_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.979 r  get_item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.979    get_item_num_reg[3]_i_19_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  get_item_num_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.093    get_item_num_reg[3]_i_16_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  get_item_num_reg[3]_i_15/CO[1]
                         net (fo=11, routed)          0.599    10.849    get_item_num_reg[3]_i_15_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    11.178 r  get_item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    11.178    get_item_num[3]_i_29_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.728    get_item_num_reg[3]_i_10_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.842    get_item_num_reg[3]_i_6_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.999 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.598    12.598    get_item_num_reg[3]_i_5_n_2
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.927 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    12.927    get_item_num[3]_i_25_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.307 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.307    get_item_num_reg[3]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.424 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.424    get_item_num_reg[3]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.581 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=31, routed)          0.746    14.327    get_item_num2[3]
    SLICE_X37Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.115 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    item_num_reg[3]_i_9_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.229 r  item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.229    item_num_reg[3]_i_6_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.386 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          1.095    16.480    get_item_num2[2]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.809 r  item_num[2]_i_28/O
                         net (fo=1, routed)           0.000    16.809    item_num[2]_i_28_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.359 r  item_num_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.359    item_num_reg[2]_i_17_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.473 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.001    17.474    item_num_reg[2]_i_9_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.631 r  item_num_reg[2]_i_6/CO[1]
                         net (fo=18, routed)          0.756    18.388    get_item_num2[1]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    18.717 r  item_num[2]_i_24/O
                         net (fo=1, routed)           0.000    18.717    item_num[2]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.267 r  item_num_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001    19.267    item_num_reg[2]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.381 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.381    item_num_reg[2]_i_7_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.652 r  item_num_reg[2]_i_4/CO[0]
                         net (fo=11, routed)          0.517    20.169    get_item_num2[0]
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.373    20.542 r  item_num[1]_i_3_comp_1/O
                         net (fo=10, routed)          0.765    21.307    item_num[1]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.431 r  pay_10[3]_i_5_comp/O
                         net (fo=2, routed)           0.549    21.981    pay_10[3]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.388 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=7, routed)           0.645    23.033    nums1[5]
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.303    23.336 r  money[7]_i_5/O
                         net (fo=1, routed)           0.000    23.336    money[7]_i_5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.914 r  money_reg[7]_i_2/O[2]
                         net (fo=6, routed)           0.614    24.528    money0[6]
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.301    24.829 r  money_10[1]_i_3/O
                         net (fo=4, routed)           0.614    25.443    money_10[1]_i_3_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I5_O)        0.124    25.567 r  money_1[1]_i_3/O
                         net (fo=2, routed)           0.304    25.871    key_de/money_10_reg[0]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.124    25.995 r  key_de/money_10[0]_i_1/O
                         net (fo=1, routed)           0.000    25.995    key_de_n_43
    SLICE_X33Y52         FDCE                                         r  money_10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X33Y52         FDCE                                         r  money_10_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDCE (Setup_fdce_C_D)        0.031    14.952    money_10_reg[0]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -25.995    
  -------------------------------------------------------------------
                         slack                                -11.042    

Slack (VIOLATED) :        -10.998ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.863ns  (logic 10.768ns (51.613%)  route 10.095ns (48.387%))
  Logic Levels:           35  (CARRY4=22 LUT2=1 LUT3=5 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X38Y46         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.518     5.604 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.728     6.332    item_price__0[3]_repN
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.456 r  get_item_num[3]_i_60/O
                         net (fo=13, routed)          0.557     7.014    get_item_num[3]_i_60_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.138 r  get_item_num[3]_i_47/O
                         net (fo=1, routed)           0.613     7.751    get_item_num[3]_i_47_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.277 r  get_item_num_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.277    get_item_num_reg[3]_i_31_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.548 r  get_item_num_reg[3]_i_30/CO[0]
                         net (fo=11, routed)          0.508     9.056    get_item_num_reg[3]_i_30_n_3
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.373     9.429 r  get_item_num[3]_i_41/O
                         net (fo=1, routed)           0.000     9.429    get_item_num[3]_i_41_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.979 r  get_item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.979    get_item_num_reg[3]_i_19_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  get_item_num_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.093    get_item_num_reg[3]_i_16_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  get_item_num_reg[3]_i_15/CO[1]
                         net (fo=11, routed)          0.599    10.849    get_item_num_reg[3]_i_15_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    11.178 r  get_item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    11.178    get_item_num[3]_i_29_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.728    get_item_num_reg[3]_i_10_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.842    get_item_num_reg[3]_i_6_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.999 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.598    12.598    get_item_num_reg[3]_i_5_n_2
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.927 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    12.927    get_item_num[3]_i_25_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.307 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.307    get_item_num_reg[3]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.424 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.424    get_item_num_reg[3]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.581 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=31, routed)          0.746    14.327    get_item_num2[3]
    SLICE_X37Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.115 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    item_num_reg[3]_i_9_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.229 r  item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.229    item_num_reg[3]_i_6_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.386 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          1.095    16.480    get_item_num2[2]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.809 r  item_num[2]_i_28/O
                         net (fo=1, routed)           0.000    16.809    item_num[2]_i_28_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.359 r  item_num_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.359    item_num_reg[2]_i_17_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.473 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.001    17.474    item_num_reg[2]_i_9_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.631 r  item_num_reg[2]_i_6/CO[1]
                         net (fo=18, routed)          0.756    18.388    get_item_num2[1]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    18.717 r  item_num[2]_i_24/O
                         net (fo=1, routed)           0.000    18.717    item_num[2]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.267 r  item_num_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001    19.267    item_num_reg[2]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.381 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.381    item_num_reg[2]_i_7_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.652 r  item_num_reg[2]_i_4/CO[0]
                         net (fo=11, routed)          0.517    20.169    get_item_num2[0]
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.373    20.542 r  item_num[1]_i_3_comp_1/O
                         net (fo=10, routed)          0.765    21.307    item_num[1]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.431 r  pay_10[3]_i_5_comp/O
                         net (fo=2, routed)           0.549    21.981    pay_10[3]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.388 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=7, routed)           0.645    23.033    nums1[5]
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.303    23.336 r  money[7]_i_5/O
                         net (fo=1, routed)           0.000    23.336    money[7]_i_5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.979 r  money_reg[7]_i_2/O[3]
                         net (fo=6, routed)           0.526    24.505    money0[7]
    SLICE_X32Y53         LUT5 (Prop_lut5_I0_O)        0.307    24.812 r  money_1[3]_i_8/O
                         net (fo=3, routed)           0.606    25.418    money_1[3]_i_8_n_0
    SLICE_X30Y53         LUT6 (Prop_lut6_I0_O)        0.124    25.542 r  money_1[3]_i_4/O
                         net (fo=1, routed)           0.283    25.825    key_de/money_1_reg[3]_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.124    25.949 r  key_de/money_1[3]_i_2/O
                         net (fo=1, routed)           0.000    25.949    key_de_n_31
    SLICE_X33Y53         FDCE                                         r  money_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X33Y53         FDCE                                         r  money_1_reg[3]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X33Y53         FDCE (Setup_fdce_C_D)        0.031    14.951    money_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -25.949    
  -------------------------------------------------------------------
                         slack                                -10.998    

Slack (VIOLATED) :        -10.953ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.867ns  (logic 10.545ns (50.535%)  route 10.322ns (49.465%))
  Logic Levels:           35  (CARRY4=22 LUT3=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X38Y46         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.518     5.604 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.728     6.332    item_price__0[3]_repN
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.456 r  get_item_num[3]_i_60/O
                         net (fo=13, routed)          0.557     7.014    get_item_num[3]_i_60_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.138 r  get_item_num[3]_i_47/O
                         net (fo=1, routed)           0.613     7.751    get_item_num[3]_i_47_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.277 r  get_item_num_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.277    get_item_num_reg[3]_i_31_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.548 r  get_item_num_reg[3]_i_30/CO[0]
                         net (fo=11, routed)          0.508     9.056    get_item_num_reg[3]_i_30_n_3
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.373     9.429 r  get_item_num[3]_i_41/O
                         net (fo=1, routed)           0.000     9.429    get_item_num[3]_i_41_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.979 r  get_item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.979    get_item_num_reg[3]_i_19_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  get_item_num_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.093    get_item_num_reg[3]_i_16_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  get_item_num_reg[3]_i_15/CO[1]
                         net (fo=11, routed)          0.599    10.849    get_item_num_reg[3]_i_15_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    11.178 r  get_item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    11.178    get_item_num[3]_i_29_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.728    get_item_num_reg[3]_i_10_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.842    get_item_num_reg[3]_i_6_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.999 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.598    12.598    get_item_num_reg[3]_i_5_n_2
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.927 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    12.927    get_item_num[3]_i_25_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.307 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.307    get_item_num_reg[3]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.424 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.424    get_item_num_reg[3]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.581 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=31, routed)          0.746    14.327    get_item_num2[3]
    SLICE_X37Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.115 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    item_num_reg[3]_i_9_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.229 r  item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.229    item_num_reg[3]_i_6_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.386 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          1.095    16.480    get_item_num2[2]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.809 r  item_num[2]_i_28/O
                         net (fo=1, routed)           0.000    16.809    item_num[2]_i_28_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.359 r  item_num_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.359    item_num_reg[2]_i_17_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.473 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.001    17.474    item_num_reg[2]_i_9_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.631 r  item_num_reg[2]_i_6/CO[1]
                         net (fo=18, routed)          0.756    18.388    get_item_num2[1]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    18.717 r  item_num[2]_i_24/O
                         net (fo=1, routed)           0.000    18.717    item_num[2]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.267 r  item_num_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001    19.267    item_num_reg[2]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.381 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.381    item_num_reg[2]_i_7_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.652 r  item_num_reg[2]_i_4/CO[0]
                         net (fo=11, routed)          0.517    20.169    get_item_num2[0]
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.373    20.542 r  item_num[1]_i_3_comp_1/O
                         net (fo=10, routed)          0.765    21.307    item_num[1]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.431 r  pay_10[3]_i_5_comp/O
                         net (fo=2, routed)           0.549    21.981    pay_10[3]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.388 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=7, routed)           0.864    23.252    nums1[5]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.303    23.555 r  pay_10[0]_i_4/O
                         net (fo=5, routed)           0.818    24.373    pay_10[0]_i_4_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124    24.497 r  pay_1[3]_i_7/O
                         net (fo=1, routed)           0.000    24.497    pay_1[3]_i_7_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.921 r  pay_1_reg[3]_i_3/O[1]
                         net (fo=2, routed)           0.443    25.364    key_de/O[1]
    SLICE_X34Y53         LUT5 (Prop_lut5_I4_O)        0.303    25.667 r  key_de/nums[2]_C_i_5/O
                         net (fo=1, routed)           0.162    25.829    key_de/nums[2]_C_i_5_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I3_O)        0.124    25.953 r  key_de/nums[2]_C_i_1/O
                         net (fo=1, routed)           0.000    25.953    p_3_out[2]
    SLICE_X34Y53         FDCE                                         r  nums_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X34Y53         FDCE                                         r  nums_reg[2]_C/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X34Y53         FDCE (Setup_fdce_C_D)        0.081    15.000    nums_reg[2]_C
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -25.953    
  -------------------------------------------------------------------
                         slack                                -10.953    

Slack (VIOLATED) :        -10.919ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pay_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.783ns  (logic 10.787ns (51.902%)  route 9.997ns (48.098%))
  Logic Levels:           34  (CARRY4=22 LUT2=1 LUT3=5 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X38Y46         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.518     5.604 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.728     6.332    item_price__0[3]_repN
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.456 r  get_item_num[3]_i_60/O
                         net (fo=13, routed)          0.557     7.014    get_item_num[3]_i_60_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.138 r  get_item_num[3]_i_47/O
                         net (fo=1, routed)           0.613     7.751    get_item_num[3]_i_47_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.277 r  get_item_num_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.277    get_item_num_reg[3]_i_31_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.548 r  get_item_num_reg[3]_i_30/CO[0]
                         net (fo=11, routed)          0.508     9.056    get_item_num_reg[3]_i_30_n_3
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.373     9.429 r  get_item_num[3]_i_41/O
                         net (fo=1, routed)           0.000     9.429    get_item_num[3]_i_41_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.979 r  get_item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.979    get_item_num_reg[3]_i_19_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  get_item_num_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.093    get_item_num_reg[3]_i_16_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  get_item_num_reg[3]_i_15/CO[1]
                         net (fo=11, routed)          0.599    10.849    get_item_num_reg[3]_i_15_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    11.178 r  get_item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    11.178    get_item_num[3]_i_29_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.728    get_item_num_reg[3]_i_10_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.842    get_item_num_reg[3]_i_6_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.999 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.598    12.598    get_item_num_reg[3]_i_5_n_2
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.927 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    12.927    get_item_num[3]_i_25_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.307 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.307    get_item_num_reg[3]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.424 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.424    get_item_num_reg[3]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.581 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=31, routed)          0.746    14.327    get_item_num2[3]
    SLICE_X37Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.115 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    item_num_reg[3]_i_9_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.229 r  item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.229    item_num_reg[3]_i_6_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.386 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          1.095    16.480    get_item_num2[2]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.809 r  item_num[2]_i_28/O
                         net (fo=1, routed)           0.000    16.809    item_num[2]_i_28_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.359 r  item_num_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.359    item_num_reg[2]_i_17_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.473 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.001    17.474    item_num_reg[2]_i_9_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.631 r  item_num_reg[2]_i_6/CO[1]
                         net (fo=18, routed)          0.756    18.388    get_item_num2[1]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    18.717 r  item_num[2]_i_24/O
                         net (fo=1, routed)           0.000    18.717    item_num[2]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.267 r  item_num_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001    19.267    item_num_reg[2]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.381 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.381    item_num_reg[2]_i_7_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.652 r  item_num_reg[2]_i_4/CO[0]
                         net (fo=11, routed)          0.517    20.169    get_item_num2[0]
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.373    20.542 r  item_num[1]_i_3_comp_1/O
                         net (fo=10, routed)          0.765    21.307    item_num[1]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.431 r  pay_10[3]_i_5_comp/O
                         net (fo=2, routed)           0.549    21.981    pay_10[3]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    22.596 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.851    23.447    nums1[7]
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.306    23.753 r  pay_10[1]_i_2/O
                         net (fo=7, routed)           0.790    24.542    pay_10[1]_i_2_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I3_O)        0.124    24.666 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.666    pay_1[3]_i_6_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    25.246 r  pay_1_reg[3]_i_3/O[2]
                         net (fo=2, routed)           0.321    25.568    nums0[3]
    SLICE_X31Y54         LUT2 (Prop_lut2_I0_O)        0.302    25.870 r  pay_1[3]_i_2/O
                         net (fo=1, routed)           0.000    25.870    pay_1[3]_i_2_n_0
    SLICE_X31Y54         FDCE                                         r  pay_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X31Y54         FDCE                                         r  pay_1_reg[3]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X31Y54         FDCE (Setup_fdce_C_D)        0.031    14.951    pay_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -25.870    
  -------------------------------------------------------------------
                         slack                                -10.919    

Slack (VIOLATED) :        -10.908ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.771ns  (logic 10.697ns (51.499%)  route 10.074ns (48.501%))
  Logic Levels:           35  (CARRY4=22 LUT2=1 LUT3=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X38Y46         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.518     5.604 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.728     6.332    item_price__0[3]_repN
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.456 r  get_item_num[3]_i_60/O
                         net (fo=13, routed)          0.557     7.014    get_item_num[3]_i_60_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.138 r  get_item_num[3]_i_47/O
                         net (fo=1, routed)           0.613     7.751    get_item_num[3]_i_47_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.277 r  get_item_num_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.277    get_item_num_reg[3]_i_31_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.548 r  get_item_num_reg[3]_i_30/CO[0]
                         net (fo=11, routed)          0.508     9.056    get_item_num_reg[3]_i_30_n_3
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.373     9.429 r  get_item_num[3]_i_41/O
                         net (fo=1, routed)           0.000     9.429    get_item_num[3]_i_41_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.979 r  get_item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.979    get_item_num_reg[3]_i_19_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  get_item_num_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.093    get_item_num_reg[3]_i_16_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  get_item_num_reg[3]_i_15/CO[1]
                         net (fo=11, routed)          0.599    10.849    get_item_num_reg[3]_i_15_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    11.178 r  get_item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    11.178    get_item_num[3]_i_29_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.728    get_item_num_reg[3]_i_10_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.842    get_item_num_reg[3]_i_6_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.999 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.598    12.598    get_item_num_reg[3]_i_5_n_2
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.927 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    12.927    get_item_num[3]_i_25_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.307 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.307    get_item_num_reg[3]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.424 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.424    get_item_num_reg[3]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.581 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=31, routed)          0.746    14.327    get_item_num2[3]
    SLICE_X37Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.115 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    item_num_reg[3]_i_9_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.229 r  item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.229    item_num_reg[3]_i_6_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.386 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          1.095    16.480    get_item_num2[2]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.809 r  item_num[2]_i_28/O
                         net (fo=1, routed)           0.000    16.809    item_num[2]_i_28_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.359 r  item_num_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.359    item_num_reg[2]_i_17_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.473 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.001    17.474    item_num_reg[2]_i_9_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.631 r  item_num_reg[2]_i_6/CO[1]
                         net (fo=18, routed)          0.756    18.388    get_item_num2[1]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    18.717 r  item_num[2]_i_24/O
                         net (fo=1, routed)           0.000    18.717    item_num[2]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.267 r  item_num_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001    19.267    item_num_reg[2]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.381 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.381    item_num_reg[2]_i_7_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.652 r  item_num_reg[2]_i_4/CO[0]
                         net (fo=11, routed)          0.517    20.169    get_item_num2[0]
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.373    20.542 r  item_num[1]_i_3_comp_1/O
                         net (fo=10, routed)          0.765    21.307    item_num[1]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.431 r  pay_10[3]_i_5_comp/O
                         net (fo=2, routed)           0.549    21.981    pay_10[3]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.388 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=7, routed)           0.645    23.033    nums1[5]
    SLICE_X34Y52         LUT2 (Prop_lut2_I1_O)        0.303    23.336 r  money[7]_i_5/O
                         net (fo=1, routed)           0.000    23.336    money[7]_i_5_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    23.914 r  money_reg[7]_i_2/O[2]
                         net (fo=6, routed)           0.614    24.528    money0[6]
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.301    24.829 r  money_10[1]_i_3/O
                         net (fo=4, routed)           0.614    25.443    money_10[1]_i_3_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I5_O)        0.124    25.567 r  money_1[1]_i_3/O
                         net (fo=2, routed)           0.167    25.734    key_de/money_10_reg[0]
    SLICE_X33Y53         LUT6 (Prop_lut6_I4_O)        0.124    25.858 r  key_de/money_1[1]_i_1/O
                         net (fo=1, routed)           0.000    25.858    key_de_n_33
    SLICE_X33Y53         FDCE                                         r  money_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X33Y53         FDCE                                         r  money_1_reg[1]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X33Y53         FDCE (Setup_fdce_C_D)        0.029    14.949    money_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -25.858    
  -------------------------------------------------------------------
                         slack                                -10.908    

Slack (VIOLATED) :        -10.880ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.744ns  (logic 10.364ns (49.960%)  route 10.380ns (50.040%))
  Logic Levels:           35  (CARRY4=22 LUT3=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X38Y46         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.518     5.604 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.728     6.332    item_price__0[3]_repN
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.456 r  get_item_num[3]_i_60/O
                         net (fo=13, routed)          0.557     7.014    get_item_num[3]_i_60_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.138 r  get_item_num[3]_i_47/O
                         net (fo=1, routed)           0.613     7.751    get_item_num[3]_i_47_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.277 r  get_item_num_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.277    get_item_num_reg[3]_i_31_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.548 r  get_item_num_reg[3]_i_30/CO[0]
                         net (fo=11, routed)          0.508     9.056    get_item_num_reg[3]_i_30_n_3
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.373     9.429 r  get_item_num[3]_i_41/O
                         net (fo=1, routed)           0.000     9.429    get_item_num[3]_i_41_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.979 r  get_item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.979    get_item_num_reg[3]_i_19_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  get_item_num_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.093    get_item_num_reg[3]_i_16_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  get_item_num_reg[3]_i_15/CO[1]
                         net (fo=11, routed)          0.599    10.849    get_item_num_reg[3]_i_15_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    11.178 r  get_item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    11.178    get_item_num[3]_i_29_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.728    get_item_num_reg[3]_i_10_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.842    get_item_num_reg[3]_i_6_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.999 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.598    12.598    get_item_num_reg[3]_i_5_n_2
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.927 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    12.927    get_item_num[3]_i_25_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.307 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.307    get_item_num_reg[3]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.424 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.424    get_item_num_reg[3]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.581 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=31, routed)          0.746    14.327    get_item_num2[3]
    SLICE_X37Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.115 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    item_num_reg[3]_i_9_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.229 r  item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.229    item_num_reg[3]_i_6_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.386 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          1.095    16.480    get_item_num2[2]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.809 r  item_num[2]_i_28/O
                         net (fo=1, routed)           0.000    16.809    item_num[2]_i_28_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.359 r  item_num_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.359    item_num_reg[2]_i_17_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.473 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.001    17.474    item_num_reg[2]_i_9_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.631 r  item_num_reg[2]_i_6/CO[1]
                         net (fo=18, routed)          0.756    18.388    get_item_num2[1]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    18.717 r  item_num[2]_i_24/O
                         net (fo=1, routed)           0.000    18.717    item_num[2]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.267 r  item_num_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001    19.267    item_num_reg[2]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.381 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.381    item_num_reg[2]_i_7_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.652 r  item_num_reg[2]_i_4/CO[0]
                         net (fo=11, routed)          0.517    20.169    get_item_num2[0]
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.373    20.542 r  item_num[1]_i_3_comp_1/O
                         net (fo=10, routed)          0.765    21.307    item_num[1]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.431 r  pay_10[3]_i_5_comp/O
                         net (fo=2, routed)           0.549    21.981    pay_10[3]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.388 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=7, routed)           0.864    23.252    nums1[5]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.303    23.555 r  pay_10[0]_i_4/O
                         net (fo=5, routed)           0.818    24.373    pay_10[0]_i_4_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124    24.497 r  pay_1[3]_i_7/O
                         net (fo=1, routed)           0.000    24.497    pay_1[3]_i_7_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    24.744 r  pay_1_reg[3]_i_3/O[0]
                         net (fo=2, routed)           0.369    25.114    key_de/O[0]
    SLICE_X34Y54         LUT5 (Prop_lut5_I0_O)        0.299    25.413 f  key_de/nums[1]_P_i_5/O
                         net (fo=1, routed)           0.294    25.707    key_de/nums[1]_P_i_5_n_0
    SLICE_X35Y55         LUT6 (Prop_lut6_I3_O)        0.124    25.831 r  key_de/nums[1]_P_i_1/O
                         net (fo=1, routed)           0.000    25.831    p_3_out[1]
    SLICE_X35Y55         FDPE                                         r  nums_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X35Y55         FDPE                                         r  nums_reg[1]_P/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X35Y55         FDPE (Setup_fdpe_C_D)        0.032    14.951    nums_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -25.831    
  -------------------------------------------------------------------
                         slack                                -10.880    

Slack (VIOLATED) :        -10.730ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.598ns  (logic 10.153ns (49.292%)  route 10.445ns (50.708%))
  Logic Levels:           34  (CARRY4=21 LUT3=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X38Y46         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.518     5.604 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.728     6.332    item_price__0[3]_repN
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.456 r  get_item_num[3]_i_60/O
                         net (fo=13, routed)          0.557     7.014    get_item_num[3]_i_60_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.138 r  get_item_num[3]_i_47/O
                         net (fo=1, routed)           0.613     7.751    get_item_num[3]_i_47_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.277 r  get_item_num_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.277    get_item_num_reg[3]_i_31_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.548 r  get_item_num_reg[3]_i_30/CO[0]
                         net (fo=11, routed)          0.508     9.056    get_item_num_reg[3]_i_30_n_3
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.373     9.429 r  get_item_num[3]_i_41/O
                         net (fo=1, routed)           0.000     9.429    get_item_num[3]_i_41_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.979 r  get_item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.979    get_item_num_reg[3]_i_19_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  get_item_num_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.093    get_item_num_reg[3]_i_16_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  get_item_num_reg[3]_i_15/CO[1]
                         net (fo=11, routed)          0.599    10.849    get_item_num_reg[3]_i_15_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    11.178 r  get_item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    11.178    get_item_num[3]_i_29_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.728    get_item_num_reg[3]_i_10_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.842    get_item_num_reg[3]_i_6_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.999 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.598    12.598    get_item_num_reg[3]_i_5_n_2
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.927 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    12.927    get_item_num[3]_i_25_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.307 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.307    get_item_num_reg[3]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.424 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.424    get_item_num_reg[3]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.581 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=31, routed)          0.746    14.327    get_item_num2[3]
    SLICE_X37Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.115 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    item_num_reg[3]_i_9_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.229 r  item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.229    item_num_reg[3]_i_6_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.386 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          1.095    16.480    get_item_num2[2]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.809 r  item_num[2]_i_28/O
                         net (fo=1, routed)           0.000    16.809    item_num[2]_i_28_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.359 r  item_num_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.359    item_num_reg[2]_i_17_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.473 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.001    17.474    item_num_reg[2]_i_9_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.631 r  item_num_reg[2]_i_6/CO[1]
                         net (fo=18, routed)          0.756    18.388    get_item_num2[1]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    18.717 r  item_num[2]_i_24/O
                         net (fo=1, routed)           0.000    18.717    item_num[2]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.267 r  item_num_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001    19.267    item_num_reg[2]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.381 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.381    item_num_reg[2]_i_7_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.652 r  item_num_reg[2]_i_4/CO[0]
                         net (fo=11, routed)          0.517    20.169    get_item_num2[0]
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.373    20.542 r  item_num[1]_i_3_comp_1/O
                         net (fo=10, routed)          0.765    21.307    item_num[1]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.431 r  pay_10[3]_i_5_comp/O
                         net (fo=2, routed)           0.549    21.981    pay_10[3]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    22.596 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.851    23.447    nums1[7]
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.306    23.753 f  pay_10[1]_i_2/O
                         net (fo=7, routed)           0.480    24.233    pay_10[1]_i_2_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.124    24.357 f  pay_10[0]_i_2/O
                         net (fo=2, routed)           0.614    24.971    c2/nums_reg[4]_C
    SLICE_X36Y54         LUT5 (Prop_lut5_I3_O)        0.124    25.095 f  c2/nums[4]_C_i_2/O
                         net (fo=1, routed)           0.465    25.560    key_de/nums_reg[4]_C
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    25.684 r  key_de/nums[4]_C_i_1/O
                         net (fo=1, routed)           0.000    25.684    p_3_out[4]
    SLICE_X47Y54         FDCE                                         r  nums_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X47Y54         FDCE                                         r  nums_reg[4]_C/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y54         FDCE (Setup_fdce_C_D)        0.031    14.954    nums_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -25.684    
  -------------------------------------------------------------------
                         slack                                -10.730    

Slack (VIOLATED) :        -10.727ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pay_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.591ns  (logic 10.421ns (50.609%)  route 10.170ns (49.391%))
  Logic Levels:           34  (CARRY4=22 LUT2=1 LUT3=5 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X38Y46         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.518     5.604 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.728     6.332    item_price__0[3]_repN
    SLICE_X39Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.456 r  get_item_num[3]_i_60/O
                         net (fo=13, routed)          0.557     7.014    get_item_num[3]_i_60_n_0
    SLICE_X42Y46         LUT5 (Prop_lut5_I1_O)        0.124     7.138 r  get_item_num[3]_i_47/O
                         net (fo=1, routed)           0.613     7.751    get_item_num[3]_i_47_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.277 r  get_item_num_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.277    get_item_num_reg[3]_i_31_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.548 r  get_item_num_reg[3]_i_30/CO[0]
                         net (fo=11, routed)          0.508     9.056    get_item_num_reg[3]_i_30_n_3
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.373     9.429 r  get_item_num[3]_i_41/O
                         net (fo=1, routed)           0.000     9.429    get_item_num[3]_i_41_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.979 r  get_item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.979    get_item_num_reg[3]_i_19_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.093 r  get_item_num_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.093    get_item_num_reg[3]_i_16_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.250 r  get_item_num_reg[3]_i_15/CO[1]
                         net (fo=11, routed)          0.599    10.849    get_item_num_reg[3]_i_15_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.329    11.178 r  get_item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    11.178    get_item_num[3]_i_29_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.728 r  get_item_num_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.728    get_item_num_reg[3]_i_10_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  get_item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.842    get_item_num_reg[3]_i_6_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.999 r  get_item_num_reg[3]_i_5/CO[1]
                         net (fo=11, routed)          0.598    12.598    get_item_num_reg[3]_i_5_n_2
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.329    12.927 r  get_item_num[3]_i_25/O
                         net (fo=1, routed)           0.000    12.927    get_item_num[3]_i_25_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.307 r  get_item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.307    get_item_num_reg[3]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.424 r  get_item_num_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.424    get_item_num_reg[3]_i_4_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.581 r  get_item_num_reg[3]_i_3/CO[1]
                         net (fo=31, routed)          0.746    14.327    get_item_num2[3]
    SLICE_X37Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.115 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.115    item_num_reg[3]_i_9_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.229 r  item_num_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.229    item_num_reg[3]_i_6_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.386 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          1.095    16.480    get_item_num2[2]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.809 r  item_num[2]_i_28/O
                         net (fo=1, routed)           0.000    16.809    item_num[2]_i_28_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.359 r  item_num_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.359    item_num_reg[2]_i_17_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.473 r  item_num_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.001    17.474    item_num_reg[2]_i_9_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.631 r  item_num_reg[2]_i_6/CO[1]
                         net (fo=18, routed)          0.756    18.388    get_item_num2[1]
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.329    18.717 r  item_num[2]_i_24/O
                         net (fo=1, routed)           0.000    18.717    item_num[2]_i_24_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.267 r  item_num_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001    19.267    item_num_reg[2]_i_12_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.381 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.381    item_num_reg[2]_i_7_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.652 r  item_num_reg[2]_i_4/CO[0]
                         net (fo=11, routed)          0.517    20.169    get_item_num2[0]
    SLICE_X39Y51         LUT6 (Prop_lut6_I4_O)        0.373    20.542 r  item_num[1]_i_3_comp_1/O
                         net (fo=10, routed)          0.765    21.307    item_num[1]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    21.431 r  pay_10[3]_i_5_comp/O
                         net (fo=2, routed)           0.549    21.981    pay_10[3]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    22.388 r  pay_10_reg[3]_i_2/O[1]
                         net (fo=7, routed)           0.864    23.252    nums1[5]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.303    23.555 r  pay_10[0]_i_4/O
                         net (fo=5, routed)           0.818    24.373    pay_10[0]_i_4_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124    24.497 r  pay_1[3]_i_7/O
                         net (fo=1, routed)           0.000    24.497    pay_1[3]_i_7_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.921 r  pay_1_reg[3]_i_3/O[1]
                         net (fo=2, routed)           0.453    25.374    nums0[2]
    SLICE_X35Y53         LUT2 (Prop_lut2_I0_O)        0.303    25.677 r  pay_1[2]_i_1/O
                         net (fo=1, routed)           0.000    25.677    pay_1[2]_i_1_n_0
    SLICE_X35Y53         FDCE                                         r  pay_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X35Y53         FDCE                                         r  pay_1_reg[2]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X35Y53         FDCE (Setup_fdce_C_D)        0.031    14.950    pay_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -25.677    
  -------------------------------------------------------------------
                         slack                                -10.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 item_num_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.871%)  route 0.186ns (47.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X42Y49         FDPE                                         r  item_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  item_num_reg[0]/Q
                         net (fo=15, routed)          0.186     1.797    key_de/p_9_in[7]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  key_de/item_num[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    key_de_n_47
    SLICE_X40Y50         FDCE                                         r  item_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X40Y50         FDCE                                         r  item_num_reg[1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.092     1.807    item_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[108]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.185%)  route 0.277ns (59.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.558     1.441    key_de/clk_IBUF_BUFG
    SLICE_X35Y61         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  key_de/key_reg[3]/Q
                         net (fo=140, routed)         0.277     1.859    key_de/key_reg[6]_0[3]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.904 r  key_de/key_down[108]_i_1/O
                         net (fo=1, routed)           0.000     1.904    key_de/p_0_in[108]
    SLICE_X38Y56         FDCE                                         r  key_de/key_down_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.829     1.957    key_de/clk_IBUF_BUFG
    SLICE_X38Y56         FDCE                                         r  key_de/key_down_reg[108]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X38Y56         FDCE (Hold_fdce_C_D)         0.120     1.828    key_de/key_down_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.768%)  route 0.258ns (55.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.558     1.441    key_de/clk_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  key_de/key_reg[8]/Q
                         net (fo=128, routed)         0.258     1.863    key_de/key_reg_n_0_[8]
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.908 r  key_de/key_down[9]_i_1/O
                         net (fo=1, routed)           0.000     1.908    key_de/p_0_in[9]
    SLICE_X38Y59         FDCE                                         r  key_de/key_down_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.828     1.956    key_de/clk_IBUF_BUFG
    SLICE_X38Y59         FDCE                                         r  key_de/key_down_reg[9]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X38Y59         FDCE (Hold_fdce_C_D)         0.120     1.827    key_de/key_down_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.277%)  route 0.288ns (60.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.559     1.442    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y61         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.288     1.871    key_de/inst/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.916 r  key_de/inst/inst/Ps2Interface_i/frame[10]_i_2/O
                         net (fo=1, routed)           0.000     1.916    key_de/inst/inst/Ps2Interface_i/p_1_in[10]
    SLICE_X38Y63         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.824     1.952    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y63         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X38Y63         FDCE (Hold_fdce_C_D)         0.120     1.823    key_de/inst/inst/Ps2Interface_i/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[118]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.983%)  route 0.268ns (59.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.558     1.441    key_de/clk_IBUF_BUFG
    SLICE_X35Y61         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  key_de/key_reg[3]/Q
                         net (fo=140, routed)         0.268     1.850    key_de/key_reg[6]_0[3]
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.895 r  key_de/key_down[118]_i_1/O
                         net (fo=1, routed)           0.000     1.895    key_de/p_0_in[118]
    SLICE_X37Y59         FDCE                                         r  key_de/key_down_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.828     1.956    key_de/clk_IBUF_BUFG
    SLICE_X37Y59         FDCE                                         r  key_de/key_down_reg[118]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y59         FDCE (Hold_fdce_C_D)         0.092     1.799    key_de/key_down_reg[118]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 key_de/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.983%)  route 0.268ns (59.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.558     1.441    key_de/clk_IBUF_BUFG
    SLICE_X35Y61         FDCE                                         r  key_de/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  key_de/key_reg[3]/Q
                         net (fo=140, routed)         0.268     1.850    key_de/key_reg[6]_0[3]
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.895 r  key_de/key_down[119]_i_1/O
                         net (fo=1, routed)           0.000     1.895    key_de/p_0_in[119]
    SLICE_X37Y59         FDCE                                         r  key_de/key_down_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.828     1.956    key_de/clk_IBUF_BUFG
    SLICE_X37Y59         FDCE                                         r  key_de/key_down_reg[119]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y59         FDCE (Hold_fdce_C_D)         0.092     1.799    key_de/key_down_reg[119]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.450%)  route 0.251ns (54.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.558     1.441    key_de/clk_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  key_de/key_reg[8]/Q
                         net (fo=128, routed)         0.251     1.856    key_de/key_reg_n_0_[8]
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.901 r  key_de/key_down[14]_i_1/O
                         net (fo=1, routed)           0.000     1.901    key_de/p_0_in[14]
    SLICE_X39Y59         FDCE                                         r  key_de/key_down_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.828     1.956    key_de/clk_IBUF_BUFG
    SLICE_X39Y59         FDCE                                         r  key_de/key_down_reg[14]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X39Y59         FDCE (Hold_fdce_C_D)         0.092     1.799    key_de/key_down_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 item_price_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_10_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.681%)  route 0.334ns (70.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  item_price_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  item_price_1_reg[1]/Q
                         net (fo=10, routed)          0.334     1.922    p_9_in[1]
    SLICE_X36Y55         FDCE                                         r  item_price_10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  item_price_10_reg[1]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X36Y55         FDCE (Hold_fdce_C_D)         0.070     1.783    item_price_10_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 key_de/inst/inst/key_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.277%)  route 0.327ns (63.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.558     1.441    key_de/inst/inst/clk
    SLICE_X37Y62         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  key_de/inst/inst/key_in_reg[2]/Q
                         net (fo=2, routed)           0.327     1.909    key_de/key_in[2]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.045     1.954 r  key_de/key[2]_i_1/O
                         net (fo=1, routed)           0.000     1.954    key_de/key0_in[2]
    SLICE_X35Y61         FDCE                                         r  key_de/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.826     1.954    key_de/clk_IBUF_BUFG
    SLICE_X35Y61         FDCE                                         r  key_de/key_reg[2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X35Y61         FDCE (Hold_fdce_C_D)         0.107     1.812    key_de/key_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 key_de/inst/inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/is_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.184ns (34.312%)  route 0.352ns (65.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.557     1.440    key_de/inst/inst/clk
    SLICE_X36Y64         FDCE                                         r  key_de/inst/inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  key_de/inst/inst/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.352     1.933    key_de/inst/inst/Ps2Interface_i/Q[2]
    SLICE_X34Y62         LUT5 (Prop_lut5_I2_O)        0.043     1.976 r  key_de/inst/inst/Ps2Interface_i/is_extend_i_1/O
                         net (fo=1, routed)           0.000     1.976    key_de/inst/inst/Ps2Interface_i_n_2
    SLICE_X34Y62         FDCE                                         r  key_de/inst/inst/is_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.824     1.952    key_de/inst/inst/clk
    SLICE_X34Y62         FDCE                                         r  key_de/inst/inst/is_extend_reg/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y62         FDCE (Hold_fdce_C_D)         0.131     1.834    key_de/inst/inst/is_extend_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y41   flash_sec_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y43   flash_sec_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y43   flash_sec_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44   flash_sec_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44   flash_sec_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44   flash_sec_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44   flash_sec_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y45   flash_sec_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y43   flash_sec_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   flash_sec_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   item_price_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   item_price_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   item_price_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   item_price_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   nums_reg[12]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   flash_sec_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   item_price_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   item_price_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   item_price_reg[5]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   item_price_10_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y55   item_price_10_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y55   item_price_10_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   item_price_10_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y55   item_price_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y56   key_de/key_down_reg[100]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y56   key_de/key_down_reg[101]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y56   key_de/key_down_reg[102]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y56   key_de/key_down_reg[103]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y56   key_de/key_down_reg[108]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.518ns (7.886%)  route 6.050ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.564     5.085    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         6.050    11.654    key_de/btnC2
    SLICE_X35Y60         FDCE                                         f  key_de/key_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.432    14.773    key_de/clk_IBUF_BUFG
    SLICE_X35Y60         FDCE                                         r  key_de/key_reg[1]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.405    14.512    key_de/key_reg[1]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.518ns (7.886%)  route 6.050ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.564     5.085    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         6.050    11.654    key_de/btnC2
    SLICE_X35Y60         FDCE                                         f  key_de/key_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.432    14.773    key_de/clk_IBUF_BUFG
    SLICE_X35Y60         FDCE                                         r  key_de/key_reg[7]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.405    14.512    key_de/key_reg[7]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.518ns (7.886%)  route 6.050ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.564     5.085    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         6.050    11.654    key_de/btnC2
    SLICE_X35Y60         FDCE                                         f  key_de/key_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.432    14.773    key_de/clk_IBUF_BUFG
    SLICE_X35Y60         FDCE                                         r  key_de/key_reg[9]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.405    14.512    key_de/key_reg[9]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.518ns (7.886%)  route 6.050ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.564     5.085    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         6.050    11.654    key_de/btnC2
    SLICE_X34Y60         FDCE                                         f  key_de/key_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.432    14.773    key_de/clk_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  key_de/key_reg[4]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X34Y60         FDCE (Recov_fdce_C_CLR)     -0.319    14.598    key_de/key_reg[4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.518ns (7.886%)  route 6.050ns (92.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.564     5.085    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         6.050    11.654    key_de/btnC2
    SLICE_X34Y60         FDCE                                         f  key_de/key_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.432    14.773    key_de/clk_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  key_de/key_reg[8]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X34Y60         FDCE (Recov_fdce_C_CLR)     -0.319    14.598    key_de/key_reg[8]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.518ns (8.246%)  route 5.763ns (91.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.564     5.085    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         5.763    11.367    key_de/btnC2
    SLICE_X35Y61         FDCE                                         f  key_de/key_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.431    14.772    key_de/clk_IBUF_BUFG
    SLICE_X35Y61         FDCE                                         r  key_de/key_reg[0]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X35Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.511    key_de/key_reg[0]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.518ns (8.246%)  route 5.763ns (91.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.564     5.085    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         5.763    11.367    key_de/btnC2
    SLICE_X35Y61         FDCE                                         f  key_de/key_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.431    14.772    key_de/clk_IBUF_BUFG
    SLICE_X35Y61         FDCE                                         r  key_de/key_reg[2]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X35Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.511    key_de/key_reg[2]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.518ns (8.246%)  route 5.763ns (91.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.564     5.085    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         5.763    11.367    key_de/btnC2
    SLICE_X35Y61         FDCE                                         f  key_de/key_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.431    14.772    key_de/clk_IBUF_BUFG
    SLICE_X35Y61         FDCE                                         r  key_de/key_reg[3]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X35Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.511    key_de/key_reg[3]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.518ns (8.246%)  route 5.763ns (91.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.564     5.085    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         5.763    11.367    key_de/btnC2
    SLICE_X35Y61         FDCE                                         f  key_de/key_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.431    14.772    key_de/clk_IBUF_BUFG
    SLICE_X35Y61         FDCE                                         r  key_de/key_reg[5]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X35Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.511    key_de/key_reg[5]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 0.518ns (8.246%)  route 5.763ns (91.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.564     5.085    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         5.763    11.367    key_de/btnC2
    SLICE_X35Y61         FDCE                                         f  key_de/key_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         1.431    14.772    key_de/clk_IBUF_BUFG
    SLICE_X35Y61         FDCE                                         r  key_de/key_reg[6]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X35Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.511    key_de/key_reg[6]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.352%)  route 0.223ns (57.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.223     1.832    btnC2
    SLICE_X41Y45         FDCE                                         f  item_price_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X41Y45         FDCE                                         r  item_price_reg[5]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X41Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.619    item_price_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[15]_lopt_replica_7/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.881%)  route 0.228ns (58.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.228     1.837    btnC2
    SLICE_X40Y45         FDCE                                         f  LED_reg[15]_lopt_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  LED_reg[15]_lopt_replica_7/C
                         clock pessimism             -0.249     1.711    
    SLICE_X40Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.619    LED_reg[15]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.854%)  route 0.281ns (63.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.281     1.890    btnC2
    SLICE_X40Y46         FDCE                                         f  item_price_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  item_price_reg[6]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X40Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.619    item_price_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.936%)  route 0.319ns (66.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.319     1.928    btnC2
    SLICE_X37Y46         FDPE                                         f  item_price_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X37Y46         FDPE                                         r  item_price_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.615    item_price_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.633%)  route 0.324ns (66.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.324     1.933    btnC2
    SLICE_X36Y46         FDCE                                         f  money_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDCE                                         r  money_reg[7]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    money_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]_lopt_replica_4/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.377%)  route 0.214ns (56.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.214     1.823    btnC2
    SLICE_X34Y46         FDCE                                         f  LED_reg[7]_lopt_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  LED_reg[7]_lopt_replica_4/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    LED_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]_lopt_replica_5/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.377%)  route 0.214ns (56.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.214     1.823    btnC2
    SLICE_X34Y46         FDCE                                         f  LED_reg[7]_lopt_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  LED_reg[7]_lopt_replica_5/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    LED_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]_lopt_replica_6/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.377%)  route 0.214ns (56.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.214     1.823    btnC2
    SLICE_X34Y46         FDCE                                         f  LED_reg[7]_lopt_replica_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  LED_reg[7]_lopt_replica_6/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    LED_reg[7]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[7]_lopt_replica_7/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.377%)  route 0.214ns (56.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.214     1.823    btnC2
    SLICE_X34Y46         FDCE                                         f  LED_reg[7]_lopt_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  LED_reg[7]_lopt_replica_7/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    LED_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.164ns (26.671%)  route 0.451ns (73.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.562     1.445    c2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  c2/pb_out_reg/Q
                         net (fo=386, routed)         0.451     2.060    btnC2
    SLICE_X37Y48         FDCE                                         f  item_price_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=389, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X37Y48         FDCE                                         r  item_price_1_reg[1]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.619    item_price_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.441    





