{
  "design": {
    "design_info": {
      "boundary_crc": "0xF19DC250BCEB9699",
      "device": "xc7vx690tffg1927-2",
      "name": "v7_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_bram_ctrl_drp": "",
      "axi_bram_ctrl_gth_reg_file": "",
      "axi_chip2chip_0": "",
      "axi_interconnect_full": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "axi_interconnect_lite": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {}
      },
      "clk_wiz_0": "",
      "ila_1": "",
      "proc_sys_reset_0": "",
      "xadc_wiz_0": "",
      "xlconcat_0": "",
      "xlconstant_0": "",
      "gem_loader_v_0": ""
    },
    "interface_ports": {
      "BRAM_CTRL_DRP": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "65536",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "BRAM_CTRL_GTH_REG_FILE": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MASTER_TYPE": {
            "value": "BRAM_CTRL"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MEM_SIZE": {
            "value": "131072",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "clk_200_diff_in": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      },
      "ipb_axi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "ipb_axi",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "31"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "v7_bd_clk_wiz_0_0_clk_out1",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "default_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "axi_c2c_zynq_to_v7_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "v7_bd_axi_c2c_zynq_to_v7_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "axi_c2c_zynq_to_v7_data": {
        "direction": "I",
        "left": "16",
        "right": "0"
      },
      "axi_c2c_zynq_to_v7_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "axi_c2c_v7_to_zynq_link_status": {
        "direction": "O"
      },
      "axi_c2c_v7_to_zynq_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "v7_bd_axi_chip2chip_0_0_axi_c2c_selio_tx_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_out1_200mhz": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "v7_bd_clk_wiz_0_0_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "axi_reset_o": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "clk_out2_50mhz": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "v7_bd_clk_wiz_0_0_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "axi_clk_o": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "ipb_axi"
          },
          "ASSOCIATED_RESET": {
            "value": "axi_reset_o"
          },
          "CLK_DOMAIN": {
            "value": "v7_bd_clk_wiz_0_0_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "axi_c2c_v7_to_zynq_data": {
        "direction": "O",
        "left": "16",
        "right": "0"
      },
      "clk_out3_100mhz": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "v7_bd_clk_wiz_0_0_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "gem_loader_ready": {
        "direction": "O"
      },
      "gem_loader_error": {
        "direction": "O"
      },
      "gem_loader_first": {
        "direction": "O"
      },
      "gem_loader_valid": {
        "direction": "O"
      },
      "gem_loader_data": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "gem_loader_en": {
        "direction": "I"
      },
      "gem_loader_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "v7_bd_gem_loader_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "80000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "gem_loader_last": {
        "direction": "O"
      },
      "clk_out4_62p5mhz": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "v7_bd_clk_wiz_0_0_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "62500000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "gem_loader_size": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_bram_ctrl_drp": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "v7_bd_axi_bram_ctrl_drp_0",
        "xci_path": "ip/v7_bd_axi_bram_ctrl_drp_0_2/v7_bd_axi_bram_ctrl_drp_0.xci",
        "inst_hier_path": "axi_bram_ctrl_drp",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_gth_reg_file": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "v7_bd_axi_bram_ctrl_gth_reg_file_0",
        "xci_path": "ip/v7_bd_axi_bram_ctrl_gth_reg_file_0_2/v7_bd_axi_bram_ctrl_gth_reg_file_0.xci",
        "inst_hier_path": "axi_bram_ctrl_gth_reg_file",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_chip2chip_0": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "xci_name": "v7_bd_axi_chip2chip_0_0",
        "xci_path": "ip/v7_bd_axi_chip2chip_0_0_2/v7_bd_axi_chip2chip_0_0.xci",
        "inst_hier_path": "axi_chip2chip_0",
        "parameters": {
          "C_AURORA_WIDTH": {
            "value": "64"
          },
          "C_COMMON_CLK": {
            "value": "0"
          },
          "C_INCLUDE_AXILITE": {
            "value": "2"
          },
          "C_INTERFACE_MODE": {
            "value": "1"
          },
          "C_MASTER_FPGA": {
            "value": "0"
          },
          "C_M_AXI_ID_WIDTH": {
            "value": "8"
          },
          "C_M_AXI_WUSER_WIDTH": {
            "value": "0"
          },
          "C_SELECTIO_PHY_CLK": {
            "value": "200"
          }
        },
        "addressing": {
          "address_spaces": {
            "MAXI-Lite": {
              "range": "4G",
              "width": "32"
            },
            "MAXI": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "m_axi": {
            "mode": "Master",
            "address_space_ref": "MAXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "m_axi_lite": {
            "mode": "Master",
            "address_space_ref": "MAXI-Lite",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "axi_interconnect_full": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/v7_bd_axi_interconnect_full_0_2/v7_bd_axi_interconnect_full_0.xci",
        "inst_hier_path": "axi_interconnect_full",
        "xci_name": "v7_bd_axi_interconnect_full_0",
        "parameters": {
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "v7_bd_xbar_0",
            "xci_path": "ip/v7_bd_xbar_0_2/v7_bd_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_full/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_full_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_full": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_full": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_full_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_full_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_lite": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/v7_bd_axi_interconnect_lite_0_2/v7_bd_axi_interconnect_lite_0.xci",
        "inst_hier_path": "axi_interconnect_lite",
        "xci_name": "v7_bd_axi_interconnect_lite_0",
        "parameters": {
          "NUM_MI": {
            "value": "6"
          },
          "NUM_SI": {
            "value": "1"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "v7_bd_xbar_1",
            "xci_path": "ip/v7_bd_xbar_1_2/v7_bd_xbar_1.xci",
            "inst_hier_path": "axi_interconnect_lite/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_axi_interconnect_lite": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_lite": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_lite": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_lite": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_lite_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_lite": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_lite": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_lite_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_lite_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "v7_bd_clk_wiz_0_0",
        "xci_path": "ip/v7_bd_clk_wiz_0_0_2/v7_bd_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "98.146"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT2_JITTER": {
            "value": "129.198"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_JITTER": {
            "value": "112.316"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_JITTER": {
            "value": "123.463"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "62.5"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "5.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "10"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "16"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "PRIM_IN_FREQ": {
            "value": "200"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_DYN_RECONFIG": {
            "value": "false"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "ila_1": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "v7_bd_ila_1_0",
        "xci_path": "ip/v7_bd_ila_1_0_2/v7_bd_ila_1_0.xci",
        "inst_hier_path": "ila_1",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "4"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "v7_bd_proc_sys_reset_0_0",
        "xci_path": "ip/v7_bd_proc_sys_reset_0_0_2/v7_bd_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "0"
          }
        }
      },
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "v7_bd_xadc_wiz_0_0",
        "xci_path": "ip/v7_bd_xadc_wiz_0_0_2/v7_bd_xadc_wiz_0_0.xci",
        "inst_hier_path": "xadc_wiz_0",
        "parameters": {
          "ADC_CONVERSION_RATE": {
            "value": "962"
          },
          "DCLK_FREQUENCY": {
            "value": "50"
          },
          "ENABLE_RESET": {
            "value": "false"
          },
          "INTERFACE_SELECTION": {
            "value": "Enable_AXI"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "v7_bd_xlconcat_0_0",
        "xci_path": "ip/v7_bd_xlconcat_0_0_2/v7_bd_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          },
          "dout_width": {
            "value": "4"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "v7_bd_xlconstant_0_0",
        "xci_path": "ip/v7_bd_xlconstant_0_0_2/v7_bd_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "gem_loader_v_0": {
        "vlnv": "wisc.edu:user:gem_loader_virtex:2.7",
        "xci_name": "v7_bd_gem_loader_v_0_0",
        "xci_path": "ip/v7_bd_gem_loader_v_0_0_1/v7_bd_gem_loader_v_0_0.xci",
        "inst_hier_path": "gem_loader_v_0",
        "parameters": {
          "C_FIFO_ENDIAN_CONV_ENABLE": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "axi_interconnect_lite_M05_AXI": {
        "interface_ports": [
          "gem_loader_v_0/S_CFG_AXI",
          "axi_interconnect_lite/M05_AXI"
        ]
      },
      "axi_interconnect_lite_M02_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_drp/S_AXI",
          "axi_interconnect_lite/M02_AXI"
        ]
      },
      "axi_chip2chip_0_m_axi_lite": {
        "interface_ports": [
          "axi_chip2chip_0/m_axi_lite",
          "axi_interconnect_lite/S00_AXI"
        ]
      },
      "axi_chip2chip_0_m_axi": {
        "interface_ports": [
          "axi_chip2chip_0/m_axi",
          "axi_interconnect_full/S00_AXI"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA4": {
        "interface_ports": [
          "BRAM_CTRL_DRP",
          "axi_bram_ctrl_drp/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_reg_file1_BRAM_PORTA": {
        "interface_ports": [
          "BRAM_CTRL_GTH_REG_FILE",
          "axi_bram_ctrl_gth_reg_file/BRAM_PORTA"
        ]
      },
      "clk_200_diff_in_1": {
        "interface_ports": [
          "clk_200_diff_in",
          "clk_wiz_0/CLK_IN1_D"
        ]
      },
      "axi_interconnect_lite_M04_AXI": {
        "interface_ports": [
          "ipb_axi",
          "axi_interconnect_lite/M04_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_lite/M00_AXI",
          "xadc_wiz_0/s_axi_lite"
        ]
      },
      "axi_interconnect_full_M00_AXI": {
        "interface_ports": [
          "gem_loader_v_0/S_C2C_AXI",
          "axi_interconnect_full/M00_AXI"
        ]
      },
      "axi_interconnect_lite_M01_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_gth_reg_file/S_AXI",
          "axi_interconnect_lite/M01_AXI"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "axi_chip2chip_0/m_aresetn",
          "axi_interconnect_full/ARESETN",
          "axi_interconnect_lite/ARESETN"
        ]
      },
      "axi_c2c_zynq_to_v7_clk_1": {
        "ports": [
          "axi_c2c_zynq_to_v7_clk",
          "axi_chip2chip_0/axi_c2c_selio_rx_clk_in"
        ]
      },
      "axi_c2c_zynq_to_v7_data_1": {
        "ports": [
          "axi_c2c_zynq_to_v7_data",
          "axi_chip2chip_0/axi_c2c_selio_rx_data_in"
        ]
      },
      "axi_c2c_zynq_to_v7_reset_1": {
        "ports": [
          "axi_c2c_zynq_to_v7_reset",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "axi_chip2chip_0_axi_c2c_link_status_out": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_link_status_out",
          "axi_c2c_v7_to_zynq_link_status"
        ]
      },
      "axi_chip2chip_0_axi_c2c_selio_tx_clk_out": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_selio_tx_clk_out",
          "axi_c2c_v7_to_zynq_clk"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clk_out1_200mhz",
          "axi_chip2chip_0/idelay_ref_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_reset_o",
          "axi_bram_ctrl_drp/s_axi_aresetn",
          "axi_bram_ctrl_gth_reg_file/s_axi_aresetn",
          "axi_interconnect_full/S00_ARESETN",
          "axi_interconnect_full/M00_ARESETN",
          "axi_interconnect_full/M01_ARESETN",
          "axi_interconnect_lite/S00_ARESETN",
          "axi_interconnect_lite/M00_ARESETN",
          "axi_interconnect_lite/M01_ARESETN",
          "axi_interconnect_lite/M02_ARESETN",
          "axi_interconnect_lite/M03_ARESETN",
          "axi_interconnect_lite/M04_ARESETN",
          "axi_interconnect_lite/M05_ARESETN",
          "xadc_wiz_0/s_axi_aresetn",
          "gem_loader_v_0/s_c2c_axi_aresetn",
          "gem_loader_v_0/s_cfg_axi_aresetn"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "axi_clk_o",
          "clk_out2_50mhz",
          "axi_bram_ctrl_drp/s_axi_aclk",
          "axi_bram_ctrl_gth_reg_file/s_axi_aclk",
          "axi_chip2chip_0/m_axi_lite_aclk",
          "axi_interconnect_lite/ACLK",
          "axi_interconnect_lite/S00_ACLK",
          "axi_interconnect_lite/M00_ACLK",
          "axi_interconnect_lite/M01_ACLK",
          "axi_interconnect_lite/M02_ACLK",
          "axi_interconnect_lite/M03_ACLK",
          "axi_interconnect_lite/M04_ACLK",
          "axi_interconnect_lite/M05_ACLK",
          "proc_sys_reset_0/slowest_sync_clk",
          "xadc_wiz_0/s_axi_aclk",
          "gem_loader_v_0/s_cfg_axi_aclk"
        ]
      },
      "axi_chip2chip_0_axi_c2c_selio_tx_data_out": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_selio_tx_data_out",
          "axi_c2c_v7_to_zynq_data"
        ]
      },
      "clk_wiz_0_clk_out4": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "clk_out3_100mhz",
          "axi_chip2chip_0/m_aclk",
          "axi_interconnect_full/ACLK",
          "axi_interconnect_full/S00_ACLK",
          "axi_interconnect_full/M00_ACLK",
          "axi_interconnect_full/M01_ACLK",
          "gem_loader_v_0/s_c2c_axi_aclk"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "xlconcat_0/In2",
          "xlconcat_0/In3"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "axi_chip2chip_0/axi_c2c_s2m_intr_in"
        ]
      },
      "gem_loader_v_0_reload_request_remote": {
        "ports": [
          "gem_loader_v_0/reload_request_remote",
          "ila_1/probe0",
          "xlconcat_0/In0"
        ]
      },
      "gem_loader_v_0_reload_fifo_full_remote": {
        "ports": [
          "gem_loader_v_0/reload_fifo_full_remote",
          "ila_1/probe1",
          "xlconcat_0/In1"
        ]
      },
      "gem_loader_v_0_reload_ready": {
        "ports": [
          "gem_loader_v_0/reload_ready",
          "gem_loader_ready",
          "ila_1/probe2",
          "gem_loader_v_0/reload_start"
        ]
      },
      "gem_loader_v_0_reload_error": {
        "ports": [
          "gem_loader_v_0/reload_error",
          "gem_loader_error"
        ]
      },
      "gem_loader_v_0_reload_done": {
        "ports": [
          "gem_loader_v_0/reload_data_first",
          "gem_loader_first"
        ]
      },
      "gem_loader_v_0_reload_data_valid": {
        "ports": [
          "gem_loader_v_0/reload_data_valid",
          "gem_loader_valid"
        ]
      },
      "gem_loader_v_0_reload_data": {
        "ports": [
          "gem_loader_v_0/reload_data",
          "gem_loader_data"
        ]
      },
      "gem_loader_en_1": {
        "ports": [
          "gem_loader_en",
          "ila_1/probe3",
          "gem_loader_v_0/reload_request"
        ]
      },
      "gem_loader_clk_1": {
        "ports": [
          "gem_loader_clk",
          "ila_1/clk",
          "gem_loader_v_0/clk_reload"
        ]
      },
      "gem_loader_v_0_reload_data_last": {
        "ports": [
          "gem_loader_v_0/reload_data_last",
          "gem_loader_last"
        ]
      },
      "clk_wiz_0_clk_out5": {
        "ports": [
          "clk_wiz_0/clk_out4",
          "clk_out4_62p5mhz"
        ]
      },
      "gem_loader_v_0_reload_size": {
        "ports": [
          "gem_loader_v_0/reload_size",
          "gem_loader_size"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "ipb_axi": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_chip2chip_0": {
        "address_spaces": {
          "MAXI-Lite": {
            "segments": {
              "SEG_axi_bram_ctrl_drp_Mem0": {
                "address_block": "/axi_bram_ctrl_drp/S_AXI/Mem0",
                "offset": "0x63000000",
                "range": "64K"
              },
              "SEG_axi_bram_ctrl_gth_reg_file_Mem0": {
                "address_block": "/axi_bram_ctrl_gth_reg_file/S_AXI/Mem0",
                "offset": "0x69000000",
                "range": "128K"
              },
              "SEG_gem_loader_v_0_S_CFG_AXI_reg": {
                "address_block": "/gem_loader_v_0/S_CFG_AXI/S_CFG_AXI_reg",
                "offset": "0x6A000000",
                "range": "64K"
              },
              "SEG_ipb_axi_Reg": {
                "address_block": "/ipb_axi/Reg",
                "offset": "0x64000000",
                "range": "64M"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x68000000",
                "range": "64K"
              }
            }
          },
          "MAXI": {
            "segments": {
              "SEG_gem_loader_v_0_S_C2C_AXI_mem": {
                "address_block": "/gem_loader_v_0/S_C2C_AXI/S_C2C_AXI_mem",
                "offset": "0x7F000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}