/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire [4:0] _02_;
  wire [38:0] _03_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [13:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  reg [12:0] celloutsig_0_21z;
  wire [22:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [13:0] celloutsig_0_28z;
  wire [60:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [11:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_58z;
  wire [15:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_82z;
  wire [8:0] celloutsig_0_83z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  reg [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [21:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[67] ? in_data[44] : in_data[5]);
  assign celloutsig_0_6z = !(celloutsig_0_2z[6] ? celloutsig_0_3z : celloutsig_0_0z);
  assign celloutsig_1_12z = ~in_data[179];
  assign celloutsig_0_30z = ~celloutsig_0_12z[1];
  assign celloutsig_0_43z = ~((celloutsig_0_6z | celloutsig_0_7z[5]) & in_data[89]);
  assign celloutsig_0_65z = ~((celloutsig_0_3z | celloutsig_0_15z) & celloutsig_0_6z);
  assign celloutsig_0_13z = ~((celloutsig_0_9z | celloutsig_0_12z[1]) & celloutsig_0_3z);
  assign celloutsig_0_34z = celloutsig_0_0z ^ _00_;
  assign celloutsig_0_45z = celloutsig_0_7z[3] ^ in_data[94];
  assign celloutsig_1_8z = celloutsig_1_1z ^ in_data[132];
  assign celloutsig_0_20z = celloutsig_0_0z ^ celloutsig_0_12z[2];
  assign celloutsig_1_6z = ~(celloutsig_1_1z ^ celloutsig_1_3z);
  assign celloutsig_1_7z = ~(celloutsig_1_2z[12] ^ celloutsig_1_1z);
  reg [4:0] _17_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _17_ <= 5'h00;
    else _17_ <= { in_data[81:80], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z };
  assign { _01_[4:1], _02_[0] } = _17_;
  reg [38:0] _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _18_ <= 39'h0000000000;
    else _18_ <= { in_data[51:16], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _03_[38:8], _00_, _03_[6:0] } = _18_;
  assign celloutsig_1_9z = { in_data[143:128], celloutsig_1_4z, celloutsig_1_6z } / { 1'h1, in_data[129:113], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_26z = { celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_15z } / { 1'h1, celloutsig_0_7z[9:1], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_0_60z = celloutsig_0_22z[21:7] == { celloutsig_0_38z[2:1], celloutsig_0_11z };
  assign celloutsig_0_62z = { celloutsig_0_18z[12:2], celloutsig_0_30z, celloutsig_0_34z, celloutsig_0_44z, celloutsig_0_44z, celloutsig_0_60z, celloutsig_0_25z, celloutsig_0_50z } == { _01_[3:2], celloutsig_0_58z, celloutsig_0_44z, celloutsig_0_28z };
  assign celloutsig_0_35z = { celloutsig_0_28z[4:0], celloutsig_0_4z } === celloutsig_0_11z[8:3];
  assign celloutsig_0_4z = celloutsig_0_2z[3:1] === { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_50z = _03_[27:15] === { celloutsig_0_39z, celloutsig_0_10z, celloutsig_0_23z };
  assign celloutsig_1_16z = { celloutsig_1_4z[3:2], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_14z } === { celloutsig_1_15z[12:5], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_11z[6:2], celloutsig_1_3z } === { celloutsig_1_15z[9:5], celloutsig_1_16z };
  assign celloutsig_0_16z = { in_data[44:32], celloutsig_0_6z } === { celloutsig_0_12z[0], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_15z = _03_[37:35] <= celloutsig_0_10z[4:2];
  assign celloutsig_0_25z = celloutsig_0_21z[7:0] <= celloutsig_0_21z[8:1];
  assign celloutsig_1_1z = in_data[139:105] && { in_data[166:133], celloutsig_1_0z };
  assign celloutsig_0_9z = in_data[41:35] < celloutsig_0_2z;
  assign celloutsig_0_41z = celloutsig_0_38z[2] & ~(celloutsig_0_9z);
  assign celloutsig_0_5z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_66z = celloutsig_0_47z & ~(celloutsig_0_17z);
  assign celloutsig_1_14z = celloutsig_1_5z[1] & ~(celloutsig_1_10z[10]);
  assign celloutsig_0_31z = { celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_15z } * celloutsig_0_18z[6:4];
  assign celloutsig_0_83z = { celloutsig_0_26z[7:5], celloutsig_0_66z, celloutsig_0_41z, celloutsig_0_15z, celloutsig_0_31z } * { celloutsig_0_59z[6:3], celloutsig_0_46z };
  assign celloutsig_1_2z = in_data[126:113] * in_data[147:134];
  assign celloutsig_1_17z = { celloutsig_1_15z[4:0], celloutsig_1_12z } * { celloutsig_1_9z[5:3], celloutsig_1_5z };
  assign celloutsig_0_10z = in_data[18:12] * { celloutsig_0_2z[5:0], celloutsig_0_6z };
  assign celloutsig_0_11z = { in_data[13:7], celloutsig_0_6z, _01_[4:1], _02_[0] } * { in_data[12:1], celloutsig_0_9z };
  assign celloutsig_0_7z = celloutsig_0_5z ? { in_data[81:72], 1'h1 } : { _03_[36:35], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_44z = { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_43z, celloutsig_0_9z, celloutsig_0_14z } != { celloutsig_0_26z[6], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_7z };
  assign celloutsig_0_47z = { celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_41z, celloutsig_0_27z, celloutsig_0_35z, celloutsig_0_41z, celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_41z, celloutsig_0_6z } != { celloutsig_0_7z[5:1], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_32z, celloutsig_0_30z };
  assign celloutsig_0_23z = { celloutsig_0_21z[8:7], celloutsig_0_9z } != _01_[4:2];
  assign celloutsig_0_37z = ~ celloutsig_0_22z[15:4];
  assign celloutsig_0_39z = ~ { in_data[59], celloutsig_0_16z, celloutsig_0_34z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_1_10z = ~ in_data[178:168];
  assign celloutsig_1_13z = ~ celloutsig_1_5z;
  assign celloutsig_1_15z = ~ { celloutsig_1_9z[13:1], celloutsig_1_6z };
  assign celloutsig_0_38z = celloutsig_0_2z[5:1] | celloutsig_0_2z[6:2];
  assign celloutsig_0_46z = { celloutsig_0_12z, celloutsig_0_45z } | celloutsig_0_29z[19:15];
  assign celloutsig_0_59z = _03_[27:12] | { celloutsig_0_26z[4:2], celloutsig_0_37z, celloutsig_0_4z };
  assign celloutsig_1_4z = { celloutsig_1_2z[11:8], celloutsig_1_0z } | { in_data[101:98], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_4z[2:0] | in_data[189:187];
  assign celloutsig_1_11z = celloutsig_1_10z[8:0] | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_10z[5:1], celloutsig_0_4z } | celloutsig_0_10z[5:0];
  assign celloutsig_0_22z = { _01_[4:3], celloutsig_0_18z, celloutsig_0_10z } | { _03_[23:8], _00_, _03_[6], celloutsig_0_20z, celloutsig_0_12z };
  assign celloutsig_0_28z = { celloutsig_0_22z[5:2], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_27z } | { in_data[74:73], celloutsig_0_5z, celloutsig_0_16z, _01_[4:1], _02_[0], celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_58z = celloutsig_0_18z[0] & celloutsig_0_50z;
  assign celloutsig_0_40z = | { _01_[4:2], celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_19z };
  assign celloutsig_0_14z = | { _01_[4:1], celloutsig_0_9z, _02_[0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_3z = ~^ in_data[73:55];
  assign celloutsig_1_3z = ~^ { in_data[135:127], celloutsig_1_1z };
  assign celloutsig_0_27z = ~^ celloutsig_0_22z[10:2];
  assign celloutsig_1_0z = ^ in_data[103:99];
  assign celloutsig_0_24z = ^ { celloutsig_0_19z[1], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_20z, _01_[4:1], _02_[0], _01_[4:1], _02_[0], _01_[4:1], _02_[0], celloutsig_0_23z };
  assign celloutsig_0_29z = { celloutsig_0_7z[6:2], celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_6z, _01_[4:1], _02_[0], celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_16z } << { in_data[57:12], celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_0_2z = in_data[60:54] >>> _03_[17:11];
  assign celloutsig_0_12z = { celloutsig_0_2z[5:4], celloutsig_0_3z, celloutsig_0_9z } >>> celloutsig_0_2z[5:2];
  assign celloutsig_0_82z = { in_data[67:66], celloutsig_0_65z } ~^ { celloutsig_0_19z[1], celloutsig_0_62z, celloutsig_0_16z };
  assign celloutsig_0_32z = ~((in_data[65] & celloutsig_0_23z) | celloutsig_0_19z[2]);
  assign celloutsig_0_17z = ~((celloutsig_0_7z[5] & in_data[67]) | _01_[2]);
  always_latch
    if (!clkin_data[32]) celloutsig_1_18z = 5'h00;
    else if (clkin_data[96]) celloutsig_1_18z = celloutsig_1_17z[5:1];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_18z = 14'h0000;
    else if (clkin_data[64]) celloutsig_0_18z = { celloutsig_0_11z[7], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_17z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_21z = 13'h0000;
    else if (clkin_data[64]) celloutsig_0_21z = { celloutsig_0_18z[11:0], celloutsig_0_0z };
  assign _02_[4:1] = _01_[4:1];
  assign _03_[7] = _00_;
  assign { out_data[132:128], out_data[96], out_data[34:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
