<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpu_tb" />
            <top_module name="glbl" />
            <top_module name="pkg_axi" />
            <top_module name="pkg_cpu" />
            <top_module name="pkg_ee" />
            <top_module name="pkg_fu" />
            <top_module name="pkg_sched" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000000 us"></ZoomStartTime>
      <ZoomEndTime time="2,739.750001 us"></ZoomEndTime>
      <Cursor1Time time="2,739.750000 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="386"></NameColumnWidth>
      <ValueColumnWidth column_width="126"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="16" />
   <wvobject fp_name="/cpu_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/reg_file_debug" type="array">
      <obj_property name="ElementShortName">reg_file_debug[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_file_debug[31:0][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group4540" type="group">
      <obj_property name="label">PERFORMANCE COUNTERS</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="group8294" type="group">
      <obj_property name="label">BTB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/pc" type="array">
         <obj_property name="ElementShortName">pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/target_addr" type="array">
         <obj_property name="ElementShortName">target_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">target_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/hit" type="logic">
         <obj_property name="ElementShortName">hit</obj_property>
         <obj_property name="ObjectShortName">hit</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/branch_write_addr" type="array">
         <obj_property name="ElementShortName">branch_write_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">branch_write_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/branch_write_target_addr" type="array">
         <obj_property name="ElementShortName">branch_write_target_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">branch_write_target_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/write_en" type="logic">
         <obj_property name="ElementShortName">write_en</obj_property>
         <obj_property name="ObjectShortName">write_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/btb" type="array">
         <obj_property name="ElementShortName">btb[15:0][47:0]</obj_property>
         <obj_property name="ObjectShortName">btb[15:0][47:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/btb_valid_bits" type="array">
         <obj_property name="ElementShortName">btb_valid_bits[15:0]</obj_property>
         <obj_property name="ObjectShortName">btb_valid_bits[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/btb_read_entry" type="array">
         <obj_property name="ElementShortName">btb_read_entry[47:0]</obj_property>
         <obj_property name="ObjectShortName">btb_read_entry[47:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/btb_read_targ_addr" type="array">
         <obj_property name="ElementShortName">btb_read_targ_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">btb_read_targ_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/btb_read_tag" type="array">
         <obj_property name="ElementShortName">btb_read_tag[15:0]</obj_property>
         <obj_property name="ObjectShortName">btb_read_tag[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/btb_read_valid" type="logic">
         <obj_property name="ElementShortName">btb_read_valid</obj_property>
         <obj_property name="ObjectShortName">btb_read_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/branch_tag_pipeline_reg" type="array">
         <obj_property name="ElementShortName">branch_tag_pipeline_reg[15:0]</obj_property>
         <obj_property name="ObjectShortName">branch_tag_pipeline_reg[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/INDEX_BITS" type="other">
         <obj_property name="ElementShortName">INDEX_BITS</obj_property>
         <obj_property name="ObjectShortName">INDEX_BITS</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/TAG_BITS_START" type="other">
         <obj_property name="ElementShortName">TAG_BITS_START</obj_property>
         <obj_property name="ObjectShortName">TAG_BITS_START</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/TAG_BITS_END" type="other">
         <obj_property name="ElementShortName">TAG_BITS_END</obj_property>
         <obj_property name="ObjectShortName">TAG_BITS_END</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/TARG_BITS_START" type="other">
         <obj_property name="ElementShortName">TARG_BITS_START</obj_property>
         <obj_property name="ObjectShortName">TARG_BITS_START</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_target_buffer/TARG_BITS_END" type="other">
         <obj_property name="ElementShortName">TARG_BITS_END</obj_property>
         <obj_property name="ObjectShortName">TARG_BITS_END</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group18631" type="group">
      <obj_property name="label">BRANCH PREDICTOR</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_predictor_gen/bp_2bsp/sat_cntrs" type="array">
         <obj_property name="ElementShortName">sat_cntrs[15:0][1:0]</obj_property>
         <obj_property name="ObjectShortName">sat_cntrs[15:0][1:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group9" type="group">
      <obj_property name="label">FRONT_END</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="group2322" type="group">
         <obj_property name="label">ICACHE</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/bus_addr_read" type="array">
            <obj_property name="ElementShortName">bus_addr_read[31:0]</obj_property>
            <obj_property name="ObjectShortName">bus_addr_read[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/bus_data_read" type="array">
            <obj_property name="ElementShortName">bus_data_read[31:0]</obj_property>
            <obj_property name="ObjectShortName">bus_data_read[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/bus_stbr" type="logic">
            <obj_property name="ElementShortName">bus_stbr</obj_property>
            <obj_property name="ObjectShortName">bus_stbr</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/bus_ackr" type="logic">
            <obj_property name="ElementShortName">bus_ackr</obj_property>
            <obj_property name="ObjectShortName">bus_ackr</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/cache_bus_controller_inst/bus_read_state" type="other">
            <obj_property name="ElementShortName">bus_read_state</obj_property>
            <obj_property name="ObjectShortName">bus_read_state</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/cache_bus_controller_inst/bus_read_state_next" type="other">
            <obj_property name="ElementShortName">bus_read_state_next</obj_property>
            <obj_property name="ObjectShortName">bus_read_state_next</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/data_read" type="array">
            <obj_property name="ElementShortName">data_read[31:0]</obj_property>
            <obj_property name="ObjectShortName">data_read[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/clear_pipeline" type="logic">
            <obj_property name="ElementShortName">clear_pipeline</obj_property>
            <obj_property name="ObjectShortName">clear_pipeline</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/stall" type="logic">
            <obj_property name="ElementShortName">stall</obj_property>
            <obj_property name="ObjectShortName">stall</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/hit" type="logic">
            <obj_property name="ElementShortName">hit</obj_property>
            <obj_property name="ObjectShortName">hit</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/miss" type="logic">
            <obj_property name="ElementShortName">miss</obj_property>
            <obj_property name="ObjectShortName">miss</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/cacheline_valid" type="logic">
            <obj_property name="ElementShortName">cacheline_valid</obj_property>
            <obj_property name="ObjectShortName">cacheline_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/icache_valid_bits" type="array">
            <obj_property name="ElementShortName">icache_valid_bits[31:0]</obj_property>
            <obj_property name="ObjectShortName">icache_valid_bits[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/icache_set_out_bram" type="array">
            <obj_property name="ElementShortName">icache_set_out_bram[0:1][152:0]</obj_property>
            <obj_property name="ObjectShortName">icache_set_out_bram[0:1][152:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/icache_set_out" type="array">
            <obj_property name="ElementShortName">icache_set_out[0:1][152:0]</obj_property>
            <obj_property name="ObjectShortName">icache_set_out[0:1][152:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/hit_bits" type="array">
            <obj_property name="ElementShortName">hit_bits[1:0]</obj_property>
            <obj_property name="ObjectShortName">hit_bits[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/i_stall" type="logic">
            <obj_property name="ElementShortName">i_stall</obj_property>
            <obj_property name="ObjectShortName">i_stall</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/i_hit" type="logic">
            <obj_property name="ElementShortName">i_hit</obj_property>
            <obj_property name="ObjectShortName">i_hit</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/i_bus_addr_read" type="array">
            <obj_property name="ElementShortName">i_bus_addr_read[31:0]</obj_property>
            <obj_property name="ObjectShortName">i_bus_addr_read[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/cacheline_write" type="array">
            <obj_property name="ElementShortName">cacheline_write[152:0]</obj_property>
            <obj_property name="ObjectShortName">cacheline_write[152:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/cacheline_update_en" type="logic">
            <obj_property name="ElementShortName">cacheline_update_en</obj_property>
            <obj_property name="ObjectShortName">cacheline_update_en</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/cacheline_update_sel" type="array">
            <obj_property name="ElementShortName">cacheline_update_sel[1:0]</obj_property>
            <obj_property name="ObjectShortName">cacheline_update_sel[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/addr_read_cache" type="array">
            <obj_property name="ElementShortName">addr_read_cache[3:0]</obj_property>
            <obj_property name="ObjectShortName">addr_read_cache[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/data_out" type="array">
            <obj_property name="ElementShortName">data_out[31:0]</obj_property>
            <obj_property name="ObjectShortName">data_out[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/data_valid" type="logic">
            <obj_property name="ElementShortName">data_valid</obj_property>
            <obj_property name="ObjectShortName">data_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/c1_c2_pipeline_reg_1" type="array">
            <obj_property name="ElementShortName">c1_c2_pipeline_reg_1</obj_property>
            <obj_property name="ObjectShortName">c1_c2_pipeline_reg_1</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/c2_c3_pipeline_reg_1" type="array">
            <obj_property name="ElementShortName">c2_c3_pipeline_reg_1</obj_property>
            <obj_property name="ObjectShortName">c2_c3_pipeline_reg_1</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/ADDR_SIZE_BITS" type="other">
            <obj_property name="ElementShortName">ADDR_SIZE_BITS</obj_property>
            <obj_property name="ObjectShortName">ADDR_SIZE_BITS</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/ENTRY_SIZE_BYTES" type="other">
            <obj_property name="ElementShortName">ENTRY_SIZE_BYTES</obj_property>
            <obj_property name="ObjectShortName">ENTRY_SIZE_BYTES</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/ENTRIES_PER_CACHELINE" type="other">
            <obj_property name="ElementShortName">ENTRIES_PER_CACHELINE</obj_property>
            <obj_property name="ObjectShortName">ENTRIES_PER_CACHELINE</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/ASSOCIATIVITY" type="other">
            <obj_property name="ElementShortName">ASSOCIATIVITY</obj_property>
            <obj_property name="ObjectShortName">ASSOCIATIVITY</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/NUM_SETS" type="other">
            <obj_property name="ElementShortName">NUM_SETS</obj_property>
            <obj_property name="ObjectShortName">NUM_SETS</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/TAG_SIZE" type="other">
            <obj_property name="ElementShortName">TAG_SIZE</obj_property>
            <obj_property name="ObjectShortName">TAG_SIZE</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/INDEX_SIZE" type="other">
            <obj_property name="ElementShortName">INDEX_SIZE</obj_property>
            <obj_property name="ObjectShortName">INDEX_SIZE</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/CACHELINE_SIZE" type="other">
            <obj_property name="ElementShortName">CACHELINE_SIZE</obj_property>
            <obj_property name="ObjectShortName">CACHELINE_SIZE</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/CACHELINE_ALIGNMENT" type="other">
            <obj_property name="ElementShortName">CACHELINE_ALIGNMENT</obj_property>
            <obj_property name="ObjectShortName">CACHELINE_ALIGNMENT</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/RADDR_TAG_START" type="other">
            <obj_property name="ElementShortName">RADDR_TAG_START</obj_property>
            <obj_property name="ObjectShortName">RADDR_TAG_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/RADDR_TAG_END" type="other">
            <obj_property name="ElementShortName">RADDR_TAG_END</obj_property>
            <obj_property name="ObjectShortName">RADDR_TAG_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/RADDR_INDEX_START" type="other">
            <obj_property name="ElementShortName">RADDR_INDEX_START</obj_property>
            <obj_property name="ObjectShortName">RADDR_INDEX_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/RADDR_INDEX_END" type="other">
            <obj_property name="ElementShortName">RADDR_INDEX_END</obj_property>
            <obj_property name="ObjectShortName">RADDR_INDEX_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/CACHELINE_TAG_START" type="other">
            <obj_property name="ElementShortName">CACHELINE_TAG_START</obj_property>
            <obj_property name="ObjectShortName">CACHELINE_TAG_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/CACHELINE_TAG_END" type="other">
            <obj_property name="ElementShortName">CACHELINE_TAG_END</obj_property>
            <obj_property name="ObjectShortName">CACHELINE_TAG_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/CACHELINE_DATA_START" type="other">
            <obj_property name="ElementShortName">CACHELINE_DATA_START</obj_property>
            <obj_property name="ObjectShortName">CACHELINE_DATA_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/CACHELINE_DATA_END" type="other">
            <obj_property name="ElementShortName">CACHELINE_DATA_END</obj_property>
            <obj_property name="ObjectShortName">CACHELINE_DATA_END</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/f1_f2_pipeline_reg" type="array">
         <obj_property name="ElementShortName">f1_f2_pipeline_reg</obj_property>
         <obj_property name="ObjectShortName">f1_f2_pipeline_reg</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/f2_f3_pipeline_reg" type="array">
         <obj_property name="ElementShortName">f2_f3_pipeline_reg</obj_property>
         <obj_property name="ObjectShortName">f2_f3_pipeline_reg</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/f3_d1_pipeline_reg" type="array">
         <obj_property name="ElementShortName">f3_d1_pipeline_reg</obj_property>
         <obj_property name="ObjectShortName">f3_d1_pipeline_reg</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/decoded_uop" type="array">
         <obj_property name="ElementShortName">decoded_uop</obj_property>
         <obj_property name="ObjectShortName">decoded_uop</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/decoded_uop_valid" type="logic">
         <obj_property name="ElementShortName">decoded_uop_valid</obj_property>
         <obj_property name="ObjectShortName">decoded_uop_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_mask" type="array">
         <obj_property name="ElementShortName">branch_mask[3:0]</obj_property>
         <obj_property name="ObjectShortName">branch_mask[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_predicted_pc" type="array">
         <obj_property name="ElementShortName">branch_predicted_pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">branch_predicted_pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/branch_prediction" type="logic">
         <obj_property name="ElementShortName">branch_prediction</obj_property>
         <obj_property name="ObjectShortName">branch_prediction</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/stall_f1_f3" type="logic">
         <obj_property name="ElementShortName">stall_f1_f3</obj_property>
         <obj_property name="ObjectShortName">stall_f1_f3</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/stall_f2_d1" type="logic">
         <obj_property name="ElementShortName">stall_f2_d1</obj_property>
         <obj_property name="ObjectShortName">stall_f2_d1</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/f1_pc_reg" type="array">
         <obj_property name="ElementShortName">f1_pc_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">f1_pc_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/f2_pred_target_pc" type="array">
         <obj_property name="ElementShortName">f2_pred_target_pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">f2_pred_target_pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/f2_pred_is_branch" type="logic">
         <obj_property name="ElementShortName">f2_pred_is_branch</obj_property>
         <obj_property name="ObjectShortName">f2_pred_is_branch</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/f2_pred_outcome" type="logic">
         <obj_property name="ElementShortName">f2_pred_outcome</obj_property>
         <obj_property name="ObjectShortName">f2_pred_outcome</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/d1_pc" type="array">
         <obj_property name="ElementShortName">d1_pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">d1_pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/d1_instr" type="array">
         <obj_property name="ElementShortName">d1_instr[31:0]</obj_property>
         <obj_property name="ObjectShortName">d1_instr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/d1_branch_taken_pc" type="array">
         <obj_property name="ElementShortName">d1_branch_taken_pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">d1_branch_taken_pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/d1_speculated_branches_mask" type="array">
         <obj_property name="ElementShortName">d1_speculated_branches_mask[3:0]</obj_property>
         <obj_property name="ObjectShortName">d1_speculated_branches_mask[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/d1_alloc_branch_mask" type="array">
         <obj_property name="ElementShortName">d1_alloc_branch_mask[3:0]</obj_property>
         <obj_property name="ObjectShortName">d1_alloc_branch_mask[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/d1_bc_empty" type="logic">
         <obj_property name="ElementShortName">d1_bc_empty</obj_property>
         <obj_property name="ObjectShortName">d1_bc_empty</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/d1_is_speculative_br" type="logic">
         <obj_property name="ElementShortName">d1_is_speculative_br</obj_property>
         <obj_property name="ObjectShortName">d1_is_speculative_br</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/d1_is_uncond_br" type="logic">
         <obj_property name="ElementShortName">d1_is_uncond_br</obj_property>
         <obj_property name="ObjectShortName">d1_is_uncond_br</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/d1_is_jalr" type="logic">
         <obj_property name="ElementShortName">d1_is_jalr</obj_property>
         <obj_property name="ObjectShortName">d1_is_jalr</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/d1_fifo_insert_ready" type="logic">
         <obj_property name="ElementShortName">d1_fifo_insert_ready</obj_property>
         <obj_property name="ObjectShortName">d1_fifo_insert_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/d1_instr_dec_uop" type="array">
         <obj_property name="ElementShortName">d1_instr_dec_uop</obj_property>
         <obj_property name="ObjectShortName">d1_instr_dec_uop</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/d1_branch_target_mispredict" type="logic">
         <obj_property name="ElementShortName">d1_branch_target_mispredict</obj_property>
         <obj_property name="ObjectShortName">d1_branch_target_mispredict</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/d1_target_mispred_recovery_pc" type="array">
         <obj_property name="ElementShortName">d1_target_mispred_recovery_pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">d1_target_mispred_recovery_pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/cdb" type="array">
         <obj_property name="ElementShortName">cdb</obj_property>
         <obj_property name="ObjectShortName">cdb</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/\bram_gen(0)\/bram_inst/bram" type="array">
      <obj_property name="ElementShortName">bram[15:0][152:0]</obj_property>
      <obj_property name="ObjectShortName">bram[15:0][152:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/core_1/front_end/icache_inst/cache_bram_inst/\bram_gen(1)\/bram_inst/bram" type="array">
      <obj_property name="ElementShortName">bram[15:0][152:0]</obj_property>
      <obj_property name="ObjectShortName">bram[15:0][152:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group7" type="group">
      <obj_property name="label">EXECUTION_ENGINE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/fifo_read_en" type="logic">
         <obj_property name="ElementShortName">fifo_read_en</obj_property>
         <obj_property name="ObjectShortName">fifo_read_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/stall_ee" type="logic">
         <obj_property name="ElementShortName">stall_ee</obj_property>
         <obj_property name="ObjectShortName">stall_ee</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/next_uop" type="array">
         <obj_property name="ElementShortName">next_uop</obj_property>
         <obj_property name="ObjectShortName">next_uop</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/next_uop_full" type="array">
         <obj_property name="ElementShortName">next_uop_full</obj_property>
         <obj_property name="ObjectShortName">next_uop_full</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/next_uop_store" type="logic">
         <obj_property name="ElementShortName">next_uop_store</obj_property>
         <obj_property name="ObjectShortName">next_uop_store</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/cdb" type="array">
         <obj_property name="ElementShortName">cdb</obj_property>
         <obj_property name="ObjectShortName">cdb</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/pipeline_reg_2_0" type="array">
         <obj_property name="ElementShortName">pipeline_reg_2_0</obj_property>
         <obj_property name="ObjectShortName">pipeline_reg_2_0</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/pipeline_reg_2_1" type="array">
         <obj_property name="ElementShortName">pipeline_reg_2_1</obj_property>
         <obj_property name="ObjectShortName">pipeline_reg_2_1</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/pipeline_reg_3_0" type="array">
         <obj_property name="ElementShortName">pipeline_reg_3_0</obj_property>
         <obj_property name="ObjectShortName">pipeline_reg_3_0</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/pipeline_reg_3_1_next" type="array">
         <obj_property name="ElementShortName">pipeline_reg_3_1_next</obj_property>
         <obj_property name="ObjectShortName">pipeline_reg_3_1_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/pipeline_reg_3_1" type="array">
         <obj_property name="ElementShortName">pipeline_reg_3_1</obj_property>
         <obj_property name="ObjectShortName">pipeline_reg_3_1</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/pipeline_reg_4_0_next" type="array">
         <obj_property name="ElementShortName">pipeline_reg_4_0_next</obj_property>
         <obj_property name="ObjectShortName">pipeline_reg_4_0_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/pipeline_reg_4_0" type="array">
         <obj_property name="ElementShortName">pipeline_reg_4_0</obj_property>
         <obj_property name="ObjectShortName">pipeline_reg_4_0</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/pipeline_reg_4_1" type="array">
         <obj_property name="ElementShortName">pipeline_reg_4_1</obj_property>
         <obj_property name="ObjectShortName">pipeline_reg_4_1</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/pipeline_reg_4_1_next" type="array">
         <obj_property name="ElementShortName">pipeline_reg_4_1_next</obj_property>
         <obj_property name="ObjectShortName">pipeline_reg_4_1_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/lq_alloc_tag" type="array">
         <obj_property name="ElementShortName">lq_alloc_tag[1:0]</obj_property>
         <obj_property name="ObjectShortName">lq_alloc_tag[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="group1012" type="group">
         <obj_property name="label">BRANCH PREDICTION TABLE</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/branch_prediction_table/branch_mask_w" type="array">
            <obj_property name="ElementShortName">branch_mask_w[3:0]</obj_property>
            <obj_property name="ObjectShortName">branch_mask_w[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/branch_prediction_table/branch_predicted_pc_w" type="array">
            <obj_property name="ElementShortName">branch_predicted_pc_w[31:0]</obj_property>
            <obj_property name="ObjectShortName">branch_predicted_pc_w[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/branch_prediction_table/branch_prediction_w" type="logic">
            <obj_property name="ElementShortName">branch_prediction_w</obj_property>
            <obj_property name="ObjectShortName">branch_prediction_w</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/branch_prediction_table/branch_mask_r" type="array">
            <obj_property name="ElementShortName">branch_mask_r[3:0]</obj_property>
            <obj_property name="ObjectShortName">branch_mask_r[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/branch_prediction_table/branch_predicted_pc_r" type="array">
            <obj_property name="ElementShortName">branch_predicted_pc_r[31:0]</obj_property>
            <obj_property name="ObjectShortName">branch_predicted_pc_r[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/branch_prediction_table/branch_prediction_r" type="logic">
            <obj_property name="ElementShortName">branch_prediction_r</obj_property>
            <obj_property name="ObjectShortName">branch_prediction_r</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/branch_prediction_table/branch_prediction_table" type="array">
            <obj_property name="ElementShortName">branch_prediction_table[3:0][32:0]</obj_property>
            <obj_property name="ObjectShortName">branch_prediction_table[3:0][32:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/branch_prediction_table/TABLE_ENTRY_WIDTH" type="other">
            <obj_property name="ElementShortName">TABLE_ENTRY_WIDTH</obj_property>
            <obj_property name="ObjectShortName">TABLE_ENTRY_WIDTH</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group1160" type="group">
         <obj_property name="label">REGISTER RENAMING</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="group1159" type="group">
            <obj_property name="label">FRONTEND RAT</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/frontend_register_alias_table/next_instr_branch_mask" type="array">
               <obj_property name="ElementShortName">next_instr_branch_mask[3:0]</obj_property>
               <obj_property name="ObjectShortName">next_instr_branch_mask[3:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/frontend_register_alias_table/rat" type="array">
               <obj_property name="ElementShortName">rat[31:0][5:0]</obj_property>
               <obj_property name="ObjectShortName">rat[31:0][5:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/frontend_register_alias_table/rat_mispredict_recovery_memory" type="array">
               <obj_property name="ElementShortName">rat_mispredict_recovery_memory[3:0][31:0][5:0]</obj_property>
               <obj_property name="ObjectShortName">rat_mispredict_recovery_memory[3:0][31:0][5:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group142" type="group">
            <obj_property name="label">RETIREMENT RAT</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/retirement_register_alias_table/arch_reg_addr_read_1" type="array">
               <obj_property name="ElementShortName">arch_reg_addr_read_1[4:0]</obj_property>
               <obj_property name="ObjectShortName">arch_reg_addr_read_1[4:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/retirement_register_alias_table/phys_reg_addr_read_1" type="array">
               <obj_property name="ElementShortName">phys_reg_addr_read_1[5:0]</obj_property>
               <obj_property name="ObjectShortName">phys_reg_addr_read_1[5:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/retirement_register_alias_table/arch_reg_addr_write_1" type="array">
               <obj_property name="ElementShortName">arch_reg_addr_write_1[4:0]</obj_property>
               <obj_property name="ObjectShortName">arch_reg_addr_write_1[4:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/retirement_register_alias_table/phys_reg_addr_write_1" type="array">
               <obj_property name="ElementShortName">phys_reg_addr_write_1[5:0]</obj_property>
               <obj_property name="ObjectShortName">phys_reg_addr_write_1[5:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/retirement_register_alias_table/rat" type="array">
               <obj_property name="ElementShortName">rat[31:0][5:0]</obj_property>
               <obj_property name="ObjectShortName">rat[31:0][5:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group1161" type="group">
            <obj_property name="label">REGISTER ALIAS ALLOC</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/free_reg_alias" type="array">
               <obj_property name="ElementShortName">free_reg_alias[5:0]</obj_property>
               <obj_property name="ObjectShortName">free_reg_alias[5:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/alloc_reg_alias" type="array">
               <obj_property name="ElementShortName">alloc_reg_alias[5:0]</obj_property>
               <obj_property name="ObjectShortName">alloc_reg_alias[5:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/put_en" type="logic">
               <obj_property name="ElementShortName">put_en</obj_property>
               <obj_property name="ObjectShortName">put_en</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/get_en" type="logic">
               <obj_property name="ElementShortName">get_en</obj_property>
               <obj_property name="ObjectShortName">get_en</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/empty" type="logic">
               <obj_property name="ElementShortName">empty</obj_property>
               <obj_property name="ObjectShortName">empty</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/n_empty" type="logic">
               <obj_property name="ElementShortName">n_empty</obj_property>
               <obj_property name="ObjectShortName">n_empty</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/rsv_mispredict_recovery_memory" type="array">
               <obj_property name="ElementShortName">rsv_mispredict_recovery_memory[3:0][47:0]</obj_property>
               <obj_property name="ObjectShortName">rsv_mispredict_recovery_memory[3:0][47:0]</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/i_alloc_reg_alias" type="array">
               <obj_property name="ElementShortName">i_alloc_reg_alias[5:0]</obj_property>
               <obj_property name="ObjectShortName">i_alloc_reg_alias[5:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/register_status_vector" type="array">
               <obj_property name="ElementShortName">register_status_vector[47:0]</obj_property>
               <obj_property name="ObjectShortName">register_status_vector[47:0]</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/free_reg_alias" type="array">
               <obj_property name="ElementShortName">free_reg_alias[5:0]</obj_property>
               <obj_property name="ObjectShortName">free_reg_alias[5:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/put_en" type="logic">
               <obj_property name="ElementShortName">put_en</obj_property>
               <obj_property name="ObjectShortName">put_en</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/get_en" type="logic">
               <obj_property name="ElementShortName">get_en</obj_property>
               <obj_property name="ObjectShortName">get_en</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/PHYS_REGFILE_ENTRIES" type="other">
               <obj_property name="ElementShortName">PHYS_REGFILE_ENTRIES</obj_property>
               <obj_property name="ObjectShortName">PHYS_REGFILE_ENTRIES</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_alias_allocator/ARCH_REGFILE_ENTRIES" type="other">
               <obj_property name="ElementShortName">ARCH_REGFILE_ENTRIES</obj_property>
               <obj_property name="ObjectShortName">ARCH_REGFILE_ENTRIES</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group33" type="group">
         <obj_property name="label">REGFILE</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/reg_1_valid_bit_addr" type="array">
            <obj_property name="ElementShortName">reg_1_valid_bit_addr[5:0]</obj_property>
            <obj_property name="ObjectShortName">reg_1_valid_bit_addr[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/reg_2_valid_bit_addr" type="array">
            <obj_property name="ElementShortName">reg_2_valid_bit_addr[5:0]</obj_property>
            <obj_property name="ObjectShortName">reg_2_valid_bit_addr[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/reg_1_valid" type="logic">
            <obj_property name="ElementShortName">reg_1_valid</obj_property>
            <obj_property name="ObjectShortName">reg_1_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/reg_2_valid" type="logic">
            <obj_property name="ElementShortName">reg_2_valid</obj_property>
            <obj_property name="ObjectShortName">reg_2_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/rd_1_addr" type="array">
            <obj_property name="ElementShortName">rd_1_addr[5:0]</obj_property>
            <obj_property name="ObjectShortName">rd_1_addr[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/rd_2_addr" type="array">
            <obj_property name="ElementShortName">rd_2_addr[5:0]</obj_property>
            <obj_property name="ObjectShortName">rd_2_addr[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/rd_3_addr" type="array">
            <obj_property name="ElementShortName">rd_3_addr[5:0]</obj_property>
            <obj_property name="ObjectShortName">rd_3_addr[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/rd_4_addr" type="array">
            <obj_property name="ElementShortName">rd_4_addr[5:0]</obj_property>
            <obj_property name="ObjectShortName">rd_4_addr[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/rd_1_data" type="array">
            <obj_property name="ElementShortName">rd_1_data[31:0]</obj_property>
            <obj_property name="ObjectShortName">rd_1_data[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/rd_2_data" type="array">
            <obj_property name="ElementShortName">rd_2_data[31:0]</obj_property>
            <obj_property name="ObjectShortName">rd_2_data[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/rd_3_data" type="array">
            <obj_property name="ElementShortName">rd_3_data[31:0]</obj_property>
            <obj_property name="ObjectShortName">rd_3_data[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/rd_4_data" type="array">
            <obj_property name="ElementShortName">rd_4_data[31:0]</obj_property>
            <obj_property name="ObjectShortName">rd_4_data[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/reg_file" type="array">
            <obj_property name="ElementShortName">reg_file[47:0][31:0]</obj_property>
            <obj_property name="ObjectShortName">reg_file[47:0][31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/reg_file_valid_bits" type="array">
            <obj_property name="ElementShortName">reg_file_valid_bits[47:0]</obj_property>
            <obj_property name="ObjectShortName">reg_file_valid_bits[47:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/register_file/en" type="logic">
            <obj_property name="ElementShortName">en</obj_property>
            <obj_property name="ObjectShortName">en</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group772" type="group">
         <obj_property name="label">CSR</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/csr_regs/csr_regs" type="array">
            <obj_property name="ElementShortName">csr_regs[1:0][63:0]</obj_property>
            <obj_property name="ObjectShortName">csr_regs[1:0][63:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group34" type="group">
         <obj_property name="label">UNIFIED SCHEDULER</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/uop_in_0" type="array">
            <obj_property name="ElementShortName">uop_in_0</obj_property>
            <obj_property name="ObjectShortName">uop_in_0</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/uop_in_0_valid" type="logic">
            <obj_property name="ElementShortName">uop_in_0_valid</obj_property>
            <obj_property name="ObjectShortName">uop_in_0_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/operand_1_valid" type="logic">
            <obj_property name="ElementShortName">operand_1_valid</obj_property>
            <obj_property name="ObjectShortName">operand_1_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/operand_2_valid" type="logic">
            <obj_property name="ElementShortName">operand_2_valid</obj_property>
            <obj_property name="ObjectShortName">operand_2_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/uop_out_0" type="array">
            <obj_property name="ElementShortName">uop_out_0</obj_property>
            <obj_property name="ObjectShortName">uop_out_0</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/uop_out_0_valid" type="logic">
            <obj_property name="ElementShortName">uop_out_0_valid</obj_property>
            <obj_property name="ObjectShortName">uop_out_0_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/uop_out_1" type="array">
            <obj_property name="ElementShortName">uop_out_1</obj_property>
            <obj_property name="ObjectShortName">uop_out_1</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/uop_out_1_valid" type="logic">
            <obj_property name="ElementShortName">uop_out_1_valid</obj_property>
            <obj_property name="ObjectShortName">uop_out_1_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/dispatch_en" type="array">
            <obj_property name="ElementShortName">dispatch_en[1:0]</obj_property>
            <obj_property name="ObjectShortName">dispatch_en[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/sched_dispatch_ready_bits" type="array">
            <obj_property name="ElementShortName">sched_dispatch_ready_bits[1:0][7:0]</obj_property>
            <obj_property name="ObjectShortName">sched_dispatch_ready_bits[1:0][7:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/sched_read_sel" type="array">
            <obj_property name="ElementShortName">sched_read_sel[1:0][2:0]</obj_property>
            <obj_property name="ObjectShortName">sched_read_sel[1:0][2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/sched_sel_write_1" type="array">
            <obj_property name="ElementShortName">sched_sel_write_1[2:0]</obj_property>
            <obj_property name="ObjectShortName">sched_sel_write_1[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/sched_entries" type="array">
            <obj_property name="ElementShortName">sched_entries[7:0]</obj_property>
            <obj_property name="ObjectShortName">sched_entries[7:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/sched_sel_write_1" type="array">
            <obj_property name="ElementShortName">sched_sel_write_1[2:0]</obj_property>
            <obj_property name="ObjectShortName">sched_sel_write_1[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/unified_scheduler/full" type="logic">
            <obj_property name="ElementShortName">full</obj_property>
            <obj_property name="ObjectShortName">full</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group35" type="group">
         <obj_property name="label">EXECUTION UNIT 0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="group5362" type="group">
            <obj_property name="label">BARREL SHIFTER</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/alu/barrel_shifter/data_in" type="array">
               <obj_property name="ElementShortName">data_in[31:0]</obj_property>
               <obj_property name="ObjectShortName">data_in[31:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/alu/barrel_shifter/data_out" type="array">
               <obj_property name="ElementShortName">data_out[31:0]</obj_property>
               <obj_property name="ObjectShortName">data_out[31:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/alu/barrel_shifter/shift_amount" type="array">
               <obj_property name="ElementShortName">shift_amount[4:0]</obj_property>
               <obj_property name="ObjectShortName">shift_amount[4:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/alu/barrel_shifter/shift_arith" type="logic">
               <obj_property name="ElementShortName">shift_arith</obj_property>
               <obj_property name="ObjectShortName">shift_arith</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/alu/barrel_shifter/shift_direction" type="logic">
               <obj_property name="ElementShortName">shift_direction</obj_property>
               <obj_property name="ObjectShortName">shift_direction</obj_property>
            </wvobject>
            <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/alu/barrel_shifter/intermediate_results" type="array">
               <obj_property name="ElementShortName">intermediate_results[4:0][31:0]</obj_property>
               <obj_property name="ObjectShortName">intermediate_results[4:0][31:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/eu_in_0" type="array">
            <obj_property name="ElementShortName">eu_in_0</obj_property>
            <obj_property name="ObjectShortName">eu_in_0</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/valid" type="logic">
            <obj_property name="ElementShortName">valid</obj_property>
            <obj_property name="ObjectShortName">valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/ready" type="logic">
            <obj_property name="ElementShortName">ready</obj_property>
            <obj_property name="ObjectShortName">ready</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/operand_1" type="array">
            <obj_property name="ElementShortName">operand_1[31:0]</obj_property>
            <obj_property name="ObjectShortName">operand_1[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/operand_2" type="array">
            <obj_property name="ElementShortName">operand_2[31:0]</obj_property>
            <obj_property name="ObjectShortName">operand_2[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/alu_result" type="array">
            <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
            <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/branch_taken" type="logic">
            <obj_property name="ElementShortName">branch_taken</obj_property>
            <obj_property name="ObjectShortName">branch_taken</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/branch_target_addr" type="array">
            <obj_property name="ElementShortName">branch_target_addr[31:0]</obj_property>
            <obj_property name="ObjectShortName">branch_target_addr[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/cdb" type="array">
            <obj_property name="ElementShortName">cdb</obj_property>
            <obj_property name="ObjectShortName">cdb</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/cdb_request" type="logic">
            <obj_property name="ElementShortName">cdb_request</obj_property>
            <obj_property name="ObjectShortName">cdb_request</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_0/cdb_granted" type="logic">
            <obj_property name="ElementShortName">cdb_granted</obj_property>
            <obj_property name="ObjectShortName">cdb_granted</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group987" type="group">
         <obj_property name="label">EXECUTION UNIT 1</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_1/eu_in_0" type="array">
            <obj_property name="ElementShortName">eu_in_0</obj_property>
            <obj_property name="ObjectShortName">eu_in_0</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_1/valid" type="logic">
            <obj_property name="ElementShortName">valid</obj_property>
            <obj_property name="ObjectShortName">valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_1/ready" type="logic">
            <obj_property name="ElementShortName">ready</obj_property>
            <obj_property name="ObjectShortName">ready</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_1/lsu_generated_address" type="array">
            <obj_property name="ElementShortName">lsu_generated_address[31:0]</obj_property>
            <obj_property name="ObjectShortName">lsu_generated_address[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_1/lsu_generated_data" type="array">
            <obj_property name="ElementShortName">lsu_generated_data[31:0]</obj_property>
            <obj_property name="ObjectShortName">lsu_generated_data[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_1/lsu_stq_tag" type="array">
            <obj_property name="ElementShortName">lsu_stq_tag[1:0]</obj_property>
            <obj_property name="ObjectShortName">lsu_stq_tag[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_1/lsu_stq_tag_valid" type="logic">
            <obj_property name="ElementShortName">lsu_stq_tag_valid</obj_property>
            <obj_property name="ObjectShortName">lsu_stq_tag_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_1/lsu_ldq_tag" type="array">
            <obj_property name="ElementShortName">lsu_ldq_tag[1:0]</obj_property>
            <obj_property name="ObjectShortName">lsu_ldq_tag[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_1/lsu_ldq_tag_valid" type="logic">
            <obj_property name="ElementShortName">lsu_ldq_tag_valid</obj_property>
            <obj_property name="ObjectShortName">lsu_ldq_tag_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_1/pipeline_reg_0" type="array">
            <obj_property name="ElementShortName">pipeline_reg_0</obj_property>
            <obj_property name="ObjectShortName">pipeline_reg_0</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/execution_unit_1/pipeline_reg_0_next" type="array">
            <obj_property name="ElementShortName">pipeline_reg_0_next</obj_property>
            <obj_property name="ObjectShortName">pipeline_reg_0_next</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group513" type="group">
         <obj_property name="label">LOAD STORE UNIT</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cache_read_addr" type="array">
            <obj_property name="ElementShortName">cache_read_addr[31:0]</obj_property>
            <obj_property name="ObjectShortName">cache_read_addr[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cache_read_data" type="array">
            <obj_property name="ElementShortName">cache_read_data[31:0]</obj_property>
            <obj_property name="ObjectShortName">cache_read_data[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cache_read_valid" type="logic">
            <obj_property name="ElementShortName">cache_read_valid</obj_property>
            <obj_property name="ObjectShortName">cache_read_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cache_read_ready" type="logic">
            <obj_property name="ElementShortName">cache_read_ready</obj_property>
            <obj_property name="ObjectShortName">cache_read_ready</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cache_read_hit" type="logic">
            <obj_property name="ElementShortName">cache_read_hit</obj_property>
            <obj_property name="ObjectShortName">cache_read_hit</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cache_read_miss" type="logic">
            <obj_property name="ElementShortName">cache_read_miss</obj_property>
            <obj_property name="ObjectShortName">cache_read_miss</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cache_write_addr" type="array">
            <obj_property name="ElementShortName">cache_write_addr[31:0]</obj_property>
            <obj_property name="ObjectShortName">cache_write_addr[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cache_write_data" type="array">
            <obj_property name="ElementShortName">cache_write_data[31:0]</obj_property>
            <obj_property name="ObjectShortName">cache_write_data[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cache_write_size" type="array">
            <obj_property name="ElementShortName">cache_write_size[1:0]</obj_property>
            <obj_property name="ObjectShortName">cache_write_size[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cache_write_valid" type="logic">
            <obj_property name="ElementShortName">cache_write_valid</obj_property>
            <obj_property name="ObjectShortName">cache_write_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cache_write_ready" type="logic">
            <obj_property name="ElementShortName">cache_write_ready</obj_property>
            <obj_property name="ObjectShortName">cache_write_ready</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cache_write_hit" type="logic">
            <obj_property name="ElementShortName">cache_write_hit</obj_property>
            <obj_property name="ObjectShortName">cache_write_hit</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cache_write_miss" type="logic">
            <obj_property name="ElementShortName">cache_write_miss</obj_property>
            <obj_property name="ObjectShortName">cache_write_miss</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/loaded_cacheline_tag" type="array">
            <obj_property name="ElementShortName">loaded_cacheline_tag[23:0]</obj_property>
            <obj_property name="ObjectShortName">loaded_cacheline_tag[23:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/loaded_cacheline_tag_valid" type="logic">
            <obj_property name="ElementShortName">loaded_cacheline_tag_valid</obj_property>
            <obj_property name="ObjectShortName">loaded_cacheline_tag_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cdb_request" type="logic">
            <obj_property name="ElementShortName">cdb_request</obj_property>
            <obj_property name="ObjectShortName">cdb_request</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cdb_granted" type="logic">
            <obj_property name="ElementShortName">cdb_granted</obj_property>
            <obj_property name="ObjectShortName">cdb_granted</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/load_wait_tag" type="array">
            <obj_property name="ElementShortName">load_wait_tag[23:0]</obj_property>
            <obj_property name="ObjectShortName">load_wait_tag[23:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/load_wait" type="logic">
            <obj_property name="ElementShortName">load_wait</obj_property>
            <obj_property name="ObjectShortName">load_wait</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/store_wait_tag" type="array">
            <obj_property name="ElementShortName">store_wait_tag[23:0]</obj_property>
            <obj_property name="ObjectShortName">store_wait_tag[23:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/store_wait" type="logic">
            <obj_property name="ElementShortName">store_wait</obj_property>
            <obj_property name="ObjectShortName">store_wait</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/store_queue" type="array">
            <obj_property name="ElementShortName">store_queue[3:0][75:0]</obj_property>
            <obj_property name="ObjectShortName">store_queue[3:0][75:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/load_queue" type="array">
            <obj_property name="ElementShortName">load_queue[3:0][51:0]</obj_property>
            <obj_property name="ObjectShortName">load_queue[3:0][51:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/store_state_reg" type="other">
            <obj_property name="ElementShortName">store_state_reg</obj_property>
            <obj_property name="ObjectShortName">store_state_reg</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/load_state_reg" type="other">
            <obj_property name="ElementShortName">load_state_reg</obj_property>
            <obj_property name="ObjectShortName">load_state_reg</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/cdb_out" type="array">
            <obj_property name="ElementShortName">cdb_out</obj_property>
            <obj_property name="ObjectShortName">cdb_out</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_head_counter_reg" type="array">
            <obj_property name="ElementShortName">sq_head_counter_reg[1:0]</obj_property>
            <obj_property name="ObjectShortName">sq_head_counter_reg[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_tail_counter_reg" type="array">
            <obj_property name="ElementShortName">sq_tail_counter_reg[1:0]</obj_property>
            <obj_property name="ObjectShortName">sq_tail_counter_reg[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_finished_tag" type="array">
            <obj_property name="ElementShortName">sq_finished_tag[1:0]</obj_property>
            <obj_property name="ObjectShortName">sq_finished_tag[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_finished_tag_valid" type="logic">
            <obj_property name="ElementShortName">sq_finished_tag_valid</obj_property>
            <obj_property name="ObjectShortName">sq_finished_tag_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_retire_tag" type="array">
            <obj_property name="ElementShortName">sq_retire_tag[1:0]</obj_property>
            <obj_property name="ObjectShortName">sq_retire_tag[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_retire_tag_valid" type="logic">
            <obj_property name="ElementShortName">sq_retire_tag_valid</obj_property>
            <obj_property name="ObjectShortName">sq_retire_tag_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_calc_addr_tag" type="array">
            <obj_property name="ElementShortName">sq_calc_addr_tag[1:0]</obj_property>
            <obj_property name="ObjectShortName">sq_calc_addr_tag[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_calc_addr_valid" type="logic">
            <obj_property name="ElementShortName">sq_calc_addr_valid</obj_property>
            <obj_property name="ObjectShortName">sq_calc_addr_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/generated_address" type="array">
            <obj_property name="ElementShortName">generated_address[31:0]</obj_property>
            <obj_property name="ObjectShortName">generated_address[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_calc_addr_tag" type="array">
            <obj_property name="ElementShortName">lq_calc_addr_tag[1:0]</obj_property>
            <obj_property name="ObjectShortName">lq_calc_addr_tag[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_calc_addr_valid" type="logic">
            <obj_property name="ElementShortName">lq_calc_addr_valid</obj_property>
            <obj_property name="ObjectShortName">lq_calc_addr_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_store_data" type="array">
            <obj_property name="ElementShortName">sq_store_data[31:0]</obj_property>
            <obj_property name="ObjectShortName">sq_store_data[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_store_data_tag" type="array">
            <obj_property name="ElementShortName">sq_store_data_tag[5:0]</obj_property>
            <obj_property name="ObjectShortName">sq_store_data_tag[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_store_data_valid" type="logic">
            <obj_property name="ElementShortName">sq_store_data_valid</obj_property>
            <obj_property name="ObjectShortName">sq_store_data_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_mask_bits" type="array">
            <obj_property name="ElementShortName">lq_mask_bits[3:0]</obj_property>
            <obj_property name="ObjectShortName">lq_mask_bits[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_ready_loads" type="array">
            <obj_property name="ElementShortName">lq_ready_loads[3:0]</obj_property>
            <obj_property name="ObjectShortName">lq_ready_loads[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_store_ready" type="logic">
            <obj_property name="ElementShortName">sq_store_ready</obj_property>
            <obj_property name="ObjectShortName">sq_store_ready</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_enqueue_en" type="logic">
            <obj_property name="ElementShortName">sq_enqueue_en</obj_property>
            <obj_property name="ObjectShortName">sq_enqueue_en</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_enqueue_en" type="logic">
            <obj_property name="ElementShortName">lq_enqueue_en</obj_property>
            <obj_property name="ObjectShortName">lq_enqueue_en</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_head_counter_reg" type="array">
            <obj_property name="ElementShortName">lq_head_counter_reg[1:0]</obj_property>
            <obj_property name="ObjectShortName">lq_head_counter_reg[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_head_counter_next" type="array">
            <obj_property name="ElementShortName">lq_head_counter_next[1:0]</obj_property>
            <obj_property name="ObjectShortName">lq_head_counter_next[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_tail_counter_reg" type="array">
            <obj_property name="ElementShortName">lq_tail_counter_reg[1:0]</obj_property>
            <obj_property name="ObjectShortName">lq_tail_counter_reg[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_tail_counter_next" type="array">
            <obj_property name="ElementShortName">lq_tail_counter_next[1:0]</obj_property>
            <obj_property name="ObjectShortName">lq_tail_counter_next[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_load_ready" type="logic">
            <obj_property name="ElementShortName">lq_load_ready</obj_property>
            <obj_property name="ObjectShortName">lq_load_ready</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_alloc_tag" type="array">
            <obj_property name="ElementShortName">sq_alloc_tag[1:0]</obj_property>
            <obj_property name="ObjectShortName">sq_alloc_tag[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_alloc_tag" type="array">
            <obj_property name="ElementShortName">lq_alloc_tag[1:0]</obj_property>
            <obj_property name="ObjectShortName">lq_alloc_tag[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_full" type="logic">
            <obj_property name="ElementShortName">sq_full</obj_property>
            <obj_property name="ObjectShortName">sq_full</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_empty" type="logic">
            <obj_property name="ElementShortName">sq_empty</obj_property>
            <obj_property name="ObjectShortName">sq_empty</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_full" type="logic">
            <obj_property name="ElementShortName">lq_full</obj_property>
            <obj_property name="ObjectShortName">lq_full</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_empty" type="logic">
            <obj_property name="ElementShortName">lq_empty</obj_property>
            <obj_property name="ObjectShortName">lq_empty</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/branch_mask" type="array">
            <obj_property name="ElementShortName">branch_mask[3:0]</obj_property>
            <obj_property name="ObjectShortName">branch_mask[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/sq_tail_mispredict_recovery_memory" type="array">
            <obj_property name="ElementShortName">sq_tail_mispredict_recovery_memory[3:0][1:0]</obj_property>
            <obj_property name="ObjectShortName">sq_tail_mispredict_recovery_memory[3:0][1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/lq_tail_mispredict_recovery_memory" type="array">
            <obj_property name="ElementShortName">lq_tail_mispredict_recovery_memory[3:0][1:0]</obj_property>
            <obj_property name="ObjectShortName">lq_tail_mispredict_recovery_memory[3:0][1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/SQ_ADDR_VALID" type="other">
            <obj_property name="ElementShortName">SQ_ADDR_VALID</obj_property>
            <obj_property name="ObjectShortName">SQ_ADDR_VALID</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/SQ_ADDR_START" type="other">
            <obj_property name="ElementShortName">SQ_ADDR_START</obj_property>
            <obj_property name="ObjectShortName">SQ_ADDR_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/SQ_ADDR_END" type="other">
            <obj_property name="ElementShortName">SQ_ADDR_END</obj_property>
            <obj_property name="ObjectShortName">SQ_ADDR_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/SQ_DATA_TAG_START" type="other">
            <obj_property name="ElementShortName">SQ_DATA_TAG_START</obj_property>
            <obj_property name="ObjectShortName">SQ_DATA_TAG_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/SQ_DATA_TAG_END" type="other">
            <obj_property name="ElementShortName">SQ_DATA_TAG_END</obj_property>
            <obj_property name="ObjectShortName">SQ_DATA_TAG_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/SQ_DATA_VALID" type="other">
            <obj_property name="ElementShortName">SQ_DATA_VALID</obj_property>
            <obj_property name="ObjectShortName">SQ_DATA_VALID</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/SQ_DATA_START" type="other">
            <obj_property name="ElementShortName">SQ_DATA_START</obj_property>
            <obj_property name="ObjectShortName">SQ_DATA_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/SQ_DATA_END" type="other">
            <obj_property name="ElementShortName">SQ_DATA_END</obj_property>
            <obj_property name="ObjectShortName">SQ_DATA_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/SQ_RETIRED_BIT" type="other">
            <obj_property name="ElementShortName">SQ_RETIRED_BIT</obj_property>
            <obj_property name="ObjectShortName">SQ_RETIRED_BIT</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/SQ_FINISHED_BIT" type="other">
            <obj_property name="ElementShortName">SQ_FINISHED_BIT</obj_property>
            <obj_property name="ObjectShortName">SQ_FINISHED_BIT</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/LQ_ADDR_VALID" type="other">
            <obj_property name="ElementShortName">LQ_ADDR_VALID</obj_property>
            <obj_property name="ObjectShortName">LQ_ADDR_VALID</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/LQ_ADDR_START" type="other">
            <obj_property name="ElementShortName">LQ_ADDR_START</obj_property>
            <obj_property name="ObjectShortName">LQ_ADDR_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/LQ_ADDR_END" type="other">
            <obj_property name="ElementShortName">LQ_ADDR_END</obj_property>
            <obj_property name="ObjectShortName">LQ_ADDR_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/LQ_DATA_TAG_START" type="other">
            <obj_property name="ElementShortName">LQ_DATA_TAG_START</obj_property>
            <obj_property name="ObjectShortName">LQ_DATA_TAG_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/LQ_DATA_TAG_END" type="other">
            <obj_property name="ElementShortName">LQ_DATA_TAG_END</obj_property>
            <obj_property name="ObjectShortName">LQ_DATA_TAG_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/LQ_STQ_MASK_START" type="other">
            <obj_property name="ElementShortName">LQ_STQ_MASK_START</obj_property>
            <obj_property name="ObjectShortName">LQ_STQ_MASK_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/LQ_STQ_MASK_END" type="other">
            <obj_property name="ElementShortName">LQ_STQ_MASK_END</obj_property>
            <obj_property name="ObjectShortName">LQ_STQ_MASK_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/LQ_INSTR_TAG_START" type="other">
            <obj_property name="ElementShortName">LQ_INSTR_TAG_START</obj_property>
            <obj_property name="ObjectShortName">LQ_INSTR_TAG_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/LQ_INSTR_TAG_END" type="other">
            <obj_property name="ElementShortName">LQ_INSTR_TAG_END</obj_property>
            <obj_property name="ObjectShortName">LQ_INSTR_TAG_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/LQ_EXECUTED_BIT" type="other">
            <obj_property name="ElementShortName">LQ_EXECUTED_BIT</obj_property>
            <obj_property name="ObjectShortName">LQ_EXECUTED_BIT</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/load_store_unit/LQ_VALID_BIT" type="other">
            <obj_property name="ElementShortName">LQ_VALID_BIT</obj_property>
            <obj_property name="ObjectShortName">LQ_VALID_BIT</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group870" type="group">
         <obj_property name="label">REORDER BUFFER</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/rob_tail_mispredict_recovery_memory" type="array">
            <obj_property name="ElementShortName">rob_tail_mispredict_recovery_memory[3:0][3:0]</obj_property>
            <obj_property name="ObjectShortName">rob_tail_mispredict_recovery_memory[3:0][3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/rob_valid_bits" type="array">
            <obj_property name="ElementShortName">rob_valid_bits[15:0]</obj_property>
            <obj_property name="ObjectShortName">rob_valid_bits[15:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/reorder_buffer" type="array">
            <obj_property name="ElementShortName">reorder_buffer[15:0][47:0]</obj_property>
            <obj_property name="ObjectShortName">reorder_buffer[15:0][47:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/ARCH_REGFILE_ENTRIES" type="other">
            <obj_property name="ElementShortName">ARCH_REGFILE_ENTRIES</obj_property>
            <obj_property name="ObjectShortName">ARCH_REGFILE_ENTRIES</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/PHYS_REGFILE_ENTRIES" type="other">
            <obj_property name="ElementShortName">PHYS_REGFILE_ENTRIES</obj_property>
            <obj_property name="ObjectShortName">PHYS_REGFILE_ENTRIES</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/OPERATION_TYPE_BITS" type="other">
            <obj_property name="ElementShortName">OPERATION_TYPE_BITS</obj_property>
            <obj_property name="ObjectShortName">OPERATION_TYPE_BITS</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/ROB_TAG_BITS" type="other">
            <obj_property name="ElementShortName">ROB_TAG_BITS</obj_property>
            <obj_property name="ObjectShortName">ROB_TAG_BITS</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/ARCH_REG_TAG_BITS" type="other">
            <obj_property name="ElementShortName">ARCH_REG_TAG_BITS</obj_property>
            <obj_property name="ObjectShortName">ARCH_REG_TAG_BITS</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/PHYS_REG_TAG_BITS" type="other">
            <obj_property name="ElementShortName">PHYS_REG_TAG_BITS</obj_property>
            <obj_property name="ObjectShortName">PHYS_REG_TAG_BITS</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/ROB_ENTRY_BITS" type="other">
            <obj_property name="ElementShortName">ROB_ENTRY_BITS</obj_property>
            <obj_property name="ObjectShortName">ROB_ENTRY_BITS</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/TAG_ZERO" type="array">
            <obj_property name="ElementShortName">TAG_ZERO[3:0]</obj_property>
            <obj_property name="ObjectShortName">TAG_ZERO[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/ROB_TAG_ZERO" type="array">
            <obj_property name="ElementShortName">ROB_TAG_ZERO[3:0]</obj_property>
            <obj_property name="ObjectShortName">ROB_TAG_ZERO[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/REGFILE_TAG_ZERO" type="array">
            <obj_property name="ElementShortName">REGFILE_TAG_ZERO[4:0]</obj_property>
            <obj_property name="ObjectShortName">REGFILE_TAG_ZERO[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/COUNTER_ONE" type="array">
            <obj_property name="ElementShortName">COUNTER_ONE[3:0]</obj_property>
            <obj_property name="ObjectShortName">COUNTER_ONE[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/OP_TYPE_START" type="other">
            <obj_property name="ElementShortName">OP_TYPE_START</obj_property>
            <obj_property name="ObjectShortName">OP_TYPE_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/OP_TYPE_END" type="other">
            <obj_property name="ElementShortName">OP_TYPE_END</obj_property>
            <obj_property name="ObjectShortName">OP_TYPE_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/ARCH_DEST_REG_START" type="other">
            <obj_property name="ElementShortName">ARCH_DEST_REG_START</obj_property>
            <obj_property name="ObjectShortName">ARCH_DEST_REG_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/ARCH_DEST_REG_END" type="other">
            <obj_property name="ElementShortName">ARCH_DEST_REG_END</obj_property>
            <obj_property name="ObjectShortName">ARCH_DEST_REG_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/PHYS_DEST_REG_START" type="other">
            <obj_property name="ElementShortName">PHYS_DEST_REG_START</obj_property>
            <obj_property name="ObjectShortName">PHYS_DEST_REG_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/PHYS_DEST_REG_END" type="other">
            <obj_property name="ElementShortName">PHYS_DEST_REG_END</obj_property>
            <obj_property name="ObjectShortName">PHYS_DEST_REG_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/STQ_TAG_START" type="other">
            <obj_property name="ElementShortName">STQ_TAG_START</obj_property>
            <obj_property name="ObjectShortName">STQ_TAG_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/STQ_TAG_END" type="other">
            <obj_property name="ElementShortName">STQ_TAG_END</obj_property>
            <obj_property name="ObjectShortName">STQ_TAG_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/PC_START" type="other">
            <obj_property name="ElementShortName">PC_START</obj_property>
            <obj_property name="ObjectShortName">PC_START</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/PC_END" type="other">
            <obj_property name="ElementShortName">PC_END</obj_property>
            <obj_property name="ObjectShortName">PC_END</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/head_operation_type" type="array">
            <obj_property name="ElementShortName">head_operation_type[2:0]</obj_property>
            <obj_property name="ObjectShortName">head_operation_type[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/head_stq_tag" type="array">
            <obj_property name="ElementShortName">head_stq_tag[1:0]</obj_property>
            <obj_property name="ObjectShortName">head_stq_tag[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/head_valid" type="logic">
            <obj_property name="ElementShortName">head_valid</obj_property>
            <obj_property name="ObjectShortName">head_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/commit_ready" type="logic">
            <obj_property name="ElementShortName">commit_ready</obj_property>
            <obj_property name="ObjectShortName">commit_ready</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/rob_full" type="logic">
            <obj_property name="ElementShortName">rob_full</obj_property>
            <obj_property name="ObjectShortName">rob_full</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/rob_empty" type="logic">
            <obj_property name="ElementShortName">rob_empty</obj_property>
            <obj_property name="ObjectShortName">rob_empty</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/write_1_en" type="logic">
            <obj_property name="ElementShortName">write_1_en</obj_property>
            <obj_property name="ObjectShortName">write_1_en</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/commit_1_en" type="logic">
            <obj_property name="ElementShortName">commit_1_en</obj_property>
            <obj_property name="ObjectShortName">commit_1_en</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/rob_valid_bits" type="array">
            <obj_property name="ElementShortName">rob_valid_bits[15:0]</obj_property>
            <obj_property name="ObjectShortName">rob_valid_bits[15:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/rob_head_data_1" type="array">
            <obj_property name="ElementShortName">rob_head_data_1[47:0]</obj_property>
            <obj_property name="ObjectShortName">rob_head_data_1[47:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/rob_head_operation_type" type="array">
            <obj_property name="ElementShortName">rob_head_operation_type[2:0]</obj_property>
            <obj_property name="ObjectShortName">rob_head_operation_type[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/rob_head_arch_dest_reg" type="array">
            <obj_property name="ElementShortName">rob_head_arch_dest_reg[4:0]</obj_property>
            <obj_property name="ObjectShortName">rob_head_arch_dest_reg[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/rob_head_phys_dest_reg" type="array">
            <obj_property name="ElementShortName">rob_head_phys_dest_reg[5:0]</obj_property>
            <obj_property name="ObjectShortName">rob_head_phys_dest_reg[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/rob_head_data_2" type="array">
            <obj_property name="ElementShortName">rob_head_data_2[47:0]</obj_property>
            <obj_property name="ObjectShortName">rob_head_data_2[47:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/rob_head_counter_reg" type="array">
            <obj_property name="ElementShortName">rob_head_counter_reg[3:0]</obj_property>
            <obj_property name="ObjectShortName">rob_head_counter_reg[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/rob_head_counter_next" type="array">
            <obj_property name="ElementShortName">rob_head_counter_next[3:0]</obj_property>
            <obj_property name="ObjectShortName">rob_head_counter_next[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/rob_tail_counter_reg" type="array">
            <obj_property name="ElementShortName">rob_tail_counter_reg[3:0]</obj_property>
            <obj_property name="ObjectShortName">rob_tail_counter_reg[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/rob_tail_counter_next" type="array">
            <obj_property name="ElementShortName">rob_tail_counter_next[3:0]</obj_property>
            <obj_property name="ObjectShortName">rob_tail_counter_next[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/rob_entry_addr" type="array">
            <obj_property name="ElementShortName">rob_entry_addr[3:0]</obj_property>
            <obj_property name="ObjectShortName">rob_entry_addr[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/reorder_buffer/rob_head_data_2" type="array">
            <obj_property name="ElementShortName">rob_head_data_2[47:0]</obj_property>
            <obj_property name="ObjectShortName">rob_head_data_2[47:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/cdb" type="array">
         <obj_property name="ElementShortName">cdb</obj_property>
         <obj_property name="ObjectShortName">cdb</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/rf_rd_data_1" type="array">
         <obj_property name="ElementShortName">rf_rd_data_1[31:0]</obj_property>
         <obj_property name="ObjectShortName">rf_rd_data_1[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/rf_rd_data_2" type="array">
         <obj_property name="ElementShortName">rf_rd_data_2[31:0]</obj_property>
         <obj_property name="ObjectShortName">rf_rd_data_2[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/execution_engine/sched_full" type="logic">
         <obj_property name="ElementShortName">sched_full</obj_property>
         <obj_property name="ObjectShortName">sched_full</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group569" type="group">
      <obj_property name="label">LED DEVICE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="group3592" type="group">
      <obj_property name="label">RAM MEMORY</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/bus_raddr" type="array">
         <obj_property name="ElementShortName">bus_raddr[14:0]</obj_property>
         <obj_property name="ObjectShortName">bus_raddr[14:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/bus_waddr" type="array">
         <obj_property name="ElementShortName">bus_waddr[14:0]</obj_property>
         <obj_property name="ObjectShortName">bus_waddr[14:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/bus_wdata" type="array">
         <obj_property name="ElementShortName">bus_wdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_wdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/bus_rdata" type="array">
         <obj_property name="ElementShortName">bus_rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_rdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/bus_rstrb" type="logic">
         <obj_property name="ElementShortName">bus_rstrb</obj_property>
         <obj_property name="ObjectShortName">bus_rstrb</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/bus_wstrb" type="array">
         <obj_property name="ElementShortName">bus_wstrb[3:0]</obj_property>
         <obj_property name="ObjectShortName">bus_wstrb[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/bus_ackr" type="logic">
         <obj_property name="ElementShortName">bus_ackr</obj_property>
         <obj_property name="ObjectShortName">bus_ackr</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/bus_ackw" type="logic">
         <obj_property name="ElementShortName">bus_ackw</obj_property>
         <obj_property name="ObjectShortName">bus_ackw</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/ram" type="array">
         <obj_property name="ElementShortName">ram[0:8191][31:0]</obj_property>
         <obj_property name="ObjectShortName">ram[0:8191][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/SIZE_BYTES" type="other">
         <obj_property name="ElementShortName">SIZE_BYTES</obj_property>
         <obj_property name="ObjectShortName">SIZE_BYTES</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/NB_COL" type="other">
         <obj_property name="ElementShortName">NB_COL</obj_property>
         <obj_property name="ObjectShortName">NB_COL</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/COL_WIDTH" type="other">
         <obj_property name="ElementShortName">COL_WIDTH</obj_property>
         <obj_property name="ObjectShortName">COL_WIDTH</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/BUS_ADDR_BITS" type="other">
         <obj_property name="ElementShortName">BUS_ADDR_BITS</obj_property>
         <obj_property name="ObjectShortName">BUS_ADDR_BITS</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group2027" type="group">
      <obj_property name="label">BUS</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/cpu_tb/cpu/bus_data_read_rom" type="array">
         <obj_property name="ElementShortName">bus_data_read_rom[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_data_read_rom[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/bus_data_read_ram" type="array">
         <obj_property name="ElementShortName">bus_data_read_ram[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_data_read_ram[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/bus_data_read_uart" type="array">
         <obj_property name="ElementShortName">bus_data_read_uart[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_data_read_uart[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/bus_data_read_gpio" type="array">
         <obj_property name="ElementShortName">bus_data_read_gpio[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_data_read_gpio[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/bus_addr_read" type="array">
         <obj_property name="ElementShortName">bus_addr_read[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_addr_read[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/bus_addr_write" type="array">
         <obj_property name="ElementShortName">bus_addr_write[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_addr_write[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/bus_data_read" type="array">
         <obj_property name="ElementShortName">bus_data_read[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_data_read[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/bus_data_write" type="array">
         <obj_property name="ElementShortName">bus_data_write[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_data_write[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/bus_stbr" type="logic">
         <obj_property name="ElementShortName">bus_stbr</obj_property>
         <obj_property name="ObjectShortName">bus_stbr</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/bus_stbw" type="array">
         <obj_property name="ElementShortName">bus_stbw[3:0]</obj_property>
         <obj_property name="ObjectShortName">bus_stbw[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/bus_ackr" type="logic">
         <obj_property name="ElementShortName">bus_ackr</obj_property>
         <obj_property name="ObjectShortName">bus_ackr</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/bus_ackw" type="logic">
         <obj_property name="ElementShortName">bus_ackw</obj_property>
         <obj_property name="ObjectShortName">bus_ackw</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/bus_ackw_i" type="logic">
         <obj_property name="ElementShortName">bus_ackw_i</obj_property>
         <obj_property name="ObjectShortName">bus_ackw_i</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/ram_memory/bus_ackr_i" type="logic">
         <obj_property name="ElementShortName">bus_ackr_i</obj_property>
         <obj_property name="ObjectShortName">bus_ackr_i</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/selected_master" type="logic">
         <obj_property name="ElementShortName">selected_master</obj_property>
         <obj_property name="ObjectShortName">selected_master</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/bus_stbr_fe" type="logic">
         <obj_property name="ElementShortName">bus_stbr_fe</obj_property>
         <obj_property name="ObjectShortName">bus_stbr_fe</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/bus_stbr_ee" type="logic">
         <obj_property name="ElementShortName">bus_stbr_ee</obj_property>
         <obj_property name="ObjectShortName">bus_stbr_ee</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/re_ram" type="logic">
         <obj_property name="ElementShortName">re_ram</obj_property>
         <obj_property name="ObjectShortName">re_ram</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/re_uart" type="logic">
         <obj_property name="ElementShortName">re_uart</obj_property>
         <obj_property name="ObjectShortName">re_uart</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/re_rom" type="logic">
         <obj_property name="ElementShortName">re_rom</obj_property>
         <obj_property name="ObjectShortName">re_rom</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group1957" type="group">
      <obj_property name="label">UART CONTROLLER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/tx" type="logic">
         <obj_property name="ElementShortName">tx</obj_property>
         <obj_property name="ObjectShortName">tx</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx" type="logic">
         <obj_property name="ElementShortName">rx</obj_property>
         <obj_property name="ObjectShortName">rx</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/div_h_reg" type="array">
         <obj_property name="ElementShortName">div_h_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">div_h_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/div_l_reg" type="array">
         <obj_property name="ElementShortName">div_l_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">div_l_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/data_tx_reg" type="array">
         <obj_property name="ElementShortName">data_tx_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">data_tx_reg[7:0]</obj_property>
         <obj_property name="Radix">ASCIIRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/data_tx_reg[7]" type="logic">
         <obj_property name="ElementShortName">[7]</obj_property>
         <obj_property name="ObjectShortName">[7]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/data_rx_reg" type="array">
         <obj_property name="ElementShortName">data_rx_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">data_rx_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/status_reg" type="array">
         <obj_property name="ElementShortName">status_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">status_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/baud_gen_counter_reg" type="array">
         <obj_property name="ElementShortName">baud_gen_counter_reg[15:0]</obj_property>
         <obj_property name="ObjectShortName">baud_gen_counter_reg[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/uart_tx_state" type="other">
         <obj_property name="ElementShortName">uart_tx_state</obj_property>
         <obj_property name="ObjectShortName">uart_tx_state</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/uart_tx_state_next" type="other">
         <obj_property name="ElementShortName">uart_tx_state_next</obj_property>
         <obj_property name="ObjectShortName">uart_tx_state_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/wr_en" type="logic">
         <obj_property name="ElementShortName">wr_en</obj_property>
         <obj_property name="ObjectShortName">wr_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/bus_data_read_i" type="array">
         <obj_property name="ElementShortName">bus_data_read_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_data_read_i[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/bus_data_read" type="array">
         <obj_property name="ElementShortName">bus_data_read[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_data_read[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/uart_rx_sampling_counter_reg" type="array">
         <obj_property name="ElementShortName">uart_rx_sampling_counter_reg[3:0]</obj_property>
         <obj_property name="ObjectShortName">uart_rx_sampling_counter_reg[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/uart_rx_sample_en" type="logic">
         <obj_property name="ElementShortName">uart_rx_sample_en</obj_property>
         <obj_property name="ObjectShortName">uart_rx_sample_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_start" type="logic">
         <obj_property name="ElementShortName">rx_start</obj_property>
         <obj_property name="ObjectShortName">rx_start</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/rx_end" type="logic">
         <obj_property name="ElementShortName">rx_end</obj_property>
         <obj_property name="ObjectShortName">rx_end</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/baud_gen_x16_counter_reg" type="array">
         <obj_property name="ElementShortName">baud_gen_x16_counter_reg[15:0]</obj_property>
         <obj_property name="ObjectShortName">baud_gen_x16_counter_reg[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/baud_gen_x16_counter_next" type="array">
         <obj_property name="ElementShortName">baud_gen_x16_counter_next[15:0]</obj_property>
         <obj_property name="ObjectShortName">baud_gen_x16_counter_next[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/baud_gen_x16_counter_en" type="logic">
         <obj_property name="ElementShortName">baud_gen_x16_counter_en</obj_property>
         <obj_property name="ObjectShortName">baud_gen_x16_counter_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/baud_tick_x16" type="logic">
         <obj_property name="ElementShortName">baud_tick_x16</obj_property>
         <obj_property name="ObjectShortName">baud_tick_x16</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/uart_rx_state" type="other">
         <obj_property name="ElementShortName">uart_rx_state</obj_property>
         <obj_property name="ObjectShortName">uart_rx_state</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/uart_rx_state_next" type="other">
         <obj_property name="ElementShortName">uart_rx_state_next</obj_property>
         <obj_property name="ObjectShortName">uart_rx_state_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/uart_controller/bits_received" type="array">
         <obj_property name="ElementShortName">bits_received[2:0]</obj_property>
         <obj_property name="ObjectShortName">bits_received[2:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group1241" type="group">
      <obj_property name="label">GPIO CONTROLLER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/bus_raddr" type="array">
         <obj_property name="ElementShortName">bus_raddr[3:0]</obj_property>
         <obj_property name="ObjectShortName">bus_raddr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/bus_waddr" type="array">
         <obj_property name="ElementShortName">bus_waddr[3:0]</obj_property>
         <obj_property name="ObjectShortName">bus_waddr[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/bus_wdata" type="array">
         <obj_property name="ElementShortName">bus_wdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_wdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/bus_rdata" type="array">
         <obj_property name="ElementShortName">bus_rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">bus_rdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/bus_rstrb" type="logic">
         <obj_property name="ElementShortName">bus_rstrb</obj_property>
         <obj_property name="ObjectShortName">bus_rstrb</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/bus_wstrb" type="array">
         <obj_property name="ElementShortName">bus_wstrb[3:0]</obj_property>
         <obj_property name="ObjectShortName">bus_wstrb[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/bus_ackr" type="logic">
         <obj_property name="ElementShortName">bus_ackr</obj_property>
         <obj_property name="ObjectShortName">bus_ackr</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/bus_ackw" type="logic">
         <obj_property name="ElementShortName">bus_ackw</obj_property>
         <obj_property name="ObjectShortName">bus_ackw</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/gpio_o" type="array">
         <obj_property name="ElementShortName">gpio_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">gpio_o[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/gpio_i" type="array">
         <obj_property name="ElementShortName">gpio_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">gpio_i[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/gpio_o_reg" type="array">
         <obj_property name="ElementShortName">gpio_o_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">gpio_o_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/gpio_i_reg" type="array">
         <obj_property name="ElementShortName">gpio_i_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">gpio_i_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/bus_ackw_i" type="logic">
         <obj_property name="ElementShortName">bus_ackw_i</obj_property>
         <obj_property name="ObjectShortName">bus_ackw_i</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/gpio_controller/bus_ackr_i" type="logic">
         <obj_property name="ElementShortName">bus_ackr_i</obj_property>
         <obj_property name="ObjectShortName">bus_ackr_i</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group6237" type="group">
      <obj_property name="label">DCACHE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/read_addr_1" type="array">
         <obj_property name="ElementShortName">read_addr_1[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_addr_1[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/read_tag_1" type="array">
         <obj_property name="ElementShortName">read_tag_1[1:0]</obj_property>
         <obj_property name="ObjectShortName">read_tag_1[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/read_valid_1" type="logic">
         <obj_property name="ElementShortName">read_valid_1</obj_property>
         <obj_property name="ObjectShortName">read_valid_1</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/read_ready_1" type="logic">
         <obj_property name="ElementShortName">read_ready_1</obj_property>
         <obj_property name="ObjectShortName">read_ready_1</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/read_data_out_1" type="array">
         <obj_property name="ElementShortName">read_data_out_1[31:0]</obj_property>
         <obj_property name="ObjectShortName">read_data_out_1[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/write_addr_1" type="array">
         <obj_property name="ElementShortName">write_addr_1[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_addr_1[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/write_data_1" type="array">
         <obj_property name="ElementShortName">write_data_1[31:0]</obj_property>
         <obj_property name="ObjectShortName">write_data_1[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/write_size_1" type="array">
         <obj_property name="ElementShortName">write_size_1[1:0]</obj_property>
         <obj_property name="ObjectShortName">write_size_1[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/write_tag_1" type="array">
         <obj_property name="ElementShortName">write_tag_1[1:0]</obj_property>
         <obj_property name="ObjectShortName">write_tag_1[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/write_valid_1" type="logic">
         <obj_property name="ElementShortName">write_valid_1</obj_property>
         <obj_property name="ObjectShortName">write_valid_1</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/write_ready_1" type="logic">
         <obj_property name="ElementShortName">write_ready_1</obj_property>
         <obj_property name="ObjectShortName">write_ready_1</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/write_hit_1" type="logic">
         <obj_property name="ElementShortName">write_hit_1</obj_property>
         <obj_property name="ObjectShortName">write_hit_1</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/write_miss_1" type="logic">
         <obj_property name="ElementShortName">write_miss_1</obj_property>
         <obj_property name="ObjectShortName">write_miss_1</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/read_hit_1" type="logic">
         <obj_property name="ElementShortName">read_hit_1</obj_property>
         <obj_property name="ObjectShortName">read_hit_1</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/read_miss_1" type="logic">
         <obj_property name="ElementShortName">read_miss_1</obj_property>
         <obj_property name="ObjectShortName">read_miss_1</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/read_miss_tag_1" type="array">
         <obj_property name="ElementShortName">read_miss_tag_1[1:0]</obj_property>
         <obj_property name="ObjectShortName">read_miss_tag_1[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/write_miss_tag_1" type="array">
         <obj_property name="ElementShortName">write_miss_tag_1[1:0]</obj_property>
         <obj_property name="ObjectShortName">write_miss_tag_1[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/loaded_cacheline_tag" type="array">
         <obj_property name="ElementShortName">loaded_cacheline_tag[23:0]</obj_property>
         <obj_property name="ObjectShortName">loaded_cacheline_tag[23:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/loaded_cacheline_tag_valid" type="logic">
         <obj_property name="ElementShortName">loaded_cacheline_tag_valid</obj_property>
         <obj_property name="ObjectShortName">loaded_cacheline_tag_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cbc_fwd_en" type="logic">
         <obj_property name="ElementShortName">cbc_fwd_en</obj_property>
         <obj_property name="ObjectShortName">cbc_fwd_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cbc_writeback_cacheline" type="array">
         <obj_property name="ElementShortName">cbc_writeback_cacheline[127:0]</obj_property>
         <obj_property name="ObjectShortName">cbc_writeback_cacheline[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cbc_writeback_addr" type="array">
         <obj_property name="ElementShortName">cbc_writeback_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">cbc_writeback_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cbc_writeback_en" type="logic">
         <obj_property name="ElementShortName">cbc_writeback_en</obj_property>
         <obj_property name="ObjectShortName">cbc_writeback_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/\bram_gen(0)\/bram_inst/bram" type="array">
         <obj_property name="ElementShortName">bram[15:0][152:0]</obj_property>
         <obj_property name="ObjectShortName">bram[15:0][152:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/\bram_gen(1)\/bram_inst/bram" type="array">
         <obj_property name="ElementShortName">bram[15:0][152:0]</obj_property>
         <obj_property name="ObjectShortName">bram[15:0][152:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/icache_valid_bits" type="array">
         <obj_property name="ElementShortName">icache_valid_bits[31:0]</obj_property>
         <obj_property name="ObjectShortName">icache_valid_bits[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/icache_set_out_bram" type="array">
         <obj_property name="ElementShortName">icache_set_out_bram[0:1][152:0]</obj_property>
         <obj_property name="ObjectShortName">icache_set_out_bram[0:1][152:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/icache_set_out" type="array">
         <obj_property name="ElementShortName">icache_set_out[0:1][152:0]</obj_property>
         <obj_property name="ObjectShortName">icache_set_out[0:1][152:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/icache_set_valid_1" type="array">
         <obj_property name="ElementShortName">icache_set_valid_1[1:0]</obj_property>
         <obj_property name="ObjectShortName">icache_set_valid_1[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/icache_set_valid_2" type="array">
         <obj_property name="ElementShortName">icache_set_valid_2[1:0]</obj_property>
         <obj_property name="ObjectShortName">icache_set_valid_2[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/hit_bits" type="array">
         <obj_property name="ElementShortName">hit_bits[1:0]</obj_property>
         <obj_property name="ObjectShortName">hit_bits[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cacheline_update" type="array">
         <obj_property name="ElementShortName">cacheline_update[152:0]</obj_property>
         <obj_property name="ObjectShortName">cacheline_update[152:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cacheline_write" type="array">
         <obj_property name="ElementShortName">cacheline_write[152:0]</obj_property>
         <obj_property name="ObjectShortName">cacheline_write[152:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cacheline_update_en" type="logic">
         <obj_property name="ElementShortName">cacheline_update_en</obj_property>
         <obj_property name="ObjectShortName">cacheline_update_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cacheline_update_sel" type="array">
         <obj_property name="ElementShortName">cacheline_update_sel[1:0]</obj_property>
         <obj_property name="ObjectShortName">cacheline_update_sel[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cacheline_evict_en" type="logic">
         <obj_property name="ElementShortName">cacheline_evict_en</obj_property>
         <obj_property name="ObjectShortName">cacheline_evict_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cacheline_evict_write_en" type="logic">
         <obj_property name="ElementShortName">cacheline_evict_write_en</obj_property>
         <obj_property name="ObjectShortName">cacheline_evict_write_en</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cacheline_addr_aligned" type="array">
         <obj_property name="ElementShortName">cacheline_addr_aligned[31:0]</obj_property>
         <obj_property name="ObjectShortName">cacheline_addr_aligned[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cbc_load_busy" type="logic">
         <obj_property name="ElementShortName">cbc_load_busy</obj_property>
         <obj_property name="ObjectShortName">cbc_load_busy</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cbc_write_busy" type="logic">
         <obj_property name="ElementShortName">cbc_write_busy</obj_property>
         <obj_property name="ObjectShortName">cbc_write_busy</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/stall" type="logic">
         <obj_property name="ElementShortName">stall</obj_property>
         <obj_property name="ObjectShortName">stall</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/c1_c2_pipeline_reg_1" type="array">
         <obj_property name="ElementShortName">c1_c2_pipeline_reg_1</obj_property>
         <obj_property name="ObjectShortName">c1_c2_pipeline_reg_1</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/c2_c3_pipeline_reg_1" type="array">
         <obj_property name="ElementShortName">c2_c3_pipeline_reg_1</obj_property>
         <obj_property name="ObjectShortName">c2_c3_pipeline_reg_1</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cache_bus_controller_inst/bus_read_state" type="other">
         <obj_property name="ElementShortName">bus_read_state</obj_property>
         <obj_property name="ObjectShortName">bus_read_state</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cache_bus_controller_inst/bus_read_state_next" type="other">
         <obj_property name="ElementShortName">bus_read_state_next</obj_property>
         <obj_property name="ObjectShortName">bus_read_state_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cache_bus_controller_inst/bus_write_state" type="other">
         <obj_property name="ElementShortName">bus_write_state</obj_property>
         <obj_property name="ObjectShortName">bus_write_state</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/cache_bus_controller_inst/bus_write_state_next" type="other">
         <obj_property name="ElementShortName">bus_write_state_next</obj_property>
         <obj_property name="ObjectShortName">bus_write_state_next</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/ADDR_SIZE_BITS" type="other">
         <obj_property name="ElementShortName">ADDR_SIZE_BITS</obj_property>
         <obj_property name="ObjectShortName">ADDR_SIZE_BITS</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/ENTRY_SIZE_BYTES" type="other">
         <obj_property name="ElementShortName">ENTRY_SIZE_BYTES</obj_property>
         <obj_property name="ObjectShortName">ENTRY_SIZE_BYTES</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/ENTRIES_PER_CACHELINE" type="other">
         <obj_property name="ElementShortName">ENTRIES_PER_CACHELINE</obj_property>
         <obj_property name="ObjectShortName">ENTRIES_PER_CACHELINE</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/ASSOCIATIVITY" type="other">
         <obj_property name="ElementShortName">ASSOCIATIVITY</obj_property>
         <obj_property name="ObjectShortName">ASSOCIATIVITY</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/NUM_SETS" type="other">
         <obj_property name="ElementShortName">NUM_SETS</obj_property>
         <obj_property name="ObjectShortName">NUM_SETS</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/ENABLE_WRITES" type="other">
         <obj_property name="ElementShortName">ENABLE_WRITES</obj_property>
         <obj_property name="ObjectShortName">ENABLE_WRITES</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/ENABLE_FORWARDING" type="other">
         <obj_property name="ElementShortName">ENABLE_FORWARDING</obj_property>
         <obj_property name="ObjectShortName">ENABLE_FORWARDING</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/IS_BLOCKING" type="other">
         <obj_property name="ElementShortName">IS_BLOCKING</obj_property>
         <obj_property name="ObjectShortName">IS_BLOCKING</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/TAG_SIZE" type="other">
         <obj_property name="ElementShortName">TAG_SIZE</obj_property>
         <obj_property name="ObjectShortName">TAG_SIZE</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/INDEX_SIZE" type="other">
         <obj_property name="ElementShortName">INDEX_SIZE</obj_property>
         <obj_property name="ObjectShortName">INDEX_SIZE</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/CACHELINE_SIZE" type="other">
         <obj_property name="ElementShortName">CACHELINE_SIZE</obj_property>
         <obj_property name="ObjectShortName">CACHELINE_SIZE</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/CACHELINE_ALIGNMENT" type="other">
         <obj_property name="ElementShortName">CACHELINE_ALIGNMENT</obj_property>
         <obj_property name="ObjectShortName">CACHELINE_ALIGNMENT</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/RADDR_TAG_START" type="other">
         <obj_property name="ElementShortName">RADDR_TAG_START</obj_property>
         <obj_property name="ObjectShortName">RADDR_TAG_START</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/RADDR_TAG_END" type="other">
         <obj_property name="ElementShortName">RADDR_TAG_END</obj_property>
         <obj_property name="ObjectShortName">RADDR_TAG_END</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/RADDR_INDEX_START" type="other">
         <obj_property name="ElementShortName">RADDR_INDEX_START</obj_property>
         <obj_property name="ObjectShortName">RADDR_INDEX_START</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/RADDR_INDEX_END" type="other">
         <obj_property name="ElementShortName">RADDR_INDEX_END</obj_property>
         <obj_property name="ObjectShortName">RADDR_INDEX_END</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/RADDR_OFFSET_START" type="other">
         <obj_property name="ElementShortName">RADDR_OFFSET_START</obj_property>
         <obj_property name="ObjectShortName">RADDR_OFFSET_START</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/RADDR_OFFSET_END" type="other">
         <obj_property name="ElementShortName">RADDR_OFFSET_END</obj_property>
         <obj_property name="ObjectShortName">RADDR_OFFSET_END</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/CACHELINE_DIRTY_BIT" type="other">
         <obj_property name="ElementShortName">CACHELINE_DIRTY_BIT</obj_property>
         <obj_property name="ObjectShortName">CACHELINE_DIRTY_BIT</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/CACHELINE_TAG_START" type="other">
         <obj_property name="ElementShortName">CACHELINE_TAG_START</obj_property>
         <obj_property name="ObjectShortName">CACHELINE_TAG_START</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/CACHELINE_TAG_END" type="other">
         <obj_property name="ElementShortName">CACHELINE_TAG_END</obj_property>
         <obj_property name="ObjectShortName">CACHELINE_TAG_END</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/CACHELINE_DATA_START" type="other">
         <obj_property name="ElementShortName">CACHELINE_DATA_START</obj_property>
         <obj_property name="ObjectShortName">CACHELINE_DATA_START</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_tb/cpu/core_1/dcache_inst/cache_bram_inst/CACHELINE_DATA_END" type="other">
         <obj_property name="ElementShortName">CACHELINE_DATA_END</obj_property>
         <obj_property name="ObjectShortName">CACHELINE_DATA_END</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
