#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9872f01450 .scope module, "past_sequnce_adder_tb" "past_sequnce_adder_tb" 2 5;
 .timescale -12 -12;
P_0x7f9872f00fe8 .param/l "TB_CLK_PERIOD" 2 10, +C4<011111010000>;
P_0x7f9872f01010 .param/l "TB_RST_PERIOD" 2 11, +C4<0111110100000>;
P_0x7f9872f01038 .param/l "TB_TIMEOUT" 2 9, +C4<011000011010100000>;
v0x7f9872f123c0_0 .net "inps", 3 0, L_0x7f9872f125e0; 1 drivers
v0x7f9872f12460_0 .net "outp", 3 0, L_0x7f9872f12750; 1 drivers
v0x7f9872f12520_0 .var "tb_clk", 0 0;
S_0x7f9872f01600 .scope module, "my_adder" "past_sequence_adder_test" 2 27, 3 1, S_0x7f9872f01450;
 .timescale 0 0;
P_0x7f9872f016e8 .param/l "N" 3 4, +C4<010>;
P_0x7f9872f01710 .param/l "data_width" 3 3, +C4<0100>;
L_0x7f9872f125e0 .functor BUFZ 4, v0x7f9872f12200_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9872f12150_0 .net "clk", 0 0, v0x7f9872f12520_0; 1 drivers
v0x7f9872f12200_0 .var "count", 3 0;
v0x7f9872f12280_0 .alias "outp", 3 0, v0x7f9872f12460_0;
v0x7f9872f12340_0 .alias "outp_inps", 3 0, v0x7f9872f123c0_0;
S_0x7f9872f01780 .scope module, "my_past_sequence_adder" "past_sequence_adder" 3 26, 4 1, S_0x7f9872f01600;
 .timescale 0 0;
P_0x7f9872f01868 .param/l "DW" 4 4, +C4<0100>;
P_0x7f9872f01890 .param/l "N" 4 3, +C4<010>;
L_0x7f9872f12750 .functor BUFZ 4, L_0x7f9872f126c0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9872f01ac0_0 .alias "clk", 0 0, v0x7f9872f12150_0;
v0x7f9872f11b50_0 .net "inp", 3 0, v0x7f9872f12200_0; 1 drivers
v0x7f9872f11be0_0 .var "j", 0 0;
v0x7f9872f11c80_0 .var "k", 0 0;
v0x7f9872f11d10_0 .var "n", 0 0;
v0x7f9872f11dd0_0 .alias "outp", 3 0, v0x7f9872f12460_0;
v0x7f9872f11e60 .array "regs", 16 1, 3 0;
v0x7f9872f12080 .array "sums", 2 0;
v0x7f9872f12080_0 .net v0x7f9872f12080 0, 3 0, C4<zzzz>; 0 drivers
v0x7f9872f12080_1 .net v0x7f9872f12080 1, 3 0, L_0x7f9872f127b0; 1 drivers
v0x7f9872f12080_2 .net v0x7f9872f12080 2, 3 0, L_0x7f9872f126c0; 1 drivers
E_0x7f9872f00410 .event posedge, v0x7f9872f01ac0_0;
v0x7f9872f11e60_0 .array/port v0x7f9872f11e60, 0;
L_0x7f9872f127b0 .arith/sum 4, v0x7f9872f11e60_0, v0x7f9872f12200_0;
S_0x7f9872f01950 .scope generate, "sum_loop[2]" "sum_loop[2]" 4 19, 4 19, S_0x7f9872f01780;
 .timescale 0 0;
P_0x7f9872f01a38 .param/l "i" 4 19, +C4<010>;
v0x7f9872f11e60_5 .array/port v0x7f9872f11e60, 5;
L_0x7f9872f126c0 .arith/sum 4, L_0x7f9872f127b0, v0x7f9872f11e60_5;
    .scope S_0x7f9872f01780;
T_0 ;
    %movi 8, 2, 3;
    %set/v v0x7f9872f11d10_0, 8, 1;
    %end;
    .thread T_0;
    .scope S_0x7f9872f01780;
T_1 ;
    %wait E_0x7f9872f00410;
    %load/v 8, v0x7f9872f11b50_0, 4;
    %ix/load 3, 0, 0; address
    %ix/load 0, 4, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f9872f11e60, 0, 8;
t_0 ;
    %set/v v0x7f9872f11be0_0, 0, 1;
T_1.0 ;
    %load/v 8, v0x7f9872f11be0_0, 1;
    %load/v 9, v0x7f9872f11d10_0, 1;
    %cmp/u 8, 9, 1;
    %or 5, 4, 1;
    %jmp/0xz T_1.1, 5;
    %set/v v0x7f9872f11c80_0, 1, 1;
T_1.2 ;
    %load/v 8, v0x7f9872f11c80_0, 1;
    %load/v 9, v0x7f9872f11be0_0, 1;
    %cmp/u 8, 9, 1;
    %or 5, 4, 1;
    %jmp/0xz T_1.3, 5;
    %load/v 8, v0x7f9872f11c80_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.4, 4;
    %load/v 12, v0x7f9872f11be0_0, 1;
    %movi 13, 0, 31;
    %subi 12, 1, 32;
    %ix/get 3, 12, 32;
    %load/av 8, v0x7f9872f12080, 4;
    %movi 44, 2, 3;
    %ix/load 0, 2, 0;
    %load/vp0 47, v0x7f9872f11be0_0, 3;
    %subi 47, 2, 3;
    %pow/s 44, 47, 3;
    %load/v 47, v0x7f9872f11c80_0, 1;
    %mov 48, 0, 2;
    %add 44, 47, 3;
    %mov 12, 44, 3;
    %mov 15, 0, 1;
    %mov 16, 0, 28;
    %subi 12, 1, 32;
    %ix/get/s 3, 12, 32;
    %jmp/1 t_1, 4;
    %ix/load 0, 4, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f9872f11e60, 0, 8;
t_1 ;
    %jmp T_1.5;
T_1.4 ;
    %movi 45, 2, 32;
    %ix/load 0, 2, 0;
    %load/vp0 77, v0x7f9872f11be0_0, 32;
    %subi 77, 2, 32;
    %pow/s 45, 77, 32;
    %load/v 77, v0x7f9872f11c80_0, 1;
    %movi 78, 0, 31;
    %add 45, 77, 32;
    %subi 45, 1, 32;
    %mov 12, 45, 32;
    %mov 44, 0, 1;
    %subi 12, 1, 33;
    %ix/get/s 3, 12, 33;
    %load/av 8, v0x7f9872f11e60, 4;
    %movi 44, 2, 3;
    %ix/load 0, 2, 0;
    %load/vp0 47, v0x7f9872f11be0_0, 3;
    %subi 47, 2, 3;
    %pow/s 44, 47, 3;
    %load/v 47, v0x7f9872f11c80_0, 1;
    %mov 48, 0, 2;
    %add 44, 47, 3;
    %mov 12, 44, 3;
    %mov 15, 0, 1;
    %mov 16, 0, 28;
    %subi 12, 1, 32;
    %ix/get/s 3, 12, 32;
    %jmp/1 t_2, 4;
    %ix/load 0, 4, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f9872f11e60, 0, 8;
t_2 ;
T_1.5 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x7f9872f11c80_0, 1;
    %set/v v0x7f9872f11c80_0, 8, 1;
    %jmp T_1.2;
T_1.3 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x7f9872f11be0_0, 1;
    %set/v v0x7f9872f11be0_0, 8, 1;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9872f01600;
T_2 ;
    %set/v v0x7f9872f12200_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x7f9872f01600;
T_3 ;
    %wait E_0x7f9872f00410;
    %load/v 8, v0x7f9872f12200_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7f9872f12200_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9872f01450;
T_4 ;
    %delay 100000, 0;
    %vpi_call 2 13 "$finish";
    %end;
    .thread T_4;
    .scope S_0x7f9872f01450;
T_5 ;
    %set/v v0x7f9872f12520_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7f9872f01450;
T_6 ;
    %delay 1000, 0;
    %load/v 8, v0x7f9872f12520_0, 1;
    %inv 8, 1;
    %set/v v0x7f9872f12520_0, 8, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9872f01450;
T_7 ;
    %wait E_0x7f9872f00410;
    %vpi_call 2 34 "$display", "inps = ", v0x7f9872f123c0_0, " => outp = ", v0x7f9872f12460_0;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "past_sequence_adder_tb.v";
    "past_sequence_adder_test.v";
    "past_sequence_adder.v";
