# Tiny Tapeout project information
project:
  title:        "sample"      # sample
  author:       "bakemonio"      # bakemonio
  discord:      "bakemonio"      # bakemonio discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "sample"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     "100"       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_bakemonio_sample"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "A0"      # Input A bit 0
  ui[1]: "A1"      # Input A bit 1
  ui[2]: "A2"      # Input A bit 2
  ui[3]: "A3"      # Input A bit 3
  ui[4]: "A4"      # Input A bit 4
  ui[5]: "A5"      # Input A bit 5
  ui[6]: "A6"      # Input A bit 6
  ui[7]: "A7"      # Input A bit 7

  # Outputs
  uo[0]: "SUM0"    # Sum output bit 0
  uo[1]: "SUM1"    # Sum output bit 1
  uo[2]: "SUM2"    # Sum output bit 2
  uo[3]: "SUM3"    # Sum output bit 3
  uo[4]: "SUM4"    # Sum output bit 4
  uo[5]: "SUM5"    # Sum output bit 5
  uo[6]: "SUM6"    # Sum output bit 6
  uo[7]: "SUM7"    # Sum output bit 7

  # Bidirectional pins
  uio[0]: "B0"     # Input B bit 0 (when input)
  uio[1]: "B1"     # Input B bit 1 (when input)
  uio[2]: "B2"     # Input B bit 2 (when input)
  uio[3]: "B3"     # Input B bit 3 (when input)
  uio[4]: "B4"     # Input B bit 4 (when input)
  uio[5]: "B5"     # Input B bit 5 (when input)
  uio[6]: "B6"     # Input B bit 6 (when input)
  uio[7]: "B7"     # Input B bit 7 (when input)

# Do not change!
yaml_version: 6
