Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/Sol/Xilinx/Vivado/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L work -L simprims_ver -L secureip --snapshot aluTB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-9564] expression has 32 elements; expected 6 [/home/Sol/Digital-System-Design-II/execute/execute.srcs/sim_1/new/aluTB.vhd:25]
ERROR: [VRFC 10-9564] expression has 32 elements; expected 6 [/home/Sol/Digital-System-Design-II/execute/execute.srcs/sim_1/new/aluTB.vhd:26]
ERROR: [VRFC 10-9564] expression has 32 elements; expected 6 [/home/Sol/Digital-System-Design-II/execute/execute.srcs/sim_1/new/aluTB.vhd:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
