# SystemVerilog_Assertions
1. Assertion model for MUX
2. A multicycle sequence-based assertion
