\doxysection{ARM/src/00\+\_\+\+COTS/01\+\_\+\+MCAL/05\+\_\+\+DMA/\+DMA\+\_\+\+Priv.h File Reference}
\label{_d_m_a___priv_8h}\index{ARM/src/00\_COTS/01\_MCAL/05\_DMA/DMA\_Priv.h@{ARM/src/00\_COTS/01\_MCAL/05\_DMA/DMA\_Priv.h}}


Private file for \doxyref{DMA}{p.}{struct_d_m_a} driver for stm32f401cc.  


\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ DMA\+\_\+\+CHANNELS}
\item 
struct \textbf{ DMA}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\label{_d_m_a___priv_8h_ad7be88a623daaac5612e577ad46411b1}} 
\#define {\bfseries DMA\+\_\+\+DISABLE}~0
\item 
\mbox{\label{_d_m_a___priv_8h_af57b905f605a7fe58fc009025fb3d30b}} 
\#define {\bfseries DMA\+\_\+\+ENABLE}~1
\item 
\mbox{\label{_d_m_a___priv_8h_abd7de138931e93a90fc6c4eab5916bbe}} 
\#define {\bfseries DMA\+\_\+\+CHANNEL\+\_\+0}~(0b000)
\item 
\mbox{\label{_d_m_a___priv_8h_a283364370e9876af6406b9fa70e2944f}} 
\#define {\bfseries DMA\+\_\+\+CHANNEL\+\_\+1}~(0b001)
\item 
\mbox{\label{_d_m_a___priv_8h_a9688f3e78cbc2109d214b7ca049e22df}} 
\#define {\bfseries DMA\+\_\+\+CHANNEL\+\_\+2}~(0b010)
\item 
\mbox{\label{_d_m_a___priv_8h_ac689673fec4d72ede49a0d657e3a7e70}} 
\#define {\bfseries DMA\+\_\+\+CHANNEL\+\_\+3}~(0b011)
\item 
\mbox{\label{_d_m_a___priv_8h_a51b51f5b39e23b28ad99520ad5be596f}} 
\#define {\bfseries DMA\+\_\+\+CHANNEL\+\_\+4}~(0b100)
\item 
\mbox{\label{_d_m_a___priv_8h_afbaa82f3cff89858e50363c04ed0cca0}} 
\#define {\bfseries DMA\+\_\+\+CHANNEL\+\_\+5}~(0b101)
\item 
\mbox{\label{_d_m_a___priv_8h_ad23679661d8da3bc1aaacc62f99821f7}} 
\#define {\bfseries DMA\+\_\+\+CHANNEL\+\_\+6}~(0b110)
\item 
\mbox{\label{_d_m_a___priv_8h_a77ff4e8675a3991feb20e385242f34ab}} 
\#define {\bfseries DMA\+\_\+\+CHANNEL\+\_\+7}~(0b111)
\item 
\mbox{\label{_d_m_a___priv_8h_a81e5b4b5eaf118f586fad09c9dbca0cd}} 
\#define {\bfseries PREI\+\_\+\+TO\+\_\+\+MEM}~0b00
\item 
\mbox{\label{_d_m_a___priv_8h_a852ff38bf2ece6867ef2d02db08d8e77}} 
\#define {\bfseries MEM\+\_\+\+TO\+\_\+\+PERI}~0b01
\item 
\mbox{\label{_d_m_a___priv_8h_a0243f66ee3448368e1c659513f4d2ae7}} 
\#define {\bfseries MEM\+\_\+\+TO\+\_\+\+MEM}~0b10
\item 
\mbox{\label{_d_m_a___priv_8h_aec93e83855ac17c3c25c55c37ca186dd}} 
\#define {\bfseries BYTE}~0b00
\item 
\mbox{\label{_d_m_a___priv_8h_a1167341ced933fd0b8911e2bc2204d61}} 
\#define {\bfseries HALF\+\_\+\+WORD}~0b01
\item 
\mbox{\label{_d_m_a___priv_8h_a4cfc63e05db4883dc4b60a1245a9ffc5}} 
\#define {\bfseries WORD}~0b10
\item 
\mbox{\label{_d_m_a___priv_8h_a1bd8b5585a0750f89d29e04f89b55e2f}} 
\#define {\bfseries DMA\+\_\+\+LOW}~0b00
\item 
\mbox{\label{_d_m_a___priv_8h_ad083e67e7d3033587b9f06d26a9a0cd6}} 
\#define {\bfseries DMA\+\_\+\+MEDIUM}~0b01
\item 
\mbox{\label{_d_m_a___priv_8h_a5466b2746f559302284acde70661ce47}} 
\#define {\bfseries DMA\+\_\+\+HIGH}~0b10
\item 
\mbox{\label{_d_m_a___priv_8h_a05fd4d013029c612de35504484db0948}} 
\#define {\bfseries DMA\+\_\+\+VERY\+\_\+\+HIGH}~0b11
\item 
\mbox{\label{_d_m_a___priv_8h_a2462825d2a7496305a3369d78dad325e}} 
\#define {\bfseries BASE\+\_\+\+ADRESS\+\_\+\+DMA\+\_\+1}~0x40026000
\item 
\mbox{\label{_d_m_a___priv_8h_aa74672d1c026702b391f5e508b5471c3}} 
\#define {\bfseries BASE\+\_\+\+ADRESS\+\_\+\+DMA\+\_\+2}~0x40026400
\item 
\mbox{\label{_d_m_a___priv_8h_a4f6b0288bc4819ac2e792aa61df2f2d5}} 
\#define {\bfseries DMA\+\_\+1}~( ( volatile \textbf{ DMA} $\ast$ ) BASE\+\_\+\+ADRESS\+\_\+\+DMA\+\_\+1 )
\item 
\mbox{\label{_d_m_a___priv_8h_addd2cd24dc68e60dd6005f19bdbb3c11}} 
\#define {\bfseries DMA\+\_\+2}~( ( volatile \textbf{ DMA} $\ast$ ) BASE\+\_\+\+ADRESS\+\_\+\+DMA\+\_\+2 )
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Private file for \doxyref{DMA}{p.}{struct_d_m_a} driver for stm32f401cc. 

\begin{DoxyAuthor}{Author}
G3\+\_\+\+Dash\+Board\+\_\+\+Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
0.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
2023-\/02-\/24
\end{DoxyDate}
\begin{DoxyCopyright}{Copyright}
Copyright (c) 2023 
\end{DoxyCopyright}
