// Seed: 3715906338
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_23;
  assign id_4 = 1 == id_15;
  tri1 id_24 = id_10 - id_14;
endmodule
module module_1 (
    input tri id_0
    , id_6,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wor id_4
);
  assign id_6 = 1;
  wor id_7;
  wor id_8 = id_7;
  assign id_6 = {1, 1};
  assign id_7 = id_2;
  wire id_9;
  id_10(
      1, id_1
  ); module_0(
      id_6,
      id_6,
      id_6,
      id_9,
      id_9,
      id_6,
      id_9,
      id_6,
      id_6,
      id_9,
      id_6,
      id_9,
      id_6,
      id_9,
      id_9,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
