#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\DevTools\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\va_math.vpi";
S_000002b6ee03b6f0 .scope module, "tb_top" "tb_top" 2 5;
 .timescale -9 -9;
v000002b6ee043f10_0 .net "addr", 7 0, v000002b6ee043fb0_0;  1 drivers
v000002b6ee044b90_0 .net "clk", 0 0, v000002b6ee044230_0;  1 drivers
RS_000002b6ee055038 .resolv tri, L_000002b6ee044050, L_000002b6ee043dd0;
v000002b6ee0449b0_0 .net8 "data", 31 0, RS_000002b6ee055038;  2 drivers
v000002b6ee044a50_0 .net "rd_en", 0 0, v000002b6ee044190_0;  1 drivers
v000002b6ee043c90_0 .net "rst", 0 0, v000002b6ee044870_0;  1 drivers
v000002b6ee0444b0_0 .net "wr_en", 0 0, v000002b6ee044910_0;  1 drivers
S_000002b6ee03f680 .scope module, "inst_ram" "ram" 2 13, 3 11 0, S_000002b6ee03b6f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 1 "rd_en_i";
    .port_info 4 /INPUT 8 "addr_i";
    .port_info 5 /INOUT 32 "data_io";
o000002b6ee054f78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000002b6eddcbb30_0 name=_ivl_0
v000002b6eddcb0a0_0 .net "addr_i", 7 0, v000002b6ee043fb0_0;  alias, 1 drivers
v000002b6ee0513f0 .array "bram", 0 255, 31 0;
v000002b6eddcbd80_0 .net "clk_i", 0 0, v000002b6ee044230_0;  alias, 1 drivers
v000002b6eddcbef0_0 .var "data", 31 0;
v000002b6ee03f810_0 .net8 "data_io", 31 0, RS_000002b6ee055038;  alias, 2 drivers
v000002b6ee046fa0_0 .var/i "i", 31 0;
v000002b6ee047040_0 .net "rd_en_i", 0 0, v000002b6ee044190_0;  alias, 1 drivers
v000002b6ee0470e0_0 .net "rst_i", 0 0, v000002b6ee044870_0;  alias, 1 drivers
v000002b6ee044690_0 .net "wr_en_i", 0 0, v000002b6ee044910_0;  alias, 1 drivers
E_000002b6ee03cae0 .event posedge, v000002b6ee0470e0_0, v000002b6eddcbd80_0;
L_000002b6ee044050 .functor MUXZ 32, o000002b6ee054f78, v000002b6eddcbef0_0, v000002b6ee044190_0, C4<>;
S_000002b6ee047180 .scope module, "inst_tb_ram" "tb_ram" 2 22, 4 13 0, S_000002b6ee03b6f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "clk_o";
    .port_info 1 /OUTPUT 1 "rst_o";
    .port_info 2 /OUTPUT 1 "wr_en_o";
    .port_info 3 /OUTPUT 1 "rd_en_o";
    .port_info 4 /OUTPUT 8 "addr_o";
    .port_info 5 /INOUT 32 "data_io";
v000002b6ee044730_0 .var "WriteRAM", 31 0;
o000002b6ee055308 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000002b6ee044410_0 name=_ivl_0
v000002b6ee043fb0_0 .var "addr_o", 7 0;
v000002b6ee044230_0 .var "clk_o", 0 0;
v000002b6ee044af0_0 .net8 "data_io", 31 0, RS_000002b6ee055038;  alias, 2 drivers
v000002b6ee044190_0 .var "rd_en_o", 0 0;
v000002b6ee044870_0 .var "rst_o", 0 0;
v000002b6ee044910_0 .var "wr_en_o", 0 0;
L_000002b6ee043dd0 .functor MUXZ 32, o000002b6ee055308, v000002b6ee044730_0, v000002b6ee044910_0, C4<>;
S_000002b6ee012570 .scope task, "read" "read" 4 45, 4 45 0, S_000002b6ee047180;
 .timescale -9 -9;
v000002b6ee0445f0_0 .var "x_i", 7 0;
E_000002b6ee03d3e0 .event posedge, v000002b6eddcbd80_0;
TD_tb_top.inst_tb_ram.read ;
    %delay 100, 0;
    %wait E_000002b6ee03d3e0;
    %load/vec4 v000002b6ee0445f0_0;
    %store/vec4 v000002b6ee043fb0_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b6ee044190_0, 0, 1;
    %wait E_000002b6ee03d3e0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6ee044190_0, 0, 1;
    %end;
S_000002b6ee012700 .scope task, "write" "write" 4 28, 4 28 0, S_000002b6ee047180;
 .timescale -9 -9;
v000002b6ee0447d0_0 .var "x_i", 7 0;
v000002b6ee043d30_0 .var "y_i", 31 0;
TD_tb_top.inst_tb_ram.write ;
    %delay 100, 0;
    %wait E_000002b6ee03d3e0;
    %load/vec4 v000002b6ee0447d0_0;
    %store/vec4 v000002b6ee043fb0_0, 0, 8;
    %load/vec4 v000002b6ee043d30_0;
    %store/vec4 v000002b6ee044730_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b6ee044910_0, 0, 1;
    %wait E_000002b6ee03d3e0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6ee044910_0, 0, 1;
    %end;
    .scope S_000002b6ee03f680;
T_2 ;
    %wait E_000002b6ee03cae0;
    %load/vec4 v000002b6ee0470e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b6ee046fa0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000002b6ee046fa0_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b6ee046fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b6ee0513f0, 0, 4;
    %load/vec4 v000002b6ee046fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b6ee046fa0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002b6ee044690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000002b6ee03f810_0;
    %load/vec4 v000002b6eddcb0a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b6ee0513f0, 0, 4;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000002b6ee047040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v000002b6eddcb0a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002b6ee0513f0, 4;
    %assign/vec4 v000002b6eddcbef0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v000002b6eddcbef0_0, 0;
T_2.7 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002b6ee047180;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000002b6ee044230_0;
    %inv;
    %store/vec4 v000002b6ee044230_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002b6ee047180;
T_4 ;
    %vpi_call 4 61 "$monitor", $time, " ", " ", "Data = %d", v000002b6ee044af0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b6ee044730_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6ee044230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6ee044910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6ee044190_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002b6ee043fb0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b6ee044870_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b6ee044870_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000002b6ee0447d0_0, 0, 8;
    %pushi/vec4 250, 0, 32;
    %store/vec4 v000002b6ee043d30_0, 0, 32;
    %fork TD_tb_top.inst_tb_ram.write, S_000002b6ee012700;
    %join;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v000002b6ee0447d0_0, 0, 8;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v000002b6ee043d30_0, 0, 32;
    %fork TD_tb_top.inst_tb_ram.write, S_000002b6ee012700;
    %join;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v000002b6ee0447d0_0, 0, 8;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v000002b6ee043d30_0, 0, 32;
    %fork TD_tb_top.inst_tb_ram.write, S_000002b6ee012700;
    %join;
    %pushi/vec4 250, 0, 8;
    %store/vec4 v000002b6ee0447d0_0, 0, 8;
    %pushi/vec4 1250, 0, 32;
    %store/vec4 v000002b6ee043d30_0, 0, 32;
    %fork TD_tb_top.inst_tb_ram.write, S_000002b6ee012700;
    %join;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000002b6ee0445f0_0, 0, 8;
    %fork TD_tb_top.inst_tb_ram.read, S_000002b6ee012570;
    %join;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v000002b6ee0445f0_0, 0, 8;
    %fork TD_tb_top.inst_tb_ram.read, S_000002b6ee012570;
    %join;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v000002b6ee0445f0_0, 0, 8;
    %fork TD_tb_top.inst_tb_ram.read, S_000002b6ee012570;
    %join;
    %pushi/vec4 250, 0, 8;
    %store/vec4 v000002b6ee0445f0_0, 0, 8;
    %fork TD_tb_top.inst_tb_ram.read, S_000002b6ee012570;
    %join;
    %vpi_call 4 83 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002b6ee03b6f0;
T_5 ;
    %vpi_call 2 35 "$dumpfile", "./build/pcpu_wave.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b6ee03b6f0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "./ram.v";
    "./tb_ram.v";
