\hypertarget{structaxi__vdma_1_1block__template}{}\doxysection{axi\+\_\+vdma\+::block\+\_\+template\texorpdfstring{$<$}{<} R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg \texorpdfstring{$>$}{>} Struct Template Reference}
\label{structaxi__vdma_1_1block__template}\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}


Template class for the \mbox{\hyperlink{namespaceaxi__vdma}{axi\+\_\+vdma}} block, containing accessors for all its registers.  




{\ttfamily \#include $<$Axi\+Vdma.\+hpp$>$}



Inheritance diagram for axi\+\_\+vdma\+::block\+\_\+template\texorpdfstring{$<$}{<} R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg \texorpdfstring{$>$}{>}\+:
% FIG 0
\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
{\footnotesize template$<$typename R , uint32\+\_\+t O$>$ }\\using \mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}} = R\+\_\+array\+\_\+acc$<$ R, O, 0, 0 $>$
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_af5afc9832acd425d7ae19a12d8a67173}{block\+\_\+template}} (R\+\_\+acc\+\_\+arg arg)
\end{DoxyCompactItemize}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t}{mm2s\+\_\+vdmacr\+\_\+t}}, 0x0 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_aad99fca32d6fd9e337c03cee3814be3a}{mm2s\+\_\+vdmacr}}
\begin{DoxyCompactList}\small\item\em Register accessor for MM2S VDMA Control Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t}{mm2s\+\_\+vdmasr\+\_\+t}}, 0x4 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_a43603d3cc9dcba41cb65e526a4e039f9}{mm2s\+\_\+vdmasr}}
\begin{DoxyCompactList}\small\item\em Register accessor for MM2S VDMA Status Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1mm2s__reg__index__t}{mm2s\+\_\+reg\+\_\+index\+\_\+t}}, 0x14 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_aaa9400aa79bb0cad29f7393c924bc10e}{mm2s\+\_\+reg\+\_\+index}}
\begin{DoxyCompactList}\small\item\em Register accessor for MM2S Register Index. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1park__ptr__reg__t}{park\+\_\+ptr\+\_\+reg\+\_\+t}}, 0x28 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_a222551b6d15b97040499aecc6515db7e}{park\+\_\+ptr\+\_\+reg}}
\begin{DoxyCompactList}\small\item\em Register accessor for Park Pointer Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1vdma__version__t}{vdma\+\_\+version\+\_\+t}}, 0x2c $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_af50f492384b517a471c29228c6d7b4cc}{vdma\+\_\+version}}
\begin{DoxyCompactList}\small\item\em Register accessor for AXI VDMA Version Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1s2mm__vdmacr__t}{s2mm\+\_\+vdmacr\+\_\+t}}, 0x30 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_a692aa7c6d68a039244a3a4cf11cc9d60}{s2mm\+\_\+vdmacr}}
\begin{DoxyCompactList}\small\item\em Register accessor for S2\+MM VDMA Control Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1s2mm__vdmasr__t}{s2mm\+\_\+vdmasr\+\_\+t}}, 0x34 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_affa5ce937d45b1a1b09d8ca9d0ca10a6}{s2mm\+\_\+vdmasr}}
\begin{DoxyCompactList}\small\item\em Register accessor for S2\+MM VDMA Status Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1s2mm__vdma__irq__mask__t}{s2mm\+\_\+vdma\+\_\+irq\+\_\+mask\+\_\+t}}, 0x3c $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_aeef33d5c55dc686638c1696086154c93}{s2mm\+\_\+vdma\+\_\+irq\+\_\+mask}}
\begin{DoxyCompactList}\small\item\em Register accessor for S2\+MM Error Interrupt Mask Register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1s2mm__reg__index__t}{s2mm\+\_\+reg\+\_\+index\+\_\+t}}, 0x44 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_a9ee0895c55ee2f650a993f7780ec026f}{s2mm\+\_\+reg\+\_\+index}}
\begin{DoxyCompactList}\small\item\em Register accessor for S2\+MM Register Index. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vsize__t}{mm2s\+\_\+vsize\+\_\+t}}, 0x50 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_a7706565fc0965ee7aef0cd058dfa0cdb}{mm2s\+\_\+vsize}}
\begin{DoxyCompactList}\small\item\em Register accessor for MM2S Vertical Size. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1mm2s__hsize__t}{mm2s\+\_\+hsize\+\_\+t}}, 0x54 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_a21610600f2e0807903126889c362fa21}{mm2s\+\_\+hsize}}
\begin{DoxyCompactList}\small\item\em Register accessor for MM2S Horizontal Size. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1mm2s__frmdly__stride__t}{mm2s\+\_\+frmdly\+\_\+stride\+\_\+t}}, 0x58 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_ac144eb88f7144ddc743abed38c57b2eb}{mm2s\+\_\+frmdly\+\_\+stride}}
\begin{DoxyCompactList}\small\item\em Register accessor for MM2S Frame Delay and Stride. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1s2mm__vsize__t}{s2mm\+\_\+vsize\+\_\+t}}, 0xa0 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_a38e62391f7ccf03b1f5d7953ac3075f5}{s2mm\+\_\+vsize}}
\begin{DoxyCompactList}\small\item\em Register accessor for S2\+MM Vertical Size. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1s2mm__hsize__t}{s2mm\+\_\+hsize\+\_\+t}}, 0xa4 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_abd9d4910df887328944f1a81f8f7fb32}{s2mm\+\_\+hsize}}
\begin{DoxyCompactList}\small\item\em Register accessor for S2\+MM Horizontal Size. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$ \mbox{\hyperlink{structaxi__vdma_1_1s2mm__frmdly__stride__t}{s2mm\+\_\+frmdly\+\_\+stride\+\_\+t}}, 0xa8 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_ae172120e3be5e41211ee277a63383e9b}{s2mm\+\_\+frmdly\+\_\+stride}}
\begin{DoxyCompactList}\small\item\em Register accessor for S2\+MM Frame Delay and Stride. \end{DoxyCompactList}\item 
R\+\_\+array\+\_\+acc$<$ \mbox{\hyperlink{namespaceaxi__vdma_a6ab736e9d148889f100e26dd4e19c83c}{mm2s\+\_\+sa\+\_\+t}}, 0x5c, 16, 4 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_a1e7a28e93c664e57922501d862cdaaa8}{mm2s\+\_\+sa}}
\begin{DoxyCompactList}\small\item\em Register array accessor for MM2S Start Address Register 1. \end{DoxyCompactList}\item 
R\+\_\+array\+\_\+acc$<$ \mbox{\hyperlink{namespaceaxi__vdma_a908f405e255829873b0b6bf93e1bcf29}{s2mm\+\_\+sa\+\_\+t}}, 0xac, 16, 4 $>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template_a71bc289ee6edc1e54b638cff8da493d9}{s2mm\+\_\+sa}}
\begin{DoxyCompactList}\small\item\em Register array accessor for S2\+MM Start Address Register 1. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\subsubsection*{template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg$>$\newline
struct axi\+\_\+vdma\+::block\+\_\+template$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$}
Template class for the \mbox{\hyperlink{namespaceaxi__vdma}{axi\+\_\+vdma}} block, containing accessors for all its registers. 


\begin{DoxyTemplParams}{Template Parameters}
{\em R\+\_\+array\+\_\+acc} & Register accessor template (provided by user), receiving the register type as parameter \\
\hline
{\em R\+\_\+acc\+\_\+arg} & Constructor argument type for the register accessor (e.\+g. hardware-\/dependent information) \\
\hline
\end{DoxyTemplParams}


\doxysubsection{Member Typedef Documentation}
\mbox{\Hypertarget{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}\label{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!R\_acc@{R\_acc}}
\index{R\_acc@{R\_acc}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{R\_acc}{R\_acc}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
template$<$typename R , uint32\+\_\+t O$>$ \\
using \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::\+R\+\_\+acc =  R\+\_\+array\+\_\+acc$<$R, O, 0, 0$>$}



\doxysubsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{structaxi__vdma_1_1block__template_af5afc9832acd425d7ae19a12d8a67173}\label{structaxi__vdma_1_1block__template_af5afc9832acd425d7ae19a12d8a67173}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!block\_template@{block\_template}}
\index{block\_template@{block\_template}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{block\_template()}{block\_template()}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::block\+\_\+template (\begin{DoxyParamCaption}\item[{R\+\_\+acc\+\_\+arg}]{arg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structaxi__vdma_1_1block__template_ac144eb88f7144ddc743abed38c57b2eb}\label{structaxi__vdma_1_1block__template_ac144eb88f7144ddc743abed38c57b2eb}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!mm2s\_frmdly\_stride@{mm2s\_frmdly\_stride}}
\index{mm2s\_frmdly\_stride@{mm2s\_frmdly\_stride}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{mm2s\_frmdly\_stride}{mm2s\_frmdly\_stride}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1mm2s__frmdly__stride__t}{mm2s\+\_\+frmdly\+\_\+stride\+\_\+t}}, 0x58$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::mm2s\+\_\+frmdly\+\_\+stride}



Register accessor for MM2S Frame Delay and Stride. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_a21610600f2e0807903126889c362fa21}\label{structaxi__vdma_1_1block__template_a21610600f2e0807903126889c362fa21}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!mm2s\_hsize@{mm2s\_hsize}}
\index{mm2s\_hsize@{mm2s\_hsize}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{mm2s\_hsize}{mm2s\_hsize}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1mm2s__hsize__t}{mm2s\+\_\+hsize\+\_\+t}}, 0x54$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::mm2s\+\_\+hsize}



Register accessor for MM2S Horizontal Size. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_aaa9400aa79bb0cad29f7393c924bc10e}\label{structaxi__vdma_1_1block__template_aaa9400aa79bb0cad29f7393c924bc10e}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!mm2s\_reg\_index@{mm2s\_reg\_index}}
\index{mm2s\_reg\_index@{mm2s\_reg\_index}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{mm2s\_reg\_index}{mm2s\_reg\_index}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1mm2s__reg__index__t}{mm2s\+\_\+reg\+\_\+index\+\_\+t}}, 0x14$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::mm2s\+\_\+reg\+\_\+index}



Register accessor for MM2S Register Index. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_a1e7a28e93c664e57922501d862cdaaa8}\label{structaxi__vdma_1_1block__template_a1e7a28e93c664e57922501d862cdaaa8}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!mm2s\_sa@{mm2s\_sa}}
\index{mm2s\_sa@{mm2s\_sa}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{mm2s\_sa}{mm2s\_sa}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
R\+\_\+array\+\_\+acc$<$\mbox{\hyperlink{namespaceaxi__vdma_a6ab736e9d148889f100e26dd4e19c83c}{mm2s\+\_\+sa\+\_\+t}}, 0x5c, 16, 4$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::mm2s\+\_\+sa}



Register array accessor for MM2S Start Address Register 1. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_aad99fca32d6fd9e337c03cee3814be3a}\label{structaxi__vdma_1_1block__template_aad99fca32d6fd9e337c03cee3814be3a}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!mm2s\_vdmacr@{mm2s\_vdmacr}}
\index{mm2s\_vdmacr@{mm2s\_vdmacr}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{mm2s\_vdmacr}{mm2s\_vdmacr}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmacr__t}{mm2s\+\_\+vdmacr\+\_\+t}}, 0x0$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::mm2s\+\_\+vdmacr}



Register accessor for MM2S VDMA Control Register. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_a43603d3cc9dcba41cb65e526a4e039f9}\label{structaxi__vdma_1_1block__template_a43603d3cc9dcba41cb65e526a4e039f9}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!mm2s\_vdmasr@{mm2s\_vdmasr}}
\index{mm2s\_vdmasr@{mm2s\_vdmasr}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{mm2s\_vdmasr}{mm2s\_vdmasr}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t}{mm2s\+\_\+vdmasr\+\_\+t}}, 0x4$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::mm2s\+\_\+vdmasr}



Register accessor for MM2S VDMA Status Register. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_a7706565fc0965ee7aef0cd058dfa0cdb}\label{structaxi__vdma_1_1block__template_a7706565fc0965ee7aef0cd058dfa0cdb}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!mm2s\_vsize@{mm2s\_vsize}}
\index{mm2s\_vsize@{mm2s\_vsize}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{mm2s\_vsize}{mm2s\_vsize}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1mm2s__vsize__t}{mm2s\+\_\+vsize\+\_\+t}}, 0x50$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::mm2s\+\_\+vsize}



Register accessor for MM2S Vertical Size. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_a222551b6d15b97040499aecc6515db7e}\label{structaxi__vdma_1_1block__template_a222551b6d15b97040499aecc6515db7e}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!park\_ptr\_reg@{park\_ptr\_reg}}
\index{park\_ptr\_reg@{park\_ptr\_reg}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{park\_ptr\_reg}{park\_ptr\_reg}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1park__ptr__reg__t}{park\+\_\+ptr\+\_\+reg\+\_\+t}}, 0x28$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::park\+\_\+ptr\+\_\+reg}



Register accessor for Park Pointer Register. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_ae172120e3be5e41211ee277a63383e9b}\label{structaxi__vdma_1_1block__template_ae172120e3be5e41211ee277a63383e9b}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!s2mm\_frmdly\_stride@{s2mm\_frmdly\_stride}}
\index{s2mm\_frmdly\_stride@{s2mm\_frmdly\_stride}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{s2mm\_frmdly\_stride}{s2mm\_frmdly\_stride}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1s2mm__frmdly__stride__t}{s2mm\+\_\+frmdly\+\_\+stride\+\_\+t}}, 0xa8$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::s2mm\+\_\+frmdly\+\_\+stride}



Register accessor for S2\+MM Frame Delay and Stride. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_abd9d4910df887328944f1a81f8f7fb32}\label{structaxi__vdma_1_1block__template_abd9d4910df887328944f1a81f8f7fb32}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!s2mm\_hsize@{s2mm\_hsize}}
\index{s2mm\_hsize@{s2mm\_hsize}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{s2mm\_hsize}{s2mm\_hsize}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1s2mm__hsize__t}{s2mm\+\_\+hsize\+\_\+t}}, 0xa4$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::s2mm\+\_\+hsize}



Register accessor for S2\+MM Horizontal Size. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_a9ee0895c55ee2f650a993f7780ec026f}\label{structaxi__vdma_1_1block__template_a9ee0895c55ee2f650a993f7780ec026f}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!s2mm\_reg\_index@{s2mm\_reg\_index}}
\index{s2mm\_reg\_index@{s2mm\_reg\_index}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{s2mm\_reg\_index}{s2mm\_reg\_index}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1s2mm__reg__index__t}{s2mm\+\_\+reg\+\_\+index\+\_\+t}}, 0x44$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::s2mm\+\_\+reg\+\_\+index}



Register accessor for S2\+MM Register Index. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_a71bc289ee6edc1e54b638cff8da493d9}\label{structaxi__vdma_1_1block__template_a71bc289ee6edc1e54b638cff8da493d9}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!s2mm\_sa@{s2mm\_sa}}
\index{s2mm\_sa@{s2mm\_sa}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{s2mm\_sa}{s2mm\_sa}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
R\+\_\+array\+\_\+acc$<$\mbox{\hyperlink{namespaceaxi__vdma_a908f405e255829873b0b6bf93e1bcf29}{s2mm\+\_\+sa\+\_\+t}}, 0xac, 16, 4$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::s2mm\+\_\+sa}



Register array accessor for S2\+MM Start Address Register 1. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_aeef33d5c55dc686638c1696086154c93}\label{structaxi__vdma_1_1block__template_aeef33d5c55dc686638c1696086154c93}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!s2mm\_vdma\_irq\_mask@{s2mm\_vdma\_irq\_mask}}
\index{s2mm\_vdma\_irq\_mask@{s2mm\_vdma\_irq\_mask}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{s2mm\_vdma\_irq\_mask}{s2mm\_vdma\_irq\_mask}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1s2mm__vdma__irq__mask__t}{s2mm\+\_\+vdma\+\_\+irq\+\_\+mask\+\_\+t}}, 0x3c$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::s2mm\+\_\+vdma\+\_\+irq\+\_\+mask}



Register accessor for S2\+MM Error Interrupt Mask Register. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_a692aa7c6d68a039244a3a4cf11cc9d60}\label{structaxi__vdma_1_1block__template_a692aa7c6d68a039244a3a4cf11cc9d60}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!s2mm\_vdmacr@{s2mm\_vdmacr}}
\index{s2mm\_vdmacr@{s2mm\_vdmacr}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{s2mm\_vdmacr}{s2mm\_vdmacr}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1s2mm__vdmacr__t}{s2mm\+\_\+vdmacr\+\_\+t}}, 0x30$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::s2mm\+\_\+vdmacr}



Register accessor for S2\+MM VDMA Control Register. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_affa5ce937d45b1a1b09d8ca9d0ca10a6}\label{structaxi__vdma_1_1block__template_affa5ce937d45b1a1b09d8ca9d0ca10a6}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!s2mm\_vdmasr@{s2mm\_vdmasr}}
\index{s2mm\_vdmasr@{s2mm\_vdmasr}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{s2mm\_vdmasr}{s2mm\_vdmasr}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1s2mm__vdmasr__t}{s2mm\+\_\+vdmasr\+\_\+t}}, 0x34$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::s2mm\+\_\+vdmasr}



Register accessor for S2\+MM VDMA Status Register. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_a38e62391f7ccf03b1f5d7953ac3075f5}\label{structaxi__vdma_1_1block__template_a38e62391f7ccf03b1f5d7953ac3075f5}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!s2mm\_vsize@{s2mm\_vsize}}
\index{s2mm\_vsize@{s2mm\_vsize}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{s2mm\_vsize}{s2mm\_vsize}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1s2mm__vsize__t}{s2mm\+\_\+vsize\+\_\+t}}, 0xa0$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::s2mm\+\_\+vsize}



Register accessor for S2\+MM Vertical Size. 

\mbox{\Hypertarget{structaxi__vdma_1_1block__template_af50f492384b517a471c29228c6d7b4cc}\label{structaxi__vdma_1_1block__template_af50f492384b517a471c29228c6d7b4cc}} 
\index{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}!vdma\_version@{vdma\_version}}
\index{vdma\_version@{vdma\_version}!axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$@{axi\_vdma::block\_template$<$ R\_array\_acc, R\_acc\_arg $>$}}
\doxysubsubsection{\texorpdfstring{vdma\_version}{vdma\_version}}
{\footnotesize\ttfamily template$<$template$<$ typename, uint32\+\_\+t, uint32\+\_\+t, uint32\+\_\+t $>$ typename R\+\_\+array\+\_\+acc, typename R\+\_\+acc\+\_\+arg $>$ \\
\mbox{\hyperlink{structaxi__vdma_1_1block__template_ad6f737a5910a6c88addb46a09d3e4307}{R\+\_\+acc}}$<$\mbox{\hyperlink{structaxi__vdma_1_1vdma__version__t}{vdma\+\_\+version\+\_\+t}}, 0x2c$>$ \mbox{\hyperlink{structaxi__vdma_1_1block__template}{axi\+\_\+vdma\+::block\+\_\+template}}$<$ R\+\_\+array\+\_\+acc, R\+\_\+acc\+\_\+arg $>$\+::vdma\+\_\+version}



Register accessor for AXI VDMA Version Register. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_axi_vdma_8hpp}{Axi\+Vdma.\+hpp}}\end{DoxyCompactItemize}
