5 18 181 4645 *
8 /home/pabloav/Documents/VerificacionFuncional/VerificacionFuncional/Proyecto_SDRAM/tb 2 -I (.) 2 -t (tb) 2 -v (tb.v) 2 -v (../rtl/top/sdrc_top.v) 2 -v (../rtl/wb2sdrc/wb2sdrc.v) 2 -v (../rtl/core/sdrc_bank_ctl.v) 2 -v (../rtl/core/sdrc_bank_fsm.v) 2 -v (../rtl/core/sdrc_req_gen.v) 2 -v (../rtl/core/sdrc_xfr_ctl.v) 2 -v (../rtl/core/sdrc_bs_convert.v) 2 -v (../rtl/lib/async_fifo.v) 2 -v (../rtl/core/sdrc_core.v) 2 -vcd (verilog.vcd)
3 0 $root "$root" 0 NA 0 0 100000000000
3 0 tb "tb" 0 tb.v 5 118 1
2 1 0 66 9000d 1 1008 0 0 32 48 5 0
2 2 2c 66 7000e 181d 900a 1 0 32 18 0 ffffffff 0 0 0 0
2 3 1 66 1d0024 0 1000 0 0 1 1 wb_clk_i
2 4 1b 66 1c001c 0 1000 3 0 1 18 0 1 0 0 0 0
2 5 1 66 100017 0 1400 0 0 1 1 wb_clk_i
2 6 37 66 100024 c0e 2 4 5
2 7 0 67 9000d 1 1008 0 0 32 48 a 0
2 8 2c 67 7000e c0f 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 1 67 1d0025 0 1000 0 0 1 1 sdram_clk
2 10 1b 67 1c001c 0 1000 9 0 1 18 0 1 0 0 0 0
2 11 1 67 100018 0 1400 0 0 1 1 sdram_clk
2 12 37 67 100025 607 2 10 11
1 wb_clk_i 1 7 1070012 1 0 0 0 1 17 0 1 0 0 0 0
1 cfg_sdr_width 2 9 70012 1 0 1 0 2 17 0 3 0 2 0 0
1 cfg_colbits 3 10 70012 1 0 1 0 2 17 0 3 0 0 0 0
1 wb_rst_i 4 12 70012 1 0 0 0 1 17 0 1 0 1 1 0
1 wb_stb_i 5 13 70012 1 0 0 0 1 17 0 1 0 1 0 0
1 wb_addr_i 6 14 7000e 1 0 25 0 26 17 0 3ffffff 0 73f 7 0
1 wb_we_i 7 15 70012 1 0 0 0 1 17 0 1 0 1 0 0
1 wb_dat_i 8 16 70012 1 0 31 0 32 17 0 ffffffff 0 1ff 1fc 0
1 wb_sel_i 9 17 70012 1 0 3 0 4 17 0 f 0 f 0 0
1 wb_cyc_i 10 18 70012 1 0 0 0 1 17 0 1 0 1 0 0
1 wb_cti_i 11 19 70012 1 0 2 0 3 17 0 7 0 0 0 0
1 sdram_resetn 12 21 70012 1 0 0 0 1 17 0 1 0 1 1 0
1 sdram_clk 13 22 1070012 1 0 0 0 1 17 0 1 0 0 0 0
1 cfg_req_depth 14 25 70012 1 0 1 0 2 17 0 3 0 3 0 0
1 cfg_sdr_en 15 26 70012 1 0 0 0 1 17 0 1 0 1 0 0
1 cfg_sdr_mode_reg 16 27 70012 1 0 12 0 13 17 0 1fff 0 33 0 0
1 cfg_sdr_tras_d 17 28 70012 1 0 3 0 4 17 0 f 0 4 0 0
1 cfg_sdr_trp_d 18 29 70012 1 0 3 0 4 17 0 f 0 2 0 0
1 cfg_sdr_trcd_d 19 30 70012 1 0 3 0 4 17 0 f 0 2 0 0
1 cfg_sdr_cas 20 31 70012 1 0 2 0 3 17 0 7 0 3 0 0
1 cfg_sdr_trcar_d 21 32 70012 1 0 3 0 4 17 0 f 0 7 0 0
1 cfg_sdr_twr_d 22 33 70012 1 0 3 0 4 17 0 f 0 1 0 0
1 cfg_sdr_rfsh 23 34 70010 1 0 11 0 12 17 0 fff 0 100 0 0
1 cfg_sdr_rfmax 24 35 7000d 1 0 2 0 3 17 0 7 0 6 0 0
1 wb_ack_o 25 38 60014 1 0 0 0 1 17 1 1 0 1 1 0
1 wb_dat_o 26 39 60014 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
1 sdr_cs_n 27 41 60014 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_cke 28 42 60014 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_ras_n 29 43 60014 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_cas_n 30 44 60014 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_we_n 31 45 60014 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_dqm 32 46 6000e 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_ba 33 47 60014 1 0 1 0 2 17 3 3 0 0 0 0
1 sdr_addr 34 48 60014 1 0 12 0 13 17 1fff 1fff 0 ff 43f 0
1 sdr_dq 35 49 6000e 1 0 7 0 8 17 ff ff 0 0 7f 0
1 sdr_init_done 36 51 60014 1 0 0 0 1 17 1 1 0 1 0 0
1 SDR_DW 37 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 SDR_BW 38 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 dw 39 0 c0000 1 0 31 0 32 17 20 0 0 0 0 0
1 APP_AW 40 0 c0000 1 0 31 0 32 17 1a 0 0 0 0 0
4 2 90 7 1 6 0 2
4 6 90 16 6 2 2 2
4 8 91 7 1 12 0 8
4 12 91 16 6 8 8 8
3 1 tb.$u0 "tb.$u0" 0 tb.v 0 63 1
3 0 sdrc_top "tb.dut" 0 ../rtl/top/sdrc_top.v 63 297 1
2 13 1 203 17001c 1f 100c 0 0 8 1 sdr_dq
2 14 1 203 90013 0 1410 0 0 8 1 pad_sdr_din
2 15 35 203 9001c 20 e 13 14
2 16 1 207 1c0024 607 100c 0 0 1 1 sdram_clk
2 17 1 207 c0018 0 1410 0 0 1 1 sdram_pad_clk
2 18 36 207 c0024 608 e 16 17
1 sdram_clk 41 126 18 1 0 0 0 1 17 1 1 0 1 1 0
1 sdram_resetn 42 127 18 1 0 0 0 1 17 1 1 0 1 1 0
1 cfg_sdr_width 43 128 18 1 0 1 0 2 17 3 3 0 2 0 0
1 cfg_colbits 44 129 18 1 0 1 0 2 17 3 3 0 0 0 0
1 wb_rst_i 45 135 18 1 0 0 0 1 17 1 1 0 1 1 0
1 wb_clk_i 46 136 18 1 0 0 0 1 17 1 1 0 1 1 0
1 wb_stb_i 47 138 18 1 0 0 0 1 17 1 1 0 1 0 0
1 wb_ack_o 48 139 20018 1 0 0 0 1 17 1 1 0 1 1 0
1 wb_addr_i 49 140 1e 1 0 25 0 26 17 3ffffff 3ffffff 0 73f 7 0
1 wb_we_i 50 141 18 1 0 0 0 1 17 1 1 0 1 0 0
1 wb_dat_i 51 142 18 1 0 31 0 32 17 ffffffff ffffffff 0 1ff 1fc 0
1 wb_sel_i 52 143 18 1 0 3 0 4 17 f f 0 f 0 0
1 wb_dat_o 53 144 20018 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
1 wb_cyc_i 54 145 18 1 0 0 0 1 17 1 1 0 1 0 0
1 wb_cti_i 55 146 18 1 0 2 0 3 17 7 7 0 0 0 0
1 sdr_cke 56 151 20018 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_cs_n 57 152 2000a 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_ras_n 58 153 20018 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_cas_n 59 154 20018 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_we_n 60 155 20009 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_dqm 61 156 20015 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_ba 62 157 2000f 1 0 1 0 2 17 3 3 0 0 0 0
1 sdr_addr 63 158 20010 1 0 12 0 13 17 1fff 1fff 0 ff 43f 0
1 sdr_dq 64 159 40014 1 0 7 0 8 17 ff ff 0 0 7f 0
1 sdr_init_done 65 164 20018 1 0 0 0 1 17 1 1 0 1 0 0
1 cfg_sdr_tras_d 66 165 e 1 0 3 0 4 17 f f 0 4 0 0
1 cfg_sdr_trp_d 67 166 18 1 0 3 0 4 17 f f 0 2 0 0
1 cfg_sdr_trcd_d 68 167 18 1 0 3 0 4 17 f f 0 2 0 0
1 cfg_sdr_en 69 168 9 1 0 0 0 1 17 1 1 0 1 0 0
1 cfg_req_depth 70 169 e 1 0 1 0 2 17 3 3 0 3 0 0
1 cfg_sdr_mode_reg 71 170 f 1 0 12 0 13 17 1fff 1fff 0 33 0 0
1 cfg_sdr_cas 72 171 e 1 0 2 0 3 17 7 7 0 3 0 0
1 cfg_sdr_trcar_d 73 172 e 1 0 3 0 4 17 f f 0 7 0 0
1 cfg_sdr_twr_d 74 173 18 1 0 3 0 4 17 f f 0 1 0 0
1 cfg_sdr_rfsh 75 174 11 1 0 11 0 12 17 fff fff 0 100 0 0
1 cfg_sdr_rfmax 76 175 11 1 0 2 0 3 17 7 7 0 6 0 0
1 app_req 77 180 60016 1 0 0 0 1 17 1 1 0 1 0 0
1 app_req_addr 78 181 60016 1 0 25 0 26 17 3ffffff 3ffffff 0 b 7 0
1 app_req_len 79 182 60016 1 0 8 0 9 17 1ff 1ff 0 0 0 0
1 app_req_wr_n 80 183 60016 1 0 0 0 1 17 1 1 0 0 0 0
1 app_req_ack 81 184 60016 1 0 0 0 1 17 1 1 0 1 1 0
1 app_busy_n 82 185 60016 1 0 0 0 1 17 1 1 0 0 0 0
1 app_wr_en_n 83 186 60016 1 0 3 0 4 17 f f 0 0 0 0
1 app_wr_next_req 84 187 60016 1 0 0 0 1 17 1 1 0 1 1 0
1 app_rd_valid 85 188 60016 1 0 0 0 1 17 1 1 0 0 0 0
1 app_last_rd 86 189 60016 1 0 0 0 1 17 1 1 0 0 0 0
1 app_last_wr 87 190 60016 1 0 0 0 1 17 1 1 0 1 1 0
1 app_wr_data 88 191 60016 1 0 31 0 32 17 ffffffff ffffffff 0 1c4 174 0
1 app_rd_data 89 192 60016 1 0 31 0 32 17 ffffffff ffffffff 0 0 7f000000 0
1 pad_sdr_din 90 197 60016 1 0 7 0 8 17 ff ff 0 0 7f 0
1 sdr_dout 91 198 60016 1 0 7 0 8 17 ff ff 0 7f 7f 0
1 sdr_den_n 92 199 60016 1 0 0 0 1 17 1 1 0 1 1 0
1 sdram_pad_clk 93 207 6000c 1 0 0 0 1 17 1 1 0 1 1 0
1 APP_AW 94 0 c0000 1 0 31 0 32 17 1a 0 0 0 0 0
1 APP_DW 95 0 c0000 1 0 31 0 32 17 20 0 0 0 0 0
1 APP_BW 96 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 APP_RW 97 0 c0000 1 0 31 0 32 17 9 0 0 0 0 0
1 SDR_DW 98 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 SDR_BW 99 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 dw 100 0 c0000 1 0 31 0 32 17 20 0 0 0 0 0
1 tw 101 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 bl 102 0 c0000 1 0 31 0 32 17 9 0 0 0 0 0
1 dw 103 0 c0000 1 0 31 0 32 17 20 0 0 0 0 0
1 tw 104 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 bl 105 0 c0000 1 0 31 0 32 17 9 0 0 0 0 0
1 SDR_DW 106 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 SDR_BW 107 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 15 236 9 f 15 15 15
4 18 240 12 f 18 18 18
7 5 202 202
3 0 wb2sdrc "tb.dut.u_wb2sdrc" 0 ../rtl/wb2sdrc/wb2sdrc.v 49 371 1
2 19 0 161 210024 1 21004 0 0 1 16 0 0
2 20 1 161 e001d 2 1008 0 0 1 1 rddatafifo_empty
2 21 1d 161 d000d 2 1004 20 0 1 18 0 1 1 0 0 0
2 22 1a 161 4001d 4 1044 19 21 1 18 0 1 1 0 0 0
2 23 1 160 1e0024 2 100c 0 0 1 1 wb_we_i
2 24 1d 160 1d001d 2 100c 23 0 1 18 0 1 1 1 0 0
2 25 1 160 110018 2 100c 0 0 1 1 wb_cyc_i
2 26 1 160 5000c 2 100c 0 0 1 1 wb_stb_i
2 27 18 160 50018 2 124c 25 26 1 18 0 1 1 1 1 0
2 28 18 160 50024 2 201184 24 27 1 18 0 1 1 1 0 0
2 29 19 160 40024 4 1004 22 28 1 18 0 1 1 0 0 0
2 30 1 159 290037 2 1004 0 0 1 1 wrdatafifo_full
2 31 1d 159 280028 2 201008 30 0 1 18 0 1 0 1 0 0
2 32 1 159 160021 18 100c 0 0 1 1 cmdfifo_full
2 33 1d 159 150015 18 20100c 32 0 1 18 0 1 1 1 0 0
2 34 18 159 140038 18 20128c 31 33 1 18 0 1 1 0 1 0
2 35 1a 159 120039 1a 114c 29 34 1 18 0 1 1 1 0 0
2 36 1 158 2b0031 2 100c 0 0 1 1 wb_we_i
2 37 1 158 1f0026 2 100c 0 0 1 1 wb_cyc_i
2 38 1 158 13001a 2 100c 0 0 1 1 wb_stb_i
2 39 18 158 130026 2 124c 37 38 1 18 0 1 1 1 1 0
2 40 18 158 130031 2 20124c 36 39 1 18 0 1 1 1 1 0
2 41 19 158 120024 1a 100c 35 40 1 18 0 1 1 1 0 0
2 42 1 158 7000e 0 1410 0 0 1 1 wb_ack_o
2 43 35 158 70024 19 e 41 42
2 44 0 171 5e0061 1 21004 0 0 1 16 0 0
2 45 1 171 50005b 1 1004 0 0 1 1 pending_read
2 46 1d 171 4f004f 1 1008 45 0 1 18 0 1 0 1 0 0
2 47 1a 171 17005b 1a 1104 44 46 1 18 0 1 1 0 0 0
2 48 1 171 3e0049 18 100c 0 0 1 1 cmdfifo_full
2 49 1d 171 3d003d 18 20100c 48 0 1 18 0 1 1 1 0 0
2 50 1 171 310037 2 100c 0 0 1 1 wb_we_i
2 51 1d 171 300030 2 100c 50 0 1 18 0 1 1 1 0 0
2 52 1 171 24002b 2 100c 0 0 1 1 wb_cyc_i
2 53 1 171 18001f 2 100c 0 0 1 1 wb_stb_i
2 54 18 171 18002b 2 124c 52 53 1 18 0 1 1 1 1 0
2 55 18 171 180037 2 1184 51 54 1 18 0 1 1 1 0 0
2 56 18 171 18004a 19 2010c4 49 55 1 18 0 1 1 1 0 0
2 57 19 171 170061 1a 1004 47 56 1 18 0 1 1 0 0 0
2 58 1 170 56005d 18 100c 0 0 1 1 wb_ack_o
2 59 1a 170 1e005d 1a 114c 57 58 1 18 0 1 1 1 0 0
2 60 1 170 44004f 18 100c 0 0 1 1 cmdfifo_full
2 61 1d 170 430043 18 20100c 60 0 1 18 0 1 1 1 0 0
2 62 1 170 37003d 2 100c 0 0 1 1 wb_we_i
2 63 1 170 2b0032 2 100c 0 0 1 1 wb_cyc_i
2 64 1 170 1f0026 2 100c 0 0 1 1 wb_stb_i
2 65 18 170 1f0032 2 124c 63 64 1 18 0 1 1 1 1 0
2 66 18 170 1f003d 2 124c 62 65 1 18 0 1 1 1 1 0
2 67 18 170 1f0050 19 20138c 61 66 1 18 0 1 1 1 1 0
2 68 19 170 1e0061 1a 100c 59 67 1 18 0 1 1 1 0 0
2 69 1 170 f0018 0 1410 0 0 1 1 cmdfifo_wr
2 70 36 170 f0061 19 e 68 69
2 71 1 179 1e0028 17 100c 0 0 1 1 sdr_req_ack
2 72 1 179 f0018 0 1410 0 0 1 1 cmdfifo_rd
2 73 36 179 f0028 18 e 71 72
2 74 1 185 1f002b 2 100c 0 0 1 1 cmdfifo_empty
2 75 1d 185 1e001e 2 100c 74 0 1 18 0 1 1 1 0 0
2 76 1 185 f0015 0 1410 0 0 1 1 sdr_req
2 77 35 185 f002b 3 e 75 76
2 78 0 191 1f001f 1 1008 0 0 32 48 1 0
2 79 1 191 f001a 0 1410 0 0 9 1 burst_length
2 80 36 191 f001f 2 a 78 79
2 81 1 202 25002c c0d 100c 0 0 1 1 wb_clk_i
2 82 27 202 1d002c c0d 1008 81 0 1 18 0 1 0 0 0 0
2 83 1 202 110018 3 100c 0 0 1 1 wb_rst_i
2 84 27 202 90018 3 1008 83 0 1 18 0 1 0 0 0 0
2 85 2b 202 9002c 1214 100a 82 84 1 18 0 1 0 0 0 0
2 86 3d 202 2f0033 606 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 87 1 240 110018 c0d 100c 0 0 1 1 wb_clk_i
2 88 27 240 90018 1214 100a 87 0 1 18 0 1 0 0 0 0
2 89 3d 240 1b001f 606 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 90 1 247 110019 607 100c 0 0 1 1 sdram_clk
2 91 27 247 90019 90b 100a 90 0 1 18 0 1 0 0 0 0
2 92 3d 247 1c0020 303 5002 0 0 1 18 0 1 0 0 0 0 $u5
2 93 1 259 220028 2 100c 0 0 1 1 wb_we_i
2 94 1 259 17001e 18 100c 0 0 1 1 wb_ack_o
2 95 8 259 170028 18 12cc 93 94 1 18 0 1 1 1 1 0
2 96 1 259 60012 0 1410 0 0 1 1 wrdatafifo_wr
2 97 36 259 60028 19 e 95 96
2 98 1 265 170021 14 100c 0 0 1 1 sdr_wr_next
2 99 1 265 60012 0 1410 0 0 1 1 wrdatafifo_rd
2 100 36 265 60021 15 e 98 99
2 101 1 296 110018 c0d 100c 0 0 1 1 wb_clk_i
2 102 27 296 90018 1214 100a 101 0 1 18 0 1 0 0 0 0
2 103 3d 296 1b001f 606 5002 0 0 1 18 0 1 0 0 0 0 $u7
2 104 1 302 110019 607 100c 0 0 1 1 sdram_clk
2 105 27 302 90019 90b 100a 104 0 1 18 0 1 0 0 0 0
2 106 3d 302 1c0020 303 5002 0 0 1 18 0 1 0 0 0 0 $u9
2 107 1 316 180023 2 1004 0 0 1 1 sdr_rd_valid
2 108 1 316 80014 0 1410 0 0 1 1 rddatafifo_wr
2 109 36 316 80023 3 6 107 108
2 110 1 322 24002a 2 100c 0 0 1 1 wb_we_i
2 111 1d 322 230023 2 100c 110 0 1 18 0 1 1 1 0 0
2 112 1 322 18001f 18 100c 0 0 1 1 wb_ack_o
2 113 8 322 18002a 18 11c4 111 112 1 18 0 1 1 1 0 0
2 114 1 322 80014 0 1410 0 0 1 1 rddatafifo_rd
2 115 36 322 8002a 2 6 113 114
2 116 1 357 110019 607 100c 0 0 1 1 sdram_clk
2 117 27 357 90019 90b 100a 116 0 1 18 0 1 0 0 0 0
2 118 3d 357 1c0020 303 5002 0 0 1 18 0 1 0 0 0 0 $u11
2 119 1 363 110018 c0d 100c 0 0 1 1 wb_clk_i
2 120 27 363 90018 1214 100a 119 0 1 18 0 1 0 0 0 0
2 121 3d 363 1b001f 606 5002 0 0 1 18 0 1 0 0 0 0 $u13
1 wb_rst_i 108 90 18 1 0 0 0 1 17 1 1 0 1 1 0
1 wb_clk_i 109 91 18 1 0 0 0 1 17 1 1 0 1 1 0
1 wb_stb_i 110 93 18 1 0 0 0 1 17 1 1 0 1 0 0
1 wb_ack_o 111 94 20018 1 0 0 0 1 17 1 1 0 1 1 0
1 wb_addr_i 112 95 18 1 0 25 0 26 17 3ffffff 3ffffff 0 73f 7 0
1 wb_we_i 113 96 18 1 0 0 0 1 17 1 1 0 1 0 0
1 wb_dat_i 114 97 18 1 0 31 0 32 17 ffffffff ffffffff 0 1ff 1fc 0
1 wb_sel_i 115 98 18 1 0 3 0 4 17 f f 0 f 0 0
1 wb_dat_o 116 99 20018 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
1 wb_cyc_i 117 100 18 1 0 0 0 1 17 1 1 0 1 0 0
1 wb_cti_i 118 101 18 1 0 2 0 3 17 7 7 0 0 0 0
1 sdram_clk 119 121 18 1 0 0 0 1 17 1 1 0 1 1 0
1 sdram_resetn 120 122 18 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_req 121 123 20018 1 0 0 0 1 17 1 1 0 1 0 0
1 sdr_req_addr 122 124 2001e 1 0 25 0 26 17 3ffffff 3ffffff 0 b 7 0
1 sdr_req_len 123 125 20018 1 0 8 0 9 17 1ff 1ff 0 0 0 0
1 sdr_req_wr_n 124 126 20018 1 0 0 0 1 17 1 1 0 0 0 0
1 sdr_req_ack 125 127 18 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_busy_n 126 128 18 1 0 0 0 1 17 1 1 0 0 0 0
1 sdr_wr_en_n 127 129 20018 1 0 3 0 4 17 f f 0 0 0 0
1 sdr_wr_next 128 130 18 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_rd_valid 129 131 18 1 0 0 0 1 17 1 1 0 0 0 0
1 sdr_last_rd 130 132 18 1 0 0 0 1 17 1 1 0 0 0 0
1 sdr_wr_data 131 133 20018 1 0 31 0 32 17 ffffffff ffffffff 0 1c4 174 0
1 sdr_rd_data 132 134 18 1 0 31 0 32 17 ffffffff ffffffff 0 0 7f000000 0
1 cmdfifo_full 133 139 60018 1 0 0 0 1 17 1 1 0 1 1 0
1 cmdfifo_empty 134 140 60018 1 0 0 0 1 17 1 1 0 0 1 0
1 wrdatafifo_full 135 141 60018 1 0 0 0 1 17 1 1 0 0 0 0
1 wrdatafifo_empty 136 142 60018 1 0 0 0 1 17 1 1 0 0 1 0
1 tagfifo_full 137 143 60018 1 0 0 0 1 17 1 1 0 0 0 0
1 tagfifo_empty 138 144 60018 1 0 0 0 1 17 1 1 0 0 0 0
1 rddatafifo_empty 139 145 60018 1 0 0 0 1 17 1 1 0 0 0 0
1 rddatafifo_full 140 146 60018 1 0 0 0 1 17 1 1 0 0 0 0
1 pending_read 141 148 70018 1 0 0 0 1 17 0 1 0 0 0 0
1 cmdfifo_wr 142 170 6000f 1 0 0 0 1 17 1 1 0 1 1 0
1 cmdfifo_rd 143 179 6000f 1 0 0 0 1 17 1 1 0 1 1 0
1 burst_length 144 191 6000f 1 0 8 0 9 17 1ff 1ff 0 0 0 0
1 wrdatafifo_wr 145 259 60006 1 0 0 0 1 17 1 1 0 1 1 0
1 wrdatafifo_rd 146 265 60006 1 0 0 0 1 17 1 1 0 1 1 0
1 rd_eop 147 312 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 rddatafifo_wr 148 316 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 rddatafifo_rd 149 322 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 dw 150 0 c0000 1 0 31 0 32 17 20 0 0 0 0 0
1 tw 151 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 bl 152 0 c0000 1 0 31 0 32 17 9 0 0 0 0 0
1 APP_AW 153 0 c0000 1 0 31 0 32 17 1a 0 0 0 0 0
1 W 154 0 c0000 1 0 31 0 32 17 24 0 0 0 0 0
1 DP 155 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 WR_FAST 156 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 RD_FAST 157 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 W 158 0 c0000 1 0 31 0 32 17 24 0 0 0 0 0
1 DP 159 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 WR_FAST 160 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 RD_FAST 161 0 c0000 1 0 31 0 1 17 1 0 0 0 0 0
1 W 162 0 c0000 1 0 31 0 32 17 21 0 0 0 0 0
1 DP 163 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 WR_FAST 164 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 RD_FAST 165 0 c0000 1 0 31 0 1 17 1 0 0 0 0 0
4 43 158 7 f 43 43 43
4 70 170 15 f 70 70 70
4 73 179 15 f 73 73 73
4 77 185 15 f 77 77 77
4 80 191 15 f 80 80 80
4 85 202 9 1 86 0 85
4 86 202 47 6 85 0 85
4 88 240 9 1 89 0 88
4 89 240 27 6 88 0 88
4 91 247 9 1 92 0 91
4 92 247 28 6 91 0 91
4 97 259 6 f 97 97 97
4 100 265 6 f 100 100 100
4 102 296 9 1 103 0 102
4 103 296 27 6 102 0 102
4 105 302 9 1 106 0 105
4 106 302 28 6 105 0 105
4 109 316 8 f 109 109 109
4 115 322 8 f 115 115 115
4 117 357 9 1 118 0 117
4 118 357 28 6 117 0 117
4 120 363 9 1 121 0 120
4 121 363 27 6 120 0 120
3 1 wb2sdrc.$u0 "tb.dut.u_wb2sdrc.$u0" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 210 1
2 122 1 203 6000d 3 100c 0 0 1 1 wb_rst_i
2 123 39 203 3000e 606 e 122 0
2 124 3d 205 c0010 21e 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 125 3d 203 100014 3e8 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 123 203 3 11 125 124 123
4 125 203 16 0 0 0 123
4 124 205 12 0 0 0 123
3 1 wb2sdrc.$u0.$u1 "tb.dut.u_wb2sdrc.$u0.$u1" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 205 1
2 126 0 204 17001a 1 21004 0 0 1 16 0 0
2 127 1 204 70012 0 1410 0 0 1 1 pending_read
2 128 38 204 7001a 3e8 6 126 127
4 128 204 7 11 0 0 128
3 1 wb2sdrc.$u0.$u2 "tb.dut.u_wb2sdrc.$u0.$u2" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 209 1
2 129 1 208 450050 1 1004 0 0 1 1 pending_read
2 130 0 208 3f0042 1 21004 0 0 1 16 0 0
2 131 1a 208 110042 19 1044 129 130 1 18 0 1 1 0 0 0
2 132 1 208 33003a 18 100c 0 0 1 1 wb_ack_o
2 133 1 208 29002f 2 100c 0 0 1 1 wb_we_i
2 134 1d 208 280028 2 100c 133 0 1 18 0 1 1 1 0 0
2 135 1 208 1d0024 2 100c 0 0 1 1 wb_cyc_i
2 136 1 208 120019 2 100c 0 0 1 1 wb_stb_i
2 137 8 208 120024 2 124c 135 136 1 18 0 1 1 1 1 0
2 138 8 208 12002f 2 1184 134 137 1 18 0 1 1 1 0 0
2 139 8 208 12003a 18 2010c4 132 138 1 18 0 1 1 1 0 0
2 140 19 208 110050 19 1004 131 139 1 18 0 1 1 0 0 0
2 141 0 207 330036 1 21008 0 0 1 16 1 0
2 142 1a 207 180036 19 1104 140 141 1 18 0 1 1 0 0 0
2 143 1 207 28002e 2 100c 0 0 1 1 wb_we_i
2 144 1d 207 270027 2 100c 143 0 1 18 0 1 1 1 0 0
2 145 1 207 190022 18 100c 0 0 1 1 cmdfifo_wr
2 146 18 207 19002e 18 2011c4 144 145 1 18 0 1 1 1 0 0
2 147 19 207 180050 19 1004 142 146 1 18 0 1 1 0 0 0
2 148 1 207 60011 0 1410 0 0 1 1 pending_read
2 149 38 207 60050 21e 6 147 148
4 149 207 6 11 0 0 149
3 0 async_fifo "tb.dut.u_wb2sdrc.u_cmdfifo" 0 ../rtl/lib/async_fifo.v 45 323 1
2 150 3d 84 b000f 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 151 0 102 250028 1 21008 0 0 1 16 1 0
2 152 1 102 1c0021 f 100c 0 0 3 1 wr_ptr
2 153 6 102 1c0028 10 128c 151 152 3 18 0 7 6 1 6 1
2 154 1 102 f0018 0 1410 0 0 3 1 wr_ptr_inc
2 155 36 102 f0028 10 e 153 154
2 156 1 103 280032 c 100c 0 0 3 1 sync_rd_ptr
2 157 47 103 280032 c 0 156 0 get_cnt.rd_ptr
2 158 1 103 200025 f 100c 0 0 3 1 wr_ptr
2 159 47 103 200025 f c 158 0 get_cnt.wr_ptr
2 160 6b 103 200032 1b 1000 157 159 1 18 0 1 0 0 0 0
2 161 3a 103 180033 1b 500c 0 160 3 18 0 7 7 7 0 0 get_cnt
2 162 1 103 f0014 0 1410 0 0 3 1 wr_cnt
2 163 36 103 f0033 1b e 161 162
2 164 0 105 310034 1 21004 0 0 1 16 0 0
2 165 0 105 2a002d 1 21008 0 0 1 16 1 0
2 166 1a 105 14002d 1c 110c 164 165 1 18 0 1 1 1 0 0
2 167 32 105 1f0025 1 1008 0 0 32 1 FULL_DP
2 168 1 105 15001a 1b 100c 0 0 3 1 wr_cnt
2 169 11 105 150025 1c 20128c 167 168 1 18 0 1 1 1 0 0
2 170 19 105 140034 1c 100c 166 169 1 18 0 1 1 1 0 0
2 171 1 105 a000f 0 1410 0 0 1 1 full_c
2 172 35 105 a0034 18 e 170 171
2 173 0 106 330036 1 21004 0 0 1 16 0 0
2 174 0 106 2c002f 1 21008 0 0 1 16 1 0
2 175 1a 106 14002f 1c 110c 173 174 1 18 0 1 1 1 0 0
2 176 0 106 270027 1 1008 0 0 32 48 1 0
2 177 32 106 1f0025 1 1008 0 0 32 1 FULL_DP
2 178 7 106 1f0027 1 1208 176 177 32 18 0 ffffffff fffffffa 1 4 0
2 179 1 106 15001a 1b 100c 0 0 3 1 wr_cnt
2 180 11 106 150027 1c 20128c 178 179 1 18 0 1 1 1 0 0
2 181 19 106 140036 1c 100c 175 180 1 18 0 1 1 1 0 0
2 182 1 106 a0010 0 1410 0 0 1 1 afull_c
2 183 35 106 a0036 19 e 181 182
2 184 1 109 26002f 3 100c 0 0 1 1 wr_reset_n
2 185 28 109 1e002f 3 1008 184 0 1 18 0 1 0 0 0 0
2 186 1 109 140019 c0d 100c 0 0 1 1 wr_clk
2 187 27 109 c0019 c0d 1008 186 0 1 18 0 1 0 0 0 0
2 188 2b 109 c002f 1214 100a 185 187 1 18 0 1 0 0 0 0
2 189 3d 109 320036 606 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 190 1 129 2d0032 17 100c 0 0 1 1 full_q
2 191 1 129 240029 18 100c 0 0 1 1 full_c
2 192 1a 129 130029 24 12cc 190 191 1 18 0 1 1 1 0 0
2 193 0 129 1f001f 1 1008 0 0 32 48 1 0
2 194 32 129 14001a 1 1004 0 0 1 1 WR_FAST
2 195 11 129 14001f 1 201084 193 194 1 18 0 1 1 0 0 0
2 196 19 129 130032 24 100c 192 195 1 18 0 1 1 1 0 0
2 197 1 129 b000e 0 1410 0 0 1 1 full
2 198 35 129 b0032 18 e 196 197
2 199 1 130 130019 19 100c 0 0 1 1 afull_c
2 200 1 130 b000f 0 1410 0 0 1 1 afull
2 201 35 130 b0019 1a e 199 200
2 202 1 132 15001a c0d 100c 0 0 1 1 wr_clk
2 203 27 132 d001a 1214 100a 202 0 1 18 0 1 0 0 0 0
2 204 3d 132 1d0021 606 5002 0 0 1 18 0 1 0 0 0 0 $u8
2 205 1 139 20002a c 100c 0 0 3 1 grey_rd_ptr
2 206 1 139 e001c 0 1410 0 0 3 1 grey_rd_ptr_dly
2 207 35 139 e002a d e 205 206
2 208 1 142 270030 3 100c 0 0 1 1 wr_reset_n
2 209 28 142 1f0030 3 1008 208 0 1 18 0 1 0 0 0 0
2 210 1 142 15001a c0d 100c 0 0 1 1 wr_clk
2 211 27 142 d001a c0d 1008 210 0 1 18 0 1 0 0 0 0
2 212 2b 142 d0030 1214 100a 209 211 1 18 0 1 0 0 0 0
2 213 3d 142 330037 606 5002 0 0 1 18 0 1 0 0 0 0 $u10
2 214 1 153 22002e c 100c 0 0 3 1 sync_rd_ptr_1
2 215 47 153 22002e c c 214 0 grey2bin.grey
2 216 3a 153 19002f c 500c 0 215 3 18 0 7 7 7 0 0 grey2bin
2 217 1 153 b0015 0 1410 0 0 3 1 sync_rd_ptr
2 218 35 153 b002f d e 216 217
2 219 0 162 250028 1 21008 0 0 1 16 1 0
2 220 1 162 1c0021 c 100c 0 0 3 1 rd_ptr
2 221 6 162 1c0028 d 128c 219 220 3 18 0 7 6 1 6 1
2 222 1 162 f0018 0 1410 0 0 3 1 rd_ptr_inc
2 223 36 162 f0028 d e 221 222
2 224 0 163 2f0032 1 21008 0 0 1 16 1 0
2 225 1 163 21002b d 100c 0 0 3 1 sync_wr_ptr
2 226 7 163 210032 e 128c 224 225 3 18 0 7 6 1 6 1
2 227 1 163 f001d 0 1410 0 0 3 1 sync_wr_ptr_dec
2 228 36 163 f0032 e e 226 227
2 229 1 164 2d0032 c 100c 0 0 3 1 rd_ptr
2 230 47 164 2d0032 c c 229 0 get_cnt.rd_ptr
2 231 1 164 20002a d 100c 0 0 3 1 sync_wr_ptr
2 232 47 164 20002a d c 231 0 get_cnt.wr_ptr
2 233 6b 164 200032 18 1000 230 232 1 18 0 1 0 0 0 0
2 234 3a 164 180033 18 500c 0 233 3 18 0 7 7 7 0 0 get_cnt
2 235 1 164 f0014 0 1410 0 0 3 1 rd_cnt
2 236 36 164 f0033 17 e 234 235
2 237 0 166 2c002f 1 21004 0 0 1 16 0 0
2 238 0 166 250028 1 21008 0 0 1 16 1 0
2 239 1a 166 150028 19 110c 237 238 1 18 0 1 1 1 0 0
2 240 0 166 200020 1 1004 0 0 32 48 0 0
2 241 1 166 16001b 18 100c 0 0 3 1 rd_cnt
2 242 11 166 160020 19 20114c 240 241 1 18 0 1 1 1 0 0
2 243 19 166 15002f 19 100c 239 242 1 18 0 1 1 1 0 0
2 244 1 166 a0010 0 1410 0 0 1 1 empty_c
2 245 35 166 a002f 3 e 243 244
2 246 0 167 2c002f 1 21004 0 0 1 16 0 0
2 247 0 167 250028 1 21008 0 0 1 16 1 0
2 248 1a 167 150028 19 1104 246 247 1 18 0 1 1 0 0 0
2 249 0 167 200020 1 1008 0 0 32 48 1 0
2 250 1 167 16001b 18 100c 0 0 3 1 rd_cnt
2 251 11 167 160020 19 201284 249 250 1 18 0 1 1 0 0 0
2 252 19 167 15002f 19 1004 248 251 1 18 0 1 1 0 0 0
2 253 1 167 a0011 0 1410 0 0 1 1 aempty_c
2 254 35 167 a002f 2 6 252 253
2 255 1 169 26002f 4 100c 0 0 1 1 rd_reset_n
2 256 28 169 1e002f 4 1008 255 0 1 18 0 1 0 0 0 0
2 257 1 169 140019 607 100c 0 0 1 1 rd_clk
2 258 27 169 c0019 607 1008 257 0 1 18 0 1 0 0 0 0
2 259 2b 169 c002f 910 100a 256 258 1 18 0 1 0 0 0 0
2 260 3d 169 320036 305 5002 0 0 1 18 0 1 0 0 0 0 $u13
2 261 1 191 2f0035 2 100c 0 0 1 1 empty_q
2 262 1 191 25002b 2 100c 0 0 1 1 empty_c
2 263 1a 191 14002b 4 12cc 261 262 1 18 0 1 1 1 0 0
2 264 0 191 200020 1 1008 0 0 32 48 1 0
2 265 32 191 15001b 1 1004 0 0 1 1 RD_FAST
2 266 11 191 150020 1 201084 264 265 1 18 0 1 1 0 0 0
2 267 19 191 140035 4 100c 263 266 1 18 0 1 1 1 0 0
2 268 1 191 b000f 0 1410 0 0 1 1 empty
2 269 35 191 b0035 3 e 267 268
2 270 1 192 14001b 1 1004 0 0 1 1 aempty_c
2 271 1 192 b0010 0 1410 0 0 1 1 aempty
2 272 35 192 b001b 2 6 270 271
2 273 0 196 2e002e 1 1004 0 0 32 48 0 0
2 274 0 196 2c002c 1 1008 0 0 32 48 1 0
2 275 32 196 29002a 1 1008 0 0 32 1 AW
2 276 7 196 29002c d 1208 274 275 32 18 0 ffffffff fffffffc 1 2 0
2 277 24 196 22002f 1b 110c 273 276 2 18 0 3 0 0 0 0 rd_ptr
2 278 23 196 1e0030 1b 1008 0 277 36 18 0 fffffffff 0 0 0 0 mem
2 279 1 196 12001a 0 1410 0 0 36 1 rd_data_c
2 280 36 196 120030 7 a 278 279
2 281 1 197 140019 607 100c 0 0 1 1 rd_clk
2 282 27 197 c0019 90b 100a 281 0 1 18 0 1 0 0 0 0
2 283 3d 197 1c0020 303 5002 0 0 1 18 0 1 0 0 0 0 $u20
2 284 1 200 32003a 6 1008 0 0 36 1 rd_data_q
2 285 1 200 26002e 7 1008 0 0 36 1 rd_data_c
2 286 1a 200 15002e e 1208 284 285 36 18 0 fffffffff ff7fff8cf 800073f 0 0
2 287 0 200 210021 1 1008 0 0 32 48 1 0
2 288 32 200 16001c 1 1004 0 0 1 1 RD_FAST
2 289 11 200 160021 1 201084 287 288 1 18 0 1 1 0 0 0
2 290 19 200 15003a e 1008 286 289 36 18 0 fffffffff ff7fff8cf 800073f 0 0
2 291 1 200 a0010 0 1410 0 0 36 1 rd_data
2 292 35 200 a003a 7 a 290 291
2 293 1 203 21002b f 100c 0 0 3 1 grey_wr_ptr
2 294 1 203 e001c 0 1410 0 0 3 1 grey_wr_ptr_dly
2 295 35 203 e002b 10 e 293 294
2 296 1 206 270030 4 100c 0 0 1 1 rd_reset_n
2 297 28 206 1f0030 4 1008 296 0 1 18 0 1 0 0 0 0
2 298 1 206 15001a 607 100c 0 0 1 1 rd_clk
2 299 27 206 d001a 607 1008 298 0 1 18 0 1 0 0 0 0
2 300 2b 206 d0030 910 100a 297 299 1 18 0 1 0 0 0 0
2 301 3d 206 330037 305 5002 0 0 1 18 0 1 0 0 0 0 $u21
2 302 1 216 22002e f 100c 0 0 3 1 sync_wr_ptr_1
2 303 47 216 22002e f c 302 0 grey2bin.grey
2 304 3a 216 19002f f 500c 0 303 3 18 0 7 7 7 0 0 grey2bin
2 305 1 216 b0015 0 1410 0 0 3 1 sync_wr_ptr
2 306 35 216 b002f e e 304 305
2 307 1 308 110016 c0d 100c 0 0 1 1 wr_clk
2 308 27 308 90016 1214 100a 307 0 1 18 0 1 0 0 0 0
2 309 3d 308 19001d 606 5002 0 0 1 18 0 1 0 0 0 0 $u35
2 310 1 315 110016 607 100c 0 0 1 1 rd_clk
2 311 27 315 90016 90b 100a 310 0 1 18 0 1 0 0 0 0
2 312 3d 315 19001d 303 5002 0 0 1 18 0 1 0 0 0 0 $u37
1 rd_data 166 74 20015 1 0 35 0 36 17 fffffffff fffffffff 0 b 7 0
1 wr_data 167 75 15 1 0 35 0 36 17 fffffffff fffffffff 0 73f 4000007 0
1 wr_clk 168 76 15 1 0 0 0 1 17 1 1 0 1 1 0
1 wr_reset_n 169 76 1d 1 0 0 0 1 17 1 1 0 1 1 0
1 wr_en 170 76 29 1 0 0 0 1 17 1 1 0 1 1 0
1 rd_clk 171 76 30 1 0 0 0 1 17 1 1 0 1 1 0
1 rd_reset_n 172 76 38 1 0 0 0 1 17 1 1 0 1 1 0
1 rd_en 173 77 15 1 0 0 0 1 17 1 1 0 1 1 0
1 full 174 78 20015 1 0 0 0 1 17 1 1 0 1 1 0
1 empty 175 78 2001b 1 0 0 0 1 17 1 1 0 0 1 0
1 afull 176 79 20015 1 0 0 0 1 17 1 1 0 1 1 0
1 aempty 177 79 2001c 1 0 0 0 1 17 1 1 0 0 0 0
1 mem 178 92 30f0014 1 1 3 0 35 0 144 19 0 ffffffffffffffff 0 b00000000a 5000000005 ffffffffffffffff ffffffffffffffff 0 0 ffffffffffffffff 0 b00000000e00 700000000700 ffffffffffffffff ffffffffffffffff 0 0 ffff 0 0 0 ffff ffff 0
1 sync_rd_ptr_0 179 95 7000e 1 0 2 0 3 17 0 7 0 7 7 0
1 sync_rd_ptr_1 180 95 7001d 1 0 2 0 3 17 0 7 0 7 7 0
1 sync_rd_ptr 181 96 6000f 1 0 2 0 3 17 7 7 0 7 7 0
1 wr_ptr 182 97 7000e 1 0 2 0 3 17 0 7 0 7 7 0
1 grey_wr_ptr 183 97 70016 1 0 2 0 3 17 0 7 0 7 7 0
1 grey_rd_ptr 184 98 7000e 1 0 2 0 3 17 0 7 0 7 7 0
1 full_q 185 99 70007 1 0 0 0 1 17 0 1 0 1 1 0
1 full_c 186 100 60008 1 0 0 0 1 17 1 1 0 1 1 0
1 afull_c 187 101 60008 1 0 0 0 1 17 1 1 0 1 1 0
1 wr_ptr_inc 188 102 6000f 1 0 2 0 3 17 7 7 0 7 7 0
1 wr_cnt 189 103 6000f 1 0 2 0 3 17 7 7 0 7 7 0
1 grey_rd_ptr_dly 190 138 60010 1 0 2 0 3 17 7 7 0 7 7 0
1 sync_wr_ptr_0 191 156 7000e 1 0 2 0 3 17 0 7 0 7 7 0
1 sync_wr_ptr_1 192 156 7001d 1 0 2 0 3 17 0 7 0 7 7 0
1 sync_wr_ptr 193 157 6000f 1 0 2 0 3 17 7 7 0 7 7 0
1 rd_ptr 194 158 7000e 1 0 2 0 3 17 0 7 0 7 7 0
1 empty_q 195 159 70007 1 0 0 0 1 17 0 1 0 0 1 0
1 empty_c 196 160 60008 1 0 0 0 1 17 1 1 0 0 1 0
1 aempty_c 197 161 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 rd_ptr_inc 198 162 6000f 1 0 2 0 3 17 7 7 0 7 7 0
1 sync_wr_ptr_dec 199 163 6000f 1 0 2 0 3 17 7 7 0 7 7 0
1 rd_cnt 200 164 6000f 1 0 2 0 3 17 7 7 0 7 7 0
1 rd_data_q 201 194 70013 1 0 35 0 36 17 0 fffffffff 0 b 7 0
1 rd_data_c 202 196 60012 1 0 35 0 36 17 fffffffff fffffffff 0 b 7 0
1 grey_wr_ptr_dly 203 202 60010 1 0 2 0 3 17 7 7 0 7 7 0
1 W 204 0 c0000 1 0 31 0 32 17 24 0 0 0 0 0
1 DP 205 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 WR_FAST 206 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 RD_FAST 207 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 FULL_DP 208 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 EMPTY_DP 209 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 AW 210 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 150 84 11 1 0 0 150
4 155 102 15 f 155 155 155
4 163 103 15 f 163 163 163
4 172 105 10 f 172 172 172
4 183 106 10 f 183 183 183
4 188 109 12 1 189 0 188
4 189 109 50 6 188 0 188
4 198 129 11 f 198 198 198
4 201 130 11 f 201 201 201
4 203 132 13 1 204 0 203
4 204 132 29 6 203 0 203
4 207 139 14 f 207 207 207
4 212 142 13 1 213 0 212
4 213 142 51 6 212 0 212
4 218 153 11 f 218 218 218
4 223 162 15 f 223 223 223
4 228 163 15 f 228 228 228
4 236 164 15 f 236 236 236
4 245 166 10 f 245 245 245
4 254 167 10 f 254 254 254
4 259 169 12 1 260 0 259
4 260 169 50 6 259 0 259
4 269 191 11 f 269 269 269
4 272 192 11 f 272 272 272
4 280 196 18 f 280 280 280
4 282 197 12 1 283 0 282
4 283 197 28 6 282 0 282
4 292 200 10 f 292 292 292
4 295 203 14 f 295 295 295
4 300 206 13 1 301 0 300
4 301 206 51 6 300 0 300
4 306 216 11 f 306 306 306
4 308 308 9 1 309 0 308
4 309 308 25 6 308 0 308
4 311 315 9 1 312 0 311
4 312 315 25 6 311 0 311
3 1 async_fifo.$u0 "tb.dut.u_wb2sdrc.u_cmdfifo.$u0" 0 ../rtl/lib/async_fifo.v 0 88 1
2 313 0 85 100010 1 1004 0 0 32 48 0 0
2 314 32 85 a000b 1 1008 0 0 32 1 AW
2 315 11 85 a0010 1 1104 313 314 1 18 0 1 1 0 0 0
2 316 39 85 60011 1 6 315 0
2 317 3d 85 130017 0 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 316 85 6 11 317 0 316
4 317 85 19 0 0 0 316
3 1 async_fifo.$u0.$u1 "tb.dut.u_wb2sdrc.u_cmdfifo.$u0.$u1" 0 ../rtl/lib/async_fifo.v 0 87 1
2 318 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 318 86 0 11 0 0 318
3 1 async_fifo.$u2 "tb.dut.u_wb2sdrc.u_cmdfifo.$u2" 0 ../rtl/lib/async_fifo.v 0 127 1
2 319 1 110 6000f 3 100c 0 0 1 1 wr_reset_n
2 320 1d 110 50005 3 100c 319 0 1 18 0 1 1 1 0 0
2 321 39 110 10010 606 e 320 0
2 322 1 115 a000e 18 100c 0 0 1 1 wr_en
2 323 39 115 6000f 21e e 322 0
2 324 3d 122 6000a 20f 5002 0 0 1 18 0 1 0 0 0 0 $u6
2 325 3d 115 110015 f 5002 0 0 1 18 0 1 0 0 0 0 $u4
2 326 3d 110 120016 3e8 5002 0 0 1 18 0 1 0 0 0 0 $u3
4 321 110 1 11 326 323 321
4 326 110 18 0 0 0 321
4 323 115 6 0 325 324 321
4 325 115 17 0 0 0 321
4 324 122 6 0 0 0 321
3 1 async_fifo.$u2.$u3 "tb.dut.u_wb2sdrc.u_cmdfifo.$u2.$u3" 0 ../rtl/lib/async_fifo.v 0 114 1
2 327 0 111 c000c 1 1004 0 0 32 48 0 0
2 328 1 111 20007 0 1410 0 0 3 1 wr_ptr
2 329 38 111 2000c 3e8 16 327 328
2 330 0 112 110011 1 1004 0 0 32 48 0 0
2 331 1 112 2000c 0 1410 0 0 3 1 grey_wr_ptr
2 332 38 112 20011 3e8 16 330 331
2 333 0 113 c000c 1 1004 0 0 32 48 0 0
2 334 1 113 20007 0 1410 0 0 1 1 full_q
2 335 38 113 2000c 3e8 16 333 334
4 329 111 2 11 332 332 329
4 332 112 2 0 335 335 329
4 335 113 2 0 0 0 329
3 1 async_fifo.$u2.$u4 "tb.dut.u_wb2sdrc.u_cmdfifo.$u2.$u4" 0 ../rtl/lib/async_fifo.v 0 121 1
2 336 1 116 c0015 f 100c 0 0 3 1 wr_ptr_inc
2 337 1 116 20007 0 1410 0 0 3 1 wr_ptr
2 338 38 116 20015 f e 336 337
2 339 1 117 1a0023 f 100c 0 0 3 1 wr_ptr_inc
2 340 47 117 1a0023 f c 339 0 bin2grey.bin
2 341 3a 117 110024 f 500c 0 340 3 18 0 7 7 7 0 0 bin2grey
2 342 1 117 2000c 0 1410 0 0 3 1 grey_wr_ptr
2 343 38 117 20024 f e 341 342
2 344 0 118 190019 1 1008 0 0 32 48 1 0
2 345 32 118 110017 1 1008 0 0 32 1 FULL_DP
2 346 7 118 110019 1 201208 344 345 32 18 0 ffffffff fffffffa 1 4 0
2 347 1 118 6000b f 100c 0 0 3 1 wr_cnt
2 348 11 118 6001a f 128c 346 347 1 18 0 1 1 1 0 0
2 349 39 118 2001b f e 348 0
2 350 3d 118 1d0021 c 5002 0 0 1 18 0 1 0 0 0 0 $u5
4 338 116 2 11 343 343 338
4 343 117 2 0 349 349 338
4 349 118 2 0 350 0 338
4 350 118 29 0 0 0 338
3 1 async_fifo.$u2.$u4.$u5 "tb.dut.u_wb2sdrc.u_cmdfifo.$u2.$u4.$u5" 0 ../rtl/lib/async_fifo.v 0 120 1
2 351 0 119 d0010 1 21008 0 0 1 16 1 0
2 352 1 119 30008 0 1410 0 0 1 1 full_q
2 353 38 119 30010 c a 351 352
4 353 119 3 11 0 0 353
3 1 async_fifo.$u2.$u6 "tb.dut.u_wb2sdrc.u_cmdfifo.$u2.$u6" 0 ../rtl/lib/async_fifo.v 0 126 1
2 354 32 123 1c0022 1 1008 0 0 32 1 FULL_DP
2 355 1 123 15001a 18 100c 0 0 3 1 wr_cnt
2 356 d 123 150022 18 20128c 354 355 1 18 0 1 1 1 0 0
2 357 1 123 a000f c 101c 0 0 1 1 full_q
2 358 18 123 a0023 18 139c 356 357 1 18 0 1 1 1 1 0
2 359 39 123 60024 20f 2e 358 0
2 360 3d 123 26002a b 5002 0 0 1 18 0 1 0 0 0 0 $u7
4 359 123 6 11 360 0 359
4 360 123 38 0 0 0 359
3 1 async_fifo.$u2.$u6.$u7 "tb.dut.u_wb2sdrc.u_cmdfifo.$u2.$u6.$u7" 0 ../rtl/lib/async_fifo.v 0 125 1
2 361 0 124 d0010 1 21004 0 0 1 16 0 0
2 362 1 124 30008 0 1410 0 0 1 1 full_q
2 363 38 124 30010 b 16 361 362
4 363 124 3 11 0 0 363
3 1 async_fifo.$u8 "tb.dut.u_wb2sdrc.u_cmdfifo.$u8" 0 ../rtl/lib/async_fifo.v 0 136 1
2 364 1 133 50009 18 100c 0 0 1 1 wr_en
2 365 39 133 1000a 606 e 364 0
2 366 3d 133 c0010 f 5002 0 0 1 18 0 1 0 0 0 0 $u9
4 365 133 1 11 366 0 365
4 366 133 12 0 0 0 365
3 1 async_fifo.$u8.$u9 "tb.dut.u_wb2sdrc.u_cmdfifo.$u8.$u9" 0 ../rtl/lib/async_fifo.v 0 135 1
2 367 1 134 19001f 8 1008 0 0 36 1 wr_data
2 368 0 134 120012 0 1404 0 0 32 48 0 0
2 369 0 134 100010 0 1408 0 0 32 48 1 0
2 370 32 134 d000e 0 1408 0 0 32 1 AW
2 371 7 134 d0010 f 1608 369 370 32 18 0 ffffffff fffffffc 1 2 0
2 372 24 134 60013 f 150c 368 371 2 18 0 3 0 0 0 0 wr_ptr
2 373 23 134 20014 0 1410 0 372 36 18 0 fffffffff 0 0 0 0 mem
2 374 38 134 2001f f 1a 367 373
4 374 134 2 11 0 0 374
3 1 async_fifo.$u10 "tb.dut.u_wb2sdrc.u_cmdfifo.$u10" 0 ../rtl/lib/async_fifo.v 0 151 1
2 375 1 143 6000f 3 100c 0 0 1 1 wr_reset_n
2 376 1d 143 50005 3 100c 375 0 1 18 0 1 1 1 0 0
2 377 39 143 10010 606 e 376 0
2 378 3d 147 6000a 21e 5002 0 0 1 18 0 1 0 0 0 0 $u12
2 379 3d 143 120016 3e8 5002 0 0 1 18 0 1 0 0 0 0 $u11
4 377 143 1 11 379 378 377
4 379 143 18 0 0 0 377
4 378 147 6 0 0 0 377
3 1 async_fifo.$u10.$u11 "tb.dut.u_wb2sdrc.u_cmdfifo.$u10.$u11" 0 ../rtl/lib/async_fifo.v 0 146 1
2 380 0 144 130013 1 1004 0 0 32 48 0 0
2 381 1 144 2000e 0 1410 0 0 3 1 sync_rd_ptr_0
2 382 38 144 20013 3e8 16 380 381
2 383 0 145 130013 1 1004 0 0 32 48 0 0
2 384 1 145 2000e 0 1410 0 0 3 1 sync_rd_ptr_1
2 385 38 145 20013 3e8 16 383 384
4 382 144 2 11 385 385 382
4 385 145 2 0 0 0 382
3 1 async_fifo.$u10.$u12 "tb.dut.u_wb2sdrc.u_cmdfifo.$u10.$u12" 0 ../rtl/lib/async_fifo.v 0 150 1
2 386 1 148 130021 c 100c 0 0 3 1 grey_rd_ptr_dly
2 387 1 148 2000e 0 1410 0 0 3 1 sync_rd_ptr_0
2 388 38 148 20021 21e e 386 387
2 389 1 149 13001f c 100c 0 0 3 1 sync_rd_ptr_0
2 390 1 149 2000e 0 1410 0 0 3 1 sync_rd_ptr_1
2 391 38 149 2001f 21e e 389 390
4 388 148 2 11 391 391 388
4 391 149 2 0 0 0 388
3 1 async_fifo.$u13 "tb.dut.u_wb2sdrc.u_cmdfifo.$u13" 0 ../rtl/lib/async_fifo.v 0 189 1
2 392 1 170 b0014 4 100c 0 0 1 1 rd_reset_n
2 393 1d 170 a000a 4 100c 392 0 1 18 0 1 1 1 0 0
2 394 39 170 60015 305 e 393 0
2 395 3d 175 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u15
2 396 3d 170 17001b 1f7 5002 0 0 1 18 0 1 0 0 0 0 $u14
4 394 170 6 11 396 395 394
4 396 170 23 0 0 0 394
4 395 175 11 0 0 0 394
3 1 async_fifo.$u13.$u14 "tb.dut.u_wb2sdrc.u_cmdfifo.$u13.$u14" 0 ../rtl/lib/async_fifo.v 0 174 1
2 397 0 171 130013 1 1004 0 0 32 48 0 0
2 398 1 171 9000e 0 1410 0 0 3 1 rd_ptr
2 399 38 171 90013 1f7 16 397 398
2 400 0 172 110011 1 1004 0 0 32 48 0 0
2 401 1 172 2000c 0 1410 0 0 3 1 grey_rd_ptr
2 402 38 172 20011 1f7 16 400 401
2 403 0 173 d0010 1 21008 0 0 1 16 1 0
2 404 1 173 20008 0 1410 0 0 1 1 empty_q
2 405 38 173 20010 1f7 1a 403 404
4 399 171 9 11 402 402 399
4 402 172 2 0 405 405 399
4 405 173 2 0 0 0 399
3 1 async_fifo.$u13.$u15 "tb.dut.u_wb2sdrc.u_cmdfifo.$u13.$u15" 0 ../rtl/lib/async_fifo.v 0 188 1
2 406 1 176 d0011 17 100c 0 0 1 1 rd_en
2 407 39 176 90012 10e e 406 0
2 408 3d 183 e0012 103 5002 0 0 1 18 0 1 0 0 0 0 $u18
2 409 3d 176 140018 b 5002 0 0 1 18 0 1 0 0 0 0 $u16
4 407 176 9 11 409 408 407
4 409 176 20 0 0 0 407
4 408 183 14 0 0 0 407
3 1 async_fifo.$u13.$u15.$u16 "tb.dut.u_wb2sdrc.u_cmdfifo.$u13.$u15.$u16" 0 ../rtl/lib/async_fifo.v 0 182 1
2 410 1 177 16001f b 101c 0 0 3 1 rd_ptr_inc
2 411 1 177 c0011 0 1410 0 0 3 1 rd_ptr
2 412 38 177 c001f b 3e 410 411
2 413 1 178 24002d b 101c 0 0 3 1 rd_ptr_inc
2 414 47 178 24002d b 2c 413 0 bin2grey.bin
2 415 3a 178 1b002e b 501c 0 414 3 18 0 7 7 7 0 0 bin2grey
2 416 1 178 c0016 0 1410 0 0 3 1 grey_rd_ptr
2 417 38 178 c002e b 3e 415 416
2 418 0 179 220022 1 1008 0 0 32 48 1 0
2 419 32 179 190020 1 1004 0 0 1 1 EMPTY_DP
2 420 6 179 190022 1 201088 418 419 32 18 0 ffffffff fffffffe 1 0 0
2 421 1 179 100015 b 1018 0 0 3 1 rd_cnt
2 422 11 179 100023 b 1214 420 421 1 18 0 1 1 0 0 0
2 423 39 179 c0024 b 26 422 0
2 424 3d 179 26002a 0 5002 0 0 1 18 0 1 0 0 0 0 $u17
4 412 177 12 11 417 417 412
4 417 178 12 0 423 423 412
4 423 179 12 0 424 0 412
4 424 179 38 0 0 0 412
3 1 async_fifo.$u13.$u15.$u16.$u17 "tb.dut.u_wb2sdrc.u_cmdfifo.$u13.$u15.$u16.$u17" 0 ../rtl/lib/async_fifo.v 0 181 1
2 425 0 180 1a001d 0 21010 0 0 1 16 1 0
2 426 1 180 f0015 0 1410 0 0 1 1 empty_q
2 427 38 180 f001d 0 32 425 426
4 427 180 15 11 0 0 427
3 1 async_fifo.$u13.$u15.$u18 "tb.dut.u_wb2sdrc.u_cmdfifo.$u13.$u15.$u18" 0 ../rtl/lib/async_fifo.v 0 187 1
2 428 32 184 24002b 1 1004 0 0 1 1 EMPTY_DP
2 429 1 184 1c0021 17 100c 0 0 3 1 rd_cnt
2 430 15 184 1c002b 17 20114c 428 429 1 18 0 1 1 1 0 0
2 431 1 184 100016 2 100c 0 0 1 1 empty_q
2 432 18 184 10002c 17 138c 430 431 1 18 0 1 1 1 1 0
2 433 39 184 c002d 103 e 432 0
2 434 3d 184 2f0033 1 5002 0 0 1 18 0 1 0 0 0 0 $u19
4 433 184 12 11 434 0 433
4 434 184 47 0 0 0 433
3 1 async_fifo.$u13.$u15.$u18.$u19 "tb.dut.u_wb2sdrc.u_cmdfifo.$u13.$u15.$u18.$u19" 0 ../rtl/lib/async_fifo.v 0 186 1
2 435 0 185 120015 1 21004 0 0 1 16 0 0
2 436 1 185 7000d 0 1410 0 0 1 1 empty_q
2 437 38 185 70015 1 16 435 436
4 437 185 7 11 0 0 437
3 1 async_fifo.$u20 "tb.dut.u_wb2sdrc.u_cmdfifo.$u20" 0 ../rtl/lib/async_fifo.v 0 199 1
2 438 1 198 e0016 7 1008 0 0 36 1 rd_data_c
2 439 1 198 10009 0 1410 0 0 36 1 rd_data_q
2 440 38 198 10016 303 a 438 439
4 440 198 1 11 0 0 440
3 1 async_fifo.$u21 "tb.dut.u_wb2sdrc.u_cmdfifo.$u21" 0 ../rtl/lib/async_fifo.v 0 215 1
2 441 1 207 6000f 4 100c 0 0 1 1 rd_reset_n
2 442 1d 207 50005 4 100c 441 0 1 18 0 1 1 1 0 0
2 443 39 207 10010 305 e 442 0
2 444 3d 211 6000a 10e 5002 0 0 1 18 0 1 0 0 0 0 $u23
2 445 3d 207 120016 1f7 5002 0 0 1 18 0 1 0 0 0 0 $u22
4 443 207 1 11 445 444 443
4 445 207 18 0 0 0 443
4 444 211 6 0 0 0 443
3 1 async_fifo.$u21.$u22 "tb.dut.u_wb2sdrc.u_cmdfifo.$u21.$u22" 0 ../rtl/lib/async_fifo.v 0 210 1
2 446 0 208 150015 1 1004 0 0 32 48 0 0
2 447 1 208 40010 0 1410 0 0 3 1 sync_wr_ptr_0
2 448 38 208 40015 1f7 16 446 447
2 449 0 209 150015 1 1004 0 0 32 48 0 0
2 450 1 209 40010 0 1410 0 0 3 1 sync_wr_ptr_1
2 451 38 209 40015 1f7 16 449 450
4 448 208 4 11 451 451 448
4 451 209 4 0 0 0 448
3 1 async_fifo.$u21.$u23 "tb.dut.u_wb2sdrc.u_cmdfifo.$u21.$u23" 0 ../rtl/lib/async_fifo.v 0 214 1
2 452 1 212 150023 e 100c 0 0 3 1 grey_wr_ptr_dly
2 453 1 212 40010 0 1410 0 0 3 1 sync_wr_ptr_0
2 454 38 212 40023 10e e 452 453
2 455 1 213 150021 e 100c 0 0 3 1 sync_wr_ptr_0
2 456 1 213 40010 0 1410 0 0 3 1 sync_wr_ptr_1
2 457 38 213 40021 10e e 455 456
4 454 212 4 11 457 457 454
4 457 213 4 0 0 0 454
3 2 async_fifo.bin2grey "tb.dut.u_wb2sdrc.u_cmdfifo.bin2grey" 0 ../rtl/lib/async_fifo.v 220 233 1
2 458 3d 224 4 1a 5802 0 0 1 18 0 1 0 0 0 0 $u24
1 bin2grey 211 220 1090010 1 0 2 0 3 17 7 7 0 7 7 0
1 bin 212 221 100000d 1 0 2 0 3 17 7 7 0 7 7 0
1 bin_8 213 222 107000a 1 0 8 0 9 17 0 1ff 0 7 7 0
1 grey_8 214 223 107000a 1 0 8 0 9 17 0 1ff 0 7 7 0
4 458 224 0 11 0 0 458
3 1 async_fifo.bin2grey.$u24 "tb.dut.u_wb2sdrc.u_cmdfifo.bin2grey.$u24" 0 ../rtl/lib/async_fifo.v 0 232 1
2 459 1 225 9000b 1a 180c 0 0 3 1 bin
2 460 1 225 10005 0 1c10 0 0 9 1 bin_8
2 461 37 225 1000b 1a 81e 459 460
2 462 0 226 1f001f 1 1804 0 0 32 48 0 0
2 463 0 226 1d001d 1a 1808 0 0 32 48 2 0
2 464 24 226 170020 1a 190c 462 463 3 18 0 7 0 0 0 0 bin_8
2 465 47 226 170020 1a 808 464 0 do_grey.bin
2 466 3a 226 f0021 1a 580c 0 465 2 18 0 3 3 3 0 0 do_grey
2 467 0 226 a000a 0 1c04 0 0 32 48 0 0
2 468 0 226 80008 0 1c08 0 0 32 48 1 0
2 469 24 226 1000b 0 1c10 467 468 2 18 0 3 0 0 0 0 grey_8
2 470 37 226 10021 1a 81e 466 469
2 471 0 227 1f001f 1 1808 0 0 32 48 2 0
2 472 0 227 1d001d 1a 1808 0 0 32 48 4 0
2 473 24 227 170020 1a 1a0c 471 472 3 18 0 7 0 0 0 0 bin_8
2 474 47 227 170020 1a 80c 473 0 do_grey.bin
2 475 3a 227 f0021 1a 580c 0 474 2 18 0 3 3 1 0 0 do_grey
2 476 0 227 a000a 0 1c08 0 0 32 48 2 0
2 477 0 227 80008 0 1c08 0 0 32 48 3 0
2 478 24 227 1000b 0 1c10 476 477 2 18 0 3 0 0 0 0 grey_8
2 479 37 227 10021 1a 81e 475 478
2 480 0 228 1f001f 1 1808 0 0 32 48 4 0
2 481 0 228 1d001d 1a 1808 0 0 32 48 6 0
2 482 24 228 170020 1a 1a04 480 481 3 18 0 7 0 0 0 0 bin_8
2 483 47 228 170020 1a 804 482 0 do_grey.bin
2 484 3a 228 f0021 1a 5804 0 483 2 18 0 3 3 0 0 0 do_grey
2 485 0 228 a000a 0 1c08 0 0 32 48 4 0
2 486 0 228 80008 0 1c08 0 0 32 48 5 0
2 487 24 228 1000b 0 1c10 485 486 2 18 0 3 0 0 0 0 grey_8
2 488 37 228 10021 1a 806 484 487
2 489 0 229 1f001f 1 1808 0 0 32 48 6 0
2 490 0 229 1d001d 1a 1808 0 0 32 48 8 0
2 491 24 229 170020 1a 1a04 489 490 3 18 0 7 0 0 0 0 bin_8
2 492 47 229 170020 1a 800 491 0 do_grey.bin
2 493 3a 229 f0021 1a 5804 0 492 2 18 0 3 3 0 0 0 do_grey
2 494 0 229 a000a 0 1c08 0 0 32 48 6 0
2 495 0 229 80008 0 1c08 0 0 32 48 7 0
2 496 24 229 1000b 0 1c10 494 495 2 18 0 3 0 0 0 0 grey_8
2 497 37 229 10021 1a 806 493 496
2 498 0 230 130013 1a 1808 0 0 32 48 8 0
2 499 23 230 d0014 1a 1804 0 498 1 18 0 1 0 0 0 0 bin_8
2 500 0 230 80008 1a 1c08 0 0 32 48 8 0
2 501 23 230 10009 0 1c10 0 500 1 18 0 1 0 0 0 0 grey_8
2 502 37 230 10014 1a 806 499 501
2 503 1 231 c0011 1a 180c 0 0 9 1 grey_8
2 504 1 231 10008 0 1c10 0 0 3 1 bin2grey
2 505 37 231 10011 1a 81e 503 504
4 461 225 1 11 470 470 461
4 470 226 1 0 479 479 461
4 479 227 1 0 488 488 461
4 488 228 1 0 497 497 461
4 497 229 1 0 502 502 461
4 502 230 1 0 505 505 461
4 505 231 1 0 0 0 461
3 2 async_fifo.grey2bin "tb.dut.u_wb2sdrc.u_cmdfifo.grey2bin" 0 ../rtl/lib/async_fifo.v 235 248 1
2 506 3d 239 4 1b 5802 0 0 1 18 0 1 0 0 0 0 $u25
1 grey2bin 215 235 1090010 1 0 2 0 3 17 7 7 0 7 7 0
1 grey 216 236 100000d 1 0 2 0 3 17 7 7 0 7 7 0
1 grey_8 217 237 107000a 1 0 8 0 9 17 0 1ff 0 7 7 0
1 bin_8 218 238 107000a 1 0 8 0 9 17 0 1ff 0 7 7 0
4 506 239 0 11 0 0 506
3 1 async_fifo.grey2bin.$u25 "tb.dut.u_wb2sdrc.u_cmdfifo.grey2bin.$u25" 0 ../rtl/lib/async_fifo.v 0 247 1
2 507 1 240 a000d 1b 180c 0 0 3 1 grey
2 508 1 240 10006 0 1c10 0 0 9 1 grey_8
2 509 37 240 1000d 1b 81e 507 508
2 510 0 241 130013 1a 1808 0 0 32 48 8 0
2 511 23 241 c0014 1a 1804 0 510 1 18 0 1 0 0 0 0 grey_8
2 512 0 241 70007 1a 1c08 0 0 32 48 8 0
2 513 23 241 10008 0 1c10 0 512 1 18 0 1 0 0 0 0 bin_8
2 514 37 241 10014 1b 816 511 513
2 515 0 242 290029 1 1808 0 0 32 48 6 0
2 516 0 242 270027 1a 1808 0 0 32 48 7 0
2 517 24 242 20002a 1a 1a04 515 516 2 18 0 3 0 0 0 0 grey_8
2 518 0 242 1c001c 18 1808 0 0 32 48 8 0
2 519 23 242 16001d 18 1814 0 518 1 18 0 1 0 0 0 0 bin_8
2 520 31 242 16002a 1b 1854 517 519 3 18 0 7 7 0 0 0
2 521 26 242 15002b 1b 1824 520 0 3 18 0 7 7 0 0 0
2 522 47 242 15002b 1b 824 521 0 do_bin.grey
2 523 3a 242 e002c 1b 5814 0 522 2 18 0 3 3 0 0 0 do_bin
2 524 0 242 90009 0 1c08 0 0 32 48 6 0
2 525 0 242 70007 0 1c08 0 0 32 48 7 0
2 526 24 242 1000a 0 1c10 524 525 2 18 0 3 0 0 0 0 bin_8
2 527 37 242 1002c 1b 836 523 526
2 528 0 243 290029 1 1808 0 0 32 48 4 0
2 529 0 243 270027 1a 1808 0 0 32 48 5 0
2 530 24 243 20002a 1a 1a04 528 529 2 18 0 3 0 0 0 0 grey_8
2 531 0 243 1c001c 18 1808 0 0 32 48 6 0
2 532 23 243 16001d 18 1814 0 531 1 18 0 1 0 0 0 0 bin_8
2 533 31 243 16002a 1b 1854 530 532 3 18 0 7 7 0 0 0
2 534 26 243 15002b 1b 1824 533 0 3 18 0 7 7 0 0 0
2 535 47 243 15002b 1b 820 534 0 do_bin.grey
2 536 3a 243 e002c 1b 5814 0 535 2 18 0 3 3 0 0 0 do_bin
2 537 0 243 90009 0 1c08 0 0 32 48 4 0
2 538 0 243 70007 0 1c08 0 0 32 48 5 0
2 539 24 243 1000a 0 1c10 537 538 2 18 0 3 0 0 0 0 bin_8
2 540 37 243 1002c 1b 836 536 539
2 541 0 244 290029 1 1808 0 0 32 48 2 0
2 542 0 244 270027 1a 1808 0 0 32 48 3 0
2 543 24 244 20002a 1a 1a0c 541 542 2 18 0 3 0 0 0 0 grey_8
2 544 0 244 1c001c 18 1808 0 0 32 48 4 0
2 545 23 244 16001d 18 1814 0 544 1 18 0 1 0 0 0 0 bin_8
2 546 31 244 16002a 1b 18dc 543 545 3 18 0 7 7 1 0 0
2 547 26 244 15002b 1b 182c 546 0 3 18 0 7 7 1 0 0
2 548 47 244 15002b 1b 828 547 0 do_bin.grey
2 549 3a 244 e002c 1b 581c 0 548 2 18 0 3 3 1 0 0 do_bin
2 550 0 244 90009 0 1c08 0 0 32 48 2 0
2 551 0 244 70007 0 1c08 0 0 32 48 3 0
2 552 24 244 1000a 0 1c10 550 551 2 18 0 3 0 0 0 0 bin_8
2 553 37 244 1002c 1b 83e 549 552
2 554 0 245 290029 1 1804 0 0 32 48 0 0
2 555 0 245 270027 1a 1808 0 0 32 48 1 0
2 556 24 245 20002a 1a 190c 554 555 2 18 0 3 0 0 0 0 grey_8
2 557 0 245 1c001c 16 1808 0 0 32 48 2 0
2 558 23 245 16001d 16 181c 0 557 1 18 0 1 0 0 0 0 bin_8
2 559 31 245 16002a 1b 1bdc 556 558 3 18 0 7 7 7 0 0
2 560 26 245 15002b 1b 182c 559 0 3 18 0 7 7 7 0 0
2 561 47 245 15002b 1b 828 560 0 do_bin.grey
2 562 3a 245 e002c 1b 581c 0 561 2 18 0 3 3 3 0 0 do_bin
2 563 0 245 90009 0 1c04 0 0 32 48 0 0
2 564 0 245 70007 0 1c08 0 0 32 48 1 0
2 565 24 245 1000a 0 1c10 563 564 2 18 0 3 0 0 0 0 bin_8
2 566 37 245 1002c 1b 83e 562 565
2 567 1 246 c0010 18 180c 0 0 9 1 bin_8
2 568 1 246 10008 0 1c10 0 0 3 1 grey2bin
2 569 37 246 10010 1b 81e 567 568
4 509 240 1 11 514 514 509
4 514 241 1 0 527 527 509
4 527 242 1 0 540 540 509
4 540 243 1 0 553 553 509
4 553 244 1 0 566 566 509
4 566 245 1 0 569 569 509
4 569 246 1 0 0 0 509
3 2 async_fifo.do_grey "tb.dut.u_wb2sdrc.u_cmdfifo.do_grey" 0 ../rtl/lib/async_fifo.v 251 271 1
2 570 3d 253 4 68 5802 0 0 1 18 0 1 0 0 0 0 $u26
1 do_grey 219 251 109000f 1 0 1 0 2 17 3 3 0 3 3 0
1 bin 220 252 100000c 1 0 2 0 3 17 7 7 0 7 7 0
4 570 253 0 11 0 0 570
3 1 async_fifo.do_grey.$u26 "tb.dut.u_wb2sdrc.u_cmdfifo.do_grey.$u26" 0 ../rtl/lib/async_fifo.v 0 270 1
2 571 0 254 90009 68 1808 0 0 32 48 2 0
2 572 23 254 5000a 68 180c 0 571 1 18 0 1 0 0 0 0 bin
2 573 39 254 1000b 68 80e 572 0
2 574 3d 262 6000a 5c 5802 0 0 1 18 0 1 0 0 0 0 $u28
2 575 3d 254 d0011 c 5802 0 0 1 18 0 1 0 0 0 0 $u27
4 573 254 1 11 575 574 573
4 575 254 13 0 0 0 573
4 574 262 6 0 0 0 573
3 1 async_fifo.do_grey.$u26.$u27 "tb.dut.u_wb2sdrc.u_cmdfifo.do_grey.$u26.$u27" 0 ../rtl/lib/async_fifo.v 0 261 1
2 576 0 256 30007 1 21804 0 0 2 16 0 0
2 577 0 255 e000e 1 1804 0 0 32 48 0 0
2 578 0 255 c000c c 1808 0 0 32 48 1 0
2 579 24 255 8000f 1e 191e 577 578 2 18 0 3 0 0 0 0 bin
2 580 2d 256 0 c 194e 576 579 1 18 0 1 1 1 0 0
2 581 0 257 30007 1 21808 0 0 2 16 1 0
2 582 2d 257 0 9 1a0e 581 579 1 18 0 1 1 1 0 0
2 583 0 258 30007 1 21808 0 0 2 16 2 0
2 584 2d 258 0 6 1a0e 583 579 1 18 0 1 1 1 0 0
2 585 0 259 30007 1 21808 0 0 2 16 3 0
2 586 2d 259 0 3 1a0a 585 579 1 18 0 1 0 1 0 0
2 587 0 259 140018 1 21804 0 0 2 16 0 0
2 588 1 259 a0010 0 1c10 0 0 2 1 do_grey
2 589 37 259 a0018 3 816 587 588
2 590 0 258 140018 1 21808 0 0 2 16 1 0
2 591 1 258 a0010 0 1c10 0 0 2 1 do_grey
2 592 37 258 a0018 3 81a 590 591
2 593 0 257 140018 1 21808 0 0 2 16 3 0
2 594 1 257 a0010 0 1c10 0 0 2 1 do_grey
2 595 37 257 a0018 3 81a 593 594
2 596 0 256 140018 1 21808 0 0 2 16 2 0
2 597 1 256 a0010 0 1c10 0 0 2 1 do_grey
2 598 37 256 a0018 3 81a 596 597
4 580 256 0 11 598 582 580
4 598 256 10 0 0 0 580
4 582 257 0 0 595 584 580
4 595 257 10 0 0 0 580
4 584 258 0 0 592 586 580
4 592 258 10 0 0 0 580
4 586 259 0 0 589 0 580
4 589 259 10 0 0 0 580
3 1 async_fifo.do_grey.$u26.$u28 "tb.dut.u_wb2sdrc.u_cmdfifo.do_grey.$u26.$u28" 0 ../rtl/lib/async_fifo.v 0 269 1
2 599 0 264 30007 1 21804 0 0 2 16 0 0
2 600 0 263 e000e 1 1804 0 0 32 48 0 0
2 601 0 263 c000c 5c 1808 0 0 32 48 1 0
2 602 24 263 8000f 80 190e 600 601 2 18 0 3 0 0 0 0 bin
2 603 2d 264 0 5c 194e 599 602 1 18 0 1 1 1 0 0
2 604 0 265 30007 1 21808 0 0 2 16 1 0
2 605 2d 265 0 18 1a0e 604 602 1 18 0 1 1 1 0 0
2 606 0 266 30007 1 21808 0 0 2 16 2 0
2 607 2d 266 0 8 1a0e 606 602 1 18 0 1 1 1 0 0
2 608 0 267 30007 1 21808 0 0 2 16 3 0
2 609 2d 267 0 4 1a0a 608 602 1 18 0 1 0 1 0 0
2 610 0 267 140018 1 21808 0 0 2 16 2 0
2 611 1 267 a0010 0 1c10 0 0 2 1 do_grey
2 612 37 267 a0018 4 81a 610 611
2 613 0 266 140018 1 21808 0 0 2 16 3 0
2 614 1 266 a0010 0 1c10 0 0 2 1 do_grey
2 615 37 266 a0018 4 81a 613 614
2 616 0 265 140018 1 21808 0 0 2 16 1 0
2 617 1 265 a0010 0 1c10 0 0 2 1 do_grey
2 618 37 265 a0018 10 81a 616 617
2 619 0 264 140018 1 21804 0 0 2 16 0 0
2 620 1 264 a0010 0 1c10 0 0 2 1 do_grey
2 621 37 264 a0018 44 806 619 620
4 603 264 0 11 621 605 603
4 621 264 10 0 0 0 603
4 605 265 0 0 618 607 603
4 618 265 10 0 0 0 603
4 607 266 0 0 615 609 603
4 615 266 10 0 0 0 603
4 609 267 0 0 612 0 603
4 612 267 10 0 0 0 603
3 2 async_fifo.do_bin "tb.dut.u_wb2sdrc.u_cmdfifo.do_bin" 0 ../rtl/lib/async_fifo.v 273 293 1
2 622 3d 275 4 6c 5802 0 0 1 18 0 1 0 0 0 0 $u29
1 do_bin 221 273 109000f 1 0 1 0 2 17 3 3 0 3 3 0
1 grey 222 274 100000c 1 0 2 0 3 17 7 7 0 7 7 0
4 622 275 0 11 0 0 622
3 1 async_fifo.do_bin.$u29 "tb.dut.u_wb2sdrc.u_cmdfifo.do_bin.$u29" 0 ../rtl/lib/async_fifo.v 0 292 1
2 623 0 276 a000a 6c 1808 0 0 32 48 2 0
2 624 23 276 5000b 6c 180c 0 623 1 18 0 1 0 0 0 0 grey
2 625 39 276 1000c 6c 80e 624 0
2 626 3d 284 6000a 61 5802 0 0 1 18 0 1 0 0 0 0 $u31
2 627 3d 276 e0012 b 5802 0 0 1 18 0 1 0 0 0 0 $u30
4 625 276 1 11 627 626 625
4 627 276 14 0 0 0 625
4 626 284 6 0 0 0 625
3 1 async_fifo.do_bin.$u29.$u30 "tb.dut.u_wb2sdrc.u_cmdfifo.do_bin.$u29.$u30" 0 ../rtl/lib/async_fifo.v 0 283 1
2 628 0 278 30007 1 21808 0 0 2 16 2 0
2 629 0 277 f000f 1 1804 0 0 32 48 0 0
2 630 0 277 d000d b 1808 0 0 32 48 1 0
2 631 24 277 80010 1a 191e 629 630 2 18 0 3 0 0 0 0 grey
2 632 2d 278 0 b 1a8e 628 631 1 18 0 1 1 1 0 0
2 633 0 279 30007 1 21808 0 0 2 16 3 0
2 634 2d 279 0 8 1a8e 633 631 1 18 0 1 1 1 0 0
2 635 0 280 30007 1 21808 0 0 2 16 1 0
2 636 2d 280 0 5 1a8e 635 631 1 18 0 1 1 1 0 0
2 637 0 281 30007 1 21804 0 0 2 16 0 0
2 638 2d 281 0 2 184a 637 631 1 18 0 1 0 1 0 0
2 639 0 281 130017 1 21808 0 0 2 16 3 0
2 640 1 281 a000f 0 1c10 0 0 2 1 do_bin
2 641 37 281 a0017 2 81a 639 640
2 642 0 280 130017 1 21808 0 0 2 16 2 0
2 643 1 280 a000f 0 1c10 0 0 2 1 do_bin
2 644 37 280 a0017 3 81a 642 643
2 645 0 279 130017 1 21808 0 0 2 16 1 0
2 646 1 279 a000f 0 1c10 0 0 2 1 do_bin
2 647 37 279 a0017 3 81a 645 646
2 648 0 278 130017 1 21804 0 0 2 16 0 0
2 649 1 278 a000f 0 1c10 0 0 2 1 do_bin
2 650 37 278 a0017 3 816 648 649
4 632 278 0 11 650 634 632
4 650 278 10 0 0 0 632
4 634 279 0 0 647 636 632
4 647 279 10 0 0 0 632
4 636 280 0 0 644 638 632
4 644 280 10 0 0 0 632
4 638 281 0 0 641 0 632
4 641 281 10 0 0 0 632
3 1 async_fifo.do_bin.$u29.$u31 "tb.dut.u_wb2sdrc.u_cmdfifo.do_bin.$u29.$u31" 0 ../rtl/lib/async_fifo.v 0 291 1
2 651 0 286 30007 1 21804 0 0 2 16 0 0
2 652 0 285 f000f 1 1804 0 0 32 48 0 0
2 653 0 285 d000d 61 1808 0 0 32 48 1 0
2 654 24 285 80010 86 190e 652 653 2 18 0 3 0 0 0 0 grey
2 655 2d 286 0 61 194e 651 654 1 18 0 1 1 1 0 0
2 656 0 287 30007 1 21808 0 0 2 16 1 0
2 657 2d 287 0 17 1a0e 656 654 1 18 0 1 1 1 0 0
2 658 0 288 30007 1 21808 0 0 2 16 3 0
2 659 2d 288 0 9 1a0e 658 654 1 18 0 1 1 1 0 0
2 660 0 289 30007 1 21808 0 0 2 16 2 0
2 661 2d 289 0 5 1a0e 660 654 1 18 0 1 1 1 0 0
2 662 0 289 130017 1 21808 0 0 2 16 3 0
2 663 1 289 a000f 0 1c10 0 0 2 1 do_bin
2 664 37 289 a0017 3 81a 662 663
2 665 0 288 130017 1 21808 0 0 2 16 2 0
2 666 1 288 a000f 0 1c10 0 0 2 1 do_bin
2 667 37 288 a0017 4 81a 665 666
2 668 0 287 130017 1 21808 0 0 2 16 1 0
2 669 1 287 a000f 0 1c10 0 0 2 1 do_bin
2 670 37 287 a0017 e 81a 668 669
2 671 0 286 130017 1 21804 0 0 2 16 0 0
2 672 1 286 a000f 0 1c10 0 0 2 1 do_bin
2 673 37 286 a0017 4a 816 671 672
4 655 286 0 11 673 657 655
4 673 286 10 0 0 0 655
4 657 287 0 0 670 659 655
4 670 287 10 0 0 0 655
4 659 288 0 0 667 661 655
4 667 288 10 0 0 0 655
4 661 289 0 0 664 0 655
4 664 289 10 0 0 0 655
3 2 async_fifo.get_cnt "tb.dut.u_wb2sdrc.u_cmdfifo.get_cnt" 0 ../rtl/lib/async_fifo.v 295 305 1
2 674 3d 297 4 33 5802 0 0 1 18 0 1 0 0 0 0 $u32
1 get_cnt 223 295 1090010 1 0 2 0 3 17 7 7 0 7 7 0
1 wr_ptr 224 296 100000d 1 0 2 0 3 17 7 7 0 7 7 0
1 rd_ptr 225 296 1000015 1 0 2 0 3 17 7 7 0 7 7 0
4 674 297 0 11 0 0 674
3 1 async_fifo.get_cnt.$u32 "tb.dut.u_wb2sdrc.u_cmdfifo.get_cnt.$u32" 0 ../rtl/lib/async_fifo.v 0 304 1
2 675 1 298 f0014 18 180c 0 0 3 1 rd_ptr
2 676 1 298 5000a 1c 180c 0 0 3 1 wr_ptr
2 677 14 298 50014 33 1bcc 675 676 1 18 0 1 1 1 0 0
2 678 39 298 10015 33 80e 677 0
2 679 3d 301 6000a e 5802 0 0 1 18 0 1 0 0 0 0 $u34
2 680 3d 298 17001b 25 5802 0 0 1 18 0 1 0 0 0 0 $u33
4 678 298 1 11 680 679 678
4 680 298 23 0 0 0 678
4 679 301 6 0 0 0 678
3 1 async_fifo.get_cnt.$u32.$u33 "tb.dut.u_wb2sdrc.u_cmdfifo.get_cnt.$u32.$u33" 0 ../rtl/lib/async_fifo.v 0 300 1
2 681 1 299 16001b 12 180c 0 0 3 1 rd_ptr
2 682 1 299 d0012 15 180c 0 0 3 1 wr_ptr
2 683 7 299 d001b 25 201b4c 681 682 3 18 0 7 7 3 7 7
2 684 1 299 20008 0 1c10 0 0 3 1 get_cnt
2 685 37 299 2001c 25 80e 683 684
4 685 299 2 11 0 0 685
3 1 async_fifo.get_cnt.$u32.$u34 "tb.dut.u_wb2sdrc.u_cmdfifo.get_cnt.$u32.$u34" 0 ../rtl/lib/async_fifo.v 0 303 1
2 686 1 302 1d0022 8 181c 0 0 3 1 wr_ptr
2 687 1 302 140019 7 1818 0 0 3 1 rd_ptr
2 688 7 302 140022 e 201b38 686 687 3 18 0 7 3 1 7 3
2 689 0 302 f000f 1 1808 0 0 32 48 2 0
2 690 32 302 c000d 1 1808 0 0 32 1 DP
2 691 3 302 c000f 1 1a08 689 690 32 18 0 ffffffff fffffff7 8 0 0
2 692 7 302 c0023 e 1a28 688 691 3 18 0 7 3 5 0 0
2 693 1 302 20008 0 1c10 0 0 3 1 get_cnt
2 694 37 302 20023 e 83a 692 693
4 694 302 2 11 0 0 694
3 1 async_fifo.$u35 "tb.dut.u_wb2sdrc.u_cmdfifo.$u35" 0 ../rtl/lib/async_fifo.v 0 313 1
2 695 1 309 100013 18 100c 0 0 1 1 full
2 696 1 309 7000b 18 100c 0 0 1 1 wr_en
2 697 18 309 70013 19 11c4 695 696 1 18 0 1 1 1 0 0
2 698 39 309 30014 606 6 697 0
2 699 3d 309 16001a 0 5002 0 0 1 18 0 1 0 0 0 0 $u36
4 698 309 3 11 699 0 698
4 699 309 22 0 0 0 698
3 1 async_fifo.$u35.$u36 "tb.dut.u_wb2sdrc.u_cmdfifo.$u35.$u36" 0 ../rtl/lib/async_fifo.v 0 312 1
2 700 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
2 701 5b 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 700 310 0 11 701 701 700
4 701 311 0 0 0 0 700
3 1 async_fifo.$u37 "tb.dut.u_wb2sdrc.u_cmdfifo.$u37" 0 ../rtl/lib/async_fifo.v 0 320 1
2 702 1 316 100014 2 100c 0 0 1 1 empty
2 703 1 316 7000b 17 100c 0 0 1 1 rd_en
2 704 18 316 70014 17 11c4 702 703 1 18 0 1 1 1 0 0
2 705 39 316 30015 303 6 704 0
2 706 3d 316 17001b 0 5002 0 0 1 18 0 1 0 0 0 0 $u38
4 705 316 3 11 706 0 705
4 706 316 23 0 0 0 705
3 1 async_fifo.$u37.$u38 "tb.dut.u_wb2sdrc.u_cmdfifo.$u37.$u38" 0 ../rtl/lib/async_fifo.v 0 319 1
2 707 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
2 708 5b 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 707 317 0 11 708 708 707
4 708 318 0 0 0 0 707
3 1 wb2sdrc.$u3 "tb.dut.u_wb2sdrc.$u3" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 244 1
2 709 0 241 2c002f 1 21008 0 0 1 16 1 0
2 710 1 241 1e0027 18 100c 0 0 1 1 cmdfifo_wr
2 711 11 241 1e002f 18 128c 709 710 1 18 0 1 1 1 0 0
2 712 0 241 160019 1 21008 0 0 1 16 1 0
2 713 1 241 60011 18 100c 0 0 1 1 cmdfifo_full
2 714 11 241 60019 18 128c 712 713 1 18 0 1 1 1 0 0
2 715 18 241 6002f 19 11c4 711 714 1 18 0 1 1 1 0 0
2 716 39 241 20030 606 6 715 0
2 717 3d 241 330037 0 5002 0 0 1 18 0 1 0 0 0 0 $u4
4 716 241 2 11 717 0 716
4 717 241 51 0 0 0 716
3 1 wb2sdrc.$u3.$u4 "tb.dut.u_wb2sdrc.$u3.$u4" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 243 1
2 718 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 718 242 0 11 0 0 718
3 1 wb2sdrc.$u5 "tb.dut.u_wb2sdrc.$u5" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 251 1
2 719 0 248 2e0031 1 21008 0 0 1 16 1 0
2 720 1 248 200029 17 100c 0 0 1 1 cmdfifo_rd
2 721 11 248 200031 17 128c 719 720 1 18 0 1 1 1 0 0
2 722 0 248 18001b 1 21008 0 0 1 16 1 0
2 723 1 248 70013 2 100c 0 0 1 1 cmdfifo_empty
2 724 11 248 7001b 2 128c 722 723 1 18 0 1 1 1 0 0
2 725 18 248 70031 17 11c4 721 724 1 18 0 1 1 1 0 0
2 726 39 248 30032 303 6 725 0
2 727 3d 248 340038 0 5002 0 0 1 18 0 1 0 0 0 0 $u6
4 726 248 3 11 727 0 726
4 727 248 52 0 0 0 726
3 1 wb2sdrc.$u5.$u6 "tb.dut.u_wb2sdrc.$u5.$u6" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 250 1
2 728 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 728 249 0 11 0 0 728
3 0 async_fifo "tb.dut.u_wb2sdrc.u_wrdatafifo" 0 ../rtl/lib/async_fifo.v 45 323 1
2 729 3d 84 b000f 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 730 0 102 250028 1 21008 0 0 1 16 1 0
2 731 1 102 1c0021 f 100c 0 0 4 1 wr_ptr
2 732 6 102 1c0028 10 1288 730 731 4 18 0 f e 1 e 1
2 733 1 102 f0018 0 1410 0 0 4 1 wr_ptr_inc
2 734 36 102 f0028 10 a 732 733
2 735 1 103 280032 9 100c 0 0 4 1 sync_rd_ptr
2 736 47 103 280032 9 0 735 0 get_cnt.rd_ptr
2 737 1 103 200025 f 100c 0 0 4 1 wr_ptr
2 738 47 103 200025 f 8 737 0 get_cnt.wr_ptr
2 739 6b 103 200032 10 1000 736 738 1 18 0 1 0 0 0 0
2 740 3a 103 180033 10 500c 0 739 3 18 0 7 7 7 0 0 get_cnt
2 741 1 103 f0014 0 1410 0 0 4 1 wr_cnt
2 742 36 103 f0033 8 e 740 741
2 743 0 105 310034 1 21004 0 0 1 16 0 0
2 744 0 105 2a002d 1 21008 0 0 1 16 1 0
2 745 1a 105 14002d 9 1104 743 744 1 18 0 1 1 0 0 0
2 746 32 105 1f0025 1 1008 0 0 32 1 FULL_DP
2 747 1 105 15001a 8 100c 0 0 4 1 wr_cnt
2 748 11 105 150025 9 201284 746 747 1 18 0 1 1 0 0 0
2 749 19 105 140034 9 1004 745 748 1 18 0 1 1 0 0 0
2 750 1 105 a000f 0 1410 0 0 1 1 full_c
2 751 35 105 a0034 2 6 749 750
2 752 0 106 330036 1 21004 0 0 1 16 0 0
2 753 0 106 2c002f 1 21008 0 0 1 16 1 0
2 754 1a 106 14002f 9 1104 752 753 1 18 0 1 1 0 0 0
2 755 0 106 270027 1 1008 0 0 32 48 1 0
2 756 32 106 1f0025 1 1008 0 0 32 1 FULL_DP
2 757 7 106 1f0027 1 1208 755 756 32 18 0 ffffffff fffffff6 1 8 0
2 758 1 106 15001a 8 100c 0 0 4 1 wr_cnt
2 759 11 106 150027 9 201284 757 758 1 18 0 1 1 0 0 0
2 760 19 106 140036 9 1004 754 759 1 18 0 1 1 0 0 0
2 761 1 106 a0010 0 1410 0 0 1 1 afull_c
2 762 35 106 a0036 2 6 760 761
2 763 1 109 26002f 3 100c 0 0 1 1 wr_reset_n
2 764 28 109 1e002f 3 1008 763 0 1 18 0 1 0 0 0 0
2 765 1 109 140019 c0d 100c 0 0 1 1 wr_clk
2 766 27 109 c0019 c0d 1008 765 0 1 18 0 1 0 0 0 0
2 767 2b 109 c002f 1214 100a 764 766 1 18 0 1 0 0 0 0
2 768 3d 109 320036 606 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 769 1 129 2d0032 1 1004 0 0 1 1 full_q
2 770 1 129 240029 2 1004 0 0 1 1 full_c
2 771 1a 129 130029 3 1044 769 770 1 18 0 1 1 0 0 0
2 772 0 129 1f001f 1 1008 0 0 32 48 1 0
2 773 32 129 14001a 1 1004 0 0 1 1 WR_FAST
2 774 11 129 14001f 1 201084 772 773 1 18 0 1 1 0 0 0
2 775 19 129 130032 3 1004 771 774 1 18 0 1 1 0 0 0
2 776 1 129 b000e 0 1410 0 0 1 1 full
2 777 35 129 b0032 2 6 775 776
2 778 1 130 130019 2 1004 0 0 1 1 afull_c
2 779 1 130 b000f 0 1410 0 0 1 1 afull
2 780 35 130 b0019 3 6 778 779
2 781 1 132 15001a c0d 100c 0 0 1 1 wr_clk
2 782 27 132 d001a 1214 100a 781 0 1 18 0 1 0 0 0 0
2 783 3d 132 1d0021 606 5002 0 0 1 18 0 1 0 0 0 0 $u8
2 784 1 139 20002a a 100c 0 0 4 1 grey_rd_ptr
2 785 1 139 e001c 0 1410 0 0 4 1 grey_rd_ptr_dly
2 786 35 139 e002a b e 784 785
2 787 1 142 270030 3 100c 0 0 1 1 wr_reset_n
2 788 28 142 1f0030 3 1008 787 0 1 18 0 1 0 0 0 0
2 789 1 142 15001a c0d 100c 0 0 1 1 wr_clk
2 790 27 142 d001a c0d 1008 789 0 1 18 0 1 0 0 0 0
2 791 2b 142 d0030 1214 100a 788 790 1 18 0 1 0 0 0 0
2 792 3d 142 330037 606 5002 0 0 1 18 0 1 0 0 0 0 $u10
2 793 1 153 22002e 9 100c 0 0 4 1 sync_rd_ptr_1
2 794 47 153 22002e 9 8 793 0 grey2bin.grey
2 795 3a 153 19002f 9 500c 0 794 3 18 0 7 7 7 0 0 grey2bin
2 796 1 153 b0015 0 1410 0 0 4 1 sync_rd_ptr
2 797 35 153 b002f a e 795 796
2 798 0 162 250028 1 21008 0 0 1 16 1 0
2 799 1 162 1c0021 a 100c 0 0 4 1 rd_ptr
2 800 6 162 1c0028 b 1288 798 799 4 18 0 f e 1 e 1
2 801 1 162 f0018 0 1410 0 0 4 1 rd_ptr_inc
2 802 36 162 f0028 b a 800 801
2 803 0 163 2f0032 1 21008 0 0 1 16 1 0
2 804 1 163 21002b d 100c 0 0 4 1 sync_wr_ptr
2 805 7 163 210032 e 1288 803 804 4 18 0 f e 1 e 1
2 806 1 163 f001d 0 1410 0 0 4 1 sync_wr_ptr_dec
2 807 36 163 f0032 e a 805 806
2 808 1 164 2d0032 a 100c 0 0 4 1 rd_ptr
2 809 47 164 2d0032 a c 808 0 get_cnt.rd_ptr
2 810 1 164 20002a d 100c 0 0 4 1 sync_wr_ptr
2 811 47 164 20002a d c 810 0 get_cnt.wr_ptr
2 812 6b 164 200032 16 1000 809 811 1 18 0 1 0 0 0 0
2 813 3a 164 180033 16 500c 0 812 3 18 0 7 7 7 0 0 get_cnt
2 814 1 164 f0014 0 1410 0 0 4 1 rd_cnt
2 815 36 164 f0033 17 e 813 814
2 816 0 166 2c002f 1 21004 0 0 1 16 0 0
2 817 0 166 250028 1 21008 0 0 1 16 1 0
2 818 1a 166 150028 17 110c 816 817 1 18 0 1 1 1 0 0
2 819 0 166 200020 1 1004 0 0 32 48 0 0
2 820 1 166 16001b 16 100c 0 0 4 1 rd_cnt
2 821 11 166 160020 17 20114c 819 820 1 18 0 1 1 1 0 0
2 822 19 166 15002f 17 100c 818 821 1 18 0 1 1 1 0 0
2 823 1 166 a0010 0 1410 0 0 1 1 empty_c
2 824 35 166 a002f 3 e 822 823
2 825 0 167 2c002f 1 21004 0 0 1 16 0 0
2 826 0 167 250028 1 21008 0 0 1 16 1 0
2 827 1a 167 150028 17 1104 825 826 1 18 0 1 1 0 0 0
2 828 0 167 200020 1 1008 0 0 32 48 1 0
2 829 1 167 16001b 16 100c 0 0 4 1 rd_cnt
2 830 11 167 160020 17 201284 828 829 1 18 0 1 1 0 0 0
2 831 19 167 15002f 17 1004 827 830 1 18 0 1 1 0 0 0
2 832 1 167 a0011 0 1410 0 0 1 1 aempty_c
2 833 35 167 a002f 2 6 831 832
2 834 1 169 26002f 4 100c 0 0 1 1 rd_reset_n
2 835 28 169 1e002f 4 1008 834 0 1 18 0 1 0 0 0 0
2 836 1 169 140019 607 100c 0 0 1 1 rd_clk
2 837 27 169 c0019 607 1008 836 0 1 18 0 1 0 0 0 0
2 838 2b 169 c002f 910 100a 835 837 1 18 0 1 0 0 0 0
2 839 3d 169 320036 305 5002 0 0 1 18 0 1 0 0 0 0 $u13
2 840 1 191 2f0035 2 100c 0 0 1 1 empty_q
2 841 1 191 25002b 2 100c 0 0 1 1 empty_c
2 842 1a 191 14002b 4 12cc 840 841 1 18 0 1 1 1 0 0
2 843 0 191 200020 1 1008 0 0 32 48 1 0
2 844 32 191 15001b 1 1008 0 0 1 1 RD_FAST
2 845 11 191 150020 1 201208 843 844 1 18 0 1 0 1 0 0
2 846 19 191 140035 4 100c 842 845 1 18 0 1 1 1 0 0
2 847 1 191 b000f 0 1410 0 0 1 1 empty
2 848 35 191 b0035 4 e 846 847
2 849 1 192 14001b 1 1004 0 0 1 1 aempty_c
2 850 1 192 b0010 0 1410 0 0 1 1 aempty
2 851 35 192 b001b 2 6 849 850
2 852 0 196 2e002e 1 1004 0 0 32 48 0 0
2 853 0 196 2c002c 1 1008 0 0 32 48 1 0
2 854 32 196 29002a 1 1008 0 0 32 1 AW
2 855 7 196 29002c b 1208 853 854 32 18 0 ffffffff fffffffc 1 2 1
2 856 24 196 22002f 1a 110c 852 855 3 18 0 7 0 0 0 0 rd_ptr
2 857 23 196 1e0030 1a 1008 0 856 36 18 0 fffffffff 0 0 0 0 mem
2 858 1 196 12001a 0 1410 0 0 36 1 rd_data_c
2 859 36 196 120030 5 a 857 858
2 860 1 197 140019 607 100c 0 0 1 1 rd_clk
2 861 27 197 c0019 90b 100a 860 0 1 18 0 1 0 0 0 0
2 862 3d 197 1c0020 303 5002 0 0 1 18 0 1 0 0 0 0 $u20
2 863 1 200 32003a 3 1008 0 0 36 1 rd_data_q
2 864 1 200 26002e 5 1008 0 0 36 1 rd_data_c
2 865 1a 200 15002e 9 1208 863 864 36 18 0 fffffffff ffffffff4 1ff 0 0
2 866 0 200 210021 1 1008 0 0 32 48 1 0
2 867 32 200 16001c 1 1008 0 0 1 1 RD_FAST
2 868 11 200 160021 1 201208 866 867 1 18 0 1 0 1 0 0
2 869 19 200 15003a 9 1008 865 868 36 18 0 fffffffff ffffffff4 1ff 0 0
2 870 1 200 a0010 0 1410 0 0 36 1 rd_data
2 871 35 200 a003a 7 a 869 870
2 872 1 203 21002b f 100c 0 0 4 1 grey_wr_ptr
2 873 1 203 e001c 0 1410 0 0 4 1 grey_wr_ptr_dly
2 874 35 203 e002b 10 e 872 873
2 875 1 206 270030 4 100c 0 0 1 1 rd_reset_n
2 876 28 206 1f0030 4 1008 875 0 1 18 0 1 0 0 0 0
2 877 1 206 15001a 607 100c 0 0 1 1 rd_clk
2 878 27 206 d001a 607 1008 877 0 1 18 0 1 0 0 0 0
2 879 2b 206 d0030 910 100a 876 878 1 18 0 1 0 0 0 0
2 880 3d 206 330037 305 5002 0 0 1 18 0 1 0 0 0 0 $u21
2 881 1 216 22002e f 100c 0 0 4 1 sync_wr_ptr_1
2 882 47 216 22002e f c 881 0 grey2bin.grey
2 883 3a 216 19002f f 500c 0 882 3 18 0 7 7 7 0 0 grey2bin
2 884 1 216 b0015 0 1410 0 0 4 1 sync_wr_ptr
2 885 35 216 b002f e e 883 884
2 886 1 308 110016 c0d 100c 0 0 1 1 wr_clk
2 887 27 308 90016 1214 100a 886 0 1 18 0 1 0 0 0 0
2 888 3d 308 19001d 606 5002 0 0 1 18 0 1 0 0 0 0 $u35
2 889 1 315 110016 607 100c 0 0 1 1 rd_clk
2 890 27 315 90016 90b 100a 889 0 1 18 0 1 0 0 0 0
2 891 3d 315 19001d 303 5002 0 0 1 18 0 1 0 0 0 0 $u37
1 rd_data 226 74 20015 1 0 35 0 36 17 fffffffff fffffffff 0 1c4 174 0
1 wr_data 227 75 15 1 0 35 0 36 17 fffffffff fffffffff 0 1ff f000001fc 0
1 wr_clk 228 76 15 1 0 0 0 1 17 1 1 0 1 1 0
1 wr_reset_n 229 76 1d 1 0 0 0 1 17 1 1 0 1 1 0
1 wr_en 230 76 29 1 0 0 0 1 17 1 1 0 1 1 0
1 rd_clk 231 76 30 1 0 0 0 1 17 1 1 0 1 1 0
1 rd_reset_n 232 76 38 1 0 0 0 1 17 1 1 0 1 1 0
1 rd_en 233 77 15 1 0 0 0 1 17 1 1 0 1 1 0
1 full 234 78 20015 1 0 0 0 1 17 1 1 0 0 0 0
1 empty 235 78 2001b 1 0 0 0 1 17 1 1 0 0 1 0
1 afull 236 79 20015 1 0 0 0 1 17 1 1 0 0 0 0
1 aempty 237 79 2001c 1 0 0 0 1 17 1 1 0 0 0 0
1 mem 238 92 30f0014 1 1 7 0 35 0 288 19 0 ffffffffffffffff 0 40000000040 130000000104 ffffffffffffffff ffffffffffffffff 0 0 ffffffffffffffff 0 8000 11400000003400 ffffffffffffffff ffffffffffffffff 0 0 ffffffffffffffff 0 40000001040000 780000000180000 ffffffffffffffff ffffffffffffffff 0 0 ffffffffffffffff 0 100000000 38000000 ffffffffffffffff ffffffffffffffff 0 0 ffffffff 0 0 0 ffffffff ffffffff 0
1 sync_rd_ptr_0 239 95 7000e 1 0 3 0 4 17 0 f 0 f 3 0
1 sync_rd_ptr_1 240 95 7001d 1 0 3 0 4 17 0 f 0 f 3 0
1 sync_rd_ptr 241 96 6000f 1 0 3 0 4 17 f f 0 f 7 0
1 wr_ptr 242 97 7000e 1 0 3 0 4 17 0 f 0 f 7 0
1 grey_wr_ptr 243 97 70016 1 0 3 0 4 17 0 f 0 f 7 0
1 grey_rd_ptr 244 98 7000e 1 0 3 0 4 17 0 f 0 f 3 0
1 full_q 245 99 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 full_c 246 100 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 afull_c 247 101 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 wr_ptr_inc 248 102 6000f 1 0 3 0 4 17 f f 0 f 7 0
1 wr_cnt 249 103 6000f 1 0 3 0 4 17 f f 0 7 3 0
1 grey_rd_ptr_dly 250 138 60010 1 0 3 0 4 17 f f 0 f 3 0
1 sync_wr_ptr_0 251 156 7000e 1 0 3 0 4 17 0 f 0 f 7 0
1 sync_wr_ptr_1 252 156 7001d 1 0 3 0 4 17 0 f 0 f 7 0
1 sync_wr_ptr 253 157 6000f 1 0 3 0 4 17 f f 0 f 7 0
1 rd_ptr 254 158 7000e 1 0 3 0 4 17 0 f 0 f 7 0
1 empty_q 255 159 70007 1 0 0 0 1 17 0 1 0 0 1 0
1 empty_c 256 160 60008 1 0 0 0 1 17 1 1 0 0 1 0
1 aempty_c 257 161 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 rd_ptr_inc 258 162 6000f 1 0 3 0 4 17 f f 0 f 7 0
1 sync_wr_ptr_dec 259 163 6000f 1 0 3 0 4 17 f f 0 f f 0
1 rd_cnt 260 164 6000f 1 0 3 0 4 17 f f 0 7 3 0
1 rd_data_q 261 194 70013 1 0 35 0 36 17 0 fffffffff 0 44 134 0
1 rd_data_c 262 196 60012 1 0 35 0 36 17 fffffffff fffffffff 0 1c4 174 0
1 grey_wr_ptr_dly 263 202 60010 1 0 3 0 4 17 f f 0 f 7 0
1 W 264 0 c0000 1 0 31 0 32 17 24 0 0 0 0 0
1 DP 265 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 WR_FAST 266 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 RD_FAST 267 0 c0000 1 0 31 0 1 17 1 0 0 0 0 0
1 FULL_DP 268 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 EMPTY_DP 269 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 AW 270 0 c0000 1 0 31 0 32 17 3 0 0 0 0 0
4 729 84 11 1 0 0 729
4 734 102 15 f 734 734 734
4 742 103 15 f 742 742 742
4 751 105 10 f 751 751 751
4 762 106 10 f 762 762 762
4 767 109 12 1 768 0 767
4 768 109 50 6 767 0 767
4 777 129 11 f 777 777 777
4 780 130 11 f 780 780 780
4 782 132 13 1 783 0 782
4 783 132 29 6 782 0 782
4 786 139 14 f 786 786 786
4 791 142 13 1 792 0 791
4 792 142 51 6 791 0 791
4 797 153 11 f 797 797 797
4 802 162 15 f 802 802 802
4 807 163 15 f 807 807 807
4 815 164 15 f 815 815 815
4 824 166 10 f 824 824 824
4 833 167 10 f 833 833 833
4 838 169 12 1 839 0 838
4 839 169 50 6 838 0 838
4 848 191 11 f 848 848 848
4 851 192 11 f 851 851 851
4 859 196 18 f 859 859 859
4 861 197 12 1 862 0 861
4 862 197 28 6 861 0 861
4 871 200 10 f 871 871 871
4 874 203 14 f 874 874 874
4 879 206 13 1 880 0 879
4 880 206 51 6 879 0 879
4 885 216 11 f 885 885 885
4 887 308 9 1 888 0 887
4 888 308 25 6 887 0 887
4 890 315 9 1 891 0 890
4 891 315 25 6 890 0 890
3 1 async_fifo.$u0 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u0" 0 ../rtl/lib/async_fifo.v 0 88 1
2 892 0 85 100010 1 1004 0 0 32 48 0 0
2 893 32 85 a000b 1 1008 0 0 32 1 AW
2 894 11 85 a0010 1 1104 892 893 1 18 0 1 1 0 0 0
2 895 39 85 60011 1 6 894 0
2 896 3d 85 130017 0 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 895 85 6 11 896 0 895
4 896 85 19 0 0 0 895
3 1 async_fifo.$u0.$u1 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u0.$u1" 0 ../rtl/lib/async_fifo.v 0 87 1
2 897 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 897 86 0 11 0 0 897
3 1 async_fifo.$u2 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u2" 0 ../rtl/lib/async_fifo.v 0 127 1
2 898 1 110 6000f 3 100c 0 0 1 1 wr_reset_n
2 899 1d 110 50005 3 100c 898 0 1 18 0 1 1 1 0 0
2 900 39 110 10010 606 e 899 0
2 901 1 115 a000e 18 100c 0 0 1 1 wr_en
2 902 39 115 6000f 21e e 901 0
2 903 3d 122 6000a 20f 5002 0 0 1 18 0 1 0 0 0 0 $u6
2 904 3d 115 110015 f 5002 0 0 1 18 0 1 0 0 0 0 $u4
2 905 3d 110 120016 3e8 5002 0 0 1 18 0 1 0 0 0 0 $u3
4 900 110 1 11 905 902 900
4 905 110 18 0 0 0 900
4 902 115 6 0 904 903 900
4 904 115 17 0 0 0 900
4 903 122 6 0 0 0 900
3 1 async_fifo.$u2.$u3 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u2.$u3" 0 ../rtl/lib/async_fifo.v 0 114 1
2 906 0 111 c000c 1 1004 0 0 32 48 0 0
2 907 1 111 20007 0 1410 0 0 4 1 wr_ptr
2 908 38 111 2000c 3e8 16 906 907
2 909 0 112 110011 1 1004 0 0 32 48 0 0
2 910 1 112 2000c 0 1410 0 0 4 1 grey_wr_ptr
2 911 38 112 20011 3e8 16 909 910
2 912 0 113 c000c 1 1004 0 0 32 48 0 0
2 913 1 113 20007 0 1410 0 0 1 1 full_q
2 914 38 113 2000c 3e8 6 912 913
4 908 111 2 11 911 911 908
4 911 112 2 0 914 914 908
4 914 113 2 0 0 0 908
3 1 async_fifo.$u2.$u4 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u2.$u4" 0 ../rtl/lib/async_fifo.v 0 121 1
2 915 1 116 c0015 f 1008 0 0 4 1 wr_ptr_inc
2 916 1 116 20007 0 1410 0 0 4 1 wr_ptr
2 917 38 116 20015 f a 915 916
2 918 1 117 1a0023 f 1008 0 0 4 1 wr_ptr_inc
2 919 47 117 1a0023 f 8 918 0 bin2grey.bin
2 920 3a 117 110024 f 500c 0 919 3 18 0 7 7 7 0 0 bin2grey
2 921 1 117 2000c 0 1410 0 0 4 1 grey_wr_ptr
2 922 38 117 20024 f e 920 921
2 923 0 118 190019 1 1008 0 0 32 48 1 0
2 924 32 118 110017 1 1008 0 0 32 1 FULL_DP
2 925 7 118 110019 1 201208 923 924 32 18 0 ffffffff fffffff6 1 8 0
2 926 1 118 6000b 7 100c 0 0 4 1 wr_cnt
2 927 11 118 6001a 7 1284 925 926 1 18 0 1 1 0 0 0
2 928 39 118 2001b f 6 927 0
2 929 3d 118 1d0021 0 5002 0 0 1 18 0 1 0 0 0 0 $u5
4 917 116 2 11 922 922 917
4 922 117 2 0 928 928 917
4 928 118 2 0 929 0 917
4 929 118 29 0 0 0 917
3 1 async_fifo.$u2.$u4.$u5 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u2.$u4.$u5" 0 ../rtl/lib/async_fifo.v 0 120 1
2 930 0 119 d0010 0 21010 0 0 1 16 1 0
2 931 1 119 30008 0 1410 0 0 1 1 full_q
2 932 38 119 30010 0 32 930 931
4 932 119 3 11 0 0 932
3 1 async_fifo.$u2.$u6 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u2.$u6" 0 ../rtl/lib/async_fifo.v 0 126 1
2 933 32 123 1c0022 1 1008 0 0 32 1 FULL_DP
2 934 1 123 15001a 5 100c 0 0 4 1 wr_cnt
2 935 d 123 150022 5 201288 933 934 1 18 0 1 0 1 0 0
2 936 1 123 a000f 1 1004 0 0 1 1 full_q
2 937 18 123 a0023 5 1084 935 936 1 18 0 1 1 0 0 0
2 938 39 123 60024 20f 6 937 0
2 939 3d 123 26002a 0 5002 0 0 1 18 0 1 0 0 0 0 $u7
4 938 123 6 11 939 0 938
4 939 123 38 0 0 0 938
3 1 async_fifo.$u2.$u6.$u7 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u2.$u6.$u7" 0 ../rtl/lib/async_fifo.v 0 125 1
2 940 0 124 d0010 0 21010 0 0 1 16 0 0
2 941 1 124 30008 0 1410 0 0 1 1 full_q
2 942 38 124 30010 0 32 940 941
4 942 124 3 11 0 0 942
3 1 async_fifo.$u8 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u8" 0 ../rtl/lib/async_fifo.v 0 136 1
2 943 1 133 50009 18 100c 0 0 1 1 wr_en
2 944 39 133 1000a 606 e 943 0
2 945 3d 133 c0010 f 5002 0 0 1 18 0 1 0 0 0 0 $u9
4 944 133 1 11 945 0 944
4 945 133 12 0 0 0 944
3 1 async_fifo.$u8.$u9 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u8.$u9" 0 ../rtl/lib/async_fifo.v 0 135 1
2 946 1 134 19001f 8 1008 0 0 36 1 wr_data
2 947 0 134 120012 0 1404 0 0 32 48 0 0
2 948 0 134 100010 0 1408 0 0 32 48 1 0
2 949 32 134 d000e 0 1408 0 0 32 1 AW
2 950 7 134 d0010 f 1608 948 949 32 18 0 ffffffff fffffffc 1 2 1
2 951 24 134 60013 f 150c 947 950 3 18 0 7 0 0 0 0 wr_ptr
2 952 23 134 20014 0 1410 0 951 36 18 0 fffffffff 0 0 0 0 mem
2 953 38 134 2001f f 1a 946 952
4 953 134 2 11 0 0 953
3 1 async_fifo.$u10 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u10" 0 ../rtl/lib/async_fifo.v 0 151 1
2 954 1 143 6000f 3 100c 0 0 1 1 wr_reset_n
2 955 1d 143 50005 3 100c 954 0 1 18 0 1 1 1 0 0
2 956 39 143 10010 606 e 955 0
2 957 3d 147 6000a 21e 5002 0 0 1 18 0 1 0 0 0 0 $u12
2 958 3d 143 120016 3e8 5002 0 0 1 18 0 1 0 0 0 0 $u11
4 956 143 1 11 958 957 956
4 958 143 18 0 0 0 956
4 957 147 6 0 0 0 956
3 1 async_fifo.$u10.$u11 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u10.$u11" 0 ../rtl/lib/async_fifo.v 0 146 1
2 959 0 144 130013 1 1004 0 0 32 48 0 0
2 960 1 144 2000e 0 1410 0 0 4 1 sync_rd_ptr_0
2 961 38 144 20013 3e8 16 959 960
2 962 0 145 130013 1 1004 0 0 32 48 0 0
2 963 1 145 2000e 0 1410 0 0 4 1 sync_rd_ptr_1
2 964 38 145 20013 3e8 16 962 963
4 961 144 2 11 964 964 961
4 964 145 2 0 0 0 961
3 1 async_fifo.$u10.$u12 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u10.$u12" 0 ../rtl/lib/async_fifo.v 0 150 1
2 965 1 148 130021 a 100c 0 0 4 1 grey_rd_ptr_dly
2 966 1 148 2000e 0 1410 0 0 4 1 sync_rd_ptr_0
2 967 38 148 20021 21e e 965 966
2 968 1 149 13001f a 100c 0 0 4 1 sync_rd_ptr_0
2 969 1 149 2000e 0 1410 0 0 4 1 sync_rd_ptr_1
2 970 38 149 2001f 21e e 968 969
4 967 148 2 11 970 970 967
4 970 149 2 0 0 0 967
3 1 async_fifo.$u13 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u13" 0 ../rtl/lib/async_fifo.v 0 189 1
2 971 1 170 b0014 4 100c 0 0 1 1 rd_reset_n
2 972 1d 170 a000a 4 100c 971 0 1 18 0 1 1 1 0 0
2 973 39 170 60015 305 e 972 0
2 974 3d 175 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u15
2 975 3d 170 17001b 1f7 5002 0 0 1 18 0 1 0 0 0 0 $u14
4 973 170 6 11 975 974 973
4 975 170 23 0 0 0 973
4 974 175 11 0 0 0 973
3 1 async_fifo.$u13.$u14 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u13.$u14" 0 ../rtl/lib/async_fifo.v 0 174 1
2 976 0 171 130013 1 1004 0 0 32 48 0 0
2 977 1 171 9000e 0 1410 0 0 4 1 rd_ptr
2 978 38 171 90013 1f7 16 976 977
2 979 0 172 110011 1 1004 0 0 32 48 0 0
2 980 1 172 2000c 0 1410 0 0 4 1 grey_rd_ptr
2 981 38 172 20011 1f7 16 979 980
2 982 0 173 d0010 1 21008 0 0 1 16 1 0
2 983 1 173 20008 0 1410 0 0 1 1 empty_q
2 984 38 173 20010 1f7 1a 982 983
4 978 171 9 11 981 981 978
4 981 172 2 0 984 984 978
4 984 173 2 0 0 0 978
3 1 async_fifo.$u13.$u15 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u13.$u15" 0 ../rtl/lib/async_fifo.v 0 188 1
2 985 1 176 d0011 13 100c 0 0 1 1 rd_en
2 986 39 176 90012 10e e 985 0
2 987 3d 183 e0012 105 5002 0 0 1 18 0 1 0 0 0 0 $u18
2 988 3d 176 140018 9 5002 0 0 1 18 0 1 0 0 0 0 $u16
4 986 176 9 11 988 987 986
4 988 176 20 0 0 0 986
4 987 183 14 0 0 0 986
3 1 async_fifo.$u13.$u15.$u16 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u13.$u15.$u16" 0 ../rtl/lib/async_fifo.v 0 182 1
2 989 1 177 16001f 9 1018 0 0 4 1 rd_ptr_inc
2 990 1 177 c0011 0 1410 0 0 4 1 rd_ptr
2 991 38 177 c001f 9 3a 989 990
2 992 1 178 24002d 9 1018 0 0 4 1 rd_ptr_inc
2 993 47 178 24002d 9 28 992 0 bin2grey.bin
2 994 3a 178 1b002e 9 5018 0 993 3 18 0 7 7 7 0 0 bin2grey
2 995 1 178 c0016 0 1410 0 0 4 1 grey_rd_ptr
2 996 38 178 c002e 9 3a 994 995
2 997 0 179 220022 1 1008 0 0 32 48 1 0
2 998 32 179 190020 1 1004 0 0 1 1 EMPTY_DP
2 999 6 179 190022 1 201088 997 998 32 18 0 ffffffff fffffffe 1 0 0
2 1000 1 179 100015 9 1018 0 0 4 1 rd_cnt
2 1001 11 179 100023 9 1214 999 1000 1 18 0 1 1 0 0 0
2 1002 39 179 c0024 9 26 1001 0
2 1003 3d 179 26002a 0 5002 0 0 1 18 0 1 0 0 0 0 $u17
4 991 177 12 11 996 996 991
4 996 178 12 0 1002 1002 991
4 1002 179 12 0 1003 0 991
4 1003 179 38 0 0 0 991
3 1 async_fifo.$u13.$u15.$u16.$u17 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u13.$u15.$u16.$u17" 0 ../rtl/lib/async_fifo.v 0 181 1
2 1004 0 180 1a001d 0 21010 0 0 1 16 1 0
2 1005 1 180 f0015 0 1410 0 0 1 1 empty_q
2 1006 38 180 f001d 0 32 1004 1005
4 1006 180 15 11 0 0 1006
3 1 async_fifo.$u13.$u15.$u18 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u13.$u15.$u18" 0 ../rtl/lib/async_fifo.v 0 187 1
2 1007 32 184 24002b 1 1004 0 0 1 1 EMPTY_DP
2 1008 1 184 1c0021 16 100c 0 0 4 1 rd_cnt
2 1009 15 184 1c002b 16 20114c 1007 1008 1 18 0 1 1 1 0 0
2 1010 1 184 100016 2 100c 0 0 1 1 empty_q
2 1011 18 184 10002c 16 138c 1009 1010 1 18 0 1 1 1 1 0
2 1012 39 184 c002d 105 e 1011 0
2 1013 3d 184 2f0033 1 5002 0 0 1 18 0 1 0 0 0 0 $u19
4 1012 184 12 11 1013 0 1012
4 1013 184 47 0 0 0 1012
3 1 async_fifo.$u13.$u15.$u18.$u19 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u13.$u15.$u18.$u19" 0 ../rtl/lib/async_fifo.v 0 186 1
2 1014 0 185 120015 1 21004 0 0 1 16 0 0
2 1015 1 185 7000d 0 1410 0 0 1 1 empty_q
2 1016 38 185 70015 1 16 1014 1015
4 1016 185 7 11 0 0 1016
3 1 async_fifo.$u20 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u20" 0 ../rtl/lib/async_fifo.v 0 199 1
2 1017 1 198 e0016 5 1008 0 0 36 1 rd_data_c
2 1018 1 198 10009 0 1410 0 0 36 1 rd_data_q
2 1019 38 198 10016 303 a 1017 1018
4 1019 198 1 11 0 0 1019
3 1 async_fifo.$u21 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u21" 0 ../rtl/lib/async_fifo.v 0 215 1
2 1020 1 207 6000f 4 100c 0 0 1 1 rd_reset_n
2 1021 1d 207 50005 4 100c 1020 0 1 18 0 1 1 1 0 0
2 1022 39 207 10010 305 e 1021 0
2 1023 3d 211 6000a 10e 5002 0 0 1 18 0 1 0 0 0 0 $u23
2 1024 3d 207 120016 1f7 5002 0 0 1 18 0 1 0 0 0 0 $u22
4 1022 207 1 11 1024 1023 1022
4 1024 207 18 0 0 0 1022
4 1023 211 6 0 0 0 1022
3 1 async_fifo.$u21.$u22 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u21.$u22" 0 ../rtl/lib/async_fifo.v 0 210 1
2 1025 0 208 150015 1 1004 0 0 32 48 0 0
2 1026 1 208 40010 0 1410 0 0 4 1 sync_wr_ptr_0
2 1027 38 208 40015 1f7 16 1025 1026
2 1028 0 209 150015 1 1004 0 0 32 48 0 0
2 1029 1 209 40010 0 1410 0 0 4 1 sync_wr_ptr_1
2 1030 38 209 40015 1f7 16 1028 1029
4 1027 208 4 11 1030 1030 1027
4 1030 209 4 0 0 0 1027
3 1 async_fifo.$u21.$u23 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u21.$u23" 0 ../rtl/lib/async_fifo.v 0 214 1
2 1031 1 212 150023 e 100c 0 0 4 1 grey_wr_ptr_dly
2 1032 1 212 40010 0 1410 0 0 4 1 sync_wr_ptr_0
2 1033 38 212 40023 10e e 1031 1032
2 1034 1 213 150021 e 100c 0 0 4 1 sync_wr_ptr_0
2 1035 1 213 40010 0 1410 0 0 4 1 sync_wr_ptr_1
2 1036 38 213 40021 10e e 1034 1035
4 1033 212 4 11 1036 1036 1033
4 1036 213 4 0 0 0 1033
3 2 async_fifo.bin2grey "tb.dut.u_wb2sdrc.u_wrdatafifo.bin2grey" 0 ../rtl/lib/async_fifo.v 220 233 1
2 1037 3d 224 4 18 5802 0 0 1 18 0 1 0 0 0 0 $u24
1 bin2grey 271 220 1090010 1 0 3 0 4 17 f f 0 f f 0
1 bin 272 221 100000d 1 0 3 0 4 17 f f 0 f f 0
1 bin_8 273 222 107000a 1 0 8 0 9 17 0 1ff 0 f f 0
1 grey_8 274 223 107000a 1 0 8 0 9 17 0 1ff 0 f f 0
4 1037 224 0 11 0 0 1037
3 1 async_fifo.bin2grey.$u24 "tb.dut.u_wb2sdrc.u_wrdatafifo.bin2grey.$u24" 0 ../rtl/lib/async_fifo.v 0 232 1
2 1038 1 225 9000b 18 1808 0 0 4 1 bin
2 1039 1 225 10005 0 1c10 0 0 9 1 bin_8
2 1040 37 225 1000b 18 81a 1038 1039
2 1041 0 226 1f001f 1 1804 0 0 32 48 0 0
2 1042 0 226 1d001d 18 1808 0 0 32 48 2 0
2 1043 24 226 170020 18 190c 1041 1042 3 18 0 7 0 0 0 0 bin_8
2 1044 47 226 170020 18 808 1043 0 do_grey.bin
2 1045 3a 226 f0021 18 580c 0 1044 2 18 0 3 3 3 0 0 do_grey
2 1046 0 226 a000a 0 1c04 0 0 32 48 0 0
2 1047 0 226 80008 0 1c08 0 0 32 48 1 0
2 1048 24 226 1000b 0 1c10 1046 1047 2 18 0 3 0 0 0 0 grey_8
2 1049 37 226 10021 18 81e 1045 1048
2 1050 0 227 1f001f 1 1808 0 0 32 48 2 0
2 1051 0 227 1d001d 18 1808 0 0 32 48 4 0
2 1052 24 227 170020 18 1a0c 1050 1051 3 18 0 7 0 0 0 0 bin_8
2 1053 47 227 170020 18 80c 1052 0 do_grey.bin
2 1054 3a 227 f0021 18 580c 0 1053 2 18 0 3 3 3 0 0 do_grey
2 1055 0 227 a000a 0 1c08 0 0 32 48 2 0
2 1056 0 227 80008 0 1c08 0 0 32 48 3 0
2 1057 24 227 1000b 0 1c10 1055 1056 2 18 0 3 0 0 0 0 grey_8
2 1058 37 227 10021 18 81e 1054 1057
2 1059 0 228 1f001f 1 1808 0 0 32 48 4 0
2 1060 0 228 1d001d 18 1808 0 0 32 48 6 0
2 1061 24 228 170020 18 1a04 1059 1060 3 18 0 7 0 0 0 0 bin_8
2 1062 47 228 170020 18 804 1061 0 do_grey.bin
2 1063 3a 228 f0021 18 5804 0 1062 2 18 0 3 3 0 0 0 do_grey
2 1064 0 228 a000a 0 1c08 0 0 32 48 4 0
2 1065 0 228 80008 0 1c08 0 0 32 48 5 0
2 1066 24 228 1000b 0 1c10 1064 1065 2 18 0 3 0 0 0 0 grey_8
2 1067 37 228 10021 18 806 1063 1066
2 1068 0 229 1f001f 1 1808 0 0 32 48 6 0
2 1069 0 229 1d001d 18 1808 0 0 32 48 8 0
2 1070 24 229 170020 18 1a04 1068 1069 3 18 0 7 0 0 0 0 bin_8
2 1071 47 229 170020 18 800 1070 0 do_grey.bin
2 1072 3a 229 f0021 18 5804 0 1071 2 18 0 3 3 0 0 0 do_grey
2 1073 0 229 a000a 0 1c08 0 0 32 48 6 0
2 1074 0 229 80008 0 1c08 0 0 32 48 7 0
2 1075 24 229 1000b 0 1c10 1073 1074 2 18 0 3 0 0 0 0 grey_8
2 1076 37 229 10021 18 806 1072 1075
2 1077 0 230 130013 18 1808 0 0 32 48 8 0
2 1078 23 230 d0014 18 1804 0 1077 1 18 0 1 0 0 0 0 bin_8
2 1079 0 230 80008 18 1c08 0 0 32 48 8 0
2 1080 23 230 10009 0 1c10 0 1079 1 18 0 1 0 0 0 0 grey_8
2 1081 37 230 10014 18 806 1078 1080
2 1082 1 231 c0011 18 1808 0 0 9 1 grey_8
2 1083 1 231 10008 0 1c10 0 0 4 1 bin2grey
2 1084 37 231 10011 18 81a 1082 1083
4 1040 225 1 11 1049 1049 1040
4 1049 226 1 0 1058 1058 1040
4 1058 227 1 0 1067 1067 1040
4 1067 228 1 0 1076 1076 1040
4 1076 229 1 0 1081 1081 1040
4 1081 230 1 0 1084 1084 1040
4 1084 231 1 0 0 0 1040
3 2 async_fifo.grey2bin "tb.dut.u_wb2sdrc.u_wrdatafifo.grey2bin" 0 ../rtl/lib/async_fifo.v 235 248 1
2 1085 3d 239 4 18 5802 0 0 1 18 0 1 0 0 0 0 $u25
1 grey2bin 275 235 1090010 1 0 3 0 4 17 f f 0 f f 0
1 grey 276 236 100000d 1 0 3 0 4 17 f f 0 f f 0
1 grey_8 277 237 107000a 1 0 8 0 9 17 0 1ff 0 f f 0
1 bin_8 278 238 107000a 1 0 8 0 9 17 0 1ff 0 f f 0
4 1085 239 0 11 0 0 1085
3 1 async_fifo.grey2bin.$u25 "tb.dut.u_wb2sdrc.u_wrdatafifo.grey2bin.$u25" 0 ../rtl/lib/async_fifo.v 0 247 1
2 1086 1 240 a000d 18 180c 0 0 4 1 grey
2 1087 1 240 10006 0 1c10 0 0 9 1 grey_8
2 1088 37 240 1000d 18 81e 1086 1087
2 1089 0 241 130013 17 1808 0 0 32 48 8 0
2 1090 23 241 c0014 17 1804 0 1089 1 18 0 1 0 0 0 0 grey_8
2 1091 0 241 70007 17 1c08 0 0 32 48 8 0
2 1092 23 241 10008 0 1c10 0 1091 1 18 0 1 0 0 0 0 bin_8
2 1093 37 241 10014 18 816 1090 1092
2 1094 0 242 290029 1 1808 0 0 32 48 6 0
2 1095 0 242 270027 17 1808 0 0 32 48 7 0
2 1096 24 242 20002a 17 1a04 1094 1095 2 18 0 3 0 0 0 0 grey_8
2 1097 0 242 1c001c 15 1808 0 0 32 48 8 0
2 1098 23 242 16001d 15 1814 0 1097 1 18 0 1 0 0 0 0 bin_8
2 1099 31 242 16002a 18 1854 1096 1098 3 18 0 7 7 0 0 0
2 1100 26 242 15002b 18 1824 1099 0 3 18 0 7 7 0 0 0
2 1101 47 242 15002b 18 824 1100 0 do_bin.grey
2 1102 3a 242 e002c 18 5814 0 1101 2 18 0 3 3 0 0 0 do_bin
2 1103 0 242 90009 0 1c08 0 0 32 48 6 0
2 1104 0 242 70007 0 1c08 0 0 32 48 7 0
2 1105 24 242 1000a 0 1c10 1103 1104 2 18 0 3 0 0 0 0 bin_8
2 1106 37 242 1002c 18 836 1102 1105
2 1107 0 243 290029 1 1808 0 0 32 48 4 0
2 1108 0 243 270027 17 1808 0 0 32 48 5 0
2 1109 24 243 20002a 17 1a04 1107 1108 2 18 0 3 0 0 0 0 grey_8
2 1110 0 243 1c001c 15 1808 0 0 32 48 6 0
2 1111 23 243 16001d 15 1814 0 1110 1 18 0 1 0 0 0 0 bin_8
2 1112 31 243 16002a 18 1854 1109 1111 3 18 0 7 7 0 0 0
2 1113 26 243 15002b 18 1824 1112 0 3 18 0 7 7 0 0 0
2 1114 47 243 15002b 18 820 1113 0 do_bin.grey
2 1115 3a 243 e002c 18 5814 0 1114 2 18 0 3 3 0 0 0 do_bin
2 1116 0 243 90009 0 1c08 0 0 32 48 4 0
2 1117 0 243 70007 0 1c08 0 0 32 48 5 0
2 1118 24 243 1000a 0 1c10 1116 1117 2 18 0 3 0 0 0 0 bin_8
2 1119 37 243 1002c 18 836 1115 1118
2 1120 0 244 290029 1 1808 0 0 32 48 2 0
2 1121 0 244 270027 17 1808 0 0 32 48 3 0
2 1122 24 244 20002a 17 1a0c 1120 1121 2 18 0 3 0 0 0 0 grey_8
2 1123 0 244 1c001c 15 1808 0 0 32 48 4 0
2 1124 23 244 16001d 15 1814 0 1123 1 18 0 1 0 0 0 0 bin_8
2 1125 31 244 16002a 18 18dc 1122 1124 3 18 0 7 7 3 0 0
2 1126 26 244 15002b 18 182c 1125 0 3 18 0 7 7 3 0 0
2 1127 47 244 15002b 18 828 1126 0 do_bin.grey
2 1128 3a 244 e002c 18 581c 0 1127 2 18 0 3 3 3 0 0 do_bin
2 1129 0 244 90009 0 1c08 0 0 32 48 2 0
2 1130 0 244 70007 0 1c08 0 0 32 48 3 0
2 1131 24 244 1000a 0 1c10 1129 1130 2 18 0 3 0 0 0 0 bin_8
2 1132 37 244 1002c 18 83e 1128 1131
2 1133 0 245 290029 1 1804 0 0 32 48 0 0
2 1134 0 245 270027 17 1808 0 0 32 48 1 0
2 1135 24 245 20002a 17 190c 1133 1134 2 18 0 3 0 0 0 0 grey_8
2 1136 0 245 1c001c 15 1808 0 0 32 48 2 0
2 1137 23 245 16001d 15 181c 0 1136 1 18 0 1 0 0 0 0 bin_8
2 1138 31 245 16002a 18 1bdc 1135 1137 3 18 0 7 7 7 0 0
2 1139 26 245 15002b 18 182c 1138 0 3 18 0 7 7 7 0 0
2 1140 47 245 15002b 18 82c 1139 0 do_bin.grey
2 1141 3a 245 e002c 18 581c 0 1140 2 18 0 3 3 3 0 0 do_bin
2 1142 0 245 90009 0 1c04 0 0 32 48 0 0
2 1143 0 245 70007 0 1c08 0 0 32 48 1 0
2 1144 24 245 1000a 0 1c10 1142 1143 2 18 0 3 0 0 0 0 bin_8
2 1145 37 245 1002c 18 83e 1141 1144
2 1146 1 246 c0010 15 180c 0 0 9 1 bin_8
2 1147 1 246 10008 0 1c10 0 0 4 1 grey2bin
2 1148 37 246 10010 18 81e 1146 1147
4 1088 240 1 11 1093 1093 1088
4 1093 241 1 0 1106 1106 1088
4 1106 242 1 0 1119 1119 1088
4 1119 243 1 0 1132 1132 1088
4 1132 244 1 0 1145 1145 1088
4 1145 245 1 0 1148 1148 1088
4 1148 246 1 0 0 0 1088
3 2 async_fifo.do_grey "tb.dut.u_wb2sdrc.u_wrdatafifo.do_grey" 0 ../rtl/lib/async_fifo.v 251 271 1
2 1149 3d 253 4 60 5802 0 0 1 18 0 1 0 0 0 0 $u26
1 do_grey 279 251 109000f 1 0 1 0 2 17 3 3 0 3 3 0
1 bin 280 252 100000c 1 0 2 0 3 17 7 7 0 7 7 0
4 1149 253 0 11 0 0 1149
3 1 async_fifo.do_grey.$u26 "tb.dut.u_wb2sdrc.u_wrdatafifo.do_grey.$u26" 0 ../rtl/lib/async_fifo.v 0 270 1
2 1150 0 254 90009 60 1808 0 0 32 48 2 0
2 1151 23 254 5000a 60 180c 0 1150 1 18 0 1 0 0 0 0 bin
2 1152 39 254 1000b 60 80e 1151 0
2 1153 3d 262 6000a 54 5802 0 0 1 18 0 1 0 0 0 0 $u28
2 1154 3d 254 d0011 c 5802 0 0 1 18 0 1 0 0 0 0 $u27
4 1152 254 1 11 1154 1153 1152
4 1154 254 13 0 0 0 1152
4 1153 262 6 0 0 0 1152
3 1 async_fifo.do_grey.$u26.$u27 "tb.dut.u_wb2sdrc.u_wrdatafifo.do_grey.$u26.$u27" 0 ../rtl/lib/async_fifo.v 0 261 1
2 1155 0 256 30007 1 21804 0 0 2 16 0 0
2 1156 0 255 e000e 1 1804 0 0 32 48 0 0
2 1157 0 255 c000c c 1808 0 0 32 48 1 0
2 1158 24 255 8000f 1e 191e 1156 1157 2 18 0 3 0 0 0 0 bin
2 1159 2d 256 0 c 194e 1155 1158 1 18 0 1 1 1 0 0
2 1160 0 257 30007 1 21808 0 0 2 16 1 0
2 1161 2d 257 0 9 1a0e 1160 1158 1 18 0 1 1 1 0 0
2 1162 0 258 30007 1 21808 0 0 2 16 2 0
2 1163 2d 258 0 6 1a0e 1162 1158 1 18 0 1 1 1 0 0
2 1164 0 259 30007 1 21808 0 0 2 16 3 0
2 1165 2d 259 0 3 1a0a 1164 1158 1 18 0 1 0 1 0 0
2 1166 0 259 140018 1 21804 0 0 2 16 0 0
2 1167 1 259 a0010 0 1c10 0 0 2 1 do_grey
2 1168 37 259 a0018 3 816 1166 1167
2 1169 0 258 140018 1 21808 0 0 2 16 1 0
2 1170 1 258 a0010 0 1c10 0 0 2 1 do_grey
2 1171 37 258 a0018 3 81a 1169 1170
2 1172 0 257 140018 1 21808 0 0 2 16 3 0
2 1173 1 257 a0010 0 1c10 0 0 2 1 do_grey
2 1174 37 257 a0018 3 81a 1172 1173
2 1175 0 256 140018 1 21808 0 0 2 16 2 0
2 1176 1 256 a0010 0 1c10 0 0 2 1 do_grey
2 1177 37 256 a0018 3 81a 1175 1176
4 1159 256 0 11 1177 1161 1159
4 1177 256 10 0 0 0 1159
4 1161 257 0 0 1174 1163 1159
4 1174 257 10 0 0 0 1159
4 1163 258 0 0 1171 1165 1159
4 1171 258 10 0 0 0 1159
4 1165 259 0 0 1168 0 1159
4 1168 259 10 0 0 0 1159
3 1 async_fifo.do_grey.$u26.$u28 "tb.dut.u_wb2sdrc.u_wrdatafifo.do_grey.$u26.$u28" 0 ../rtl/lib/async_fifo.v 0 269 1
2 1178 0 264 30007 1 21804 0 0 2 16 0 0
2 1179 0 263 e000e 1 1804 0 0 32 48 0 0
2 1180 0 263 c000c 54 1808 0 0 32 48 1 0
2 1181 24 263 8000f 87 190e 1179 1180 2 18 0 3 0 0 0 0 bin
2 1182 2d 264 0 54 194e 1178 1181 1 18 0 1 1 1 0 0
2 1183 0 265 30007 1 21808 0 0 2 16 1 0
2 1184 2d 265 0 1c 1a0e 1183 1181 1 18 0 1 1 1 0 0
2 1185 0 266 30007 1 21808 0 0 2 16 2 0
2 1186 2d 266 0 10 1a0e 1185 1181 1 18 0 1 1 1 0 0
2 1187 0 267 30007 1 21808 0 0 2 16 3 0
2 1188 2d 267 0 7 1a0a 1187 1181 1 18 0 1 0 1 0 0
2 1189 0 267 140018 1 21808 0 0 2 16 2 0
2 1190 1 267 a0010 0 1c10 0 0 2 1 do_grey
2 1191 37 267 a0018 7 81a 1189 1190
2 1192 0 266 140018 1 21808 0 0 2 16 3 0
2 1193 1 266 a0010 0 1c10 0 0 2 1 do_grey
2 1194 37 266 a0018 9 81a 1192 1193
2 1195 0 265 140018 1 21808 0 0 2 16 1 0
2 1196 1 265 a0010 0 1c10 0 0 2 1 do_grey
2 1197 37 265 a0018 c 81a 1195 1196
2 1198 0 264 140018 1 21804 0 0 2 16 0 0
2 1199 1 264 a0010 0 1c10 0 0 2 1 do_grey
2 1200 37 264 a0018 38 806 1198 1199
4 1182 264 0 11 1200 1184 1182
4 1200 264 10 0 0 0 1182
4 1184 265 0 0 1197 1186 1182
4 1197 265 10 0 0 0 1182
4 1186 266 0 0 1194 1188 1182
4 1194 266 10 0 0 0 1182
4 1188 267 0 0 1191 0 1182
4 1191 267 10 0 0 0 1182
3 2 async_fifo.do_bin "tb.dut.u_wb2sdrc.u_wrdatafifo.do_bin" 0 ../rtl/lib/async_fifo.v 273 293 1
2 1201 3d 275 4 60 5802 0 0 1 18 0 1 0 0 0 0 $u29
1 do_bin 281 273 109000f 1 0 1 0 2 17 3 3 0 3 3 0
1 grey 282 274 100000c 1 0 2 0 3 17 7 7 0 7 7 0
4 1201 275 0 11 0 0 1201
3 1 async_fifo.do_bin.$u29 "tb.dut.u_wb2sdrc.u_wrdatafifo.do_bin.$u29" 0 ../rtl/lib/async_fifo.v 0 292 1
2 1202 0 276 a000a 60 1808 0 0 32 48 2 0
2 1203 23 276 5000b 60 180c 0 1202 1 18 0 1 0 0 0 0 grey
2 1204 39 276 1000c 60 80e 1203 0
2 1205 3d 284 6000a 55 5802 0 0 1 18 0 1 0 0 0 0 $u31
2 1206 3d 276 e0012 b 5802 0 0 1 18 0 1 0 0 0 0 $u30
4 1204 276 1 11 1206 1205 1204
4 1206 276 14 0 0 0 1204
4 1205 284 6 0 0 0 1204
3 1 async_fifo.do_bin.$u29.$u30 "tb.dut.u_wb2sdrc.u_wrdatafifo.do_bin.$u29.$u30" 0 ../rtl/lib/async_fifo.v 0 283 1
2 1207 0 278 30007 1 21808 0 0 2 16 2 0
2 1208 0 277 f000f 1 1804 0 0 32 48 0 0
2 1209 0 277 d000d b 1808 0 0 32 48 1 0
2 1210 24 277 80010 1a 190e 1208 1209 2 18 0 3 0 0 0 0 grey
2 1211 2d 278 0 b 1a8e 1207 1210 1 18 0 1 1 1 0 0
2 1212 0 279 30007 1 21808 0 0 2 16 3 0
2 1213 2d 279 0 8 1a8e 1212 1210 1 18 0 1 1 1 0 0
2 1214 0 280 30007 1 21808 0 0 2 16 1 0
2 1215 2d 280 0 5 1a8e 1214 1210 1 18 0 1 1 1 0 0
2 1216 0 281 30007 1 21804 0 0 2 16 0 0
2 1217 2d 281 0 2 184a 1216 1210 1 18 0 1 0 1 0 0
2 1218 0 281 130017 1 21808 0 0 2 16 3 0
2 1219 1 281 a000f 0 1c10 0 0 2 1 do_bin
2 1220 37 281 a0017 2 81a 1218 1219
2 1221 0 280 130017 1 21808 0 0 2 16 2 0
2 1222 1 280 a000f 0 1c10 0 0 2 1 do_bin
2 1223 37 280 a0017 3 81a 1221 1222
2 1224 0 279 130017 1 21808 0 0 2 16 1 0
2 1225 1 279 a000f 0 1c10 0 0 2 1 do_bin
2 1226 37 279 a0017 3 81a 1224 1225
2 1227 0 278 130017 1 21804 0 0 2 16 0 0
2 1228 1 278 a000f 0 1c10 0 0 2 1 do_bin
2 1229 37 278 a0017 3 816 1227 1228
4 1211 278 0 11 1229 1213 1211
4 1229 278 10 0 0 0 1211
4 1213 279 0 0 1226 1215 1211
4 1226 279 10 0 0 0 1211
4 1215 280 0 0 1223 1217 1211
4 1223 280 10 0 0 0 1211
4 1217 281 0 0 1220 0 1211
4 1220 281 10 0 0 0 1211
3 1 async_fifo.do_bin.$u29.$u31 "tb.dut.u_wb2sdrc.u_wrdatafifo.do_bin.$u29.$u31" 0 ../rtl/lib/async_fifo.v 0 291 1
2 1230 0 286 30007 1 21804 0 0 2 16 0 0
2 1231 0 285 f000f 1 1804 0 0 32 48 0 0
2 1232 0 285 d000d 55 1808 0 0 32 48 1 0
2 1233 24 285 80010 84 191e 1231 1232 2 18 0 3 0 0 0 0 grey
2 1234 2d 286 0 55 194e 1230 1233 1 18 0 1 1 1 0 0
2 1235 0 287 30007 1 21808 0 0 2 16 1 0
2 1236 2d 287 0 19 1a0e 1235 1233 1 18 0 1 1 1 0 0
2 1237 0 288 30007 1 21808 0 0 2 16 3 0
2 1238 2d 288 0 f 1a0e 1237 1233 1 18 0 1 1 1 0 0
2 1239 0 289 30007 1 21808 0 0 2 16 2 0
2 1240 2d 289 0 7 1a0e 1239 1233 1 18 0 1 1 1 0 0
2 1241 0 289 130017 1 21808 0 0 2 16 3 0
2 1242 1 289 a000f 0 1c10 0 0 2 1 do_bin
2 1243 37 289 a0017 5 81a 1241 1242
2 1244 0 288 130017 1 21808 0 0 2 16 2 0
2 1245 1 288 a000f 0 1c10 0 0 2 1 do_bin
2 1246 37 288 a0017 8 81a 1244 1245
2 1247 0 287 130017 1 21808 0 0 2 16 1 0
2 1248 1 287 a000f 0 1c10 0 0 2 1 do_bin
2 1249 37 287 a0017 a 81a 1247 1248
2 1250 0 286 130017 1 21804 0 0 2 16 0 0
2 1251 1 286 a000f 0 1c10 0 0 2 1 do_bin
2 1252 37 286 a0017 3c 816 1250 1251
4 1234 286 0 11 1252 1236 1234
4 1252 286 10 0 0 0 1234
4 1236 287 0 0 1249 1238 1234
4 1249 287 10 0 0 0 1234
4 1238 288 0 0 1246 1240 1234
4 1246 288 10 0 0 0 1234
4 1240 289 0 0 1243 0 1234
4 1243 289 10 0 0 0 1234
3 2 async_fifo.get_cnt "tb.dut.u_wb2sdrc.u_wrdatafifo.get_cnt" 0 ../rtl/lib/async_fifo.v 295 305 1
2 1253 3d 297 4 26 5802 0 0 1 18 0 1 0 0 0 0 $u32
1 get_cnt 283 295 1090010 1 0 3 0 4 17 f f 0 7 7 0
1 wr_ptr 284 296 100000d 1 0 3 0 4 17 f f 0 f 7 0
1 rd_ptr 285 296 1000015 1 0 3 0 4 17 f f 0 f 7 0
4 1253 297 0 11 0 0 1253
3 1 async_fifo.get_cnt.$u32 "tb.dut.u_wb2sdrc.u_wrdatafifo.get_cnt.$u32" 0 ../rtl/lib/async_fifo.v 0 304 1
2 1254 1 298 f0014 13 180c 0 0 4 1 rd_ptr
2 1255 1 298 5000a 1c 180c 0 0 4 1 wr_ptr
2 1256 14 298 50014 26 1b48 1254 1255 1 18 0 1 0 1 0 0
2 1257 39 298 10015 26 80a 1256 0
2 1258 3d 301 6000a 0 5802 0 0 1 18 0 1 0 0 0 0 $u34
2 1259 3d 298 17001b 26 5802 0 0 1 18 0 1 0 0 0 0 $u33
4 1257 298 1 11 1259 1258 1257
4 1259 298 23 0 0 0 1257
4 1258 301 6 0 0 0 1257
3 1 async_fifo.get_cnt.$u32.$u33 "tb.dut.u_wb2sdrc.u_wrdatafifo.get_cnt.$u32.$u33" 0 ../rtl/lib/async_fifo.v 0 300 1
2 1260 1 299 16001b 13 180c 0 0 4 1 rd_ptr
2 1261 1 299 d0012 1c 180c 0 0 4 1 wr_ptr
2 1262 7 299 d001b 26 201b4c 1260 1261 4 18 0 f f 7 f f
2 1263 1 299 20008 0 1c10 0 0 4 1 get_cnt
2 1264 37 299 2001c 26 81e 1262 1263
4 1264 299 2 11 0 0 1264
3 1 async_fifo.get_cnt.$u32.$u34 "tb.dut.u_wb2sdrc.u_wrdatafifo.get_cnt.$u32.$u34" 0 ../rtl/lib/async_fifo.v 0 303 1
2 1265 1 302 1d0022 0 1810 0 0 4 1 wr_ptr
2 1266 1 302 140019 0 1810 0 0 4 1 rd_ptr
2 1267 7 302 140022 0 201830 1265 1266 4 18 0 f 0 0 0 0
2 1268 0 302 f000f 0 1810 0 0 32 48 2 0
2 1269 32 302 c000d 0 1810 0 0 32 1 DP
2 1270 3 302 c000f 0 1830 1268 1269 32 18 0 ffffffff 0 0 0 0
2 1271 7 302 c0023 0 1830 1267 1270 4 18 0 f 0 0 0 0
2 1272 1 302 20008 0 1c10 0 0 4 1 get_cnt
2 1273 37 302 20023 0 832 1271 1272
4 1273 302 2 11 0 0 1273
3 1 async_fifo.$u35 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u35" 0 ../rtl/lib/async_fifo.v 0 313 1
2 1274 1 309 100013 2 1004 0 0 1 1 full
2 1275 1 309 7000b 18 100c 0 0 1 1 wr_en
2 1276 18 309 70013 19 1144 1274 1275 1 18 0 1 1 1 0 0
2 1277 39 309 30014 606 6 1276 0
2 1278 3d 309 16001a 0 5002 0 0 1 18 0 1 0 0 0 0 $u36
4 1277 309 3 11 1278 0 1277
4 1278 309 22 0 0 0 1277
3 1 async_fifo.$u35.$u36 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u35.$u36" 0 ../rtl/lib/async_fifo.v 0 312 1
2 1279 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
2 1280 5b 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 1279 310 0 11 1280 1280 1279
4 1280 311 0 0 0 0 1279
3 1 async_fifo.$u37 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u37" 0 ../rtl/lib/async_fifo.v 0 320 1
2 1281 1 316 100014 2 100c 0 0 1 1 empty
2 1282 1 316 7000b 13 100c 0 0 1 1 rd_en
2 1283 18 316 70014 14 11c4 1281 1282 1 18 0 1 1 1 0 0
2 1284 39 316 30015 303 6 1283 0
2 1285 3d 316 17001b 0 5002 0 0 1 18 0 1 0 0 0 0 $u38
4 1284 316 3 11 1285 0 1284
4 1285 316 23 0 0 0 1284
3 1 async_fifo.$u37.$u38 "tb.dut.u_wb2sdrc.u_wrdatafifo.$u37.$u38" 0 ../rtl/lib/async_fifo.v 0 319 1
2 1286 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
2 1287 5b 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 1286 317 0 11 1287 1287 1286
4 1287 318 0 0 0 0 1286
3 1 wb2sdrc.$u7 "tb.dut.u_wb2sdrc.$u7" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 300 1
2 1288 0 297 320035 1 21008 0 0 1 16 1 0
2 1289 1 297 21002d 18 100c 0 0 1 1 wrdatafifo_wr
2 1290 11 297 210035 18 128c 1288 1289 1 18 0 1 1 1 0 0
2 1291 0 297 19001c 1 21008 0 0 1 16 1 0
2 1292 1 297 60014 2 1004 0 0 1 1 wrdatafifo_full
2 1293 11 297 6001c 2 1084 1291 1292 1 18 0 1 1 0 0 0
2 1294 18 297 60035 19 10c4 1290 1293 1 18 0 1 1 1 0 0
2 1295 39 297 20036 606 6 1294 0
2 1296 3d 297 39003d 0 5002 0 0 1 18 0 1 0 0 0 0 $u8
4 1295 297 2 11 1296 0 1295
4 1296 297 57 0 0 0 1295
3 1 wb2sdrc.$u7.$u8 "tb.dut.u_wb2sdrc.$u7.$u8" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 299 1
2 1297 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 1297 298 0 11 0 0 1297
3 1 wb2sdrc.$u9 "tb.dut.u_wb2sdrc.$u9" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 306 1
2 1298 0 303 340037 1 21008 0 0 1 16 1 0
2 1299 1 303 23002f 13 100c 0 0 1 1 wrdatafifo_rd
2 1300 11 303 230037 13 128c 1298 1299 1 18 0 1 1 1 0 0
2 1301 0 303 1b001e 1 21008 0 0 1 16 1 0
2 1302 1 303 70016 2 100c 0 0 1 1 wrdatafifo_empty
2 1303 11 303 7001e 2 128c 1301 1302 1 18 0 1 1 1 0 0
2 1304 18 303 70037 14 11c4 1300 1303 1 18 0 1 1 1 0 0
2 1305 39 303 30038 303 6 1304 0
2 1306 3d 303 3a003e 0 5002 0 0 1 18 0 1 0 0 0 0 $u10
4 1305 303 3 11 1306 0 1305
4 1306 303 58 0 0 0 1305
3 1 wb2sdrc.$u9.$u10 "tb.dut.u_wb2sdrc.$u9.$u10" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 305 1
2 1307 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 1307 304 0 11 0 0 1307
3 0 async_fifo "tb.dut.u_wb2sdrc.u_rddatafifo" 0 ../rtl/lib/async_fifo.v 45 323 1
2 1308 3d 84 b000f 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 1309 0 102 250028 1 21008 0 0 1 16 1 0
2 1310 1 102 1c0021 1 1004 0 0 3 1 wr_ptr
2 1311 6 102 1c0028 2 1088 1309 1310 3 18 0 7 6 1 0 0
2 1312 1 102 f0018 0 1410 0 0 3 1 wr_ptr_inc
2 1313 36 102 f0028 2 a 1311 1312
2 1314 1 103 280032 1 1004 0 0 3 1 sync_rd_ptr
2 1315 47 103 280032 1 4 1314 0 get_cnt.rd_ptr
2 1316 1 103 200025 1 1004 0 0 3 1 wr_ptr
2 1317 47 103 200025 1 4 1316 0 get_cnt.wr_ptr
2 1318 6b 103 200032 1 1000 1315 1317 1 18 0 1 0 0 0 0
2 1319 3a 103 180033 1 5004 0 1318 3 18 0 7 7 0 0 0 get_cnt
2 1320 1 103 f0014 0 1410 0 0 3 1 wr_cnt
2 1321 36 103 f0033 2 6 1319 1320
2 1322 0 105 310034 1 21004 0 0 1 16 0 0
2 1323 0 105 2a002d 1 21008 0 0 1 16 1 0
2 1324 1a 105 14002d 2 1104 1322 1323 1 18 0 1 1 0 0 0
2 1325 32 105 1f0025 1 1008 0 0 32 1 FULL_DP
2 1326 1 105 15001a 1 1004 0 0 3 1 wr_cnt
2 1327 11 105 150025 2 201084 1325 1326 1 18 0 1 1 0 0 0
2 1328 19 105 140034 2 1004 1324 1327 1 18 0 1 1 0 0 0
2 1329 1 105 a000f 0 1410 0 0 1 1 full_c
2 1330 35 105 a0034 2 6 1328 1329
2 1331 0 106 330036 1 21004 0 0 1 16 0 0
2 1332 0 106 2c002f 1 21008 0 0 1 16 1 0
2 1333 1a 106 14002f 2 1104 1331 1332 1 18 0 1 1 0 0 0
2 1334 0 106 270027 1 1008 0 0 32 48 1 0
2 1335 32 106 1f0025 1 1008 0 0 32 1 FULL_DP
2 1336 7 106 1f0027 1 1208 1334 1335 32 18 0 ffffffff fffffffa 1 4 0
2 1337 1 106 15001a 1 1004 0 0 3 1 wr_cnt
2 1338 11 106 150027 2 201084 1336 1337 1 18 0 1 1 0 0 0
2 1339 19 106 140036 2 1004 1333 1338 1 18 0 1 1 0 0 0
2 1340 1 106 a0010 0 1410 0 0 1 1 afull_c
2 1341 35 106 a0036 2 6 1339 1340
2 1342 1 109 26002f 4 100c 0 0 1 1 wr_reset_n
2 1343 28 109 1e002f 4 1008 1342 0 1 18 0 1 0 0 0 0
2 1344 1 109 140019 607 100c 0 0 1 1 wr_clk
2 1345 27 109 c0019 607 1008 1344 0 1 18 0 1 0 0 0 0
2 1346 2b 109 c002f 910 100a 1343 1345 1 18 0 1 0 0 0 0
2 1347 3d 109 320036 305 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 1348 1 129 2d0032 1 1004 0 0 1 1 full_q
2 1349 1 129 240029 1 1004 0 0 1 1 full_c
2 1350 1a 129 130029 2 1044 1348 1349 1 18 0 1 1 0 0 0
2 1351 0 129 1f001f 1 1008 0 0 32 48 1 0
2 1352 32 129 14001a 1 1004 0 0 1 1 WR_FAST
2 1353 11 129 14001f 1 201084 1351 1352 1 18 0 1 1 0 0 0
2 1354 19 129 130032 2 1004 1350 1353 1 18 0 1 1 0 0 0
2 1355 1 129 b000e 0 1410 0 0 1 1 full
2 1356 35 129 b0032 2 6 1354 1355
2 1357 1 130 130019 1 1004 0 0 1 1 afull_c
2 1358 1 130 b000f 0 1410 0 0 1 1 afull
2 1359 35 130 b0019 2 6 1357 1358
2 1360 1 132 15001a 607 100c 0 0 1 1 wr_clk
2 1361 27 132 d001a 90b 100a 1360 0 1 18 0 1 0 0 0 0
2 1362 3d 132 1d0021 303 5002 0 0 1 18 0 1 0 0 0 0 $u8
2 1363 1 139 20002a 1 1004 0 0 3 1 grey_rd_ptr
2 1364 1 139 e001c 0 1410 0 0 3 1 grey_rd_ptr_dly
2 1365 35 139 e002a 2 6 1363 1364
2 1366 1 142 270030 4 100c 0 0 1 1 wr_reset_n
2 1367 28 142 1f0030 4 1008 1366 0 1 18 0 1 0 0 0 0
2 1368 1 142 15001a 607 100c 0 0 1 1 wr_clk
2 1369 27 142 d001a 607 1008 1368 0 1 18 0 1 0 0 0 0
2 1370 2b 142 d0030 910 100a 1367 1369 1 18 0 1 0 0 0 0
2 1371 3d 142 330037 305 5002 0 0 1 18 0 1 0 0 0 0 $u10
2 1372 1 153 22002e 3 1004 0 0 3 1 sync_rd_ptr_1
2 1373 47 153 22002e 3 4 1372 0 grey2bin.grey
2 1374 3a 153 19002f 3 5004 0 1373 3 18 0 7 7 0 0 0 grey2bin
2 1375 1 153 b0015 0 1410 0 0 3 1 sync_rd_ptr
2 1376 35 153 b002f 2 6 1374 1375
2 1377 0 162 250028 1 21008 0 0 1 16 1 0
2 1378 1 162 1c0021 1 1004 0 0 3 1 rd_ptr
2 1379 6 162 1c0028 2 1088 1377 1378 3 18 0 7 6 1 0 0
2 1380 1 162 f0018 0 1410 0 0 3 1 rd_ptr_inc
2 1381 36 162 f0028 2 a 1379 1380
2 1382 0 163 2f0032 1 21008 0 0 1 16 1 0
2 1383 1 163 21002b 1 1004 0 0 3 1 sync_wr_ptr
2 1384 7 163 210032 2 1088 1382 1383 3 18 0 7 6 1 0 0
2 1385 1 163 f001d 0 1410 0 0 3 1 sync_wr_ptr_dec
2 1386 36 163 f0032 2 a 1384 1385
2 1387 1 164 2d0032 1 1004 0 0 3 1 rd_ptr
2 1388 47 164 2d0032 1 0 1387 0 get_cnt.rd_ptr
2 1389 1 164 20002a 1 1004 0 0 3 1 sync_wr_ptr
2 1390 47 164 20002a 1 0 1389 0 get_cnt.wr_ptr
2 1391 6b 164 200032 2 1000 1388 1390 1 18 0 1 0 0 0 0
2 1392 3a 164 180033 2 5004 0 1391 3 18 0 7 7 0 0 0 get_cnt
2 1393 1 164 f0014 0 1410 0 0 3 1 rd_cnt
2 1394 36 164 f0033 2 6 1392 1393
2 1395 0 166 2c002f 1 21004 0 0 1 16 0 0
2 1396 0 166 250028 1 21008 0 0 1 16 1 0
2 1397 1a 166 150028 3 1108 1395 1396 1 18 0 1 0 1 0 0
2 1398 0 166 200020 1 1004 0 0 32 48 0 0
2 1399 1 166 16001b 2 1004 0 0 3 1 rd_cnt
2 1400 11 166 160020 3 201048 1398 1399 1 18 0 1 0 1 0 0
2 1401 19 166 15002f 3 1008 1397 1400 1 18 0 1 0 1 0 0
2 1402 1 166 a0010 0 1410 0 0 1 1 empty_c
2 1403 35 166 a002f 2 a 1401 1402
2 1404 0 167 2c002f 1 21004 0 0 1 16 0 0
2 1405 0 167 250028 1 21008 0 0 1 16 1 0
2 1406 1a 167 150028 3 1104 1404 1405 1 18 0 1 1 0 0 0
2 1407 0 167 200020 1 1008 0 0 32 48 1 0
2 1408 1 167 16001b 2 1004 0 0 3 1 rd_cnt
2 1409 11 167 160020 3 201084 1407 1408 1 18 0 1 1 0 0 0
2 1410 19 167 15002f 3 1004 1406 1409 1 18 0 1 1 0 0 0
2 1411 1 167 a0011 0 1410 0 0 1 1 aempty_c
2 1412 35 167 a002f 2 6 1410 1411
2 1413 1 169 26002f 3 100c 0 0 1 1 rd_reset_n
2 1414 28 169 1e002f 3 1008 1413 0 1 18 0 1 0 0 0 0
2 1415 1 169 140019 c0d 100c 0 0 1 1 rd_clk
2 1416 27 169 c0019 c0d 1008 1415 0 1 18 0 1 0 0 0 0
2 1417 2b 169 c002f 1214 100a 1414 1416 1 18 0 1 0 0 0 0
2 1418 3d 169 320036 606 5002 0 0 1 18 0 1 0 0 0 0 $u13
2 1419 1 191 2f0035 1 1008 0 0 1 1 empty_q
2 1420 1 191 25002b 2 1008 0 0 1 1 empty_c
2 1421 1a 191 14002b 3 1208 1419 1420 1 18 0 1 0 1 0 0
2 1422 0 191 200020 1 1008 0 0 32 48 1 0
2 1423 32 191 15001b 1 1008 0 0 1 1 RD_FAST
2 1424 11 191 150020 1 201208 1422 1423 1 18 0 1 0 1 0 0
2 1425 19 191 140035 3 1008 1421 1424 1 18 0 1 0 1 0 0
2 1426 1 191 b000f 0 1410 0 0 1 1 empty
2 1427 35 191 b0035 4 a 1425 1426
2 1428 1 192 14001b 2 1004 0 0 1 1 aempty_c
2 1429 1 192 b0010 0 1410 0 0 1 1 aempty
2 1430 35 192 b001b 3 6 1428 1429
2 1431 0 196 2e002e 1 1004 0 0 32 48 0 0
2 1432 0 196 2c002c 1 1008 0 0 32 48 1 0
2 1433 32 196 29002a 1 1008 0 0 32 1 AW
2 1434 7 196 29002c 2 1208 1432 1433 32 18 0 ffffffff fffffffc 1 2 1
2 1435 24 196 22002f 2 1104 1431 1434 2 18 0 3 0 0 0 0 rd_ptr
2 1436 23 196 1e0030 2 1000 0 1435 33 18 0 1ffffffff 0 0 0 0 mem
2 1437 1 196 12001a 0 1410 0 0 33 1 rd_data_c
2 1438 36 196 120030 2 2 1436 1437
2 1439 1 197 140019 c0d 100c 0 0 1 1 rd_clk
2 1440 27 197 c0019 1214 100a 1439 0 1 18 0 1 0 0 0 0
2 1441 3d 197 1c0020 606 5002 0 0 1 18 0 1 0 0 0 0 $u20
2 1442 1 200 32003a 0 1000 0 0 33 1 rd_data_q
2 1443 1 200 26002e 1 1000 0 0 33 1 rd_data_c
2 1444 1a 200 15002e 2 1000 1442 1443 33 18 0 1ffffffff 0 0 0 0
2 1445 0 200 210021 1 1008 0 0 32 48 1 0
2 1446 32 200 16001c 1 1008 0 0 1 1 RD_FAST
2 1447 11 200 160021 1 201208 1445 1446 1 18 0 1 0 1 0 0
2 1448 19 200 15003a 2 1000 1444 1447 33 18 0 1ffffffff 0 0 0 0
2 1449 1 200 a0010 0 1410 0 0 33 1 rd_data
2 1450 35 200 a003a 3 2 1448 1449
2 1451 1 203 21002b 1 1004 0 0 3 1 grey_wr_ptr
2 1452 1 203 e001c 0 1410 0 0 3 1 grey_wr_ptr_dly
2 1453 35 203 e002b 2 6 1451 1452
2 1454 1 206 270030 3 100c 0 0 1 1 rd_reset_n
2 1455 28 206 1f0030 3 1008 1454 0 1 18 0 1 0 0 0 0
2 1456 1 206 15001a c0d 100c 0 0 1 1 rd_clk
2 1457 27 206 d001a c0d 1008 1456 0 1 18 0 1 0 0 0 0
2 1458 2b 206 d0030 1214 100a 1455 1457 1 18 0 1 0 0 0 0
2 1459 3d 206 330037 606 5002 0 0 1 18 0 1 0 0 0 0 $u21
2 1460 1 216 22002e 1 1004 0 0 3 1 sync_wr_ptr_1
2 1461 47 216 22002e 1 0 1460 0 grey2bin.grey
2 1462 3a 216 19002f 1 5004 0 1461 3 18 0 7 7 0 0 0 grey2bin
2 1463 1 216 b0015 0 1410 0 0 3 1 sync_wr_ptr
2 1464 35 216 b002f 2 6 1462 1463
2 1465 1 308 110016 607 100c 0 0 1 1 wr_clk
2 1466 27 308 90016 90b 100a 1465 0 1 18 0 1 0 0 0 0
2 1467 3d 308 19001d 303 5002 0 0 1 18 0 1 0 0 0 0 $u35
2 1468 1 315 110016 c0d 100c 0 0 1 1 rd_clk
2 1469 27 315 90016 1214 100a 1468 0 1 18 0 1 0 0 0 0
2 1470 3d 315 19001d 606 5002 0 0 1 18 0 1 0 0 0 0 $u37
1 rd_data 286 74 20015 1 0 32 0 33 17 1ffffffff 1ffffffff 0 0 0 0
1 wr_data 287 75 15 1 0 32 0 33 17 1ffffffff 1ffffffff 0 0 7f000000 0
1 wr_clk 288 76 15 1 0 0 0 1 17 1 1 0 1 1 0
1 wr_reset_n 289 76 1d 1 0 0 0 1 17 1 1 0 1 1 0
1 wr_en 290 76 29 1 0 0 0 1 17 1 1 0 0 0 0
1 rd_clk 291 76 30 1 0 0 0 1 17 1 1 0 1 1 0
1 rd_reset_n 292 76 38 1 0 0 0 1 17 1 1 0 1 1 0
1 rd_en 293 77 15 1 0 0 0 1 17 1 1 0 0 0 0
1 full 294 78 20015 1 0 0 0 1 17 1 1 0 0 0 0
1 empty 295 78 2001b 1 0 0 0 1 17 1 1 0 0 0 0
1 afull 296 79 20015 1 0 0 0 1 17 1 1 0 0 0 0
1 aempty 297 79 2001c 1 0 0 0 1 17 1 1 0 0 0 0
1 mem 298 92 30f0014 1 1 3 0 32 0 132 19 0 ffffffffffffffff 0 0 0 0 1ffffffff 0 0 ffffffffffffffff 0 0 0 0 0 0 0 f 0 0 0 0 0 0
1 sync_rd_ptr_0 299 95 7000e 1 0 2 0 3 17 0 7 0 0 0 0
1 sync_rd_ptr_1 300 95 7001d 1 0 2 0 3 17 0 7 0 0 0 0
1 sync_rd_ptr 301 96 6000f 1 0 2 0 3 17 7 7 0 0 0 0
1 wr_ptr 302 97 7000e 1 0 2 0 3 17 0 7 0 0 0 0
1 grey_wr_ptr 303 97 70016 1 0 2 0 3 17 0 7 0 0 0 0
1 grey_rd_ptr 304 98 7000e 1 0 2 0 3 17 0 7 0 0 0 0
1 full_q 305 99 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 full_c 306 100 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 afull_c 307 101 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 wr_ptr_inc 308 102 6000f 1 0 2 0 3 17 7 7 0 0 0 0
1 wr_cnt 309 103 6000f 1 0 2 0 3 17 7 7 0 0 0 0
1 grey_rd_ptr_dly 310 138 60010 1 0 2 0 3 17 7 7 0 0 0 0
1 sync_wr_ptr_0 311 156 7000e 1 0 2 0 3 17 0 7 0 0 0 0
1 sync_wr_ptr_1 312 156 7001d 1 0 2 0 3 17 0 7 0 0 0 0
1 sync_wr_ptr 313 157 6000f 1 0 2 0 3 17 7 7 0 0 0 0
1 rd_ptr 314 158 7000e 1 0 2 0 3 17 0 7 0 0 0 0
1 empty_q 315 159 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 empty_c 316 160 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 aempty_c 317 161 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 rd_ptr_inc 318 162 6000f 1 0 2 0 3 17 7 7 0 0 0 0
1 sync_wr_ptr_dec 319 163 6000f 1 0 2 0 3 17 7 7 0 0 0 0
1 rd_cnt 320 164 6000f 1 0 2 0 3 17 7 7 0 0 0 0
1 rd_data_q 321 194 70013 1 0 32 0 33 17 0 1ffffffff 0 0 0 0
1 rd_data_c 322 196 60012 1 0 32 0 33 17 1ffffffff 1ffffffff 0 0 0 0
1 grey_wr_ptr_dly 323 202 60010 1 0 2 0 3 17 7 7 0 0 0 0
1 W 324 0 c0000 1 0 31 0 32 17 21 0 0 0 0 0
1 DP 325 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 WR_FAST 326 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 RD_FAST 327 0 c0000 1 0 31 0 1 17 1 0 0 0 0 0
1 FULL_DP 328 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 EMPTY_DP 329 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 AW 330 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 1308 84 11 1 0 0 1308
4 1313 102 15 f 1313 1313 1313
4 1321 103 15 f 1321 1321 1321
4 1330 105 10 f 1330 1330 1330
4 1341 106 10 f 1341 1341 1341
4 1346 109 12 1 1347 0 1346
4 1347 109 50 6 1346 0 1346
4 1356 129 11 f 1356 1356 1356
4 1359 130 11 f 1359 1359 1359
4 1361 132 13 1 1362 0 1361
4 1362 132 29 6 1361 0 1361
4 1365 139 14 f 1365 1365 1365
4 1370 142 13 1 1371 0 1370
4 1371 142 51 6 1370 0 1370
4 1376 153 11 f 1376 1376 1376
4 1381 162 15 f 1381 1381 1381
4 1386 163 15 f 1386 1386 1386
4 1394 164 15 f 1394 1394 1394
4 1403 166 10 f 1403 1403 1403
4 1412 167 10 f 1412 1412 1412
4 1417 169 12 1 1418 0 1417
4 1418 169 50 6 1417 0 1417
4 1427 191 11 f 1427 1427 1427
4 1430 192 11 f 1430 1430 1430
4 1438 196 18 f 1438 1438 1438
4 1440 197 12 1 1441 0 1440
4 1441 197 28 6 1440 0 1440
4 1450 200 10 f 1450 1450 1450
4 1453 203 14 f 1453 1453 1453
4 1458 206 13 1 1459 0 1458
4 1459 206 51 6 1458 0 1458
4 1464 216 11 f 1464 1464 1464
4 1466 308 9 1 1467 0 1466
4 1467 308 25 6 1466 0 1466
4 1469 315 9 1 1470 0 1469
4 1470 315 25 6 1469 0 1469
3 1 async_fifo.$u0 "tb.dut.u_wb2sdrc.u_rddatafifo.$u0" 0 ../rtl/lib/async_fifo.v 0 88 1
2 1471 0 85 100010 1 1004 0 0 32 48 0 0
2 1472 32 85 a000b 1 1008 0 0 32 1 AW
2 1473 11 85 a0010 1 1104 1471 1472 1 18 0 1 1 0 0 0
2 1474 39 85 60011 1 6 1473 0
2 1475 3d 85 130017 0 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 1474 85 6 11 1475 0 1474
4 1475 85 19 0 0 0 1474
3 1 async_fifo.$u0.$u1 "tb.dut.u_wb2sdrc.u_rddatafifo.$u0.$u1" 0 ../rtl/lib/async_fifo.v 0 87 1
2 1476 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 1476 86 0 11 0 0 1476
3 1 async_fifo.$u2 "tb.dut.u_wb2sdrc.u_rddatafifo.$u2" 0 ../rtl/lib/async_fifo.v 0 127 1
2 1477 1 110 6000f 4 100c 0 0 1 1 wr_reset_n
2 1478 1d 110 50005 4 100c 1477 0 1 18 0 1 1 1 0 0
2 1479 39 110 10010 305 e 1478 0
2 1480 1 115 a000e 1 1004 0 0 1 1 wr_en
2 1481 39 115 6000f 10e 6 1480 0
2 1482 3d 122 6000a 10e 5002 0 0 1 18 0 1 0 0 0 0 $u6
2 1483 3d 115 110015 0 5002 0 0 1 18 0 1 0 0 0 0 $u4
2 1484 3d 110 120016 1f7 5002 0 0 1 18 0 1 0 0 0 0 $u3
4 1479 110 1 11 1484 1481 1479
4 1484 110 18 0 0 0 1479
4 1481 115 6 0 1483 1482 1479
4 1483 115 17 0 0 0 1479
4 1482 122 6 0 0 0 1479
3 1 async_fifo.$u2.$u3 "tb.dut.u_wb2sdrc.u_rddatafifo.$u2.$u3" 0 ../rtl/lib/async_fifo.v 0 114 1
2 1485 0 111 c000c 1 1004 0 0 32 48 0 0
2 1486 1 111 20007 0 1410 0 0 3 1 wr_ptr
2 1487 38 111 2000c 1f7 6 1485 1486
2 1488 0 112 110011 1 1004 0 0 32 48 0 0
2 1489 1 112 2000c 0 1410 0 0 3 1 grey_wr_ptr
2 1490 38 112 20011 1f7 6 1488 1489
2 1491 0 113 c000c 1 1004 0 0 32 48 0 0
2 1492 1 113 20007 0 1410 0 0 1 1 full_q
2 1493 38 113 2000c 1f7 6 1491 1492
4 1487 111 2 11 1490 1490 1487
4 1490 112 2 0 1493 1493 1487
4 1493 113 2 0 0 0 1487
3 1 async_fifo.$u2.$u4 "tb.dut.u_wb2sdrc.u_rddatafifo.$u2.$u4" 0 ../rtl/lib/async_fifo.v 0 121 1
2 1494 1 116 c0015 0 1010 0 0 3 1 wr_ptr_inc
2 1495 1 116 20007 0 1410 0 0 3 1 wr_ptr
2 1496 38 116 20015 0 32 1494 1495
2 1497 1 117 1a0023 0 1010 0 0 3 1 wr_ptr_inc
2 1498 47 117 1a0023 0 20 1497 0 bin2grey.bin
2 1499 3a 117 110024 0 5010 0 1498 3 18 0 7 0 0 0 0 bin2grey
2 1500 1 117 2000c 0 1410 0 0 3 1 grey_wr_ptr
2 1501 38 117 20024 0 32 1499 1500
2 1502 0 118 190019 0 1010 0 0 32 48 1 0
2 1503 32 118 110017 0 1010 0 0 32 1 FULL_DP
2 1504 7 118 110019 0 201030 1502 1503 32 18 0 ffffffff 0 0 0 0
2 1505 1 118 6000b 0 1010 0 0 3 1 wr_cnt
2 1506 11 118 6001a 0 1030 1504 1505 1 18 0 1 0 0 0 0
2 1507 39 118 2001b 0 22 1506 0
2 1508 3d 118 1d0021 0 5002 0 0 1 18 0 1 0 0 0 0 $u5
4 1496 116 2 11 1501 1501 1496
4 1501 117 2 0 1507 1507 1496
4 1507 118 2 0 1508 0 1496
4 1508 118 29 0 0 0 1496
3 1 async_fifo.$u2.$u4.$u5 "tb.dut.u_wb2sdrc.u_rddatafifo.$u2.$u4.$u5" 0 ../rtl/lib/async_fifo.v 0 120 1
2 1509 0 119 d0010 0 21010 0 0 1 16 1 0
2 1510 1 119 30008 0 1410 0 0 1 1 full_q
2 1511 38 119 30010 0 32 1509 1510
4 1511 119 3 11 0 0 1511
3 1 async_fifo.$u2.$u6 "tb.dut.u_wb2sdrc.u_rddatafifo.$u2.$u6" 0 ../rtl/lib/async_fifo.v 0 126 1
2 1512 32 123 1c0022 1 1008 0 0 32 1 FULL_DP
2 1513 1 123 15001a 1 1004 0 0 3 1 wr_cnt
2 1514 d 123 150022 1 201088 1512 1513 1 18 0 1 0 1 0 0
2 1515 1 123 a000f 1 1004 0 0 1 1 full_q
2 1516 18 123 a0023 1 1084 1514 1515 1 18 0 1 1 0 0 0
2 1517 39 123 60024 10e 6 1516 0
2 1518 3d 123 26002a 0 5002 0 0 1 18 0 1 0 0 0 0 $u7
4 1517 123 6 11 1518 0 1517
4 1518 123 38 0 0 0 1517
3 1 async_fifo.$u2.$u6.$u7 "tb.dut.u_wb2sdrc.u_rddatafifo.$u2.$u6.$u7" 0 ../rtl/lib/async_fifo.v 0 125 1
2 1519 0 124 d0010 0 21010 0 0 1 16 0 0
2 1520 1 124 30008 0 1410 0 0 1 1 full_q
2 1521 38 124 30010 0 32 1519 1520
4 1521 124 3 11 0 0 1521
3 1 async_fifo.$u8 "tb.dut.u_wb2sdrc.u_rddatafifo.$u8" 0 ../rtl/lib/async_fifo.v 0 136 1
2 1522 1 133 50009 1 1004 0 0 1 1 wr_en
2 1523 39 133 1000a 303 6 1522 0
2 1524 3d 133 c0010 0 5002 0 0 1 18 0 1 0 0 0 0 $u9
4 1523 133 1 11 1524 0 1523
4 1524 133 12 0 0 0 1523
3 1 async_fifo.$u8.$u9 "tb.dut.u_wb2sdrc.u_rddatafifo.$u8.$u9" 0 ../rtl/lib/async_fifo.v 0 135 1
2 1525 1 134 19001f 0 1010 0 0 33 1 wr_data
2 1526 0 134 120012 0 1404 0 0 32 48 0 0
2 1527 0 134 100010 0 1408 0 0 32 48 1 0
2 1528 32 134 d000e 0 1408 0 0 32 1 AW
2 1529 7 134 d0010 0 1608 1527 1528 32 18 0 ffffffff fffffffc 1 2 1
2 1530 24 134 60013 0 1410 1526 1529 2 18 0 3 0 0 0 0 wr_ptr
2 1531 23 134 20014 0 1410 0 1530 33 18 0 1ffffffff 0 0 0 0 mem
2 1532 38 134 2001f 0 32 1525 1531
4 1532 134 2 11 0 0 1532
3 1 async_fifo.$u10 "tb.dut.u_wb2sdrc.u_rddatafifo.$u10" 0 ../rtl/lib/async_fifo.v 0 151 1
2 1533 1 143 6000f 4 100c 0 0 1 1 wr_reset_n
2 1534 1d 143 50005 4 100c 1533 0 1 18 0 1 1 1 0 0
2 1535 39 143 10010 305 e 1534 0
2 1536 3d 147 6000a 10e 5002 0 0 1 18 0 1 0 0 0 0 $u12
2 1537 3d 143 120016 1f7 5002 0 0 1 18 0 1 0 0 0 0 $u11
4 1535 143 1 11 1537 1536 1535
4 1537 143 18 0 0 0 1535
4 1536 147 6 0 0 0 1535
3 1 async_fifo.$u10.$u11 "tb.dut.u_wb2sdrc.u_rddatafifo.$u10.$u11" 0 ../rtl/lib/async_fifo.v 0 146 1
2 1538 0 144 130013 1 1004 0 0 32 48 0 0
2 1539 1 144 2000e 0 1410 0 0 3 1 sync_rd_ptr_0
2 1540 38 144 20013 1f7 6 1538 1539
2 1541 0 145 130013 1 1004 0 0 32 48 0 0
2 1542 1 145 2000e 0 1410 0 0 3 1 sync_rd_ptr_1
2 1543 38 145 20013 1f7 6 1541 1542
4 1540 144 2 11 1543 1543 1540
4 1543 145 2 0 0 0 1540
3 1 async_fifo.$u10.$u12 "tb.dut.u_wb2sdrc.u_rddatafifo.$u10.$u12" 0 ../rtl/lib/async_fifo.v 0 150 1
2 1544 1 148 130021 2 1004 0 0 3 1 grey_rd_ptr_dly
2 1545 1 148 2000e 0 1410 0 0 3 1 sync_rd_ptr_0
2 1546 38 148 20021 10e 6 1544 1545
2 1547 1 149 13001f 2 1004 0 0 3 1 sync_rd_ptr_0
2 1548 1 149 2000e 0 1410 0 0 3 1 sync_rd_ptr_1
2 1549 38 149 2001f 10e 6 1547 1548
4 1546 148 2 11 1549 1549 1546
4 1549 149 2 0 0 0 1546
3 1 async_fifo.$u13 "tb.dut.u_wb2sdrc.u_rddatafifo.$u13" 0 ../rtl/lib/async_fifo.v 0 189 1
2 1550 1 170 b0014 3 100c 0 0 1 1 rd_reset_n
2 1551 1d 170 a000a 3 100c 1550 0 1 18 0 1 1 1 0 0
2 1552 39 170 60015 606 e 1551 0
2 1553 3d 175 b000f 21e 5002 0 0 1 18 0 1 0 0 0 0 $u15
2 1554 3d 170 17001b 3e8 5002 0 0 1 18 0 1 0 0 0 0 $u14
4 1552 170 6 11 1554 1553 1552
4 1554 170 23 0 0 0 1552
4 1553 175 11 0 0 0 1552
3 1 async_fifo.$u13.$u14 "tb.dut.u_wb2sdrc.u_rddatafifo.$u13.$u14" 0 ../rtl/lib/async_fifo.v 0 174 1
2 1555 0 171 130013 1 1004 0 0 32 48 0 0
2 1556 1 171 9000e 0 1410 0 0 3 1 rd_ptr
2 1557 38 171 90013 3e8 6 1555 1556
2 1558 0 172 110011 1 1004 0 0 32 48 0 0
2 1559 1 172 2000c 0 1410 0 0 3 1 grey_rd_ptr
2 1560 38 172 20011 3e8 6 1558 1559
2 1561 0 173 d0010 1 21008 0 0 1 16 1 0
2 1562 1 173 20008 0 1410 0 0 1 1 empty_q
2 1563 38 173 20010 3e8 a 1561 1562
4 1557 171 9 11 1560 1560 1557
4 1560 172 2 0 1563 1563 1557
4 1563 173 2 0 0 0 1557
3 1 async_fifo.$u13.$u15 "tb.dut.u_wb2sdrc.u_rddatafifo.$u13.$u15" 0 ../rtl/lib/async_fifo.v 0 188 1
2 1564 1 176 d0011 1 1004 0 0 1 1 rd_en
2 1565 39 176 90012 21e 6 1564 0
2 1566 3d 183 e0012 21e 5002 0 0 1 18 0 1 0 0 0 0 $u18
2 1567 3d 176 140018 0 5002 0 0 1 18 0 1 0 0 0 0 $u16
4 1565 176 9 11 1567 1566 1565
4 1567 176 20 0 0 0 1565
4 1566 183 14 0 0 0 1565
3 1 async_fifo.$u13.$u15.$u16 "tb.dut.u_wb2sdrc.u_rddatafifo.$u13.$u15.$u16" 0 ../rtl/lib/async_fifo.v 0 182 1
2 1568 1 177 16001f 0 1010 0 0 3 1 rd_ptr_inc
2 1569 1 177 c0011 0 1410 0 0 3 1 rd_ptr
2 1570 38 177 c001f 0 32 1568 1569
2 1571 1 178 24002d 0 1010 0 0 3 1 rd_ptr_inc
2 1572 47 178 24002d 0 20 1571 0 bin2grey.bin
2 1573 3a 178 1b002e 0 5010 0 1572 3 18 0 7 0 0 0 0 bin2grey
2 1574 1 178 c0016 0 1410 0 0 3 1 grey_rd_ptr
2 1575 38 178 c002e 0 32 1573 1574
2 1576 0 179 220022 0 1010 0 0 32 48 1 0
2 1577 32 179 190020 0 1010 0 0 1 1 EMPTY_DP
2 1578 6 179 190022 0 201030 1576 1577 32 18 0 ffffffff 0 0 0 0
2 1579 1 179 100015 0 1010 0 0 3 1 rd_cnt
2 1580 11 179 100023 0 1030 1578 1579 1 18 0 1 0 0 0 0
2 1581 39 179 c0024 0 22 1580 0
2 1582 3d 179 26002a 0 5002 0 0 1 18 0 1 0 0 0 0 $u17
4 1570 177 12 11 1575 1575 1570
4 1575 178 12 0 1581 1581 1570
4 1581 179 12 0 1582 0 1570
4 1582 179 38 0 0 0 1570
3 1 async_fifo.$u13.$u15.$u16.$u17 "tb.dut.u_wb2sdrc.u_rddatafifo.$u13.$u15.$u16.$u17" 0 ../rtl/lib/async_fifo.v 0 181 1
2 1583 0 180 1a001d 0 21010 0 0 1 16 1 0
2 1584 1 180 f0015 0 1410 0 0 1 1 empty_q
2 1585 38 180 f001d 0 32 1583 1584
4 1585 180 15 11 0 0 1585
3 1 async_fifo.$u13.$u15.$u18 "tb.dut.u_wb2sdrc.u_rddatafifo.$u13.$u15.$u18" 0 ../rtl/lib/async_fifo.v 0 187 1
2 1586 32 184 24002b 1 1004 0 0 1 1 EMPTY_DP
2 1587 1 184 1c0021 2 1004 0 0 3 1 rd_cnt
2 1588 15 184 1c002b 2 201044 1586 1587 1 18 0 1 1 0 0 0
2 1589 1 184 100016 1 1008 0 0 1 1 empty_q
2 1590 18 184 10002c 2 1104 1588 1589 1 18 0 1 0 1 0 0
2 1591 39 184 c002d 21e 6 1590 0
2 1592 3d 184 2f0033 0 5002 0 0 1 18 0 1 0 0 0 0 $u19
4 1591 184 12 11 1592 0 1591
4 1592 184 47 0 0 0 1591
3 1 async_fifo.$u13.$u15.$u18.$u19 "tb.dut.u_wb2sdrc.u_rddatafifo.$u13.$u15.$u18.$u19" 0 ../rtl/lib/async_fifo.v 0 186 1
2 1593 0 185 120015 0 21010 0 0 1 16 0 0
2 1594 1 185 7000d 0 1410 0 0 1 1 empty_q
2 1595 38 185 70015 0 32 1593 1594
4 1595 185 7 11 0 0 1595
3 1 async_fifo.$u20 "tb.dut.u_wb2sdrc.u_rddatafifo.$u20" 0 ../rtl/lib/async_fifo.v 0 199 1
2 1596 1 198 e0016 1 1000 0 0 33 1 rd_data_c
2 1597 1 198 10009 0 1400 0 0 33 1 rd_data_q
2 1598 38 198 10016 606 2 1596 1597
4 1598 198 1 11 0 0 1598
3 1 async_fifo.$u21 "tb.dut.u_wb2sdrc.u_rddatafifo.$u21" 0 ../rtl/lib/async_fifo.v 0 215 1
2 1599 1 207 6000f 3 100c 0 0 1 1 rd_reset_n
2 1600 1d 207 50005 3 100c 1599 0 1 18 0 1 1 1 0 0
2 1601 39 207 10010 606 e 1600 0
2 1602 3d 211 6000a 21e 5002 0 0 1 18 0 1 0 0 0 0 $u23
2 1603 3d 207 120016 3e8 5002 0 0 1 18 0 1 0 0 0 0 $u22
4 1601 207 1 11 1603 1602 1601
4 1603 207 18 0 0 0 1601
4 1602 211 6 0 0 0 1601
3 1 async_fifo.$u21.$u22 "tb.dut.u_wb2sdrc.u_rddatafifo.$u21.$u22" 0 ../rtl/lib/async_fifo.v 0 210 1
2 1604 0 208 150015 1 1004 0 0 32 48 0 0
2 1605 1 208 40010 0 1410 0 0 3 1 sync_wr_ptr_0
2 1606 38 208 40015 3e8 6 1604 1605
2 1607 0 209 150015 1 1004 0 0 32 48 0 0
2 1608 1 209 40010 0 1410 0 0 3 1 sync_wr_ptr_1
2 1609 38 209 40015 3e8 6 1607 1608
4 1606 208 4 11 1609 1609 1606
4 1609 209 4 0 0 0 1606
3 1 async_fifo.$u21.$u23 "tb.dut.u_wb2sdrc.u_rddatafifo.$u21.$u23" 0 ../rtl/lib/async_fifo.v 0 214 1
2 1610 1 212 150023 1 1004 0 0 3 1 grey_wr_ptr_dly
2 1611 1 212 40010 0 1410 0 0 3 1 sync_wr_ptr_0
2 1612 38 212 40023 21e 6 1610 1611
2 1613 1 213 150021 1 1004 0 0 3 1 sync_wr_ptr_0
2 1614 1 213 40010 0 1410 0 0 3 1 sync_wr_ptr_1
2 1615 38 213 40021 21e 6 1613 1614
4 1612 212 4 11 1615 1615 1612
4 1615 213 4 0 0 0 1612
3 2 async_fifo.bin2grey "tb.dut.u_wb2sdrc.u_rddatafifo.bin2grey" 0 ../rtl/lib/async_fifo.v 220 233 1
2 1616 3d 224 4 0 5802 0 0 1 18 0 1 0 0 0 0 $u24
1 bin2grey 331 220 1090010 1 0 2 0 3 17 7 7 0 0 0 0
1 bin 332 221 100000d 1 0 2 0 3 17 7 7 0 0 0 0
1 bin_8 333 222 107000a 1 0 8 0 9 17 0 1ff 0 0 0 0
1 grey_8 334 223 107000a 1 0 8 0 9 17 0 1ff 0 0 0 0
4 1616 224 0 11 0 0 1616
3 1 async_fifo.bin2grey.$u24 "tb.dut.u_wb2sdrc.u_rddatafifo.bin2grey.$u24" 0 ../rtl/lib/async_fifo.v 0 232 1
2 1617 1 225 9000b 0 1800 0 0 3 1 bin
2 1618 1 225 10005 0 1c00 0 0 9 1 bin_8
2 1619 37 225 1000b 0 802 1617 1618
2 1620 0 226 1f001f 0 1814 0 0 32 48 0 0
2 1621 0 226 1d001d 0 1818 0 0 32 48 2 0
2 1622 24 226 170020 0 1830 1620 1621 3 18 0 7 0 0 0 0 bin_8
2 1623 47 226 170020 0 820 1622 0 do_grey.bin
2 1624 3a 226 f0021 0 5810 0 1623 2 18 0 3 0 0 0 0 do_grey
2 1625 0 226 a000a 0 1c04 0 0 32 48 0 0
2 1626 0 226 80008 0 1c08 0 0 32 48 1 0
2 1627 24 226 1000b 0 1c00 1625 1626 2 18 0 3 0 0 0 0 grey_8
2 1628 37 226 10021 0 822 1624 1627
2 1629 0 227 1f001f 0 1818 0 0 32 48 2 0
2 1630 0 227 1d001d 0 1818 0 0 32 48 4 0
2 1631 24 227 170020 0 1830 1629 1630 3 18 0 7 0 0 0 0 bin_8
2 1632 47 227 170020 0 820 1631 0 do_grey.bin
2 1633 3a 227 f0021 0 5810 0 1632 2 18 0 3 0 0 0 0 do_grey
2 1634 0 227 a000a 0 1c08 0 0 32 48 2 0
2 1635 0 227 80008 0 1c08 0 0 32 48 3 0
2 1636 24 227 1000b 0 1c00 1634 1635 2 18 0 3 0 0 0 0 grey_8
2 1637 37 227 10021 0 822 1633 1636
2 1638 0 228 1f001f 0 1818 0 0 32 48 4 0
2 1639 0 228 1d001d 0 1818 0 0 32 48 6 0
2 1640 24 228 170020 0 1830 1638 1639 3 18 0 7 0 0 0 0 bin_8
2 1641 47 228 170020 0 820 1640 0 do_grey.bin
2 1642 3a 228 f0021 0 5810 0 1641 2 18 0 3 0 0 0 0 do_grey
2 1643 0 228 a000a 0 1c08 0 0 32 48 4 0
2 1644 0 228 80008 0 1c08 0 0 32 48 5 0
2 1645 24 228 1000b 0 1c00 1643 1644 2 18 0 3 0 0 0 0 grey_8
2 1646 37 228 10021 0 822 1642 1645
2 1647 0 229 1f001f 0 1818 0 0 32 48 6 0
2 1648 0 229 1d001d 0 1818 0 0 32 48 8 0
2 1649 24 229 170020 0 1830 1647 1648 3 18 0 7 0 0 0 0 bin_8
2 1650 47 229 170020 0 820 1649 0 do_grey.bin
2 1651 3a 229 f0021 0 5810 0 1650 2 18 0 3 0 0 0 0 do_grey
2 1652 0 229 a000a 0 1c08 0 0 32 48 6 0
2 1653 0 229 80008 0 1c08 0 0 32 48 7 0
2 1654 24 229 1000b 0 1c00 1652 1653 2 18 0 3 0 0 0 0 grey_8
2 1655 37 229 10021 0 822 1651 1654
2 1656 0 230 130013 0 1810 0 0 32 48 8 0
2 1657 23 230 d0014 0 1810 0 1656 1 18 0 1 0 0 0 0 bin_8
2 1658 0 230 80008 0 1c00 0 0 32 48 8 0
2 1659 23 230 10009 0 1c00 0 1658 1 18 0 1 0 0 0 0 grey_8
2 1660 37 230 10014 0 822 1657 1659
2 1661 1 231 c0011 0 1800 0 0 9 1 grey_8
2 1662 1 231 10008 0 1c00 0 0 3 1 bin2grey
2 1663 37 231 10011 0 802 1661 1662
4 1619 225 1 11 1628 1628 1619
4 1628 226 1 0 1637 1637 1619
4 1637 227 1 0 1646 1646 1619
4 1646 228 1 0 1655 1655 1619
4 1655 229 1 0 1660 1660 1619
4 1660 230 1 0 1663 1663 1619
4 1663 231 1 0 0 0 1619
3 2 async_fifo.grey2bin "tb.dut.u_wb2sdrc.u_rddatafifo.grey2bin" 0 ../rtl/lib/async_fifo.v 235 248 1
2 1664 3d 239 4 4 5802 0 0 1 18 0 1 0 0 0 0 $u25
1 grey2bin 335 235 1090010 1 0 2 0 3 17 7 7 0 0 0 0
1 grey 336 236 100000d 1 0 2 0 3 17 7 7 0 0 0 0
1 grey_8 337 237 107000a 1 0 8 0 9 17 0 1ff 0 0 0 0
1 bin_8 338 238 107000a 1 0 8 0 9 17 0 1ff 0 0 0 0
4 1664 239 0 11 0 0 1664
3 1 async_fifo.grey2bin.$u25 "tb.dut.u_wb2sdrc.u_rddatafifo.grey2bin.$u25" 0 ../rtl/lib/async_fifo.v 0 247 1
2 1665 1 240 a000d 4 1804 0 0 3 1 grey
2 1666 1 240 10006 0 1c10 0 0 9 1 grey_8
2 1667 37 240 1000d 4 816 1665 1666
2 1668 0 241 130013 3 1808 0 0 32 48 8 0
2 1669 23 241 c0014 3 1804 0 1668 1 18 0 1 0 0 0 0 grey_8
2 1670 0 241 70007 3 1c08 0 0 32 48 8 0
2 1671 23 241 10008 0 1c10 0 1670 1 18 0 1 0 0 0 0 bin_8
2 1672 37 241 10014 4 806 1669 1671
2 1673 0 242 290029 1 1808 0 0 32 48 6 0
2 1674 0 242 270027 3 1808 0 0 32 48 7 0
2 1675 24 242 20002a 3 1a04 1673 1674 2 18 0 3 0 0 0 0 grey_8
2 1676 0 242 1c001c 2 1808 0 0 32 48 8 0
2 1677 23 242 16001d 2 1804 0 1676 1 18 0 1 0 0 0 0 bin_8
2 1678 31 242 16002a 4 1844 1675 1677 3 18 0 7 7 0 0 0
2 1679 26 242 15002b 4 1804 1678 0 3 18 0 7 7 0 0 0
2 1680 47 242 15002b 4 804 1679 0 do_bin.grey
2 1681 3a 242 e002c 4 5804 0 1680 2 18 0 3 3 0 0 0 do_bin
2 1682 0 242 90009 0 1c08 0 0 32 48 6 0
2 1683 0 242 70007 0 1c08 0 0 32 48 7 0
2 1684 24 242 1000a 0 1c10 1682 1683 2 18 0 3 0 0 0 0 bin_8
2 1685 37 242 1002c 4 806 1681 1684
2 1686 0 243 290029 1 1808 0 0 32 48 4 0
2 1687 0 243 270027 3 1808 0 0 32 48 5 0
2 1688 24 243 20002a 3 1a04 1686 1687 2 18 0 3 0 0 0 0 grey_8
2 1689 0 243 1c001c 2 1808 0 0 32 48 6 0
2 1690 23 243 16001d 2 1804 0 1689 1 18 0 1 0 0 0 0 bin_8
2 1691 31 243 16002a 4 1844 1688 1690 3 18 0 7 7 0 0 0
2 1692 26 243 15002b 4 1804 1691 0 3 18 0 7 7 0 0 0
2 1693 47 243 15002b 4 800 1692 0 do_bin.grey
2 1694 3a 243 e002c 4 5804 0 1693 2 18 0 3 3 0 0 0 do_bin
2 1695 0 243 90009 0 1c08 0 0 32 48 4 0
2 1696 0 243 70007 0 1c08 0 0 32 48 5 0
2 1697 24 243 1000a 0 1c10 1695 1696 2 18 0 3 0 0 0 0 bin_8
2 1698 37 243 1002c 4 806 1694 1697
2 1699 0 244 290029 1 1808 0 0 32 48 2 0
2 1700 0 244 270027 3 1808 0 0 32 48 3 0
2 1701 24 244 20002a 3 1a04 1699 1700 2 18 0 3 0 0 0 0 grey_8
2 1702 0 244 1c001c 2 1808 0 0 32 48 4 0
2 1703 23 244 16001d 2 1804 0 1702 1 18 0 1 0 0 0 0 bin_8
2 1704 31 244 16002a 4 1844 1701 1703 3 18 0 7 7 0 0 0
2 1705 26 244 15002b 4 1804 1704 0 3 18 0 7 7 0 0 0
2 1706 47 244 15002b 4 800 1705 0 do_bin.grey
2 1707 3a 244 e002c 4 5804 0 1706 2 18 0 3 3 0 0 0 do_bin
2 1708 0 244 90009 0 1c08 0 0 32 48 2 0
2 1709 0 244 70007 0 1c08 0 0 32 48 3 0
2 1710 24 244 1000a 0 1c10 1708 1709 2 18 0 3 0 0 0 0 bin_8
2 1711 37 244 1002c 4 806 1707 1710
2 1712 0 245 290029 1 1804 0 0 32 48 0 0
2 1713 0 245 270027 3 1808 0 0 32 48 1 0
2 1714 24 245 20002a 3 1904 1712 1713 2 18 0 3 0 0 0 0 grey_8
2 1715 0 245 1c001c 2 1808 0 0 32 48 2 0
2 1716 23 245 16001d 2 1804 0 1715 1 18 0 1 0 0 0 0 bin_8
2 1717 31 245 16002a 4 1844 1714 1716 3 18 0 7 7 0 0 0
2 1718 26 245 15002b 4 1804 1717 0 3 18 0 7 7 0 0 0
2 1719 47 245 15002b 4 800 1718 0 do_bin.grey
2 1720 3a 245 e002c 4 5804 0 1719 2 18 0 3 3 0 0 0 do_bin
2 1721 0 245 90009 0 1c04 0 0 32 48 0 0
2 1722 0 245 70007 0 1c08 0 0 32 48 1 0
2 1723 24 245 1000a 0 1c10 1721 1722 2 18 0 3 0 0 0 0 bin_8
2 1724 37 245 1002c 4 806 1720 1723
2 1725 1 246 c0010 1 1804 0 0 9 1 bin_8
2 1726 1 246 10008 0 1c10 0 0 3 1 grey2bin
2 1727 37 246 10010 4 806 1725 1726
4 1667 240 1 11 1672 1672 1667
4 1672 241 1 0 1685 1685 1667
4 1685 242 1 0 1698 1698 1667
4 1698 243 1 0 1711 1711 1667
4 1711 244 1 0 1724 1724 1667
4 1724 245 1 0 1727 1727 1667
4 1727 246 1 0 0 0 1667
3 2 async_fifo.do_grey "tb.dut.u_wb2sdrc.u_rddatafifo.do_grey" 0 ../rtl/lib/async_fifo.v 251 271 1
2 1728 3d 253 4 0 5802 0 0 1 18 0 1 0 0 0 0 $u26
1 do_grey 339 251 109000f 1 0 1 0 2 17 3 3 0 0 0 0
1 bin 340 252 100000c 1 0 2 0 3 17 7 7 0 0 0 0
4 1728 253 0 11 0 0 1728
3 1 async_fifo.do_grey.$u26 "tb.dut.u_wb2sdrc.u_rddatafifo.do_grey.$u26" 0 ../rtl/lib/async_fifo.v 0 270 1
2 1729 0 254 90009 0 1810 0 0 32 48 2 0
2 1730 23 254 5000a 0 1810 0 1729 1 18 0 1 0 0 0 0 bin
2 1731 39 254 1000b 0 822 1730 0
2 1732 3d 262 6000a 0 5802 0 0 1 18 0 1 0 0 0 0 $u28
2 1733 3d 254 d0011 0 5802 0 0 1 18 0 1 0 0 0 0 $u27
4 1731 254 1 11 1733 1732 1731
4 1733 254 13 0 0 0 1731
4 1732 262 6 0 0 0 1731
3 1 async_fifo.do_grey.$u26.$u27 "tb.dut.u_wb2sdrc.u_rddatafifo.do_grey.$u26.$u27" 0 ../rtl/lib/async_fifo.v 0 261 1
2 1734 0 256 30007 0 21810 0 0 2 16 0 0
2 1735 0 255 e000e 0 1814 0 0 32 48 0 0
2 1736 0 255 c000c 0 1818 0 0 32 48 1 0
2 1737 24 255 8000f 0 1832 1735 1736 2 18 0 3 0 0 0 0 bin
2 1738 2d 256 0 0 1822 1734 1737 1 18 0 1 0 0 0 0
2 1739 0 257 30007 0 21810 0 0 2 16 1 0
2 1740 2d 257 0 0 1822 1739 1737 1 18 0 1 0 0 0 0
2 1741 0 258 30007 0 21810 0 0 2 16 2 0
2 1742 2d 258 0 0 1822 1741 1737 1 18 0 1 0 0 0 0
2 1743 0 259 30007 0 21810 0 0 2 16 3 0
2 1744 2d 259 0 0 1822 1743 1737 1 18 0 1 0 0 0 0
2 1745 0 259 140018 0 21810 0 0 2 16 0 0
2 1746 1 259 a0010 0 1c00 0 0 2 1 do_grey
2 1747 37 259 a0018 0 822 1745 1746
2 1748 0 258 140018 0 21810 0 0 2 16 1 0
2 1749 1 258 a0010 0 1c00 0 0 2 1 do_grey
2 1750 37 258 a0018 0 822 1748 1749
2 1751 0 257 140018 0 21810 0 0 2 16 3 0
2 1752 1 257 a0010 0 1c00 0 0 2 1 do_grey
2 1753 37 257 a0018 0 822 1751 1752
2 1754 0 256 140018 0 21810 0 0 2 16 2 0
2 1755 1 256 a0010 0 1c00 0 0 2 1 do_grey
2 1756 37 256 a0018 0 822 1754 1755
4 1738 256 0 11 1756 1740 1738
4 1756 256 10 0 0 0 1738
4 1740 257 0 0 1753 1742 1738
4 1753 257 10 0 0 0 1738
4 1742 258 0 0 1750 1744 1738
4 1750 258 10 0 0 0 1738
4 1744 259 0 0 1747 0 1738
4 1747 259 10 0 0 0 1738
3 1 async_fifo.do_grey.$u26.$u28 "tb.dut.u_wb2sdrc.u_rddatafifo.do_grey.$u26.$u28" 0 ../rtl/lib/async_fifo.v 0 269 1
2 1757 0 264 30007 0 21810 0 0 2 16 0 0
2 1758 0 263 e000e 0 1814 0 0 32 48 0 0
2 1759 0 263 c000c 0 1818 0 0 32 48 1 0
2 1760 24 263 8000f 0 1832 1758 1759 2 18 0 3 0 0 0 0 bin
2 1761 2d 264 0 0 1822 1757 1760 1 18 0 1 0 0 0 0
2 1762 0 265 30007 0 21810 0 0 2 16 1 0
2 1763 2d 265 0 0 1822 1762 1760 1 18 0 1 0 0 0 0
2 1764 0 266 30007 0 21810 0 0 2 16 2 0
2 1765 2d 266 0 0 1822 1764 1760 1 18 0 1 0 0 0 0
2 1766 0 267 30007 0 21810 0 0 2 16 3 0
2 1767 2d 267 0 0 1822 1766 1760 1 18 0 1 0 0 0 0
2 1768 0 267 140018 0 21810 0 0 2 16 2 0
2 1769 1 267 a0010 0 1c00 0 0 2 1 do_grey
2 1770 37 267 a0018 0 822 1768 1769
2 1771 0 266 140018 0 21810 0 0 2 16 3 0
2 1772 1 266 a0010 0 1c00 0 0 2 1 do_grey
2 1773 37 266 a0018 0 822 1771 1772
2 1774 0 265 140018 0 21810 0 0 2 16 1 0
2 1775 1 265 a0010 0 1c00 0 0 2 1 do_grey
2 1776 37 265 a0018 0 822 1774 1775
2 1777 0 264 140018 0 21810 0 0 2 16 0 0
2 1778 1 264 a0010 0 1c00 0 0 2 1 do_grey
2 1779 37 264 a0018 0 822 1777 1778
4 1761 264 0 11 1779 1763 1761
4 1779 264 10 0 0 0 1761
4 1763 265 0 0 1776 1765 1761
4 1776 265 10 0 0 0 1761
4 1765 266 0 0 1773 1767 1761
4 1773 266 10 0 0 0 1761
4 1767 267 0 0 1770 0 1761
4 1770 267 10 0 0 0 1761
3 2 async_fifo.do_bin "tb.dut.u_wb2sdrc.u_rddatafifo.do_bin" 0 ../rtl/lib/async_fifo.v 273 293 1
2 1780 3d 275 4 10 5802 0 0 1 18 0 1 0 0 0 0 $u29
1 do_bin 341 273 109000f 1 0 1 0 2 17 3 3 0 0 0 0
1 grey 342 274 100000c 1 0 2 0 3 17 7 7 0 0 0 0
4 1780 275 0 11 0 0 1780
3 1 async_fifo.do_bin.$u29 "tb.dut.u_wb2sdrc.u_rddatafifo.do_bin.$u29" 0 ../rtl/lib/async_fifo.v 0 292 1
2 1781 0 276 a000a 10 1808 0 0 32 48 2 0
2 1782 23 276 5000b 10 1804 0 1781 1 18 0 1 0 0 0 0 grey
2 1783 39 276 1000c 10 806 1782 0
2 1784 3d 284 6000a 10 5802 0 0 1 18 0 1 0 0 0 0 $u31
2 1785 3d 276 e0012 0 5802 0 0 1 18 0 1 0 0 0 0 $u30
4 1783 276 1 11 1785 1784 1783
4 1785 276 14 0 0 0 1783
4 1784 284 6 0 0 0 1783
3 1 async_fifo.do_bin.$u29.$u30 "tb.dut.u_wb2sdrc.u_rddatafifo.do_bin.$u29.$u30" 0 ../rtl/lib/async_fifo.v 0 283 1
2 1786 0 278 30007 0 21810 0 0 2 16 2 0
2 1787 0 277 f000f 0 1814 0 0 32 48 0 0
2 1788 0 277 d000d 0 1818 0 0 32 48 1 0
2 1789 24 277 80010 0 1832 1787 1788 2 18 0 3 0 0 0 0 grey
2 1790 2d 278 0 0 1822 1786 1789 1 18 0 1 0 0 0 0
2 1791 0 279 30007 0 21810 0 0 2 16 3 0
2 1792 2d 279 0 0 1822 1791 1789 1 18 0 1 0 0 0 0
2 1793 0 280 30007 0 21810 0 0 2 16 1 0
2 1794 2d 280 0 0 1822 1793 1789 1 18 0 1 0 0 0 0
2 1795 0 281 30007 0 21810 0 0 2 16 0 0
2 1796 2d 281 0 0 1822 1795 1789 1 18 0 1 0 0 0 0
2 1797 0 281 130017 0 21810 0 0 2 16 3 0
2 1798 1 281 a000f 0 1c10 0 0 2 1 do_bin
2 1799 37 281 a0017 0 832 1797 1798
2 1800 0 280 130017 0 21810 0 0 2 16 2 0
2 1801 1 280 a000f 0 1c10 0 0 2 1 do_bin
2 1802 37 280 a0017 0 832 1800 1801
2 1803 0 279 130017 0 21810 0 0 2 16 1 0
2 1804 1 279 a000f 0 1c10 0 0 2 1 do_bin
2 1805 37 279 a0017 0 832 1803 1804
2 1806 0 278 130017 0 21810 0 0 2 16 0 0
2 1807 1 278 a000f 0 1c10 0 0 2 1 do_bin
2 1808 37 278 a0017 0 832 1806 1807
4 1790 278 0 11 1808 1792 1790
4 1808 278 10 0 0 0 1790
4 1792 279 0 0 1805 1794 1790
4 1805 279 10 0 0 0 1790
4 1794 280 0 0 1802 1796 1790
4 1802 280 10 0 0 0 1790
4 1796 281 0 0 1799 0 1790
4 1799 281 10 0 0 0 1790
3 1 async_fifo.do_bin.$u29.$u31 "tb.dut.u_wb2sdrc.u_rddatafifo.do_bin.$u29.$u31" 0 ../rtl/lib/async_fifo.v 0 291 1
2 1809 0 286 30007 1 21804 0 0 2 16 0 0
2 1810 0 285 f000f 1 1804 0 0 32 48 0 0
2 1811 0 285 d000d 10 1808 0 0 32 48 1 0
2 1812 24 285 80010 16 1906 1810 1811 2 18 0 3 0 0 0 0 grey
2 1813 2d 286 0 10 184e 1809 1812 1 18 0 1 1 1 0 0
2 1814 0 287 30007 1 21808 0 0 2 16 1 0
2 1815 2d 287 0 2 1806 1814 1812 1 18 0 1 1 0 0 0
2 1816 0 288 30007 1 21808 0 0 2 16 3 0
2 1817 2d 288 0 2 1806 1816 1812 1 18 0 1 1 0 0 0
2 1818 0 289 30007 1 21808 0 0 2 16 2 0
2 1819 2d 289 0 2 1806 1818 1812 1 18 0 1 1 0 0 0
2 1820 0 289 130017 0 21810 0 0 2 16 3 0
2 1821 1 289 a000f 0 1c10 0 0 2 1 do_bin
2 1822 37 289 a0017 0 832 1820 1821
2 1823 0 288 130017 0 21810 0 0 2 16 2 0
2 1824 1 288 a000f 0 1c10 0 0 2 1 do_bin
2 1825 37 288 a0017 0 832 1823 1824
2 1826 0 287 130017 0 21810 0 0 2 16 1 0
2 1827 1 287 a000f 0 1c10 0 0 2 1 do_bin
2 1828 37 287 a0017 0 832 1826 1827
2 1829 0 286 130017 1 21804 0 0 2 16 0 0
2 1830 1 286 a000f 0 1c10 0 0 2 1 do_bin
2 1831 37 286 a0017 e 806 1829 1830
4 1813 286 0 11 1831 1815 1813
4 1831 286 10 0 0 0 1813
4 1815 287 0 0 1828 1817 1813
4 1828 287 10 0 0 0 1813
4 1817 288 0 0 1825 1819 1813
4 1825 288 10 0 0 0 1813
4 1819 289 0 0 1822 0 1813
4 1822 289 10 0 0 0 1813
3 2 async_fifo.get_cnt "tb.dut.u_wb2sdrc.u_rddatafifo.get_cnt" 0 ../rtl/lib/async_fifo.v 295 305 1
2 1832 3d 297 4 3 5802 0 0 1 18 0 1 0 0 0 0 $u32
1 get_cnt 343 295 1090010 1 0 2 0 3 17 7 7 0 0 0 0
1 wr_ptr 344 296 100000d 1 0 2 0 3 17 7 7 0 0 0 0
1 rd_ptr 345 296 1000015 1 0 2 0 3 17 7 7 0 0 0 0
4 1832 297 0 11 0 0 1832
3 1 async_fifo.get_cnt.$u32 "tb.dut.u_wb2sdrc.u_rddatafifo.get_cnt.$u32" 0 ../rtl/lib/async_fifo.v 0 304 1
2 1833 1 298 f0014 2 1804 0 0 3 1 rd_ptr
2 1834 1 298 5000a 2 1804 0 0 3 1 wr_ptr
2 1835 14 298 50014 3 1848 1833 1834 1 18 0 1 0 1 0 0
2 1836 39 298 10015 3 80a 1835 0
2 1837 3d 301 6000a 0 5802 0 0 1 18 0 1 0 0 0 0 $u34
2 1838 3d 298 17001b 3 5802 0 0 1 18 0 1 0 0 0 0 $u33
4 1836 298 1 11 1838 1837 1836
4 1838 298 23 0 0 0 1836
4 1837 301 6 0 0 0 1836
3 1 async_fifo.get_cnt.$u32.$u33 "tb.dut.u_wb2sdrc.u_rddatafifo.get_cnt.$u32.$u33" 0 ../rtl/lib/async_fifo.v 0 300 1
2 1839 1 299 16001b 2 1804 0 0 3 1 rd_ptr
2 1840 1 299 d0012 2 1804 0 0 3 1 wr_ptr
2 1841 7 299 d001b 3 201844 1839 1840 3 18 0 7 7 0 0 0
2 1842 1 299 20008 0 1c10 0 0 3 1 get_cnt
2 1843 37 299 2001c 3 806 1841 1842
4 1843 299 2 11 0 0 1843
3 1 async_fifo.get_cnt.$u32.$u34 "tb.dut.u_wb2sdrc.u_rddatafifo.get_cnt.$u32.$u34" 0 ../rtl/lib/async_fifo.v 0 303 1
2 1844 1 302 1d0022 0 1810 0 0 3 1 wr_ptr
2 1845 1 302 140019 0 1810 0 0 3 1 rd_ptr
2 1846 7 302 140022 0 201830 1844 1845 3 18 0 7 0 0 0 0
2 1847 0 302 f000f 0 1810 0 0 32 48 2 0
2 1848 32 302 c000d 0 1810 0 0 32 1 DP
2 1849 3 302 c000f 0 1830 1847 1848 32 18 0 ffffffff 0 0 0 0
2 1850 7 302 c0023 0 1830 1846 1849 3 18 0 7 0 0 0 0
2 1851 1 302 20008 0 1c10 0 0 3 1 get_cnt
2 1852 37 302 20023 0 832 1850 1851
4 1852 302 2 11 0 0 1852
3 1 async_fifo.$u35 "tb.dut.u_wb2sdrc.u_rddatafifo.$u35" 0 ../rtl/lib/async_fifo.v 0 313 1
2 1853 1 309 100013 1 1004 0 0 1 1 full
2 1854 1 309 7000b 1 1004 0 0 1 1 wr_en
2 1855 18 309 70013 1 1044 1853 1854 1 18 0 1 1 1 0 0
2 1856 39 309 30014 303 6 1855 0
2 1857 3d 309 16001a 0 5002 0 0 1 18 0 1 0 0 0 0 $u36
4 1856 309 3 11 1857 0 1856
4 1857 309 22 0 0 0 1856
3 1 async_fifo.$u35.$u36 "tb.dut.u_wb2sdrc.u_rddatafifo.$u35.$u36" 0 ../rtl/lib/async_fifo.v 0 312 1
2 1858 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
2 1859 5b 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 1858 310 0 11 1859 1859 1858
4 1859 311 0 0 0 0 1858
3 1 async_fifo.$u37 "tb.dut.u_wb2sdrc.u_rddatafifo.$u37" 0 ../rtl/lib/async_fifo.v 0 320 1
2 1860 1 316 100014 2 1008 0 0 1 1 empty
2 1861 1 316 7000b 1 1004 0 0 1 1 rd_en
2 1862 18 316 70014 2 1084 1860 1861 1 18 0 1 1 0 0 0
2 1863 39 316 30015 606 6 1862 0
2 1864 3d 316 17001b 0 5002 0 0 1 18 0 1 0 0 0 0 $u38
4 1863 316 3 11 1864 0 1863
4 1864 316 23 0 0 0 1863
3 1 async_fifo.$u37.$u38 "tb.dut.u_wb2sdrc.u_rddatafifo.$u37.$u38" 0 ../rtl/lib/async_fifo.v 0 319 1
2 1865 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
2 1866 5b 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 1865 317 0 11 1866 1866 1865
4 1866 318 0 0 0 0 1865
3 1 wb2sdrc.$u11 "tb.dut.u_wb2sdrc.$u11" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 361 1
2 1867 0 358 320035 1 21008 0 0 1 16 1 0
2 1868 1 358 21002d 1 1004 0 0 1 1 rddatafifo_wr
2 1869 11 358 210035 1 1084 1867 1868 1 18 0 1 1 0 0 0
2 1870 0 358 19001c 1 21008 0 0 1 16 1 0
2 1871 1 358 60014 1 1004 0 0 1 1 rddatafifo_full
2 1872 11 358 6001c 1 1084 1870 1871 1 18 0 1 1 0 0 0
2 1873 18 358 60035 1 1044 1869 1872 1 18 0 1 1 1 0 0
2 1874 39 358 20036 303 6 1873 0
2 1875 3d 358 39003d 0 5002 0 0 1 18 0 1 0 0 0 0 $u12
4 1874 358 2 11 1875 0 1874
4 1875 358 57 0 0 0 1874
3 1 wb2sdrc.$u11.$u12 "tb.dut.u_wb2sdrc.$u11.$u12" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 360 1
2 1876 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 1876 359 0 11 0 0 1876
3 1 wb2sdrc.$u13 "tb.dut.u_wb2sdrc.$u13" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 367 1
2 1877 0 364 340037 1 21008 0 0 1 16 1 0
2 1878 1 364 23002f 1 1004 0 0 1 1 rddatafifo_rd
2 1879 11 364 230037 1 1084 1877 1878 1 18 0 1 1 0 0 0
2 1880 0 364 1b001e 1 21008 0 0 1 16 1 0
2 1881 1 364 70016 2 1008 0 0 1 1 rddatafifo_empty
2 1882 11 364 7001e 2 1208 1880 1881 1 18 0 1 0 1 0 0
2 1883 18 364 70037 2 1104 1879 1882 1 18 0 1 0 1 0 0
2 1884 39 364 30038 606 6 1883 0
2 1885 3d 364 3a003e 0 5002 0 0 1 18 0 1 0 0 0 0 $u14
4 1884 364 3 11 1885 0 1884
4 1885 364 58 0 0 0 1884
3 1 wb2sdrc.$u13.$u14 "tb.dut.u_wb2sdrc.$u13.$u14" 0 ../rtl/wb2sdrc/wb2sdrc.v 0 366 1
2 1886 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 1886 365 0 11 0 0 1886
3 0 sdrc_core "tb.dut.u_sdrc_core" 0 ../rtl/core/sdrc_core.v 77 477 1
2 1887 1 245 35003c 1c 100c 0 0 1 1 sdr_we_n
2 1888 1 245 2a0032 36 100c 0 0 1 1 sdr_cas_n
2 1889 1 245 1f0027 2c 100c 0 0 1 1 sdr_ras_n
2 1890 1 245 15001c 3e 100c 0 0 1 1 sdr_cs_n
2 1891 31 245 150027 3e 12cc 1889 1890 2 18 0 3 3 3 0 0
2 1892 31 245 150032 46 13cc 1888 1891 3 18 0 7 7 7 0 0
2 1893 31 245 15003c 46 13cc 1887 1892 4 18 0 f f f 0 0
2 1894 26 245 14003d 46 100c 1893 0 4 18 0 f f f 0 0
2 1895 1 245 a0010 0 1410 0 0 4 1 sdr_cmd
2 1896 35 245 a003d 46 e 1894 1895
2 1897 1 248 13001f 13 100c 0 0 1 1 sdr_den_n_int
2 1898 1 248 7000f 0 1410 0 0 1 1 sdr_den_n
2 1899 35 248 7001f 14 e 1897 1898
2 1900 1 249 13001e 16 100c 0 0 8 1 sdr_dout_int
2 1901 1 249 7000e 0 1410 0 0 8 1 sdr_dout
2 1902 35 249 7001e 17 e 1900 1901
2 1903 1 257 100016 608 100c 0 0 1 1 pad_clk
2 1904 27 257 80016 90c 100a 1903 0 1 18 0 1 0 0 0 0
2 1905 3d 257 19001d 303 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 1906 1 261 100012 607 100c 0 0 1 1 clk
2 1907 27 261 80012 90b 100a 1906 0 1 18 0 1 0 0 0 0
2 1908 3d 261 150019 303 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clk 346 142 18 1 0 0 0 1 17 1 1 0 1 1 0
1 pad_clk 347 143 18 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 348 144 18 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_width 349 145 18 1 0 1 0 2 17 3 3 0 2 0 0
1 cfg_colbits 350 146 18 1 0 1 0 2 17 3 3 0 0 0 0
1 app_req 351 152 9 1 0 0 0 1 17 1 1 0 1 0 0
1 app_req_addr 352 153 14 1 0 25 0 26 17 3ffffff 3ffffff 0 b 7 0
1 app_req_wr_n 353 154 9 1 0 0 0 1 17 1 1 0 0 0 0
1 app_req_wrap 354 155 18 1 0 0 0 1 17 1 1 0 0 0 0
1 app_req_ack 355 156 20018 1 0 0 0 1 17 1 1 0 1 1 0
1 app_wr_data 356 158 14 1 0 31 0 32 17 ffffffff ffffffff 0 1c4 174 0
1 app_wr_next_req 357 159 20011 1 0 0 0 1 17 1 1 0 1 1 0
1 app_wr_en_n 358 160 14 1 0 3 0 4 17 f f 0 0 0 0
1 app_last_wr 359 161 20018 1 0 0 0 1 17 1 1 0 1 1 0
1 app_rd_data 360 162 20015 1 0 31 0 32 17 ffffffff ffffffff 0 0 7f000000 0
1 app_rd_valid 361 163 20018 1 0 0 0 1 17 1 1 0 0 0 0
1 app_last_rd 362 164 20018 1 0 0 0 1 17 1 1 0 0 0 0
1 sdr_cke 363 169 20018 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_cs_n 364 170 2000a 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_ras_n 365 171 20018 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_cas_n 366 172 20018 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_we_n 367 173 20009 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_dqm 368 174 20015 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_ba 369 175 2000f 1 0 1 0 2 17 3 3 0 0 0 0
1 sdr_addr 370 176 20010 1 0 12 0 13 17 1fff 1fff 0 ff 43f 0
1 pad_sdr_din 371 177 14 1 0 7 0 8 17 ff ff 0 0 7f 0
1 sdr_dout 372 178 20015 1 0 7 0 8 17 ff ff 0 7f 7f 0
1 sdr_den_n 373 179 20015 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_init_done 374 184 20018 1 0 0 0 1 17 1 1 0 1 0 0
1 cfg_sdr_tras_d 375 185 e 1 0 3 0 4 17 f f 0 4 0 0
1 cfg_sdr_trp_d 376 186 18 1 0 3 0 4 17 f f 0 2 0 0
1 cfg_sdr_trcd_d 377 187 18 1 0 3 0 4 17 f f 0 2 0 0
1 cfg_sdr_en 378 188 9 1 0 0 0 1 17 1 1 0 1 0 0
1 cfg_req_depth 379 189 e 1 0 1 0 2 17 3 3 0 3 0 0
1 app_req_len 380 190 13 1 0 8 0 9 17 1ff 1ff 0 0 0 0
1 cfg_sdr_mode_reg 381 191 f 1 0 12 0 13 17 1fff 1fff 0 33 0 0
1 cfg_sdr_cas 382 192 e 1 0 2 0 3 17 7 7 0 3 0 0
1 cfg_sdr_trcar_d 383 193 e 1 0 3 0 4 17 f f 0 7 0 0
1 cfg_sdr_twr_d 384 194 18 1 0 3 0 4 17 f f 0 1 0 0
1 cfg_sdr_rfsh 385 195 11 1 0 11 0 12 17 fff fff 0 100 0 0
1 cfg_sdr_rfmax 386 196 11 1 0 2 0 3 17 7 7 0 6 0 0
1 app_req_dma_last 387 197 18 1 0 0 0 1 17 1 1 0 1 0 0
1 r2b_req_id 388 203 6000c 1 0 3 0 4 17 f f 0 0 0 0
1 r2b_ba 389 204 6000d 1 0 1 0 2 17 3 3 0 0 0 0
1 r2b_raddr 390 205 6000e 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 r2b_caddr 391 206 6000e 1 0 12 0 13 17 1fff 1fff 0 2c 1c 0
1 r2b_len 392 207 6000e 1 0 5 0 6 17 3f 3f 0 4 4 0
1 b2x_id 393 210 6000c 1 0 3 0 4 17 f f 0 0 0 0
1 b2x_ba 394 211 6000d 1 0 1 0 2 17 3 3 0 0 0 0
1 b2x_addr 395 212 6000e 1 0 12 0 13 17 1fff 1fff 0 fc 1f 0
1 b2x_len 396 213 6000e 1 0 5 0 6 17 3f 3f 0 0 0 0
1 b2x_cmd 397 214 6000d 1 0 1 0 2 17 3 3 0 3 0 0
1 x2b_pre_ok 398 217 6000d 1 0 3 0 4 17 f f 0 f f 0
1 xfr_id 399 218 6000c 1 0 3 0 4 17 f f 0 0 0 0
1 sdr_dout_int 400 225 60013 1 0 7 0 8 17 ff ff 0 7f 7f 0
1 sdr_den_n_int 401 227 60013 1 0 0 0 1 17 1 1 0 1 1 0
1 xfr_bank_sel 402 229 6000d 1 0 1 0 2 17 3 3 0 0 0 0
1 a2x_wrdt 403 235 60019 1 0 7 0 8 17 ff ff 0 ff 7f 0
1 a2x_wren_n 404 237 60019 1 0 0 0 1 17 1 1 0 0 0 0
1 x2a_rddt 405 240 60019 1 0 7 0 8 17 ff ff 0 0 7f 0
1 sdr_cmd 406 244 60018 1 0 3 0 4 17 f f 0 f f 0
1 pad_sdr_din1 407 255 70011 1 0 7 0 8 17 0 ff 0 0 7f 0
1 pad_sdr_din2 408 256 70011 1 0 7 0 8 17 0 ff 0 0 7f 0
1 APP_AW 409 0 c0000 1 0 31 0 32 17 1a 0 0 0 0 0
1 APP_DW 410 0 c0000 1 0 31 0 32 17 20 0 0 0 0 0
1 APP_BW 411 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 APP_RW 412 0 c0000 1 0 31 0 32 17 9 0 0 0 0 0
1 SDR_DW 413 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 SDR_BW 414 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 SDR_DW 415 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 SDR_BW 416 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 SDR_DW 417 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 SDR_BW 418 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 SDR_DW 419 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 SDR_BW 420 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 SDR_DW 421 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 SDR_BW 422 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 1896 278 10 f 1896 1896 1896
4 1899 281 7 f 1899 1899 1899
4 1902 282 7 f 1902 1902 1902
4 1904 290 8 1 1905 0 1904
4 1905 290 25 6 1904 0 1904
4 1907 294 8 1 1908 0 1907
4 1908 294 21 6 1907 0 1907
3 1 sdrc_core.$u0 "tb.dut.u_sdrc_core.$u0" 0 ../rtl/core/sdrc_core.v 0 259 1
2 1909 1 258 13001d 1e 100c 0 0 8 1 pad_sdr_din
2 1910 1 258 3000e 0 1410 0 0 8 1 pad_sdr_din1
2 1911 38 258 3001d 303 e 1909 1910
4 1911 291 3 11 0 0 1911
3 1 sdrc_core.$u1 "tb.dut.u_sdrc_core.$u1" 0 ../rtl/core/sdrc_core.v 0 263 1
2 1912 1 262 13001e 1e 100c 0 0 8 1 pad_sdr_din1
2 1913 1 262 3000e 0 1410 0 0 8 1 pad_sdr_din2
2 1914 38 262 3001e 303 e 1912 1913
4 1914 295 3 11 0 0 1914
3 0 sdrc_req_gen "tb.dut.u_sdrc_core.u_req_gen" 0 ../rtl/core/sdrc_req_gen.v 79 340 1
2 1915 1 0 0 2 1008 0 0 9 1 req_len
2 1916 29 0 0 2 1008 1915 0 1 18 0 1 0 0 0 0
2 1917 1 0 0 7 1008 0 0 26 1 req_addr
2 1918 29 0 0 7 1008 1917 0 1 18 0 1 0 0 0 0
2 1919 1 0 0 2 100c 0 0 2 1 sdr_width
2 1920 29 0 0 2 1008 1919 0 1 18 0 1 0 0 0 0
2 1921 2b 0 0 8 1008 1918 1920 1 18 0 1 0 0 0 0
2 1922 2b 0 0 8 1008 1916 1921 1 18 0 1 0 0 0 0
2 1923 45 184 7000a 11 100a 1922 0 1 18 0 1 0 0 0 0
2 1924 3d 184 c0010 8 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 1925 0 208 660066 1 1004 0 0 32 48 0 0
2 1926 0 208 630064 9 1008 0 0 32 48 a 0
2 1927 24 208 560067 9 1108 1925 1926 11 18 0 7ff 0 0 0 0 req_addr_int
2 1928 0 208 500053 1 21004 0 0 1 16 0 0
2 1929 31 208 500067 9 1088 1927 1928 12 18 0 fff b3f 4fc 0 0
2 1930 26 208 4f0068 9 1008 1929 0 12 18 0 fff b3f 4fc 0 0
2 1931 0 208 45004b 1 61008 0 0 12 16 800 0
2 1932 7 208 450068 9 201208 1930 1931 12 18 0 fff 33f 4fc 800 0
2 1933 0 208 3d003d 1 1004 0 0 32 48 0 0
2 1934 0 208 3b003b 9 1008 0 0 32 48 9 0
2 1935 24 208 2e003e 9 1108 1933 1934 10 18 0 3ff 0 0 0 0 req_addr_int
2 1936 0 208 28002b 1 21004 0 0 2 16 0 0
2 1937 31 208 28003e 9 1088 1935 1936 12 18 0 fff f3f fc 0 0
2 1938 26 208 27003f 9 1008 1937 0 12 18 0 fff f3f fc 0 0
2 1939 0 208 1d0023 1 61008 0 0 12 16 400 0
2 1940 7 208 1d003f 9 201208 1938 1939 12 18 0 fff b3f fc 400 0
2 1941 1a 208 30040 a 1208 1932 1940 12 18 0 fff cff 33c 0 0
2 1942 0 208 130017 1 21008 0 0 2 16 2 0
2 1943 1 208 4000e 1 1004 0 0 2 1 cfg_colbits
2 1944 11 208 40017 2 201084 1942 1943 1 18 0 1 1 0 0 0
2 1945 19 208 30069 a 1008 1941 1944 12 18 0 fff cff 33c 0 0
2 1946 0 207 4b004b 1 1004 0 0 32 48 0 0
2 1947 0 207 490049 9 1008 0 0 32 48 8 0
2 1948 24 207 3c004c 9 1108 1946 1947 9 18 0 1ff 0 0 0 0 req_addr_int
2 1949 0 207 360039 1 21004 0 0 3 16 0 0
2 1950 31 207 36004c 9 1088 1948 1949 12 18 0 fff f3f fc 0 0
2 1951 26 207 35004d 9 1008 1950 0 12 18 0 fff f3f fc 0 0
2 1952 0 207 2b0031 1 61008 0 0 12 16 200 0
2 1953 7 207 2b004d 9 201208 1951 1952 12 18 0 fff d3f fc 200 0
2 1954 1a 207 11004e a 1208 1945 1953 12 18 0 fff cff 33c 0 0
2 1955 0 207 210025 1 21008 0 0 2 16 1 0
2 1956 1 207 12001c 1 1004 0 0 2 1 cfg_colbits
2 1957 11 207 120025 2 201084 1955 1956 1 18 0 1 1 0 0 0
2 1958 19 207 110069 a 1008 1954 1957 12 18 0 fff cff 33c 0 0
2 1959 0 206 520052 1 1004 0 0 32 48 0 0
2 1960 0 206 500050 9 1008 0 0 32 48 7 0
2 1961 24 206 430053 9 1108 1959 1960 8 18 0 ff 0 0 0 0 req_addr_int
2 1962 0 206 3d0040 1 21004 0 0 4 16 0 0
2 1963 31 206 3d0053 9 1088 1961 1962 12 18 0 fff f3f fc 0 0
2 1964 26 206 3c0054 9 1008 1963 0 12 18 0 fff f3f fc 0 0
2 1965 0 206 320038 1 61008 0 0 12 16 100 0
2 1966 7 206 320054 9 201208 1964 1965 12 18 0 fff e3f fc 100 0
2 1967 1a 206 180055 a 1208 1958 1966 12 18 0 fff fff 3c 0 0
2 1968 0 206 28002c 1 21004 0 0 2 16 0 0
2 1969 1 206 190023 1 1004 0 0 2 1 cfg_colbits
2 1970 11 206 19002c 2 201048 1968 1969 1 18 0 1 0 1 0 0
2 1971 19 206 180069 a 1008 1967 1970 13 18 0 1fff 1fff 3c 0 0
2 1972 1 206 a0014 0 1410 0 0 13 1 max_r2b_len
2 1973 35 206 a0069 8 a 1971 1972
2 1974 0 224 49004c 1 21004 0 0 1 16 0 0
2 1975 1 224 3e0045 2 1004 0 0 1 1 r2b_wrap
2 1976 1b 224 3d003d 2 1008 1975 0 1 18 0 1 0 1 0 0
2 1977 1a 224 170045 b 1104 1974 1976 1 18 0 1 1 0 0 0
2 1978 1 224 2e0038 7 1008 0 0 13 1 max_r2b_len
2 1979 1 224 1f0029 2 1008 0 0 9 1 req_len_int
2 1980 0 224 19001c 1 21004 0 0 1 16 0 0
2 1981 31 224 190029 3 1088 1979 1980 10 18 0 3ff 3fb 4 0 0
2 1982 26 224 18002a 3 1008 1981 0 10 18 0 3ff 3fb 4 0 0
2 1983 e 224 180038 a 201204 1978 1982 1 18 0 1 1 0 0 0
2 1984 19 224 17004c b 1004 1977 1983 1 18 0 1 1 0 0 0
2 1985 1 224 a0013 0 1410 0 0 1 1 page_ovflw
2 1986 35 224 a004c 2 6 1984 1985
2 1987 1 227 160020 15 100c 0 0 6 1 lcl_req_len
2 1988 1 226 42004c 15 100c 0 0 6 1 lcl_req_len
2 1989 1 226 32003e 17 100c 0 0 13 1 max_r2b_len_r
2 1990 1a 226 21003e 20 12cc 1988 1989 13 18 0 1fff 1fff 4 0 0
2 1991 1 226 22002d 1 201004 0 0 1 1 page_ovflw_r
2 1992 19 226 21004c 20 20100c 1990 1991 13 18 0 1fff 1fff 4 0 0
2 1993 1a 226 14004d 21 124c 1987 1992 13 18 0 1fff 1fff 4 0 0
2 1994 1 226 14001c 16 100c 0 0 1 1 r2b_start
2 1995 19 226 140020 21 100c 1993 1994 6 18 0 3f 3f 4 0 0
2 1996 1 226 a0010 0 1410 0 0 6 1 r2b_len
2 1997 35 226 a0020 16 e 1995 1996
2 1998 1 229 27002d 16 100c 0 0 6 1 r2b_len
2 1999 1 229 190023 15 100c 0 0 6 1 lcl_req_len
2 2000 7 229 19002d 16 1244 1998 1999 6 18 0 3f 3f 0 0 4
2 2001 1 229 a0015 0 1410 0 0 6 1 next_req_len
2 2002 35 229 a002d 2 6 2000 2001
2 2003 1 231 2a0030 16 100c 0 0 6 1 r2b_len
2 2004 1 231 1a0026 11 1008 0 0 26 1 curr_sdr_addr
2 2005 6 231 1a0030 16 1308 2003 2004 26 18 0 3ffffff 3ffe33f 4 1cfc 4
2 2006 1 231 a0016 0 1410 0 0 26 1 next_sdr_addr
2 2007 35 231 a0030 6 a 2005 2006
2 2008 1 234 15001c 1 1004 0 0 1 1 lcl_wrap
2 2009 1 234 a0011 0 1410 0 0 1 1 r2b_wrap
2 2010 35 234 a001c 2 6 2008 2009
2 2011 0 236 3e0042 1 21008 0 0 2 16 2 0
2 2012 1 236 340039 16 100c 0 0 2 1 req_st
2 2013 11 236 340042 17 201284 2011 2012 1 18 0 1 1 0 0 0
2 2014 1 236 23002e 1 1004 0 0 1 1 page_ovflw_r
2 2015 1d 236 220022 1 1008 2014 0 1 18 0 1 0 1 0 0
2 2016 1 236 16001e 16 100c 0 0 1 1 r2b_start
2 2017 8 236 16002e 17 20128c 2015 2016 1 18 0 1 1 0 1 0
2 2018 9 236 150043 18 114c 2013 2017 1 18 0 1 1 0 1 0
2 2019 1 236 a0011 0 1410 0 0 1 1 r2b_last
2 2020 35 236 a0043 16 e 2018 2019
2 2021 1 240 150017 607 100c 0 0 1 1 clk
2 2022 27 240 d0017 90b 100a 2021 0 1 18 0 1 0 0 0 0
2 2023 3d 240 1a001e 303 5002 0 0 1 18 0 1 0 0 0 0 $u4
2 2024 1 0 0 1 1004 0 0 1 1 page_ovflw_r
2 2025 29 0 0 1 1008 2024 0 1 18 0 1 0 0 0 0
2 2026 1 0 0 15 100c 0 0 1 1 b2r_ack
2 2027 29 0 0 15 1008 2026 0 1 18 0 1 0 0 0 0
2 2028 1 0 0 2 1008 0 0 1 1 b2r_arb_ok
2 2029 29 0 0 2 1008 2028 0 1 18 0 1 0 0 0 0
2 2030 1 0 0 2 100c 0 0 1 1 req
2 2031 29 0 0 2 1008 2030 0 1 18 0 1 0 0 0 0
2 2032 1 0 0 16 100c 0 0 2 1 req_st
2 2033 29 0 0 16 1008 2032 0 1 18 0 1 0 0 0 0
2 2034 2b 0 0 18 1008 2031 2033 1 18 0 1 0 0 0 0
2 2035 2b 0 0 18 1008 2029 2034 1 18 0 1 0 0 0 0
2 2036 2b 0 0 21 1008 2027 2035 1 18 0 1 0 0 0 0
2 2037 2b 0 0 21 1008 2025 2036 1 18 0 1 0 0 0 0
2 2038 45 262 a000e 43 100a 2037 0 1 18 0 1 0 0 0 0
2 2039 3d 262 100014 21 5002 0 0 1 18 0 1 0 0 0 0 $u5
2 2040 1 302 150017 607 100c 0 0 1 1 clk
2 2041 27 302 d0017 90b 100a 2040 0 1 18 0 1 0 0 0 0
2 2042 1 303 b0011 4 100c 0 0 1 1 reset_n
2 2043 1b 303 a000a 4 100c 2042 0 1 18 0 1 1 1 0 0
2 2044 39 303 60012 303 e 2043 0
2 2045 3d 306 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u10
2 2046 3d 303 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u9
2 2047 1 316 290035 11 1008 0 0 26 1 curr_sdr_addr
2 2048 1 316 190025 6 1008 0 0 26 1 next_sdr_addr
2 2049 1a 316 d0025 27 1208 2047 2048 26 18 0 3ffffff 3ffe33f 1cfc 0 0
2 2050 1 316 e0013 15 20100c 0 0 1 1 req_ld
2 2051 19 316 d0035 27 1008 2049 2050 26 18 0 3ffffff 3ffe33f 1cfc 0 0
2 2052 1 315 270032 8 1008 0 0 27 1 req_addr_int
2 2053 1a 315 1b0032 35 1208 2051 2052 27 18 0 7ffffff 7ffe33f 1cfc 0 0
2 2054 1 315 1c0022 17 20100c 0 0 1 1 req_ack
2 2055 19 315 1b0035 35 1008 2053 2054 26 18 0 3ffffff 3ffe33f 1cfc 0 0
2 2056 1 315 c0016 0 1410 0 0 26 1 map_address
2 2057 35 315 c0035 12 a 2055 2056
2 2058 1 318 120014 607 100c 0 0 1 1 clk
2 2059 27 318 a0014 90b 100a 2058 0 1 18 0 1 0 0 0 0
2 2060 3d 318 17001b 303 5002 0 0 1 18 0 1 0 0 0 0 $u11
1 clk 423 120 18 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 424 121 18 1 0 0 0 1 17 1 1 0 1 1 0
1 cfg_colbits 425 122 18 1 0 1 0 2 17 3 3 0 0 0 0
1 req 426 125 9 1 0 0 0 1 17 1 1 0 1 0 0
1 req_id 427 126 e 1 0 3 0 4 17 f f 0 0 0 0
1 req_addr 428 127 14 1 0 25 0 26 17 3ffffff 3ffffff 0 b 7 0
1 req_len 429 128 14 1 0 8 0 9 17 1ff 1ff 0 0 0 0
1 req_wr_n 430 129 9 1 0 0 0 1 17 1 1 0 0 0 0
1 req_wrap 431 130 18 1 0 0 0 1 17 1 1 0 0 0 0
1 req_ack 432 131 102000a 1 0 0 0 1 17 1 1 0 1 1 0
1 r2x_idle 433 134 102000a 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_req 434 135 1020018 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_start 435 136 20018 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_last 436 137 20018 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_write 437 138 20018 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_wrap 438 139 20018 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_req_id 439 140 20010 1 0 3 0 4 17 f f 0 0 0 0
1 r2b_ba 440 141 2000f 1 0 1 0 2 17 3 3 0 0 0 0
1 r2b_raddr 441 142 20010 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 r2b_caddr 442 143 20010 1 0 12 0 13 17 1fff 1fff 0 2c 1c 0
1 r2b_len 443 144 20010 1 0 5 0 6 17 3f 3f 0 4 4 0
1 b2r_ack 444 145 9 1 0 0 0 1 17 1 1 0 1 1 0
1 b2r_arb_ok 445 146 18 1 0 0 0 1 17 1 1 0 0 0 0
1 sdr_width 446 148 15 1 0 1 0 2 17 3 3 0 2 0 0
1 req_st 447 158 7000f 1 0 1 0 2 17 0 3 0 1 1 0
1 next_req_st 448 158 1070017 1 0 1 0 2 17 0 3 0 1 1 0
1 req_idle 449 160 107000e 1 0 0 0 1 17 0 1 0 1 1 0
1 req_ld 450 160 1070018 1 0 0 0 1 17 0 1 0 1 1 0
1 lcl_wrap 451 160 70020 1 0 0 0 1 17 0 1 0 0 0 0
1 lcl_req_len 452 162 70010 1 0 5 0 6 17 0 3f 0 4 4 0
1 page_ovflw 453 164 60014 1 0 0 0 1 17 1 1 0 0 0 0
1 page_ovflw_r 454 165 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 next_req_len 455 166 6001a 1 0 5 0 6 17 3f 3f 0 0 0 0
1 max_r2b_len 456 167 60018 1 0 12 0 13 17 1fff 1fff 0 1c 2c 0
1 max_r2b_len_r 457 168 70018 1 0 12 0 13 17 0 1fff 0 3c 3c 0
1 curr_sdr_addr 458 174 70015 1 0 25 0 26 17 0 3ffffff 0 2c 1c 0
1 next_sdr_addr 459 175 60016 1 0 25 0 26 17 3ffffff 3ffffff 0 2c 1c 0
1 req_addr_int 460 181 1070019 1 0 26 0 27 17 0 7ffffff 0 2c 1c 0
1 req_len_int 461 182 1070019 1 0 8 0 9 17 0 1ff 0 0 0 0
1 map_address 462 313 60013 1 0 25 0 26 17 3ffffff 3ffffff 0 2c 1c 0
1 APP_AW 463 0 c0000 1 0 31 0 32 17 1a 0 0 0 0 0
1 APP_DW 464 0 c0000 1 0 31 0 32 17 20 0 0 0 0 0
1 APP_BW 465 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 APP_RW 466 0 c0000 1 0 31 0 32 17 9 0 0 0 0 0
1 SDR_DW 467 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 SDR_BW 468 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 1923 217 7 1 1924 0 1923
4 1924 217 12 6 1923 0 1923
4 1973 239 10 f 1973 1973 1973
4 1986 257 10 f 1986 1986 1986
4 1997 259 10 f 1997 1997 1997
4 2002 262 10 f 2002 2002 2002
4 2007 264 10 f 2007 2007 2007
4 2010 267 10 f 2010 2010 2010
4 2020 269 10 f 2020 2020 2020
4 2022 273 13 1 2023 0 2022
4 2023 273 26 6 2022 0 2022
4 2038 295 10 1 2039 0 2038
4 2039 295 16 6 2038 0 2038
4 2041 335 13 1 2044 0 2041
4 2044 336 6 0 2046 2045 2041
4 2046 336 20 6 2041 0 2041
4 2045 339 11 6 2041 0 2041
4 2057 348 12 f 2057 2057 2057
4 2059 351 10 1 2060 0 2059
4 2060 351 23 6 2059 0 2059
3 1 sdrc_req_gen.$u0 "tb.dut.u_sdrc_core.u_req_gen.$u0" 0 ../rtl/core/sdrc_req_gen.v 0 197 1
2 2061 0 185 130017 1 21004 0 0 2 16 0 0
2 2062 1 185 6000e 2 100c 0 0 2 1 sdr_width
2 2063 11 185 60017 2 114c 2061 2062 1 18 0 1 1 1 0 0
2 2064 39 185 30018 8 e 2063 0
2 2065 0 188 1c0020 1 21008 0 0 2 16 1 0
2 2066 1 188 f0017 1 1008 0 0 2 1 sdr_width
2 2067 11 188 f0020 1 1204 2065 2066 1 18 0 1 1 0 0 0
2 2068 39 188 c0021 7 6 2067 0
2 2069 3d 192 d0011 7 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 2070 3d 188 230027 0 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 2071 3d 185 1a001e 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 2064 218 3 11 2071 2068 2064
4 2071 218 26 0 0 0 2064
4 2068 221 12 0 2070 2069 2064
4 2070 221 35 0 0 0 2064
4 2069 225 13 0 0 0 2064
3 1 sdrc_req_gen.$u0.$u1 "tb.dut.u_sdrc_core.u_req_gen.$u0.$u1" 0 ../rtl/core/sdrc_req_gen.v 0 188 1
2 2072 1 186 1f0026 1 1010 0 0 26 1 req_addr
2 2073 0 186 1a001d 1 21004 0 0 1 16 0 0
2 2074 31 186 1a0026 1 1020 2072 2073 27 18 0 7ffffff 4000000 0 0 0
2 2075 26 186 190027 1 1020 2074 0 27 18 0 7ffffff 4000000 0 0 0
2 2076 1 186 60011 0 1410 0 0 27 1 req_addr_int
2 2077 37 186 60027 1 32 2075 2076
2 2078 1 187 19001f 1 1010 0 0 9 1 req_len
2 2079 1 187 60010 0 1410 0 0 9 1 req_len_int
2 2080 37 187 6001f 1 32 2078 2079
4 2077 219 6 11 2080 2080 2077
4 2080 220 6 0 0 0 2077
3 1 sdrc_req_gen.$u0.$u2 "tb.dut.u_sdrc_core.u_req_gen.$u0.$u2" 0 ../rtl/core/sdrc_req_gen.v 0 192 1
2 2081 0 190 230026 0 21010 0 0 1 16 0 0
2 2082 1 190 1a0021 0 1010 0 0 26 1 req_addr
2 2083 31 190 1a0026 0 1030 2081 2082 27 18 0 7ffffff 0 0 0 0
2 2084 26 190 190027 0 1020 2083 0 27 18 0 7ffffff 0 0 0 0
2 2085 1 190 60011 0 1410 0 0 27 1 req_addr_int
2 2086 37 190 60027 0 32 2084 2085
2 2087 0 191 220025 0 21010 0 0 1 16 0 0
2 2088 1 191 1a0020 0 1010 0 0 9 1 req_len
2 2089 31 191 1a0025 0 1030 2087 2088 10 18 0 3ff 0 0 0 0
2 2090 26 191 190026 0 1020 2089 0 9 18 0 1ff 0 0 0 0
2 2091 1 191 60010 0 1410 0 0 9 1 req_len_int
2 2092 37 191 60026 0 32 2090 2091
4 2086 223 6 11 2092 2092 2086
4 2092 224 6 0 0 0 2086
3 1 sdrc_req_gen.$u0.$u3 "tb.dut.u_sdrc_core.u_req_gen.$u0.$u3" 0 ../rtl/core/sdrc_req_gen.v 0 196 1
2 2093 0 194 220025 1 21004 0 0 2 16 0 0
2 2094 1 194 190020 7 1008 0 0 26 1 req_addr
2 2095 31 194 190025 7 1108 2093 2094 28 18 0 fffffff fffe33f 1cfc 0 0
2 2096 26 194 180026 7 1008 2095 0 27 18 0 7ffffff 7ffe33f 1cfc 0 0
2 2097 1 194 60011 0 1410 0 0 27 1 req_addr_int
2 2098 37 194 60026 7 1a 2096 2097
2 2099 0 195 210024 1 21004 0 0 2 16 0 0
2 2100 1 195 19001f 2 1008 0 0 9 1 req_len
2 2101 31 195 190024 2 1108 2099 2100 11 18 0 7ff 7fb 4 0 0
2 2102 26 195 180025 2 1008 2101 0 9 18 0 1ff 1fb 4 0 0
2 2103 1 195 60010 0 1410 0 0 9 1 req_len_int
2 2104 37 195 60025 7 a 2102 2103
4 2098 227 6 11 2104 2104 2098
4 2104 228 6 0 0 0 2098
3 1 sdrc_req_gen.$u4 "tb.dut.u_sdrc_core.u_req_gen.$u4" 0 ../rtl/core/sdrc_req_gen.v 0 260 1
2 2105 0 242 300032 1 61004 0 0 32 16 0 0
2 2106 1 242 24002d 2 1004 0 0 1 1 page_ovflw
2 2107 1a 242 18002d 18 1044 2105 2106 32 18 0 ffffffff ffffffff 0 0 0
2 2108 1 242 19001f 17 20100c 0 0 1 1 req_ack
2 2109 19 242 180032 18 1004 2107 2108 1 18 0 1 1 0 0 0
2 2110 1 242 60011 0 1410 0 0 1 1 page_ovflw_r
2 2111 38 242 60032 303 6 2109 2110
2 2112 0 244 310033 1 61004 0 0 32 16 0 0
2 2113 1 244 24002e 7 1008 0 0 13 1 max_r2b_len
2 2114 1a 244 18002e 1d 110c 2112 2113 32 18 0 ffffffff ffffffff 3c 0 0
2 2115 1 244 19001f 17 20100c 0 0 1 1 req_ack
2 2116 19 244 180033 1d 100c 2114 2115 13 18 0 1fff 1fff 3c 0 0
2 2117 1 244 60012 0 1410 0 0 13 1 max_r2b_len_r
2 2118 38 244 60033 303 e 2116 2117
2 2119 1 246 1d0025 16 100c 0 0 1 1 r2b_start
2 2120 0 246 160019 1 21004 0 0 1 16 0 0
2 2121 1a 246 a0019 1f 10cc 2119 2120 1 18 0 1 1 1 0 0
2 2122 1 246 b0011 15 20100c 0 0 1 1 b2r_ack
2 2123 19 246 a0025 1f 100c 2121 2122 1 18 0 1 1 1 0 0
2 2124 0 245 240027 1 21008 0 0 1 16 1 0
2 2125 1a 245 180027 20 130c 2123 2124 1 18 0 1 1 1 0 0
2 2126 1 245 19001f 17 20100c 0 0 1 1 req_ack
2 2127 19 245 180025 20 100c 2125 2126 1 18 0 1 1 1 0 0
2 2128 1 245 6000e 0 1410 0 0 1 1 r2b_start
2 2129 38 245 60025 303 e 2127 2128
2 2130 1 248 300038 2 1008 0 0 1 1 r2b_write
2 2131 1 248 25002c 2 1004 0 0 1 1 req_wr_n
2 2132 1b 248 240024 2 1008 2131 0 1 18 0 1 0 1 0 0
2 2133 1a 248 18002c 18 1208 2130 2132 1 18 0 1 0 1 0 0
2 2134 1 248 19001f 17 20100c 0 0 1 1 req_ack
2 2135 19 248 180038 18 1008 2133 2134 1 18 0 1 0 1 0 0
2 2136 1 248 6000e 0 1410 0 0 1 1 r2b_write
2 2137 38 248 60038 303 a 2135 2136
2 2138 1 250 2d0036 2 1004 0 0 4 1 r2b_req_id
2 2139 1 250 240029 1 1004 0 0 4 1 req_id
2 2140 1a 250 180029 17 1044 2138 2139 4 18 0 f f 0 0 0
2 2141 1 250 19001f 17 20100c 0 0 1 1 req_ack
2 2142 19 250 180036 17 1004 2140 2141 4 18 0 f f 0 0 0
2 2143 1 250 6000f 0 1410 0 0 4 1 r2b_req_id
2 2144 38 250 60036 303 6 2142 2143
2 2145 1 252 2f0036 1 1004 0 0 1 1 lcl_wrap
2 2146 1 252 24002b 1 1004 0 0 1 1 req_wrap
2 2147 1a 252 18002b 17 1044 2145 2146 1 18 0 1 1 0 0 0
2 2148 1 252 19001f 17 20100c 0 0 1 1 req_ack
2 2149 19 252 180036 17 1004 2147 2148 1 18 0 1 1 0 0 0
2 2150 1 252 6000d 0 1410 0 0 1 1 lcl_wrap
2 2151 38 252 60036 303 6 2149 2150
2 2152 1 255 24002e 15 100c 0 0 6 1 lcl_req_len
2 2153 1 255 150020 2 1004 0 0 6 1 next_req_len
2 2154 1a 255 a0020 1f 10cc 2152 2153 6 18 0 3f 3f 4 0 0
2 2155 1 255 b0010 15 20100c 0 0 1 1 req_ld
2 2156 19 255 a002e 1f 100c 2154 2155 6 18 0 3f 3f 4 0 0
2 2157 1 254 24002e 2 1008 0 0 9 1 req_len_int
2 2158 1a 254 18002e 21 130c 2156 2157 9 18 0 1ff 1ff 4 0 0
2 2159 1 254 19001f 17 20100c 0 0 1 1 req_ack
2 2160 19 254 18002e 21 100c 2158 2159 6 18 0 3f 3f 4 0 0
2 2161 1 254 60010 0 1410 0 0 6 1 lcl_req_len
2 2162 38 254 6002e 303 e 2160 2161
2 2163 1 258 250031 11 1008 0 0 26 1 curr_sdr_addr
2 2164 1 258 150021 6 1008 0 0 26 1 next_sdr_addr
2 2165 1a 258 a0021 1f 1208 2163 2164 26 18 0 3ffffff 3ffe33f 1cfc 0 0
2 2166 1 258 b0010 15 20100c 0 0 1 1 req_ld
2 2167 19 258 a0031 1f 1008 2165 2166 26 18 0 3ffffff 3ffe33f 1cfc 0 0
2 2168 1 257 24002f 7 1008 0 0 27 1 req_addr_int
2 2169 1a 257 18002f 26 1208 2167 2168 27 18 0 7ffffff 7ffe33f 1cfc 0 0
2 2170 1 257 19001f 17 20100c 0 0 1 1 req_ack
2 2171 19 257 180031 26 1008 2169 2170 26 18 0 3ffffff 3ffe33f 1cfc 0 0
2 2172 1 257 60012 0 1410 0 0 26 1 curr_sdr_addr
2 2173 38 257 60031 303 a 2171 2172
4 2111 275 6 11 2118 2118 2111
4 2118 277 6 0 2129 2129 2111
4 2129 278 6 0 2137 2137 2111
4 2137 281 6 0 2144 2144 2111
4 2144 283 6 0 2151 2151 2111
4 2151 285 6 0 2162 2162 2111
4 2162 287 6 0 2173 2173 2111
4 2173 290 6 0 0 0 2111
3 1 sdrc_req_gen.$u5 "tb.dut.u_sdrc_core.u_req_gen.$u5" 0 ../rtl/core/sdrc_req_gen.v 0 300 1
2 2174 0 263 140017 1 21004 0 0 1 16 0 0
2 2175 1 263 6000d 0 1410 0 0 1 1 r2x_idle
2 2176 37 263 60017 21 6 2174 2175
2 2177 0 264 140017 1 21004 0 0 1 16 0 0
2 2178 1 264 6000d 0 1410 0 0 1 1 req_idle
2 2179 37 264 60017 21 16 2177 2178
2 2180 0 265 140017 1 21004 0 0 1 16 0 0
2 2181 1 265 6000c 0 1410 0 0 1 1 req_ack
2 2182 37 265 60017 21 16 2180 2181
2 2183 0 266 140017 1 21004 0 0 1 16 0 0
2 2184 1 266 6000b 0 1410 0 0 1 1 req_ld
2 2185 37 266 60017 21 6 2183 2184
2 2186 0 267 140017 1 21004 0 0 1 16 0 0
2 2187 1 267 6000c 0 1410 0 0 1 1 r2b_req
2 2188 37 267 60017 21 16 2186 2187
2 2189 0 268 140018 1 21004 0 0 2 16 0 0
2 2190 1 268 60010 0 1410 0 0 2 1 next_req_st
2 2191 37 268 60018 21 16 2189 2190
2 2192 0 272 10005 1 21004 0 0 2 16 0 0
2 2193 1 270 c0011 37 100e 0 0 2 1 req_st
2 2194 2d 272 0 21 114e 2192 2193 1 18 0 1 1 1 0 0
2 2195 0 281 10005 1 21008 0 0 2 16 1 0
2 2196 2d 281 0 15 120e 2195 2193 1 18 0 1 1 1 0 0
2 2197 0 289 10005 1 21008 0 0 2 16 2 0
2 2198 2d 289 0 1 1006 2197 2193 1 18 0 1 1 0 0 0
2 2199 3d 289 9000d 0 5002 0 0 1 18 0 1 0 0 0 0 $u8
2 2200 3d 281 9000d 14 5002 0 0 1 18 0 1 0 0 0 0 $u7
2 2201 3d 272 9000d c 5002 0 0 1 18 0 1 0 0 0 0 $u6
4 2176 296 6 11 2179 2179 2176
4 2179 297 6 0 2182 2182 2176
4 2182 298 6 0 2185 2185 2176
4 2185 299 6 0 2188 2188 2176
4 2188 300 6 0 2191 2191 2176
4 2191 301 6 0 2194 2194 2176
4 2194 305 0 0 2201 2196 2176
4 2201 305 9 0 0 0 2176
4 2196 314 0 0 2200 2198 2176
4 2200 314 9 0 0 0 2176
4 2198 322 0 0 2199 0 2176
4 2199 322 9 0 0 0 2176
3 1 sdrc_req_gen.$u5.$u6 "tb.dut.u_sdrc_core.u_req_gen.$u5.$u6" 0 ../rtl/core/sdrc_req_gen.v 0 279 1
2 2202 1 273 100012 2 100c 0 0 1 1 req
2 2203 1b 273 f000f 2 100c 2202 0 1 18 0 1 1 1 0 0
2 2204 1 273 4000b 0 1410 0 0 1 1 r2x_idle
2 2205 37 273 40012 c e 2203 2204
2 2206 0 274 f0012 1 21008 0 0 1 16 1 0
2 2207 1 274 4000b 0 1410 0 0 1 1 req_idle
2 2208 37 274 40012 c 1a 2206 2207
2 2209 1 275 14001d 1 1008 0 0 1 1 b2r_arb_ok
2 2210 1 275 e0010 2 100c 0 0 1 1 req
2 2211 8 275 e001d 2 128c 2209 2210 1 18 0 1 1 0 1 0
2 2212 1 275 4000a 0 1410 0 0 1 1 req_ack
2 2213 37 275 4001d c 1e 2211 2212
2 2214 0 276 d0010 1 21004 0 0 1 16 0 0
2 2215 1 276 40009 0 1410 0 0 1 1 req_ld
2 2216 37 276 40010 c 6 2214 2215
2 2217 0 277 e0011 1 21004 0 0 1 16 0 0
2 2218 1 277 4000a 0 1410 0 0 1 1 r2b_req
2 2219 37 277 40011 c 16 2217 2218
2 2220 0 278 2f0033 1 21004 0 0 2 16 0 0
2 2221 0 278 27002b 1 21008 0 0 2 16 1 0
2 2222 1a 278 12002b 2 110c 2220 2221 2 18 0 3 3 1 0 0
2 2223 1 278 190022 1 1008 0 0 1 1 b2r_arb_ok
2 2224 1 278 130015 2 100c 0 0 1 1 req
2 2225 8 278 130022 2 20128c 2223 2224 1 18 0 1 1 0 1 0
2 2226 19 278 120033 2 100c 2222 2225 2 18 0 3 3 1 0 0
2 2227 1 278 4000e 0 1410 0 0 2 1 next_req_st
2 2228 37 278 40033 c 1e 2226 2227
4 2205 306 4 11 2208 2208 2205
4 2208 307 4 0 2213 2213 2205
4 2213 308 4 0 2216 2216 2205
4 2216 309 4 0 2219 2219 2205
4 2219 310 4 0 2228 2228 2205
4 2228 311 4 0 0 0 2205
3 1 sdrc_req_gen.$u5.$u7 "tb.dut.u_sdrc_core.u_req_gen.$u5.$u7" 0 ../rtl/core/sdrc_req_gen.v 0 288 1
2 2229 0 282 f0012 1 21004 0 0 1 16 0 0
2 2230 1 282 4000b 0 1410 0 0 1 1 r2x_idle
2 2231 37 282 40012 14 6 2229 2230
2 2232 0 283 f0012 1 21004 0 0 1 16 0 0
2 2233 1 283 4000b 0 1410 0 0 1 1 req_idle
2 2234 37 283 40012 14 6 2232 2233
2 2235 0 284 e0011 1 21004 0 0 1 16 0 0
2 2236 1 284 4000a 0 1410 0 0 1 1 req_ack
2 2237 37 284 40011 14 6 2235 2236
2 2238 1 285 d0013 14 100c 0 0 1 1 b2r_ack
2 2239 1 285 40009 0 1410 0 0 1 1 req_ld
2 2240 37 285 40013 14 e 2238 2239
2 2241 0 286 e0011 1 21008 0 0 1 16 1 0
2 2242 1 286 4000a 0 1410 0 0 1 1 r2b_req
2 2243 37 286 40011 14 1a 2241 2242
2 2244 0 287 410045 1 21008 0 0 2 16 1 0
2 2245 0 287 38003c 1 21004 0 0 2 16 0 0
2 2246 0 287 310035 1 21008 0 0 2 16 2 0
2 2247 1a 287 200035 1 1104 2245 2246 2 18 0 3 3 0 0 0
2 2248 1 287 21002c 1 201004 0 0 1 1 page_ovflw_r
2 2249 19 287 20003c 1 201004 2247 2248 2 18 0 3 3 0 0 0
2 2250 1a 287 12003d 14 108c 2244 2249 2 18 0 3 3 1 0 0
2 2251 1 287 130019 14 20100c 0 0 1 1 b2r_ack
2 2252 19 287 120045 14 100c 2250 2251 2 18 0 3 3 1 0 0
2 2253 1 287 4000e 0 1410 0 0 2 1 next_req_st
2 2254 37 287 40045 14 1e 2252 2253
4 2231 315 4 11 2234 2234 2231
4 2234 316 4 0 2237 2237 2231
4 2237 317 4 0 2240 2240 2231
4 2240 318 4 0 2243 2243 2231
4 2243 319 4 0 2254 2254 2231
4 2254 320 4 0 0 0 2231
3 1 sdrc_req_gen.$u5.$u8 "tb.dut.u_sdrc_core.u_req_gen.$u5.$u8" 0 ../rtl/core/sdrc_req_gen.v 0 296 1
2 2255 0 290 f0012 0 21010 0 0 1 16 0 0
2 2256 1 290 4000b 0 1410 0 0 1 1 r2x_idle
2 2257 37 290 40012 0 32 2255 2256
2 2258 0 291 f0012 0 21010 0 0 1 16 0 0
2 2259 1 291 4000b 0 1410 0 0 1 1 req_idle
2 2260 37 291 40012 0 32 2258 2259
2 2261 0 292 f0012 0 21010 0 0 1 16 0 0
2 2262 1 292 4000a 0 1410 0 0 1 1 req_ack
2 2263 37 292 40012 0 32 2261 2262
2 2264 1 293 d0013 0 1010 0 0 1 1 b2r_ack
2 2265 1 293 40009 0 1410 0 0 1 1 req_ld
2 2266 37 293 40013 0 32 2264 2265
2 2267 0 294 e0011 0 21010 0 0 1 16 1 0
2 2268 1 294 4000a 0 1410 0 0 1 1 r2b_req
2 2269 37 294 40011 0 32 2267 2268
2 2270 0 295 26002a 0 21010 0 0 2 16 2 0
2 2271 0 295 1e0022 0 21010 0 0 2 16 0 0
2 2272 1a 295 120022 0 1030 2270 2271 2 18 0 3 0 0 0 0
2 2273 1 295 130019 0 201010 0 0 1 1 b2r_ack
2 2274 19 295 12002a 0 1030 2272 2273 2 18 0 3 0 0 0 0
2 2275 1 295 4000e 0 1410 0 0 2 1 next_req_st
2 2276 37 295 4002a 0 32 2274 2275
4 2257 323 4 11 2260 2260 2257
4 2260 324 4 0 2263 2263 2257
4 2263 325 4 0 2266 2266 2257
4 2266 326 4 0 2269 2269 2257
4 2269 327 4 0 2276 2276 2257
4 2276 328 4 0 0 0 2257
3 1 sdrc_req_gen.$u9 "tb.dut.u_sdrc_core.u_req_gen.$u9" 0 ../rtl/core/sdrc_req_gen.v 0 305 1
2 2277 0 304 c0010 1 21004 0 0 2 16 0 0
2 2278 1 304 20007 0 1410 0 0 2 1 req_st
2 2279 38 304 20010 1f5 16 2277 2278
4 2279 337 2 11 0 0 2279
3 1 sdrc_req_gen.$u10 "tb.dut.u_sdrc_core.u_req_gen.$u10" 0 ../rtl/core/sdrc_req_gen.v 0 308 1
2 2280 1 307 c0016 20 100c 0 0 2 1 next_req_st
2 2281 1 307 20007 0 1410 0 0 2 1 req_st
2 2282 38 307 20016 10e e 2280 2281
4 2282 340 2 11 0 0 2282
3 1 sdrc_req_gen.$u11 "tb.dut.u_sdrc_core.u_req_gen.$u11" 0 ../rtl/core/sdrc_req_gen.v 0 338 1
2 2283 0 322 460047 1 1008 0 0 32 48 b 0
2 2284 0 322 430044 12 1008 0 0 32 48 c 0
2 2285 24 322 370048 12 1208 2283 2284 2 18 0 3 0 0 0 0 map_address
2 2286 0 322 300031 1 1008 0 0 32 48 a 0
2 2287 0 322 2d002e 12 1008 0 0 32 48 b 0
2 2288 24 322 210032 12 1208 2286 2287 2 18 0 3 0 0 0 0 map_address
2 2289 26 322 200033 12 1008 2288 0 2 18 0 3 0 3 0 0
2 2290 1a 322 70033 12 1208 2285 2289 2 18 0 3 0 3 0 0
2 2291 0 322 17001b 1 21008 0 0 2 16 2 0
2 2292 1 322 80012 1 1004 0 0 2 1 cfg_colbits
2 2293 11 322 8001b 1 201084 2291 2292 1 18 0 1 1 0 0 0
2 2294 19 322 70048 12 1008 2290 2293 2 18 0 3 0 3 0 0
2 2295 0 321 300030 1 1008 0 0 32 48 9 0
2 2296 0 321 2d002e 12 1008 0 0 32 48 a 0
2 2297 24 321 210031 12 1208 2295 2296 2 18 0 3 0 0 0 0 map_address
2 2298 26 321 200032 12 1008 2297 0 2 18 0 3 1 2 0 0
2 2299 1a 321 70032 12 1208 2294 2298 2 18 0 3 0 3 0 0
2 2300 0 321 17001b 1 21008 0 0 2 16 1 0
2 2301 1 321 80012 1 1004 0 0 2 1 cfg_colbits
2 2302 11 321 8001b 1 201084 2300 2301 1 18 0 1 1 0 0 0
2 2303 19 321 70048 12 1008 2299 2302 2 18 0 3 0 3 0 0
2 2304 0 320 360036 1 1008 0 0 32 48 8 0
2 2305 0 320 340034 12 1008 0 0 32 48 9 0
2 2306 24 320 280037 12 1204 2304 2305 2 18 0 3 0 0 0 0 map_address
2 2307 26 320 270038 12 1004 2306 0 2 18 0 3 3 0 0 0
2 2308 1a 320 e0038 12 1084 2303 2307 2 18 0 3 3 0 0 0
2 2309 0 320 1e0022 1 21004 0 0 2 16 0 0
2 2310 1 320 f0019 1 1004 0 0 2 1 cfg_colbits
2 2311 11 320 f0022 1 201048 2309 2310 1 18 0 1 0 1 0 0
2 2312 19 320 e0048 12 1004 2308 2311 2 18 0 3 3 0 0 0
2 2313 1 320 40009 0 1410 0 0 2 1 r2b_ba
2 2314 38 320 40048 303 6 2312 2313
2 2315 0 333 540054 1 1004 0 0 32 48 0 0
2 2316 0 333 510052 12 1008 0 0 32 48 a 0
2 2317 24 333 450055 12 1108 2315 2316 11 18 0 7ff 0 0 0 0 map_address
2 2318 0 333 3f0042 1 21004 0 0 2 16 0 0
2 2319 31 333 3f0055 12 1088 2317 2318 13 18 0 1fff 1b3f 4fc 0 0
2 2320 26 333 3e0056 12 1008 2319 0 13 18 0 1fff 1b3f 4fc 0 0
2 2321 0 333 380038 1 1004 0 0 32 48 0 0
2 2322 0 333 360036 12 1008 0 0 32 48 9 0
2 2323 24 333 2a0039 12 1108 2321 2322 10 18 0 3ff 0 0 0 0 map_address
2 2324 0 333 240027 1 21004 0 0 3 16 0 0
2 2325 31 333 240039 12 1088 2323 2324 13 18 0 1fff 1f3f fc 0 0
2 2326 26 333 23003a 12 1008 2325 0 13 18 0 1fff 1f3f fc 0 0
2 2327 1a 333 a003a 12 1208 2320 2326 13 18 0 1fff 1b3f 4fc 0 0
2 2328 0 333 1a001e 1 21008 0 0 2 16 2 0
2 2329 1 333 b0015 1 1004 0 0 2 1 cfg_colbits
2 2330 11 333 b001e 1 201084 2328 2329 1 18 0 1 1 0 0 0
2 2331 19 333 a0056 12 1008 2327 2330 13 18 0 1fff 1b3f 4fc 0 0
2 2332 0 332 380038 1 1004 0 0 32 48 0 0
2 2333 0 332 360036 12 1008 0 0 32 48 8 0
2 2334 24 332 2a0039 12 1108 2332 2333 9 18 0 1ff 0 0 0 0 map_address
2 2335 0 332 240027 1 21004 0 0 4 16 0 0
2 2336 31 332 240039 12 1088 2334 2335 13 18 0 1fff 1f3f fc 0 0
2 2337 26 332 23003a 12 1008 2336 0 13 18 0 1fff 1f3f fc 0 0
2 2338 1a 332 a003a 12 1208 2331 2337 13 18 0 1fff 1b3f 4fc 0 0
2 2339 0 332 1a001e 1 21008 0 0 2 16 1 0
2 2340 1 332 b0015 1 1004 0 0 2 1 cfg_colbits
2 2341 11 332 b001e 1 201084 2339 2340 1 18 0 1 1 0 0 0
2 2342 19 332 a0056 12 1008 2338 2341 13 18 0 1fff 1b3f 4fc 0 0
2 2343 0 331 3f003f 1 1004 0 0 32 48 0 0
2 2344 0 331 3d003d 12 1008 0 0 32 48 7 0
2 2345 24 331 310040 12 1108 2343 2344 8 18 0 ff 0 0 0 0 map_address
2 2346 0 331 2b002e 1 21004 0 0 5 16 0 0
2 2347 31 331 2b0040 12 1088 2345 2346 13 18 0 1fff 1f3f fc 0 0
2 2348 26 331 2a0041 12 1008 2347 0 13 18 0 1fff 1f3f fc 0 0
2 2349 1a 331 110041 12 1208 2342 2348 13 18 0 1fff 1f3f fc 0 0
2 2350 0 331 210025 1 21004 0 0 2 16 0 0
2 2351 1 331 12001c 1 1004 0 0 2 1 cfg_colbits
2 2352 11 331 120025 1 201048 2350 2351 1 18 0 1 0 1 0 0
2 2353 19 331 110056 12 1008 2349 2352 13 18 0 1fff 1f3f fc 0 0
2 2354 1 331 4000c 0 1410 0 0 13 1 r2b_caddr
2 2355 38 331 40056 303 a 2353 2354
2 2356 0 337 480049 1 1008 0 0 32 48 d 0
2 2357 0 337 450046 12 1008 0 0 32 48 19 0
2 2358 24 337 39004a 12 1204 2356 2357 13 18 0 1fff 0 0 0 0 map_address
2 2359 0 337 330034 1 1008 0 0 32 48 c 0
2 2360 0 337 300031 12 1008 0 0 32 48 18 0
2 2361 24 337 240035 12 1208 2359 2360 13 18 0 1fff 0 0 0 0 map_address
2 2362 1a 337 a0035 12 1104 2358 2361 13 18 0 1fff 1fff 0 0 0
2 2363 0 337 1a001e 1 21008 0 0 2 16 2 0
2 2364 1 337 b0015 1 1004 0 0 2 1 cfg_colbits
2 2365 11 337 b001e 1 201084 2363 2364 1 18 0 1 1 0 0 0
2 2366 19 337 a004a 12 1004 2362 2365 13 18 0 1fff 1fff 0 0 0
2 2367 0 336 330034 1 1008 0 0 32 48 b 0
2 2368 0 336 300031 12 1008 0 0 32 48 17 0
2 2369 24 336 240035 12 1208 2367 2368 13 18 0 1fff 0 0 0 0 map_address
2 2370 1a 336 a0035 12 1104 2366 2369 13 18 0 1fff 1fff 0 0 0
2 2371 0 336 1a001e 1 21008 0 0 2 16 1 0
2 2372 1 336 b0015 1 1004 0 0 2 1 cfg_colbits
2 2373 11 336 b001e 1 201084 2371 2372 1 18 0 1 1 0 0 0
2 2374 19 336 a004a 12 1004 2370 2373 13 18 0 1fff 1fff 0 0 0
2 2375 0 335 3a003b 1 1008 0 0 32 48 a 0
2 2376 0 335 370038 12 1008 0 0 32 48 16 0
2 2377 24 335 2b003c 12 1208 2375 2376 13 18 0 1fff 0 0 0 0 map_address
2 2378 1a 335 11003c 12 1108 2374 2377 13 18 0 1fff 1ff8 7 0 0
2 2379 0 335 210025 1 21004 0 0 2 16 0 0
2 2380 1 335 12001c 1 1004 0 0 2 1 cfg_colbits
2 2381 11 335 120025 1 201048 2379 2380 1 18 0 1 0 1 0 0
2 2382 19 335 11004a 12 1008 2378 2381 13 18 0 1fff 1ff8 7 0 0
2 2383 1 335 4000c 0 1410 0 0 13 1 r2b_raddr
2 2384 38 335 4004a 303 a 2382 2383
4 2314 353 4 11 2355 2355 2314
4 2355 364 4 0 2384 2384 2314
4 2384 368 4 0 0 0 2314
3 0 sdrc_bank_ctl "tb.dut.u_sdrc_core.u_bank_ctl" 0 ../rtl/core/sdrc_bank_ctl.v 49 571 1
2 2385 1 170 210027 7 100c 0 0 4 1 tras_ok
2 2386 1c 170 200020 7 100c 2385 0 1 18 0 1 1 1 0 0
2 2387 1 170 b0015 0 1410 0 0 1 1 b2x_tras_ok
2 2388 35 170 b0027 7 e 2386 2387
2 2389 0 175 47004a 1 21004 0 0 1 16 0 0
2 2390 1 175 360043 2 1004 0 0 1 1 rank_fifo_full
2 2391 1b 175 350035 2 1008 2390 0 1 18 0 1 0 1 0 0
2 2392 1 175 2b0031 16 100c 0 0 1 1 r2b_req
2 2393 8 175 2b0043 17 128c 2391 2392 1 18 0 1 1 0 1 0
2 2394 1a 175 170043 18 114c 2389 2393 1 18 0 1 1 1 0 0
2 2395 0 175 220026 1 21004 0 0 2 16 0 0
2 2396 1 175 18001d 2 1004 0 0 2 1 r2b_ba
2 2397 11 175 180026 3 201048 2395 2396 1 18 0 1 0 1 0 0
2 2398 19 175 17004a 18 100c 2394 2397 1 18 0 1 1 1 0 0
2 2399 0 175 120012 0 1400 0 0 32 48 0 0
2 2400 23 175 a0013 0 1410 0 2399 1 18 0 1 0 0 0 0 r2i_req
2 2401 35 175 a004a 16 e 2398 2400
2 2402 0 176 47004a 1 21004 0 0 1 16 0 0
2 2403 1 176 360043 2 1004 0 0 1 1 rank_fifo_full
2 2404 1b 176 350035 2 1008 2403 0 1 18 0 1 0 1 0 0
2 2405 1 176 2b0031 16 100c 0 0 1 1 r2b_req
2 2406 8 176 2b0043 17 128c 2404 2405 1 18 0 1 1 0 1 0
2 2407 1a 176 170043 18 1144 2402 2406 1 18 0 1 1 0 0 0
2 2408 0 176 220026 1 21008 0 0 2 16 1 0
2 2409 1 176 18001d 2 1004 0 0 2 1 r2b_ba
2 2410 11 176 180026 3 201084 2408 2409 1 18 0 1 1 0 0 0
2 2411 19 176 17004a 18 1004 2407 2410 1 18 0 1 1 0 0 0
2 2412 0 176 120012 0 1400 0 0 32 48 1 0
2 2413 23 176 a0013 0 1410 0 2412 1 18 0 1 0 0 0 0 r2i_req
2 2414 35 176 a004a 2 6 2411 2413
2 2415 0 177 47004a 1 21004 0 0 1 16 0 0
2 2416 1 177 360043 2 1004 0 0 1 1 rank_fifo_full
2 2417 1b 177 350035 2 1008 2416 0 1 18 0 1 0 1 0 0
2 2418 1 177 2b0031 16 100c 0 0 1 1 r2b_req
2 2419 8 177 2b0043 17 128c 2417 2418 1 18 0 1 1 0 1 0
2 2420 1a 177 170043 18 1144 2415 2419 1 18 0 1 1 0 0 0
2 2421 0 177 220026 1 21008 0 0 2 16 2 0
2 2422 1 177 18001d 2 1004 0 0 2 1 r2b_ba
2 2423 11 177 180026 3 201084 2421 2422 1 18 0 1 1 0 0 0
2 2424 19 177 17004a 18 1004 2420 2423 1 18 0 1 1 0 0 0
2 2425 0 177 120012 0 1400 0 0 32 48 2 0
2 2426 23 177 a0013 0 1410 0 2425 1 18 0 1 0 0 0 0 r2i_req
2 2427 35 177 a004a 2 6 2424 2426
2 2428 0 178 47004a 1 21004 0 0 1 16 0 0
2 2429 1 178 360043 2 1004 0 0 1 1 rank_fifo_full
2 2430 1b 178 350035 2 1008 2429 0 1 18 0 1 0 1 0 0
2 2431 1 178 2b0031 16 100c 0 0 1 1 r2b_req
2 2432 8 178 2b0043 17 128c 2430 2431 1 18 0 1 1 0 1 0
2 2433 1a 178 170043 18 1144 2428 2432 1 18 0 1 1 0 0 0
2 2434 0 178 220026 1 21008 0 0 2 16 3 0
2 2435 1 178 18001d 2 1004 0 0 2 1 r2b_ba
2 2436 11 178 180026 3 201084 2434 2435 1 18 0 1 1 0 0 0
2 2437 19 178 17004a 18 1004 2433 2436 1 18 0 1 1 0 0 0
2 2438 0 178 120012 0 1400 0 0 32 48 3 0
2 2439 23 178 a0013 0 1410 0 2438 1 18 0 1 0 0 0 0 r2i_req
2 2440 35 178 a004a 2 6 2437 2439
2 2441 1 188 15001b 15 100c 0 0 4 1 i2r_ack
2 2442 1e 188 140014 15 100c 2441 0 1 18 0 1 1 1 0 0
2 2443 1 188 a0010 0 1410 0 0 1 1 b2r_ack
2 2444 35 188 a001b 16 e 2442 2443
2 2445 1 190 180025 2 1004 0 0 1 1 rank_fifo_full
2 2446 1b 190 170017 2 1008 2445 0 1 18 0 1 0 1 0 0
2 2447 1 190 a0013 0 1410 0 0 1 1 b2r_arb_ok
2 2448 35 190 a0025 2 a 2446 2447
2 2449 0 204 310031 1 1004 0 0 32 48 0 0
2 2450 0 204 2f002f 2 1008 0 0 32 48 1 0
2 2451 24 204 270032 2 1104 2449 2450 2 18 0 3 0 0 0 0 rank_ba
2 2452 1 204 1e0023 2 1004 0 0 2 1 r2b_ba
2 2453 1a 204 d0023 17 1044 2451 2452 2 18 0 3 3 0 0 0
2 2454 1 204 e0019 15 20100c 0 0 1 1 rank_fifo_mt
2 2455 19 204 d0032 17 201004 2453 2454 2 18 0 3 3 0 0 0
2 2456 0 203 2e002e 1 1004 0 0 32 48 0 0
2 2457 0 203 2c002c 2 1008 0 0 32 48 1 0
2 2458 24 203 24002f 2 1104 2456 2457 2 18 0 3 0 0 0 0 rank_ba
2 2459 1a 203 13002f 17 1044 2455 2458 2 18 0 3 3 0 0 0
2 2460 0 203 1c001f 1 21004 0 0 1 16 0 0
2 2461 0 203 140017 1 21004 0 0 1 16 0 0
2 2462 11 203 14001f 1 201048 2460 2461 1 18 0 1 0 1 0 0
2 2463 19 203 130033 17 1004 2459 2462 2 18 0 3 3 0 0 0
2 2464 1 203 a000f 0 1410 0 0 2 1 xfr_ba
2 2465 35 203 a0033 2 6 2463 2464
2 2466 0 206 480048 2 1004 0 0 32 48 0 0
2 2467 23 206 3b0049 2 1004 0 2466 1 18 0 1 0 0 0 0 rank_ba_last
2 2468 1 206 230037 2 100c 0 0 1 1 sdr_req_norm_dma_last
2 2469 1a 206 120037 17 114c 2467 2468 1 18 0 1 1 1 0 0
2 2470 1 206 13001e 15 20100c 0 0 1 1 rank_fifo_mt
2 2471 19 206 120049 17 20100c 2469 2470 1 18 0 1 1 1 0 0
2 2472 0 205 360036 2 1004 0 0 32 48 0 0
2 2473 23 205 290037 2 1004 0 2472 1 18 0 1 0 0 0 0 rank_ba_last
2 2474 1a 205 180037 17 10c4 2471 2473 1 18 0 1 1 0 0 0
2 2475 0 205 210024 1 21004 0 0 1 16 0 0
2 2476 0 205 19001c 1 21004 0 0 1 16 0 0
2 2477 11 205 190024 1 201048 2475 2476 1 18 0 1 0 1 0 0
2 2478 19 205 18004a 17 1004 2474 2477 1 18 0 1 1 0 0 0
2 2479 1 205 a0014 0 1410 0 0 1 1 xfr_ba_last
2 2480 35 205 a004a 2 6 2478 2479
2 2481 1 208 200025 18 1004 0 0 2 1 xfr_ba
2 2482 23 208 180026 18 100c 0 2481 1 18 0 1 0 0 0 0 i2x_req
2 2483 0 208 130013 0 1400 0 0 32 48 0 0
2 2484 23 208 a0014 0 1410 0 2483 1 18 0 1 0 0 0 0 rank_req
2 2485 35 208 a0026 17 e 2482 2484
2 2486 0 214 1a001a 6 1008 0 0 32 48 1 0
2 2487 23 214 11001b 6 1004 0 2486 1 18 0 1 0 0 0 0 i2x_cmd3
2 2488 1b 214 100010 6 1008 2487 0 1 18 0 1 0 1 0 0
2 2489 0 214 b000b 18 1008 0 0 32 48 3 0
2 2490 23 214 3000c 18 1004 0 2489 1 18 0 1 0 0 0 0 i2x_req
2 2491 8 214 3001b 1c 1084 2488 2490 1 18 0 1 1 0 0 0
2 2492 0 213 340034 6 1008 0 0 32 48 1 0
2 2493 23 213 2b0035 6 1004 0 2492 1 18 0 1 0 0 0 0 i2x_cmd2
2 2494 1b 213 2a002a 6 1008 2493 0 1 18 0 1 0 1 0 0
2 2495 0 213 250025 18 1008 0 0 32 48 2 0
2 2496 23 213 1d0026 18 1004 0 2495 1 18 0 1 0 0 0 0 i2x_req
2 2497 8 213 1d0035 1c 1084 2494 2496 1 18 0 1 1 0 0 0
2 2498 1a 213 30035 1c 1044 2491 2497 1 18 0 1 1 0 0 0
2 2499 0 213 140018 1 21008 0 0 2 16 2 0
2 2500 0 213 e000e 1 1008 0 0 32 48 2 0
2 2501 0 213 c000c 2 1008 0 0 32 48 3 0
2 2502 24 213 4000f 2 1204 2500 2501 2 18 0 3 0 0 0 0 rank_ba
2 2503 11 213 40018 2 201084 2499 2502 1 18 0 1 1 0 0 0
2 2504 19 213 3001b 1c 1004 2498 2503 1 18 0 1 1 0 0 0
2 2505 0 212 340034 6 1008 0 0 32 48 1 0
2 2506 23 212 2b0035 6 1004 0 2505 1 18 0 1 0 0 0 0 i2x_cmd1
2 2507 1b 212 2a002a 6 1008 2506 0 1 18 0 1 0 1 0 0
2 2508 0 212 250025 18 1008 0 0 32 48 1 0
2 2509 23 212 1d0026 18 1004 0 2508 1 18 0 1 0 0 0 0 i2x_req
2 2510 8 212 1d0035 1c 1084 2507 2509 1 18 0 1 1 0 0 0
2 2511 1a 212 30035 1c 1044 2504 2510 1 18 0 1 1 0 0 0
2 2512 0 212 140018 1 21008 0 0 2 16 1 0
2 2513 0 212 e000e 1 1008 0 0 32 48 2 0
2 2514 0 212 c000c 2 1008 0 0 32 48 3 0
2 2515 24 212 4000f 2 1204 2513 2514 2 18 0 3 0 0 0 0 rank_ba
2 2516 11 212 40018 2 201084 2512 2515 1 18 0 1 1 0 0 0
2 2517 19 212 3001b 1c 1004 2511 2516 1 18 0 1 1 0 0 0
2 2518 0 211 340034 9 1008 0 0 32 48 1 0
2 2519 23 211 2b0035 9 100c 0 2518 1 18 0 1 0 0 0 0 i2x_cmd0
2 2520 1b 211 2a002a 9 100c 2519 0 1 18 0 1 1 1 0 0
2 2521 0 211 250025 18 1004 0 0 32 48 0 0
2 2522 23 211 1d0026 18 100c 0 2521 1 18 0 1 0 0 0 0 i2x_req
2 2523 8 211 1d0035 1e 13cc 2520 2522 1 18 0 1 1 1 1 0
2 2524 1a 211 30035 1e 114c 2517 2523 1 18 0 1 1 1 0 0
2 2525 0 211 140018 1 21004 0 0 2 16 0 0
2 2526 0 211 e000e 1 1008 0 0 32 48 2 0
2 2527 0 211 c000c 2 1008 0 0 32 48 3 0
2 2528 24 211 4000f 2 1204 2526 2527 2 18 0 3 0 0 0 0 rank_ba
2 2529 11 211 40018 2 201048 2525 2528 1 18 0 1 0 1 0 0
2 2530 19 211 3001b 1e 100c 2524 2529 1 18 0 1 1 1 0 0
2 2531 0 210 2c002f 1 21004 0 0 1 16 0 0
2 2532 1a 210 18002f 27 10c4 2530 2531 1 18 0 1 1 0 0 0
2 2533 0 210 240027 1 61008 0 0 3 16 2 0
2 2534 1 210 190020 14 100c 0 0 3 1 rank_cnt
2 2535 d 210 190027 15 201288 2533 2534 1 18 0 1 0 1 0 0
2 2536 19 210 18001b 27 1004 2532 2535 1 18 0 1 1 0 0 0
2 2537 0 210 130013 0 1400 0 0 32 48 1 0
2 2538 23 210 a0014 0 1410 0 2537 1 18 0 1 0 0 0 0 rank_req
2 2539 35 210 a001b 2 6 2536 2538
2 2540 0 220 1a001a 6 1008 0 0 32 48 1 0
2 2541 23 220 11001b 6 1004 0 2540 1 18 0 1 0 0 0 0 i2x_cmd3
2 2542 1b 220 100010 6 1008 2541 0 1 18 0 1 0 1 0 0
2 2543 0 220 b000b 18 1008 0 0 32 48 3 0
2 2544 23 220 3000c 18 1004 0 2543 1 18 0 1 0 0 0 0 i2x_req
2 2545 8 220 3001b 1c 1084 2542 2544 1 18 0 1 1 0 0 0
2 2546 0 219 340034 6 1008 0 0 32 48 1 0
2 2547 23 219 2b0035 6 1004 0 2546 1 18 0 1 0 0 0 0 i2x_cmd2
2 2548 1b 219 2a002a 6 1008 2547 0 1 18 0 1 0 1 0 0
2 2549 0 219 250025 18 1008 0 0 32 48 2 0
2 2550 23 219 1d0026 18 1004 0 2549 1 18 0 1 0 0 0 0 i2x_req
2 2551 8 219 1d0035 1c 1084 2548 2550 1 18 0 1 1 0 0 0
2 2552 1a 219 30035 1c 1044 2545 2551 1 18 0 1 1 0 0 0
2 2553 0 219 140018 1 21008 0 0 2 16 2 0
2 2554 0 219 e000e 1 1008 0 0 32 48 4 0
2 2555 0 219 c000c 2 1008 0 0 32 48 5 0
2 2556 24 219 4000f 2 1204 2554 2555 2 18 0 3 0 0 0 0 rank_ba
2 2557 11 219 40018 2 201084 2553 2556 1 18 0 1 1 0 0 0
2 2558 19 219 3001b 1c 1004 2552 2557 1 18 0 1 1 0 0 0
2 2559 0 218 340034 6 1008 0 0 32 48 1 0
2 2560 23 218 2b0035 6 1004 0 2559 1 18 0 1 0 0 0 0 i2x_cmd1
2 2561 1b 218 2a002a 6 1008 2560 0 1 18 0 1 0 1 0 0
2 2562 0 218 250025 18 1008 0 0 32 48 1 0
2 2563 23 218 1d0026 18 1004 0 2562 1 18 0 1 0 0 0 0 i2x_req
2 2564 8 218 1d0035 1c 1084 2561 2563 1 18 0 1 1 0 0 0
2 2565 1a 218 30035 1c 1044 2558 2564 1 18 0 1 1 0 0 0
2 2566 0 218 140018 1 21008 0 0 2 16 1 0
2 2567 0 218 e000e 1 1008 0 0 32 48 4 0
2 2568 0 218 c000c 2 1008 0 0 32 48 5 0
2 2569 24 218 4000f 2 1204 2567 2568 2 18 0 3 0 0 0 0 rank_ba
2 2570 11 218 40018 2 201084 2566 2569 1 18 0 1 1 0 0 0
2 2571 19 218 3001b 1c 1004 2565 2570 1 18 0 1 1 0 0 0
2 2572 0 217 340034 9 1008 0 0 32 48 1 0
2 2573 23 217 2b0035 9 100c 0 2572 1 18 0 1 0 0 0 0 i2x_cmd0
2 2574 1b 217 2a002a 9 100c 2573 0 1 18 0 1 1 1 0 0
2 2575 0 217 250025 18 1004 0 0 32 48 0 0
2 2576 23 217 1d0026 18 100c 0 2575 1 18 0 1 0 0 0 0 i2x_req
2 2577 8 217 1d0035 1e 13cc 2574 2576 1 18 0 1 1 1 1 0
2 2578 1a 217 30035 1e 114c 2571 2577 1 18 0 1 1 1 0 0
2 2579 0 217 140018 1 21004 0 0 2 16 0 0
2 2580 0 217 e000e 1 1008 0 0 32 48 4 0
2 2581 0 217 c000c 2 1008 0 0 32 48 5 0
2 2582 24 217 4000f 2 1204 2580 2581 2 18 0 3 0 0 0 0 rank_ba
2 2583 11 217 40018 2 201048 2579 2582 1 18 0 1 0 1 0 0
2 2584 19 217 3001b 1e 100c 2578 2583 1 18 0 1 1 1 0 0
2 2585 0 216 2c002f 1 21004 0 0 1 16 0 0
2 2586 1a 216 18002f 27 10c4 2584 2585 1 18 0 1 1 0 0 0
2 2587 0 216 240027 1 61008 0 0 3 16 3 0
2 2588 1 216 190020 14 100c 0 0 3 1 rank_cnt
2 2589 d 216 190027 15 201288 2587 2588 1 18 0 1 0 1 0 0
2 2590 19 216 18001b 27 1004 2586 2589 1 18 0 1 1 0 0 0
2 2591 0 216 130013 0 1400 0 0 32 48 2 0
2 2592 23 216 a0014 0 1410 0 2591 1 18 0 1 0 0 0 0 rank_req
2 2593 35 216 a001b 2 6 2590 2592
2 2594 0 226 1a001a 6 1008 0 0 32 48 1 0
2 2595 23 226 11001b 6 1004 0 2594 1 18 0 1 0 0 0 0 i2x_cmd3
2 2596 1b 226 100010 6 1008 2595 0 1 18 0 1 0 1 0 0
2 2597 0 226 b000b 18 1008 0 0 32 48 3 0
2 2598 23 226 3000c 18 1004 0 2597 1 18 0 1 0 0 0 0 i2x_req
2 2599 8 226 3001b 1c 1084 2596 2598 1 18 0 1 1 0 0 0
2 2600 0 225 340034 6 1008 0 0 32 48 1 0
2 2601 23 225 2b0035 6 1004 0 2600 1 18 0 1 0 0 0 0 i2x_cmd2
2 2602 1b 225 2a002a 6 1008 2601 0 1 18 0 1 0 1 0 0
2 2603 0 225 250025 18 1008 0 0 32 48 2 0
2 2604 23 225 1d0026 18 1004 0 2603 1 18 0 1 0 0 0 0 i2x_req
2 2605 8 225 1d0035 1c 1084 2602 2604 1 18 0 1 1 0 0 0
2 2606 1a 225 30035 1c 1044 2599 2605 1 18 0 1 1 0 0 0
2 2607 0 225 140018 1 21008 0 0 2 16 2 0
2 2608 0 225 e000e 1 1008 0 0 32 48 6 0
2 2609 0 225 c000c 2 1008 0 0 32 48 7 0
2 2610 24 225 4000f 2 1204 2608 2609 2 18 0 3 0 0 0 0 rank_ba
2 2611 11 225 40018 2 201084 2607 2610 1 18 0 1 1 0 0 0
2 2612 19 225 3001b 1c 1004 2606 2611 1 18 0 1 1 0 0 0
2 2613 0 224 340034 6 1008 0 0 32 48 1 0
2 2614 23 224 2b0035 6 1004 0 2613 1 18 0 1 0 0 0 0 i2x_cmd1
2 2615 1b 224 2a002a 6 1008 2614 0 1 18 0 1 0 1 0 0
2 2616 0 224 250025 18 1008 0 0 32 48 1 0
2 2617 23 224 1d0026 18 1004 0 2616 1 18 0 1 0 0 0 0 i2x_req
2 2618 8 224 1d0035 1c 1084 2615 2617 1 18 0 1 1 0 0 0
2 2619 1a 224 30035 1c 1044 2612 2618 1 18 0 1 1 0 0 0
2 2620 0 224 140018 1 21008 0 0 2 16 1 0
2 2621 0 224 e000e 1 1008 0 0 32 48 6 0
2 2622 0 224 c000c 2 1008 0 0 32 48 7 0
2 2623 24 224 4000f 2 1204 2621 2622 2 18 0 3 0 0 0 0 rank_ba
2 2624 11 224 40018 2 201084 2620 2623 1 18 0 1 1 0 0 0
2 2625 19 224 3001b 1c 1004 2619 2624 1 18 0 1 1 0 0 0
2 2626 0 223 340034 9 1008 0 0 32 48 1 0
2 2627 23 223 2b0035 9 100c 0 2626 1 18 0 1 0 0 0 0 i2x_cmd0
2 2628 1b 223 2a002a 9 100c 2627 0 1 18 0 1 1 1 0 0
2 2629 0 223 250025 18 1004 0 0 32 48 0 0
2 2630 23 223 1d0026 18 100c 0 2629 1 18 0 1 0 0 0 0 i2x_req
2 2631 8 223 1d0035 1e 13cc 2628 2630 1 18 0 1 1 1 1 0
2 2632 1a 223 30035 1e 114c 2625 2631 1 18 0 1 1 1 0 0
2 2633 0 223 140018 1 21004 0 0 2 16 0 0
2 2634 0 223 e000e 1 1008 0 0 32 48 6 0
2 2635 0 223 c000c 2 1008 0 0 32 48 7 0
2 2636 24 223 4000f 2 1204 2634 2635 2 18 0 3 0 0 0 0 rank_ba
2 2637 11 223 40018 2 201048 2633 2636 1 18 0 1 0 1 0 0
2 2638 19 223 3001b 1e 100c 2632 2637 1 18 0 1 1 1 0 0
2 2639 0 222 2c002f 1 21004 0 0 1 16 0 0
2 2640 1a 222 18002f 27 10c4 2638 2639 1 18 0 1 1 0 0 0
2 2641 0 222 240027 1 61008 0 0 3 16 4 0
2 2642 1 222 190020 14 100c 0 0 3 1 rank_cnt
2 2643 d 222 190027 15 201288 2641 2642 1 18 0 1 0 1 0 0
2 2644 19 222 18001b 27 1004 2640 2643 1 18 0 1 1 0 0 0
2 2645 0 222 130013 0 1400 0 0 32 48 3 0
2 2646 23 222 a0014 0 1410 0 2645 1 18 0 1 0 0 0 0 rank_req
2 2647 35 222 a001b 2 6 2644 2646
2 2648 1 0 0 1 1004 0 0 8 1 rank_ba
2 2649 29 0 0 1 1008 2648 0 1 18 0 1 0 0 0 0
2 2650 1 0 0 18 100c 0 0 4 1 rank_req
2 2651 29 0 0 18 1008 2650 0 1 18 0 1 0 0 0 0
2 2652 1 0 0 2 1004 0 0 2 1 xfr_ba
2 2653 29 0 0 2 1008 2652 0 1 18 0 1 0 0 0 0
2 2654 2b 0 0 18 1008 2651 2653 1 18 0 1 0 0 0 0
2 2655 2b 0 0 18 1008 2649 2654 1 18 0 1 0 0 0 0
2 2656 45 228 a000e 31 100a 2655 0 1 18 0 1 0 0 0 0
2 2657 3d 228 100014 18 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2658 1 256 150020 15 100c 0 0 1 1 rank_fifo_mt
2 2659 1 256 a0011 0 1410 0 0 1 1 b2x_idle
2 2660 35 256 a0020 16 e 2658 2659
2 2661 1 257 200025 18 1004 0 0 2 1 b2x_ba
2 2662 23 257 160026 18 1008 0 2661 1 18 0 1 0 0 0 0 i2x_start
2 2663 1 257 a0012 0 1410 0 0 1 1 b2x_start
2 2664 35 257 a0026 3 a 2662 2663
2 2665 1 258 1e0023 18 1004 0 0 2 1 b2x_ba
2 2666 23 258 150024 18 1008 0 2665 1 18 0 1 0 0 0 0 i2x_last
2 2667 1 258 a0011 0 1410 0 0 1 1 b2x_last
2 2668 35 258 a0024 3 a 2666 2667
2 2669 1 259 1e0023 4 1004 0 0 2 1 b2x_ba
2 2670 23 259 150024 4 1004 0 2669 1 18 0 1 0 0 0 0 i2x_wrap
2 2671 1 259 a0011 0 1410 0 0 1 1 b2x_wrap
2 2672 35 259 a0024 3 6 2670 2671
2 2673 1 263 27002f 15 1008 0 0 13 1 i2x_addr0
2 2674 1 263 1b0023 1 1000 0 0 13 1 i2x_addr1
2 2675 1a 263 70023 18 1008 2673 2674 13 18 0 1fff 1fff ff 0 0
2 2676 0 263 120016 1 21008 0 0 2 16 1 0
2 2677 1 263 8000d 2 1004 0 0 2 1 b2x_ba
2 2678 11 263 80016 3 201084 2676 2677 1 18 0 1 1 0 0 0
2 2679 19 263 7002f 18 1008 2675 2678 13 18 0 1fff 1fff ff 0 0
2 2680 1 262 1b0023 1 1000 0 0 13 1 i2x_addr2
2 2681 1a 262 70023 18 1008 2679 2680 13 18 0 1fff 1fff ff 0 0
2 2682 0 262 120016 1 21008 0 0 2 16 2 0
2 2683 1 262 8000d 2 1004 0 0 2 1 b2x_ba
2 2684 11 262 80016 3 201084 2682 2683 1 18 0 1 1 0 0 0
2 2685 19 262 7002f 18 1008 2681 2684 13 18 0 1fff 1fff ff 0 0
2 2686 1 261 290031 1 1000 0 0 13 1 i2x_addr3
2 2687 1a 261 150031 18 1008 2685 2686 13 18 0 1fff 1fff ff 0 0
2 2688 0 261 200024 1 21008 0 0 2 16 3 0
2 2689 1 261 16001b 2 1004 0 0 2 1 b2x_ba
2 2690 11 261 160024 3 201084 2688 2689 1 18 0 1 1 0 0 0
2 2691 19 261 15002f 18 1008 2687 2690 13 18 0 1fff 1fff ff 0 0
2 2692 1 261 a0011 0 1410 0 0 13 1 b2x_addr
2 2693 35 261 a002f 15 a 2691 2692
2 2694 1 267 25002c 2 1008 0 0 6 1 i2x_len0
2 2695 1 267 1a0021 16 100c 0 0 6 1 i2x_len1
2 2696 1a 267 60021 19 1288 2694 2695 6 18 0 3f 3b 4 0 0
2 2697 0 267 110015 1 21008 0 0 2 16 1 0
2 2698 1 267 7000c 2 1004 0 0 2 1 b2x_ba
2 2699 11 267 70015 3 201084 2697 2698 1 18 0 1 1 0 0 0
2 2700 19 267 6002c 19 1008 2696 2699 6 18 0 3f 3b 4 0 0
2 2701 1 266 1a0021 16 100c 0 0 6 1 i2x_len2
2 2702 1a 266 60021 19 1288 2700 2701 6 18 0 3f 3b 4 0 0
2 2703 0 266 110015 1 21008 0 0 2 16 2 0
2 2704 1 266 7000c 2 1004 0 0 2 1 b2x_ba
2 2705 11 266 70015 3 201084 2703 2704 1 18 0 1 1 0 0 0
2 2706 19 266 6002c 19 1008 2702 2705 6 18 0 3f 3b 4 0 0
2 2707 1 265 28002f 16 100c 0 0 6 1 i2x_len3
2 2708 1a 265 14002f 19 1288 2706 2707 6 18 0 3f 3b 4 0 0
2 2709 0 265 1f0023 1 21008 0 0 2 16 3 0
2 2710 1 265 15001a 2 1004 0 0 2 1 b2x_ba
2 2711 11 265 150023 3 201084 2709 2710 1 18 0 1 1 0 0 0
2 2712 19 265 14002c 19 1008 2708 2711 6 18 0 3f 3b 4 0 0
2 2713 1 265 a0010 0 1410 0 0 6 1 b2x_len
2 2714 35 265 a002c 2 a 2712 2713
2 2715 1 271 25002c 8 100c 0 0 2 1 i2x_cmd0
2 2716 1 271 1a0021 5 1004 0 0 2 1 i2x_cmd1
2 2717 1a 271 60021 b 104c 2715 2716 2 18 0 3 3 3 0 0
2 2718 0 271 110015 1 21008 0 0 2 16 1 0
2 2719 1 271 7000c 2 1004 0 0 2 1 b2x_ba
2 2720 11 271 70015 3 201084 2718 2719 1 18 0 1 1 0 0 0
2 2721 19 271 6002c b 100c 2717 2720 2 18 0 3 3 3 0 0
2 2722 1 270 1a0021 5 1004 0 0 2 1 i2x_cmd2
2 2723 1a 270 60021 b 104c 2721 2722 2 18 0 3 3 3 0 0
2 2724 0 270 110015 1 21008 0 0 2 16 2 0
2 2725 1 270 7000c 2 1004 0 0 2 1 b2x_ba
2 2726 11 270 70015 3 201084 2724 2725 1 18 0 1 1 0 0 0
2 2727 19 270 6002c b 100c 2723 2726 2 18 0 3 3 3 0 0
2 2728 1 269 28002f 5 1004 0 0 2 1 i2x_cmd3
2 2729 1a 269 14002f b 104c 2727 2728 2 18 0 3 3 3 0 0
2 2730 0 269 1f0023 1 21008 0 0 2 16 3 0
2 2731 1 269 15001a 2 1004 0 0 2 1 b2x_ba
2 2732 11 269 150023 3 201084 2730 2731 1 18 0 1 1 0 0 0
2 2733 19 269 14002c b 100c 2729 2732 2 18 0 3 3 3 0 0
2 2734 1 269 a0010 0 1410 0 0 2 1 b2x_cmd
2 2735 35 269 a002c 8 e 2733 2734
2 2736 1 275 230029 2 1004 0 0 4 1 i2x_id0
2 2737 1 275 19001f 2 1004 0 0 4 1 i2x_id1
2 2738 1a 275 5001f 5 1044 2736 2737 4 18 0 f f 0 0 0
2 2739 0 275 100014 1 21008 0 0 2 16 1 0
2 2740 1 275 6000b 2 1004 0 0 2 1 b2x_ba
2 2741 11 275 60014 3 201084 2739 2740 1 18 0 1 1 0 0 0
2 2742 19 275 50029 5 1004 2738 2741 4 18 0 f f 0 0 0
2 2743 1 274 19001f 2 1004 0 0 4 1 i2x_id2
2 2744 1a 274 5001f 5 1044 2742 2743 4 18 0 f f 0 0 0
2 2745 0 274 100014 1 21008 0 0 2 16 2 0
2 2746 1 274 6000b 2 1004 0 0 2 1 b2x_ba
2 2747 11 274 60014 3 201084 2745 2746 1 18 0 1 1 0 0 0
2 2748 19 274 50029 5 1004 2744 2747 4 18 0 f f 0 0 0
2 2749 1 273 27002d 2 1004 0 0 4 1 i2x_id3
2 2750 1a 273 13002d 5 1044 2748 2749 4 18 0 f f 0 0 0
2 2751 0 273 1e0022 1 21008 0 0 2 16 3 0
2 2752 1 273 140019 2 1004 0 0 2 1 b2x_ba
2 2753 11 273 140022 3 201084 2751 2752 1 18 0 1 1 0 0 0
2 2754 19 273 130029 5 1004 2750 2753 4 18 0 f f 0 0 0
2 2755 1 273 a000f 0 1410 0 0 4 1 b2x_id
2 2756 35 273 a0029 2 6 2754 2755
2 2757 0 277 350038 1 21004 0 0 1 16 0 0
2 2758 1 277 2b0031 18 100c 0 0 1 1 x2b_ack
2 2759 1a 277 170031 1a 114c 2757 2758 1 18 0 1 1 1 0 0
2 2760 0 277 220026 1 21004 0 0 2 16 0 0
2 2761 1 277 18001d 2 1004 0 0 2 1 b2x_ba
2 2762 11 277 180026 3 201048 2760 2761 1 18 0 1 0 1 0 0
2 2763 19 277 170038 1a 100c 2759 2762 1 18 0 1 1 1 0 0
2 2764 0 277 120012 0 1400 0 0 32 48 0 0
2 2765 23 277 a0013 0 1410 0 2764 1 18 0 1 0 0 0 0 x2i_ack
2 2766 35 277 a0038 18 e 2763 2765
2 2767 0 278 350038 1 21004 0 0 1 16 0 0
2 2768 1 278 2b0031 18 100c 0 0 1 1 x2b_ack
2 2769 1a 278 170031 1a 1144 2767 2768 1 18 0 1 1 0 0 0
2 2770 0 278 220026 1 21008 0 0 2 16 1 0
2 2771 1 278 18001d 2 1004 0 0 2 1 b2x_ba
2 2772 11 278 180026 3 201084 2770 2771 1 18 0 1 1 0 0 0
2 2773 19 278 170038 1a 1004 2769 2772 1 18 0 1 1 0 0 0
2 2774 0 278 120012 0 1400 0 0 32 48 1 0
2 2775 23 278 a0013 0 1410 0 2774 1 18 0 1 0 0 0 0 x2i_ack
2 2776 35 278 a0038 2 6 2773 2775
2 2777 0 279 350038 1 21004 0 0 1 16 0 0
2 2778 1 279 2b0031 18 100c 0 0 1 1 x2b_ack
2 2779 1a 279 170031 1a 1144 2777 2778 1 18 0 1 1 0 0 0
2 2780 0 279 220026 1 21008 0 0 2 16 2 0
2 2781 1 279 18001d 2 1004 0 0 2 1 b2x_ba
2 2782 11 279 180026 3 201084 2780 2781 1 18 0 1 1 0 0 0
2 2783 19 279 170038 1a 1004 2779 2782 1 18 0 1 1 0 0 0
2 2784 0 279 120012 0 1400 0 0 32 48 2 0
2 2785 23 279 a0013 0 1410 0 2784 1 18 0 1 0 0 0 0 x2i_ack
2 2786 35 279 a0038 2 6 2783 2785
2 2787 0 280 350038 1 21004 0 0 1 16 0 0
2 2788 1 280 2b0031 18 100c 0 0 1 1 x2b_ack
2 2789 1a 280 170031 1a 1144 2787 2788 1 18 0 1 1 0 0 0
2 2790 0 280 220026 1 21008 0 0 2 16 3 0
2 2791 1 280 18001d 2 1004 0 0 2 1 b2x_ba
2 2792 11 280 180026 3 201084 2790 2791 1 18 0 1 1 0 0 0
2 2793 19 280 170038 1a 1004 2789 2792 1 18 0 1 1 0 0 0
2 2794 0 280 120012 0 1400 0 0 32 48 3 0
2 2795 23 280 a0013 0 1410 0 2794 1 18 0 1 0 0 0 0 x2i_ack
2 2796 35 280 a0038 2 6 2793 2795
2 2797 1 286 19001f 15 100c 0 0 1 1 b2r_ack
2 2798 1 286 a0015 0 1410 0 0 1 1 rank_fifo_wr
2 2799 35 286 a001f 16 e 2797 2798
2 2800 1 288 300036 18 100c 0 0 1 1 x2b_ack
2 2801 0 288 2b002b 9 1008 0 0 32 48 1 0
2 2802 23 288 23002c 9 100c 0 2801 1 18 0 1 0 0 0 0 b2x_cmd
2 2803 1 288 19001f 17 100c 0 0 1 1 b2x_req
2 2804 8 288 19002c 20 13cc 2802 2803 1 18 0 1 1 1 1 0
2 2805 8 288 190036 35 13cc 2800 2804 1 18 0 1 1 1 1 0
2 2806 1 288 a0015 0 1410 0 0 1 1 rank_fifo_rd
2 2807 35 288 a0036 14 e 2805 2806
2 2808 0 292 60009 1 21004 0 0 1 16 0 0
2 2809 1 291 2a0035 13 100c 0 0 1 1 rank_fifo_rd
2 2810 1 291 1b0026 15 100c 0 0 1 1 rank_fifo_wr
2 2811 8 291 1b0035 1e 11c4 2809 2810 1 18 0 1 1 1 0 0
2 2812 1a 291 60035 20 1044 2808 2811 1 18 0 1 1 0 0 0
2 2813 0 291 130016 1 61008 0 0 3 16 1 0
2 2814 1 291 7000e 14 100c 0 0 3 1 rank_cnt
2 2815 11 291 70016 15 20128c 2813 2814 1 18 0 1 1 1 0 0
2 2816 19 291 60009 20 1004 2812 2815 1 18 0 1 1 0 0 0
2 2817 1 290 30003b 15 100c 0 0 1 1 rank_fifo_wr
2 2818 1a 290 1b003b 20 114c 2816 2817 1 18 0 1 1 1 0 0
2 2819 0 290 28002b 1 61004 0 0 3 16 0 0
2 2820 1 290 1c0023 14 100c 0 0 3 1 rank_cnt
2 2821 11 290 1c002b 15 20114c 2819 2820 1 18 0 1 1 1 0 0
2 2822 19 290 1b0009 20 100c 2818 2821 1 18 0 1 1 1 0 0
2 2823 0 290 160016 0 1400 0 0 32 48 0 0
2 2824 23 290 a0017 0 1410 0 2823 1 18 0 1 0 0 0 0 rank_wr_sel
2 2825 35 290 a0009 16 e 2822 2824
2 2826 0 296 60009 1 21004 0 0 1 16 0 0
2 2827 1 295 2a0035 13 100c 0 0 1 1 rank_fifo_rd
2 2828 1 295 1b0026 15 100c 0 0 1 1 rank_fifo_wr
2 2829 8 295 1b0035 1e 11c4 2827 2828 1 18 0 1 1 1 0 0
2 2830 1a 295 60035 20 1044 2826 2829 1 18 0 1 1 0 0 0
2 2831 0 295 130016 1 61008 0 0 3 16 2 0
2 2832 1 295 7000e 14 100c 0 0 3 1 rank_cnt
2 2833 11 295 70016 15 201284 2831 2832 1 18 0 1 1 0 0 0
2 2834 19 295 60009 20 1004 2830 2833 1 18 0 1 1 0 0 0
2 2835 1 294 40004b 13 100c 0 0 1 1 rank_fifo_rd
2 2836 1b 294 3f003f 13 100c 2835 0 1 18 0 1 1 1 0 0
2 2837 1 294 30003b 15 100c 0 0 1 1 rank_fifo_wr
2 2838 8 294 30004b 1e 12cc 2836 2837 1 18 0 1 1 1 1 0
2 2839 1a 294 1b004b 20 1144 2834 2838 1 18 0 1 1 0 0 0
2 2840 0 294 28002b 1 61008 0 0 3 16 1 0
2 2841 1 294 1c0023 14 100c 0 0 3 1 rank_cnt
2 2842 11 294 1c002b 15 20128c 2840 2841 1 18 0 1 1 1 0 0
2 2843 19 294 1b0009 20 1004 2839 2842 1 18 0 1 1 0 0 0
2 2844 0 294 160016 0 1400 0 0 32 48 1 0
2 2845 23 294 a0017 0 1410 0 2844 1 18 0 1 0 0 0 0 rank_wr_sel
2 2846 35 294 a0009 2 6 2843 2845
2 2847 0 300 60009 1 21004 0 0 1 16 0 0
2 2848 1 299 2a0035 13 100c 0 0 1 1 rank_fifo_rd
2 2849 1 299 1b0026 15 100c 0 0 1 1 rank_fifo_wr
2 2850 8 299 1b0035 1e 11c4 2848 2849 1 18 0 1 1 1 0 0
2 2851 1a 299 60035 20 1044 2847 2850 1 18 0 1 1 0 0 0
2 2852 0 299 130016 1 61008 0 0 3 16 3 0
2 2853 1 299 7000e 14 100c 0 0 3 1 rank_cnt
2 2854 11 299 70016 15 201284 2852 2853 1 18 0 1 1 0 0 0
2 2855 19 299 60009 20 1004 2851 2854 1 18 0 1 1 0 0 0
2 2856 1 298 40004b 13 100c 0 0 1 1 rank_fifo_rd
2 2857 1b 298 3f003f 13 100c 2856 0 1 18 0 1 1 1 0 0
2 2858 1 298 30003b 15 100c 0 0 1 1 rank_fifo_wr
2 2859 8 298 30004b 1e 12cc 2857 2858 1 18 0 1 1 1 1 0
2 2860 1a 298 1b004b 20 1144 2855 2859 1 18 0 1 1 0 0 0
2 2861 0 298 28002b 1 61008 0 0 3 16 2 0
2 2862 1 298 1c0023 14 100c 0 0 3 1 rank_cnt
2 2863 11 298 1c002b 15 201284 2861 2862 1 18 0 1 1 0 0 0
2 2864 19 298 1b0009 20 1004 2860 2863 1 18 0 1 1 0 0 0
2 2865 0 298 160016 0 1400 0 0 32 48 2 0
2 2866 23 298 a0017 0 1410 0 2865 1 18 0 1 0 0 0 0 rank_wr_sel
2 2867 35 298 a0009 2 6 2864 2866
2 2868 0 304 60009 1 21004 0 0 1 16 0 0
2 2869 1 303 2a0035 13 100c 0 0 1 1 rank_fifo_rd
2 2870 1 303 1b0026 15 100c 0 0 1 1 rank_fifo_wr
2 2871 8 303 1b0035 1e 11c4 2869 2870 1 18 0 1 1 1 0 0
2 2872 1a 303 60035 20 1044 2868 2871 1 18 0 1 1 0 0 0
2 2873 0 303 130016 1 61008 0 0 3 16 4 0
2 2874 1 303 7000e 14 100c 0 0 3 1 rank_cnt
2 2875 11 303 70016 15 201284 2873 2874 1 18 0 1 1 0 0 0
2 2876 19 303 60009 20 1004 2872 2875 1 18 0 1 1 0 0 0
2 2877 1 302 40004b 13 100c 0 0 1 1 rank_fifo_rd
2 2878 1b 302 3f003f 13 100c 2877 0 1 18 0 1 1 1 0 0
2 2879 1 302 30003b 15 100c 0 0 1 1 rank_fifo_wr
2 2880 8 302 30004b 1e 12cc 2878 2879 1 18 0 1 1 1 1 0
2 2881 1a 302 1b004b 20 1144 2876 2880 1 18 0 1 1 0 0 0
2 2882 0 302 28002b 1 61008 0 0 3 16 3 0
2 2883 1 302 1c0023 14 100c 0 0 3 1 rank_cnt
2 2884 11 302 1c002b 15 201284 2882 2883 1 18 0 1 1 0 0 0
2 2885 19 302 1b0009 20 1004 2881 2884 1 18 0 1 1 0 0 0
2 2886 0 302 160016 0 1400 0 0 32 48 3 0
2 2887 23 302 a0017 0 1410 0 2886 1 18 0 1 0 0 0 0 rank_wr_sel
2 2888 35 302 a0009 2 6 2885 2887
2 2889 0 306 350038 1 21004 0 0 1 16 0 0
2 2890 0 306 2e0031 1 21008 0 0 1 16 1 0
2 2891 1a 306 190031 15 110c 2889 2890 1 18 0 1 1 1 0 0
2 2892 0 306 260029 1 21004 0 0 3 16 0 0
2 2893 1 306 1a0021 14 100c 0 0 3 1 rank_cnt
2 2894 11 306 1a0029 15 20114c 2892 2893 1 18 0 1 1 1 0 0
2 2895 19 306 190038 15 100c 2891 2894 1 18 0 1 1 1 0 0
2 2896 1 306 a0015 0 1410 0 0 1 1 rank_fifo_mt
2 2897 35 306 a0038 15 e 2895 2896
2 2898 0 309 300033 1 21004 0 0 1 16 0 0
2 2899 0 309 29002c 1 21008 0 0 1 16 1 0
2 2900 1a 309 6002c 17 1104 2898 2899 1 18 0 1 1 0 0 0
2 2901 1 309 180024 2 100c 0 0 2 1 a2b_req_depth
2 2902 0 309 120012 1 1004 0 0 32 48 0 0
2 2903 0 309 100010 15 1008 0 0 32 48 1 0
2 2904 24 309 70013 15 110c 2902 2903 2 18 0 3 0 0 0 0 rank_cnt
2 2905 11 309 70024 17 201284 2901 2904 1 18 0 1 1 0 0 0
2 2906 19 309 60033 17 1004 2900 2905 1 18 0 1 1 0 0 0
2 2907 0 308 2b002e 1 21008 0 0 1 16 1 0
2 2908 1a 308 1b002e 17 1104 2906 2907 1 18 0 1 1 0 0 0
2 2909 0 308 250025 15 1008 0 0 32 48 2 0
2 2910 23 308 1c0026 15 201004 0 2909 1 18 0 1 0 0 0 0 rank_cnt
2 2911 19 308 1b0033 17 1004 2908 2910 1 18 0 1 1 0 0 0
2 2912 1 308 a0017 0 1410 0 0 1 1 rank_fifo_full
2 2913 35 308 a0033 2 6 2911 2912
2 2914 1 315 150017 607 100c 0 0 1 1 clk
2 2915 27 315 d0017 90b 100a 2914 0 1 18 0 1 0 0 0 0
2 2916 3d 315 1a001e 303 5002 0 0 1 18 0 1 0 0 0 0 $u8
2 2917 1 331 150017 607 100c 0 0 1 1 clk
2 2918 27 331 d0017 90b 100a 2917 0 1 18 0 1 0 0 0 0
2 2919 1 332 b0011 4 100c 0 0 1 1 reset_n
2 2920 1b 332 a000a 4 100c 2919 0 1 18 0 1 1 1 0 0
2 2921 39 332 60012 303 e 2920 0
2 2922 3d 338 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u12
2 2923 3d 332 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u11
2 2924 0 374 310034 1 21004 0 0 1 16 0 0
2 2925 0 374 2a002d 1 21008 0 0 1 16 1 0
2 2926 1a 374 16002d 3 1108 2924 2925 1 18 0 1 0 1 0 0
2 2927 0 374 210025 1 21004 0 0 2 16 0 0
2 2928 1 374 17001c 2 1004 0 0 2 1 xfr_ba
2 2929 11 374 170025 3 201048 2927 2928 1 18 0 1 0 1 0 0
2 2930 19 374 160034 3 1008 2926 2929 1 18 0 1 0 1 0 0
2 2931 0 374 110011 0 1400 0 0 32 48 0 0
2 2932 23 374 a0012 0 1410 0 2931 1 18 0 1 0 0 0 0 xfr_ok
2 2933 35 374 a0034 2 a 2930 2932
2 2934 0 375 310034 1 21004 0 0 1 16 0 0
2 2935 0 375 2a002d 1 21008 0 0 1 16 1 0
2 2936 1a 375 16002d 3 1104 2934 2935 1 18 0 1 1 0 0 0
2 2937 0 375 210025 1 21008 0 0 2 16 1 0
2 2938 1 375 17001c 2 1004 0 0 2 1 xfr_ba
2 2939 11 375 170025 3 201084 2937 2938 1 18 0 1 1 0 0 0
2 2940 19 375 160034 3 1004 2936 2939 1 18 0 1 1 0 0 0
2 2941 0 375 110011 0 1400 0 0 32 48 1 0
2 2942 23 375 a0012 0 1410 0 2941 1 18 0 1 0 0 0 0 xfr_ok
2 2943 35 375 a0034 2 6 2940 2942
2 2944 0 376 310034 1 21004 0 0 1 16 0 0
2 2945 0 376 2a002d 1 21008 0 0 1 16 1 0
2 2946 1a 376 16002d 3 1104 2944 2945 1 18 0 1 1 0 0 0
2 2947 0 376 210025 1 21008 0 0 2 16 2 0
2 2948 1 376 17001c 2 1004 0 0 2 1 xfr_ba
2 2949 11 376 170025 3 201084 2947 2948 1 18 0 1 1 0 0 0
2 2950 19 376 160034 3 1004 2946 2949 1 18 0 1 1 0 0 0
2 2951 0 376 110011 0 1400 0 0 32 48 2 0
2 2952 23 376 a0012 0 1410 0 2951 1 18 0 1 0 0 0 0 xfr_ok
2 2953 35 376 a0034 2 6 2950 2952
2 2954 0 377 310034 1 21004 0 0 1 16 0 0
2 2955 0 377 2a002d 1 21008 0 0 1 16 1 0
2 2956 1a 377 16002d 3 1104 2954 2955 1 18 0 1 1 0 0 0
2 2957 0 377 210025 1 21008 0 0 2 16 3 0
2 2958 1 377 17001c 2 1004 0 0 2 1 xfr_ba
2 2959 11 377 170025 3 201084 2957 2958 1 18 0 1 1 0 0 0
2 2960 19 377 160034 3 1004 2956 2959 1 18 0 1 1 0 0 0
2 2961 0 377 110011 0 1400 0 0 32 48 3 0
2 2962 23 377 a0012 0 1410 0 2961 1 18 0 1 0 0 0 0 xfr_ok
2 2963 35 377 a0034 2 6 2960 2962
2 2964 1 567 22002a 2 1008 0 0 13 1 bank0_row
2 2965 1 567 17001f 1 1000 0 0 13 1 bank1_row
2 2966 1a 567 3001f 4 1008 2964 2965 13 18 0 1fff 1ff8 7 0 0
2 2967 0 567 120012 1 1008 0 0 32 48 1 0
2 2968 1 567 4000f 2 1004 0 0 2 1 xfr_bank_sel
2 2969 11 567 40012 3 201084 2967 2968 1 18 0 1 1 0 0 0
2 2970 19 567 3002a 4 1008 2966 2969 13 18 0 1fff 1ff8 7 0 0
2 2971 1 566 17001f 1 1000 0 0 13 1 bank2_row
2 2972 1a 566 3001f 4 1008 2970 2971 13 18 0 1fff 1ff8 7 0 0
2 2973 0 566 120012 1 1008 0 0 32 48 2 0
2 2974 1 566 4000f 2 1004 0 0 2 1 xfr_bank_sel
2 2975 11 566 40012 3 201084 2973 2974 1 18 0 1 1 0 0 0
2 2976 19 566 3002a 4 1008 2972 2975 13 18 0 1fff 1ff8 7 0 0
2 2977 1 565 2a0032 1 1000 0 0 13 1 bank3_row
2 2978 1a 565 160032 4 1008 2976 2977 13 18 0 1fff 1ff8 7 0 0
2 2979 0 565 250025 1 1008 0 0 32 48 3 0
2 2980 1 565 170022 2 1004 0 0 2 1 xfr_bank_sel
2 2981 11 565 170025 3 201084 2979 2980 1 18 0 1 1 0 0 0
2 2982 19 565 16002a 4 1008 2978 2981 13 18 0 1fff 1ff8 7 0 0
2 2983 1 565 c0012 0 1410 0 0 13 1 cur_row
2 2984 36 565 c002a 2 a 2982 2983
1 clk 469 99 20 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 470 99 25 1 0 0 0 1 17 1 1 0 1 1 0
1 a2b_req_depth 471 101 12 1 0 1 0 2 17 3 3 0 3 0 0
1 r2b_req 472 104 c 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_start 473 104 15 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_last 474 104 20 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_write 475 105 4 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_wrap 476 105 f 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_req_id 477 106 12 1 0 3 0 4 17 f f 0 0 0 0
1 r2b_ba 478 107 12 1 0 1 0 2 17 3 3 0 0 0 0
1 r2b_raddr 479 108 12 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 r2b_caddr 480 109 12 1 0 12 0 13 17 1fff 1fff 0 2c 1c 0
1 r2b_len 481 110 1a 1 0 5 0 6 17 3f 3f 0 4 4 0
1 b2r_arb_ok 482 111 2000d 1 0 0 0 1 17 1 1 0 0 0 0
1 b2r_ack 483 111 20019 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_req_norm_dma_last 484 112 20 1 0 0 0 1 17 1 1 0 1 0 0
1 b2x_idle 485 115 2000d 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_req 486 115 1020017 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_start 487 115 20020 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_last 488 115 2002b 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_tras_ok 489 116 20004 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_wrap 490 116 20011 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_id 491 117 20013 1 0 3 0 4 17 f f 0 0 0 0
1 b2x_ba 492 118 1020012 1 0 1 0 2 17 3 3 0 0 0 0
1 b2x_addr 493 119 20013 1 0 12 0 13 17 1fff 1fff 0 fc 1f 0
1 b2x_len 494 120 20013 1 0 5 0 6 17 3f 3f 0 0 0 0
1 b2x_cmd 495 121 20012 1 0 1 0 2 17 3 3 0 3 0 0
1 x2b_ack 496 122 c 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_pre_ok 497 125 12 1 0 3 0 4 17 f f 0 f f 0
1 x2b_refresh 498 126 c 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_act_ok 499 126 19 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_rdok 500 126 25 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_wrok 501 127 4 1 0 0 0 1 17 1 1 0 1 1 0
1 tras_delay 502 129 12 1 0 3 0 4 17 f f 0 4 0 0
1 trp_delay 503 129 1e 1 0 3 0 4 17 f f 0 2 0 0
1 trcd_delay 504 129 29 1 0 3 0 4 17 f f 0 2 0 0
1 xfr_bank_sel 505 131 f 1 0 1 0 2 17 3 3 0 0 0 0
1 r2i_req 506 136 60011 1 0 3 0 4 17 f f 0 1 1 0
1 i2r_ack 507 136 6001a 1 0 3 0 4 17 f f 0 1 1 0
1 i2x_req 508 136 60023 1 0 3 0 4 17 f f 0 1 1 0
1 i2x_start 509 137 60004 1 0 3 0 4 17 f f 0 e e 0
1 i2x_last 510 137 6000f 1 0 3 0 4 17 f f 0 e e 0
1 i2x_wrap 511 137 60019 1 0 3 0 4 17 f f 0 0 0 0
1 tras_ok 512 137 60023 1 0 3 0 4 17 f f 0 f f 0
1 i2x_addr0 513 138 60012 1 0 12 0 13 17 1fff 1fff 0 fc 1f 0
1 i2x_addr1 514 138 6001d 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 i2x_addr2 515 138 60028 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 i2x_addr3 516 138 60033 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 i2x_len0 517 139 60011 1 0 5 0 6 17 3f 3f 0 0 0 0
1 i2x_len1 518 139 6001b 1 0 5 0 6 17 3f 3f 0 4 4 0
1 i2x_len2 519 139 60025 1 0 5 0 6 17 3f 3f 0 4 4 0
1 i2x_len3 520 139 6002f 1 0 5 0 6 17 3f 3f 0 4 4 0
1 i2x_cmd0 521 140 60011 1 0 1 0 2 17 3 3 0 3 0 0
1 i2x_cmd1 522 140 6001b 1 0 1 0 2 17 3 3 0 0 0 0
1 i2x_cmd2 523 140 60025 1 0 1 0 2 17 3 3 0 0 0 0
1 i2x_cmd3 524 140 6002f 1 0 1 0 2 17 3 3 0 0 0 0
1 i2x_id0 525 141 60011 1 0 3 0 4 17 f f 0 0 0 0
1 i2x_id1 526 141 6001a 1 0 3 0 4 17 f f 0 0 0 0
1 i2x_id2 527 141 60023 1 0 3 0 4 17 f f 0 0 0 0
1 i2x_id3 528 141 6002c 1 0 3 0 4 17 f f 0 0 0 0
1 x2i_ack 529 149 60011 1 0 3 0 4 17 f f 0 1 1 0
1 curr_id 530 152 70010 1 0 3 0 4 17 0 f 0 0 0 0
1 xfr_ba 531 154 60011 1 0 1 0 2 17 3 3 0 0 0 0
1 xfr_ba_last 532 155 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 xfr_ok 533 156 60011 1 0 3 0 4 17 f f 0 0 0 0
1 rank_ba 534 159 70010 1 0 7 0 8 17 0 ff 0 0 0 0
1 rank_ba_last 535 160 70010 1 0 3 0 4 17 0 f 0 0 0 0
1 rank_cnt 536 163 70010 1 0 2 0 3 17 0 7 0 1 1 0
1 rank_req 537 164 60011 1 0 3 0 4 17 f f 0 1 1 0
1 rank_wr_sel 538 164 6001b 1 0 3 0 4 17 f f 0 1 1 0
1 rank_fifo_wr 539 165 6000b 1 0 0 0 1 17 1 1 0 1 1 0
1 rank_fifo_rd 540 165 60019 1 0 0 0 1 17 1 1 0 1 1 0
1 rank_fifo_full 541 166 6000b 1 0 0 0 1 17 1 1 0 0 0 0
1 rank_fifo_mt 542 166 6001b 1 0 0 0 1 17 1 1 0 1 1 0
1 bank0_row 543 168 6000f 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 bank1_row 544 168 6001a 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 bank2_row 545 168 60025 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 bank3_row 546 168 60030 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 cur_row 547 565 6000c 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 SDR_DW 548 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 SDR_BW 549 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 2388 203 11 f 2388 2388 2388
4 2401 208 10 f 2401 2401 2401
4 2414 209 10 f 2414 2414 2414
4 2427 210 10 f 2427 2427 2427
4 2440 211 10 f 2440 2440 2440
4 2444 221 10 f 2444 2444 2444
4 2448 223 10 f 2448 2448 2448
4 2465 236 10 f 2465 2465 2465
4 2480 238 10 f 2480 2480 2480
4 2485 241 10 f 2485 2485 2485
4 2539 243 10 f 2539 2539 2539
4 2593 249 10 f 2593 2593 2593
4 2647 255 10 f 2647 2647 2647
4 2656 261 10 1 2657 0 2656
4 2657 261 16 6 2656 0 2656
4 2660 289 10 f 2660 2660 2660
4 2664 290 10 f 2664 2664 2664
4 2668 291 10 f 2668 2668 2668
4 2672 292 10 f 2672 2672 2672
4 2693 294 10 f 2693 2693 2693
4 2714 298 10 f 2714 2714 2714
4 2735 302 10 f 2735 2735 2735
4 2756 306 10 f 2756 2756 2756
4 2766 310 10 f 2766 2766 2766
4 2776 311 10 f 2776 2776 2776
4 2786 312 10 f 2786 2786 2786
4 2796 313 10 f 2796 2796 2796
4 2799 319 10 f 2799 2799 2799
4 2807 321 10 f 2807 2807 2807
4 2825 323 10 f 2825 2825 2825
4 2846 327 10 f 2846 2846 2846
4 2867 331 10 f 2867 2867 2867
4 2888 335 10 f 2888 2888 2888
4 2897 339 10 f 2897 2897 2897
4 2913 341 10 f 2913 2913 2913
4 2915 348 13 1 2916 0 2915
4 2916 348 26 6 2915 0 2915
4 2918 364 13 1 2921 0 2918
4 2921 365 6 0 2923 2922 2918
4 2923 365 20 6 2918 0 2918
4 2922 371 11 6 2918 0 2918
4 2933 407 10 f 2933 2933 2933
4 2943 408 10 f 2943 2943 2943
4 2953 409 10 f 2953 2953 2953
4 2963 410 10 f 2963 2963 2963
4 2984 598 12 f 2984 2984 2984
3 1 sdrc_bank_ctl.$u0 "tb.dut.u_sdrc_core.u_bank_ctl.$u0" 0 ../rtl/core/sdrc_bank_ctl.v 0 254 1
2 2985 0 229 100013 1 21004 0 0 1 16 0 0
2 2986 1 229 6000c 0 1410 0 0 1 1 b2x_req
2 2987 37 229 60013 18 16 2985 2986
2 2988 1 230 110016 2 1004 0 0 2 1 xfr_ba
2 2989 1 230 6000b 0 1410 0 0 2 1 b2x_ba
2 2990 37 230 60016 18 6 2988 2989
2 2991 0 232 110014 1 21008 0 0 1 16 1 0
2 2992 0 232 9000c 1 21004 0 0 1 16 0 0
2 2993 11 232 90014 1 1084 2991 2992 1 18 0 1 1 0 0 0
2 2994 39 232 60015 18 6 2993 0
2 2995 3d 249 f0013 18 5002 0 0 1 18 0 1 0 0 0 0 $u6
2 2996 3d 232 17001b 0 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 2987 262 6 11 2990 2990 2987
4 2990 263 6 0 2994 2994 2987
4 2994 265 6 0 2996 2995 2987
4 2996 265 23 0 0 0 2987
4 2995 282 15 0 0 0 2987
3 1 sdrc_bank_ctl.$u0.$u1 "tb.dut.u_sdrc_core.u_bank_ctl.$u0.$u1" 0 ../rtl/core/sdrc_bank_ctl.v 0 249 1
2 2997 0 233 160016 0 1010 0 0 32 48 0 0
2 2998 23 233 d0017 0 1010 0 2997 1 18 0 1 0 0 0 0 rank_req
2 2999 39 233 90018 0 22 2998 0
2 3000 0 237 140014 0 1010 0 0 32 48 1 0
2 3001 23 237 b0015 0 1010 0 3000 1 18 0 1 0 0 0 0 rank_req
2 3002 39 237 70016 0 22 3001 0
2 3003 0 241 1a001a 0 1010 0 0 32 48 2 0
2 3004 23 241 11001b 0 1010 0 3003 1 18 0 1 0 0 0 0 rank_req
2 3005 39 241 d001c 0 22 3004 0
2 3006 0 245 1a001a 0 1010 0 0 32 48 3 0
2 3007 23 245 11001b 0 1010 0 3006 1 18 0 1 0 0 0 0 rank_req
2 3008 39 245 d001c 0 22 3007 0
2 3009 3d 245 1e0022 0 5002 0 0 1 18 0 1 0 0 0 0 $u5
2 3010 3d 241 1e0022 0 5002 0 0 1 18 0 1 0 0 0 0 $u4
2 3011 3d 237 18001c 0 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 3012 3d 233 1a001e 0 5002 0 0 1 18 0 1 0 0 0 0 $u2
4 2999 266 9 11 3012 3002 2999
4 3012 266 26 0 0 0 2999
4 3002 270 7 0 3011 3005 2999
4 3011 270 24 0 0 0 2999
4 3005 274 13 0 3010 3008 2999
4 3010 274 30 0 0 0 2999
4 3008 278 13 0 3009 0 2999
4 3009 278 30 0 0 0 2999
3 1 sdrc_bank_ctl.$u0.$u1.$u2 "tb.dut.u_sdrc_core.u_bank_ctl.$u0.$u1.$u2" 0 ../rtl/core/sdrc_bank_ctl.v 0 236 1
2 3013 0 234 f0012 0 21010 0 0 1 16 1 0
2 3014 1 234 5000b 0 1410 0 0 1 1 b2x_req
2 3015 37 234 50012 0 32 3013 3014
2 3016 1 235 e0013 0 1010 0 0 2 1 xfr_ba
2 3017 1 235 5000a 0 1410 0 0 2 1 b2x_ba
2 3018 37 235 50013 0 32 3016 3017
4 3015 267 5 11 3018 3018 3015
4 3018 268 5 0 0 0 3015
3 1 sdrc_bank_ctl.$u0.$u1.$u3 "tb.dut.u_sdrc_core.u_bank_ctl.$u0.$u1.$u3" 0 ../rtl/core/sdrc_bank_ctl.v 0 240 1
2 3019 0 238 e0011 0 21010 0 0 1 16 1 0
2 3020 1 238 4000a 0 1410 0 0 1 1 b2x_req
2 3021 37 238 40011 0 32 3019 3020
2 3022 0 239 170017 0 1018 0 0 32 48 2 0
2 3023 0 239 150015 0 1018 0 0 32 48 3 0
2 3024 24 239 d0018 0 1030 3022 3023 2 18 0 3 0 0 0 0 rank_ba
2 3025 1 239 40009 0 1410 0 0 2 1 b2x_ba
2 3026 37 239 40018 0 32 3024 3025
4 3021 271 4 11 3026 3026 3021
4 3026 272 4 0 0 0 3021
3 1 sdrc_bank_ctl.$u0.$u1.$u4 "tb.dut.u_sdrc_core.u_bank_ctl.$u0.$u1.$u4" 0 ../rtl/core/sdrc_bank_ctl.v 0 244 1
2 3027 0 242 d0010 0 21010 0 0 1 16 1 0
2 3028 1 242 30009 0 1410 0 0 1 1 b2x_req
2 3029 37 242 30010 0 32 3027 3028
2 3030 0 243 160016 0 1018 0 0 32 48 4 0
2 3031 0 243 140014 0 1018 0 0 32 48 5 0
2 3032 24 243 c0017 0 1030 3030 3031 2 18 0 3 0 0 0 0 rank_ba
2 3033 1 243 30008 0 1410 0 0 2 1 b2x_ba
2 3034 37 243 30017 0 32 3032 3033
4 3029 275 3 11 3034 3034 3029
4 3034 276 3 0 0 0 3029
3 1 sdrc_bank_ctl.$u0.$u1.$u5 "tb.dut.u_sdrc_core.u_bank_ctl.$u0.$u1.$u5" 0 ../rtl/core/sdrc_bank_ctl.v 0 248 1
2 3035 0 246 d0010 0 21010 0 0 1 16 1 0
2 3036 1 246 30009 0 1410 0 0 1 1 b2x_req
2 3037 37 246 30010 0 32 3035 3036
2 3038 0 247 160016 0 1018 0 0 32 48 6 0
2 3039 0 247 140014 0 1018 0 0 32 48 7 0
2 3040 24 247 c0017 0 1030 3038 3039 2 18 0 3 0 0 0 0 rank_ba
2 3041 1 247 30008 0 1410 0 0 2 1 b2x_ba
2 3042 37 247 30017 0 32 3040 3041
4 3037 279 3 11 3042 3042 3037
4 3042 280 3 0 0 0 3037
3 1 sdrc_bank_ctl.$u0.$u6 "tb.dut.u_sdrc_core.u_bank_ctl.$u0.$u6" 0 ../rtl/core/sdrc_bank_ctl.v 0 253 1
2 3043 0 250 160016 18 1004 0 0 32 48 0 0
2 3044 23 250 d0017 18 100c 0 3043 1 18 0 1 0 0 0 0 rank_req
2 3045 39 250 90018 18 e 3044 0
2 3046 3d 250 1a001e b 5002 0 0 1 18 0 1 0 0 0 0 $u7
4 3045 283 9 11 3046 0 3045
4 3046 283 26 0 0 0 3045
3 1 sdrc_bank_ctl.$u0.$u6.$u7 "tb.dut.u_sdrc_core.u_bank_ctl.$u0.$u6.$u7" 0 ../rtl/core/sdrc_bank_ctl.v 0 252 1
2 3047 0 251 f0012 1 21008 0 0 1 16 1 0
2 3048 1 251 5000b 0 1410 0 0 1 1 b2x_req
2 3049 37 251 50012 b 1a 3047 3048
4 3049 284 5 11 0 0 3049
3 1 sdrc_bank_ctl.$u8 "tb.dut.u_sdrc_core.u_bank_ctl.$u8" 0 ../rtl/core/sdrc_bank_ctl.v 0 327 1
2 3050 0 317 360039 1 61004 0 0 3 16 0 0
2 3051 1 317 2a0031 14 100c 0 0 3 1 rank_cnt
2 3052 11 317 2a0039 14 114c 3050 3051 1 18 0 1 1 1 0 0
2 3053 1 317 1a0025 13 100c 0 0 1 1 rank_fifo_rd
2 3054 1 317 b0016 15 100c 0 0 1 1 rank_fifo_wr
2 3055 1b 317 a000a 15 100c 3054 0 1 18 0 1 1 1 0 0
2 3056 8 317 a0025 1e 134c 3053 3055 1 18 0 1 1 1 1 0
2 3057 18 317 a0039 1e 11c4 3052 3056 1 18 0 1 1 1 0 0
2 3058 39 317 6003a 303 6 3057 0
2 3059 0 322 37003a 1 61008 0 0 3 16 4 0
2 3060 1 322 2b0032 14 100c 0 0 3 1 rank_cnt
2 3061 11 322 2b003a 14 1284 3059 3060 1 18 0 1 1 0 0 0
2 3062 1 322 1b0026 13 100c 0 0 1 1 rank_fifo_rd
2 3063 1b 322 1a001a 13 100c 3062 0 1 18 0 1 1 1 0 0
2 3064 1 322 a0015 15 100c 0 0 1 1 rank_fifo_wr
2 3065 18 322 a0026 1e 12cc 3063 3064 1 18 0 1 1 1 1 0
2 3066 18 322 a003a 1e 1144 3061 3065 1 18 0 1 1 1 0 0
2 3067 39 322 6003b 303 6 3066 0
2 3068 3d 322 3d0041 0 5002 0 0 1 18 0 1 0 0 0 0 $u10
2 3069 3d 317 3c0040 0 5002 0 0 1 18 0 1 0 0 0 0 $u9
4 3058 350 6 11 3069 3067 3058
4 3069 350 60 6 3067 0 3058
4 3067 355 6 0 3068 0 3058
4 3068 355 61 0 0 0 3058
3 1 sdrc_bank_ctl.$u8.$u9 "tb.dut.u_sdrc_core.u_bank_ctl.$u8.$u9" 0 ../rtl/core/sdrc_bank_ctl.v 0 320 1
2 3070 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
2 3071 5b 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 3070 351 0 11 3071 3071 3070
4 3071 352 0 0 0 0 3070
3 1 sdrc_bank_ctl.$u8.$u10 "tb.dut.u_sdrc_core.u_bank_ctl.$u8.$u10" 0 ../rtl/core/sdrc_bank_ctl.v 0 325 1
2 3072 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
2 3073 5b 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 3072 356 0 11 3073 3073 3072
4 3073 357 0 0 0 0 3072
3 1 sdrc_bank_ctl.$u11 "tb.dut.u_sdrc_core.u_bank_ctl.$u11" 0 ../rtl/core/sdrc_bank_ctl.v 0 337 1
2 3074 0 333 e0011 1 21004 0 0 3 16 0 0
2 3075 1 333 20009 0 1410 0 0 3 1 rank_cnt
2 3076 38 333 20011 1f5 16 3074 3075
2 3077 0 334 d0010 1 21004 0 0 8 16 0 0
2 3078 1 334 20008 0 1410 0 0 8 1 rank_ba
2 3079 38 334 20010 1f5 6 3077 3078
2 3080 0 335 120015 1 21004 0 0 4 16 0 0
2 3081 1 335 2000d 0 1410 0 0 4 1 rank_ba_last
2 3082 38 335 20015 1f5 6 3080 3081
4 3076 366 2 11 3079 3079 3076
4 3079 367 2 0 3082 3082 3076
4 3082 368 2 0 0 0 3076
3 1 sdrc_bank_ctl.$u12 "tb.dut.u_sdrc_core.u_bank_ctl.$u12" 0 ../rtl/core/sdrc_bank_ctl.v 0 372 1
2 3083 1 342 7000e 14 100c 0 0 3 1 rank_cnt
2 3084 0 341 330036 1 21008 0 0 3 16 1 0
2 3085 1 341 28002f 14 100c 0 0 3 1 rank_cnt
2 3086 7 341 280036 14 128c 3084 3085 3 18 0 7 6 1 0 1
2 3087 1a 341 70036 1e 118c 3083 3086 3 18 0 7 7 1 0 0
2 3088 1 341 180023 13 100c 0 0 1 1 rank_fifo_rd
2 3089 1 341 90014 15 100c 0 0 1 1 rank_fifo_wr
2 3090 1b 341 80008 15 100c 3089 0 1 18 0 1 1 1 0 0
2 3091 8 341 80023 1e 20134c 3088 3090 1 18 0 1 1 1 1 0
2 3092 19 341 7000e 1e 100c 3087 3091 3 18 0 7 7 1 0 0
2 3093 0 340 3a003d 1 21008 0 0 3 16 1 0
2 3094 1 340 2f0036 14 100c 0 0 3 1 rank_cnt
2 3095 6 340 2f003d 14 1288 3093 3094 3 18 0 7 6 1 0 1
2 3096 1a 340 e003d 1e 130c 3092 3095 3 18 0 7 7 1 0 0
2 3097 1 340 1f002a 13 100c 0 0 1 1 rank_fifo_rd
2 3098 1b 340 1e001e 13 100c 3097 0 1 18 0 1 1 1 0 0
2 3099 1 340 f001a 15 100c 0 0 1 1 rank_fifo_wr
2 3100 8 340 f002a 1e 2012cc 3098 3099 1 18 0 1 1 1 1 0
2 3101 19 340 e000e 1e 100c 3096 3100 3 18 0 7 7 1 0 0
2 3102 1 340 20009 0 1410 0 0 3 1 rank_cnt
2 3103 38 340 2000e 10e e 3101 3102
2 3104 0 345 2e002e 1 1004 0 0 32 48 0 0
2 3105 0 345 2c002c 1 1008 0 0 32 48 1 0
2 3106 24 345 24002f 1 1104 3104 3105 2 18 0 3 0 0 0 0 rank_ba
2 3107 0 345 1f001f 1 1008 0 0 32 48 2 0
2 3108 0 345 1d001d 1 1008 0 0 32 48 3 0
2 3109 24 345 150020 1 1204 3107 3108 2 18 0 3 0 0 0 0 rank_ba
2 3110 1a 345 40020 13 1044 3106 3109 2 18 0 3 3 0 0 0
2 3111 1 345 50010 13 20100c 0 0 1 1 rank_fifo_rd
2 3112 19 345 4002f 13 1004 3110 3111 2 18 0 3 3 0 0 0
2 3113 1 344 25002a 2 1004 0 0 2 1 r2b_ba
2 3114 1a 344 12002a 1e 1044 3112 3113 2 18 0 3 3 0 0 0
2 3115 0 344 1f001f 15 1004 0 0 32 48 0 0
2 3116 23 344 130020 15 20100c 0 3115 1 18 0 1 0 0 0 0 rank_wr_sel
2 3117 19 344 12002f 1e 1004 3114 3116 2 18 0 3 3 0 0 0
2 3118 0 344 c000c 0 1404 0 0 32 48 0 0
2 3119 0 344 a000a 0 1408 0 0 32 48 1 0
2 3120 24 344 2000d 0 1410 3118 3119 2 18 0 3 0 0 0 0 rank_ba
2 3121 38 344 2002f 10e 6 3117 3120
2 3122 0 348 2e002e 1 1008 0 0 32 48 2 0
2 3123 0 348 2c002c 1 1008 0 0 32 48 3 0
2 3124 24 348 24002f 1 1204 3122 3123 2 18 0 3 0 0 0 0 rank_ba
2 3125 0 348 1f001f 1 1008 0 0 32 48 4 0
2 3126 0 348 1d001d 1 1008 0 0 32 48 5 0
2 3127 24 348 150020 1 1204 3125 3126 2 18 0 3 0 0 0 0 rank_ba
2 3128 1a 348 40020 13 1044 3124 3127 2 18 0 3 3 0 0 0
2 3129 1 348 50010 13 20100c 0 0 1 1 rank_fifo_rd
2 3130 19 348 4002f 13 1004 3128 3129 2 18 0 3 3 0 0 0
2 3131 1 347 25002a 2 1004 0 0 2 1 r2b_ba
2 3132 1a 347 12002a 1e 1044 3130 3131 2 18 0 3 3 0 0 0
2 3133 0 347 1f001f 15 1008 0 0 32 48 1 0
2 3134 23 347 130020 15 201004 0 3133 1 18 0 1 0 0 0 0 rank_wr_sel
2 3135 19 347 12002f 1e 1004 3132 3134 2 18 0 3 3 0 0 0
2 3136 0 347 c000c 0 1408 0 0 32 48 2 0
2 3137 0 347 a000a 0 1408 0 0 32 48 3 0
2 3138 24 347 2000d 0 1410 3136 3137 2 18 0 3 0 0 0 0 rank_ba
2 3139 38 347 2002f 10e 6 3135 3138
2 3140 0 351 2e002e 1 1008 0 0 32 48 4 0
2 3141 0 351 2c002c 1 1008 0 0 32 48 5 0
2 3142 24 351 24002f 1 1204 3140 3141 2 18 0 3 0 0 0 0 rank_ba
2 3143 0 351 1f001f 1 1008 0 0 32 48 6 0
2 3144 0 351 1d001d 1 1008 0 0 32 48 7 0
2 3145 24 351 150020 1 1204 3143 3144 2 18 0 3 0 0 0 0 rank_ba
2 3146 1a 351 40020 13 1044 3142 3145 2 18 0 3 3 0 0 0
2 3147 1 351 50010 13 20100c 0 0 1 1 rank_fifo_rd
2 3148 19 351 4002f 13 1004 3146 3147 2 18 0 3 3 0 0 0
2 3149 1 350 25002a 2 1004 0 0 2 1 r2b_ba
2 3150 1a 350 12002a 1e 1044 3148 3149 2 18 0 3 3 0 0 0
2 3151 0 350 1f001f 15 1008 0 0 32 48 2 0
2 3152 23 350 130020 15 201004 0 3151 1 18 0 1 0 0 0 0 rank_wr_sel
2 3153 19 350 12002f 1e 1004 3150 3152 2 18 0 3 3 0 0 0
2 3154 0 350 c000c 0 1408 0 0 32 48 4 0
2 3155 0 350 a000a 0 1408 0 0 32 48 5 0
2 3156 24 350 2000d 0 1410 3154 3155 2 18 0 3 0 0 0 0 rank_ba
2 3157 38 350 2002f 10e 6 3153 3156
2 3158 0 354 270027 1 1008 0 0 32 48 6 0
2 3159 0 354 250025 1 1008 0 0 32 48 7 0
2 3160 24 354 1d0028 1 1204 3158 3159 2 18 0 3 0 0 0 0 rank_ba
2 3161 0 354 150019 1 21004 0 0 2 16 0 0
2 3162 1a 354 40019 13 1044 3160 3161 2 18 0 3 3 0 0 0
2 3163 1 354 50010 13 20100c 0 0 1 1 rank_fifo_rd
2 3164 19 354 40028 13 1004 3162 3163 2 18 0 3 3 0 0 0
2 3165 1 353 25002a 2 1004 0 0 2 1 r2b_ba
2 3166 1a 353 12002a 1e 1044 3164 3165 2 18 0 3 3 0 0 0
2 3167 0 353 1f001f 15 1008 0 0 32 48 3 0
2 3168 23 353 130020 15 201004 0 3167 1 18 0 1 0 0 0 0 rank_wr_sel
2 3169 19 353 120028 1e 1004 3166 3168 2 18 0 3 3 0 0 0
2 3170 0 353 c000c 0 1408 0 0 32 48 6 0
2 3171 0 353 a000a 0 1408 0 0 32 48 7 0
2 3172 24 353 2000d 0 1410 3170 3171 2 18 0 3 0 0 0 0 rank_ba
2 3173 38 353 20028 10e 6 3169 3172
2 3174 0 356 d0010 1 21008 0 0 1 16 1 0
2 3175 0 356 50008 1 21004 0 0 1 16 0 0
2 3176 11 356 50010 1 1084 3174 3175 1 18 0 1 1 0 0 0
2 3177 39 356 20011 10e 6 3176 0
2 3178 3d 356 130017 0 5002 0 0 1 18 0 1 0 0 0 0 $u13
4 3103 373 2 11 3121 3121 3103
4 3121 377 2 0 3139 3139 3103
4 3139 380 2 0 3157 3157 3103
4 3157 383 2 0 3173 3173 3103
4 3173 386 2 0 3177 3177 3103
4 3177 389 2 0 3178 0 3103
4 3178 389 19 0 0 0 3103
3 1 sdrc_bank_ctl.$u12.$u13 "tb.dut.u_sdrc_core.u_bank_ctl.$u12.$u13" 0 ../rtl/core/sdrc_bank_ctl.v 0 370 1
2 3179 0 360 4d004d 0 1010 0 0 32 48 0 0
2 3180 23 360 40004e 0 1010 0 3179 1 18 0 1 0 0 0 0 rank_ba_last
2 3181 0 360 3b003b 0 1010 0 0 32 48 1 0
2 3182 23 360 2e003c 0 1010 0 3181 1 18 0 1 0 0 0 0 rank_ba_last
2 3183 1a 360 1c003c 0 1030 3180 3182 1 18 0 1 0 0 0 0
2 3184 1 360 1d0028 0 201010 0 0 1 1 rank_fifo_rd
2 3185 19 360 1c004e 0 1030 3183 3184 1 18 0 1 0 0 0 0
2 3186 1 359 320046 0 1010 0 0 1 1 sdr_req_norm_dma_last
2 3187 1a 359 1f0046 0 1030 3185 3186 1 18 0 1 0 0 0 0
2 3188 0 359 2c002c 0 1010 0 0 32 48 0 0
2 3189 23 359 20002d 0 201010 0 3188 1 18 0 1 0 0 0 0 rank_wr_sel
2 3190 19 359 1f004e 0 1030 3187 3189 1 18 0 1 0 0 0 0
2 3191 0 359 190019 0 1400 0 0 32 48 0 0
2 3192 23 359 c001a 0 1410 0 3191 1 18 0 1 0 0 0 0 rank_ba_last
2 3193 38 359 c004e 0 32 3190 3192
2 3194 0 363 500050 0 1010 0 0 32 48 1 0
2 3195 23 363 430051 0 1010 0 3194 1 18 0 1 0 0 0 0 rank_ba_last
2 3196 0 363 3e003e 0 1010 0 0 32 48 2 0
2 3197 23 363 31003f 0 1010 0 3196 1 18 0 1 0 0 0 0 rank_ba_last
2 3198 1a 363 1f003f 0 1030 3195 3197 1 18 0 1 0 0 0 0
2 3199 1 363 20002b 0 201010 0 0 1 1 rank_fifo_rd
2 3200 19 363 1f0051 0 1030 3198 3199 1 18 0 1 0 0 0 0
2 3201 1 362 320046 0 1010 0 0 1 1 sdr_req_norm_dma_last
2 3202 1a 362 1f0046 0 1030 3200 3201 1 18 0 1 0 0 0 0
2 3203 0 362 2c002c 0 1010 0 0 32 48 1 0
2 3204 23 362 20002d 0 201010 0 3203 1 18 0 1 0 0 0 0 rank_wr_sel
2 3205 19 362 1f0051 0 1030 3202 3204 1 18 0 1 0 0 0 0
2 3206 0 362 190019 0 1400 0 0 32 48 1 0
2 3207 23 362 c001a 0 1410 0 3206 1 18 0 1 0 0 0 0 rank_ba_last
2 3208 38 362 c0051 0 32 3205 3207
2 3209 0 366 500050 0 1010 0 0 32 48 2 0
2 3210 23 366 430051 0 1010 0 3209 1 18 0 1 0 0 0 0 rank_ba_last
2 3211 0 366 3e003e 0 1010 0 0 32 48 3 0
2 3212 23 366 31003f 0 1010 0 3211 1 18 0 1 0 0 0 0 rank_ba_last
2 3213 1a 366 1f003f 0 1030 3210 3212 1 18 0 1 0 0 0 0
2 3214 1 366 20002b 0 201010 0 0 1 1 rank_fifo_rd
2 3215 19 366 1f0051 0 1030 3213 3214 1 18 0 1 0 0 0 0
2 3216 1 365 320046 0 1010 0 0 1 1 sdr_req_norm_dma_last
2 3217 1a 365 1f0046 0 1030 3215 3216 1 18 0 1 0 0 0 0
2 3218 0 365 2c002c 0 1010 0 0 32 48 2 0
2 3219 23 365 20002d 0 201010 0 3218 1 18 0 1 0 0 0 0 rank_wr_sel
2 3220 19 365 1f0051 0 1030 3217 3219 1 18 0 1 0 0 0 0
2 3221 0 365 190019 0 1400 0 0 32 48 2 0
2 3222 23 365 c001a 0 1410 0 3221 1 18 0 1 0 0 0 0 rank_ba_last
2 3223 38 365 c0051 0 32 3220 3222
2 3224 0 369 450045 0 1010 0 0 32 48 3 0
2 3225 23 369 380046 0 1010 0 3224 1 18 0 1 0 0 0 0 rank_ba_last
2 3226 0 369 310034 0 21010 0 0 1 16 0 0
2 3227 1a 369 1f0034 0 1030 3225 3226 1 18 0 1 0 0 0 0
2 3228 1 369 20002b 0 201010 0 0 1 1 rank_fifo_rd
2 3229 19 369 1f0046 0 1030 3227 3228 1 18 0 1 0 0 0 0
2 3230 1 368 320046 0 1010 0 0 1 1 sdr_req_norm_dma_last
2 3231 1a 368 1f0046 0 1030 3229 3230 1 18 0 1 0 0 0 0
2 3232 0 368 2c002c 0 1010 0 0 32 48 3 0
2 3233 23 368 20002d 0 201010 0 3232 1 18 0 1 0 0 0 0 rank_wr_sel
2 3234 19 368 1f0046 0 1030 3231 3233 1 18 0 1 0 0 0 0
2 3235 0 368 190019 0 1400 0 0 32 48 3 0
2 3236 23 368 c001a 0 1410 0 3235 1 18 0 1 0 0 0 0 rank_ba_last
2 3237 38 368 c0046 0 32 3234 3236
4 3193 392 12 11 3208 3208 3193
4 3208 395 12 0 3223 3223 3193
4 3223 398 12 0 3237 3237 3193
4 3237 401 12 0 0 0 3193
3 0 sdrc_bank_fsm "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm" 0 ../rtl/core/sdrc_bank_fsm.v 49 371 1
2 3238 1 162 150017 607 100c 0 0 1 1 clk
2 3239 27 162 d0017 90b 100a 3238 0 1 18 0 1 0 0 0 0
2 3240 1 163 b0011 4 100c 0 0 1 1 reset_n
2 3241 1b 163 a000a 4 100c 3240 0 1 18 0 1 1 1 0 0
2 3242 39 163 60012 303 e 3241 0
2 3243 3d 173 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 3244 3d 163 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 3245 1 184 36003d 18 100c 0 0 1 1 x2b_wrok
2 3246 1 184 290032 17 100c 0 0 1 1 x2b_wrok_r
2 3247 1a 184 180032 2d 13cc 3245 3246 1 18 0 1 1 1 0 0
2 3248 0 184 210024 1 21004 0 0 1 16 0 0
2 3249 0 184 19001c 1 21004 0 0 1 16 0 0
2 3250 11 184 190024 1 201048 3248 3249 1 18 0 1 0 1 0 0
2 3251 19 184 18003d 2d 100c 3247 3250 1 18 0 1 1 1 0 0
2 3252 1 184 70010 0 1410 0 0 1 1 x2b_wrok_t
2 3253 36 184 7003d 18 e 3251 3252
2 3254 1 185 340039 2 1008 0 0 1 1 xfr_ok
2 3255 1 185 290030 4 100c 0 0 1 1 xfr_ok_r
2 3256 1a 185 180030 6 128c 3254 3255 1 18 0 1 1 1 0 0
2 3257 0 185 210024 1 21004 0 0 1 16 0 0
2 3258 0 185 19001c 1 21004 0 0 1 16 0 0
2 3259 11 185 190024 1 201048 3257 3258 1 18 0 1 0 1 0 0
2 3260 19 185 180039 6 100c 3256 3259 1 18 0 1 1 1 0 0
2 3261 1 185 7000e 0 1410 0 0 1 1 xfr_ok_t
2 3262 36 185 70039 5 e 3260 3261
2 3263 1 186 36003d 18 100c 0 0 1 1 x2b_rdok
2 3264 1 186 290032 17 100c 0 0 1 1 x2b_rdok_r
2 3265 1a 186 180032 2d 13cc 3263 3264 1 18 0 1 1 1 0 0
2 3266 0 186 210024 1 21004 0 0 1 16 0 0
2 3267 0 186 19001c 1 21004 0 0 1 16 0 0
2 3268 11 186 190024 1 201048 3266 3267 1 18 0 1 0 1 0 0
2 3269 19 186 18003d 2d 100c 3265 3268 1 18 0 1 1 1 0 0
2 3270 1 186 70010 0 1410 0 0 1 1 x2b_rdok_t
2 3271 36 186 7003d 18 e 3269 3270
2 3272 1 187 35003d 2a 100c 0 0 2 1 b2x_cmd_t
2 3273 1 187 290031 7 100c 0 0 2 1 b2x_cmd_r
2 3274 1a 187 180031 30 12cc 3272 3273 2 18 0 3 3 3 0 0
2 3275 0 187 210024 1 21004 0 0 1 16 0 0
2 3276 0 187 19001c 1 21004 0 0 1 16 0 0
2 3277 11 187 190024 1 201048 3275 3276 1 18 0 1 0 1 0 0
2 3278 19 187 18003d 30 100c 3274 3277 2 18 0 3 3 3 0 0
2 3279 1 187 c0012 0 1410 0 0 2 1 b2x_cmd
2 3280 36 187 c003d 8 e 3278 3279
2 3281 1 188 370041 6 100c 0 0 1 1 timer0_tc_t
2 3282 1 188 290033 8 100c 0 0 2 1 timer0_tc_r
2 3283 1a 188 180033 c 12cc 3281 3282 2 18 0 3 3 1 0 0
2 3284 0 188 210024 1 21004 0 0 1 16 0 0
2 3285 0 188 19001c 1 21004 0 0 1 16 0 0
2 3286 11 188 190024 1 201048 3284 3285 1 18 0 1 0 1 0 0
2 3287 19 188 180041 c 100c 3283 3286 1 18 0 1 1 1 0 0
2 3288 1 188 7000f 0 1410 0 0 1 1 timer0_tc
2 3289 36 188 70041 9 e 3287 3288
2 3290 1 189 350044 4 100c 0 0 1 1 tras_ok_internal
2 3291 1 189 290031 6 100c 0 0 2 1 tras_ok_r
2 3292 1a 189 180031 a 13cc 3290 3291 2 18 0 3 3 1 0 0
2 3293 0 189 210024 1 21004 0 0 1 16 0 0
2 3294 0 189 19001c 1 21004 0 0 1 16 0 0
2 3295 11 189 190024 1 201048 3293 3294 1 18 0 1 0 1 0 0
2 3296 19 189 180044 a 100c 3292 3295 1 18 0 1 1 1 0 0
2 3297 1 189 9000f 0 1410 0 0 1 1 tras_ok
2 3298 35 189 90044 7 e 3296 3297
2 3299 1 190 380041 13 100c 0 0 1 1 x2b_pre_ok
2 3300 1 190 290034 15 100c 0 0 2 1 x2b_pre_ok_r
2 3301 1a 190 180034 20 13cc 3299 3300 2 18 0 3 3 1 0 0
2 3302 0 190 210024 1 21004 0 0 1 16 0 0
2 3303 0 190 19001c 1 21004 0 0 1 16 0 0
2 3304 11 190 190024 1 201048 3302 3303 1 18 0 1 0 1 0 0
2 3305 19 190 180041 20 100c 3301 3304 1 18 0 1 1 1 0 0
2 3306 1 190 70012 0 1410 0 0 1 1 x2b_pre_ok_t
2 3307 36 190 70041 16 e 3305 3306
2 3308 1 191 380041 4 100c 0 0 1 1 x2b_act_ok
2 3309 1 191 290034 6 100c 0 0 2 1 x2b_act_ok_r
2 3310 1a 191 180034 a 13cc 3308 3309 2 18 0 3 3 1 0 0
2 3311 0 191 210024 1 21004 0 0 1 16 0 0
2 3312 0 191 19001c 1 21004 0 0 1 16 0 0
2 3313 11 191 190024 1 201048 3311 3312 1 18 0 1 0 1 0 0
2 3314 19 191 180041 a 100c 3310 3313 1 18 0 1 1 1 0 0
2 3315 1 191 70012 0 1410 0 0 1 1 x2b_act_ok_t
2 3316 36 191 70041 7 e 3314 3315
2 3317 1 196 150017 607 100c 0 0 1 1 clk
2 3318 27 196 d0017 90b 100a 3317 0 1 18 0 1 0 0 0 0
2 3319 1 197 b0011 4 100c 0 0 1 1 reset_n
2 3320 1b 197 a000a 4 100c 3319 0 1 18 0 1 1 1 0 0
2 3321 39 197 60012 303 e 3320 0
2 3322 3d 204 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 3323 3d 197 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 3324 1 220 150017 607 100c 0 0 1 1 clk
2 3325 27 220 d0017 90b 100a 3324 0 1 18 0 1 0 0 0 0
2 3326 3d 220 1a001e 303 5002 0 0 1 18 0 1 0 0 0 0 $u4
2 3327 1 251 1f0027 6 100c 0 0 4 1 tras_cntr
2 3328 21 251 1d001e 6 100c 3327 0 1 18 0 1 1 1 0 0
2 3329 1 251 a0019 0 1410 0 0 1 1 tras_ok_internal
2 3330 35 251 a0027 4 e 3328 3329
2 3331 1 253 2f0035 18 100c 0 0 1 1 x2b_ack
2 3332 0 253 26002a 1 21008 0 0 2 16 1 0
2 3333 1 253 1b0021 8 100c 0 0 2 1 b2x_cmd
2 3334 11 253 1b002a 9 20128c 3332 3333 1 18 0 1 1 1 0 0
2 3335 8 253 1a0035 1e 13cc 3331 3334 1 18 0 1 1 1 1 0
2 3336 1 253 a0016 0 1410 0 0 1 1 activate_bank
2 3337 35 253 a0035 4 e 3335 3336
2 3338 0 255 3c003f 1 21004 0 0 1 16 0 0
2 3339 1 255 2f0038 2 100c 0 0 1 1 bank_valid
2 3340 1a 255 150038 6 114c 3338 3339 1 18 0 1 1 1 0 0
2 3341 1 255 23002a 2 1008 0 0 13 1 bank_row
2 3342 1 255 16001e 2 1008 0 0 13 1 r2b_raddr
2 3343 11 255 16002a 3 201208 3341 3342 1 18 0 1 0 1 0 0
2 3344 19 255 15003f 6 100c 3340 3343 1 18 0 1 1 1 0 0
2 3345 1 255 a0011 0 1410 0 0 1 1 page_hit
2 3346 35 255 a003f 3 e 3344 3345
2 3347 1 257 1a001f 7 100c 0 0 4 1 timer0
2 3348 21 257 180019 7 100c 3347 0 1 18 0 1 1 1 0 0
2 3349 1 257 a0014 0 1410 0 0 1 1 timer0_tc_t
2 3350 35 257 a001f 6 e 3348 3349
2 3351 0 259 320035 1 21004 0 0 1 16 0 0
2 3352 1 259 28002e 18 100c 0 0 1 1 x2b_ack
2 3353 1a 259 13002e 1e 114c 3351 3352 1 18 0 1 1 1 0 0
2 3354 0 259 1f0023 1 21004 0 0 2 16 0 0
2 3355 1 259 14001a 8 100c 0 0 2 1 b2x_cmd
2 3356 11 259 140023 9 20114c 3354 3355 1 18 0 1 1 1 0 0
2 3357 19 259 130035 1e 100c 3353 3356 1 18 0 1 1 1 0 0
2 3358 1 259 a000f 0 1410 0 0 1 1 ld_trp
2 3359 35 259 a0035 7 e 3357 3358
2 3360 0 261 330036 1 21004 0 0 1 16 0 0
2 3361 1 261 29002f 18 100c 0 0 1 1 x2b_ack
2 3362 1a 261 14002f 1e 114c 3360 3361 1 18 0 1 1 1 0 0
2 3363 0 261 200024 1 21008 0 0 2 16 1 0
2 3364 1 261 15001b 8 100c 0 0 2 1 b2x_cmd
2 3365 11 261 150024 9 20128c 3363 3364 1 18 0 1 1 1 0 0
2 3366 19 261 140036 1e 100c 3362 3365 1 18 0 1 1 1 0 0
2 3367 1 261 a0010 0 1410 0 0 1 1 ld_trcd
2 3368 35 261 a0036 8 e 3366 3367
2 3369 1 0 0 22 100c 0 0 1 1 x2b_refresh
2 3370 29 0 0 22 1008 3369 0 1 18 0 1 0 0 0 0
2 3371 1 0 0 5 100c 0 0 13 1 l_caddr
2 3372 29 0 0 5 1008 3371 0 1 18 0 1 0 0 0 0
2 3373 1 0 0 2 100c 0 0 1 1 l_write
2 3374 29 0 0 2 1008 3373 0 1 18 0 1 0 0 0 0
2 3375 1 0 0 9 100c 0 0 1 1 timer0_tc
2 3376 29 0 0 9 1008 3375 0 1 18 0 1 0 0 0 0
2 3377 1 0 0 7 100c 0 0 1 1 x2b_act_ok_t
2 3378 29 0 0 7 1008 3377 0 1 18 0 1 0 0 0 0
2 3379 1 0 0 2 100c 0 0 13 1 l_raddr
2 3380 29 0 0 2 1008 3379 0 1 18 0 1 0 0 0 0
2 3381 1 0 0 1 1004 0 0 1 1 l_sdr_dma_last
2 3382 29 0 0 1 1008 3381 0 1 18 0 1 0 0 0 0
2 3383 1 0 0 2 1008 0 0 13 1 r2b_raddr
2 3384 29 0 0 2 1008 3383 0 1 18 0 1 0 0 0 0
2 3385 1 0 0 7 100c 0 0 1 1 tras_ok
2 3386 29 0 0 7 1008 3385 0 1 18 0 1 0 0 0 0
2 3387 1 0 0 16 100c 0 0 1 1 x2b_pre_ok_t
2 3388 29 0 0 16 1008 3387 0 1 18 0 1 0 0 0 0
2 3389 1 0 0 18 100c 0 0 1 1 x2b_ack
2 3390 29 0 0 18 1008 3389 0 1 18 0 1 0 0 0 0
2 3391 1 0 0 13 1008 0 0 13 1 r2b_caddr
2 3392 29 0 0 13 1008 3391 0 1 18 0 1 0 0 0 0
2 3393 1 0 0 18 100c 0 0 1 1 x2b_wrok_t
2 3394 29 0 0 18 1008 3393 0 1 18 0 1 0 0 0 0
2 3395 1 0 0 18 100c 0 0 1 1 x2b_rdok_t
2 3396 29 0 0 18 1008 3395 0 1 18 0 1 0 0 0 0
2 3397 1 0 0 5 100c 0 0 1 1 xfr_ok_t
2 3398 29 0 0 5 1008 3397 0 1 18 0 1 0 0 0 0
2 3399 1 0 0 2 1008 0 0 1 1 r2b_write
2 3400 29 0 0 2 1008 3399 0 1 18 0 1 0 0 0 0
2 3401 1 0 0 3 100c 0 0 1 1 page_hit
2 3402 29 0 0 3 1008 3401 0 1 18 0 1 0 0 0 0
2 3403 1 0 0 16 100c 0 0 1 1 r2b_req
2 3404 29 0 0 16 1008 3403 0 1 18 0 1 0 0 0 0
2 3405 1 0 0 16 100c 0 0 3 1 bank_st
2 3406 29 0 0 16 1008 3405 0 1 18 0 1 0 0 0 0
2 3407 2b 0 0 21 1008 3404 3406 1 18 0 1 0 0 0 0
2 3408 2b 0 0 21 1008 3402 3407 1 18 0 1 0 0 0 0
2 3409 2b 0 0 21 1008 3400 3408 1 18 0 1 0 0 0 0
2 3410 2b 0 0 24 1008 3398 3409 1 18 0 1 0 0 0 0
2 3411 2b 0 0 2f 1008 3396 3410 1 18 0 1 0 0 0 0
2 3412 2b 0 0 2f 1008 3394 3411 1 18 0 1 0 0 0 0
2 3413 2b 0 0 2f 1008 3392 3412 1 18 0 1 0 0 0 0
2 3414 2b 0 0 31 1008 3390 3413 1 18 0 1 0 0 0 0
2 3415 2b 0 0 31 1008 3388 3414 1 18 0 1 0 0 0 0
2 3416 2b 0 0 32 1008 3386 3415 1 18 0 1 0 0 0 0
2 3417 2b 0 0 32 1008 3384 3416 1 18 0 1 0 0 0 0
2 3418 2b 0 0 32 1008 3382 3417 1 18 0 1 0 0 0 0
2 3419 2b 0 0 32 1008 3380 3418 1 18 0 1 0 0 0 0
2 3420 2b 0 0 32 1008 3378 3419 1 18 0 1 0 0 0 0
2 3421 2b 0 0 32 1008 3376 3420 1 18 0 1 0 0 0 0
2 3422 2b 0 0 32 1008 3374 3421 1 18 0 1 0 0 0 0
2 3423 2b 0 0 32 1008 3372 3422 1 18 0 1 0 0 0 0
2 3424 2b 0 0 52 1008 3370 3423 1 18 0 1 0 0 0 0
2 3425 45 265 a000e a5 100a 3424 0 1 18 0 1 0 0 0 0
2 3426 3d 265 100014 52 5002 0 0 1 18 0 1 0 0 0 0 $u8
2 3427 1 361 38003e 2 100c 0 0 1 1 l_start
2 3428 1 361 2c0034 16 100c 0 0 1 1 r2b_start
2 3429 1a 361 160034 22 1388 3427 3428 1 18 0 1 0 1 0 0
2 3430 0 361 220027 1 21004 0 0 3 16 0 0
2 3431 1 361 17001d 16 100c 0 0 3 1 bank_st
2 3432 11 361 170027 17 20114c 3430 3431 1 18 0 1 1 1 0 0
2 3433 19 361 16003e 22 1008 3429 3432 1 18 0 1 0 1 0 0
2 3434 1 361 a0012 0 1410 0 0 1 1 b2x_start
2 3435 35 361 a003e 2 a 3433 3434
2 3436 1 363 36003b 2 100c 0 0 1 1 l_last
2 3437 1 363 2b0032 16 100c 0 0 1 1 r2b_last
2 3438 1a 363 150032 22 1388 3436 3437 1 18 0 1 0 1 0 0
2 3439 0 363 210026 1 21004 0 0 3 16 0 0
2 3440 1 363 16001c 16 100c 0 0 3 1 bank_st
2 3441 11 363 160026 17 20114c 3439 3440 1 18 0 1 1 1 0 0
2 3442 19 363 15003b 22 1008 3438 3441 1 18 0 1 0 1 0 0
2 3443 1 363 a0011 0 1410 0 0 1 1 b2x_last
2 3444 35 363 a003b 2 a 3442 3443
2 3445 1 365 360039 1 1004 0 0 4 1 l_id
2 3446 1 365 290032 2 1004 0 0 4 1 r2b_req_id
2 3447 1a 365 130032 19 1044 3445 3446 4 18 0 f f 0 0 0
2 3448 0 365 1f0024 1 21004 0 0 3 16 0 0
2 3449 1 365 14001a 16 100c 0 0 3 1 bank_st
2 3450 11 365 140024 17 20114c 3448 3449 1 18 0 1 1 1 0 0
2 3451 19 365 130039 19 1004 3447 3450 4 18 0 f f 0 0 0
2 3452 1 365 a000f 0 1410 0 0 4 1 b2x_id
2 3453 35 365 a0039 2 6 3451 3452
2 3454 1 367 340038 2 100c 0 0 6 1 l_len
2 3455 1 367 2a0030 16 100c 0 0 6 1 r2b_len
2 3456 1a 367 140030 22 1388 3454 3455 6 18 0 3f 3b 4 0 0
2 3457 0 367 200025 1 21004 0 0 3 16 0 0
2 3458 1 367 15001b 16 100c 0 0 3 1 bank_st
2 3459 11 367 150025 17 20114c 3457 3458 1 18 0 1 1 1 0 0
2 3460 19 367 140038 22 1008 3456 3459 6 18 0 3f 3b 4 0 0
2 3461 1 367 a0010 0 1410 0 0 6 1 b2x_len
2 3462 35 367 a0038 2 a 3460 3461
2 3463 1 369 36003b 1 1004 0 0 1 1 l_wrap
2 3464 1 369 2b0032 2 1004 0 0 1 1 r2b_wrap
2 3465 1a 369 150032 19 1044 3463 3464 1 18 0 1 1 0 0 0
2 3466 0 369 210026 1 21004 0 0 3 16 0 0
2 3467 1 369 16001c 16 100c 0 0 3 1 bank_st
2 3468 11 369 160026 17 20114c 3466 3467 1 18 0 1 1 1 0 0
2 3469 19 369 15003b 19 1004 3465 3468 1 18 0 1 1 0 0 0
2 3470 1 369 a0011 0 1410 0 0 1 1 b2x_wrap
2 3471 35 369 a003b 2 6 3469 3470
1 clk 550 97 20 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 551 97 25 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_req 552 100 c 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_start 553 100 15 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_last 554 100 20 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_write 555 101 4 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_wrap 556 101 f 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_req_id 557 102 12 1 0 3 0 4 17 f f 0 0 0 0
1 r2b_raddr 558 103 12 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 r2b_caddr 559 104 12 1 0 12 0 13 17 1fff 1fff 0 2c 1c 0
1 r2b_len 560 105 12 1 0 5 0 6 17 3f 3f 0 4 4 0
1 b2r_ack 561 106 102000d 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_dma_last 562 107 20 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_req 563 110 102000d 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_start 564 110 20016 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_last 565 110 20021 1 0 0 0 1 17 1 1 0 0 0 0
1 tras_ok 566 111 20004 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_wrap 567 111 2000d 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_id 568 112 20013 1 0 3 0 4 17 f f 0 0 0 0
1 b2x_addr 569 113 1020013 1 0 12 0 13 17 1fff 1fff 0 fc 1f 0
1 b2x_len 570 114 20013 1 0 5 0 6 17 3f 3f 0 0 0 0
1 b2x_cmd 571 115 20012 1 0 1 0 2 17 3 3 0 3 0 0
1 x2b_ack 572 116 c 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_refresh 573 119 c 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_act_ok 574 119 19 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_rdok 575 119 25 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_wrok 576 120 4 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_pre_ok 577 120 e 1 0 0 0 1 17 1 1 0 1 1 0
1 xfr_ok 578 120 1a 1 0 0 0 1 17 1 1 0 0 0 0
1 tras_delay 579 122 12 1 0 3 0 4 17 f f 0 4 0 0
1 trp_delay 580 122 1e 1 0 3 0 4 17 f f 0 2 0 0
1 trcd_delay 581 122 29 1 0 3 0 4 17 f f 0 2 0 0
1 bank_row 582 124 20014 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 bank_st 583 135 70010 1 0 2 0 3 17 0 7 0 3 3 0
1 next_bank_st 584 135 1070019 1 0 2 0 3 17 0 7 0 3 3 0
1 l_start 585 137 7000b 1 0 0 0 1 17 0 1 0 1 0 0
1 l_last 586 137 70014 1 0 0 0 1 17 0 1 0 1 0 0
1 l_id 587 140 70010 1 0 3 0 4 17 0 f 0 0 0 0
1 l_len 588 142 70010 1 0 5 0 6 17 0 3f 0 4 0 0
1 b2x_cmd_t 589 144 1070010 1 0 1 0 2 17 0 3 0 3 0 0
1 bank_valid 590 145 7000b 1 0 0 0 1 17 0 1 0 1 0 0
1 tras_cntr 591 147 70010 1 0 3 0 4 17 0 f 0 7 7 0
1 timer0 592 147 7001b 1 0 3 0 4 17 0 f 0 3 3 0
1 l_wrap 593 148 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 l_write 594 148 70013 1 0 0 0 1 17 0 1 0 1 0 0
1 l_raddr 595 150 70011 1 0 12 0 13 17 0 1fff 0 7 0 0
1 l_caddr 596 151 70011 1 0 12 0 13 17 0 1fff 0 fc 1c 0
1 l_sdr_dma_last 597 152 70020 1 0 0 0 1 17 0 1 0 0 0 0
1 bank_prech_page_closed 598 153 1070020 1 0 0 0 1 17 0 1 0 0 0 0
1 tras_ok_internal 599 155 6000c 1 0 0 0 1 17 1 1 0 1 1 0
1 activate_bank 600 155 60027 1 0 0 0 1 17 1 1 0 1 1 0
1 page_hit 601 157 6000b 1 0 0 0 1 17 1 1 0 1 0 0
1 timer0_tc_t 602 157 60015 1 0 0 0 1 17 1 1 0 1 1 0
1 ld_trp 603 157 60022 1 0 0 0 1 17 1 1 0 1 1 0
1 ld_trcd 604 157 6002a 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_wrok_r 605 160 70007 1 0 0 0 1 17 0 1 0 1 1 0
1 xfr_ok_r 606 160 70013 1 0 0 0 1 17 0 1 0 1 1 0
1 x2b_rdok_r 607 160 7001e 1 0 0 0 1 17 0 1 0 1 1 0
1 b2x_cmd_r 608 161 7000d 1 0 1 0 2 17 0 3 0 3 0 0
1 timer0_tc_r 609 161 70017 1 0 1 0 2 17 0 3 0 1 1 0
1 tras_ok_r 610 161 70023 1 0 1 0 2 17 0 3 0 1 1 0
1 x2b_pre_ok_r 611 161 7002d 1 0 1 0 2 17 0 3 0 1 1 0
1 x2b_act_ok_r 612 161 7003a 1 0 1 0 2 17 0 3 0 1 1 0
1 x2b_wrok_t 613 184 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 xfr_ok_t 614 185 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_rdok_t 615 186 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 timer0_tc 616 188 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_pre_ok_t 617 190 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_act_ok_t 618 191 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 SDR_DW 619 0 c0000 1 0 31 0 32 17 10 0 0 0 0 0
1 SDR_BW 620 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 3239 195 13 1 3242 0 3239
4 3242 196 6 0 3244 3243 3239
4 3244 196 20 6 3239 0 3239
4 3243 206 11 6 3239 0 3239
4 3253 217 7 f 3253 3253 3253
4 3262 218 7 f 3262 3262 3262
4 3271 219 7 f 3271 3271 3271
4 3280 220 12 f 3280 3280 3280
4 3289 221 7 f 3289 3289 3289
4 3298 222 9 f 3298 3298 3298
4 3307 223 7 f 3307 3307 3307
4 3316 224 7 f 3316 3316 3316
4 3318 229 13 1 3321 0 3318
4 3321 230 6 0 3323 3322 3318
4 3323 230 20 6 3318 0 3318
4 3322 237 11 6 3318 0 3318
4 3325 253 13 1 3326 0 3325
4 3326 253 26 6 3325 0 3325
4 3330 284 10 f 3330 3330 3330
4 3337 286 10 f 3337 3337 3337
4 3346 288 10 f 3346 3346 3346
4 3350 290 10 f 3350 3350 3350
4 3359 292 10 f 3359 3359 3359
4 3368 294 10 f 3368 3368 3368
4 3425 298 10 1 3426 0 3425
4 3426 298 16 6 3425 0 3425
4 3435 394 10 f 3435 3435 3435
4 3444 396 10 f 3444 3444 3444
4 3453 398 10 f 3453 3453 3453
4 3462 400 10 f 3462 3462 3462
4 3471 402 10 f 3471 3471 3471
3 1 sdrc_bank_fsm.$u0 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u0" 0 ../rtl/core/sdrc_bank_fsm.v 0 172 1
2 3472 0 164 100013 1 21004 0 0 1 16 0 0
2 3473 1 164 2000b 0 1410 0 0 1 1 x2b_wrok_r
2 3474 38 164 20013 1f5 16 3472 3473
2 3475 0 165 100013 1 21004 0 0 1 16 0 0
2 3476 1 165 20009 0 1410 0 0 1 1 xfr_ok_r
2 3477 38 165 20013 1f5 16 3475 3476
2 3478 0 166 100013 1 21004 0 0 1 16 0 0
2 3479 1 166 2000b 0 1410 0 0 1 1 x2b_rdok_r
2 3480 38 166 20013 1f5 16 3478 3479
2 3481 0 167 100013 1 21004 0 0 2 16 0 0
2 3482 1 167 2000a 0 1410 0 0 2 1 b2x_cmd_r
2 3483 38 167 20013 1f5 16 3481 3482
2 3484 0 168 120015 1 21004 0 0 1 16 0 0
2 3485 1 168 2000c 0 1410 0 0 2 1 timer0_tc_r
2 3486 38 168 20015 1f5 16 3484 3485
2 3487 0 169 120015 1 21004 0 0 1 16 0 0
2 3488 1 169 2000a 0 1410 0 0 2 1 tras_ok_r
2 3489 38 169 20015 1f5 16 3487 3488
2 3490 0 170 120015 1 21004 0 0 1 16 0 0
2 3491 1 170 2000d 0 1410 0 0 2 1 x2b_pre_ok_r
2 3492 38 170 20015 1f5 16 3490 3491
2 3493 0 171 120015 1 21004 0 0 1 16 0 0
2 3494 1 171 2000d 0 1410 0 0 2 1 x2b_act_ok_r
2 3495 38 171 20015 1f5 16 3493 3494
4 3474 197 2 11 3477 3477 3474
4 3477 198 2 0 3480 3480 3474
4 3480 199 2 0 3483 3483 3474
4 3483 200 2 0 3486 3486 3474
4 3486 201 2 0 3489 3489 3474
4 3489 202 2 0 3492 3492 3474
4 3492 203 2 0 3495 3495 3474
4 3495 204 2 0 0 0 3474
3 1 sdrc_bank_fsm.$u1 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u1" 0 ../rtl/core/sdrc_bank_fsm.v 0 182 1
2 3496 1 174 100017 15 100c 0 0 1 1 x2b_wrok
2 3497 1 174 2000b 0 1410 0 0 1 1 x2b_wrok_r
2 3498 38 174 20017 10e e 3496 3497
2 3499 1 175 100015 1 1008 0 0 1 1 xfr_ok
2 3500 1 175 20009 0 1410 0 0 1 1 xfr_ok_r
2 3501 38 175 20015 10e a 3499 3500
2 3502 1 176 100017 15 100c 0 0 1 1 x2b_rdok
2 3503 1 176 2000b 0 1410 0 0 1 1 x2b_rdok_r
2 3504 38 176 20017 10e e 3502 3503
2 3505 1 177 100018 2a 100c 0 0 2 1 b2x_cmd_t
2 3506 1 177 2000a 0 1410 0 0 2 1 b2x_cmd_r
2 3507 38 177 20018 10e e 3505 3506
2 3508 1 178 2d0037 5 100c 0 0 1 1 timer0_tc_t
2 3509 0 178 260029 1 21004 0 0 1 16 0 0
2 3510 1a 178 110029 7 10cc 3508 3509 1 18 0 1 1 1 0 0
2 3511 1 178 1b0021 3 100c 0 0 1 1 ld_trcd
2 3512 1 178 120017 3 100c 0 0 1 1 ld_trp
2 3513 9 178 120021 5 2011cc 3511 3512 1 18 0 1 1 1 1 0
2 3514 19 178 110037 7 100c 3510 3513 2 18 0 3 3 1 0 0
2 3515 1 178 2000c 0 1410 0 0 2 1 timer0_tc_r
2 3516 38 178 20037 10e e 3514 3515
2 3517 1 179 110020 3 100c 0 0 1 1 tras_ok_internal
2 3518 1 179 2000a 0 1410 0 0 2 1 tras_ok_r
2 3519 38 179 20020 10e e 3517 3518
2 3520 1 180 13001c 12 100c 0 0 1 1 x2b_pre_ok
2 3521 1 180 2000d 0 1410 0 0 2 1 x2b_pre_ok_r
2 3522 38 180 2001c 10e e 3520 3521
2 3523 1 181 13001c 3 100c 0 0 1 1 x2b_act_ok
2 3524 1 181 2000d 0 1410 0 0 2 1 x2b_act_ok_r
2 3525 38 181 2001c 10e e 3523 3524
4 3498 207 2 11 3501 3501 3498
4 3501 208 2 0 3504 3504 3498
4 3504 209 2 0 3507 3507 3498
4 3507 210 2 0 3516 3516 3498
4 3516 211 2 0 3519 3519 3498
4 3519 212 2 0 3522 3522 3498
4 3522 213 2 0 3525 3525 3498
4 3525 214 2 0 0 0 3498
3 1 sdrc_bank_fsm.$u2 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u2" 0 ../rtl/core/sdrc_bank_fsm.v 0 202 1
2 3526 0 198 100013 1 21004 0 0 1 16 0 0
2 3527 1 198 2000b 0 1410 0 0 1 1 bank_valid
2 3528 38 198 20013 1f5 16 3526 3527
2 3529 0 199 f0012 1 21004 0 0 4 16 0 0
2 3530 1 199 2000a 0 1410 0 0 4 1 tras_cntr
2 3531 38 199 20012 1f5 16 3529 3530
2 3532 0 200 c000f 1 21004 0 0 4 16 0 0
2 3533 1 200 20007 0 1410 0 0 4 1 timer0
2 3534 38 200 2000f 1f5 16 3532 3533
2 3535 0 201 d0012 1 21004 0 0 3 16 0 0
2 3536 1 201 20008 0 1410 0 0 3 1 bank_st
2 3537 38 201 20012 1f5 16 3535 3536
4 3528 231 2 11 3531 3531 3528
4 3531 232 2 0 3534 3534 3528
4 3534 233 2 0 3537 3537 3528
4 3537 234 2 0 0 0 3528
3 1 sdrc_bank_fsm.$u3 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u3" 0 ../rtl/core/sdrc_bank_fsm.v 0 218 1
2 3538 1 207 22002b 2 100c 0 0 1 1 bank_valid
2 3539 0 207 1b001e 1 21008 0 0 1 16 1 0
2 3540 1a 207 9001e 3 130c 3538 3539 1 18 0 1 1 1 0 0
2 3541 1 207 a0016 3 20100c 0 0 1 1 activate_bank
2 3542 19 207 9002b 3 100c 3540 3541 1 18 0 1 1 1 0 0
2 3543 0 206 3a003d 1 21004 0 0 1 16 0 0
2 3544 1a 206 10003d 23 10cc 3542 3543 1 18 0 1 1 1 0 0
2 3545 1 206 200035 1 1004 0 0 1 1 bank_prech_page_closed
2 3546 1 206 11001b 21 100c 0 0 1 1 x2b_refresh
2 3547 17 206 110035 21 20114c 3545 3546 1 18 0 1 1 0 1 0
2 3548 19 206 10002b 23 100c 3544 3547 1 18 0 1 1 1 0 0
2 3549 1 206 2000b 0 1410 0 0 1 1 bank_valid
2 3550 38 206 2002b 10e e 3548 3549
2 3551 0 210 310034 1 21004 0 0 4 16 0 0
2 3552 0 210 2a002d 1 21008 0 0 4 16 1 0
2 3553 1 210 1e0026 6 100c 0 0 4 1 tras_cntr
2 3554 7 210 1e002d 6 128c 3552 3553 4 18 0 f e 1 6 1
2 3555 1a 210 8002d 6 114c 3551 3554 4 18 0 f f 3 0 0
2 3556 1 210 a0019 3 100c 0 0 1 1 tras_ok_internal
2 3557 1b 210 90009 3 20100c 3556 0 1 18 0 1 1 1 0 0
2 3558 19 210 80034 6 100c 3555 3557 4 18 0 f f 3 0 0
2 3559 1 209 21002a 1 1008 0 0 4 1 tras_delay
2 3560 1a 209 f002a 7 130c 3558 3559 4 18 0 f f 7 0 0
2 3561 1 209 10001c 3 20100c 0 0 1 1 activate_bank
2 3562 19 209 f0034 7 100c 3560 3561 4 18 0 f f 7 0 0
2 3563 1 209 2000a 0 1410 0 0 4 1 tras_cntr
2 3564 38 209 20034 10e e 3562 3563
2 3565 1 214 27002c 7 100c 0 0 4 1 timer0
2 3566 0 214 200023 1 21008 0 0 4 16 1 0
2 3567 1 214 17001c 7 100c 0 0 4 1 timer0
2 3568 7 214 170023 7 128c 3566 3567 4 18 0 f e 1 2 1
2 3569 1a 214 50023 7 138c 3565 3568 4 18 0 f f 1 0 0
2 3570 0 214 100012 1 61004 0 0 32 16 0 0
2 3571 1 214 6000b 7 100c 0 0 4 1 timer0
2 3572 15 214 60012 7 20114c 3570 3571 1 18 0 1 1 1 0 0
2 3573 19 214 5002c 7 100c 3569 3572 4 18 0 f f 1 0 0
2 3574 1 213 11001a 1 1008 0 0 4 1 trcd_delay
2 3575 1a 213 5001a 8 130c 3573 3574 4 18 0 f f 3 0 0
2 3576 1 213 6000c 3 20100c 0 0 1 1 ld_trcd
2 3577 19 213 5002c 8 100c 3575 3576 4 18 0 f f 3 0 0
2 3578 1 212 17001f 1 1008 0 0 4 1 trp_delay
2 3579 1a 212 c001f 9 130c 3577 3578 4 18 0 f f 3 0 0
2 3580 1 212 d0012 3 20100c 0 0 1 1 ld_trp
2 3581 19 212 c002c 9 100c 3579 3580 4 18 0 f f 3 0 0
2 3582 1 212 20007 0 1410 0 0 4 1 timer0
2 3583 38 212 2002c 10e e 3581 3582
2 3584 1 216 d0018 16 100c 0 0 3 1 next_bank_st
2 3585 1 216 20008 0 1410 0 0 3 1 bank_st
2 3586 38 216 20018 10e e 3584 3585
4 3550 239 2 11 3564 3564 3550
4 3564 242 2 0 3583 3583 3550
4 3583 245 2 0 3586 3586 3550
4 3586 249 2 0 0 0 3550
3 1 sdrc_bank_fsm.$u4 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u4" 0 ../rtl/core/sdrc_bank_fsm.v 0 249 1
2 3587 1 222 33003a 2 1008 0 0 13 1 bank_row
2 3588 1 222 28002f 2a 1008 0 0 13 1 b2x_addr
2 3589 1a 222 12002f 2b 1208 3587 3588 13 18 0 1fff 1ff8 7 0 0
2 3590 0 222 1e0023 1 21008 0 0 3 16 2 0
2 3591 1 222 130019 16 100c 0 0 3 1 bank_st
2 3592 11 222 130023 16 20128c 3590 3591 1 18 0 1 1 1 0 0
2 3593 19 222 12003a 2b 1008 3589 3592 13 18 0 1fff 1ff8 7 0 0
2 3594 1 222 6000d 0 1410 0 0 13 1 bank_row
2 3595 38 222 6003a 303 a 3593 3594
2 3596 1 224 b0011 4 100c 0 0 1 1 reset_n
2 3597 1b 224 a000a 4 100c 3596 0 1 18 0 1 1 1 0 0
2 3598 39 224 60012 303 e 3597 0
2 3599 3d 235 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u6
2 3600 3d 224 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u5
4 3595 255 6 11 3598 3598 3595
4 3598 257 6 0 3600 3599 3595
4 3600 257 20 0 0 0 3595
4 3599 268 11 0 0 0 3595
3 1 sdrc_bank_fsm.$u4.$u5 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u4.$u5" 0 ../rtl/core/sdrc_bank_fsm.v 0 234 1
2 3601 0 225 d0010 1 21004 0 0 1 16 0 0
2 3602 1 225 20008 0 1410 0 0 1 1 l_start
2 3603 38 225 20010 1f5 16 3601 3602
2 3604 0 226 c000f 1 21004 0 0 1 16 0 0
2 3605 1 226 20007 0 1410 0 0 1 1 l_last
2 3606 38 226 2000f 1f5 16 3604 3605
2 3607 0 227 a000d 1 21004 0 0 1 16 0 0
2 3608 1 227 20005 0 1410 0 0 4 1 l_id
2 3609 38 227 2000d 1f5 6 3607 3608
2 3610 0 228 b000e 1 21004 0 0 1 16 0 0
2 3611 1 228 20006 0 1410 0 0 6 1 l_len
2 3612 38 228 2000e 1f5 16 3610 3611
2 3613 0 229 c000f 1 21004 0 0 1 16 0 0
2 3614 1 229 20007 0 1410 0 0 1 1 l_wrap
2 3615 38 229 2000f 1f5 6 3613 3614
2 3616 0 230 d0010 1 21004 0 0 1 16 0 0
2 3617 1 230 20008 0 1410 0 0 1 1 l_write
2 3618 38 230 20010 1f5 16 3616 3617
2 3619 0 231 d0010 1 21004 0 0 1 16 0 0
2 3620 1 231 20008 0 1410 0 0 13 1 l_raddr
2 3621 38 231 20010 1f5 16 3619 3620
2 3622 0 232 d0010 1 21004 0 0 1 16 0 0
2 3623 1 232 20008 0 1410 0 0 13 1 l_caddr
2 3624 38 232 20010 1f5 16 3622 3623
2 3625 0 233 1b001e 1 21004 0 0 1 16 0 0
2 3626 1 233 90016 0 1410 0 0 1 1 l_sdr_dma_last
2 3627 38 233 9001e 1f5 6 3625 3626
4 3603 258 2 11 3606 3606 3603
4 3606 259 2 0 3609 3609 3603
4 3609 260 2 0 3612 3612 3603
4 3612 261 2 0 3615 3615 3603
4 3615 262 2 0 3618 3618 3603
4 3618 263 2 0 3621 3621 3603
4 3621 264 2 0 3624 3624 3603
4 3624 265 2 0 3627 3627 3603
4 3627 266 9 0 0 0 3603
3 1 sdrc_bank_fsm.$u4.$u6 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u4.$u6" 0 ../rtl/core/sdrc_bank_fsm.v 0 247 1
2 3628 1 236 c0012 15 100c 0 0 1 1 b2r_ack
2 3629 39 236 80013 10e e 3628 0
2 3630 3d 236 150019 a 5002 0 0 1 18 0 1 0 0 0 0 $u7
4 3629 269 8 11 3630 0 3629
4 3630 269 21 0 0 0 3629
3 1 sdrc_bank_fsm.$u4.$u6.$u7 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u4.$u6.$u7" 0 ../rtl/core/sdrc_bank_fsm.v 0 246 1
2 3631 1 237 110019 a 1018 0 0 1 1 r2b_start
2 3632 1 237 6000c 0 1410 0 0 1 1 l_start
2 3633 38 237 60019 a 2a 3631 3632
2 3634 1 238 100017 a 1018 0 0 1 1 r2b_last
2 3635 1 238 6000b 0 1410 0 0 1 1 l_last
2 3636 38 238 60017 a 2a 3634 3635
2 3637 1 239 e0017 1 1004 0 0 4 1 r2b_req_id
2 3638 1 239 60009 0 1410 0 0 4 1 l_id
2 3639 38 239 60017 a 6 3637 3638
2 3640 1 240 f0015 a 1018 0 0 6 1 r2b_len
2 3641 1 240 6000a 0 1410 0 0 6 1 l_len
2 3642 38 240 60015 a 2a 3640 3641
2 3643 1 241 100017 1 1004 0 0 1 1 r2b_wrap
2 3644 1 241 6000b 0 1410 0 0 1 1 l_wrap
2 3645 38 241 60017 a 6 3643 3644
2 3646 1 242 110019 1 1008 0 0 1 1 r2b_write
2 3647 1 242 6000c 0 1410 0 0 1 1 l_write
2 3648 38 242 60019 a a 3646 3647
2 3649 1 243 110019 1 1008 0 0 13 1 r2b_raddr
2 3650 1 243 6000c 0 1410 0 0 13 1 l_raddr
2 3651 38 243 60019 a a 3649 3650
2 3652 1 244 110019 a 1018 0 0 13 1 r2b_caddr
2 3653 1 244 6000c 0 1410 0 0 13 1 l_caddr
2 3654 38 244 60019 a 3a 3652 3653
2 3655 1 245 1d0028 1 1004 0 0 1 1 sdr_dma_last
2 3656 1 245 b0018 0 1410 0 0 1 1 l_sdr_dma_last
2 3657 38 245 b0028 a 6 3655 3656
4 3633 270 6 11 3636 3636 3633
4 3636 271 6 0 3639 3639 3633
4 3639 272 6 0 3642 3642 3633
4 3642 273 6 0 3645 3645 3633
4 3645 274 6 0 3648 3648 3633
4 3648 275 6 0 3651 3651 3633
4 3651 276 6 0 3654 3654 3633
4 3654 277 6 0 3657 3657 3633
4 3657 278 11 0 0 0 3633
3 1 sdrc_bank_fsm.$u8 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8" 0 ../rtl/core/sdrc_bank_fsm.v 0 359 1
2 3658 0 267 200023 1 21004 0 0 1 16 0 0
2 3659 1 267 7001c 0 1410 0 0 1 1 bank_prech_page_closed
2 3660 37 267 70023 52 6 3658 3659
2 3661 0 268 110014 1 21004 0 0 1 16 0 0
2 3662 1 268 7000d 0 1410 0 0 1 1 b2x_req
2 3663 37 268 70014 52 6 3661 3662
2 3664 0 269 130016 1 21000 0 0 2 16 0 3
2 3665 1 269 7000f 0 1410 0 0 2 1 b2x_cmd_t
2 3666 37 269 70016 52 12 3664 3665
2 3667 0 270 110014 1 21004 0 0 1 16 0 0
2 3668 1 270 7000d 0 1410 0 0 1 1 b2r_ack
2 3669 37 270 70014 52 6 3667 3668
2 3670 0 271 120016 1 21000 0 0 13 16 0 1fff
2 3671 1 271 7000e 0 1410 0 0 13 1 b2x_addr
2 3672 37 271 70016 52 12 3670 3671
2 3673 1 272 16001c 16 100c 0 0 3 1 bank_st
2 3674 1 272 70012 0 1410 0 0 3 1 next_bank_st
2 3675 37 272 7001c 52 e 3673 3674
2 3676 0 276 10006 1 21004 0 0 3 16 0 0
2 3677 1 274 c0012 b2 100e 0 0 3 1 bank_st
2 3678 2d 276 0 52 114e 3676 3677 1 18 0 1 1 1 0 0
2 3679 0 318 10006 1 21008 0 0 3 16 1 0
2 3680 2d 318 0 21 120e 3679 3677 1 18 0 1 1 1 0 0
2 3681 0 327 10006 1 21008 0 0 3 16 2 0
2 3682 2d 327 0 20 120e 3681 3677 1 18 0 1 1 1 0 0
2 3683 0 336 10006 1 21008 0 0 3 16 3 0
2 3684 2d 336 0 1e 120e 3683 3677 1 18 0 1 1 1 0 0
2 3685 0 348 8000d 1 21008 0 0 3 16 4 0
2 3686 2d 348 0 1 1006 3685 3677 1 18 0 1 1 0 0 0
2 3687 3d 348 110015 0 5002 0 0 1 18 0 1 0 0 0 0 $u21
2 3688 3d 336 a000e 1d 5002 0 0 1 18 0 1 0 0 0 0 $u20
2 3689 3d 327 a000e 2 5002 0 0 1 18 0 1 0 0 0 0 $u19
2 3690 3d 318 a000e 1 5002 0 0 1 18 0 1 0 0 0 0 $u18
2 3691 3d 276 a000e 31 5002 0 0 1 18 0 1 0 0 0 0 $u9
4 3660 300 7 11 3663 3663 3660
4 3663 301 7 0 3666 3666 3660
4 3666 302 7 0 3669 3669 3660
4 3669 303 7 0 3672 3672 3660
4 3672 304 7 0 3675 3675 3660
4 3675 305 7 0 3678 3678 3660
4 3678 309 0 0 3691 3680 3660
4 3691 309 10 0 0 0 3660
4 3680 351 0 0 3690 3682 3660
4 3690 351 10 0 0 0 3660
4 3682 360 0 0 3689 3684 3660
4 3689 360 10 0 0 0 3660
4 3684 369 0 0 3688 3686 3660
4 3688 369 10 0 0 0 3660
4 3686 381 0 0 3687 0 3660
4 3687 381 17 0 0 0 3660
3 1 sdrc_bank_fsm.$u8.$u9 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8.$u9" 0 ../rtl/core/sdrc_bank_fsm.v 0 316 1
2 3692 0 277 d0010 1 21004 0 0 1 16 0 0
2 3693 0 277 50008 1 21004 0 0 1 16 0 0
2 3694 11 277 50010 1 1048 3692 3693 1 18 0 1 0 1 0 0
2 3695 39 277 20011 31 a 3694 0
2 3696 3d 291 b000f 0 5002 0 0 1 18 0 1 0 0 0 0 $u14
2 3697 3d 277 130017 31 5002 0 0 1 18 0 1 0 0 0 0 $u10
4 3695 310 2 11 3697 3696 3695
4 3697 310 19 0 0 0 3695
4 3696 324 11 0 0 0 3695
3 1 sdrc_bank_fsm.$u8.$u9.$u10 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8.$u9.$u10" 0 ../rtl/core/sdrc_bank_fsm.v 0 291 1
2 3698 1 278 130019 b 101c 0 0 1 1 r2b_req
2 3699 1b 278 120012 b 102c 3698 0 1 18 0 1 1 1 0 0
2 3700 39 278 e001a 31 2e 3699 0
2 3701 1 281 17001e 2 100c 0 0 1 1 page_hit
2 3702 39 281 13001f a e 3701 0
2 3703 3d 286 130017 1 5002 0 0 1 18 0 1 0 0 0 0 $u13
2 3704 3d 281 210025 9 5002 0 0 1 18 0 1 0 0 0 0 $u12
2 3705 3d 278 1c0020 27 5002 0 0 1 18 0 1 0 0 0 0 $u11
4 3700 311 14 11 3705 3702 3700
4 3705 311 28 0 0 0 3700
4 3702 314 19 0 3704 3703 3700
4 3704 314 33 0 0 0 3700
4 3703 319 19 0 0 0 3700
3 1 sdrc_bank_fsm.$u8.$u9.$u10.$u11 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8.$u9.$u10.$u11" 0 ../rtl/core/sdrc_bank_fsm.v 0 280 1
2 3706 0 279 200025 1 21004 0 0 3 16 0 0
2 3707 1 279 11001c 0 1410 0 0 3 1 next_bank_st
2 3708 37 279 110025 27 16 3706 3707
4 3708 312 17 11 0 0 3708
3 1 sdrc_bank_fsm.$u8.$u9.$u10.$u12 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8.$u9.$u10.$u12" 0 ../rtl/core/sdrc_bank_fsm.v 0 285 1
2 3709 0 282 1b001e 1 21008 0 0 1 16 1 0
2 3710 1 282 110017 0 1410 0 0 1 1 b2r_ack
2 3711 37 282 11001e 9 1a 3709 3710
2 3712 0 283 330037 1 21008 0 0 2 16 2 0
2 3713 0 283 2b002f 1 21008 0 0 2 16 3 0
2 3714 1a 283 1d002f 1 1208 3712 3713 2 18 0 3 0 3 0 0
2 3715 1 283 1e0026 1 201008 0 0 1 1 r2b_write
2 3716 19 283 1d0037 1 1008 3714 3715 2 18 0 3 0 3 0 0
2 3717 1 283 110019 0 1410 0 0 2 1 b2x_cmd_t
2 3718 37 283 110037 9 1a 3716 3717
2 3719 0 284 200025 1 21008 0 0 3 16 3 0
2 3720 1 284 11001c 0 1410 0 0 3 1 next_bank_st
2 3721 37 284 110025 9 1a 3719 3720
4 3711 315 17 11 3718 3718 3711
4 3718 316 17 0 3721 3721 3711
4 3721 317 17 0 0 0 3711
3 1 sdrc_bank_fsm.$u8.$u9.$u10.$u13 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8.$u9.$u10.$u13" 0 ../rtl/core/sdrc_bank_fsm.v 0 290 1
2 3722 0 287 1b001e 1 21008 0 0 1 16 1 0
2 3723 1 287 110017 0 1410 0 0 1 1 b2r_ack
2 3724 37 287 11001e 1 1a 3722 3723
2 3725 0 288 1d0021 1 21004 0 0 2 16 0 0
2 3726 1 288 110019 0 1410 0 0 2 1 b2x_cmd_t
2 3727 37 288 110021 1 16 3725 3726
2 3728 0 289 200025 1 21008 0 0 3 16 1 0
2 3729 1 289 11001c 0 1410 0 0 3 1 next_bank_st
2 3730 37 289 110025 1 1a 3728 3729
4 3724 320 17 11 3727 3727 3724
4 3727 321 17 0 3730 3730 3724
4 3730 322 17 0 0 0 3724
3 1 sdrc_bank_fsm.$u8.$u9.$u14 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8.$u9.$u14" 0 ../rtl/core/sdrc_bank_fsm.v 0 315 1
2 3731 1 292 130019 0 1010 0 0 1 1 r2b_req
2 3732 1b 292 120012 0 1020 3731 0 1 18 0 1 0 0 0 0
2 3733 39 292 e001a 0 22 3732 0
2 3734 1 300 17001e 0 1010 0 0 1 1 page_hit
2 3735 39 300 13001f 0 22 3734 0
2 3736 3d 308 130017 0 5002 0 0 1 18 0 1 0 0 0 0 $u17
2 3737 3d 300 210025 0 5002 0 0 1 18 0 1 0 0 0 0 $u16
2 3738 3d 292 1c0020 0 5002 0 0 1 18 0 1 0 0 0 0 $u15
4 3733 325 14 11 3738 3735 3733
4 3738 325 28 0 0 0 3733
4 3735 333 19 0 3737 3736 3733
4 3737 333 33 0 0 0 3733
4 3736 341 19 0 0 0 3733
3 1 sdrc_bank_fsm.$u8.$u9.$u14.$u15 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8.$u9.$u14.$u15" 0 ../rtl/core/sdrc_bank_fsm.v 0 299 1
2 3739 0 293 310034 0 21010 0 0 1 16 0 0
2 3740 1 293 18002d 0 1410 0 0 1 1 bank_prech_page_closed
2 3741 37 293 180034 0 32 3739 3740
2 3742 0 294 1b001e 0 21010 0 0 1 16 0 0
2 3743 1 294 110017 0 1410 0 0 1 1 b2x_req
2 3744 37 294 11001e 0 32 3742 3743
2 3745 0 295 1d0020 0 21010 0 0 2 16 0 3
2 3746 1 295 110019 0 1410 0 0 2 1 b2x_cmd_t
2 3747 37 295 110020 0 32 3745 3746
2 3748 0 296 1b001e 0 21010 0 0 1 16 0 0
2 3749 1 296 110017 0 1410 0 0 1 1 b2r_ack
2 3750 37 296 11001e 0 32 3748 3749
2 3751 0 297 1c0020 0 21010 0 0 13 16 0 1fff
2 3752 1 297 110018 0 1410 0 0 13 1 b2x_addr
2 3753 37 297 110020 0 32 3751 3752
2 3754 0 298 200025 0 21010 0 0 3 16 0 0
2 3755 1 298 11001c 0 1410 0 0 3 1 next_bank_st
2 3756 37 298 110025 0 32 3754 3755
4 3741 326 24 11 3744 3744 3741
4 3744 327 17 0 3747 3747 3741
4 3747 328 17 0 3750 3750 3741
4 3750 329 17 0 3753 3753 3741
4 3753 330 17 0 3756 3756 3741
4 3756 331 17 0 0 0 3741
3 1 sdrc_bank_fsm.$u8.$u9.$u14.$u16 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8.$u9.$u14.$u16" 0 ../rtl/core/sdrc_bank_fsm.v 0 307 1
2 3757 1 302 27002e 0 1010 0 0 1 1 xfr_ok_t
2 3758 1 302 1a0023 0 1010 0 0 1 1 x2b_rdok_t
2 3759 8 302 1a002e 0 1030 3757 3758 1 18 0 1 0 0 0 0
2 3760 1 301 36003d 0 1010 0 0 1 1 xfr_ok_t
2 3761 1 301 290032 0 1010 0 0 1 1 x2b_wrok_t
2 3762 8 301 29003d 0 1030 3760 3761 1 18 0 1 0 0 0 0
2 3763 1a 301 1b003d 0 1030 3759 3762 1 18 0 1 0 0 0 0
2 3764 1 301 1c0024 0 201010 0 0 1 1 r2b_write
2 3765 19 301 1b002e 0 1030 3763 3764 1 18 0 1 0 0 0 0
2 3766 1 301 110017 0 1410 0 0 1 1 b2x_req
2 3767 37 301 11002e 0 32 3765 3766
2 3768 0 303 330037 0 21010 0 0 2 16 2 0
2 3769 0 303 2b002f 0 21010 0 0 2 16 3 0
2 3770 1a 303 1d002f 0 1030 3768 3769 2 18 0 3 0 0 0 0
2 3771 1 303 1e0026 0 201010 0 0 1 1 r2b_write
2 3772 19 303 1d0037 0 1030 3770 3771 2 18 0 3 0 0 0 0
2 3773 1 303 110019 0 1410 0 0 2 1 b2x_cmd_t
2 3774 37 303 110037 0 32 3772 3773
2 3775 0 304 1b001e 0 21010 0 0 1 16 1 0
2 3776 1 304 110017 0 1410 0 0 1 1 b2r_ack
2 3777 37 304 11001e 0 32 3775 3776
2 3778 1 305 1c0024 0 1010 0 0 13 1 r2b_caddr
2 3779 1 305 110018 0 1410 0 0 13 1 b2x_addr
2 3780 37 305 110024 0 32 3778 3779
2 3781 0 306 35003a 0 21010 0 0 3 16 3 0
2 3782 0 306 2c0031 0 21010 0 0 3 16 0 0
2 3783 1a 306 200031 0 1030 3781 3782 3 18 0 7 0 0 0 0
2 3784 1 306 210027 0 201010 0 0 1 1 x2b_ack
2 3785 19 306 20003a 0 1030 3783 3784 3 18 0 7 0 0 0 0
2 3786 1 306 11001c 0 1410 0 0 3 1 next_bank_st
2 3787 37 306 11003a 0 32 3785 3786
4 3767 334 17 11 3774 3774 3767
4 3774 336 17 0 3777 3777 3767
4 3777 337 17 0 3780 3780 3767
4 3780 338 17 0 3787 3787 3767
4 3787 339 17 0 0 0 3767
3 1 sdrc_bank_fsm.$u8.$u9.$u14.$u17 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8.$u9.$u14.$u17" 0 ../rtl/core/sdrc_bank_fsm.v 0 314 1
2 3788 1 309 250030 0 1010 0 0 1 1 x2b_pre_ok_t
2 3789 1 309 1b0021 0 1010 0 0 1 1 tras_ok
2 3790 8 309 1b0030 0 1030 3788 3789 1 18 0 1 0 0 0 0
2 3791 1 309 110017 0 1410 0 0 1 1 b2x_req
2 3792 37 309 110030 0 32 3790 3791
2 3793 0 310 1d0021 0 21010 0 0 2 16 0 0
2 3794 1 310 110019 0 1410 0 0 2 1 b2x_cmd_t
2 3795 37 310 110021 0 32 3793 3794
2 3796 0 311 1b001e 0 21010 0 0 1 16 1 0
2 3797 1 311 110017 0 1410 0 0 1 1 b2r_ack
2 3798 37 311 11001e 0 32 3796 3797
2 3799 0 312 28002e 0 61010 0 0 13 16 bff 0
2 3800 1 312 1c0024 0 1010 0 0 13 1 r2b_raddr
2 3801 8 312 1c002e 0 1030 3799 3800 13 18 0 1fff 0 0 0 0
2 3802 1 312 110018 0 1410 0 0 13 1 b2x_addr
2 3803 37 312 11002e 0 32 3801 3802
2 3804 0 313 510056 0 21010 0 0 3 16 1 0
2 3805 0 313 48004d 0 21010 0 0 3 16 2 0
2 3806 1a 313 3c004d 0 1030 3804 3805 3 18 0 7 0 0 0 0
2 3807 1 313 3d0043 0 201010 0 0 1 1 x2b_ack
2 3808 19 313 3c0056 0 1030 3806 3807 3 18 0 7 0 0 0 0
2 3809 0 313 330038 0 21010 0 0 3 16 1 0
2 3810 1a 313 200038 0 1030 3808 3809 3 18 0 7 0 0 0 0
2 3811 1 313 21002e 0 201010 0 0 1 1 l_sdr_dma_last
2 3812 19 313 200056 0 1030 3810 3811 3 18 0 7 0 0 0 0
2 3813 1 313 11001c 0 1410 0 0 3 1 next_bank_st
2 3814 37 313 110056 0 32 3812 3813
4 3792 342 17 11 3795 3795 3792
4 3795 343 17 0 3798 3798 3792
4 3798 344 17 0 3803 3803 3792
4 3803 345 17 0 3814 3814 3792
4 3814 346 17 0 0 0 3792
3 1 sdrc_bank_fsm.$u8.$u18 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8.$u18" 0 ../rtl/core/sdrc_bank_fsm.v 0 325 1
2 3815 1 319 180023 1 1018 0 0 1 1 x2b_pre_ok_t
2 3816 1 319 e0014 1 1018 0 0 1 1 tras_ok
2 3817 8 319 e0023 1 1238 3815 3816 1 18 0 1 0 0 1 0
2 3818 1 319 4000a 0 1410 0 0 1 1 b2x_req
2 3819 37 319 40023 1 3a 3817 3818
2 3820 0 320 100014 1 21004 0 0 2 16 0 0
2 3821 1 320 4000c 0 1410 0 0 2 1 b2x_cmd_t
2 3822 37 320 40014 1 16 3820 3821
2 3823 0 321 e0011 1 21004 0 0 1 16 0 0
2 3824 1 321 4000a 0 1410 0 0 1 1 b2r_ack
2 3825 37 321 40011 1 16 3823 3824
2 3826 0 322 19001f 1 61008 0 0 13 16 bff 0
2 3827 1 322 f0015 1 1008 0 0 13 1 l_raddr
2 3828 8 322 f001f 1 1208 3826 3827 13 18 0 1fff 1ff8 1400 7 0
2 3829 1 322 4000b 0 1410 0 0 13 1 b2x_addr
2 3830 37 322 4001f 1 1a 3828 3829
2 3831 0 323 240027 1 21004 0 0 1 16 0 0
2 3832 1 323 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 3833 37 323 b0027 1 6 3831 3832
2 3834 0 324 28002d 1 21008 0 0 3 16 1 0
2 3835 0 324 1f0024 1 21008 0 0 3 16 2 0
2 3836 1a 324 130024 1 1208 3834 3835 3 18 0 7 5 2 0 0
2 3837 1 324 14001a 1 201018 0 0 1 1 x2b_ack
2 3838 19 324 13002d 1 1038 3836 3837 3 18 0 7 5 2 0 0
2 3839 1 324 4000f 0 1410 0 0 3 1 next_bank_st
2 3840 37 324 4002d 1 3a 3838 3839
4 3819 352 4 11 3822 3822 3819
4 3822 353 4 0 3825 3825 3819
4 3825 354 4 0 3830 3830 3819
4 3830 355 4 0 3833 3833 3819
4 3833 356 11 0 3840 3840 3819
4 3840 357 4 0 0 0 3819
3 1 sdrc_bank_fsm.$u8.$u19 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8.$u19" 0 ../rtl/core/sdrc_bank_fsm.v 0 334 1
2 3841 1 328 1a0025 1 1018 0 0 1 1 x2b_act_ok_t
2 3842 1 328 e0016 2 101c 0 0 1 1 timer0_tc
2 3843 8 328 e0025 2 12bc 3841 3842 1 18 0 1 1 0 1 0
2 3844 1 328 4000a 0 1410 0 0 1 1 b2x_req
2 3845 37 328 40025 2 3e 3843 3844
2 3846 0 329 100014 1 21008 0 0 2 16 1 0
2 3847 1 329 4000c 0 1410 0 0 2 1 b2x_cmd_t
2 3848 37 329 40014 2 1a 3846 3847
2 3849 0 330 e0011 1 21004 0 0 1 16 0 0
2 3850 1 330 4000a 0 1410 0 0 1 1 b2r_ack
2 3851 37 330 40011 2 16 3849 3850
2 3852 1 331 f0015 1 1008 0 0 13 1 l_raddr
2 3853 1 331 4000b 0 1410 0 0 13 1 b2x_addr
2 3854 37 331 40015 2 1a 3852 3853
2 3855 0 332 240027 1 21004 0 0 1 16 0 0
2 3856 1 332 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 3857 37 332 b0027 2 6 3855 3856
2 3858 0 333 28002d 1 21008 0 0 3 16 2 0
2 3859 0 333 1f0024 1 21008 0 0 3 16 3 0
2 3860 1a 333 130024 2 1208 3858 3859 3 18 0 7 5 3 0 0
2 3861 1 333 14001a 2 20101c 0 0 1 1 x2b_ack
2 3862 19 333 13002d 2 1038 3860 3861 3 18 0 7 5 3 0 0
2 3863 1 333 4000f 0 1410 0 0 3 1 next_bank_st
2 3864 37 333 4002d 2 3a 3862 3863
4 3845 361 4 11 3848 3848 3845
4 3848 362 4 0 3851 3851 3845
4 3851 363 4 0 3854 3854 3845
4 3854 364 4 0 3857 3857 3845
4 3857 365 11 0 3864 3864 3845
4 3864 366 4 0 0 0 3845
3 1 sdrc_bank_fsm.$u8.$u20 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8.$u20" 0 ../rtl/core/sdrc_bank_fsm.v 0 346 1
2 3865 1 338 200027 1 1008 0 0 1 1 xfr_ok_t
2 3866 1 338 13001c 12 100c 0 0 1 1 x2b_rdok_t
2 3867 1 338 7000f 2 100c 0 0 1 1 timer0_tc
2 3868 8 338 7001c 13 138c 3866 3867 1 18 0 1 1 1 1 0
2 3869 8 338 70027 13 128c 3865 3868 1 18 0 1 1 0 1 0
2 3870 1 337 33003a 1 1008 0 0 1 1 xfr_ok_t
2 3871 1 337 26002f 12 100c 0 0 1 1 x2b_wrok_t
2 3872 1 337 1a0022 2 100c 0 0 1 1 timer0_tc
2 3873 8 337 1a002f 13 138c 3871 3872 1 18 0 1 1 1 1 0
2 3874 8 337 1a003a 13 128c 3870 3873 1 18 0 1 1 0 1 0
2 3875 1a 337 e003a 13 124c 3869 3874 1 18 0 1 1 1 0 0
2 3876 1 337 f0015 1 201008 0 0 1 1 l_write
2 3877 19 337 e0027 13 100c 3875 3876 1 18 0 1 1 1 0 0
2 3878 1 337 4000a 0 1410 0 0 1 1 b2x_req
2 3879 37 337 40027 1d e 3877 3878
2 3880 0 339 240028 1 21008 0 0 2 16 2 0
2 3881 0 339 1c0020 1 21008 0 0 2 16 3 0
2 3882 1a 339 100020 1 1208 3880 3881 2 18 0 3 0 3 0 0
2 3883 1 339 110017 1 201008 0 0 1 1 l_write
2 3884 19 339 100028 1 1008 3882 3883 2 18 0 3 0 3 0 0
2 3885 1 339 4000c 0 1410 0 0 2 1 b2x_cmd_t
2 3886 37 339 40028 1d 1a 3884 3885
2 3887 0 340 e0011 1 21004 0 0 1 16 0 0
2 3888 1 340 4000a 0 1410 0 0 1 1 b2r_ack
2 3889 37 340 40011 1d 6 3887 3888
2 3890 1 341 f0015 4 1008 0 0 13 1 l_caddr
2 3891 1 341 4000b 0 1410 0 0 13 1 b2x_addr
2 3892 37 341 40015 1d 1a 3890 3891
2 3893 0 342 240027 1 21004 0 0 1 16 0 0
2 3894 1 342 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 3895 37 342 b0027 1d 6 3893 3894
2 3896 0 345 1a001f 1 21008 0 0 3 16 3 0
2 3897 0 345 110016 1 21004 0 0 3 16 0 0
2 3898 1a 345 50016 13 108c 3896 3897 3 18 0 7 7 3 0 0
2 3899 1 345 6000c 13 20100c 0 0 1 1 x2b_ack
2 3900 19 345 5001f 13 100c 3898 3899 3 18 0 7 7 3 0 0
2 3901 0 344 37003c 1 21008 0 0 3 16 4 0
2 3902 1a 344 1a003c 13 130c 3900 3901 3 18 0 7 7 3 0 0
2 3903 1 344 250032 1 1004 0 0 1 1 l_sdr_dma_last
2 3904 1 344 1b0021 13 100c 0 0 1 1 x2b_ack
2 3905 8 344 1b0032 13 201144 3903 3904 1 18 0 1 1 1 0 0
2 3906 19 344 1a001f 13 100c 3902 3905 3 18 0 7 7 3 0 0
2 3907 0 343 230028 1 21008 0 0 3 16 2 0
2 3908 1a 343 130028 13 130c 3906 3907 3 18 0 7 7 3 0 0
2 3909 1 343 14001e 1 201004 0 0 1 1 x2b_refresh
2 3910 19 343 13001f 13 100c 3908 3909 3 18 0 7 7 3 0 0
2 3911 1 343 4000f 0 1410 0 0 3 1 next_bank_st
2 3912 37 343 4001f 1d e 3910 3911
4 3879 370 4 11 3886 3886 3879
4 3886 372 4 0 3889 3889 3879
4 3889 373 4 0 3892 3892 3879
4 3892 374 4 0 3895 3895 3879
4 3895 375 11 0 3912 3912 3879
4 3912 376 4 0 0 0 3879
3 1 sdrc_bank_fsm.$u8.$u21 "tb.dut.u_sdrc_core.u_bank_ctl.bank0_fsm.$u8.$u21" 0 ../rtl/core/sdrc_bank_fsm.v 0 355 1
2 3913 1 349 180023 0 1010 0 0 1 1 x2b_pre_ok_t
2 3914 1 349 e0014 0 1010 0 0 1 1 tras_ok
2 3915 8 349 e0023 0 1030 3913 3914 1 18 0 1 0 0 0 0
2 3916 1 349 4000a 0 1410 0 0 1 1 b2x_req
2 3917 37 349 40023 0 32 3915 3916
2 3918 0 350 100014 0 21010 0 0 2 16 0 0
2 3919 1 350 4000c 0 1410 0 0 2 1 b2x_cmd_t
2 3920 37 350 40014 0 32 3918 3919
2 3921 0 351 e0011 0 21010 0 0 1 16 0 0
2 3922 1 351 4000a 0 1410 0 0 1 1 b2r_ack
2 3923 37 351 40011 0 32 3921 3922
2 3924 0 352 19001f 0 61010 0 0 13 16 bff 0
2 3925 1 352 f0015 0 1010 0 0 13 1 l_raddr
2 3926 8 352 f001f 0 1030 3924 3925 13 18 0 1fff 0 0 0 0
2 3927 1 352 4000b 0 1410 0 0 13 1 b2x_addr
2 3928 37 352 4001f 0 32 3926 3927
2 3929 0 353 240027 0 21010 0 0 1 16 1 0
2 3930 1 353 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 3931 37 353 b0027 0 32 3929 3930
2 3932 0 354 28002d 0 21010 0 0 3 16 4 0
2 3933 0 354 1f0024 0 21010 0 0 3 16 0 0
2 3934 1a 354 130024 0 1030 3932 3933 3 18 0 7 0 0 0 0
2 3935 1 354 14001a 0 201010 0 0 1 1 x2b_ack
2 3936 19 354 13002d 0 1030 3934 3935 3 18 0 7 0 0 0 0
2 3937 1 354 4000f 0 1410 0 0 3 1 next_bank_st
2 3938 37 354 4002d 0 32 3936 3937
4 3917 382 4 11 3920 3920 3917
4 3920 383 4 0 3923 3923 3917
4 3923 384 4 0 3928 3928 3917
4 3928 385 4 0 3931 3931 3917
4 3931 386 11 0 3938 3938 3917
4 3938 387 4 0 0 0 3917
3 0 sdrc_bank_fsm "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm" 0 ../rtl/core/sdrc_bank_fsm.v 49 371 1
2 3939 1 162 150017 607 100c 0 0 1 1 clk
2 3940 27 162 d0017 90b 100a 3939 0 1 18 0 1 0 0 0 0
2 3941 1 163 b0011 4 100c 0 0 1 1 reset_n
2 3942 1b 163 a000a 4 100c 3941 0 1 18 0 1 1 1 0 0
2 3943 39 163 60012 303 e 3942 0
2 3944 3d 173 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 3945 3d 163 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 3946 1 184 36003d 18 100c 0 0 1 1 x2b_wrok
2 3947 1 184 290032 17 100c 0 0 1 1 x2b_wrok_r
2 3948 1a 184 180032 2d 13cc 3946 3947 1 18 0 1 1 1 0 0
2 3949 0 184 210024 1 21004 0 0 1 16 0 0
2 3950 0 184 19001c 1 21004 0 0 1 16 0 0
2 3951 11 184 190024 1 201048 3949 3950 1 18 0 1 0 1 0 0
2 3952 19 184 18003d 2d 100c 3948 3951 1 18 0 1 1 1 0 0
2 3953 1 184 70010 0 1410 0 0 1 1 x2b_wrok_t
2 3954 36 184 7003d 18 e 3952 3953
2 3955 1 185 340039 2 1004 0 0 1 1 xfr_ok
2 3956 1 185 290030 1 1004 0 0 1 1 xfr_ok_r
2 3957 1a 185 180030 3 1044 3955 3956 1 18 0 1 1 0 0 0
2 3958 0 185 210024 1 21004 0 0 1 16 0 0
2 3959 0 185 19001c 1 21004 0 0 1 16 0 0
2 3960 11 185 190024 1 201048 3958 3959 1 18 0 1 0 1 0 0
2 3961 19 185 180039 3 1004 3957 3960 1 18 0 1 1 0 0 0
2 3962 1 185 7000e 0 1410 0 0 1 1 xfr_ok_t
2 3963 36 185 70039 2 6 3961 3962
2 3964 1 186 36003d 18 100c 0 0 1 1 x2b_rdok
2 3965 1 186 290032 17 100c 0 0 1 1 x2b_rdok_r
2 3966 1a 186 180032 2d 13cc 3964 3965 1 18 0 1 1 1 0 0
2 3967 0 186 210024 1 21004 0 0 1 16 0 0
2 3968 0 186 19001c 1 21004 0 0 1 16 0 0
2 3969 11 186 190024 1 201048 3967 3968 1 18 0 1 0 1 0 0
2 3970 19 186 18003d 2d 100c 3966 3969 1 18 0 1 1 1 0 0
2 3971 1 186 70010 0 1410 0 0 1 1 x2b_rdok_t
2 3972 36 186 7003d 18 e 3970 3971
2 3973 1 187 35003d 0 1000 0 0 2 1 b2x_cmd_t
2 3974 1 187 290031 4 1004 0 0 2 1 b2x_cmd_r
2 3975 1a 187 180031 5 1004 3973 3974 2 18 0 3 3 0 0 0
2 3976 0 187 210024 1 21004 0 0 1 16 0 0
2 3977 0 187 19001c 1 21004 0 0 1 16 0 0
2 3978 11 187 190024 1 201048 3976 3977 1 18 0 1 0 1 0 0
2 3979 19 187 18003d 5 1004 3975 3978 2 18 0 3 3 0 0 0
2 3980 1 187 c0012 0 1410 0 0 2 1 b2x_cmd
2 3981 36 187 c003d 5 6 3979 3980
2 3982 1 188 370041 2 1008 0 0 1 1 timer0_tc_t
2 3983 1 188 290033 4 100c 0 0 2 1 timer0_tc_r
2 3984 1a 188 180033 6 128c 3982 3983 2 18 0 3 3 1 0 0
2 3985 0 188 210024 1 21004 0 0 1 16 0 0
2 3986 0 188 19001c 1 21004 0 0 1 16 0 0
2 3987 11 188 190024 1 201048 3985 3986 1 18 0 1 0 1 0 0
2 3988 19 188 180041 6 100c 3984 3987 1 18 0 1 1 1 0 0
2 3989 1 188 7000f 0 1410 0 0 1 1 timer0_tc
2 3990 36 188 70041 5 e 3988 3989
2 3991 1 189 350044 2 1008 0 0 1 1 tras_ok_internal
2 3992 1 189 290031 4 100c 0 0 2 1 tras_ok_r
2 3993 1a 189 180031 6 128c 3991 3992 2 18 0 3 3 1 0 0
2 3994 0 189 210024 1 21004 0 0 1 16 0 0
2 3995 0 189 19001c 1 21004 0 0 1 16 0 0
2 3996 11 189 190024 1 201048 3994 3995 1 18 0 1 0 1 0 0
2 3997 19 189 180044 6 100c 3993 3996 1 18 0 1 1 1 0 0
2 3998 1 189 9000f 0 1410 0 0 1 1 tras_ok
2 3999 35 189 90044 5 e 3997 3998
2 4000 1 190 380041 13 100c 0 0 1 1 x2b_pre_ok
2 4001 1 190 290034 15 100c 0 0 2 1 x2b_pre_ok_r
2 4002 1a 190 180034 20 13cc 4000 4001 2 18 0 3 3 1 0 0
2 4003 0 190 210024 1 21004 0 0 1 16 0 0
2 4004 0 190 19001c 1 21004 0 0 1 16 0 0
2 4005 11 190 190024 1 201048 4003 4004 1 18 0 1 0 1 0 0
2 4006 19 190 180041 20 100c 4002 4005 1 18 0 1 1 1 0 0
2 4007 1 190 70012 0 1410 0 0 1 1 x2b_pre_ok_t
2 4008 36 190 70041 16 e 4006 4007
2 4009 1 191 380041 4 100c 0 0 1 1 x2b_act_ok
2 4010 1 191 290034 6 100c 0 0 2 1 x2b_act_ok_r
2 4011 1a 191 180034 a 13cc 4009 4010 2 18 0 3 3 1 0 0
2 4012 0 191 210024 1 21004 0 0 1 16 0 0
2 4013 0 191 19001c 1 21004 0 0 1 16 0 0
2 4014 11 191 190024 1 201048 4012 4013 1 18 0 1 0 1 0 0
2 4015 19 191 180041 a 100c 4011 4014 1 18 0 1 1 1 0 0
2 4016 1 191 70012 0 1410 0 0 1 1 x2b_act_ok_t
2 4017 36 191 70041 7 e 4015 4016
2 4018 1 196 150017 607 100c 0 0 1 1 clk
2 4019 27 196 d0017 90b 100a 4018 0 1 18 0 1 0 0 0 0
2 4020 1 197 b0011 4 100c 0 0 1 1 reset_n
2 4021 1b 197 a000a 4 100c 4020 0 1 18 0 1 1 1 0 0
2 4022 39 197 60012 303 e 4021 0
2 4023 3d 204 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 4024 3d 197 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 4025 1 220 150017 607 100c 0 0 1 1 clk
2 4026 27 220 d0017 90b 100a 4025 0 1 18 0 1 0 0 0 0
2 4027 3d 220 1a001e 303 5002 0 0 1 18 0 1 0 0 0 0 $u4
2 4028 1 251 1f0027 1 1004 0 0 4 1 tras_cntr
2 4029 21 251 1d001e 1 1008 4028 0 1 18 0 1 0 1 0 0
2 4030 1 251 a0019 0 1410 0 0 1 1 tras_ok_internal
2 4031 35 251 a0027 2 a 4029 4030
2 4032 1 253 2f0035 2 1004 0 0 1 1 x2b_ack
2 4033 0 253 26002a 1 21008 0 0 2 16 1 0
2 4034 1 253 1b0021 5 1004 0 0 2 1 b2x_cmd
2 4035 11 253 1b002a 6 201084 4033 4034 1 18 0 1 1 0 0 0
2 4036 8 253 1a0035 6 1044 4032 4035 1 18 0 1 1 1 0 0
2 4037 1 253 a0016 0 1410 0 0 1 1 activate_bank
2 4038 35 253 a0035 2 6 4036 4037
2 4039 0 255 3c003f 1 21004 0 0 1 16 0 0
2 4040 1 255 2f0038 1 1004 0 0 1 1 bank_valid
2 4041 1a 255 150038 4 1040 4039 4040 1 18 0 1 0 0 0 0
2 4042 1 255 23002a 1 1000 0 0 13 1 bank_row
2 4043 1 255 16001e 2 1008 0 0 13 1 r2b_raddr
2 4044 11 255 16002a 2 201000 4042 4043 1 18 0 1 0 0 0 0
2 4045 19 255 15003f 4 1000 4041 4044 1 18 0 1 0 0 0 0
2 4046 1 255 a0011 0 1410 0 0 1 1 page_hit
2 4047 35 255 a003f 1 2 4045 4046
2 4048 1 257 1a001f 1 1004 0 0 4 1 timer0
2 4049 21 257 180019 1 1008 4048 0 1 18 0 1 0 1 0 0
2 4050 1 257 a0014 0 1410 0 0 1 1 timer0_tc_t
2 4051 35 257 a001f 2 a 4049 4050
2 4052 0 259 320035 1 21004 0 0 1 16 0 0
2 4053 1 259 28002e 2 1004 0 0 1 1 x2b_ack
2 4054 1a 259 13002e 6 1044 4052 4053 1 18 0 1 1 0 0 0
2 4055 0 259 1f0023 1 21004 0 0 2 16 0 0
2 4056 1 259 14001a 5 1004 0 0 2 1 b2x_cmd
2 4057 11 259 140023 6 201048 4055 4056 1 18 0 1 0 1 0 0
2 4058 19 259 130035 6 1004 4054 4057 1 18 0 1 1 0 0 0
2 4059 1 259 a000f 0 1410 0 0 1 1 ld_trp
2 4060 35 259 a0035 5 6 4058 4059
2 4061 0 261 330036 1 21004 0 0 1 16 0 0
2 4062 1 261 29002f 2 1004 0 0 1 1 x2b_ack
2 4063 1a 261 14002f 6 1044 4061 4062 1 18 0 1 1 0 0 0
2 4064 0 261 200024 1 21008 0 0 2 16 1 0
2 4065 1 261 15001b 5 1004 0 0 2 1 b2x_cmd
2 4066 11 261 150024 6 201084 4064 4065 1 18 0 1 1 0 0 0
2 4067 19 261 140036 6 1004 4063 4066 1 18 0 1 1 0 0 0
2 4068 1 261 a0010 0 1410 0 0 1 1 ld_trcd
2 4069 35 261 a0036 5 6 4067 4068
2 4070 1 0 0 22 100c 0 0 1 1 x2b_refresh
2 4071 29 0 0 22 1008 4070 0 1 18 0 1 0 0 0 0
2 4072 1 0 0 1 1004 0 0 13 1 l_caddr
2 4073 29 0 0 1 1008 4072 0 1 18 0 1 0 0 0 0
2 4074 1 0 0 1 1004 0 0 1 1 l_write
2 4075 29 0 0 1 1008 4074 0 1 18 0 1 0 0 0 0
2 4076 1 0 0 5 100c 0 0 1 1 timer0_tc
2 4077 29 0 0 5 1008 4076 0 1 18 0 1 0 0 0 0
2 4078 1 0 0 7 100c 0 0 1 1 x2b_act_ok_t
2 4079 29 0 0 7 1008 4078 0 1 18 0 1 0 0 0 0
2 4080 1 0 0 1 1004 0 0 13 1 l_raddr
2 4081 29 0 0 1 1008 4080 0 1 18 0 1 0 0 0 0
2 4082 1 0 0 1 1004 0 0 1 1 l_sdr_dma_last
2 4083 29 0 0 1 1008 4082 0 1 18 0 1 0 0 0 0
2 4084 1 0 0 2 1008 0 0 13 1 r2b_raddr
2 4085 29 0 0 2 1008 4084 0 1 18 0 1 0 0 0 0
2 4086 1 0 0 5 100c 0 0 1 1 tras_ok
2 4087 29 0 0 5 1008 4086 0 1 18 0 1 0 0 0 0
2 4088 1 0 0 16 100c 0 0 1 1 x2b_pre_ok_t
2 4089 29 0 0 16 1008 4088 0 1 18 0 1 0 0 0 0
2 4090 1 0 0 2 1004 0 0 1 1 x2b_ack
2 4091 29 0 0 2 1008 4090 0 1 18 0 1 0 0 0 0
2 4092 1 0 0 13 1008 0 0 13 1 r2b_caddr
2 4093 29 0 0 13 1008 4092 0 1 18 0 1 0 0 0 0
2 4094 1 0 0 18 100c 0 0 1 1 x2b_wrok_t
2 4095 29 0 0 18 1008 4094 0 1 18 0 1 0 0 0 0
2 4096 1 0 0 18 100c 0 0 1 1 x2b_rdok_t
2 4097 29 0 0 18 1008 4096 0 1 18 0 1 0 0 0 0
2 4098 1 0 0 2 1004 0 0 1 1 xfr_ok_t
2 4099 29 0 0 2 1008 4098 0 1 18 0 1 0 0 0 0
2 4100 1 0 0 2 1008 0 0 1 1 r2b_write
2 4101 29 0 0 2 1008 4100 0 1 18 0 1 0 0 0 0
2 4102 1 0 0 2 1004 0 0 1 1 page_hit
2 4103 29 0 0 2 1008 4102 0 1 18 0 1 0 0 0 0
2 4104 1 0 0 1 1004 0 0 1 1 r2b_req
2 4105 29 0 0 1 1008 4104 0 1 18 0 1 0 0 0 0
2 4106 1 0 0 1 1004 0 0 3 1 bank_st
2 4107 29 0 0 1 1008 4106 0 1 18 0 1 0 0 0 0
2 4108 2b 0 0 2 1008 4105 4107 1 18 0 1 0 0 0 0
2 4109 2b 0 0 2 1008 4103 4108 1 18 0 1 0 0 0 0
2 4110 2b 0 0 3 1008 4101 4109 1 18 0 1 0 0 0 0
2 4111 2b 0 0 3 1008 4099 4110 1 18 0 1 0 0 0 0
2 4112 2b 0 0 19 1008 4097 4111 1 18 0 1 0 0 0 0
2 4113 2b 0 0 19 1008 4095 4112 1 18 0 1 0 0 0 0
2 4114 2b 0 0 20 1008 4093 4113 1 18 0 1 0 0 0 0
2 4115 2b 0 0 20 1008 4091 4114 1 18 0 1 0 0 0 0
2 4116 2b 0 0 29 1008 4089 4115 1 18 0 1 0 0 0 0
2 4117 2b 0 0 29 1008 4087 4116 1 18 0 1 0 0 0 0
2 4118 2b 0 0 29 1008 4085 4117 1 18 0 1 0 0 0 0
2 4119 2b 0 0 29 1008 4083 4118 1 18 0 1 0 0 0 0
2 4120 2b 0 0 29 1008 4081 4119 1 18 0 1 0 0 0 0
2 4121 2b 0 0 2b 1008 4079 4120 1 18 0 1 0 0 0 0
2 4122 2b 0 0 2b 1008 4077 4121 1 18 0 1 0 0 0 0
2 4123 2b 0 0 2b 1008 4075 4122 1 18 0 1 0 0 0 0
2 4124 2b 0 0 2b 1008 4073 4123 1 18 0 1 0 0 0 0
2 4125 2b 0 0 4b 1008 4071 4124 1 18 0 1 0 0 0 0
2 4126 45 265 a000e 97 100a 4125 0 1 18 0 1 0 0 0 0
2 4127 3d 265 100014 4b 5002 0 0 1 18 0 1 0 0 0 0 $u8
2 4128 1 361 38003e 1 1004 0 0 1 1 l_start
2 4129 1 361 2c0034 16 100c 0 0 1 1 r2b_start
2 4130 1a 361 160034 18 114c 4128 4129 1 18 0 1 1 1 0 0
2 4131 0 361 220027 1 21004 0 0 3 16 0 0
2 4132 1 361 17001d 1 1004 0 0 3 1 bank_st
2 4133 11 361 170027 2 201048 4131 4132 1 18 0 1 0 1 0 0
2 4134 19 361 16003e 18 100c 4130 4133 1 18 0 1 1 1 0 0
2 4135 1 361 a0012 0 1410 0 0 1 1 b2x_start
2 4136 35 361 a003e 16 e 4134 4135
2 4137 1 363 36003b 1 1004 0 0 1 1 l_last
2 4138 1 363 2b0032 16 100c 0 0 1 1 r2b_last
2 4139 1a 363 150032 18 114c 4137 4138 1 18 0 1 1 1 0 0
2 4140 0 363 210026 1 21004 0 0 3 16 0 0
2 4141 1 363 16001c 1 1004 0 0 3 1 bank_st
2 4142 11 363 160026 2 201048 4140 4141 1 18 0 1 0 1 0 0
2 4143 19 363 15003b 18 100c 4139 4142 1 18 0 1 1 1 0 0
2 4144 1 363 a0011 0 1410 0 0 1 1 b2x_last
2 4145 35 363 a003b 16 e 4143 4144
2 4146 1 365 360039 1 1004 0 0 4 1 l_id
2 4147 1 365 290032 2 1004 0 0 4 1 r2b_req_id
2 4148 1a 365 130032 4 1044 4146 4147 4 18 0 f f 0 0 0
2 4149 0 365 1f0024 1 21004 0 0 3 16 0 0
2 4150 1 365 14001a 1 1004 0 0 3 1 bank_st
2 4151 11 365 140024 2 201048 4149 4150 1 18 0 1 0 1 0 0
2 4152 19 365 130039 4 1004 4148 4151 4 18 0 f f 0 0 0
2 4153 1 365 a000f 0 1410 0 0 4 1 b2x_id
2 4154 35 365 a0039 2 6 4152 4153
2 4155 1 367 340038 1 1004 0 0 6 1 l_len
2 4156 1 367 2a0030 16 100c 0 0 6 1 r2b_len
2 4157 1a 367 140030 18 114c 4155 4156 6 18 0 3f 3f 4 0 0
2 4158 0 367 200025 1 21004 0 0 3 16 0 0
2 4159 1 367 15001b 1 1004 0 0 3 1 bank_st
2 4160 11 367 150025 2 201048 4158 4159 1 18 0 1 0 1 0 0
2 4161 19 367 140038 18 100c 4157 4160 6 18 0 3f 3f 4 0 0
2 4162 1 367 a0010 0 1410 0 0 6 1 b2x_len
2 4163 35 367 a0038 16 e 4161 4162
2 4164 1 369 36003b 1 1004 0 0 1 1 l_wrap
2 4165 1 369 2b0032 2 1004 0 0 1 1 r2b_wrap
2 4166 1a 369 150032 4 1044 4164 4165 1 18 0 1 1 0 0 0
2 4167 0 369 210026 1 21004 0 0 3 16 0 0
2 4168 1 369 16001c 1 1004 0 0 3 1 bank_st
2 4169 11 369 160026 2 201048 4167 4168 1 18 0 1 0 1 0 0
2 4170 19 369 15003b 4 1004 4166 4169 1 18 0 1 1 0 0 0
2 4171 1 369 a0011 0 1410 0 0 1 1 b2x_wrap
2 4172 35 369 a003b 2 6 4170 4171
1 clk 621 97 20 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 622 97 25 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_req 623 100 c 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_start 624 100 15 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_last 625 100 20 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_write 626 101 4 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_wrap 627 101 f 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_req_id 628 102 12 1 0 3 0 4 17 f f 0 0 0 0
1 r2b_raddr 629 103 12 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 r2b_caddr 630 104 12 1 0 12 0 13 17 1fff 1fff 0 2c 1c 0
1 r2b_len 631 105 12 1 0 5 0 6 17 3f 3f 0 4 4 0
1 b2r_ack 632 106 102000d 1 0 0 0 1 17 1 1 0 0 0 0
1 sdr_dma_last 633 107 20 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_req 634 110 102000d 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_start 635 110 20016 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_last 636 110 20021 1 0 0 0 1 17 1 1 0 1 1 0
1 tras_ok 637 111 20004 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_wrap 638 111 2000d 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_id 639 112 20013 1 0 3 0 4 17 f f 0 0 0 0
1 b2x_addr 640 113 1020013 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 b2x_len 641 114 20013 1 0 5 0 6 17 3f 3f 0 4 4 0
1 b2x_cmd 642 115 20012 1 0 1 0 2 17 3 3 0 0 0 0
1 x2b_ack 643 116 c 1 0 0 0 1 17 1 1 0 0 0 0
1 x2b_refresh 644 119 c 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_act_ok 645 119 19 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_rdok 646 119 25 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_wrok 647 120 4 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_pre_ok 648 120 e 1 0 0 0 1 17 1 1 0 1 1 0
1 xfr_ok 649 120 1a 1 0 0 0 1 17 1 1 0 0 0 0
1 tras_delay 650 122 12 1 0 3 0 4 17 f f 0 4 0 0
1 trp_delay 651 122 1e 1 0 3 0 4 17 f f 0 2 0 0
1 trcd_delay 652 122 29 1 0 3 0 4 17 f f 0 2 0 0
1 bank_row 653 124 20014 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 bank_st 654 135 70010 1 0 2 0 3 17 0 7 0 0 0 0
1 next_bank_st 655 135 1070019 1 0 2 0 3 17 0 7 0 0 0 0
1 l_start 656 137 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 l_last 657 137 70014 1 0 0 0 1 17 0 1 0 0 0 0
1 l_id 658 140 70010 1 0 3 0 4 17 0 f 0 0 0 0
1 l_len 659 142 70010 1 0 5 0 6 17 0 3f 0 0 0 0
1 b2x_cmd_t 660 144 1070010 1 0 1 0 2 17 0 3 0 0 0 0
1 bank_valid 661 145 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 tras_cntr 662 147 70010 1 0 3 0 4 17 0 f 0 0 0 0
1 timer0 663 147 7001b 1 0 3 0 4 17 0 f 0 0 0 0
1 l_wrap 664 148 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 l_write 665 148 70013 1 0 0 0 1 17 0 1 0 0 0 0
1 l_raddr 666 150 70011 1 0 12 0 13 17 0 1fff 0 0 0 0
1 l_caddr 667 151 70011 1 0 12 0 13 17 0 1fff 0 0 0 0
1 l_sdr_dma_last 668 152 70020 1 0 0 0 1 17 0 1 0 0 0 0
1 bank_prech_page_closed 669 153 1070020 1 0 0 0 1 17 0 1 0 0 0 0
1 tras_ok_internal 670 155 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 activate_bank 671 155 60027 1 0 0 0 1 17 1 1 0 0 0 0
1 page_hit 672 157 6000b 1 0 0 0 1 17 1 1 0 0 0 0
1 timer0_tc_t 673 157 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 ld_trp 674 157 60022 1 0 0 0 1 17 1 1 0 0 0 0
1 ld_trcd 675 157 6002a 1 0 0 0 1 17 1 1 0 0 0 0
1 x2b_wrok_r 676 160 70007 1 0 0 0 1 17 0 1 0 1 1 0
1 xfr_ok_r 677 160 70013 1 0 0 0 1 17 0 1 0 0 0 0
1 x2b_rdok_r 678 160 7001e 1 0 0 0 1 17 0 1 0 1 1 0
1 b2x_cmd_r 679 161 7000d 1 0 1 0 2 17 0 3 0 0 0 0
1 timer0_tc_r 680 161 70017 1 0 1 0 2 17 0 3 0 1 1 0
1 tras_ok_r 681 161 70023 1 0 1 0 2 17 0 3 0 1 1 0
1 x2b_pre_ok_r 682 161 7002d 1 0 1 0 2 17 0 3 0 1 1 0
1 x2b_act_ok_r 683 161 7003a 1 0 1 0 2 17 0 3 0 1 1 0
1 x2b_wrok_t 684 184 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 xfr_ok_t 685 185 60007 1 0 0 0 1 17 1 1 0 0 0 0
1 x2b_rdok_t 686 186 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 timer0_tc 687 188 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_pre_ok_t 688 190 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_act_ok_t 689 191 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 SDR_DW 690 0 c0000 1 0 31 0 32 17 10 0 0 0 0 0
1 SDR_BW 691 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 3940 195 13 1 3943 0 3940
4 3943 196 6 0 3945 3944 3940
4 3945 196 20 6 3940 0 3940
4 3944 206 11 6 3940 0 3940
4 3954 217 7 f 3954 3954 3954
4 3963 218 7 f 3963 3963 3963
4 3972 219 7 f 3972 3972 3972
4 3981 220 12 f 3981 3981 3981
4 3990 221 7 f 3990 3990 3990
4 3999 222 9 f 3999 3999 3999
4 4008 223 7 f 4008 4008 4008
4 4017 224 7 f 4017 4017 4017
4 4019 229 13 1 4022 0 4019
4 4022 230 6 0 4024 4023 4019
4 4024 230 20 6 4019 0 4019
4 4023 237 11 6 4019 0 4019
4 4026 253 13 1 4027 0 4026
4 4027 253 26 6 4026 0 4026
4 4031 284 10 f 4031 4031 4031
4 4038 286 10 f 4038 4038 4038
4 4047 288 10 f 4047 4047 4047
4 4051 290 10 f 4051 4051 4051
4 4060 292 10 f 4060 4060 4060
4 4069 294 10 f 4069 4069 4069
4 4126 298 10 1 4127 0 4126
4 4127 298 16 6 4126 0 4126
4 4136 394 10 f 4136 4136 4136
4 4145 396 10 f 4145 4145 4145
4 4154 398 10 f 4154 4154 4154
4 4163 400 10 f 4163 4163 4163
4 4172 402 10 f 4172 4172 4172
3 1 sdrc_bank_fsm.$u0 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u0" 0 ../rtl/core/sdrc_bank_fsm.v 0 172 1
2 4173 0 164 100013 1 21004 0 0 1 16 0 0
2 4174 1 164 2000b 0 1410 0 0 1 1 x2b_wrok_r
2 4175 38 164 20013 1f5 16 4173 4174
2 4176 0 165 100013 1 21004 0 0 1 16 0 0
2 4177 1 165 20009 0 1410 0 0 1 1 xfr_ok_r
2 4178 38 165 20013 1f5 6 4176 4177
2 4179 0 166 100013 1 21004 0 0 1 16 0 0
2 4180 1 166 2000b 0 1410 0 0 1 1 x2b_rdok_r
2 4181 38 166 20013 1f5 16 4179 4180
2 4182 0 167 100013 1 21004 0 0 2 16 0 0
2 4183 1 167 2000a 0 1410 0 0 2 1 b2x_cmd_r
2 4184 38 167 20013 1f5 16 4182 4183
2 4185 0 168 120015 1 21004 0 0 1 16 0 0
2 4186 1 168 2000c 0 1410 0 0 2 1 timer0_tc_r
2 4187 38 168 20015 1f5 16 4185 4186
2 4188 0 169 120015 1 21004 0 0 1 16 0 0
2 4189 1 169 2000a 0 1410 0 0 2 1 tras_ok_r
2 4190 38 169 20015 1f5 16 4188 4189
2 4191 0 170 120015 1 21004 0 0 1 16 0 0
2 4192 1 170 2000d 0 1410 0 0 2 1 x2b_pre_ok_r
2 4193 38 170 20015 1f5 16 4191 4192
2 4194 0 171 120015 1 21004 0 0 1 16 0 0
2 4195 1 171 2000d 0 1410 0 0 2 1 x2b_act_ok_r
2 4196 38 171 20015 1f5 16 4194 4195
4 4175 197 2 11 4178 4178 4175
4 4178 198 2 0 4181 4181 4175
4 4181 199 2 0 4184 4184 4175
4 4184 200 2 0 4187 4187 4175
4 4187 201 2 0 4190 4190 4175
4 4190 202 2 0 4193 4193 4175
4 4193 203 2 0 4196 4196 4175
4 4196 204 2 0 0 0 4175
3 1 sdrc_bank_fsm.$u1 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u1" 0 ../rtl/core/sdrc_bank_fsm.v 0 182 1
2 4197 1 174 100017 15 100c 0 0 1 1 x2b_wrok
2 4198 1 174 2000b 0 1410 0 0 1 1 x2b_wrok_r
2 4199 38 174 20017 10e e 4197 4198
2 4200 1 175 100015 1 1004 0 0 1 1 xfr_ok
2 4201 1 175 20009 0 1410 0 0 1 1 xfr_ok_r
2 4202 38 175 20015 10e 6 4200 4201
2 4203 1 176 100017 15 100c 0 0 1 1 x2b_rdok
2 4204 1 176 2000b 0 1410 0 0 1 1 x2b_rdok_r
2 4205 38 176 20017 10e e 4203 4204
2 4206 1 177 100018 0 1000 0 0 2 1 b2x_cmd_t
2 4207 1 177 2000a 0 1410 0 0 2 1 b2x_cmd_r
2 4208 38 177 20018 10e 2 4206 4207
2 4209 1 178 2d0037 1 1008 0 0 1 1 timer0_tc_t
2 4210 0 178 260029 1 21004 0 0 1 16 0 0
2 4211 1a 178 110029 1 1088 4209 4210 1 18 0 1 0 1 0 0
2 4212 1 178 1b0021 1 1004 0 0 1 1 ld_trcd
2 4213 1 178 120017 1 1004 0 0 1 1 ld_trp
2 4214 9 178 120021 1 201044 4212 4213 1 18 0 1 0 0 1 0
2 4215 19 178 110037 1 1008 4211 4214 2 18 0 3 2 1 0 0
2 4216 1 178 2000c 0 1410 0 0 2 1 timer0_tc_r
2 4217 38 178 20037 10e a 4215 4216
2 4218 1 179 110020 1 1008 0 0 1 1 tras_ok_internal
2 4219 1 179 2000a 0 1410 0 0 2 1 tras_ok_r
2 4220 38 179 20020 10e a 4218 4219
2 4221 1 180 13001c 12 100c 0 0 1 1 x2b_pre_ok
2 4222 1 180 2000d 0 1410 0 0 2 1 x2b_pre_ok_r
2 4223 38 180 2001c 10e e 4221 4222
2 4224 1 181 13001c 3 100c 0 0 1 1 x2b_act_ok
2 4225 1 181 2000d 0 1410 0 0 2 1 x2b_act_ok_r
2 4226 38 181 2001c 10e e 4224 4225
4 4199 207 2 11 4202 4202 4199
4 4202 208 2 0 4205 4205 4199
4 4205 209 2 0 4208 4208 4199
4 4208 210 2 0 4217 4217 4199
4 4217 211 2 0 4220 4220 4199
4 4220 212 2 0 4223 4223 4199
4 4223 213 2 0 4226 4226 4199
4 4226 214 2 0 0 0 4199
3 1 sdrc_bank_fsm.$u2 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u2" 0 ../rtl/core/sdrc_bank_fsm.v 0 202 1
2 4227 0 198 100013 1 21004 0 0 1 16 0 0
2 4228 1 198 2000b 0 1410 0 0 1 1 bank_valid
2 4229 38 198 20013 1f5 6 4227 4228
2 4230 0 199 f0012 1 21004 0 0 4 16 0 0
2 4231 1 199 2000a 0 1410 0 0 4 1 tras_cntr
2 4232 38 199 20012 1f5 6 4230 4231
2 4233 0 200 c000f 1 21004 0 0 4 16 0 0
2 4234 1 200 20007 0 1410 0 0 4 1 timer0
2 4235 38 200 2000f 1f5 6 4233 4234
2 4236 0 201 d0012 1 21004 0 0 3 16 0 0
2 4237 1 201 20008 0 1410 0 0 3 1 bank_st
2 4238 38 201 20012 1f5 6 4236 4237
4 4229 231 2 11 4232 4232 4229
4 4232 232 2 0 4235 4235 4229
4 4235 233 2 0 4238 4238 4229
4 4238 234 2 0 0 0 4229
3 1 sdrc_bank_fsm.$u3 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u3" 0 ../rtl/core/sdrc_bank_fsm.v 0 218 1
2 4239 1 207 22002b 1 1004 0 0 1 1 bank_valid
2 4240 0 207 1b001e 1 21008 0 0 1 16 1 0
2 4241 1a 207 9001e 1 1104 4239 4240 1 18 0 1 1 0 0 0
2 4242 1 207 a0016 1 201004 0 0 1 1 activate_bank
2 4243 19 207 9002b 1 1004 4241 4242 1 18 0 1 1 0 0 0
2 4244 0 206 3a003d 1 21004 0 0 1 16 0 0
2 4245 1a 206 10003d 21 1044 4243 4244 1 18 0 1 1 0 0 0
2 4246 1 206 200035 1 1004 0 0 1 1 bank_prech_page_closed
2 4247 1 206 11001b 21 100c 0 0 1 1 x2b_refresh
2 4248 17 206 110035 21 20114c 4246 4247 1 18 0 1 1 0 1 0
2 4249 19 206 10002b 21 1004 4245 4248 1 18 0 1 1 0 0 0
2 4250 1 206 2000b 0 1410 0 0 1 1 bank_valid
2 4251 38 206 2002b 10e 6 4249 4250
2 4252 0 210 310034 1 21004 0 0 4 16 0 0
2 4253 0 210 2a002d 1 21008 0 0 4 16 1 0
2 4254 1 210 1e0026 1 1004 0 0 4 1 tras_cntr
2 4255 7 210 1e002d 1 1088 4253 4254 4 18 0 f e 1 0 0
2 4256 1a 210 8002d 1 1104 4252 4255 4 18 0 f f 0 0 0
2 4257 1 210 a0019 1 1008 0 0 1 1 tras_ok_internal
2 4258 1b 210 90009 1 201004 4257 0 1 18 0 1 1 0 0 0
2 4259 19 210 80034 1 1004 4256 4258 4 18 0 f f 0 0 0
2 4260 1 209 21002a 1 1008 0 0 4 1 tras_delay
2 4261 1a 209 f002a 1 1104 4259 4260 4 18 0 f f 0 0 0
2 4262 1 209 10001c 1 201004 0 0 1 1 activate_bank
2 4263 19 209 f0034 1 1004 4261 4262 4 18 0 f f 0 0 0
2 4264 1 209 2000a 0 1410 0 0 4 1 tras_cntr
2 4265 38 209 20034 10e 6 4263 4264
2 4266 1 214 27002c 1 1004 0 0 4 1 timer0
2 4267 0 214 200023 1 21008 0 0 4 16 1 0
2 4268 1 214 17001c 1 1004 0 0 4 1 timer0
2 4269 7 214 170023 1 1088 4267 4268 4 18 0 f e 1 0 0
2 4270 1a 214 50023 1 1104 4266 4269 4 18 0 f f 0 0 0
2 4271 0 214 100012 1 61004 0 0 32 16 0 0
2 4272 1 214 6000b 1 1004 0 0 4 1 timer0
2 4273 15 214 60012 1 201044 4271 4272 1 18 0 1 1 0 0 0
2 4274 19 214 5002c 1 1004 4270 4273 4 18 0 f f 0 0 0
2 4275 1 213 11001a 1 1008 0 0 4 1 trcd_delay
2 4276 1a 213 5001a 1 1104 4274 4275 4 18 0 f f 0 0 0
2 4277 1 213 6000c 1 201004 0 0 1 1 ld_trcd
2 4278 19 213 5002c 1 1004 4276 4277 4 18 0 f f 0 0 0
2 4279 1 212 17001f 1 1008 0 0 4 1 trp_delay
2 4280 1a 212 c001f 1 1104 4278 4279 4 18 0 f f 0 0 0
2 4281 1 212 d0012 1 201004 0 0 1 1 ld_trp
2 4282 19 212 c002c 1 1004 4280 4281 4 18 0 f f 0 0 0
2 4283 1 212 20007 0 1410 0 0 4 1 timer0
2 4284 38 212 2002c 10e 6 4282 4283
2 4285 1 216 d0018 1 1004 0 0 3 1 next_bank_st
2 4286 1 216 20008 0 1410 0 0 3 1 bank_st
2 4287 38 216 20018 10e 6 4285 4286
4 4251 239 2 11 4265 4265 4251
4 4265 242 2 0 4284 4284 4251
4 4284 245 2 0 4287 4287 4251
4 4287 249 2 0 0 0 4251
3 1 sdrc_bank_fsm.$u4 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u4" 0 ../rtl/core/sdrc_bank_fsm.v 0 249 1
2 4288 1 222 33003a 1 1000 0 0 13 1 bank_row
2 4289 1 222 28002f 1 1000 0 0 13 1 b2x_addr
2 4290 1a 222 12002f 1 1000 4288 4289 13 18 0 1fff 0 0 0 0
2 4291 0 222 1e0023 1 21008 0 0 3 16 2 0
2 4292 1 222 130019 1 1004 0 0 3 1 bank_st
2 4293 11 222 130023 1 201084 4291 4292 1 18 0 1 1 0 0 0
2 4294 19 222 12003a 1 1000 4290 4293 13 18 0 1fff 0 0 0 0
2 4295 1 222 6000d 0 1410 0 0 13 1 bank_row
2 4296 38 222 6003a 303 2 4294 4295
2 4297 1 224 b0011 4 100c 0 0 1 1 reset_n
2 4298 1b 224 a000a 4 100c 4297 0 1 18 0 1 1 1 0 0
2 4299 39 224 60012 303 e 4298 0
2 4300 3d 235 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u6
2 4301 3d 224 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u5
4 4296 255 6 11 4299 4299 4296
4 4299 257 6 0 4301 4300 4296
4 4301 257 20 0 0 0 4296
4 4300 268 11 0 0 0 4296
3 1 sdrc_bank_fsm.$u4.$u5 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u4.$u5" 0 ../rtl/core/sdrc_bank_fsm.v 0 234 1
2 4302 0 225 d0010 1 21004 0 0 1 16 0 0
2 4303 1 225 20008 0 1410 0 0 1 1 l_start
2 4304 38 225 20010 1f5 6 4302 4303
2 4305 0 226 c000f 1 21004 0 0 1 16 0 0
2 4306 1 226 20007 0 1410 0 0 1 1 l_last
2 4307 38 226 2000f 1f5 6 4305 4306
2 4308 0 227 a000d 1 21004 0 0 1 16 0 0
2 4309 1 227 20005 0 1410 0 0 4 1 l_id
2 4310 38 227 2000d 1f5 6 4308 4309
2 4311 0 228 b000e 1 21004 0 0 1 16 0 0
2 4312 1 228 20006 0 1410 0 0 6 1 l_len
2 4313 38 228 2000e 1f5 6 4311 4312
2 4314 0 229 c000f 1 21004 0 0 1 16 0 0
2 4315 1 229 20007 0 1410 0 0 1 1 l_wrap
2 4316 38 229 2000f 1f5 6 4314 4315
2 4317 0 230 d0010 1 21004 0 0 1 16 0 0
2 4318 1 230 20008 0 1410 0 0 1 1 l_write
2 4319 38 230 20010 1f5 6 4317 4318
2 4320 0 231 d0010 1 21004 0 0 1 16 0 0
2 4321 1 231 20008 0 1410 0 0 13 1 l_raddr
2 4322 38 231 20010 1f5 6 4320 4321
2 4323 0 232 d0010 1 21004 0 0 1 16 0 0
2 4324 1 232 20008 0 1410 0 0 13 1 l_caddr
2 4325 38 232 20010 1f5 6 4323 4324
2 4326 0 233 1b001e 1 21004 0 0 1 16 0 0
2 4327 1 233 90016 0 1410 0 0 1 1 l_sdr_dma_last
2 4328 38 233 9001e 1f5 6 4326 4327
4 4304 258 2 11 4307 4307 4304
4 4307 259 2 0 4310 4310 4304
4 4310 260 2 0 4313 4313 4304
4 4313 261 2 0 4316 4316 4304
4 4316 262 2 0 4319 4319 4304
4 4319 263 2 0 4322 4322 4304
4 4322 264 2 0 4325 4325 4304
4 4325 265 2 0 4328 4328 4304
4 4328 266 9 0 0 0 4304
3 1 sdrc_bank_fsm.$u4.$u6 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u4.$u6" 0 ../rtl/core/sdrc_bank_fsm.v 0 247 1
2 4329 1 236 c0012 1 1004 0 0 1 1 b2r_ack
2 4330 39 236 80013 10e 6 4329 0
2 4331 3d 236 150019 0 5002 0 0 1 18 0 1 0 0 0 0 $u7
4 4330 269 8 11 4331 0 4330
4 4331 269 21 0 0 0 4330
3 1 sdrc_bank_fsm.$u4.$u6.$u7 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u4.$u6.$u7" 0 ../rtl/core/sdrc_bank_fsm.v 0 246 1
2 4332 1 237 110019 0 1010 0 0 1 1 r2b_start
2 4333 1 237 6000c 0 1410 0 0 1 1 l_start
2 4334 38 237 60019 0 32 4332 4333
2 4335 1 238 100017 0 1010 0 0 1 1 r2b_last
2 4336 1 238 6000b 0 1410 0 0 1 1 l_last
2 4337 38 238 60017 0 32 4335 4336
2 4338 1 239 e0017 0 1010 0 0 4 1 r2b_req_id
2 4339 1 239 60009 0 1410 0 0 4 1 l_id
2 4340 38 239 60017 0 32 4338 4339
2 4341 1 240 f0015 0 1010 0 0 6 1 r2b_len
2 4342 1 240 6000a 0 1410 0 0 6 1 l_len
2 4343 38 240 60015 0 32 4341 4342
2 4344 1 241 100017 0 1010 0 0 1 1 r2b_wrap
2 4345 1 241 6000b 0 1410 0 0 1 1 l_wrap
2 4346 38 241 60017 0 32 4344 4345
2 4347 1 242 110019 0 1010 0 0 1 1 r2b_write
2 4348 1 242 6000c 0 1410 0 0 1 1 l_write
2 4349 38 242 60019 0 32 4347 4348
2 4350 1 243 110019 0 1010 0 0 13 1 r2b_raddr
2 4351 1 243 6000c 0 1410 0 0 13 1 l_raddr
2 4352 38 243 60019 0 32 4350 4351
2 4353 1 244 110019 0 1010 0 0 13 1 r2b_caddr
2 4354 1 244 6000c 0 1410 0 0 13 1 l_caddr
2 4355 38 244 60019 0 32 4353 4354
2 4356 1 245 1d0028 0 1010 0 0 1 1 sdr_dma_last
2 4357 1 245 b0018 0 1410 0 0 1 1 l_sdr_dma_last
2 4358 38 245 b0028 0 32 4356 4357
4 4334 270 6 11 4337 4337 4334
4 4337 271 6 0 4340 4340 4334
4 4340 272 6 0 4343 4343 4334
4 4343 273 6 0 4346 4346 4334
4 4346 274 6 0 4349 4349 4334
4 4349 275 6 0 4352 4352 4334
4 4352 276 6 0 4355 4355 4334
4 4355 277 6 0 4358 4358 4334
4 4358 278 11 0 0 0 4334
3 1 sdrc_bank_fsm.$u8 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8" 0 ../rtl/core/sdrc_bank_fsm.v 0 359 1
2 4359 0 267 200023 1 21004 0 0 1 16 0 0
2 4360 1 267 7001c 0 1410 0 0 1 1 bank_prech_page_closed
2 4361 37 267 70023 4b 6 4359 4360
2 4362 0 268 110014 1 21004 0 0 1 16 0 0
2 4363 1 268 7000d 0 1410 0 0 1 1 b2x_req
2 4364 37 268 70014 4b 6 4362 4363
2 4365 0 269 130016 1 21000 0 0 2 16 0 3
2 4366 1 269 7000f 0 1400 0 0 2 1 b2x_cmd_t
2 4367 37 269 70016 4b 2 4365 4366
2 4368 0 270 110014 1 21004 0 0 1 16 0 0
2 4369 1 270 7000d 0 1410 0 0 1 1 b2r_ack
2 4370 37 270 70014 4b 6 4368 4369
2 4371 0 271 120016 1 21000 0 0 13 16 0 1fff
2 4372 1 271 7000e 0 1410 0 0 13 1 b2x_addr
2 4373 37 271 70016 4b 2 4371 4372
2 4374 1 272 16001c 1 1004 0 0 3 1 bank_st
2 4375 1 272 70012 0 1410 0 0 3 1 next_bank_st
2 4376 37 272 7001c 4b 6 4374 4375
2 4377 0 276 10006 1 21004 0 0 3 16 0 0
2 4378 1 274 c0012 4f 1006 0 0 3 1 bank_st
2 4379 2d 276 0 4b 104e 4377 4378 1 18 0 1 1 1 0 0
2 4380 0 318 10006 1 21008 0 0 3 16 1 0
2 4381 2d 318 0 1 1006 4380 4378 1 18 0 1 1 0 0 0
2 4382 0 327 10006 1 21008 0 0 3 16 2 0
2 4383 2d 327 0 1 1006 4382 4378 1 18 0 1 1 0 0 0
2 4384 0 336 10006 1 21008 0 0 3 16 3 0
2 4385 2d 336 0 1 1006 4384 4378 1 18 0 1 1 0 0 0
2 4386 0 348 8000d 1 21008 0 0 3 16 4 0
2 4387 2d 348 0 1 1006 4386 4378 1 18 0 1 1 0 0 0
2 4388 3d 348 110015 0 5002 0 0 1 18 0 1 0 0 0 0 $u21
2 4389 3d 336 a000e 0 5002 0 0 1 18 0 1 0 0 0 0 $u20
2 4390 3d 327 a000e 0 5002 0 0 1 18 0 1 0 0 0 0 $u19
2 4391 3d 318 a000e 0 5002 0 0 1 18 0 1 0 0 0 0 $u18
2 4392 3d 276 a000e 4a 5002 0 0 1 18 0 1 0 0 0 0 $u9
4 4361 300 7 11 4364 4364 4361
4 4364 301 7 0 4367 4367 4361
4 4367 302 7 0 4370 4370 4361
4 4370 303 7 0 4373 4373 4361
4 4373 304 7 0 4376 4376 4361
4 4376 305 7 0 4379 4379 4361
4 4379 309 0 0 4392 4381 4361
4 4392 309 10 0 0 0 4361
4 4381 351 0 0 4391 4383 4361
4 4391 351 10 0 0 0 4361
4 4383 360 0 0 4390 4385 4361
4 4390 360 10 0 0 0 4361
4 4385 369 0 0 4389 4387 4361
4 4389 369 10 0 0 0 4361
4 4387 381 0 0 4388 0 4361
4 4388 381 17 0 0 0 4361
3 1 sdrc_bank_fsm.$u8.$u9 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8.$u9" 0 ../rtl/core/sdrc_bank_fsm.v 0 316 1
2 4393 0 277 d0010 1 21004 0 0 1 16 0 0
2 4394 0 277 50008 1 21004 0 0 1 16 0 0
2 4395 11 277 50010 1 1048 4393 4394 1 18 0 1 0 1 0 0
2 4396 39 277 20011 4a a 4395 0
2 4397 3d 291 b000f 0 5002 0 0 1 18 0 1 0 0 0 0 $u14
2 4398 3d 277 130017 4a 5002 0 0 1 18 0 1 0 0 0 0 $u10
4 4396 310 2 11 4398 4397 4396
4 4398 310 19 0 0 0 4396
4 4397 324 11 0 0 0 4396
3 1 sdrc_bank_fsm.$u8.$u9.$u10 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8.$u9.$u10" 0 ../rtl/core/sdrc_bank_fsm.v 0 291 1
2 4399 1 278 130019 1 1004 0 0 1 1 r2b_req
2 4400 1b 278 120012 1 1008 4399 0 1 18 0 1 0 1 0 0
2 4401 39 278 e001a 4a a 4400 0
2 4402 1 281 17001e 0 1010 0 0 1 1 page_hit
2 4403 39 281 13001f 0 22 4402 0
2 4404 3d 286 130017 0 5002 0 0 1 18 0 1 0 0 0 0 $u13
2 4405 3d 281 210025 0 5002 0 0 1 18 0 1 0 0 0 0 $u12
2 4406 3d 278 1c0020 4a 5002 0 0 1 18 0 1 0 0 0 0 $u11
4 4401 311 14 11 4406 4403 4401
4 4406 311 28 0 0 0 4401
4 4403 314 19 0 4405 4404 4401
4 4405 314 33 0 0 0 4401
4 4404 319 19 0 0 0 4401
3 1 sdrc_bank_fsm.$u8.$u9.$u10.$u11 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8.$u9.$u10.$u11" 0 ../rtl/core/sdrc_bank_fsm.v 0 280 1
2 4407 0 279 200025 1 21004 0 0 3 16 0 0
2 4408 1 279 11001c 0 1410 0 0 3 1 next_bank_st
2 4409 37 279 110025 4a 6 4407 4408
4 4409 312 17 11 0 0 4409
3 1 sdrc_bank_fsm.$u8.$u9.$u10.$u12 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8.$u9.$u10.$u12" 0 ../rtl/core/sdrc_bank_fsm.v 0 285 1
2 4410 0 282 1b001e 0 21010 0 0 1 16 1 0
2 4411 1 282 110017 0 1410 0 0 1 1 b2r_ack
2 4412 37 282 11001e 0 32 4410 4411
2 4413 0 283 330037 0 21010 0 0 2 16 2 0
2 4414 0 283 2b002f 0 21010 0 0 2 16 3 0
2 4415 1a 283 1d002f 0 1030 4413 4414 2 18 0 3 0 0 0 0
2 4416 1 283 1e0026 0 201010 0 0 1 1 r2b_write
2 4417 19 283 1d0037 0 1030 4415 4416 2 18 0 3 0 0 0 0
2 4418 1 283 110019 0 1400 0 0 2 1 b2x_cmd_t
2 4419 37 283 110037 0 22 4417 4418
2 4420 0 284 200025 0 21010 0 0 3 16 3 0
2 4421 1 284 11001c 0 1410 0 0 3 1 next_bank_st
2 4422 37 284 110025 0 32 4420 4421
4 4412 315 17 11 4419 4419 4412
4 4419 316 17 0 4422 4422 4412
4 4422 317 17 0 0 0 4412
3 1 sdrc_bank_fsm.$u8.$u9.$u10.$u13 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8.$u9.$u10.$u13" 0 ../rtl/core/sdrc_bank_fsm.v 0 290 1
2 4423 0 287 1b001e 0 21010 0 0 1 16 1 0
2 4424 1 287 110017 0 1410 0 0 1 1 b2r_ack
2 4425 37 287 11001e 0 32 4423 4424
2 4426 0 288 1d0021 0 21010 0 0 2 16 0 0
2 4427 1 288 110019 0 1400 0 0 2 1 b2x_cmd_t
2 4428 37 288 110021 0 22 4426 4427
2 4429 0 289 200025 0 21010 0 0 3 16 1 0
2 4430 1 289 11001c 0 1410 0 0 3 1 next_bank_st
2 4431 37 289 110025 0 32 4429 4430
4 4425 320 17 11 4428 4428 4425
4 4428 321 17 0 4431 4431 4425
4 4431 322 17 0 0 0 4425
3 1 sdrc_bank_fsm.$u8.$u9.$u14 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8.$u9.$u14" 0 ../rtl/core/sdrc_bank_fsm.v 0 315 1
2 4432 1 292 130019 0 1010 0 0 1 1 r2b_req
2 4433 1b 292 120012 0 1020 4432 0 1 18 0 1 0 0 0 0
2 4434 39 292 e001a 0 22 4433 0
2 4435 1 300 17001e 0 1010 0 0 1 1 page_hit
2 4436 39 300 13001f 0 22 4435 0
2 4437 3d 308 130017 0 5002 0 0 1 18 0 1 0 0 0 0 $u17
2 4438 3d 300 210025 0 5002 0 0 1 18 0 1 0 0 0 0 $u16
2 4439 3d 292 1c0020 0 5002 0 0 1 18 0 1 0 0 0 0 $u15
4 4434 325 14 11 4439 4436 4434
4 4439 325 28 0 0 0 4434
4 4436 333 19 0 4438 4437 4434
4 4438 333 33 0 0 0 4434
4 4437 341 19 0 0 0 4434
3 1 sdrc_bank_fsm.$u8.$u9.$u14.$u15 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8.$u9.$u14.$u15" 0 ../rtl/core/sdrc_bank_fsm.v 0 299 1
2 4440 0 293 310034 0 21010 0 0 1 16 0 0
2 4441 1 293 18002d 0 1410 0 0 1 1 bank_prech_page_closed
2 4442 37 293 180034 0 32 4440 4441
2 4443 0 294 1b001e 0 21010 0 0 1 16 0 0
2 4444 1 294 110017 0 1410 0 0 1 1 b2x_req
2 4445 37 294 11001e 0 32 4443 4444
2 4446 0 295 1d0020 0 21010 0 0 2 16 0 3
2 4447 1 295 110019 0 1400 0 0 2 1 b2x_cmd_t
2 4448 37 295 110020 0 22 4446 4447
2 4449 0 296 1b001e 0 21010 0 0 1 16 0 0
2 4450 1 296 110017 0 1410 0 0 1 1 b2r_ack
2 4451 37 296 11001e 0 32 4449 4450
2 4452 0 297 1c0020 0 21010 0 0 13 16 0 1fff
2 4453 1 297 110018 0 1410 0 0 13 1 b2x_addr
2 4454 37 297 110020 0 32 4452 4453
2 4455 0 298 200025 0 21010 0 0 3 16 0 0
2 4456 1 298 11001c 0 1410 0 0 3 1 next_bank_st
2 4457 37 298 110025 0 32 4455 4456
4 4442 326 24 11 4445 4445 4442
4 4445 327 17 0 4448 4448 4442
4 4448 328 17 0 4451 4451 4442
4 4451 329 17 0 4454 4454 4442
4 4454 330 17 0 4457 4457 4442
4 4457 331 17 0 0 0 4442
3 1 sdrc_bank_fsm.$u8.$u9.$u14.$u16 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8.$u9.$u14.$u16" 0 ../rtl/core/sdrc_bank_fsm.v 0 307 1
2 4458 1 302 27002e 0 1010 0 0 1 1 xfr_ok_t
2 4459 1 302 1a0023 0 1010 0 0 1 1 x2b_rdok_t
2 4460 8 302 1a002e 0 1030 4458 4459 1 18 0 1 0 0 0 0
2 4461 1 301 36003d 0 1010 0 0 1 1 xfr_ok_t
2 4462 1 301 290032 0 1010 0 0 1 1 x2b_wrok_t
2 4463 8 301 29003d 0 1030 4461 4462 1 18 0 1 0 0 0 0
2 4464 1a 301 1b003d 0 1030 4460 4463 1 18 0 1 0 0 0 0
2 4465 1 301 1c0024 0 201010 0 0 1 1 r2b_write
2 4466 19 301 1b002e 0 1030 4464 4465 1 18 0 1 0 0 0 0
2 4467 1 301 110017 0 1410 0 0 1 1 b2x_req
2 4468 37 301 11002e 0 32 4466 4467
2 4469 0 303 330037 0 21010 0 0 2 16 2 0
2 4470 0 303 2b002f 0 21010 0 0 2 16 3 0
2 4471 1a 303 1d002f 0 1030 4469 4470 2 18 0 3 0 0 0 0
2 4472 1 303 1e0026 0 201010 0 0 1 1 r2b_write
2 4473 19 303 1d0037 0 1030 4471 4472 2 18 0 3 0 0 0 0
2 4474 1 303 110019 0 1400 0 0 2 1 b2x_cmd_t
2 4475 37 303 110037 0 22 4473 4474
2 4476 0 304 1b001e 0 21010 0 0 1 16 1 0
2 4477 1 304 110017 0 1410 0 0 1 1 b2r_ack
2 4478 37 304 11001e 0 32 4476 4477
2 4479 1 305 1c0024 0 1010 0 0 13 1 r2b_caddr
2 4480 1 305 110018 0 1410 0 0 13 1 b2x_addr
2 4481 37 305 110024 0 32 4479 4480
2 4482 0 306 35003a 0 21010 0 0 3 16 3 0
2 4483 0 306 2c0031 0 21010 0 0 3 16 0 0
2 4484 1a 306 200031 0 1030 4482 4483 3 18 0 7 0 0 0 0
2 4485 1 306 210027 0 201010 0 0 1 1 x2b_ack
2 4486 19 306 20003a 0 1030 4484 4485 3 18 0 7 0 0 0 0
2 4487 1 306 11001c 0 1410 0 0 3 1 next_bank_st
2 4488 37 306 11003a 0 32 4486 4487
4 4468 334 17 11 4475 4475 4468
4 4475 336 17 0 4478 4478 4468
4 4478 337 17 0 4481 4481 4468
4 4481 338 17 0 4488 4488 4468
4 4488 339 17 0 0 0 4468
3 1 sdrc_bank_fsm.$u8.$u9.$u14.$u17 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8.$u9.$u14.$u17" 0 ../rtl/core/sdrc_bank_fsm.v 0 314 1
2 4489 1 309 250030 0 1010 0 0 1 1 x2b_pre_ok_t
2 4490 1 309 1b0021 0 1010 0 0 1 1 tras_ok
2 4491 8 309 1b0030 0 1030 4489 4490 1 18 0 1 0 0 0 0
2 4492 1 309 110017 0 1410 0 0 1 1 b2x_req
2 4493 37 309 110030 0 32 4491 4492
2 4494 0 310 1d0021 0 21010 0 0 2 16 0 0
2 4495 1 310 110019 0 1400 0 0 2 1 b2x_cmd_t
2 4496 37 310 110021 0 22 4494 4495
2 4497 0 311 1b001e 0 21010 0 0 1 16 1 0
2 4498 1 311 110017 0 1410 0 0 1 1 b2r_ack
2 4499 37 311 11001e 0 32 4497 4498
2 4500 0 312 28002e 0 61010 0 0 13 16 bff 0
2 4501 1 312 1c0024 0 1010 0 0 13 1 r2b_raddr
2 4502 8 312 1c002e 0 1030 4500 4501 13 18 0 1fff 0 0 0 0
2 4503 1 312 110018 0 1410 0 0 13 1 b2x_addr
2 4504 37 312 11002e 0 32 4502 4503
2 4505 0 313 510056 0 21010 0 0 3 16 1 0
2 4506 0 313 48004d 0 21010 0 0 3 16 2 0
2 4507 1a 313 3c004d 0 1030 4505 4506 3 18 0 7 0 0 0 0
2 4508 1 313 3d0043 0 201010 0 0 1 1 x2b_ack
2 4509 19 313 3c0056 0 1030 4507 4508 3 18 0 7 0 0 0 0
2 4510 0 313 330038 0 21010 0 0 3 16 1 0
2 4511 1a 313 200038 0 1030 4509 4510 3 18 0 7 0 0 0 0
2 4512 1 313 21002e 0 201010 0 0 1 1 l_sdr_dma_last
2 4513 19 313 200056 0 1030 4511 4512 3 18 0 7 0 0 0 0
2 4514 1 313 11001c 0 1410 0 0 3 1 next_bank_st
2 4515 37 313 110056 0 32 4513 4514
4 4493 342 17 11 4496 4496 4493
4 4496 343 17 0 4499 4499 4493
4 4499 344 17 0 4504 4504 4493
4 4504 345 17 0 4515 4515 4493
4 4515 346 17 0 0 0 4493
3 1 sdrc_bank_fsm.$u8.$u18 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8.$u18" 0 ../rtl/core/sdrc_bank_fsm.v 0 325 1
2 4516 1 319 180023 0 1010 0 0 1 1 x2b_pre_ok_t
2 4517 1 319 e0014 0 1010 0 0 1 1 tras_ok
2 4518 8 319 e0023 0 1030 4516 4517 1 18 0 1 0 0 0 0
2 4519 1 319 4000a 0 1410 0 0 1 1 b2x_req
2 4520 37 319 40023 0 32 4518 4519
2 4521 0 320 100014 0 21010 0 0 2 16 0 0
2 4522 1 320 4000c 0 1400 0 0 2 1 b2x_cmd_t
2 4523 37 320 40014 0 22 4521 4522
2 4524 0 321 e0011 0 21010 0 0 1 16 0 0
2 4525 1 321 4000a 0 1410 0 0 1 1 b2r_ack
2 4526 37 321 40011 0 32 4524 4525
2 4527 0 322 19001f 0 61010 0 0 13 16 bff 0
2 4528 1 322 f0015 0 1010 0 0 13 1 l_raddr
2 4529 8 322 f001f 0 1030 4527 4528 13 18 0 1fff 0 0 0 0
2 4530 1 322 4000b 0 1410 0 0 13 1 b2x_addr
2 4531 37 322 4001f 0 32 4529 4530
2 4532 0 323 240027 0 21010 0 0 1 16 0 0
2 4533 1 323 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 4534 37 323 b0027 0 32 4532 4533
2 4535 0 324 28002d 0 21010 0 0 3 16 1 0
2 4536 0 324 1f0024 0 21010 0 0 3 16 2 0
2 4537 1a 324 130024 0 1030 4535 4536 3 18 0 7 0 0 0 0
2 4538 1 324 14001a 0 201010 0 0 1 1 x2b_ack
2 4539 19 324 13002d 0 1030 4537 4538 3 18 0 7 0 0 0 0
2 4540 1 324 4000f 0 1410 0 0 3 1 next_bank_st
2 4541 37 324 4002d 0 32 4539 4540
4 4520 352 4 11 4523 4523 4520
4 4523 353 4 0 4526 4526 4520
4 4526 354 4 0 4531 4531 4520
4 4531 355 4 0 4534 4534 4520
4 4534 356 11 0 4541 4541 4520
4 4541 357 4 0 0 0 4520
3 1 sdrc_bank_fsm.$u8.$u19 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8.$u19" 0 ../rtl/core/sdrc_bank_fsm.v 0 334 1
2 4542 1 328 1a0025 0 1010 0 0 1 1 x2b_act_ok_t
2 4543 1 328 e0016 0 1010 0 0 1 1 timer0_tc
2 4544 8 328 e0025 0 1030 4542 4543 1 18 0 1 0 0 0 0
2 4545 1 328 4000a 0 1410 0 0 1 1 b2x_req
2 4546 37 328 40025 0 32 4544 4545
2 4547 0 329 100014 0 21010 0 0 2 16 1 0
2 4548 1 329 4000c 0 1400 0 0 2 1 b2x_cmd_t
2 4549 37 329 40014 0 22 4547 4548
2 4550 0 330 e0011 0 21010 0 0 1 16 0 0
2 4551 1 330 4000a 0 1410 0 0 1 1 b2r_ack
2 4552 37 330 40011 0 32 4550 4551
2 4553 1 331 f0015 0 1010 0 0 13 1 l_raddr
2 4554 1 331 4000b 0 1410 0 0 13 1 b2x_addr
2 4555 37 331 40015 0 32 4553 4554
2 4556 0 332 240027 0 21010 0 0 1 16 0 0
2 4557 1 332 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 4558 37 332 b0027 0 32 4556 4557
2 4559 0 333 28002d 0 21010 0 0 3 16 2 0
2 4560 0 333 1f0024 0 21010 0 0 3 16 3 0
2 4561 1a 333 130024 0 1030 4559 4560 3 18 0 7 0 0 0 0
2 4562 1 333 14001a 0 201010 0 0 1 1 x2b_ack
2 4563 19 333 13002d 0 1030 4561 4562 3 18 0 7 0 0 0 0
2 4564 1 333 4000f 0 1410 0 0 3 1 next_bank_st
2 4565 37 333 4002d 0 32 4563 4564
4 4546 361 4 11 4549 4549 4546
4 4549 362 4 0 4552 4552 4546
4 4552 363 4 0 4555 4555 4546
4 4555 364 4 0 4558 4558 4546
4 4558 365 11 0 4565 4565 4546
4 4565 366 4 0 0 0 4546
3 1 sdrc_bank_fsm.$u8.$u20 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8.$u20" 0 ../rtl/core/sdrc_bank_fsm.v 0 346 1
2 4566 1 338 200027 0 1010 0 0 1 1 xfr_ok_t
2 4567 1 338 13001c 0 1010 0 0 1 1 x2b_rdok_t
2 4568 1 338 7000f 0 1010 0 0 1 1 timer0_tc
2 4569 8 338 7001c 0 1030 4567 4568 1 18 0 1 0 0 0 0
2 4570 8 338 70027 0 1030 4566 4569 1 18 0 1 0 0 0 0
2 4571 1 337 33003a 0 1010 0 0 1 1 xfr_ok_t
2 4572 1 337 26002f 0 1010 0 0 1 1 x2b_wrok_t
2 4573 1 337 1a0022 0 1010 0 0 1 1 timer0_tc
2 4574 8 337 1a002f 0 1030 4572 4573 1 18 0 1 0 0 0 0
2 4575 8 337 1a003a 0 1030 4571 4574 1 18 0 1 0 0 0 0
2 4576 1a 337 e003a 0 1030 4570 4575 1 18 0 1 0 0 0 0
2 4577 1 337 f0015 0 201010 0 0 1 1 l_write
2 4578 19 337 e0027 0 1030 4576 4577 1 18 0 1 0 0 0 0
2 4579 1 337 4000a 0 1410 0 0 1 1 b2x_req
2 4580 37 337 40027 0 32 4578 4579
2 4581 0 339 240028 0 21010 0 0 2 16 2 0
2 4582 0 339 1c0020 0 21010 0 0 2 16 3 0
2 4583 1a 339 100020 0 1030 4581 4582 2 18 0 3 0 0 0 0
2 4584 1 339 110017 0 201010 0 0 1 1 l_write
2 4585 19 339 100028 0 1030 4583 4584 2 18 0 3 0 0 0 0
2 4586 1 339 4000c 0 1400 0 0 2 1 b2x_cmd_t
2 4587 37 339 40028 0 22 4585 4586
2 4588 0 340 e0011 0 21010 0 0 1 16 0 0
2 4589 1 340 4000a 0 1410 0 0 1 1 b2r_ack
2 4590 37 340 40011 0 32 4588 4589
2 4591 1 341 f0015 0 1010 0 0 13 1 l_caddr
2 4592 1 341 4000b 0 1410 0 0 13 1 b2x_addr
2 4593 37 341 40015 0 32 4591 4592
2 4594 0 342 240027 0 21010 0 0 1 16 0 0
2 4595 1 342 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 4596 37 342 b0027 0 32 4594 4595
2 4597 0 345 1a001f 0 21010 0 0 3 16 3 0
2 4598 0 345 110016 0 21010 0 0 3 16 0 0
2 4599 1a 345 50016 0 1030 4597 4598 3 18 0 7 0 0 0 0
2 4600 1 345 6000c 0 201010 0 0 1 1 x2b_ack
2 4601 19 345 5001f 0 1030 4599 4600 3 18 0 7 0 0 0 0
2 4602 0 344 37003c 0 21010 0 0 3 16 4 0
2 4603 1a 344 1a003c 0 1030 4601 4602 3 18 0 7 0 0 0 0
2 4604 1 344 250032 0 1010 0 0 1 1 l_sdr_dma_last
2 4605 1 344 1b0021 0 1010 0 0 1 1 x2b_ack
2 4606 8 344 1b0032 0 201030 4604 4605 1 18 0 1 0 0 0 0
2 4607 19 344 1a001f 0 1030 4603 4606 3 18 0 7 0 0 0 0
2 4608 0 343 230028 0 21010 0 0 3 16 2 0
2 4609 1a 343 130028 0 1030 4607 4608 3 18 0 7 0 0 0 0
2 4610 1 343 14001e 0 201010 0 0 1 1 x2b_refresh
2 4611 19 343 13001f 0 1030 4609 4610 3 18 0 7 0 0 0 0
2 4612 1 343 4000f 0 1410 0 0 3 1 next_bank_st
2 4613 37 343 4001f 0 32 4611 4612
4 4580 370 4 11 4587 4587 4580
4 4587 372 4 0 4590 4590 4580
4 4590 373 4 0 4593 4593 4580
4 4593 374 4 0 4596 4596 4580
4 4596 375 11 0 4613 4613 4580
4 4613 376 4 0 0 0 4580
3 1 sdrc_bank_fsm.$u8.$u21 "tb.dut.u_sdrc_core.u_bank_ctl.bank1_fsm.$u8.$u21" 0 ../rtl/core/sdrc_bank_fsm.v 0 355 1
2 4614 1 349 180023 0 1010 0 0 1 1 x2b_pre_ok_t
2 4615 1 349 e0014 0 1010 0 0 1 1 tras_ok
2 4616 8 349 e0023 0 1030 4614 4615 1 18 0 1 0 0 0 0
2 4617 1 349 4000a 0 1410 0 0 1 1 b2x_req
2 4618 37 349 40023 0 32 4616 4617
2 4619 0 350 100014 0 21010 0 0 2 16 0 0
2 4620 1 350 4000c 0 1400 0 0 2 1 b2x_cmd_t
2 4621 37 350 40014 0 22 4619 4620
2 4622 0 351 e0011 0 21010 0 0 1 16 0 0
2 4623 1 351 4000a 0 1410 0 0 1 1 b2r_ack
2 4624 37 351 40011 0 32 4622 4623
2 4625 0 352 19001f 0 61010 0 0 13 16 bff 0
2 4626 1 352 f0015 0 1010 0 0 13 1 l_raddr
2 4627 8 352 f001f 0 1030 4625 4626 13 18 0 1fff 0 0 0 0
2 4628 1 352 4000b 0 1410 0 0 13 1 b2x_addr
2 4629 37 352 4001f 0 32 4627 4628
2 4630 0 353 240027 0 21010 0 0 1 16 1 0
2 4631 1 353 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 4632 37 353 b0027 0 32 4630 4631
2 4633 0 354 28002d 0 21010 0 0 3 16 4 0
2 4634 0 354 1f0024 0 21010 0 0 3 16 0 0
2 4635 1a 354 130024 0 1030 4633 4634 3 18 0 7 0 0 0 0
2 4636 1 354 14001a 0 201010 0 0 1 1 x2b_ack
2 4637 19 354 13002d 0 1030 4635 4636 3 18 0 7 0 0 0 0
2 4638 1 354 4000f 0 1410 0 0 3 1 next_bank_st
2 4639 37 354 4002d 0 32 4637 4638
4 4618 382 4 11 4621 4621 4618
4 4621 383 4 0 4624 4624 4618
4 4624 384 4 0 4629 4629 4618
4 4629 385 4 0 4632 4632 4618
4 4632 386 11 0 4639 4639 4618
4 4639 387 4 0 0 0 4618
3 0 sdrc_bank_fsm "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm" 0 ../rtl/core/sdrc_bank_fsm.v 49 371 1
2 4640 1 162 150017 607 100c 0 0 1 1 clk
2 4641 27 162 d0017 90b 100a 4640 0 1 18 0 1 0 0 0 0
2 4642 1 163 b0011 4 100c 0 0 1 1 reset_n
2 4643 1b 163 a000a 4 100c 4642 0 1 18 0 1 1 1 0 0
2 4644 39 163 60012 303 e 4643 0
2 4645 3d 173 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 4646 3d 163 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 4647 1 184 36003d 18 100c 0 0 1 1 x2b_wrok
2 4648 1 184 290032 17 100c 0 0 1 1 x2b_wrok_r
2 4649 1a 184 180032 2d 13cc 4647 4648 1 18 0 1 1 1 0 0
2 4650 0 184 210024 1 21004 0 0 1 16 0 0
2 4651 0 184 19001c 1 21004 0 0 1 16 0 0
2 4652 11 184 190024 1 201048 4650 4651 1 18 0 1 0 1 0 0
2 4653 19 184 18003d 2d 100c 4649 4652 1 18 0 1 1 1 0 0
2 4654 1 184 70010 0 1410 0 0 1 1 x2b_wrok_t
2 4655 36 184 7003d 18 e 4653 4654
2 4656 1 185 340039 2 1004 0 0 1 1 xfr_ok
2 4657 1 185 290030 1 1004 0 0 1 1 xfr_ok_r
2 4658 1a 185 180030 3 1044 4656 4657 1 18 0 1 1 0 0 0
2 4659 0 185 210024 1 21004 0 0 1 16 0 0
2 4660 0 185 19001c 1 21004 0 0 1 16 0 0
2 4661 11 185 190024 1 201048 4659 4660 1 18 0 1 0 1 0 0
2 4662 19 185 180039 3 1004 4658 4661 1 18 0 1 1 0 0 0
2 4663 1 185 7000e 0 1410 0 0 1 1 xfr_ok_t
2 4664 36 185 70039 2 6 4662 4663
2 4665 1 186 36003d 18 100c 0 0 1 1 x2b_rdok
2 4666 1 186 290032 17 100c 0 0 1 1 x2b_rdok_r
2 4667 1a 186 180032 2d 13cc 4665 4666 1 18 0 1 1 1 0 0
2 4668 0 186 210024 1 21004 0 0 1 16 0 0
2 4669 0 186 19001c 1 21004 0 0 1 16 0 0
2 4670 11 186 190024 1 201048 4668 4669 1 18 0 1 0 1 0 0
2 4671 19 186 18003d 2d 100c 4667 4670 1 18 0 1 1 1 0 0
2 4672 1 186 70010 0 1410 0 0 1 1 x2b_rdok_t
2 4673 36 186 7003d 18 e 4671 4672
2 4674 1 187 35003d 0 1000 0 0 2 1 b2x_cmd_t
2 4675 1 187 290031 4 1004 0 0 2 1 b2x_cmd_r
2 4676 1a 187 180031 5 1004 4674 4675 2 18 0 3 3 0 0 0
2 4677 0 187 210024 1 21004 0 0 1 16 0 0
2 4678 0 187 19001c 1 21004 0 0 1 16 0 0
2 4679 11 187 190024 1 201048 4677 4678 1 18 0 1 0 1 0 0
2 4680 19 187 18003d 5 1004 4676 4679 2 18 0 3 3 0 0 0
2 4681 1 187 c0012 0 1410 0 0 2 1 b2x_cmd
2 4682 36 187 c003d 5 6 4680 4681
2 4683 1 188 370041 2 1008 0 0 1 1 timer0_tc_t
2 4684 1 188 290033 4 100c 0 0 2 1 timer0_tc_r
2 4685 1a 188 180033 6 128c 4683 4684 2 18 0 3 3 1 0 0
2 4686 0 188 210024 1 21004 0 0 1 16 0 0
2 4687 0 188 19001c 1 21004 0 0 1 16 0 0
2 4688 11 188 190024 1 201048 4686 4687 1 18 0 1 0 1 0 0
2 4689 19 188 180041 6 100c 4685 4688 1 18 0 1 1 1 0 0
2 4690 1 188 7000f 0 1410 0 0 1 1 timer0_tc
2 4691 36 188 70041 5 e 4689 4690
2 4692 1 189 350044 2 1008 0 0 1 1 tras_ok_internal
2 4693 1 189 290031 4 100c 0 0 2 1 tras_ok_r
2 4694 1a 189 180031 6 128c 4692 4693 2 18 0 3 3 1 0 0
2 4695 0 189 210024 1 21004 0 0 1 16 0 0
2 4696 0 189 19001c 1 21004 0 0 1 16 0 0
2 4697 11 189 190024 1 201048 4695 4696 1 18 0 1 0 1 0 0
2 4698 19 189 180044 6 100c 4694 4697 1 18 0 1 1 1 0 0
2 4699 1 189 9000f 0 1410 0 0 1 1 tras_ok
2 4700 35 189 90044 5 e 4698 4699
2 4701 1 190 380041 13 100c 0 0 1 1 x2b_pre_ok
2 4702 1 190 290034 15 100c 0 0 2 1 x2b_pre_ok_r
2 4703 1a 190 180034 20 13cc 4701 4702 2 18 0 3 3 1 0 0
2 4704 0 190 210024 1 21004 0 0 1 16 0 0
2 4705 0 190 19001c 1 21004 0 0 1 16 0 0
2 4706 11 190 190024 1 201048 4704 4705 1 18 0 1 0 1 0 0
2 4707 19 190 180041 20 100c 4703 4706 1 18 0 1 1 1 0 0
2 4708 1 190 70012 0 1410 0 0 1 1 x2b_pre_ok_t
2 4709 36 190 70041 16 e 4707 4708
2 4710 1 191 380041 4 100c 0 0 1 1 x2b_act_ok
2 4711 1 191 290034 6 100c 0 0 2 1 x2b_act_ok_r
2 4712 1a 191 180034 a 13cc 4710 4711 2 18 0 3 3 1 0 0
2 4713 0 191 210024 1 21004 0 0 1 16 0 0
2 4714 0 191 19001c 1 21004 0 0 1 16 0 0
2 4715 11 191 190024 1 201048 4713 4714 1 18 0 1 0 1 0 0
2 4716 19 191 180041 a 100c 4712 4715 1 18 0 1 1 1 0 0
2 4717 1 191 70012 0 1410 0 0 1 1 x2b_act_ok_t
2 4718 36 191 70041 7 e 4716 4717
2 4719 1 196 150017 607 100c 0 0 1 1 clk
2 4720 27 196 d0017 90b 100a 4719 0 1 18 0 1 0 0 0 0
2 4721 1 197 b0011 4 100c 0 0 1 1 reset_n
2 4722 1b 197 a000a 4 100c 4721 0 1 18 0 1 1 1 0 0
2 4723 39 197 60012 303 e 4722 0
2 4724 3d 204 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 4725 3d 197 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 4726 1 220 150017 607 100c 0 0 1 1 clk
2 4727 27 220 d0017 90b 100a 4726 0 1 18 0 1 0 0 0 0
2 4728 3d 220 1a001e 303 5002 0 0 1 18 0 1 0 0 0 0 $u4
2 4729 1 251 1f0027 1 1004 0 0 4 1 tras_cntr
2 4730 21 251 1d001e 1 1008 4729 0 1 18 0 1 0 1 0 0
2 4731 1 251 a0019 0 1410 0 0 1 1 tras_ok_internal
2 4732 35 251 a0027 2 a 4730 4731
2 4733 1 253 2f0035 2 1004 0 0 1 1 x2b_ack
2 4734 0 253 26002a 1 21008 0 0 2 16 1 0
2 4735 1 253 1b0021 5 1004 0 0 2 1 b2x_cmd
2 4736 11 253 1b002a 6 201084 4734 4735 1 18 0 1 1 0 0 0
2 4737 8 253 1a0035 6 1044 4733 4736 1 18 0 1 1 1 0 0
2 4738 1 253 a0016 0 1410 0 0 1 1 activate_bank
2 4739 35 253 a0035 2 6 4737 4738
2 4740 0 255 3c003f 1 21004 0 0 1 16 0 0
2 4741 1 255 2f0038 1 1004 0 0 1 1 bank_valid
2 4742 1a 255 150038 4 1040 4740 4741 1 18 0 1 0 0 0 0
2 4743 1 255 23002a 1 1000 0 0 13 1 bank_row
2 4744 1 255 16001e 2 1008 0 0 13 1 r2b_raddr
2 4745 11 255 16002a 2 201000 4743 4744 1 18 0 1 0 0 0 0
2 4746 19 255 15003f 4 1000 4742 4745 1 18 0 1 0 0 0 0
2 4747 1 255 a0011 0 1410 0 0 1 1 page_hit
2 4748 35 255 a003f 1 2 4746 4747
2 4749 1 257 1a001f 1 1004 0 0 4 1 timer0
2 4750 21 257 180019 1 1008 4749 0 1 18 0 1 0 1 0 0
2 4751 1 257 a0014 0 1410 0 0 1 1 timer0_tc_t
2 4752 35 257 a001f 2 a 4750 4751
2 4753 0 259 320035 1 21004 0 0 1 16 0 0
2 4754 1 259 28002e 2 1004 0 0 1 1 x2b_ack
2 4755 1a 259 13002e 6 1044 4753 4754 1 18 0 1 1 0 0 0
2 4756 0 259 1f0023 1 21004 0 0 2 16 0 0
2 4757 1 259 14001a 5 1004 0 0 2 1 b2x_cmd
2 4758 11 259 140023 6 201048 4756 4757 1 18 0 1 0 1 0 0
2 4759 19 259 130035 6 1004 4755 4758 1 18 0 1 1 0 0 0
2 4760 1 259 a000f 0 1410 0 0 1 1 ld_trp
2 4761 35 259 a0035 5 6 4759 4760
2 4762 0 261 330036 1 21004 0 0 1 16 0 0
2 4763 1 261 29002f 2 1004 0 0 1 1 x2b_ack
2 4764 1a 261 14002f 6 1044 4762 4763 1 18 0 1 1 0 0 0
2 4765 0 261 200024 1 21008 0 0 2 16 1 0
2 4766 1 261 15001b 5 1004 0 0 2 1 b2x_cmd
2 4767 11 261 150024 6 201084 4765 4766 1 18 0 1 1 0 0 0
2 4768 19 261 140036 6 1004 4764 4767 1 18 0 1 1 0 0 0
2 4769 1 261 a0010 0 1410 0 0 1 1 ld_trcd
2 4770 35 261 a0036 5 6 4768 4769
2 4771 1 0 0 22 100c 0 0 1 1 x2b_refresh
2 4772 29 0 0 22 1008 4771 0 1 18 0 1 0 0 0 0
2 4773 1 0 0 1 1004 0 0 13 1 l_caddr
2 4774 29 0 0 1 1008 4773 0 1 18 0 1 0 0 0 0
2 4775 1 0 0 1 1004 0 0 1 1 l_write
2 4776 29 0 0 1 1008 4775 0 1 18 0 1 0 0 0 0
2 4777 1 0 0 5 100c 0 0 1 1 timer0_tc
2 4778 29 0 0 5 1008 4777 0 1 18 0 1 0 0 0 0
2 4779 1 0 0 7 100c 0 0 1 1 x2b_act_ok_t
2 4780 29 0 0 7 1008 4779 0 1 18 0 1 0 0 0 0
2 4781 1 0 0 1 1004 0 0 13 1 l_raddr
2 4782 29 0 0 1 1008 4781 0 1 18 0 1 0 0 0 0
2 4783 1 0 0 1 1004 0 0 1 1 l_sdr_dma_last
2 4784 29 0 0 1 1008 4783 0 1 18 0 1 0 0 0 0
2 4785 1 0 0 2 1008 0 0 13 1 r2b_raddr
2 4786 29 0 0 2 1008 4785 0 1 18 0 1 0 0 0 0
2 4787 1 0 0 5 100c 0 0 1 1 tras_ok
2 4788 29 0 0 5 1008 4787 0 1 18 0 1 0 0 0 0
2 4789 1 0 0 16 100c 0 0 1 1 x2b_pre_ok_t
2 4790 29 0 0 16 1008 4789 0 1 18 0 1 0 0 0 0
2 4791 1 0 0 2 1004 0 0 1 1 x2b_ack
2 4792 29 0 0 2 1008 4791 0 1 18 0 1 0 0 0 0
2 4793 1 0 0 13 1008 0 0 13 1 r2b_caddr
2 4794 29 0 0 13 1008 4793 0 1 18 0 1 0 0 0 0
2 4795 1 0 0 18 100c 0 0 1 1 x2b_wrok_t
2 4796 29 0 0 18 1008 4795 0 1 18 0 1 0 0 0 0
2 4797 1 0 0 18 100c 0 0 1 1 x2b_rdok_t
2 4798 29 0 0 18 1008 4797 0 1 18 0 1 0 0 0 0
2 4799 1 0 0 2 1004 0 0 1 1 xfr_ok_t
2 4800 29 0 0 2 1008 4799 0 1 18 0 1 0 0 0 0
2 4801 1 0 0 2 1008 0 0 1 1 r2b_write
2 4802 29 0 0 2 1008 4801 0 1 18 0 1 0 0 0 0
2 4803 1 0 0 2 1004 0 0 1 1 page_hit
2 4804 29 0 0 2 1008 4803 0 1 18 0 1 0 0 0 0
2 4805 1 0 0 1 1004 0 0 1 1 r2b_req
2 4806 29 0 0 1 1008 4805 0 1 18 0 1 0 0 0 0
2 4807 1 0 0 1 1004 0 0 3 1 bank_st
2 4808 29 0 0 1 1008 4807 0 1 18 0 1 0 0 0 0
2 4809 2b 0 0 2 1008 4806 4808 1 18 0 1 0 0 0 0
2 4810 2b 0 0 2 1008 4804 4809 1 18 0 1 0 0 0 0
2 4811 2b 0 0 3 1008 4802 4810 1 18 0 1 0 0 0 0
2 4812 2b 0 0 3 1008 4800 4811 1 18 0 1 0 0 0 0
2 4813 2b 0 0 19 1008 4798 4812 1 18 0 1 0 0 0 0
2 4814 2b 0 0 19 1008 4796 4813 1 18 0 1 0 0 0 0
2 4815 2b 0 0 20 1008 4794 4814 1 18 0 1 0 0 0 0
2 4816 2b 0 0 20 1008 4792 4815 1 18 0 1 0 0 0 0
2 4817 2b 0 0 29 1008 4790 4816 1 18 0 1 0 0 0 0
2 4818 2b 0 0 29 1008 4788 4817 1 18 0 1 0 0 0 0
2 4819 2b 0 0 29 1008 4786 4818 1 18 0 1 0 0 0 0
2 4820 2b 0 0 29 1008 4784 4819 1 18 0 1 0 0 0 0
2 4821 2b 0 0 29 1008 4782 4820 1 18 0 1 0 0 0 0
2 4822 2b 0 0 2b 1008 4780 4821 1 18 0 1 0 0 0 0
2 4823 2b 0 0 2b 1008 4778 4822 1 18 0 1 0 0 0 0
2 4824 2b 0 0 2b 1008 4776 4823 1 18 0 1 0 0 0 0
2 4825 2b 0 0 2b 1008 4774 4824 1 18 0 1 0 0 0 0
2 4826 2b 0 0 4b 1008 4772 4825 1 18 0 1 0 0 0 0
2 4827 45 265 a000e 97 100a 4826 0 1 18 0 1 0 0 0 0
2 4828 3d 265 100014 4b 5002 0 0 1 18 0 1 0 0 0 0 $u8
2 4829 1 361 38003e 1 1004 0 0 1 1 l_start
2 4830 1 361 2c0034 16 100c 0 0 1 1 r2b_start
2 4831 1a 361 160034 18 114c 4829 4830 1 18 0 1 1 1 0 0
2 4832 0 361 220027 1 21004 0 0 3 16 0 0
2 4833 1 361 17001d 1 1004 0 0 3 1 bank_st
2 4834 11 361 170027 2 201048 4832 4833 1 18 0 1 0 1 0 0
2 4835 19 361 16003e 18 100c 4831 4834 1 18 0 1 1 1 0 0
2 4836 1 361 a0012 0 1410 0 0 1 1 b2x_start
2 4837 35 361 a003e 16 e 4835 4836
2 4838 1 363 36003b 1 1004 0 0 1 1 l_last
2 4839 1 363 2b0032 16 100c 0 0 1 1 r2b_last
2 4840 1a 363 150032 18 114c 4838 4839 1 18 0 1 1 1 0 0
2 4841 0 363 210026 1 21004 0 0 3 16 0 0
2 4842 1 363 16001c 1 1004 0 0 3 1 bank_st
2 4843 11 363 160026 2 201048 4841 4842 1 18 0 1 0 1 0 0
2 4844 19 363 15003b 18 100c 4840 4843 1 18 0 1 1 1 0 0
2 4845 1 363 a0011 0 1410 0 0 1 1 b2x_last
2 4846 35 363 a003b 16 e 4844 4845
2 4847 1 365 360039 1 1004 0 0 4 1 l_id
2 4848 1 365 290032 2 1004 0 0 4 1 r2b_req_id
2 4849 1a 365 130032 4 1044 4847 4848 4 18 0 f f 0 0 0
2 4850 0 365 1f0024 1 21004 0 0 3 16 0 0
2 4851 1 365 14001a 1 1004 0 0 3 1 bank_st
2 4852 11 365 140024 2 201048 4850 4851 1 18 0 1 0 1 0 0
2 4853 19 365 130039 4 1004 4849 4852 4 18 0 f f 0 0 0
2 4854 1 365 a000f 0 1410 0 0 4 1 b2x_id
2 4855 35 365 a0039 2 6 4853 4854
2 4856 1 367 340038 1 1004 0 0 6 1 l_len
2 4857 1 367 2a0030 16 100c 0 0 6 1 r2b_len
2 4858 1a 367 140030 18 114c 4856 4857 6 18 0 3f 3f 4 0 0
2 4859 0 367 200025 1 21004 0 0 3 16 0 0
2 4860 1 367 15001b 1 1004 0 0 3 1 bank_st
2 4861 11 367 150025 2 201048 4859 4860 1 18 0 1 0 1 0 0
2 4862 19 367 140038 18 100c 4858 4861 6 18 0 3f 3f 4 0 0
2 4863 1 367 a0010 0 1410 0 0 6 1 b2x_len
2 4864 35 367 a0038 16 e 4862 4863
2 4865 1 369 36003b 1 1004 0 0 1 1 l_wrap
2 4866 1 369 2b0032 2 1004 0 0 1 1 r2b_wrap
2 4867 1a 369 150032 4 1044 4865 4866 1 18 0 1 1 0 0 0
2 4868 0 369 210026 1 21004 0 0 3 16 0 0
2 4869 1 369 16001c 1 1004 0 0 3 1 bank_st
2 4870 11 369 160026 2 201048 4868 4869 1 18 0 1 0 1 0 0
2 4871 19 369 15003b 4 1004 4867 4870 1 18 0 1 1 0 0 0
2 4872 1 369 a0011 0 1410 0 0 1 1 b2x_wrap
2 4873 35 369 a003b 2 6 4871 4872
1 clk 692 97 20 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 693 97 25 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_req 694 100 c 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_start 695 100 15 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_last 696 100 20 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_write 697 101 4 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_wrap 698 101 f 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_req_id 699 102 12 1 0 3 0 4 17 f f 0 0 0 0
1 r2b_raddr 700 103 12 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 r2b_caddr 701 104 12 1 0 12 0 13 17 1fff 1fff 0 2c 1c 0
1 r2b_len 702 105 12 1 0 5 0 6 17 3f 3f 0 4 4 0
1 b2r_ack 703 106 102000d 1 0 0 0 1 17 1 1 0 0 0 0
1 sdr_dma_last 704 107 20 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_req 705 110 102000d 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_start 706 110 20016 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_last 707 110 20021 1 0 0 0 1 17 1 1 0 1 1 0
1 tras_ok 708 111 20004 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_wrap 709 111 2000d 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_id 710 112 20013 1 0 3 0 4 17 f f 0 0 0 0
1 b2x_addr 711 113 1020013 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 b2x_len 712 114 20013 1 0 5 0 6 17 3f 3f 0 4 4 0
1 b2x_cmd 713 115 20012 1 0 1 0 2 17 3 3 0 0 0 0
1 x2b_ack 714 116 c 1 0 0 0 1 17 1 1 0 0 0 0
1 x2b_refresh 715 119 c 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_act_ok 716 119 19 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_rdok 717 119 25 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_wrok 718 120 4 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_pre_ok 719 120 e 1 0 0 0 1 17 1 1 0 1 1 0
1 xfr_ok 720 120 1a 1 0 0 0 1 17 1 1 0 0 0 0
1 tras_delay 721 122 12 1 0 3 0 4 17 f f 0 4 0 0
1 trp_delay 722 122 1e 1 0 3 0 4 17 f f 0 2 0 0
1 trcd_delay 723 122 29 1 0 3 0 4 17 f f 0 2 0 0
1 bank_row 724 124 20014 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 bank_st 725 135 70010 1 0 2 0 3 17 0 7 0 0 0 0
1 next_bank_st 726 135 1070019 1 0 2 0 3 17 0 7 0 0 0 0
1 l_start 727 137 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 l_last 728 137 70014 1 0 0 0 1 17 0 1 0 0 0 0
1 l_id 729 140 70010 1 0 3 0 4 17 0 f 0 0 0 0
1 l_len 730 142 70010 1 0 5 0 6 17 0 3f 0 0 0 0
1 b2x_cmd_t 731 144 1070010 1 0 1 0 2 17 0 3 0 0 0 0
1 bank_valid 732 145 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 tras_cntr 733 147 70010 1 0 3 0 4 17 0 f 0 0 0 0
1 timer0 734 147 7001b 1 0 3 0 4 17 0 f 0 0 0 0
1 l_wrap 735 148 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 l_write 736 148 70013 1 0 0 0 1 17 0 1 0 0 0 0
1 l_raddr 737 150 70011 1 0 12 0 13 17 0 1fff 0 0 0 0
1 l_caddr 738 151 70011 1 0 12 0 13 17 0 1fff 0 0 0 0
1 l_sdr_dma_last 739 152 70020 1 0 0 0 1 17 0 1 0 0 0 0
1 bank_prech_page_closed 740 153 1070020 1 0 0 0 1 17 0 1 0 0 0 0
1 tras_ok_internal 741 155 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 activate_bank 742 155 60027 1 0 0 0 1 17 1 1 0 0 0 0
1 page_hit 743 157 6000b 1 0 0 0 1 17 1 1 0 0 0 0
1 timer0_tc_t 744 157 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 ld_trp 745 157 60022 1 0 0 0 1 17 1 1 0 0 0 0
1 ld_trcd 746 157 6002a 1 0 0 0 1 17 1 1 0 0 0 0
1 x2b_wrok_r 747 160 70007 1 0 0 0 1 17 0 1 0 1 1 0
1 xfr_ok_r 748 160 70013 1 0 0 0 1 17 0 1 0 0 0 0
1 x2b_rdok_r 749 160 7001e 1 0 0 0 1 17 0 1 0 1 1 0
1 b2x_cmd_r 750 161 7000d 1 0 1 0 2 17 0 3 0 0 0 0
1 timer0_tc_r 751 161 70017 1 0 1 0 2 17 0 3 0 1 1 0
1 tras_ok_r 752 161 70023 1 0 1 0 2 17 0 3 0 1 1 0
1 x2b_pre_ok_r 753 161 7002d 1 0 1 0 2 17 0 3 0 1 1 0
1 x2b_act_ok_r 754 161 7003a 1 0 1 0 2 17 0 3 0 1 1 0
1 x2b_wrok_t 755 184 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 xfr_ok_t 756 185 60007 1 0 0 0 1 17 1 1 0 0 0 0
1 x2b_rdok_t 757 186 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 timer0_tc 758 188 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_pre_ok_t 759 190 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_act_ok_t 760 191 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 SDR_DW 761 0 c0000 1 0 31 0 32 17 10 0 0 0 0 0
1 SDR_BW 762 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 4641 195 13 1 4644 0 4641
4 4644 196 6 0 4646 4645 4641
4 4646 196 20 6 4641 0 4641
4 4645 206 11 6 4641 0 4641
4 4655 217 7 f 4655 4655 4655
4 4664 218 7 f 4664 4664 4664
4 4673 219 7 f 4673 4673 4673
4 4682 220 12 f 4682 4682 4682
4 4691 221 7 f 4691 4691 4691
4 4700 222 9 f 4700 4700 4700
4 4709 223 7 f 4709 4709 4709
4 4718 224 7 f 4718 4718 4718
4 4720 229 13 1 4723 0 4720
4 4723 230 6 0 4725 4724 4720
4 4725 230 20 6 4720 0 4720
4 4724 237 11 6 4720 0 4720
4 4727 253 13 1 4728 0 4727
4 4728 253 26 6 4727 0 4727
4 4732 284 10 f 4732 4732 4732
4 4739 286 10 f 4739 4739 4739
4 4748 288 10 f 4748 4748 4748
4 4752 290 10 f 4752 4752 4752
4 4761 292 10 f 4761 4761 4761
4 4770 294 10 f 4770 4770 4770
4 4827 298 10 1 4828 0 4827
4 4828 298 16 6 4827 0 4827
4 4837 394 10 f 4837 4837 4837
4 4846 396 10 f 4846 4846 4846
4 4855 398 10 f 4855 4855 4855
4 4864 400 10 f 4864 4864 4864
4 4873 402 10 f 4873 4873 4873
3 1 sdrc_bank_fsm.$u0 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u0" 0 ../rtl/core/sdrc_bank_fsm.v 0 172 1
2 4874 0 164 100013 1 21004 0 0 1 16 0 0
2 4875 1 164 2000b 0 1410 0 0 1 1 x2b_wrok_r
2 4876 38 164 20013 1f5 16 4874 4875
2 4877 0 165 100013 1 21004 0 0 1 16 0 0
2 4878 1 165 20009 0 1410 0 0 1 1 xfr_ok_r
2 4879 38 165 20013 1f5 6 4877 4878
2 4880 0 166 100013 1 21004 0 0 1 16 0 0
2 4881 1 166 2000b 0 1410 0 0 1 1 x2b_rdok_r
2 4882 38 166 20013 1f5 16 4880 4881
2 4883 0 167 100013 1 21004 0 0 2 16 0 0
2 4884 1 167 2000a 0 1410 0 0 2 1 b2x_cmd_r
2 4885 38 167 20013 1f5 16 4883 4884
2 4886 0 168 120015 1 21004 0 0 1 16 0 0
2 4887 1 168 2000c 0 1410 0 0 2 1 timer0_tc_r
2 4888 38 168 20015 1f5 16 4886 4887
2 4889 0 169 120015 1 21004 0 0 1 16 0 0
2 4890 1 169 2000a 0 1410 0 0 2 1 tras_ok_r
2 4891 38 169 20015 1f5 16 4889 4890
2 4892 0 170 120015 1 21004 0 0 1 16 0 0
2 4893 1 170 2000d 0 1410 0 0 2 1 x2b_pre_ok_r
2 4894 38 170 20015 1f5 16 4892 4893
2 4895 0 171 120015 1 21004 0 0 1 16 0 0
2 4896 1 171 2000d 0 1410 0 0 2 1 x2b_act_ok_r
2 4897 38 171 20015 1f5 16 4895 4896
4 4876 197 2 11 4879 4879 4876
4 4879 198 2 0 4882 4882 4876
4 4882 199 2 0 4885 4885 4876
4 4885 200 2 0 4888 4888 4876
4 4888 201 2 0 4891 4891 4876
4 4891 202 2 0 4894 4894 4876
4 4894 203 2 0 4897 4897 4876
4 4897 204 2 0 0 0 4876
3 1 sdrc_bank_fsm.$u1 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u1" 0 ../rtl/core/sdrc_bank_fsm.v 0 182 1
2 4898 1 174 100017 15 100c 0 0 1 1 x2b_wrok
2 4899 1 174 2000b 0 1410 0 0 1 1 x2b_wrok_r
2 4900 38 174 20017 10e e 4898 4899
2 4901 1 175 100015 1 1004 0 0 1 1 xfr_ok
2 4902 1 175 20009 0 1410 0 0 1 1 xfr_ok_r
2 4903 38 175 20015 10e 6 4901 4902
2 4904 1 176 100017 15 100c 0 0 1 1 x2b_rdok
2 4905 1 176 2000b 0 1410 0 0 1 1 x2b_rdok_r
2 4906 38 176 20017 10e e 4904 4905
2 4907 1 177 100018 0 1000 0 0 2 1 b2x_cmd_t
2 4908 1 177 2000a 0 1410 0 0 2 1 b2x_cmd_r
2 4909 38 177 20018 10e 2 4907 4908
2 4910 1 178 2d0037 1 1008 0 0 1 1 timer0_tc_t
2 4911 0 178 260029 1 21004 0 0 1 16 0 0
2 4912 1a 178 110029 1 1088 4910 4911 1 18 0 1 0 1 0 0
2 4913 1 178 1b0021 1 1004 0 0 1 1 ld_trcd
2 4914 1 178 120017 1 1004 0 0 1 1 ld_trp
2 4915 9 178 120021 1 201044 4913 4914 1 18 0 1 0 0 1 0
2 4916 19 178 110037 1 1008 4912 4915 2 18 0 3 2 1 0 0
2 4917 1 178 2000c 0 1410 0 0 2 1 timer0_tc_r
2 4918 38 178 20037 10e a 4916 4917
2 4919 1 179 110020 1 1008 0 0 1 1 tras_ok_internal
2 4920 1 179 2000a 0 1410 0 0 2 1 tras_ok_r
2 4921 38 179 20020 10e a 4919 4920
2 4922 1 180 13001c 12 100c 0 0 1 1 x2b_pre_ok
2 4923 1 180 2000d 0 1410 0 0 2 1 x2b_pre_ok_r
2 4924 38 180 2001c 10e e 4922 4923
2 4925 1 181 13001c 3 100c 0 0 1 1 x2b_act_ok
2 4926 1 181 2000d 0 1410 0 0 2 1 x2b_act_ok_r
2 4927 38 181 2001c 10e e 4925 4926
4 4900 207 2 11 4903 4903 4900
4 4903 208 2 0 4906 4906 4900
4 4906 209 2 0 4909 4909 4900
4 4909 210 2 0 4918 4918 4900
4 4918 211 2 0 4921 4921 4900
4 4921 212 2 0 4924 4924 4900
4 4924 213 2 0 4927 4927 4900
4 4927 214 2 0 0 0 4900
3 1 sdrc_bank_fsm.$u2 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u2" 0 ../rtl/core/sdrc_bank_fsm.v 0 202 1
2 4928 0 198 100013 1 21004 0 0 1 16 0 0
2 4929 1 198 2000b 0 1410 0 0 1 1 bank_valid
2 4930 38 198 20013 1f5 6 4928 4929
2 4931 0 199 f0012 1 21004 0 0 4 16 0 0
2 4932 1 199 2000a 0 1410 0 0 4 1 tras_cntr
2 4933 38 199 20012 1f5 6 4931 4932
2 4934 0 200 c000f 1 21004 0 0 4 16 0 0
2 4935 1 200 20007 0 1410 0 0 4 1 timer0
2 4936 38 200 2000f 1f5 6 4934 4935
2 4937 0 201 d0012 1 21004 0 0 3 16 0 0
2 4938 1 201 20008 0 1410 0 0 3 1 bank_st
2 4939 38 201 20012 1f5 6 4937 4938
4 4930 231 2 11 4933 4933 4930
4 4933 232 2 0 4936 4936 4930
4 4936 233 2 0 4939 4939 4930
4 4939 234 2 0 0 0 4930
3 1 sdrc_bank_fsm.$u3 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u3" 0 ../rtl/core/sdrc_bank_fsm.v 0 218 1
2 4940 1 207 22002b 1 1004 0 0 1 1 bank_valid
2 4941 0 207 1b001e 1 21008 0 0 1 16 1 0
2 4942 1a 207 9001e 1 1104 4940 4941 1 18 0 1 1 0 0 0
2 4943 1 207 a0016 1 201004 0 0 1 1 activate_bank
2 4944 19 207 9002b 1 1004 4942 4943 1 18 0 1 1 0 0 0
2 4945 0 206 3a003d 1 21004 0 0 1 16 0 0
2 4946 1a 206 10003d 21 1044 4944 4945 1 18 0 1 1 0 0 0
2 4947 1 206 200035 1 1004 0 0 1 1 bank_prech_page_closed
2 4948 1 206 11001b 21 100c 0 0 1 1 x2b_refresh
2 4949 17 206 110035 21 20114c 4947 4948 1 18 0 1 1 0 1 0
2 4950 19 206 10002b 21 1004 4946 4949 1 18 0 1 1 0 0 0
2 4951 1 206 2000b 0 1410 0 0 1 1 bank_valid
2 4952 38 206 2002b 10e 6 4950 4951
2 4953 0 210 310034 1 21004 0 0 4 16 0 0
2 4954 0 210 2a002d 1 21008 0 0 4 16 1 0
2 4955 1 210 1e0026 1 1004 0 0 4 1 tras_cntr
2 4956 7 210 1e002d 1 1088 4954 4955 4 18 0 f e 1 0 0
2 4957 1a 210 8002d 1 1104 4953 4956 4 18 0 f f 0 0 0
2 4958 1 210 a0019 1 1008 0 0 1 1 tras_ok_internal
2 4959 1b 210 90009 1 201004 4958 0 1 18 0 1 1 0 0 0
2 4960 19 210 80034 1 1004 4957 4959 4 18 0 f f 0 0 0
2 4961 1 209 21002a 1 1008 0 0 4 1 tras_delay
2 4962 1a 209 f002a 1 1104 4960 4961 4 18 0 f f 0 0 0
2 4963 1 209 10001c 1 201004 0 0 1 1 activate_bank
2 4964 19 209 f0034 1 1004 4962 4963 4 18 0 f f 0 0 0
2 4965 1 209 2000a 0 1410 0 0 4 1 tras_cntr
2 4966 38 209 20034 10e 6 4964 4965
2 4967 1 214 27002c 1 1004 0 0 4 1 timer0
2 4968 0 214 200023 1 21008 0 0 4 16 1 0
2 4969 1 214 17001c 1 1004 0 0 4 1 timer0
2 4970 7 214 170023 1 1088 4968 4969 4 18 0 f e 1 0 0
2 4971 1a 214 50023 1 1104 4967 4970 4 18 0 f f 0 0 0
2 4972 0 214 100012 1 61004 0 0 32 16 0 0
2 4973 1 214 6000b 1 1004 0 0 4 1 timer0
2 4974 15 214 60012 1 201044 4972 4973 1 18 0 1 1 0 0 0
2 4975 19 214 5002c 1 1004 4971 4974 4 18 0 f f 0 0 0
2 4976 1 213 11001a 1 1008 0 0 4 1 trcd_delay
2 4977 1a 213 5001a 1 1104 4975 4976 4 18 0 f f 0 0 0
2 4978 1 213 6000c 1 201004 0 0 1 1 ld_trcd
2 4979 19 213 5002c 1 1004 4977 4978 4 18 0 f f 0 0 0
2 4980 1 212 17001f 1 1008 0 0 4 1 trp_delay
2 4981 1a 212 c001f 1 1104 4979 4980 4 18 0 f f 0 0 0
2 4982 1 212 d0012 1 201004 0 0 1 1 ld_trp
2 4983 19 212 c002c 1 1004 4981 4982 4 18 0 f f 0 0 0
2 4984 1 212 20007 0 1410 0 0 4 1 timer0
2 4985 38 212 2002c 10e 6 4983 4984
2 4986 1 216 d0018 1 1004 0 0 3 1 next_bank_st
2 4987 1 216 20008 0 1410 0 0 3 1 bank_st
2 4988 38 216 20018 10e 6 4986 4987
4 4952 239 2 11 4966 4966 4952
4 4966 242 2 0 4985 4985 4952
4 4985 245 2 0 4988 4988 4952
4 4988 249 2 0 0 0 4952
3 1 sdrc_bank_fsm.$u4 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u4" 0 ../rtl/core/sdrc_bank_fsm.v 0 249 1
2 4989 1 222 33003a 1 1000 0 0 13 1 bank_row
2 4990 1 222 28002f 1 1000 0 0 13 1 b2x_addr
2 4991 1a 222 12002f 1 1000 4989 4990 13 18 0 1fff 0 0 0 0
2 4992 0 222 1e0023 1 21008 0 0 3 16 2 0
2 4993 1 222 130019 1 1004 0 0 3 1 bank_st
2 4994 11 222 130023 1 201084 4992 4993 1 18 0 1 1 0 0 0
2 4995 19 222 12003a 1 1000 4991 4994 13 18 0 1fff 0 0 0 0
2 4996 1 222 6000d 0 1410 0 0 13 1 bank_row
2 4997 38 222 6003a 303 2 4995 4996
2 4998 1 224 b0011 4 100c 0 0 1 1 reset_n
2 4999 1b 224 a000a 4 100c 4998 0 1 18 0 1 1 1 0 0
2 5000 39 224 60012 303 e 4999 0
2 5001 3d 235 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u6
2 5002 3d 224 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u5
4 4997 255 6 11 5000 5000 4997
4 5000 257 6 0 5002 5001 4997
4 5002 257 20 0 0 0 4997
4 5001 268 11 0 0 0 4997
3 1 sdrc_bank_fsm.$u4.$u5 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u4.$u5" 0 ../rtl/core/sdrc_bank_fsm.v 0 234 1
2 5003 0 225 d0010 1 21004 0 0 1 16 0 0
2 5004 1 225 20008 0 1410 0 0 1 1 l_start
2 5005 38 225 20010 1f5 6 5003 5004
2 5006 0 226 c000f 1 21004 0 0 1 16 0 0
2 5007 1 226 20007 0 1410 0 0 1 1 l_last
2 5008 38 226 2000f 1f5 6 5006 5007
2 5009 0 227 a000d 1 21004 0 0 1 16 0 0
2 5010 1 227 20005 0 1410 0 0 4 1 l_id
2 5011 38 227 2000d 1f5 6 5009 5010
2 5012 0 228 b000e 1 21004 0 0 1 16 0 0
2 5013 1 228 20006 0 1410 0 0 6 1 l_len
2 5014 38 228 2000e 1f5 6 5012 5013
2 5015 0 229 c000f 1 21004 0 0 1 16 0 0
2 5016 1 229 20007 0 1410 0 0 1 1 l_wrap
2 5017 38 229 2000f 1f5 6 5015 5016
2 5018 0 230 d0010 1 21004 0 0 1 16 0 0
2 5019 1 230 20008 0 1410 0 0 1 1 l_write
2 5020 38 230 20010 1f5 6 5018 5019
2 5021 0 231 d0010 1 21004 0 0 1 16 0 0
2 5022 1 231 20008 0 1410 0 0 13 1 l_raddr
2 5023 38 231 20010 1f5 6 5021 5022
2 5024 0 232 d0010 1 21004 0 0 1 16 0 0
2 5025 1 232 20008 0 1410 0 0 13 1 l_caddr
2 5026 38 232 20010 1f5 6 5024 5025
2 5027 0 233 1b001e 1 21004 0 0 1 16 0 0
2 5028 1 233 90016 0 1410 0 0 1 1 l_sdr_dma_last
2 5029 38 233 9001e 1f5 6 5027 5028
4 5005 258 2 11 5008 5008 5005
4 5008 259 2 0 5011 5011 5005
4 5011 260 2 0 5014 5014 5005
4 5014 261 2 0 5017 5017 5005
4 5017 262 2 0 5020 5020 5005
4 5020 263 2 0 5023 5023 5005
4 5023 264 2 0 5026 5026 5005
4 5026 265 2 0 5029 5029 5005
4 5029 266 9 0 0 0 5005
3 1 sdrc_bank_fsm.$u4.$u6 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u4.$u6" 0 ../rtl/core/sdrc_bank_fsm.v 0 247 1
2 5030 1 236 c0012 1 1004 0 0 1 1 b2r_ack
2 5031 39 236 80013 10e 6 5030 0
2 5032 3d 236 150019 0 5002 0 0 1 18 0 1 0 0 0 0 $u7
4 5031 269 8 11 5032 0 5031
4 5032 269 21 0 0 0 5031
3 1 sdrc_bank_fsm.$u4.$u6.$u7 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u4.$u6.$u7" 0 ../rtl/core/sdrc_bank_fsm.v 0 246 1
2 5033 1 237 110019 0 1010 0 0 1 1 r2b_start
2 5034 1 237 6000c 0 1410 0 0 1 1 l_start
2 5035 38 237 60019 0 32 5033 5034
2 5036 1 238 100017 0 1010 0 0 1 1 r2b_last
2 5037 1 238 6000b 0 1410 0 0 1 1 l_last
2 5038 38 238 60017 0 32 5036 5037
2 5039 1 239 e0017 0 1010 0 0 4 1 r2b_req_id
2 5040 1 239 60009 0 1410 0 0 4 1 l_id
2 5041 38 239 60017 0 32 5039 5040
2 5042 1 240 f0015 0 1010 0 0 6 1 r2b_len
2 5043 1 240 6000a 0 1410 0 0 6 1 l_len
2 5044 38 240 60015 0 32 5042 5043
2 5045 1 241 100017 0 1010 0 0 1 1 r2b_wrap
2 5046 1 241 6000b 0 1410 0 0 1 1 l_wrap
2 5047 38 241 60017 0 32 5045 5046
2 5048 1 242 110019 0 1010 0 0 1 1 r2b_write
2 5049 1 242 6000c 0 1410 0 0 1 1 l_write
2 5050 38 242 60019 0 32 5048 5049
2 5051 1 243 110019 0 1010 0 0 13 1 r2b_raddr
2 5052 1 243 6000c 0 1410 0 0 13 1 l_raddr
2 5053 38 243 60019 0 32 5051 5052
2 5054 1 244 110019 0 1010 0 0 13 1 r2b_caddr
2 5055 1 244 6000c 0 1410 0 0 13 1 l_caddr
2 5056 38 244 60019 0 32 5054 5055
2 5057 1 245 1d0028 0 1010 0 0 1 1 sdr_dma_last
2 5058 1 245 b0018 0 1410 0 0 1 1 l_sdr_dma_last
2 5059 38 245 b0028 0 32 5057 5058
4 5035 270 6 11 5038 5038 5035
4 5038 271 6 0 5041 5041 5035
4 5041 272 6 0 5044 5044 5035
4 5044 273 6 0 5047 5047 5035
4 5047 274 6 0 5050 5050 5035
4 5050 275 6 0 5053 5053 5035
4 5053 276 6 0 5056 5056 5035
4 5056 277 6 0 5059 5059 5035
4 5059 278 11 0 0 0 5035
3 1 sdrc_bank_fsm.$u8 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8" 0 ../rtl/core/sdrc_bank_fsm.v 0 359 1
2 5060 0 267 200023 1 21004 0 0 1 16 0 0
2 5061 1 267 7001c 0 1410 0 0 1 1 bank_prech_page_closed
2 5062 37 267 70023 4b 6 5060 5061
2 5063 0 268 110014 1 21004 0 0 1 16 0 0
2 5064 1 268 7000d 0 1410 0 0 1 1 b2x_req
2 5065 37 268 70014 4b 6 5063 5064
2 5066 0 269 130016 1 21000 0 0 2 16 0 3
2 5067 1 269 7000f 0 1400 0 0 2 1 b2x_cmd_t
2 5068 37 269 70016 4b 2 5066 5067
2 5069 0 270 110014 1 21004 0 0 1 16 0 0
2 5070 1 270 7000d 0 1410 0 0 1 1 b2r_ack
2 5071 37 270 70014 4b 6 5069 5070
2 5072 0 271 120016 1 21000 0 0 13 16 0 1fff
2 5073 1 271 7000e 0 1410 0 0 13 1 b2x_addr
2 5074 37 271 70016 4b 2 5072 5073
2 5075 1 272 16001c 1 1004 0 0 3 1 bank_st
2 5076 1 272 70012 0 1410 0 0 3 1 next_bank_st
2 5077 37 272 7001c 4b 6 5075 5076
2 5078 0 276 10006 1 21004 0 0 3 16 0 0
2 5079 1 274 c0012 4f 1006 0 0 3 1 bank_st
2 5080 2d 276 0 4b 104e 5078 5079 1 18 0 1 1 1 0 0
2 5081 0 318 10006 1 21008 0 0 3 16 1 0
2 5082 2d 318 0 1 1006 5081 5079 1 18 0 1 1 0 0 0
2 5083 0 327 10006 1 21008 0 0 3 16 2 0
2 5084 2d 327 0 1 1006 5083 5079 1 18 0 1 1 0 0 0
2 5085 0 336 10006 1 21008 0 0 3 16 3 0
2 5086 2d 336 0 1 1006 5085 5079 1 18 0 1 1 0 0 0
2 5087 0 348 8000d 1 21008 0 0 3 16 4 0
2 5088 2d 348 0 1 1006 5087 5079 1 18 0 1 1 0 0 0
2 5089 3d 348 110015 0 5002 0 0 1 18 0 1 0 0 0 0 $u21
2 5090 3d 336 a000e 0 5002 0 0 1 18 0 1 0 0 0 0 $u20
2 5091 3d 327 a000e 0 5002 0 0 1 18 0 1 0 0 0 0 $u19
2 5092 3d 318 a000e 0 5002 0 0 1 18 0 1 0 0 0 0 $u18
2 5093 3d 276 a000e 4a 5002 0 0 1 18 0 1 0 0 0 0 $u9
4 5062 300 7 11 5065 5065 5062
4 5065 301 7 0 5068 5068 5062
4 5068 302 7 0 5071 5071 5062
4 5071 303 7 0 5074 5074 5062
4 5074 304 7 0 5077 5077 5062
4 5077 305 7 0 5080 5080 5062
4 5080 309 0 0 5093 5082 5062
4 5093 309 10 0 0 0 5062
4 5082 351 0 0 5092 5084 5062
4 5092 351 10 0 0 0 5062
4 5084 360 0 0 5091 5086 5062
4 5091 360 10 0 0 0 5062
4 5086 369 0 0 5090 5088 5062
4 5090 369 10 0 0 0 5062
4 5088 381 0 0 5089 0 5062
4 5089 381 17 0 0 0 5062
3 1 sdrc_bank_fsm.$u8.$u9 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8.$u9" 0 ../rtl/core/sdrc_bank_fsm.v 0 316 1
2 5094 0 277 d0010 1 21004 0 0 1 16 0 0
2 5095 0 277 50008 1 21004 0 0 1 16 0 0
2 5096 11 277 50010 1 1048 5094 5095 1 18 0 1 0 1 0 0
2 5097 39 277 20011 4a a 5096 0
2 5098 3d 291 b000f 0 5002 0 0 1 18 0 1 0 0 0 0 $u14
2 5099 3d 277 130017 4a 5002 0 0 1 18 0 1 0 0 0 0 $u10
4 5097 310 2 11 5099 5098 5097
4 5099 310 19 0 0 0 5097
4 5098 324 11 0 0 0 5097
3 1 sdrc_bank_fsm.$u8.$u9.$u10 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8.$u9.$u10" 0 ../rtl/core/sdrc_bank_fsm.v 0 291 1
2 5100 1 278 130019 1 1004 0 0 1 1 r2b_req
2 5101 1b 278 120012 1 1008 5100 0 1 18 0 1 0 1 0 0
2 5102 39 278 e001a 4a a 5101 0
2 5103 1 281 17001e 0 1010 0 0 1 1 page_hit
2 5104 39 281 13001f 0 22 5103 0
2 5105 3d 286 130017 0 5002 0 0 1 18 0 1 0 0 0 0 $u13
2 5106 3d 281 210025 0 5002 0 0 1 18 0 1 0 0 0 0 $u12
2 5107 3d 278 1c0020 4a 5002 0 0 1 18 0 1 0 0 0 0 $u11
4 5102 311 14 11 5107 5104 5102
4 5107 311 28 0 0 0 5102
4 5104 314 19 0 5106 5105 5102
4 5106 314 33 0 0 0 5102
4 5105 319 19 0 0 0 5102
3 1 sdrc_bank_fsm.$u8.$u9.$u10.$u11 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8.$u9.$u10.$u11" 0 ../rtl/core/sdrc_bank_fsm.v 0 280 1
2 5108 0 279 200025 1 21004 0 0 3 16 0 0
2 5109 1 279 11001c 0 1410 0 0 3 1 next_bank_st
2 5110 37 279 110025 4a 6 5108 5109
4 5110 312 17 11 0 0 5110
3 1 sdrc_bank_fsm.$u8.$u9.$u10.$u12 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8.$u9.$u10.$u12" 0 ../rtl/core/sdrc_bank_fsm.v 0 285 1
2 5111 0 282 1b001e 0 21010 0 0 1 16 1 0
2 5112 1 282 110017 0 1410 0 0 1 1 b2r_ack
2 5113 37 282 11001e 0 32 5111 5112
2 5114 0 283 330037 0 21010 0 0 2 16 2 0
2 5115 0 283 2b002f 0 21010 0 0 2 16 3 0
2 5116 1a 283 1d002f 0 1030 5114 5115 2 18 0 3 0 0 0 0
2 5117 1 283 1e0026 0 201010 0 0 1 1 r2b_write
2 5118 19 283 1d0037 0 1030 5116 5117 2 18 0 3 0 0 0 0
2 5119 1 283 110019 0 1400 0 0 2 1 b2x_cmd_t
2 5120 37 283 110037 0 22 5118 5119
2 5121 0 284 200025 0 21010 0 0 3 16 3 0
2 5122 1 284 11001c 0 1410 0 0 3 1 next_bank_st
2 5123 37 284 110025 0 32 5121 5122
4 5113 315 17 11 5120 5120 5113
4 5120 316 17 0 5123 5123 5113
4 5123 317 17 0 0 0 5113
3 1 sdrc_bank_fsm.$u8.$u9.$u10.$u13 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8.$u9.$u10.$u13" 0 ../rtl/core/sdrc_bank_fsm.v 0 290 1
2 5124 0 287 1b001e 0 21010 0 0 1 16 1 0
2 5125 1 287 110017 0 1410 0 0 1 1 b2r_ack
2 5126 37 287 11001e 0 32 5124 5125
2 5127 0 288 1d0021 0 21010 0 0 2 16 0 0
2 5128 1 288 110019 0 1400 0 0 2 1 b2x_cmd_t
2 5129 37 288 110021 0 22 5127 5128
2 5130 0 289 200025 0 21010 0 0 3 16 1 0
2 5131 1 289 11001c 0 1410 0 0 3 1 next_bank_st
2 5132 37 289 110025 0 32 5130 5131
4 5126 320 17 11 5129 5129 5126
4 5129 321 17 0 5132 5132 5126
4 5132 322 17 0 0 0 5126
3 1 sdrc_bank_fsm.$u8.$u9.$u14 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8.$u9.$u14" 0 ../rtl/core/sdrc_bank_fsm.v 0 315 1
2 5133 1 292 130019 0 1010 0 0 1 1 r2b_req
2 5134 1b 292 120012 0 1020 5133 0 1 18 0 1 0 0 0 0
2 5135 39 292 e001a 0 22 5134 0
2 5136 1 300 17001e 0 1010 0 0 1 1 page_hit
2 5137 39 300 13001f 0 22 5136 0
2 5138 3d 308 130017 0 5002 0 0 1 18 0 1 0 0 0 0 $u17
2 5139 3d 300 210025 0 5002 0 0 1 18 0 1 0 0 0 0 $u16
2 5140 3d 292 1c0020 0 5002 0 0 1 18 0 1 0 0 0 0 $u15
4 5135 325 14 11 5140 5137 5135
4 5140 325 28 0 0 0 5135
4 5137 333 19 0 5139 5138 5135
4 5139 333 33 0 0 0 5135
4 5138 341 19 0 0 0 5135
3 1 sdrc_bank_fsm.$u8.$u9.$u14.$u15 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8.$u9.$u14.$u15" 0 ../rtl/core/sdrc_bank_fsm.v 0 299 1
2 5141 0 293 310034 0 21010 0 0 1 16 0 0
2 5142 1 293 18002d 0 1410 0 0 1 1 bank_prech_page_closed
2 5143 37 293 180034 0 32 5141 5142
2 5144 0 294 1b001e 0 21010 0 0 1 16 0 0
2 5145 1 294 110017 0 1410 0 0 1 1 b2x_req
2 5146 37 294 11001e 0 32 5144 5145
2 5147 0 295 1d0020 0 21010 0 0 2 16 0 3
2 5148 1 295 110019 0 1400 0 0 2 1 b2x_cmd_t
2 5149 37 295 110020 0 22 5147 5148
2 5150 0 296 1b001e 0 21010 0 0 1 16 0 0
2 5151 1 296 110017 0 1410 0 0 1 1 b2r_ack
2 5152 37 296 11001e 0 32 5150 5151
2 5153 0 297 1c0020 0 21010 0 0 13 16 0 1fff
2 5154 1 297 110018 0 1410 0 0 13 1 b2x_addr
2 5155 37 297 110020 0 32 5153 5154
2 5156 0 298 200025 0 21010 0 0 3 16 0 0
2 5157 1 298 11001c 0 1410 0 0 3 1 next_bank_st
2 5158 37 298 110025 0 32 5156 5157
4 5143 326 24 11 5146 5146 5143
4 5146 327 17 0 5149 5149 5143
4 5149 328 17 0 5152 5152 5143
4 5152 329 17 0 5155 5155 5143
4 5155 330 17 0 5158 5158 5143
4 5158 331 17 0 0 0 5143
3 1 sdrc_bank_fsm.$u8.$u9.$u14.$u16 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8.$u9.$u14.$u16" 0 ../rtl/core/sdrc_bank_fsm.v 0 307 1
2 5159 1 302 27002e 0 1010 0 0 1 1 xfr_ok_t
2 5160 1 302 1a0023 0 1010 0 0 1 1 x2b_rdok_t
2 5161 8 302 1a002e 0 1030 5159 5160 1 18 0 1 0 0 0 0
2 5162 1 301 36003d 0 1010 0 0 1 1 xfr_ok_t
2 5163 1 301 290032 0 1010 0 0 1 1 x2b_wrok_t
2 5164 8 301 29003d 0 1030 5162 5163 1 18 0 1 0 0 0 0
2 5165 1a 301 1b003d 0 1030 5161 5164 1 18 0 1 0 0 0 0
2 5166 1 301 1c0024 0 201010 0 0 1 1 r2b_write
2 5167 19 301 1b002e 0 1030 5165 5166 1 18 0 1 0 0 0 0
2 5168 1 301 110017 0 1410 0 0 1 1 b2x_req
2 5169 37 301 11002e 0 32 5167 5168
2 5170 0 303 330037 0 21010 0 0 2 16 2 0
2 5171 0 303 2b002f 0 21010 0 0 2 16 3 0
2 5172 1a 303 1d002f 0 1030 5170 5171 2 18 0 3 0 0 0 0
2 5173 1 303 1e0026 0 201010 0 0 1 1 r2b_write
2 5174 19 303 1d0037 0 1030 5172 5173 2 18 0 3 0 0 0 0
2 5175 1 303 110019 0 1400 0 0 2 1 b2x_cmd_t
2 5176 37 303 110037 0 22 5174 5175
2 5177 0 304 1b001e 0 21010 0 0 1 16 1 0
2 5178 1 304 110017 0 1410 0 0 1 1 b2r_ack
2 5179 37 304 11001e 0 32 5177 5178
2 5180 1 305 1c0024 0 1010 0 0 13 1 r2b_caddr
2 5181 1 305 110018 0 1410 0 0 13 1 b2x_addr
2 5182 37 305 110024 0 32 5180 5181
2 5183 0 306 35003a 0 21010 0 0 3 16 3 0
2 5184 0 306 2c0031 0 21010 0 0 3 16 0 0
2 5185 1a 306 200031 0 1030 5183 5184 3 18 0 7 0 0 0 0
2 5186 1 306 210027 0 201010 0 0 1 1 x2b_ack
2 5187 19 306 20003a 0 1030 5185 5186 3 18 0 7 0 0 0 0
2 5188 1 306 11001c 0 1410 0 0 3 1 next_bank_st
2 5189 37 306 11003a 0 32 5187 5188
4 5169 334 17 11 5176 5176 5169
4 5176 336 17 0 5179 5179 5169
4 5179 337 17 0 5182 5182 5169
4 5182 338 17 0 5189 5189 5169
4 5189 339 17 0 0 0 5169
3 1 sdrc_bank_fsm.$u8.$u9.$u14.$u17 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8.$u9.$u14.$u17" 0 ../rtl/core/sdrc_bank_fsm.v 0 314 1
2 5190 1 309 250030 0 1010 0 0 1 1 x2b_pre_ok_t
2 5191 1 309 1b0021 0 1010 0 0 1 1 tras_ok
2 5192 8 309 1b0030 0 1030 5190 5191 1 18 0 1 0 0 0 0
2 5193 1 309 110017 0 1410 0 0 1 1 b2x_req
2 5194 37 309 110030 0 32 5192 5193
2 5195 0 310 1d0021 0 21010 0 0 2 16 0 0
2 5196 1 310 110019 0 1400 0 0 2 1 b2x_cmd_t
2 5197 37 310 110021 0 22 5195 5196
2 5198 0 311 1b001e 0 21010 0 0 1 16 1 0
2 5199 1 311 110017 0 1410 0 0 1 1 b2r_ack
2 5200 37 311 11001e 0 32 5198 5199
2 5201 0 312 28002e 0 61010 0 0 13 16 bff 0
2 5202 1 312 1c0024 0 1010 0 0 13 1 r2b_raddr
2 5203 8 312 1c002e 0 1030 5201 5202 13 18 0 1fff 0 0 0 0
2 5204 1 312 110018 0 1410 0 0 13 1 b2x_addr
2 5205 37 312 11002e 0 32 5203 5204
2 5206 0 313 510056 0 21010 0 0 3 16 1 0
2 5207 0 313 48004d 0 21010 0 0 3 16 2 0
2 5208 1a 313 3c004d 0 1030 5206 5207 3 18 0 7 0 0 0 0
2 5209 1 313 3d0043 0 201010 0 0 1 1 x2b_ack
2 5210 19 313 3c0056 0 1030 5208 5209 3 18 0 7 0 0 0 0
2 5211 0 313 330038 0 21010 0 0 3 16 1 0
2 5212 1a 313 200038 0 1030 5210 5211 3 18 0 7 0 0 0 0
2 5213 1 313 21002e 0 201010 0 0 1 1 l_sdr_dma_last
2 5214 19 313 200056 0 1030 5212 5213 3 18 0 7 0 0 0 0
2 5215 1 313 11001c 0 1410 0 0 3 1 next_bank_st
2 5216 37 313 110056 0 32 5214 5215
4 5194 342 17 11 5197 5197 5194
4 5197 343 17 0 5200 5200 5194
4 5200 344 17 0 5205 5205 5194
4 5205 345 17 0 5216 5216 5194
4 5216 346 17 0 0 0 5194
3 1 sdrc_bank_fsm.$u8.$u18 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8.$u18" 0 ../rtl/core/sdrc_bank_fsm.v 0 325 1
2 5217 1 319 180023 0 1010 0 0 1 1 x2b_pre_ok_t
2 5218 1 319 e0014 0 1010 0 0 1 1 tras_ok
2 5219 8 319 e0023 0 1030 5217 5218 1 18 0 1 0 0 0 0
2 5220 1 319 4000a 0 1410 0 0 1 1 b2x_req
2 5221 37 319 40023 0 32 5219 5220
2 5222 0 320 100014 0 21010 0 0 2 16 0 0
2 5223 1 320 4000c 0 1400 0 0 2 1 b2x_cmd_t
2 5224 37 320 40014 0 22 5222 5223
2 5225 0 321 e0011 0 21010 0 0 1 16 0 0
2 5226 1 321 4000a 0 1410 0 0 1 1 b2r_ack
2 5227 37 321 40011 0 32 5225 5226
2 5228 0 322 19001f 0 61010 0 0 13 16 bff 0
2 5229 1 322 f0015 0 1010 0 0 13 1 l_raddr
2 5230 8 322 f001f 0 1030 5228 5229 13 18 0 1fff 0 0 0 0
2 5231 1 322 4000b 0 1410 0 0 13 1 b2x_addr
2 5232 37 322 4001f 0 32 5230 5231
2 5233 0 323 240027 0 21010 0 0 1 16 0 0
2 5234 1 323 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 5235 37 323 b0027 0 32 5233 5234
2 5236 0 324 28002d 0 21010 0 0 3 16 1 0
2 5237 0 324 1f0024 0 21010 0 0 3 16 2 0
2 5238 1a 324 130024 0 1030 5236 5237 3 18 0 7 0 0 0 0
2 5239 1 324 14001a 0 201010 0 0 1 1 x2b_ack
2 5240 19 324 13002d 0 1030 5238 5239 3 18 0 7 0 0 0 0
2 5241 1 324 4000f 0 1410 0 0 3 1 next_bank_st
2 5242 37 324 4002d 0 32 5240 5241
4 5221 352 4 11 5224 5224 5221
4 5224 353 4 0 5227 5227 5221
4 5227 354 4 0 5232 5232 5221
4 5232 355 4 0 5235 5235 5221
4 5235 356 11 0 5242 5242 5221
4 5242 357 4 0 0 0 5221
3 1 sdrc_bank_fsm.$u8.$u19 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8.$u19" 0 ../rtl/core/sdrc_bank_fsm.v 0 334 1
2 5243 1 328 1a0025 0 1010 0 0 1 1 x2b_act_ok_t
2 5244 1 328 e0016 0 1010 0 0 1 1 timer0_tc
2 5245 8 328 e0025 0 1030 5243 5244 1 18 0 1 0 0 0 0
2 5246 1 328 4000a 0 1410 0 0 1 1 b2x_req
2 5247 37 328 40025 0 32 5245 5246
2 5248 0 329 100014 0 21010 0 0 2 16 1 0
2 5249 1 329 4000c 0 1400 0 0 2 1 b2x_cmd_t
2 5250 37 329 40014 0 22 5248 5249
2 5251 0 330 e0011 0 21010 0 0 1 16 0 0
2 5252 1 330 4000a 0 1410 0 0 1 1 b2r_ack
2 5253 37 330 40011 0 32 5251 5252
2 5254 1 331 f0015 0 1010 0 0 13 1 l_raddr
2 5255 1 331 4000b 0 1410 0 0 13 1 b2x_addr
2 5256 37 331 40015 0 32 5254 5255
2 5257 0 332 240027 0 21010 0 0 1 16 0 0
2 5258 1 332 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 5259 37 332 b0027 0 32 5257 5258
2 5260 0 333 28002d 0 21010 0 0 3 16 2 0
2 5261 0 333 1f0024 0 21010 0 0 3 16 3 0
2 5262 1a 333 130024 0 1030 5260 5261 3 18 0 7 0 0 0 0
2 5263 1 333 14001a 0 201010 0 0 1 1 x2b_ack
2 5264 19 333 13002d 0 1030 5262 5263 3 18 0 7 0 0 0 0
2 5265 1 333 4000f 0 1410 0 0 3 1 next_bank_st
2 5266 37 333 4002d 0 32 5264 5265
4 5247 361 4 11 5250 5250 5247
4 5250 362 4 0 5253 5253 5247
4 5253 363 4 0 5256 5256 5247
4 5256 364 4 0 5259 5259 5247
4 5259 365 11 0 5266 5266 5247
4 5266 366 4 0 0 0 5247
3 1 sdrc_bank_fsm.$u8.$u20 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8.$u20" 0 ../rtl/core/sdrc_bank_fsm.v 0 346 1
2 5267 1 338 200027 0 1010 0 0 1 1 xfr_ok_t
2 5268 1 338 13001c 0 1010 0 0 1 1 x2b_rdok_t
2 5269 1 338 7000f 0 1010 0 0 1 1 timer0_tc
2 5270 8 338 7001c 0 1030 5268 5269 1 18 0 1 0 0 0 0
2 5271 8 338 70027 0 1030 5267 5270 1 18 0 1 0 0 0 0
2 5272 1 337 33003a 0 1010 0 0 1 1 xfr_ok_t
2 5273 1 337 26002f 0 1010 0 0 1 1 x2b_wrok_t
2 5274 1 337 1a0022 0 1010 0 0 1 1 timer0_tc
2 5275 8 337 1a002f 0 1030 5273 5274 1 18 0 1 0 0 0 0
2 5276 8 337 1a003a 0 1030 5272 5275 1 18 0 1 0 0 0 0
2 5277 1a 337 e003a 0 1030 5271 5276 1 18 0 1 0 0 0 0
2 5278 1 337 f0015 0 201010 0 0 1 1 l_write
2 5279 19 337 e0027 0 1030 5277 5278 1 18 0 1 0 0 0 0
2 5280 1 337 4000a 0 1410 0 0 1 1 b2x_req
2 5281 37 337 40027 0 32 5279 5280
2 5282 0 339 240028 0 21010 0 0 2 16 2 0
2 5283 0 339 1c0020 0 21010 0 0 2 16 3 0
2 5284 1a 339 100020 0 1030 5282 5283 2 18 0 3 0 0 0 0
2 5285 1 339 110017 0 201010 0 0 1 1 l_write
2 5286 19 339 100028 0 1030 5284 5285 2 18 0 3 0 0 0 0
2 5287 1 339 4000c 0 1400 0 0 2 1 b2x_cmd_t
2 5288 37 339 40028 0 22 5286 5287
2 5289 0 340 e0011 0 21010 0 0 1 16 0 0
2 5290 1 340 4000a 0 1410 0 0 1 1 b2r_ack
2 5291 37 340 40011 0 32 5289 5290
2 5292 1 341 f0015 0 1010 0 0 13 1 l_caddr
2 5293 1 341 4000b 0 1410 0 0 13 1 b2x_addr
2 5294 37 341 40015 0 32 5292 5293
2 5295 0 342 240027 0 21010 0 0 1 16 0 0
2 5296 1 342 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 5297 37 342 b0027 0 32 5295 5296
2 5298 0 345 1a001f 0 21010 0 0 3 16 3 0
2 5299 0 345 110016 0 21010 0 0 3 16 0 0
2 5300 1a 345 50016 0 1030 5298 5299 3 18 0 7 0 0 0 0
2 5301 1 345 6000c 0 201010 0 0 1 1 x2b_ack
2 5302 19 345 5001f 0 1030 5300 5301 3 18 0 7 0 0 0 0
2 5303 0 344 37003c 0 21010 0 0 3 16 4 0
2 5304 1a 344 1a003c 0 1030 5302 5303 3 18 0 7 0 0 0 0
2 5305 1 344 250032 0 1010 0 0 1 1 l_sdr_dma_last
2 5306 1 344 1b0021 0 1010 0 0 1 1 x2b_ack
2 5307 8 344 1b0032 0 201030 5305 5306 1 18 0 1 0 0 0 0
2 5308 19 344 1a001f 0 1030 5304 5307 3 18 0 7 0 0 0 0
2 5309 0 343 230028 0 21010 0 0 3 16 2 0
2 5310 1a 343 130028 0 1030 5308 5309 3 18 0 7 0 0 0 0
2 5311 1 343 14001e 0 201010 0 0 1 1 x2b_refresh
2 5312 19 343 13001f 0 1030 5310 5311 3 18 0 7 0 0 0 0
2 5313 1 343 4000f 0 1410 0 0 3 1 next_bank_st
2 5314 37 343 4001f 0 32 5312 5313
4 5281 370 4 11 5288 5288 5281
4 5288 372 4 0 5291 5291 5281
4 5291 373 4 0 5294 5294 5281
4 5294 374 4 0 5297 5297 5281
4 5297 375 11 0 5314 5314 5281
4 5314 376 4 0 0 0 5281
3 1 sdrc_bank_fsm.$u8.$u21 "tb.dut.u_sdrc_core.u_bank_ctl.bank2_fsm.$u8.$u21" 0 ../rtl/core/sdrc_bank_fsm.v 0 355 1
2 5315 1 349 180023 0 1010 0 0 1 1 x2b_pre_ok_t
2 5316 1 349 e0014 0 1010 0 0 1 1 tras_ok
2 5317 8 349 e0023 0 1030 5315 5316 1 18 0 1 0 0 0 0
2 5318 1 349 4000a 0 1410 0 0 1 1 b2x_req
2 5319 37 349 40023 0 32 5317 5318
2 5320 0 350 100014 0 21010 0 0 2 16 0 0
2 5321 1 350 4000c 0 1400 0 0 2 1 b2x_cmd_t
2 5322 37 350 40014 0 22 5320 5321
2 5323 0 351 e0011 0 21010 0 0 1 16 0 0
2 5324 1 351 4000a 0 1410 0 0 1 1 b2r_ack
2 5325 37 351 40011 0 32 5323 5324
2 5326 0 352 19001f 0 61010 0 0 13 16 bff 0
2 5327 1 352 f0015 0 1010 0 0 13 1 l_raddr
2 5328 8 352 f001f 0 1030 5326 5327 13 18 0 1fff 0 0 0 0
2 5329 1 352 4000b 0 1410 0 0 13 1 b2x_addr
2 5330 37 352 4001f 0 32 5328 5329
2 5331 0 353 240027 0 21010 0 0 1 16 1 0
2 5332 1 353 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 5333 37 353 b0027 0 32 5331 5332
2 5334 0 354 28002d 0 21010 0 0 3 16 4 0
2 5335 0 354 1f0024 0 21010 0 0 3 16 0 0
2 5336 1a 354 130024 0 1030 5334 5335 3 18 0 7 0 0 0 0
2 5337 1 354 14001a 0 201010 0 0 1 1 x2b_ack
2 5338 19 354 13002d 0 1030 5336 5337 3 18 0 7 0 0 0 0
2 5339 1 354 4000f 0 1410 0 0 3 1 next_bank_st
2 5340 37 354 4002d 0 32 5338 5339
4 5319 382 4 11 5322 5322 5319
4 5322 383 4 0 5325 5325 5319
4 5325 384 4 0 5330 5330 5319
4 5330 385 4 0 5333 5333 5319
4 5333 386 11 0 5340 5340 5319
4 5340 387 4 0 0 0 5319
3 0 sdrc_bank_fsm "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm" 0 ../rtl/core/sdrc_bank_fsm.v 49 371 1
2 5341 1 162 150017 607 100c 0 0 1 1 clk
2 5342 27 162 d0017 90b 100a 5341 0 1 18 0 1 0 0 0 0
2 5343 1 163 b0011 4 100c 0 0 1 1 reset_n
2 5344 1b 163 a000a 4 100c 5343 0 1 18 0 1 1 1 0 0
2 5345 39 163 60012 303 e 5344 0
2 5346 3d 173 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 5347 3d 163 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 5348 1 184 36003d 18 100c 0 0 1 1 x2b_wrok
2 5349 1 184 290032 17 100c 0 0 1 1 x2b_wrok_r
2 5350 1a 184 180032 2d 13cc 5348 5349 1 18 0 1 1 1 0 0
2 5351 0 184 210024 1 21004 0 0 1 16 0 0
2 5352 0 184 19001c 1 21004 0 0 1 16 0 0
2 5353 11 184 190024 1 201048 5351 5352 1 18 0 1 0 1 0 0
2 5354 19 184 18003d 2d 100c 5350 5353 1 18 0 1 1 1 0 0
2 5355 1 184 70010 0 1410 0 0 1 1 x2b_wrok_t
2 5356 36 184 7003d 18 e 5354 5355
2 5357 1 185 340039 2 1004 0 0 1 1 xfr_ok
2 5358 1 185 290030 1 1004 0 0 1 1 xfr_ok_r
2 5359 1a 185 180030 3 1044 5357 5358 1 18 0 1 1 0 0 0
2 5360 0 185 210024 1 21004 0 0 1 16 0 0
2 5361 0 185 19001c 1 21004 0 0 1 16 0 0
2 5362 11 185 190024 1 201048 5360 5361 1 18 0 1 0 1 0 0
2 5363 19 185 180039 3 1004 5359 5362 1 18 0 1 1 0 0 0
2 5364 1 185 7000e 0 1410 0 0 1 1 xfr_ok_t
2 5365 36 185 70039 2 6 5363 5364
2 5366 1 186 36003d 18 100c 0 0 1 1 x2b_rdok
2 5367 1 186 290032 17 100c 0 0 1 1 x2b_rdok_r
2 5368 1a 186 180032 2d 13cc 5366 5367 1 18 0 1 1 1 0 0
2 5369 0 186 210024 1 21004 0 0 1 16 0 0
2 5370 0 186 19001c 1 21004 0 0 1 16 0 0
2 5371 11 186 190024 1 201048 5369 5370 1 18 0 1 0 1 0 0
2 5372 19 186 18003d 2d 100c 5368 5371 1 18 0 1 1 1 0 0
2 5373 1 186 70010 0 1410 0 0 1 1 x2b_rdok_t
2 5374 36 186 7003d 18 e 5372 5373
2 5375 1 187 35003d 0 1000 0 0 2 1 b2x_cmd_t
2 5376 1 187 290031 4 1004 0 0 2 1 b2x_cmd_r
2 5377 1a 187 180031 5 1004 5375 5376 2 18 0 3 3 0 0 0
2 5378 0 187 210024 1 21004 0 0 1 16 0 0
2 5379 0 187 19001c 1 21004 0 0 1 16 0 0
2 5380 11 187 190024 1 201048 5378 5379 1 18 0 1 0 1 0 0
2 5381 19 187 18003d 5 1004 5377 5380 2 18 0 3 3 0 0 0
2 5382 1 187 c0012 0 1410 0 0 2 1 b2x_cmd
2 5383 36 187 c003d 5 6 5381 5382
2 5384 1 188 370041 2 1008 0 0 1 1 timer0_tc_t
2 5385 1 188 290033 4 100c 0 0 2 1 timer0_tc_r
2 5386 1a 188 180033 6 128c 5384 5385 2 18 0 3 3 1 0 0
2 5387 0 188 210024 1 21004 0 0 1 16 0 0
2 5388 0 188 19001c 1 21004 0 0 1 16 0 0
2 5389 11 188 190024 1 201048 5387 5388 1 18 0 1 0 1 0 0
2 5390 19 188 180041 6 100c 5386 5389 1 18 0 1 1 1 0 0
2 5391 1 188 7000f 0 1410 0 0 1 1 timer0_tc
2 5392 36 188 70041 5 e 5390 5391
2 5393 1 189 350044 2 1008 0 0 1 1 tras_ok_internal
2 5394 1 189 290031 4 100c 0 0 2 1 tras_ok_r
2 5395 1a 189 180031 6 128c 5393 5394 2 18 0 3 3 1 0 0
2 5396 0 189 210024 1 21004 0 0 1 16 0 0
2 5397 0 189 19001c 1 21004 0 0 1 16 0 0
2 5398 11 189 190024 1 201048 5396 5397 1 18 0 1 0 1 0 0
2 5399 19 189 180044 6 100c 5395 5398 1 18 0 1 1 1 0 0
2 5400 1 189 9000f 0 1410 0 0 1 1 tras_ok
2 5401 35 189 90044 5 e 5399 5400
2 5402 1 190 380041 13 100c 0 0 1 1 x2b_pre_ok
2 5403 1 190 290034 15 100c 0 0 2 1 x2b_pre_ok_r
2 5404 1a 190 180034 20 13cc 5402 5403 2 18 0 3 3 1 0 0
2 5405 0 190 210024 1 21004 0 0 1 16 0 0
2 5406 0 190 19001c 1 21004 0 0 1 16 0 0
2 5407 11 190 190024 1 201048 5405 5406 1 18 0 1 0 1 0 0
2 5408 19 190 180041 20 100c 5404 5407 1 18 0 1 1 1 0 0
2 5409 1 190 70012 0 1410 0 0 1 1 x2b_pre_ok_t
2 5410 36 190 70041 16 e 5408 5409
2 5411 1 191 380041 4 100c 0 0 1 1 x2b_act_ok
2 5412 1 191 290034 6 100c 0 0 2 1 x2b_act_ok_r
2 5413 1a 191 180034 a 13cc 5411 5412 2 18 0 3 3 1 0 0
2 5414 0 191 210024 1 21004 0 0 1 16 0 0
2 5415 0 191 19001c 1 21004 0 0 1 16 0 0
2 5416 11 191 190024 1 201048 5414 5415 1 18 0 1 0 1 0 0
2 5417 19 191 180041 a 100c 5413 5416 1 18 0 1 1 1 0 0
2 5418 1 191 70012 0 1410 0 0 1 1 x2b_act_ok_t
2 5419 36 191 70041 7 e 5417 5418
2 5420 1 196 150017 607 100c 0 0 1 1 clk
2 5421 27 196 d0017 90b 100a 5420 0 1 18 0 1 0 0 0 0
2 5422 1 197 b0011 4 100c 0 0 1 1 reset_n
2 5423 1b 197 a000a 4 100c 5422 0 1 18 0 1 1 1 0 0
2 5424 39 197 60012 303 e 5423 0
2 5425 3d 204 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 5426 3d 197 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 5427 1 220 150017 607 100c 0 0 1 1 clk
2 5428 27 220 d0017 90b 100a 5427 0 1 18 0 1 0 0 0 0
2 5429 3d 220 1a001e 303 5002 0 0 1 18 0 1 0 0 0 0 $u4
2 5430 1 251 1f0027 1 1004 0 0 4 1 tras_cntr
2 5431 21 251 1d001e 1 1008 5430 0 1 18 0 1 0 1 0 0
2 5432 1 251 a0019 0 1410 0 0 1 1 tras_ok_internal
2 5433 35 251 a0027 2 a 5431 5432
2 5434 1 253 2f0035 2 1004 0 0 1 1 x2b_ack
2 5435 0 253 26002a 1 21008 0 0 2 16 1 0
2 5436 1 253 1b0021 5 1004 0 0 2 1 b2x_cmd
2 5437 11 253 1b002a 6 201084 5435 5436 1 18 0 1 1 0 0 0
2 5438 8 253 1a0035 6 1044 5434 5437 1 18 0 1 1 1 0 0
2 5439 1 253 a0016 0 1410 0 0 1 1 activate_bank
2 5440 35 253 a0035 2 6 5438 5439
2 5441 0 255 3c003f 1 21004 0 0 1 16 0 0
2 5442 1 255 2f0038 1 1004 0 0 1 1 bank_valid
2 5443 1a 255 150038 4 1040 5441 5442 1 18 0 1 0 0 0 0
2 5444 1 255 23002a 1 1000 0 0 13 1 bank_row
2 5445 1 255 16001e 2 1008 0 0 13 1 r2b_raddr
2 5446 11 255 16002a 2 201000 5444 5445 1 18 0 1 0 0 0 0
2 5447 19 255 15003f 4 1000 5443 5446 1 18 0 1 0 0 0 0
2 5448 1 255 a0011 0 1410 0 0 1 1 page_hit
2 5449 35 255 a003f 1 2 5447 5448
2 5450 1 257 1a001f 1 1004 0 0 4 1 timer0
2 5451 21 257 180019 1 1008 5450 0 1 18 0 1 0 1 0 0
2 5452 1 257 a0014 0 1410 0 0 1 1 timer0_tc_t
2 5453 35 257 a001f 2 a 5451 5452
2 5454 0 259 320035 1 21004 0 0 1 16 0 0
2 5455 1 259 28002e 2 1004 0 0 1 1 x2b_ack
2 5456 1a 259 13002e 6 1044 5454 5455 1 18 0 1 1 0 0 0
2 5457 0 259 1f0023 1 21004 0 0 2 16 0 0
2 5458 1 259 14001a 5 1004 0 0 2 1 b2x_cmd
2 5459 11 259 140023 6 201048 5457 5458 1 18 0 1 0 1 0 0
2 5460 19 259 130035 6 1004 5456 5459 1 18 0 1 1 0 0 0
2 5461 1 259 a000f 0 1410 0 0 1 1 ld_trp
2 5462 35 259 a0035 5 6 5460 5461
2 5463 0 261 330036 1 21004 0 0 1 16 0 0
2 5464 1 261 29002f 2 1004 0 0 1 1 x2b_ack
2 5465 1a 261 14002f 6 1044 5463 5464 1 18 0 1 1 0 0 0
2 5466 0 261 200024 1 21008 0 0 2 16 1 0
2 5467 1 261 15001b 5 1004 0 0 2 1 b2x_cmd
2 5468 11 261 150024 6 201084 5466 5467 1 18 0 1 1 0 0 0
2 5469 19 261 140036 6 1004 5465 5468 1 18 0 1 1 0 0 0
2 5470 1 261 a0010 0 1410 0 0 1 1 ld_trcd
2 5471 35 261 a0036 5 6 5469 5470
2 5472 1 0 0 22 100c 0 0 1 1 x2b_refresh
2 5473 29 0 0 22 1008 5472 0 1 18 0 1 0 0 0 0
2 5474 1 0 0 1 1004 0 0 13 1 l_caddr
2 5475 29 0 0 1 1008 5474 0 1 18 0 1 0 0 0 0
2 5476 1 0 0 1 1004 0 0 1 1 l_write
2 5477 29 0 0 1 1008 5476 0 1 18 0 1 0 0 0 0
2 5478 1 0 0 5 100c 0 0 1 1 timer0_tc
2 5479 29 0 0 5 1008 5478 0 1 18 0 1 0 0 0 0
2 5480 1 0 0 7 100c 0 0 1 1 x2b_act_ok_t
2 5481 29 0 0 7 1008 5480 0 1 18 0 1 0 0 0 0
2 5482 1 0 0 1 1004 0 0 13 1 l_raddr
2 5483 29 0 0 1 1008 5482 0 1 18 0 1 0 0 0 0
2 5484 1 0 0 1 1004 0 0 1 1 l_sdr_dma_last
2 5485 29 0 0 1 1008 5484 0 1 18 0 1 0 0 0 0
2 5486 1 0 0 2 1008 0 0 13 1 r2b_raddr
2 5487 29 0 0 2 1008 5486 0 1 18 0 1 0 0 0 0
2 5488 1 0 0 5 100c 0 0 1 1 tras_ok
2 5489 29 0 0 5 1008 5488 0 1 18 0 1 0 0 0 0
2 5490 1 0 0 16 100c 0 0 1 1 x2b_pre_ok_t
2 5491 29 0 0 16 1008 5490 0 1 18 0 1 0 0 0 0
2 5492 1 0 0 2 1004 0 0 1 1 x2b_ack
2 5493 29 0 0 2 1008 5492 0 1 18 0 1 0 0 0 0
2 5494 1 0 0 13 1008 0 0 13 1 r2b_caddr
2 5495 29 0 0 13 1008 5494 0 1 18 0 1 0 0 0 0
2 5496 1 0 0 18 100c 0 0 1 1 x2b_wrok_t
2 5497 29 0 0 18 1008 5496 0 1 18 0 1 0 0 0 0
2 5498 1 0 0 18 100c 0 0 1 1 x2b_rdok_t
2 5499 29 0 0 18 1008 5498 0 1 18 0 1 0 0 0 0
2 5500 1 0 0 2 1004 0 0 1 1 xfr_ok_t
2 5501 29 0 0 2 1008 5500 0 1 18 0 1 0 0 0 0
2 5502 1 0 0 2 1008 0 0 1 1 r2b_write
2 5503 29 0 0 2 1008 5502 0 1 18 0 1 0 0 0 0
2 5504 1 0 0 2 1004 0 0 1 1 page_hit
2 5505 29 0 0 2 1008 5504 0 1 18 0 1 0 0 0 0
2 5506 1 0 0 1 1004 0 0 1 1 r2b_req
2 5507 29 0 0 1 1008 5506 0 1 18 0 1 0 0 0 0
2 5508 1 0 0 1 1004 0 0 3 1 bank_st
2 5509 29 0 0 1 1008 5508 0 1 18 0 1 0 0 0 0
2 5510 2b 0 0 2 1008 5507 5509 1 18 0 1 0 0 0 0
2 5511 2b 0 0 2 1008 5505 5510 1 18 0 1 0 0 0 0
2 5512 2b 0 0 3 1008 5503 5511 1 18 0 1 0 0 0 0
2 5513 2b 0 0 3 1008 5501 5512 1 18 0 1 0 0 0 0
2 5514 2b 0 0 19 1008 5499 5513 1 18 0 1 0 0 0 0
2 5515 2b 0 0 19 1008 5497 5514 1 18 0 1 0 0 0 0
2 5516 2b 0 0 20 1008 5495 5515 1 18 0 1 0 0 0 0
2 5517 2b 0 0 20 1008 5493 5516 1 18 0 1 0 0 0 0
2 5518 2b 0 0 29 1008 5491 5517 1 18 0 1 0 0 0 0
2 5519 2b 0 0 29 1008 5489 5518 1 18 0 1 0 0 0 0
2 5520 2b 0 0 29 1008 5487 5519 1 18 0 1 0 0 0 0
2 5521 2b 0 0 29 1008 5485 5520 1 18 0 1 0 0 0 0
2 5522 2b 0 0 29 1008 5483 5521 1 18 0 1 0 0 0 0
2 5523 2b 0 0 2b 1008 5481 5522 1 18 0 1 0 0 0 0
2 5524 2b 0 0 2b 1008 5479 5523 1 18 0 1 0 0 0 0
2 5525 2b 0 0 2b 1008 5477 5524 1 18 0 1 0 0 0 0
2 5526 2b 0 0 2b 1008 5475 5525 1 18 0 1 0 0 0 0
2 5527 2b 0 0 4b 1008 5473 5526 1 18 0 1 0 0 0 0
2 5528 45 265 a000e 97 100a 5527 0 1 18 0 1 0 0 0 0
2 5529 3d 265 100014 4b 5002 0 0 1 18 0 1 0 0 0 0 $u8
2 5530 1 361 38003e 1 1004 0 0 1 1 l_start
2 5531 1 361 2c0034 16 100c 0 0 1 1 r2b_start
2 5532 1a 361 160034 18 114c 5530 5531 1 18 0 1 1 1 0 0
2 5533 0 361 220027 1 21004 0 0 3 16 0 0
2 5534 1 361 17001d 1 1004 0 0 3 1 bank_st
2 5535 11 361 170027 2 201048 5533 5534 1 18 0 1 0 1 0 0
2 5536 19 361 16003e 18 100c 5532 5535 1 18 0 1 1 1 0 0
2 5537 1 361 a0012 0 1410 0 0 1 1 b2x_start
2 5538 35 361 a003e 16 e 5536 5537
2 5539 1 363 36003b 1 1004 0 0 1 1 l_last
2 5540 1 363 2b0032 16 100c 0 0 1 1 r2b_last
2 5541 1a 363 150032 18 114c 5539 5540 1 18 0 1 1 1 0 0
2 5542 0 363 210026 1 21004 0 0 3 16 0 0
2 5543 1 363 16001c 1 1004 0 0 3 1 bank_st
2 5544 11 363 160026 2 201048 5542 5543 1 18 0 1 0 1 0 0
2 5545 19 363 15003b 18 100c 5541 5544 1 18 0 1 1 1 0 0
2 5546 1 363 a0011 0 1410 0 0 1 1 b2x_last
2 5547 35 363 a003b 16 e 5545 5546
2 5548 1 365 360039 1 1004 0 0 4 1 l_id
2 5549 1 365 290032 2 1004 0 0 4 1 r2b_req_id
2 5550 1a 365 130032 4 1044 5548 5549 4 18 0 f f 0 0 0
2 5551 0 365 1f0024 1 21004 0 0 3 16 0 0
2 5552 1 365 14001a 1 1004 0 0 3 1 bank_st
2 5553 11 365 140024 2 201048 5551 5552 1 18 0 1 0 1 0 0
2 5554 19 365 130039 4 1004 5550 5553 4 18 0 f f 0 0 0
2 5555 1 365 a000f 0 1410 0 0 4 1 b2x_id
2 5556 35 365 a0039 2 6 5554 5555
2 5557 1 367 340038 1 1004 0 0 6 1 l_len
2 5558 1 367 2a0030 16 100c 0 0 6 1 r2b_len
2 5559 1a 367 140030 18 114c 5557 5558 6 18 0 3f 3f 4 0 0
2 5560 0 367 200025 1 21004 0 0 3 16 0 0
2 5561 1 367 15001b 1 1004 0 0 3 1 bank_st
2 5562 11 367 150025 2 201048 5560 5561 1 18 0 1 0 1 0 0
2 5563 19 367 140038 18 100c 5559 5562 6 18 0 3f 3f 4 0 0
2 5564 1 367 a0010 0 1410 0 0 6 1 b2x_len
2 5565 35 367 a0038 16 e 5563 5564
2 5566 1 369 36003b 1 1004 0 0 1 1 l_wrap
2 5567 1 369 2b0032 2 1004 0 0 1 1 r2b_wrap
2 5568 1a 369 150032 4 1044 5566 5567 1 18 0 1 1 0 0 0
2 5569 0 369 210026 1 21004 0 0 3 16 0 0
2 5570 1 369 16001c 1 1004 0 0 3 1 bank_st
2 5571 11 369 160026 2 201048 5569 5570 1 18 0 1 0 1 0 0
2 5572 19 369 15003b 4 1004 5568 5571 1 18 0 1 1 0 0 0
2 5573 1 369 a0011 0 1410 0 0 1 1 b2x_wrap
2 5574 35 369 a003b 2 6 5572 5573
1 clk 763 97 20 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 764 97 25 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_req 765 100 c 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_start 766 100 15 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_last 767 100 20 1 0 0 0 1 17 1 1 0 1 1 0
1 r2b_write 768 101 4 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_wrap 769 101 f 1 0 0 0 1 17 1 1 0 0 0 0
1 r2b_req_id 770 102 12 1 0 3 0 4 17 f f 0 0 0 0
1 r2b_raddr 771 103 12 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 r2b_caddr 772 104 12 1 0 12 0 13 17 1fff 1fff 0 2c 1c 0
1 r2b_len 773 105 12 1 0 5 0 6 17 3f 3f 0 4 4 0
1 b2r_ack 774 106 102000d 1 0 0 0 1 17 1 1 0 0 0 0
1 sdr_dma_last 775 107 20 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_req 776 110 102000d 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_start 777 110 20016 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_last 778 110 20021 1 0 0 0 1 17 1 1 0 1 1 0
1 tras_ok 779 111 20004 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_wrap 780 111 2000d 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_id 781 112 20013 1 0 3 0 4 17 f f 0 0 0 0
1 b2x_addr 782 113 1020013 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 b2x_len 783 114 20013 1 0 5 0 6 17 3f 3f 0 4 4 0
1 b2x_cmd 784 115 20012 1 0 1 0 2 17 3 3 0 0 0 0
1 x2b_ack 785 116 c 1 0 0 0 1 17 1 1 0 0 0 0
1 x2b_refresh 786 119 c 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_act_ok 787 119 19 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_rdok 788 119 25 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_wrok 789 120 4 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_pre_ok 790 120 e 1 0 0 0 1 17 1 1 0 1 1 0
1 xfr_ok 791 120 1a 1 0 0 0 1 17 1 1 0 0 0 0
1 tras_delay 792 122 12 1 0 3 0 4 17 f f 0 4 0 0
1 trp_delay 793 122 1e 1 0 3 0 4 17 f f 0 2 0 0
1 trcd_delay 794 122 29 1 0 3 0 4 17 f f 0 2 0 0
1 bank_row 795 124 20014 1 0 12 0 13 17 1fff 1fff 0 0 0 0
1 bank_st 796 135 70010 1 0 2 0 3 17 0 7 0 0 0 0
1 next_bank_st 797 135 1070019 1 0 2 0 3 17 0 7 0 0 0 0
1 l_start 798 137 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 l_last 799 137 70014 1 0 0 0 1 17 0 1 0 0 0 0
1 l_id 800 140 70010 1 0 3 0 4 17 0 f 0 0 0 0
1 l_len 801 142 70010 1 0 5 0 6 17 0 3f 0 0 0 0
1 b2x_cmd_t 802 144 1070010 1 0 1 0 2 17 0 3 0 0 0 0
1 bank_valid 803 145 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 tras_cntr 804 147 70010 1 0 3 0 4 17 0 f 0 0 0 0
1 timer0 805 147 7001b 1 0 3 0 4 17 0 f 0 0 0 0
1 l_wrap 806 148 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 l_write 807 148 70013 1 0 0 0 1 17 0 1 0 0 0 0
1 l_raddr 808 150 70011 1 0 12 0 13 17 0 1fff 0 0 0 0
1 l_caddr 809 151 70011 1 0 12 0 13 17 0 1fff 0 0 0 0
1 l_sdr_dma_last 810 152 70020 1 0 0 0 1 17 0 1 0 0 0 0
1 bank_prech_page_closed 811 153 1070020 1 0 0 0 1 17 0 1 0 0 0 0
1 tras_ok_internal 812 155 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 activate_bank 813 155 60027 1 0 0 0 1 17 1 1 0 0 0 0
1 page_hit 814 157 6000b 1 0 0 0 1 17 1 1 0 0 0 0
1 timer0_tc_t 815 157 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 ld_trp 816 157 60022 1 0 0 0 1 17 1 1 0 0 0 0
1 ld_trcd 817 157 6002a 1 0 0 0 1 17 1 1 0 0 0 0
1 x2b_wrok_r 818 160 70007 1 0 0 0 1 17 0 1 0 1 1 0
1 xfr_ok_r 819 160 70013 1 0 0 0 1 17 0 1 0 0 0 0
1 x2b_rdok_r 820 160 7001e 1 0 0 0 1 17 0 1 0 1 1 0
1 b2x_cmd_r 821 161 7000d 1 0 1 0 2 17 0 3 0 0 0 0
1 timer0_tc_r 822 161 70017 1 0 1 0 2 17 0 3 0 1 1 0
1 tras_ok_r 823 161 70023 1 0 1 0 2 17 0 3 0 1 1 0
1 x2b_pre_ok_r 824 161 7002d 1 0 1 0 2 17 0 3 0 1 1 0
1 x2b_act_ok_r 825 161 7003a 1 0 1 0 2 17 0 3 0 1 1 0
1 x2b_wrok_t 826 184 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 xfr_ok_t 827 185 60007 1 0 0 0 1 17 1 1 0 0 0 0
1 x2b_rdok_t 828 186 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 timer0_tc 829 188 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_pre_ok_t 830 190 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_act_ok_t 831 191 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 SDR_DW 832 0 c0000 1 0 31 0 32 17 10 0 0 0 0 0
1 SDR_BW 833 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 5342 195 13 1 5345 0 5342
4 5345 196 6 0 5347 5346 5342
4 5347 196 20 6 5342 0 5342
4 5346 206 11 6 5342 0 5342
4 5356 217 7 f 5356 5356 5356
4 5365 218 7 f 5365 5365 5365
4 5374 219 7 f 5374 5374 5374
4 5383 220 12 f 5383 5383 5383
4 5392 221 7 f 5392 5392 5392
4 5401 222 9 f 5401 5401 5401
4 5410 223 7 f 5410 5410 5410
4 5419 224 7 f 5419 5419 5419
4 5421 229 13 1 5424 0 5421
4 5424 230 6 0 5426 5425 5421
4 5426 230 20 6 5421 0 5421
4 5425 237 11 6 5421 0 5421
4 5428 253 13 1 5429 0 5428
4 5429 253 26 6 5428 0 5428
4 5433 284 10 f 5433 5433 5433
4 5440 286 10 f 5440 5440 5440
4 5449 288 10 f 5449 5449 5449
4 5453 290 10 f 5453 5453 5453
4 5462 292 10 f 5462 5462 5462
4 5471 294 10 f 5471 5471 5471
4 5528 298 10 1 5529 0 5528
4 5529 298 16 6 5528 0 5528
4 5538 394 10 f 5538 5538 5538
4 5547 396 10 f 5547 5547 5547
4 5556 398 10 f 5556 5556 5556
4 5565 400 10 f 5565 5565 5565
4 5574 402 10 f 5574 5574 5574
3 1 sdrc_bank_fsm.$u0 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u0" 0 ../rtl/core/sdrc_bank_fsm.v 0 172 1
2 5575 0 164 100013 1 21004 0 0 1 16 0 0
2 5576 1 164 2000b 0 1410 0 0 1 1 x2b_wrok_r
2 5577 38 164 20013 1f5 16 5575 5576
2 5578 0 165 100013 1 21004 0 0 1 16 0 0
2 5579 1 165 20009 0 1410 0 0 1 1 xfr_ok_r
2 5580 38 165 20013 1f5 6 5578 5579
2 5581 0 166 100013 1 21004 0 0 1 16 0 0
2 5582 1 166 2000b 0 1410 0 0 1 1 x2b_rdok_r
2 5583 38 166 20013 1f5 16 5581 5582
2 5584 0 167 100013 1 21004 0 0 2 16 0 0
2 5585 1 167 2000a 0 1410 0 0 2 1 b2x_cmd_r
2 5586 38 167 20013 1f5 16 5584 5585
2 5587 0 168 120015 1 21004 0 0 1 16 0 0
2 5588 1 168 2000c 0 1410 0 0 2 1 timer0_tc_r
2 5589 38 168 20015 1f5 16 5587 5588
2 5590 0 169 120015 1 21004 0 0 1 16 0 0
2 5591 1 169 2000a 0 1410 0 0 2 1 tras_ok_r
2 5592 38 169 20015 1f5 16 5590 5591
2 5593 0 170 120015 1 21004 0 0 1 16 0 0
2 5594 1 170 2000d 0 1410 0 0 2 1 x2b_pre_ok_r
2 5595 38 170 20015 1f5 16 5593 5594
2 5596 0 171 120015 1 21004 0 0 1 16 0 0
2 5597 1 171 2000d 0 1410 0 0 2 1 x2b_act_ok_r
2 5598 38 171 20015 1f5 16 5596 5597
4 5577 197 2 11 5580 5580 5577
4 5580 198 2 0 5583 5583 5577
4 5583 199 2 0 5586 5586 5577
4 5586 200 2 0 5589 5589 5577
4 5589 201 2 0 5592 5592 5577
4 5592 202 2 0 5595 5595 5577
4 5595 203 2 0 5598 5598 5577
4 5598 204 2 0 0 0 5577
3 1 sdrc_bank_fsm.$u1 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u1" 0 ../rtl/core/sdrc_bank_fsm.v 0 182 1
2 5599 1 174 100017 15 100c 0 0 1 1 x2b_wrok
2 5600 1 174 2000b 0 1410 0 0 1 1 x2b_wrok_r
2 5601 38 174 20017 10e e 5599 5600
2 5602 1 175 100015 1 1004 0 0 1 1 xfr_ok
2 5603 1 175 20009 0 1410 0 0 1 1 xfr_ok_r
2 5604 38 175 20015 10e 6 5602 5603
2 5605 1 176 100017 15 100c 0 0 1 1 x2b_rdok
2 5606 1 176 2000b 0 1410 0 0 1 1 x2b_rdok_r
2 5607 38 176 20017 10e e 5605 5606
2 5608 1 177 100018 0 1000 0 0 2 1 b2x_cmd_t
2 5609 1 177 2000a 0 1410 0 0 2 1 b2x_cmd_r
2 5610 38 177 20018 10e 2 5608 5609
2 5611 1 178 2d0037 1 1008 0 0 1 1 timer0_tc_t
2 5612 0 178 260029 1 21004 0 0 1 16 0 0
2 5613 1a 178 110029 1 1088 5611 5612 1 18 0 1 0 1 0 0
2 5614 1 178 1b0021 1 1004 0 0 1 1 ld_trcd
2 5615 1 178 120017 1 1004 0 0 1 1 ld_trp
2 5616 9 178 120021 1 201044 5614 5615 1 18 0 1 0 0 1 0
2 5617 19 178 110037 1 1008 5613 5616 2 18 0 3 2 1 0 0
2 5618 1 178 2000c 0 1410 0 0 2 1 timer0_tc_r
2 5619 38 178 20037 10e a 5617 5618
2 5620 1 179 110020 1 1008 0 0 1 1 tras_ok_internal
2 5621 1 179 2000a 0 1410 0 0 2 1 tras_ok_r
2 5622 38 179 20020 10e a 5620 5621
2 5623 1 180 13001c 12 100c 0 0 1 1 x2b_pre_ok
2 5624 1 180 2000d 0 1410 0 0 2 1 x2b_pre_ok_r
2 5625 38 180 2001c 10e e 5623 5624
2 5626 1 181 13001c 3 100c 0 0 1 1 x2b_act_ok
2 5627 1 181 2000d 0 1410 0 0 2 1 x2b_act_ok_r
2 5628 38 181 2001c 10e e 5626 5627
4 5601 207 2 11 5604 5604 5601
4 5604 208 2 0 5607 5607 5601
4 5607 209 2 0 5610 5610 5601
4 5610 210 2 0 5619 5619 5601
4 5619 211 2 0 5622 5622 5601
4 5622 212 2 0 5625 5625 5601
4 5625 213 2 0 5628 5628 5601
4 5628 214 2 0 0 0 5601
3 1 sdrc_bank_fsm.$u2 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u2" 0 ../rtl/core/sdrc_bank_fsm.v 0 202 1
2 5629 0 198 100013 1 21004 0 0 1 16 0 0
2 5630 1 198 2000b 0 1410 0 0 1 1 bank_valid
2 5631 38 198 20013 1f5 6 5629 5630
2 5632 0 199 f0012 1 21004 0 0 4 16 0 0
2 5633 1 199 2000a 0 1410 0 0 4 1 tras_cntr
2 5634 38 199 20012 1f5 6 5632 5633
2 5635 0 200 c000f 1 21004 0 0 4 16 0 0
2 5636 1 200 20007 0 1410 0 0 4 1 timer0
2 5637 38 200 2000f 1f5 6 5635 5636
2 5638 0 201 d0012 1 21004 0 0 3 16 0 0
2 5639 1 201 20008 0 1410 0 0 3 1 bank_st
2 5640 38 201 20012 1f5 6 5638 5639
4 5631 231 2 11 5634 5634 5631
4 5634 232 2 0 5637 5637 5631
4 5637 233 2 0 5640 5640 5631
4 5640 234 2 0 0 0 5631
3 1 sdrc_bank_fsm.$u3 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u3" 0 ../rtl/core/sdrc_bank_fsm.v 0 218 1
2 5641 1 207 22002b 1 1004 0 0 1 1 bank_valid
2 5642 0 207 1b001e 1 21008 0 0 1 16 1 0
2 5643 1a 207 9001e 1 1104 5641 5642 1 18 0 1 1 0 0 0
2 5644 1 207 a0016 1 201004 0 0 1 1 activate_bank
2 5645 19 207 9002b 1 1004 5643 5644 1 18 0 1 1 0 0 0
2 5646 0 206 3a003d 1 21004 0 0 1 16 0 0
2 5647 1a 206 10003d 21 1044 5645 5646 1 18 0 1 1 0 0 0
2 5648 1 206 200035 1 1004 0 0 1 1 bank_prech_page_closed
2 5649 1 206 11001b 21 100c 0 0 1 1 x2b_refresh
2 5650 17 206 110035 21 20114c 5648 5649 1 18 0 1 1 0 1 0
2 5651 19 206 10002b 21 1004 5647 5650 1 18 0 1 1 0 0 0
2 5652 1 206 2000b 0 1410 0 0 1 1 bank_valid
2 5653 38 206 2002b 10e 6 5651 5652
2 5654 0 210 310034 1 21004 0 0 4 16 0 0
2 5655 0 210 2a002d 1 21008 0 0 4 16 1 0
2 5656 1 210 1e0026 1 1004 0 0 4 1 tras_cntr
2 5657 7 210 1e002d 1 1088 5655 5656 4 18 0 f e 1 0 0
2 5658 1a 210 8002d 1 1104 5654 5657 4 18 0 f f 0 0 0
2 5659 1 210 a0019 1 1008 0 0 1 1 tras_ok_internal
2 5660 1b 210 90009 1 201004 5659 0 1 18 0 1 1 0 0 0
2 5661 19 210 80034 1 1004 5658 5660 4 18 0 f f 0 0 0
2 5662 1 209 21002a 1 1008 0 0 4 1 tras_delay
2 5663 1a 209 f002a 1 1104 5661 5662 4 18 0 f f 0 0 0
2 5664 1 209 10001c 1 201004 0 0 1 1 activate_bank
2 5665 19 209 f0034 1 1004 5663 5664 4 18 0 f f 0 0 0
2 5666 1 209 2000a 0 1410 0 0 4 1 tras_cntr
2 5667 38 209 20034 10e 6 5665 5666
2 5668 1 214 27002c 1 1004 0 0 4 1 timer0
2 5669 0 214 200023 1 21008 0 0 4 16 1 0
2 5670 1 214 17001c 1 1004 0 0 4 1 timer0
2 5671 7 214 170023 1 1088 5669 5670 4 18 0 f e 1 0 0
2 5672 1a 214 50023 1 1104 5668 5671 4 18 0 f f 0 0 0
2 5673 0 214 100012 1 61004 0 0 32 16 0 0
2 5674 1 214 6000b 1 1004 0 0 4 1 timer0
2 5675 15 214 60012 1 201044 5673 5674 1 18 0 1 1 0 0 0
2 5676 19 214 5002c 1 1004 5672 5675 4 18 0 f f 0 0 0
2 5677 1 213 11001a 1 1008 0 0 4 1 trcd_delay
2 5678 1a 213 5001a 1 1104 5676 5677 4 18 0 f f 0 0 0
2 5679 1 213 6000c 1 201004 0 0 1 1 ld_trcd
2 5680 19 213 5002c 1 1004 5678 5679 4 18 0 f f 0 0 0
2 5681 1 212 17001f 1 1008 0 0 4 1 trp_delay
2 5682 1a 212 c001f 1 1104 5680 5681 4 18 0 f f 0 0 0
2 5683 1 212 d0012 1 201004 0 0 1 1 ld_trp
2 5684 19 212 c002c 1 1004 5682 5683 4 18 0 f f 0 0 0
2 5685 1 212 20007 0 1410 0 0 4 1 timer0
2 5686 38 212 2002c 10e 6 5684 5685
2 5687 1 216 d0018 1 1004 0 0 3 1 next_bank_st
2 5688 1 216 20008 0 1410 0 0 3 1 bank_st
2 5689 38 216 20018 10e 6 5687 5688
4 5653 239 2 11 5667 5667 5653
4 5667 242 2 0 5686 5686 5653
4 5686 245 2 0 5689 5689 5653
4 5689 249 2 0 0 0 5653
3 1 sdrc_bank_fsm.$u4 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u4" 0 ../rtl/core/sdrc_bank_fsm.v 0 249 1
2 5690 1 222 33003a 1 1000 0 0 13 1 bank_row
2 5691 1 222 28002f 1 1000 0 0 13 1 b2x_addr
2 5692 1a 222 12002f 1 1000 5690 5691 13 18 0 1fff 0 0 0 0
2 5693 0 222 1e0023 1 21008 0 0 3 16 2 0
2 5694 1 222 130019 1 1004 0 0 3 1 bank_st
2 5695 11 222 130023 1 201084 5693 5694 1 18 0 1 1 0 0 0
2 5696 19 222 12003a 1 1000 5692 5695 13 18 0 1fff 0 0 0 0
2 5697 1 222 6000d 0 1410 0 0 13 1 bank_row
2 5698 38 222 6003a 303 2 5696 5697
2 5699 1 224 b0011 4 100c 0 0 1 1 reset_n
2 5700 1b 224 a000a 4 100c 5699 0 1 18 0 1 1 1 0 0
2 5701 39 224 60012 303 e 5700 0
2 5702 3d 235 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u6
2 5703 3d 224 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u5
4 5698 255 6 11 5701 5701 5698
4 5701 257 6 0 5703 5702 5698
4 5703 257 20 0 0 0 5698
4 5702 268 11 0 0 0 5698
3 1 sdrc_bank_fsm.$u4.$u5 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u4.$u5" 0 ../rtl/core/sdrc_bank_fsm.v 0 234 1
2 5704 0 225 d0010 1 21004 0 0 1 16 0 0
2 5705 1 225 20008 0 1410 0 0 1 1 l_start
2 5706 38 225 20010 1f5 6 5704 5705
2 5707 0 226 c000f 1 21004 0 0 1 16 0 0
2 5708 1 226 20007 0 1410 0 0 1 1 l_last
2 5709 38 226 2000f 1f5 6 5707 5708
2 5710 0 227 a000d 1 21004 0 0 1 16 0 0
2 5711 1 227 20005 0 1410 0 0 4 1 l_id
2 5712 38 227 2000d 1f5 6 5710 5711
2 5713 0 228 b000e 1 21004 0 0 1 16 0 0
2 5714 1 228 20006 0 1410 0 0 6 1 l_len
2 5715 38 228 2000e 1f5 6 5713 5714
2 5716 0 229 c000f 1 21004 0 0 1 16 0 0
2 5717 1 229 20007 0 1410 0 0 1 1 l_wrap
2 5718 38 229 2000f 1f5 6 5716 5717
2 5719 0 230 d0010 1 21004 0 0 1 16 0 0
2 5720 1 230 20008 0 1410 0 0 1 1 l_write
2 5721 38 230 20010 1f5 6 5719 5720
2 5722 0 231 d0010 1 21004 0 0 1 16 0 0
2 5723 1 231 20008 0 1410 0 0 13 1 l_raddr
2 5724 38 231 20010 1f5 6 5722 5723
2 5725 0 232 d0010 1 21004 0 0 1 16 0 0
2 5726 1 232 20008 0 1410 0 0 13 1 l_caddr
2 5727 38 232 20010 1f5 6 5725 5726
2 5728 0 233 1b001e 1 21004 0 0 1 16 0 0
2 5729 1 233 90016 0 1410 0 0 1 1 l_sdr_dma_last
2 5730 38 233 9001e 1f5 6 5728 5729
4 5706 258 2 11 5709 5709 5706
4 5709 259 2 0 5712 5712 5706
4 5712 260 2 0 5715 5715 5706
4 5715 261 2 0 5718 5718 5706
4 5718 262 2 0 5721 5721 5706
4 5721 263 2 0 5724 5724 5706
4 5724 264 2 0 5727 5727 5706
4 5727 265 2 0 5730 5730 5706
4 5730 266 9 0 0 0 5706
3 1 sdrc_bank_fsm.$u4.$u6 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u4.$u6" 0 ../rtl/core/sdrc_bank_fsm.v 0 247 1
2 5731 1 236 c0012 1 1004 0 0 1 1 b2r_ack
2 5732 39 236 80013 10e 6 5731 0
2 5733 3d 236 150019 0 5002 0 0 1 18 0 1 0 0 0 0 $u7
4 5732 269 8 11 5733 0 5732
4 5733 269 21 0 0 0 5732
3 1 sdrc_bank_fsm.$u4.$u6.$u7 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u4.$u6.$u7" 0 ../rtl/core/sdrc_bank_fsm.v 0 246 1
2 5734 1 237 110019 0 1010 0 0 1 1 r2b_start
2 5735 1 237 6000c 0 1410 0 0 1 1 l_start
2 5736 38 237 60019 0 32 5734 5735
2 5737 1 238 100017 0 1010 0 0 1 1 r2b_last
2 5738 1 238 6000b 0 1410 0 0 1 1 l_last
2 5739 38 238 60017 0 32 5737 5738
2 5740 1 239 e0017 0 1010 0 0 4 1 r2b_req_id
2 5741 1 239 60009 0 1410 0 0 4 1 l_id
2 5742 38 239 60017 0 32 5740 5741
2 5743 1 240 f0015 0 1010 0 0 6 1 r2b_len
2 5744 1 240 6000a 0 1410 0 0 6 1 l_len
2 5745 38 240 60015 0 32 5743 5744
2 5746 1 241 100017 0 1010 0 0 1 1 r2b_wrap
2 5747 1 241 6000b 0 1410 0 0 1 1 l_wrap
2 5748 38 241 60017 0 32 5746 5747
2 5749 1 242 110019 0 1010 0 0 1 1 r2b_write
2 5750 1 242 6000c 0 1410 0 0 1 1 l_write
2 5751 38 242 60019 0 32 5749 5750
2 5752 1 243 110019 0 1010 0 0 13 1 r2b_raddr
2 5753 1 243 6000c 0 1410 0 0 13 1 l_raddr
2 5754 38 243 60019 0 32 5752 5753
2 5755 1 244 110019 0 1010 0 0 13 1 r2b_caddr
2 5756 1 244 6000c 0 1410 0 0 13 1 l_caddr
2 5757 38 244 60019 0 32 5755 5756
2 5758 1 245 1d0028 0 1010 0 0 1 1 sdr_dma_last
2 5759 1 245 b0018 0 1410 0 0 1 1 l_sdr_dma_last
2 5760 38 245 b0028 0 32 5758 5759
4 5736 270 6 11 5739 5739 5736
4 5739 271 6 0 5742 5742 5736
4 5742 272 6 0 5745 5745 5736
4 5745 273 6 0 5748 5748 5736
4 5748 274 6 0 5751 5751 5736
4 5751 275 6 0 5754 5754 5736
4 5754 276 6 0 5757 5757 5736
4 5757 277 6 0 5760 5760 5736
4 5760 278 11 0 0 0 5736
3 1 sdrc_bank_fsm.$u8 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8" 0 ../rtl/core/sdrc_bank_fsm.v 0 359 1
2 5761 0 267 200023 1 21004 0 0 1 16 0 0
2 5762 1 267 7001c 0 1410 0 0 1 1 bank_prech_page_closed
2 5763 37 267 70023 4b 6 5761 5762
2 5764 0 268 110014 1 21004 0 0 1 16 0 0
2 5765 1 268 7000d 0 1410 0 0 1 1 b2x_req
2 5766 37 268 70014 4b 6 5764 5765
2 5767 0 269 130016 1 21000 0 0 2 16 0 3
2 5768 1 269 7000f 0 1400 0 0 2 1 b2x_cmd_t
2 5769 37 269 70016 4b 2 5767 5768
2 5770 0 270 110014 1 21004 0 0 1 16 0 0
2 5771 1 270 7000d 0 1410 0 0 1 1 b2r_ack
2 5772 37 270 70014 4b 6 5770 5771
2 5773 0 271 120016 1 21000 0 0 13 16 0 1fff
2 5774 1 271 7000e 0 1410 0 0 13 1 b2x_addr
2 5775 37 271 70016 4b 2 5773 5774
2 5776 1 272 16001c 1 1004 0 0 3 1 bank_st
2 5777 1 272 70012 0 1410 0 0 3 1 next_bank_st
2 5778 37 272 7001c 4b 6 5776 5777
2 5779 0 276 10006 1 21004 0 0 3 16 0 0
2 5780 1 274 c0012 4f 1006 0 0 3 1 bank_st
2 5781 2d 276 0 4b 104e 5779 5780 1 18 0 1 1 1 0 0
2 5782 0 318 10006 1 21008 0 0 3 16 1 0
2 5783 2d 318 0 1 1006 5782 5780 1 18 0 1 1 0 0 0
2 5784 0 327 10006 1 21008 0 0 3 16 2 0
2 5785 2d 327 0 1 1006 5784 5780 1 18 0 1 1 0 0 0
2 5786 0 336 10006 1 21008 0 0 3 16 3 0
2 5787 2d 336 0 1 1006 5786 5780 1 18 0 1 1 0 0 0
2 5788 0 348 8000d 1 21008 0 0 3 16 4 0
2 5789 2d 348 0 1 1006 5788 5780 1 18 0 1 1 0 0 0
2 5790 3d 348 110015 0 5002 0 0 1 18 0 1 0 0 0 0 $u21
2 5791 3d 336 a000e 0 5002 0 0 1 18 0 1 0 0 0 0 $u20
2 5792 3d 327 a000e 0 5002 0 0 1 18 0 1 0 0 0 0 $u19
2 5793 3d 318 a000e 0 5002 0 0 1 18 0 1 0 0 0 0 $u18
2 5794 3d 276 a000e 4a 5002 0 0 1 18 0 1 0 0 0 0 $u9
4 5763 300 7 11 5766 5766 5763
4 5766 301 7 0 5769 5769 5763
4 5769 302 7 0 5772 5772 5763
4 5772 303 7 0 5775 5775 5763
4 5775 304 7 0 5778 5778 5763
4 5778 305 7 0 5781 5781 5763
4 5781 309 0 0 5794 5783 5763
4 5794 309 10 0 0 0 5763
4 5783 351 0 0 5793 5785 5763
4 5793 351 10 0 0 0 5763
4 5785 360 0 0 5792 5787 5763
4 5792 360 10 0 0 0 5763
4 5787 369 0 0 5791 5789 5763
4 5791 369 10 0 0 0 5763
4 5789 381 0 0 5790 0 5763
4 5790 381 17 0 0 0 5763
3 1 sdrc_bank_fsm.$u8.$u9 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8.$u9" 0 ../rtl/core/sdrc_bank_fsm.v 0 316 1
2 5795 0 277 d0010 1 21004 0 0 1 16 0 0
2 5796 0 277 50008 1 21004 0 0 1 16 0 0
2 5797 11 277 50010 1 1048 5795 5796 1 18 0 1 0 1 0 0
2 5798 39 277 20011 4a a 5797 0
2 5799 3d 291 b000f 0 5002 0 0 1 18 0 1 0 0 0 0 $u14
2 5800 3d 277 130017 4a 5002 0 0 1 18 0 1 0 0 0 0 $u10
4 5798 310 2 11 5800 5799 5798
4 5800 310 19 0 0 0 5798
4 5799 324 11 0 0 0 5798
3 1 sdrc_bank_fsm.$u8.$u9.$u10 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8.$u9.$u10" 0 ../rtl/core/sdrc_bank_fsm.v 0 291 1
2 5801 1 278 130019 1 1004 0 0 1 1 r2b_req
2 5802 1b 278 120012 1 1008 5801 0 1 18 0 1 0 1 0 0
2 5803 39 278 e001a 4a a 5802 0
2 5804 1 281 17001e 0 1010 0 0 1 1 page_hit
2 5805 39 281 13001f 0 22 5804 0
2 5806 3d 286 130017 0 5002 0 0 1 18 0 1 0 0 0 0 $u13
2 5807 3d 281 210025 0 5002 0 0 1 18 0 1 0 0 0 0 $u12
2 5808 3d 278 1c0020 4a 5002 0 0 1 18 0 1 0 0 0 0 $u11
4 5803 311 14 11 5808 5805 5803
4 5808 311 28 0 0 0 5803
4 5805 314 19 0 5807 5806 5803
4 5807 314 33 0 0 0 5803
4 5806 319 19 0 0 0 5803
3 1 sdrc_bank_fsm.$u8.$u9.$u10.$u11 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8.$u9.$u10.$u11" 0 ../rtl/core/sdrc_bank_fsm.v 0 280 1
2 5809 0 279 200025 1 21004 0 0 3 16 0 0
2 5810 1 279 11001c 0 1410 0 0 3 1 next_bank_st
2 5811 37 279 110025 4a 6 5809 5810
4 5811 312 17 11 0 0 5811
3 1 sdrc_bank_fsm.$u8.$u9.$u10.$u12 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8.$u9.$u10.$u12" 0 ../rtl/core/sdrc_bank_fsm.v 0 285 1
2 5812 0 282 1b001e 0 21010 0 0 1 16 1 0
2 5813 1 282 110017 0 1410 0 0 1 1 b2r_ack
2 5814 37 282 11001e 0 32 5812 5813
2 5815 0 283 330037 0 21010 0 0 2 16 2 0
2 5816 0 283 2b002f 0 21010 0 0 2 16 3 0
2 5817 1a 283 1d002f 0 1030 5815 5816 2 18 0 3 0 0 0 0
2 5818 1 283 1e0026 0 201010 0 0 1 1 r2b_write
2 5819 19 283 1d0037 0 1030 5817 5818 2 18 0 3 0 0 0 0
2 5820 1 283 110019 0 1400 0 0 2 1 b2x_cmd_t
2 5821 37 283 110037 0 22 5819 5820
2 5822 0 284 200025 0 21010 0 0 3 16 3 0
2 5823 1 284 11001c 0 1410 0 0 3 1 next_bank_st
2 5824 37 284 110025 0 32 5822 5823
4 5814 315 17 11 5821 5821 5814
4 5821 316 17 0 5824 5824 5814
4 5824 317 17 0 0 0 5814
3 1 sdrc_bank_fsm.$u8.$u9.$u10.$u13 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8.$u9.$u10.$u13" 0 ../rtl/core/sdrc_bank_fsm.v 0 290 1
2 5825 0 287 1b001e 0 21010 0 0 1 16 1 0
2 5826 1 287 110017 0 1410 0 0 1 1 b2r_ack
2 5827 37 287 11001e 0 32 5825 5826
2 5828 0 288 1d0021 0 21010 0 0 2 16 0 0
2 5829 1 288 110019 0 1400 0 0 2 1 b2x_cmd_t
2 5830 37 288 110021 0 22 5828 5829
2 5831 0 289 200025 0 21010 0 0 3 16 1 0
2 5832 1 289 11001c 0 1410 0 0 3 1 next_bank_st
2 5833 37 289 110025 0 32 5831 5832
4 5827 320 17 11 5830 5830 5827
4 5830 321 17 0 5833 5833 5827
4 5833 322 17 0 0 0 5827
3 1 sdrc_bank_fsm.$u8.$u9.$u14 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8.$u9.$u14" 0 ../rtl/core/sdrc_bank_fsm.v 0 315 1
2 5834 1 292 130019 0 1010 0 0 1 1 r2b_req
2 5835 1b 292 120012 0 1020 5834 0 1 18 0 1 0 0 0 0
2 5836 39 292 e001a 0 22 5835 0
2 5837 1 300 17001e 0 1010 0 0 1 1 page_hit
2 5838 39 300 13001f 0 22 5837 0
2 5839 3d 308 130017 0 5002 0 0 1 18 0 1 0 0 0 0 $u17
2 5840 3d 300 210025 0 5002 0 0 1 18 0 1 0 0 0 0 $u16
2 5841 3d 292 1c0020 0 5002 0 0 1 18 0 1 0 0 0 0 $u15
4 5836 325 14 11 5841 5838 5836
4 5841 325 28 0 0 0 5836
4 5838 333 19 0 5840 5839 5836
4 5840 333 33 0 0 0 5836
4 5839 341 19 0 0 0 5836
3 1 sdrc_bank_fsm.$u8.$u9.$u14.$u15 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8.$u9.$u14.$u15" 0 ../rtl/core/sdrc_bank_fsm.v 0 299 1
2 5842 0 293 310034 0 21010 0 0 1 16 0 0
2 5843 1 293 18002d 0 1410 0 0 1 1 bank_prech_page_closed
2 5844 37 293 180034 0 32 5842 5843
2 5845 0 294 1b001e 0 21010 0 0 1 16 0 0
2 5846 1 294 110017 0 1410 0 0 1 1 b2x_req
2 5847 37 294 11001e 0 32 5845 5846
2 5848 0 295 1d0020 0 21010 0 0 2 16 0 3
2 5849 1 295 110019 0 1400 0 0 2 1 b2x_cmd_t
2 5850 37 295 110020 0 22 5848 5849
2 5851 0 296 1b001e 0 21010 0 0 1 16 0 0
2 5852 1 296 110017 0 1410 0 0 1 1 b2r_ack
2 5853 37 296 11001e 0 32 5851 5852
2 5854 0 297 1c0020 0 21010 0 0 13 16 0 1fff
2 5855 1 297 110018 0 1410 0 0 13 1 b2x_addr
2 5856 37 297 110020 0 32 5854 5855
2 5857 0 298 200025 0 21010 0 0 3 16 0 0
2 5858 1 298 11001c 0 1410 0 0 3 1 next_bank_st
2 5859 37 298 110025 0 32 5857 5858
4 5844 326 24 11 5847 5847 5844
4 5847 327 17 0 5850 5850 5844
4 5850 328 17 0 5853 5853 5844
4 5853 329 17 0 5856 5856 5844
4 5856 330 17 0 5859 5859 5844
4 5859 331 17 0 0 0 5844
3 1 sdrc_bank_fsm.$u8.$u9.$u14.$u16 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8.$u9.$u14.$u16" 0 ../rtl/core/sdrc_bank_fsm.v 0 307 1
2 5860 1 302 27002e 0 1010 0 0 1 1 xfr_ok_t
2 5861 1 302 1a0023 0 1010 0 0 1 1 x2b_rdok_t
2 5862 8 302 1a002e 0 1030 5860 5861 1 18 0 1 0 0 0 0
2 5863 1 301 36003d 0 1010 0 0 1 1 xfr_ok_t
2 5864 1 301 290032 0 1010 0 0 1 1 x2b_wrok_t
2 5865 8 301 29003d 0 1030 5863 5864 1 18 0 1 0 0 0 0
2 5866 1a 301 1b003d 0 1030 5862 5865 1 18 0 1 0 0 0 0
2 5867 1 301 1c0024 0 201010 0 0 1 1 r2b_write
2 5868 19 301 1b002e 0 1030 5866 5867 1 18 0 1 0 0 0 0
2 5869 1 301 110017 0 1410 0 0 1 1 b2x_req
2 5870 37 301 11002e 0 32 5868 5869
2 5871 0 303 330037 0 21010 0 0 2 16 2 0
2 5872 0 303 2b002f 0 21010 0 0 2 16 3 0
2 5873 1a 303 1d002f 0 1030 5871 5872 2 18 0 3 0 0 0 0
2 5874 1 303 1e0026 0 201010 0 0 1 1 r2b_write
2 5875 19 303 1d0037 0 1030 5873 5874 2 18 0 3 0 0 0 0
2 5876 1 303 110019 0 1400 0 0 2 1 b2x_cmd_t
2 5877 37 303 110037 0 22 5875 5876
2 5878 0 304 1b001e 0 21010 0 0 1 16 1 0
2 5879 1 304 110017 0 1410 0 0 1 1 b2r_ack
2 5880 37 304 11001e 0 32 5878 5879
2 5881 1 305 1c0024 0 1010 0 0 13 1 r2b_caddr
2 5882 1 305 110018 0 1410 0 0 13 1 b2x_addr
2 5883 37 305 110024 0 32 5881 5882
2 5884 0 306 35003a 0 21010 0 0 3 16 3 0
2 5885 0 306 2c0031 0 21010 0 0 3 16 0 0
2 5886 1a 306 200031 0 1030 5884 5885 3 18 0 7 0 0 0 0
2 5887 1 306 210027 0 201010 0 0 1 1 x2b_ack
2 5888 19 306 20003a 0 1030 5886 5887 3 18 0 7 0 0 0 0
2 5889 1 306 11001c 0 1410 0 0 3 1 next_bank_st
2 5890 37 306 11003a 0 32 5888 5889
4 5870 334 17 11 5877 5877 5870
4 5877 336 17 0 5880 5880 5870
4 5880 337 17 0 5883 5883 5870
4 5883 338 17 0 5890 5890 5870
4 5890 339 17 0 0 0 5870
3 1 sdrc_bank_fsm.$u8.$u9.$u14.$u17 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8.$u9.$u14.$u17" 0 ../rtl/core/sdrc_bank_fsm.v 0 314 1
2 5891 1 309 250030 0 1010 0 0 1 1 x2b_pre_ok_t
2 5892 1 309 1b0021 0 1010 0 0 1 1 tras_ok
2 5893 8 309 1b0030 0 1030 5891 5892 1 18 0 1 0 0 0 0
2 5894 1 309 110017 0 1410 0 0 1 1 b2x_req
2 5895 37 309 110030 0 32 5893 5894
2 5896 0 310 1d0021 0 21010 0 0 2 16 0 0
2 5897 1 310 110019 0 1400 0 0 2 1 b2x_cmd_t
2 5898 37 310 110021 0 22 5896 5897
2 5899 0 311 1b001e 0 21010 0 0 1 16 1 0
2 5900 1 311 110017 0 1410 0 0 1 1 b2r_ack
2 5901 37 311 11001e 0 32 5899 5900
2 5902 0 312 28002e 0 61010 0 0 13 16 bff 0
2 5903 1 312 1c0024 0 1010 0 0 13 1 r2b_raddr
2 5904 8 312 1c002e 0 1030 5902 5903 13 18 0 1fff 0 0 0 0
2 5905 1 312 110018 0 1410 0 0 13 1 b2x_addr
2 5906 37 312 11002e 0 32 5904 5905
2 5907 0 313 510056 0 21010 0 0 3 16 1 0
2 5908 0 313 48004d 0 21010 0 0 3 16 2 0
2 5909 1a 313 3c004d 0 1030 5907 5908 3 18 0 7 0 0 0 0
2 5910 1 313 3d0043 0 201010 0 0 1 1 x2b_ack
2 5911 19 313 3c0056 0 1030 5909 5910 3 18 0 7 0 0 0 0
2 5912 0 313 330038 0 21010 0 0 3 16 1 0
2 5913 1a 313 200038 0 1030 5911 5912 3 18 0 7 0 0 0 0
2 5914 1 313 21002e 0 201010 0 0 1 1 l_sdr_dma_last
2 5915 19 313 200056 0 1030 5913 5914 3 18 0 7 0 0 0 0
2 5916 1 313 11001c 0 1410 0 0 3 1 next_bank_st
2 5917 37 313 110056 0 32 5915 5916
4 5895 342 17 11 5898 5898 5895
4 5898 343 17 0 5901 5901 5895
4 5901 344 17 0 5906 5906 5895
4 5906 345 17 0 5917 5917 5895
4 5917 346 17 0 0 0 5895
3 1 sdrc_bank_fsm.$u8.$u18 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8.$u18" 0 ../rtl/core/sdrc_bank_fsm.v 0 325 1
2 5918 1 319 180023 0 1010 0 0 1 1 x2b_pre_ok_t
2 5919 1 319 e0014 0 1010 0 0 1 1 tras_ok
2 5920 8 319 e0023 0 1030 5918 5919 1 18 0 1 0 0 0 0
2 5921 1 319 4000a 0 1410 0 0 1 1 b2x_req
2 5922 37 319 40023 0 32 5920 5921
2 5923 0 320 100014 0 21010 0 0 2 16 0 0
2 5924 1 320 4000c 0 1400 0 0 2 1 b2x_cmd_t
2 5925 37 320 40014 0 22 5923 5924
2 5926 0 321 e0011 0 21010 0 0 1 16 0 0
2 5927 1 321 4000a 0 1410 0 0 1 1 b2r_ack
2 5928 37 321 40011 0 32 5926 5927
2 5929 0 322 19001f 0 61010 0 0 13 16 bff 0
2 5930 1 322 f0015 0 1010 0 0 13 1 l_raddr
2 5931 8 322 f001f 0 1030 5929 5930 13 18 0 1fff 0 0 0 0
2 5932 1 322 4000b 0 1410 0 0 13 1 b2x_addr
2 5933 37 322 4001f 0 32 5931 5932
2 5934 0 323 240027 0 21010 0 0 1 16 0 0
2 5935 1 323 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 5936 37 323 b0027 0 32 5934 5935
2 5937 0 324 28002d 0 21010 0 0 3 16 1 0
2 5938 0 324 1f0024 0 21010 0 0 3 16 2 0
2 5939 1a 324 130024 0 1030 5937 5938 3 18 0 7 0 0 0 0
2 5940 1 324 14001a 0 201010 0 0 1 1 x2b_ack
2 5941 19 324 13002d 0 1030 5939 5940 3 18 0 7 0 0 0 0
2 5942 1 324 4000f 0 1410 0 0 3 1 next_bank_st
2 5943 37 324 4002d 0 32 5941 5942
4 5922 352 4 11 5925 5925 5922
4 5925 353 4 0 5928 5928 5922
4 5928 354 4 0 5933 5933 5922
4 5933 355 4 0 5936 5936 5922
4 5936 356 11 0 5943 5943 5922
4 5943 357 4 0 0 0 5922
3 1 sdrc_bank_fsm.$u8.$u19 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8.$u19" 0 ../rtl/core/sdrc_bank_fsm.v 0 334 1
2 5944 1 328 1a0025 0 1010 0 0 1 1 x2b_act_ok_t
2 5945 1 328 e0016 0 1010 0 0 1 1 timer0_tc
2 5946 8 328 e0025 0 1030 5944 5945 1 18 0 1 0 0 0 0
2 5947 1 328 4000a 0 1410 0 0 1 1 b2x_req
2 5948 37 328 40025 0 32 5946 5947
2 5949 0 329 100014 0 21010 0 0 2 16 1 0
2 5950 1 329 4000c 0 1400 0 0 2 1 b2x_cmd_t
2 5951 37 329 40014 0 22 5949 5950
2 5952 0 330 e0011 0 21010 0 0 1 16 0 0
2 5953 1 330 4000a 0 1410 0 0 1 1 b2r_ack
2 5954 37 330 40011 0 32 5952 5953
2 5955 1 331 f0015 0 1010 0 0 13 1 l_raddr
2 5956 1 331 4000b 0 1410 0 0 13 1 b2x_addr
2 5957 37 331 40015 0 32 5955 5956
2 5958 0 332 240027 0 21010 0 0 1 16 0 0
2 5959 1 332 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 5960 37 332 b0027 0 32 5958 5959
2 5961 0 333 28002d 0 21010 0 0 3 16 2 0
2 5962 0 333 1f0024 0 21010 0 0 3 16 3 0
2 5963 1a 333 130024 0 1030 5961 5962 3 18 0 7 0 0 0 0
2 5964 1 333 14001a 0 201010 0 0 1 1 x2b_ack
2 5965 19 333 13002d 0 1030 5963 5964 3 18 0 7 0 0 0 0
2 5966 1 333 4000f 0 1410 0 0 3 1 next_bank_st
2 5967 37 333 4002d 0 32 5965 5966
4 5948 361 4 11 5951 5951 5948
4 5951 362 4 0 5954 5954 5948
4 5954 363 4 0 5957 5957 5948
4 5957 364 4 0 5960 5960 5948
4 5960 365 11 0 5967 5967 5948
4 5967 366 4 0 0 0 5948
3 1 sdrc_bank_fsm.$u8.$u20 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8.$u20" 0 ../rtl/core/sdrc_bank_fsm.v 0 346 1
2 5968 1 338 200027 0 1010 0 0 1 1 xfr_ok_t
2 5969 1 338 13001c 0 1010 0 0 1 1 x2b_rdok_t
2 5970 1 338 7000f 0 1010 0 0 1 1 timer0_tc
2 5971 8 338 7001c 0 1030 5969 5970 1 18 0 1 0 0 0 0
2 5972 8 338 70027 0 1030 5968 5971 1 18 0 1 0 0 0 0
2 5973 1 337 33003a 0 1010 0 0 1 1 xfr_ok_t
2 5974 1 337 26002f 0 1010 0 0 1 1 x2b_wrok_t
2 5975 1 337 1a0022 0 1010 0 0 1 1 timer0_tc
2 5976 8 337 1a002f 0 1030 5974 5975 1 18 0 1 0 0 0 0
2 5977 8 337 1a003a 0 1030 5973 5976 1 18 0 1 0 0 0 0
2 5978 1a 337 e003a 0 1030 5972 5977 1 18 0 1 0 0 0 0
2 5979 1 337 f0015 0 201010 0 0 1 1 l_write
2 5980 19 337 e0027 0 1030 5978 5979 1 18 0 1 0 0 0 0
2 5981 1 337 4000a 0 1410 0 0 1 1 b2x_req
2 5982 37 337 40027 0 32 5980 5981
2 5983 0 339 240028 0 21010 0 0 2 16 2 0
2 5984 0 339 1c0020 0 21010 0 0 2 16 3 0
2 5985 1a 339 100020 0 1030 5983 5984 2 18 0 3 0 0 0 0
2 5986 1 339 110017 0 201010 0 0 1 1 l_write
2 5987 19 339 100028 0 1030 5985 5986 2 18 0 3 0 0 0 0
2 5988 1 339 4000c 0 1400 0 0 2 1 b2x_cmd_t
2 5989 37 339 40028 0 22 5987 5988
2 5990 0 340 e0011 0 21010 0 0 1 16 0 0
2 5991 1 340 4000a 0 1410 0 0 1 1 b2r_ack
2 5992 37 340 40011 0 32 5990 5991
2 5993 1 341 f0015 0 1010 0 0 13 1 l_caddr
2 5994 1 341 4000b 0 1410 0 0 13 1 b2x_addr
2 5995 37 341 40015 0 32 5993 5994
2 5996 0 342 240027 0 21010 0 0 1 16 0 0
2 5997 1 342 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 5998 37 342 b0027 0 32 5996 5997
2 5999 0 345 1a001f 0 21010 0 0 3 16 3 0
2 6000 0 345 110016 0 21010 0 0 3 16 0 0
2 6001 1a 345 50016 0 1030 5999 6000 3 18 0 7 0 0 0 0
2 6002 1 345 6000c 0 201010 0 0 1 1 x2b_ack
2 6003 19 345 5001f 0 1030 6001 6002 3 18 0 7 0 0 0 0
2 6004 0 344 37003c 0 21010 0 0 3 16 4 0
2 6005 1a 344 1a003c 0 1030 6003 6004 3 18 0 7 0 0 0 0
2 6006 1 344 250032 0 1010 0 0 1 1 l_sdr_dma_last
2 6007 1 344 1b0021 0 1010 0 0 1 1 x2b_ack
2 6008 8 344 1b0032 0 201030 6006 6007 1 18 0 1 0 0 0 0
2 6009 19 344 1a001f 0 1030 6005 6008 3 18 0 7 0 0 0 0
2 6010 0 343 230028 0 21010 0 0 3 16 2 0
2 6011 1a 343 130028 0 1030 6009 6010 3 18 0 7 0 0 0 0
2 6012 1 343 14001e 0 201010 0 0 1 1 x2b_refresh
2 6013 19 343 13001f 0 1030 6011 6012 3 18 0 7 0 0 0 0
2 6014 1 343 4000f 0 1410 0 0 3 1 next_bank_st
2 6015 37 343 4001f 0 32 6013 6014
4 5982 370 4 11 5989 5989 5982
4 5989 372 4 0 5992 5992 5982
4 5992 373 4 0 5995 5995 5982
4 5995 374 4 0 5998 5998 5982
4 5998 375 11 0 6015 6015 5982
4 6015 376 4 0 0 0 5982
3 1 sdrc_bank_fsm.$u8.$u21 "tb.dut.u_sdrc_core.u_bank_ctl.bank3_fsm.$u8.$u21" 0 ../rtl/core/sdrc_bank_fsm.v 0 355 1
2 6016 1 349 180023 0 1010 0 0 1 1 x2b_pre_ok_t
2 6017 1 349 e0014 0 1010 0 0 1 1 tras_ok
2 6018 8 349 e0023 0 1030 6016 6017 1 18 0 1 0 0 0 0
2 6019 1 349 4000a 0 1410 0 0 1 1 b2x_req
2 6020 37 349 40023 0 32 6018 6019
2 6021 0 350 100014 0 21010 0 0 2 16 0 0
2 6022 1 350 4000c 0 1400 0 0 2 1 b2x_cmd_t
2 6023 37 350 40014 0 22 6021 6022
2 6024 0 351 e0011 0 21010 0 0 1 16 0 0
2 6025 1 351 4000a 0 1410 0 0 1 1 b2r_ack
2 6026 37 351 40011 0 32 6024 6025
2 6027 0 352 19001f 0 61010 0 0 13 16 bff 0
2 6028 1 352 f0015 0 1010 0 0 13 1 l_raddr
2 6029 8 352 f001f 0 1030 6027 6028 13 18 0 1fff 0 0 0 0
2 6030 1 352 4000b 0 1410 0 0 13 1 b2x_addr
2 6031 37 352 4001f 0 32 6029 6030
2 6032 0 353 240027 0 21010 0 0 1 16 1 0
2 6033 1 353 b0020 0 1410 0 0 1 1 bank_prech_page_closed
2 6034 37 353 b0027 0 32 6032 6033
2 6035 0 354 28002d 0 21010 0 0 3 16 4 0
2 6036 0 354 1f0024 0 21010 0 0 3 16 0 0
2 6037 1a 354 130024 0 1030 6035 6036 3 18 0 7 0 0 0 0
2 6038 1 354 14001a 0 201010 0 0 1 1 x2b_ack
2 6039 19 354 13002d 0 1030 6037 6038 3 18 0 7 0 0 0 0
2 6040 1 354 4000f 0 1410 0 0 3 1 next_bank_st
2 6041 37 354 4002d 0 32 6039 6040
4 6020 382 4 11 6023 6023 6020
4 6023 383 4 0 6026 6026 6020
4 6026 384 4 0 6031 6031 6020
4 6031 385 4 0 6034 6034 6020
4 6034 386 11 0 6041 6041 6020
4 6041 387 4 0 0 0 6020
3 0 sdrc_xfr_ctl "tb.dut.u_sdrc_core.u_xfr_ctl" 0 ../rtl/core/sdrc_xfr_ctl.v 66 772 1
2 6042 0 220 310034 1 21004 0 0 1 16 0 0
2 6043 0 220 2a002d 1 21008 0 0 1 16 1 0
2 6044 1a 220 15002d 9 1104 6042 6043 1 18 0 1 1 0 0 0
2 6045 0 220 210025 1 21008 0 0 2 16 2 0
2 6046 1 220 16001c 8 100c 0 0 2 1 b2x_cmd
2 6047 11 220 160025 9 201284 6045 6046 1 18 0 1 1 0 0 0
2 6048 19 220 150034 9 1004 6044 6047 1 18 0 1 1 0 0 0
2 6049 1 220 a0011 0 1410 0 0 1 1 b2x_read
2 6050 35 220 a0034 6 6 6048 6049
2 6051 0 222 320035 1 21004 0 0 1 16 0 0
2 6052 0 222 2b002e 1 21008 0 0 1 16 1 0
2 6053 1a 222 16002e 9 110c 6051 6052 1 18 0 1 1 1 0 0
2 6054 0 222 220026 1 21008 0 0 2 16 3 0
2 6055 1 222 17001d 8 100c 0 0 2 1 b2x_cmd
2 6056 11 222 170026 9 20128c 6054 6055 1 18 0 1 1 1 0 0
2 6057 19 222 160035 9 100c 6053 6056 1 18 0 1 1 1 0 0
2 6058 1 222 a0012 0 1410 0 0 1 1 b2x_write
2 6059 35 222 a0035 7 e 6057 6058
2 6060 0 224 330036 1 21004 0 0 1 16 0 0
2 6061 0 224 2c002f 1 21008 0 0 1 16 1 0
2 6062 1a 224 17002f 9 110c 6060 6061 1 18 0 1 1 1 0 0
2 6063 0 224 230027 1 21004 0 0 2 16 0 0
2 6064 1 224 18001e 8 100c 0 0 2 1 b2x_cmd
2 6065 11 224 180027 9 20114c 6063 6064 1 18 0 1 1 1 0 0
2 6066 19 224 170036 9 100c 6062 6065 1 18 0 1 1 1 0 0
2 6067 1 224 a0013 0 1410 0 0 1 1 b2x_prechg
2 6068 35 224 a0036 7 e 6066 6067
2 6069 0 229 220028 1 21008 0 0 4 16 f 0
2 6070 0 229 18001e 1 21008 0 0 4 16 4 0
2 6071 1a 229 3001e 9 1208 6069 6070 4 18 0 f b f 0 0
2 6072 0 229 f0013 1 21008 0 0 2 16 3 0
2 6073 1 229 4000a 8 100c 0 0 2 1 b2x_cmd
2 6074 11 229 40013 9 20128c 6072 6073 1 18 0 1 1 1 0 0
2 6075 19 229 30028 9 1008 6071 6074 4 18 0 f b f 0 0
2 6076 0 228 18001e 1 21008 0 0 4 16 5 0
2 6077 1a 228 3001e 9 1208 6075 6076 4 18 0 f b f 0 0
2 6078 0 228 f0013 1 21008 0 0 2 16 2 0
2 6079 1 228 4000a 8 100c 0 0 2 1 b2x_cmd
2 6080 11 228 40013 9 201284 6078 6079 1 18 0 1 1 0 0 0
2 6081 19 228 30028 9 1008 6077 6080 4 18 0 f b f 0 0
2 6082 0 227 18001e 1 21008 0 0 4 16 3 0
2 6083 1a 227 3001e 9 1208 6081 6082 4 18 0 f f f 0 0
2 6084 0 227 f0013 1 21008 0 0 2 16 1 0
2 6085 1 227 4000a 8 100c 0 0 2 1 b2x_cmd
2 6086 11 227 40013 9 20128c 6084 6085 1 18 0 1 1 1 0 0
2 6087 19 227 30028 9 1008 6083 6086 4 18 0 f f f 0 0
2 6088 0 226 2d0033 1 21008 0 0 4 16 2 0
2 6089 1a 226 180033 9 1208 6087 6088 4 18 0 f f 7 0 0
2 6090 0 226 240028 1 21004 0 0 2 16 0 0
2 6091 1 226 19001f 8 100c 0 0 2 1 b2x_cmd
2 6092 11 226 190028 9 20114c 6090 6091 1 18 0 1 1 1 0 0
2 6093 19 226 180028 9 1008 6089 6092 4 18 0 f f 7 0 0
2 6094 1 226 a0014 0 1410 0 0 4 1 b2x_sdr_cmd
2 6095 35 226 a0028 8 a 6093 6094
2 6096 0 231 2f0032 1 21004 0 0 1 16 0 0
2 6097 0 231 28002b 1 21008 0 0 1 16 1 0
2 6098 1a 231 15002b 3 1108 6096 6097 1 18 0 1 0 1 0 0
2 6099 1 231 200023 1 1004 0 0 2 1 l_ba
2 6100 1 231 16001b 2 1004 0 0 2 1 b2x_ba
2 6101 11 231 160023 2 201048 6099 6100 1 18 0 1 0 1 0 0
2 6102 19 231 150032 3 1008 6098 6101 1 18 0 1 0 1 0 0
2 6103 1 231 a0011 0 1410 0 0 1 1 page_hit
2 6104 35 231 a0032 2 a 6102 6103
2 6105 1 233 28002f 2 1008 0 0 1 1 page_hit
2 6106 1 233 1b0024 7 100c 0 0 1 1 b2x_prechg
2 6107 8 233 1b002f 7 128c 6105 6106 1 18 0 1 1 0 1 0
2 6108 1 233 a0017 0 1410 0 0 1 1 b2x_prechg_hit
2 6109 35 233 a002f 7 e 6107 6108
2 6110 1 236 200028 12 1008 0 0 4 1 i_xfr_cmd
2 6111 1 236 12001c 8 1008 0 0 4 1 b2x_sdr_cmd
2 6112 1a 236 6001c 26 1208 6110 6111 4 18 0 f f f 0 0
2 6113 1 236 7000d 17 20100c 0 0 1 1 sel_b2x
2 6114 19 236 60028 26 1008 6112 6113 4 18 0 f f f 0 0
2 6115 1 235 210028 27 100c 0 0 4 1 mgmt_cmd
2 6116 1a 235 140028 4f 128c 6114 6115 4 18 0 f f f 0 0
2 6117 1 235 15001c 5 20100c 0 0 1 1 sel_mgmt
2 6118 19 235 140028 4f 100c 6116 6117 4 18 0 f f f 0 0
2 6119 1 235 a0010 0 1410 0 0 4 1 xfr_cmd
2 6120 35 235 a0028 47 e 6118 6119
2 6121 0 239 280028 1 1008 0 0 32 48 1 0
2 6122 1 239 1e0026 25 100c 0 0 13 1 xfr_caddr
2 6123 6 239 1e0028 26 1288 6121 6122 32 18 0 ffffffff fffffffe 1 de 1
2 6124 1 239 13001a 15 1008 0 0 13 1 b2x_addr
2 6125 1a 239 7001a 3e 1208 6123 6124 32 18 0 ffffffff ffffffff ff 0 0
2 6126 1 239 8000e 17 20100c 0 0 1 1 sel_b2x
2 6127 19 239 70028 3e 1008 6125 6126 32 18 0 ffffffff ffffffff ff 0 0
2 6128 1 238 22002a 3 1008 0 0 13 1 mgmt_addr
2 6129 1a 238 15002a 45 1208 6127 6128 32 18 0 ffffffff ffffffff 4ff 0 0
2 6130 1 238 16001d 5 20100c 0 0 1 1 sel_mgmt
2 6131 19 238 150028 45 1008 6129 6130 13 18 0 1fff 1fff 4ff 0 0
2 6132 1 238 a0011 0 1410 0 0 13 1 xfr_addr
2 6133 35 238 a0028 41 a 6131 6132
2 6134 1 241 15001c 5 100c 0 0 1 1 sel_mgmt
2 6135 1 241 a0011 0 1410 0 0 1 1 mgmt_ack
2 6136 35 241 a001c 6 e 6134 6135
2 6137 1 243 14001a 17 100c 0 0 1 1 sel_b2x
2 6138 1 243 a0010 0 1410 0 0 1 1 x2b_ack
2 6139 35 243 a001a 18 e 6137 6138
2 6140 1 245 290031 7 100c 0 0 1 1 b2x_write
2 6141 1 245 1e0025 6 1004 0 0 1 1 b2x_read
2 6142 9 245 1e0031 7 2010cc 6140 6141 1 18 0 1 0 1 1 0
2 6143 1 245 130019 17 100c 0 0 1 1 sel_b2x
2 6144 8 245 130032 1c 13cc 6142 6143 1 18 0 1 1 1 1 0
2 6145 1 245 a000f 0 1410 0 0 1 1 ld_xfr
2 6146 35 245 a0032 14 e 6144 6145
2 6147 1 247 29002d 6e 100c 0 0 6 1 l_len
2 6148 1 247 1f0025 2 1008 0 0 6 1 b2x_len
2 6149 1a 247 140025 79 120c 6147 6148 6 18 0 3f 3f 3f 0 0
2 6150 1 247 15001a 14 20100c 0 0 1 1 ld_xfr
2 6151 19 247 14002d 79 100c 6149 6150 6 18 0 3f 3f 3f 0 0
2 6152 1 247 a0010 0 1410 0 0 6 1 xfr_len
2 6153 35 247 a002d 6f e 6151 6152
2 6154 0 251 300030 1 1008 0 0 32 48 1 0
2 6155 1 251 28002c 6e 100c 0 0 6 1 l_len
2 6156 7 251 280030 6f 128c 6154 6155 32 18 0 ffffffff fffffffe 1 3e 1
2 6157 1 251 200024 6e 100c 0 0 6 1 l_len
2 6158 1a 251 120024 70 1388 6156 6157 32 18 0 ffffffff ffffffff ffffffff 0 0
2 6159 1 251 13001b 15 20100c 0 0 1 1 l_xfr_end
2 6160 19 251 120030 70 1008 6158 6159 32 18 0 ffffffff ffffffff ffffffff 0 0
2 6161 1 250 24002a 2 1008 0 0 6 1 b2x_len
2 6162 1a 250 19002a 7a 1208 6160 6161 32 18 0 ffffffff ffffffff ffffffff 0 0
2 6163 1 250 1a001f 14 20100c 0 0 1 1 ld_xfr
2 6164 19 250 190030 7a 1008 6162 6163 6 18 0 3f 3f 3f 0 0
2 6165 1 250 a0015 0 1410 0 0 6 1 next_xfr_len
2 6166 35 250 a0030 6e a 6164 6165
2 6167 0 257 120012 2 1008 0 0 32 48 6 0
2 6168 23 257 80013 2 1004 0 6167 1 18 0 1 0 0 0 0 l_rd_next
2 6169 0 256 2c002c 2 1008 0 0 32 48 5 0
2 6170 23 256 22002d 2 1004 0 6169 1 18 0 1 0 0 0 0 l_rd_next
2 6171 1a 256 8002d 4 1044 6168 6170 1 18 0 1 1 0 0 0
2 6172 0 256 18001d 1 21008 0 0 3 16 4 0
2 6173 1 256 90013 2 100c 0 0 3 1 cas_latency
2 6174 11 256 9001d 3 201284 6172 6173 1 18 0 1 1 0 0 0
2 6175 19 256 80013 4 1004 6171 6174 1 18 0 1 1 0 0 0
2 6176 0 255 2c002c 2 1008 0 0 32 48 4 0
2 6177 23 255 22002d 2 1004 0 6176 1 18 0 1 0 0 0 0 l_rd_next
2 6178 1a 255 8002d 4 1044 6175 6177 1 18 0 1 1 0 0 0
2 6179 0 255 18001d 1 21008 0 0 3 16 3 0
2 6180 1 255 90013 2 100c 0 0 3 1 cas_latency
2 6181 11 255 9001d 3 20128c 6179 6180 1 18 0 1 1 1 0 0
2 6182 19 255 80013 4 1004 6178 6181 1 18 0 1 1 0 0 0
2 6183 0 254 2c002c 2 1008 0 0 32 48 3 0
2 6184 23 254 22002d 2 1004 0 6183 1 18 0 1 0 0 0 0 l_rd_next
2 6185 1a 254 8002d 4 1044 6182 6184 1 18 0 1 1 0 0 0
2 6186 0 254 18001d 1 21008 0 0 3 16 2 0
2 6187 1 254 90013 2 100c 0 0 3 1 cas_latency
2 6188 11 254 9001d 3 201284 6186 6187 1 18 0 1 1 0 0 0
2 6189 19 254 80013 4 1004 6185 6188 1 18 0 1 1 0 0 0
2 6190 0 253 3a003a 2 1008 0 0 32 48 2 0
2 6191 23 253 30003b 2 1004 0 6190 1 18 0 1 0 0 0 0 l_rd_next
2 6192 1a 253 16003b 4 1044 6189 6191 1 18 0 1 1 0 0 0
2 6193 0 253 26002b 1 21008 0 0 3 16 1 0
2 6194 1 253 170021 2 100c 0 0 3 1 cas_latency
2 6195 11 253 17002b 3 201284 6193 6194 1 18 0 1 1 0 0 0
2 6196 19 253 160013 4 1004 6192 6195 1 18 0 1 1 0 0 0
2 6197 1 253 a0012 0 1410 0 0 1 1 d_rd_next
2 6198 35 253 a0013 2 6 6196 6197
2 6199 0 263 120012 2 1008 0 0 32 48 6 0
2 6200 23 263 80013 2 1004 0 6199 1 18 0 1 0 0 0 0 l_rd_last
2 6201 0 262 2c002c 2 1008 0 0 32 48 5 0
2 6202 23 262 22002d 2 1004 0 6201 1 18 0 1 0 0 0 0 l_rd_last
2 6203 1a 262 8002d 4 1044 6200 6202 1 18 0 1 1 0 0 0
2 6204 0 262 18001d 1 21008 0 0 3 16 4 0
2 6205 1 262 90013 2 100c 0 0 3 1 cas_latency
2 6206 11 262 9001d 3 201284 6204 6205 1 18 0 1 1 0 0 0
2 6207 19 262 80013 4 1004 6203 6206 1 18 0 1 1 0 0 0
2 6208 0 261 2c002c 2 1008 0 0 32 48 4 0
2 6209 23 261 22002d 2 1004 0 6208 1 18 0 1 0 0 0 0 l_rd_last
2 6210 1a 261 8002d 4 1044 6207 6209 1 18 0 1 1 0 0 0
2 6211 0 261 18001d 1 21008 0 0 3 16 3 0
2 6212 1 261 90013 2 100c 0 0 3 1 cas_latency
2 6213 11 261 9001d 3 20128c 6211 6212 1 18 0 1 1 1 0 0
2 6214 19 261 80013 4 1004 6210 6213 1 18 0 1 1 0 0 0
2 6215 0 260 2c002c 2 1008 0 0 32 48 3 0
2 6216 23 260 22002d 2 1004 0 6215 1 18 0 1 0 0 0 0 l_rd_last
2 6217 1a 260 8002d 4 1044 6214 6216 1 18 0 1 1 0 0 0
2 6218 0 260 18001d 1 21008 0 0 3 16 2 0
2 6219 1 260 90013 2 100c 0 0 3 1 cas_latency
2 6220 11 260 9001d 3 201284 6218 6219 1 18 0 1 1 0 0 0
2 6221 19 260 80013 4 1004 6217 6220 1 18 0 1 1 0 0 0
2 6222 0 259 3a003a 2 1008 0 0 32 48 2 0
2 6223 23 259 30003b 2 1004 0 6222 1 18 0 1 0 0 0 0 l_rd_last
2 6224 1a 259 16003b 4 1044 6221 6223 1 18 0 1 1 0 0 0
2 6225 0 259 26002b 1 21008 0 0 3 16 1 0
2 6226 1 259 170021 2 100c 0 0 3 1 cas_latency
2 6227 11 259 17002b 3 201284 6225 6226 1 18 0 1 1 0 0 0
2 6228 19 259 160013 4 1004 6224 6227 1 18 0 1 1 0 0 0
2 6229 1 259 a0012 0 1410 0 0 1 1 d_rd_last
2 6230 35 259 a0013 2 6 6228 6229
2 6231 0 269 140014 2 1008 0 0 32 48 6 0
2 6232 23 269 90015 2 1004 0 6231 1 18 0 1 0 0 0 0 l_rd_start
2 6233 0 268 2e002e 2 1008 0 0 32 48 5 0
2 6234 23 268 23002f 2 1004 0 6233 1 18 0 1 0 0 0 0 l_rd_start
2 6235 1a 268 9002f 4 1044 6232 6234 1 18 0 1 1 0 0 0
2 6236 0 268 19001e 1 21008 0 0 3 16 4 0
2 6237 1 268 a0014 2 100c 0 0 3 1 cas_latency
2 6238 11 268 a001e 3 201284 6236 6237 1 18 0 1 1 0 0 0
2 6239 19 268 90015 4 1004 6235 6238 1 18 0 1 1 0 0 0
2 6240 0 267 2e002e 2 1008 0 0 32 48 4 0
2 6241 23 267 23002f 2 1004 0 6240 1 18 0 1 0 0 0 0 l_rd_start
2 6242 1a 267 9002f 4 1044 6239 6241 1 18 0 1 1 0 0 0
2 6243 0 267 19001e 1 21008 0 0 3 16 3 0
2 6244 1 267 a0014 2 100c 0 0 3 1 cas_latency
2 6245 11 267 a001e 3 20128c 6243 6244 1 18 0 1 1 1 0 0
2 6246 19 267 90015 4 1004 6242 6245 1 18 0 1 1 0 0 0
2 6247 0 266 2e002e 2 1008 0 0 32 48 3 0
2 6248 23 266 23002f 2 1004 0 6247 1 18 0 1 0 0 0 0 l_rd_start
2 6249 1a 266 9002f 4 1044 6246 6248 1 18 0 1 1 0 0 0
2 6250 0 266 19001e 1 21008 0 0 3 16 2 0
2 6251 1 266 a0014 2 100c 0 0 3 1 cas_latency
2 6252 11 266 a001e 3 201284 6250 6251 1 18 0 1 1 0 0 0
2 6253 19 266 90015 4 1004 6249 6252 1 18 0 1 1 0 0 0
2 6254 0 265 3c003c 2 1008 0 0 32 48 2 0
2 6255 23 265 31003d 2 1004 0 6254 1 18 0 1 0 0 0 0 l_rd_start
2 6256 1a 265 17003d 4 1044 6253 6255 1 18 0 1 1 0 0 0
2 6257 0 265 27002c 1 21008 0 0 3 16 1 0
2 6258 1 265 180022 2 100c 0 0 3 1 cas_latency
2 6259 11 265 18002c 3 201284 6257 6258 1 18 0 1 1 0 0 0
2 6260 19 265 170015 4 1004 6256 6259 1 18 0 1 1 0 0 0
2 6261 1 265 a0013 0 1410 0 0 1 1 d_rd_start
2 6262 35 265 a0015 2 6 6260 6261
2 6263 0 275 170017 1 1004 0 0 32 48 0 0
2 6264 0 275 150015 2 1008 0 0 32 48 5 0
2 6265 24 275 b0018 2 1104 6263 6264 6 18 0 3f 0 0 0 0 l_rd_next
2 6266 21 275 9000a 2 1008 6265 0 1 18 0 1 0 1 0 0
2 6267 0 274 310031 1 1004 0 0 32 48 0 0
2 6268 0 274 2f002f 2 1008 0 0 32 48 4 0
2 6269 24 274 250032 2 1104 6267 6268 5 18 0 1f 0 0 0 0 l_rd_next
2 6270 21 274 230024 2 1008 6269 0 1 18 0 1 0 1 0 0
2 6271 1a 274 90032 4 1208 6266 6270 1 18 0 1 0 1 0 0
2 6272 0 274 19001e 1 21008 0 0 3 16 4 0
2 6273 1 274 a0014 2 100c 0 0 3 1 cas_latency
2 6274 11 274 a001e 3 201284 6272 6273 1 18 0 1 1 0 0 0
2 6275 19 274 90018 4 1008 6271 6274 1 18 0 1 0 1 0 0
2 6276 0 273 310031 1 1004 0 0 32 48 0 0
2 6277 0 273 2f002f 2 1008 0 0 32 48 3 0
2 6278 24 273 250032 2 1104 6276 6277 4 18 0 f 0 0 0 0 l_rd_next
2 6279 21 273 230024 2 1008 6278 0 1 18 0 1 0 1 0 0
2 6280 1a 273 90032 4 1208 6275 6279 1 18 0 1 0 1 0 0
2 6281 0 273 19001e 1 21008 0 0 3 16 3 0
2 6282 1 273 a0014 2 100c 0 0 3 1 cas_latency
2 6283 11 273 a001e 3 20128c 6281 6282 1 18 0 1 1 1 0 0
2 6284 19 273 90018 4 1008 6280 6283 1 18 0 1 0 1 0 0
2 6285 0 272 310031 1 1004 0 0 32 48 0 0
2 6286 0 272 2f002f 2 1008 0 0 32 48 2 0
2 6287 24 272 250032 2 1104 6285 6286 3 18 0 7 0 0 0 0 l_rd_next
2 6288 21 272 230024 2 1008 6287 0 1 18 0 1 0 1 0 0
2 6289 1a 272 90032 4 1208 6284 6288 1 18 0 1 0 1 0 0
2 6290 0 272 19001e 1 21008 0 0 3 16 2 0
2 6291 1 272 a0014 2 100c 0 0 3 1 cas_latency
2 6292 11 272 a001e 3 201284 6290 6291 1 18 0 1 1 0 0 0
2 6293 19 272 90018 4 1008 6289 6292 1 18 0 1 0 1 0 0
2 6294 0 271 3f003f 1 1004 0 0 32 48 0 0
2 6295 0 271 3d003d 2 1008 0 0 32 48 1 0
2 6296 24 271 330040 2 1104 6294 6295 2 18 0 3 0 0 0 0 l_rd_next
2 6297 21 271 310032 2 1008 6296 0 1 18 0 1 0 1 0 0
2 6298 1a 271 170040 4 1208 6293 6297 1 18 0 1 0 1 0 0
2 6299 0 271 27002c 1 21008 0 0 3 16 1 0
2 6300 1 271 180022 2 100c 0 0 3 1 cas_latency
2 6301 11 271 18002c 3 201284 6299 6300 1 18 0 1 1 0 0 0
2 6302 19 271 170018 4 1008 6298 6301 1 18 0 1 0 1 0 0
2 6303 1 271 a0013 0 1410 0 0 1 1 rd_pipe_mt
2 6304 35 271 a0018 2 a 6302 6303
2 6305 1 277 1e0026 2 1004 0 0 1 1 d_rd_next
2 6306 1 277 14001a 13 100c 0 0 1 1 wr_next
2 6307 9 277 140026 14 114c 6305 6306 1 18 0 1 1 0 1 0
2 6308 1 277 a0010 0 1410 0 0 1 1 dt_next
2 6309 35 277 a0026 14 e 6307 6308
2 6310 1 279 16001c 6f 100c 0 0 6 1 xfr_len
2 6311 21 279 140015 6f 100c 6310 0 1 18 0 1 1 1 0 0
2 6312 1 279 a0010 0 1410 0 0 1 1 xfr_end
2 6313 35 279 a001c 5 e 6311 6312
2 6314 0 281 1f001f 1 1008 0 0 32 48 1 0
2 6315 1 281 19001d 6e 100c 0 0 6 1 l_len
2 6316 7 281 19001f 6f 20128c 6314 6315 32 18 0 ffffffff fffffffe 1 3e 1
2 6317 21 281 160017 6f 100c 6316 0 1 18 0 1 1 1 0 0
2 6318 1 281 a0012 0 1410 0 0 1 1 l_xfr_end
2 6319 35 281 a0020 15 e 6317 6318
2 6320 1 283 290031 2 1008 0 0 1 1 b2x_start
2 6321 1 283 1e0025 6 1004 0 0 1 1 b2x_read
2 6322 1 283 15001a 14 100c 0 0 1 1 ld_xfr
2 6323 8 283 150025 18 1144 6321 6322 1 18 0 1 1 1 0 0
2 6324 8 283 150031 19 1084 6320 6323 1 18 0 1 1 0 0 0
2 6325 1 283 a0011 0 1410 0 0 1 1 rd_start
2 6326 35 283 a0031 2 6 6324 6325
2 6327 1 285 2a0032 2 1008 0 0 1 1 b2x_start
2 6328 1 285 1e0026 7 100c 0 0 1 1 b2x_write
2 6329 1 285 15001a 14 100c 0 0 1 1 ld_xfr
2 6330 8 285 150026 19 12cc 6328 6329 1 18 0 1 1 1 1 0
2 6331 8 285 150032 1a 128c 6327 6330 1 18 0 1 1 0 1 0
2 6332 1 285 a0011 0 1410 0 0 1 1 wr_start
2 6333 35 285 a0032 14 e 6331 6332
2 6334 0 287 390039 1 1008 0 0 32 48 1 0
2 6335 0 287 370037 1 1008 0 0 32 48 1 0
2 6336 0 287 350035 1 1008 0 0 32 48 6 0
2 6337 7 287 350037 70 1208 6335 6336 32 18 0 ffffffff fffffff8 1 6 0
2 6338 24 287 2d003a 70 120c 6334 6337 5 18 0 1f 0 0 0 0 xfr_len
2 6339 21 287 2b002c 70 100c 6338 0 1 18 0 1 1 1 0 0
2 6340 1 287 1e0027 3 100c 0 0 1 1 last_burst
2 6341 1 287 14001a 1 1004 0 0 1 1 rd_next
2 6342 8 287 140027 3 10c4 6340 6341 1 18 0 1 1 1 0 0
2 6343 8 287 14003a 70 10c4 6339 6342 1 18 0 1 1 1 0 0
2 6344 1 287 a0010 0 1410 0 0 1 1 rd_last
2 6345 35 287 a003a 2 6 6343 6344
2 6346 0 291 2f002f 1 1008 0 0 32 48 1 0
2 6347 0 291 2d002d 1 1008 0 0 32 48 1 0
2 6348 0 291 2b002b 1 1008 0 0 32 48 6 0
2 6349 7 291 2b002d 70 1208 6347 6348 32 18 0 ffffffff fffffff8 1 6 0
2 6350 24 291 230030 70 120c 6346 6349 5 18 0 1f 0 0 0 0 xfr_len
2 6351 21 291 210022 70 100c 6350 0 1 18 0 1 1 1 0 0
2 6352 1 291 14001d 3 100c 0 0 1 1 last_burst
2 6353 8 291 140030 70 13cc 6351 6352 1 18 0 1 1 1 1 0
2 6354 1 291 a0010 0 1410 0 0 1 1 wr_last
2 6355 35 291 a0030 13 e 6353 6354
2 6356 1 295 1a001d 1 1004 0 0 2 1 l_ba
2 6357 1 295 110016 2 1004 0 0 2 1 b2x_ba
2 6358 1a 295 50016 18 1044 6356 6357 2 18 0 3 3 0 0 0
2 6359 1 295 6000c 17 20100c 0 0 1 1 sel_b2x
2 6360 19 295 5001d 18 1004 6358 6359 2 18 0 3 3 0 0 0
2 6361 1 294 200026 2 1004 0 0 2 1 mgmt_ba
2 6362 1a 294 130026 1e 1044 6360 6361 2 18 0 3 3 0 0 0
2 6363 1 294 14001b 5 20100c 0 0 1 1 sel_mgmt
2 6364 19 294 13001d 1e 1004 6362 6363 2 18 0 3 3 0 0 0
2 6365 1 294 a000f 0 1410 0 0 2 1 xfr_ba
2 6366 35 294 a001d 4 6 6364 6365
2 6367 1 297 2b0030 1 1004 0 0 1 1 l_wrap
2 6368 1 297 200027 2 1004 0 0 1 1 b2x_wrap
2 6369 1a 297 150027 15 1044 6367 6368 1 18 0 1 1 0 0 0
2 6370 1 297 16001b 14 20100c 0 0 1 1 ld_xfr
2 6371 19 297 150030 15 1004 6369 6370 1 18 0 1 1 0 0 0
2 6372 1 297 a0011 0 1410 0 0 1 1 xfr_wrap
2 6373 35 297 a0030 2 6 6371 6372
2 6374 0 300 2e002e 1 1008 0 0 32 48 1 0
2 6375 0 300 2b002b 1 1004 0 0 32 48 0 0
2 6376 0 300 290029 26 1008 0 0 32 48 1 0
2 6377 24 300 1f002c 26 110c 6375 6376 2 18 0 3 0 0 0 0 xfr_caddr
2 6378 6 300 1f002e 26 20128c 6374 6377 2 18 0 3 2 1 2 1
2 6379 1 300 e001a 0 1410 0 0 2 1 xfr_caddr_lsb
2 6380 36 300 e002f 25 e 6378 6379
2 6381 0 301 2a002a 1 1004 0 0 32 48 0 0
2 6382 0 301 280028 26 1008 0 0 32 48 1 0
2 6383 24 301 1a002b 26 20110c 6381 6382 2 18 0 3 0 0 0 0 xfr_caddr_lsb
2 6384 21 301 170018 26 100c 6383 0 1 18 0 1 1 1 0 0
2 6385 1 301 a0013 0 1410 0 0 1 1 burst_bdry
2 6386 35 301 a002c 13 e 6384 6385
2 6387 1 303 150017 607 100c 0 0 1 1 clk
2 6388 27 303 d0017 90b 100a 6387 0 1 18 0 1 0 0 0 0
2 6389 3d 303 1a001e 303 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 6390 1 0 0 2 1008 0 0 1 1 rd_pipe_mt
2 6391 29 0 0 2 1008 6390 0 1 18 0 1 0 0 0 0
2 6392 1 0 0 13 100c 0 0 1 1 burst_bdry
2 6393 29 0 0 13 1008 6392 0 1 18 0 1 0 0 0 0
2 6394 1 0 0 7 100c 0 0 1 1 b2x_prechg_hit
2 6395 29 0 0 7 1008 6394 0 1 18 0 1 0 0 0 0
2 6396 1 0 0 1 1004 0 0 1 1 l_wrap
2 6397 29 0 0 1 1008 6396 0 1 18 0 1 0 0 0 0
2 6398 1 0 0 15 100c 0 0 1 1 l_xfr_end
2 6399 29 0 0 15 1008 6398 0 1 18 0 1 0 0 0 0
2 6400 1 0 0 7 100c 0 0 1 1 b2x_write
2 6401 29 0 0 7 1008 6400 0 1 18 0 1 0 0 0 0
2 6402 1 0 0 6 1004 0 0 1 1 b2x_read
2 6403 29 0 0 6 1008 6402 0 1 18 0 1 0 0 0 0
2 6404 1 0 0 3 100c 0 0 1 1 sdr_init_done
2 6405 29 0 0 3 1008 6404 0 1 18 0 1 0 0 0 0
2 6406 1 0 0 17 100c 0 0 1 1 b2x_req
2 6407 29 0 0 17 1008 6406 0 1 18 0 1 0 0 0 0
2 6408 1 0 0 5 100c 0 0 1 1 mgmt_req
2 6409 29 0 0 5 1008 6408 0 1 18 0 1 0 0 0 0
2 6410 1 0 0 12 100c 0 0 2 1 xfr_st
2 6411 29 0 0 12 1008 6410 0 1 18 0 1 0 0 0 0
2 6412 2b 0 0 17 1008 6409 6411 1 18 0 1 0 0 0 0
2 6413 2b 0 0 1d 1008 6407 6412 1 18 0 1 0 0 0 0
2 6414 2b 0 0 1e 1008 6405 6413 1 18 0 1 0 0 0 0
2 6415 2b 0 0 21 1008 6403 6414 1 18 0 1 0 0 0 0
2 6416 2b 0 0 22 1008 6401 6415 1 18 0 1 0 0 0 0
2 6417 2b 0 0 2c 1008 6399 6416 1 18 0 1 0 0 0 0
2 6418 2b 0 0 2c 1008 6397 6417 1 18 0 1 0 0 0 0
2 6419 2b 0 0 2d 1008 6395 6418 1 18 0 1 0 0 0 0
2 6420 2b 0 0 2d 1008 6393 6419 1 18 0 1 0 0 0 0
2 6421 2b 0 0 2d 1008 6391 6420 1 18 0 1 0 0 0 0
2 6422 45 341 a000e 5b 100a 6421 0 1 18 0 1 0 0 0 0
2 6423 3d 341 100014 2d 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 6424 0 502 360039 1 21004 0 0 1 16 0 0
2 6425 0 502 2f0032 1 21008 0 0 1 16 1 0
2 6426 1a 502 180032 48 110c 6424 6425 1 18 0 1 1 1 0 0
2 6427 0 502 24002a 1 21008 0 0 4 16 1 0
2 6428 1 502 19001f 47 100c 0 0 4 1 xfr_cmd
2 6429 11 502 19002a 48 20128c 6427 6428 1 18 0 1 1 1 0 0
2 6430 19 502 180039 48 100c 6426 6429 1 18 0 1 1 1 0 0
2 6431 1 502 a0014 0 1410 0 0 1 1 x2b_refresh
2 6432 35 502 a0039 22 e 6430 6431
2 6433 1 504 23002b 3 100c 0 0 1 1 d_act_cmd
2 6434 1b 504 220022 3 100c 6433 0 1 18 0 1 1 1 0 0
2 6435 1 504 18001e 3 100c 0 0 1 1 act_cmd
2 6436 1b 504 170017 3 100c 6435 0 1 18 0 1 1 1 0 0
2 6437 8 504 17002b 4 138c 6434 6436 1 18 0 1 1 1 1 0
2 6438 1 504 a0013 0 1410 0 0 1 1 x2b_act_ok
2 6439 35 504 a002b 4 e 6437 6438
2 6440 1 506 150018 17 100c 0 0 1 1 rdok
2 6441 1 506 a0011 0 1410 0 0 1 1 x2b_rdok
2 6442 35 506 a0018 18 e 6440 6441
2 6443 1 508 150018 17 100c 0 0 1 1 wrok
2 6444 1 508 a0011 0 1410 0 0 1 1 x2b_wrok
2 6445 35 508 a0018 18 e 6443 6444
2 6446 1 515 1a0022 12 100c 0 0 1 1 cb_pre_ok
2 6447 0 515 150015 0 1400 0 0 32 48 0 0
2 6448 23 515 a0016 0 1410 0 6447 1 18 0 1 0 0 0 0 x2b_pre_ok
2 6449 35 515 a0022 13 e 6446 6448
2 6450 1 516 1a0022 12 100c 0 0 1 1 cb_pre_ok
2 6451 0 516 150015 0 1400 0 0 32 48 1 0
2 6452 23 516 a0016 0 1410 0 6451 1 18 0 1 0 0 0 0 x2b_pre_ok
2 6453 35 516 a0022 13 e 6450 6452
2 6454 1 517 1a0022 12 100c 0 0 1 1 cb_pre_ok
2 6455 0 517 150015 0 1400 0 0 32 48 2 0
2 6456 23 517 a0016 0 1410 0 6455 1 18 0 1 0 0 0 0 x2b_pre_ok
2 6457 35 517 a0022 13 e 6454 6456
2 6458 1 518 1a0022 12 100c 0 0 1 1 cb_pre_ok
2 6459 0 518 150015 0 1400 0 0 32 48 3 0
2 6460 23 518 a0016 0 1410 0 6459 1 18 0 1 0 0 0 0 x2b_pre_ok
2 6461 35 518 a0022 13 e 6458 6460
2 6462 1 519 2d0032 2 100c 0 0 1 1 l_last
2 6463 1 519 220029 2 1008 0 0 1 1 b2x_last
2 6464 1a 519 170029 15 130c 6462 6463 1 18 0 1 1 1 0 0
2 6465 1 519 18001d 14 20100c 0 0 1 1 ld_xfr
2 6466 19 519 170032 15 100c 6464 6465 1 18 0 1 1 1 0 0
2 6467 1 519 a0013 0 1410 0 0 1 1 last_burst
2 6468 35 519 a0032 3 e 6466 6467
2 6469 1 527 180021 2 1004 0 0 1 1 d_rd_start
2 6470 1 527 a0014 0 1410 0 0 1 1 x2a_rdstart
2 6471 35 527 a0021 3 6 6469 6470
2 6472 1 528 18001f 14 100c 0 0 1 1 wr_start
2 6473 1 528 a0014 0 1410 0 0 1 1 x2a_wrstart
2 6474 35 528 a001f 15 e 6472 6473
2 6475 1 530 17001f 2 1004 0 0 1 1 d_rd_last
2 6476 1 530 a0013 0 1410 0 0 1 1 x2a_rdlast
2 6477 35 530 a001f 3 6 6475 6476
2 6478 1 531 17001d 13 100c 0 0 1 1 wr_last
2 6479 1 531 a0013 0 1410 0 0 1 1 x2a_wrlast
2 6480 35 531 a001d 14 e 6478 6479
2 6481 1 533 27002a 1 1004 0 0 4 1 l_id
2 6482 1 533 1e0023 2 1004 0 0 4 1 b2x_id
2 6483 1a 533 130023 15 1044 6481 6482 4 18 0 f f 0 0 0
2 6484 1 533 140019 14 20100c 0 0 1 1 ld_xfr
2 6485 19 533 13002a 15 1004 6483 6484 4 18 0 f f 0 0 0
2 6486 1 533 a000f 0 1410 0 0 4 1 x2a_id
2 6487 35 533 a002a 2 6 6485 6486
2 6488 1 535 15001b 1f 100c 0 0 8 1 sdr_din
2 6489 1 535 a0011 0 1410 0 0 8 1 x2a_rddt
2 6490 35 535 a001b 20 e 6488 6489
2 6491 1 537 17001d 13 100c 0 0 1 1 wr_next
2 6492 1 537 a0013 0 1410 0 0 1 1 x2a_wrnext
2 6493 35 537 a001d 14 e 6491 6492
2 6494 1 539 15001d 2 1004 0 0 1 1 d_rd_next
2 6495 1 539 a0011 0 1410 0 0 1 1 x2a_rdok
2 6496 35 539 a001d 3 6 6494 6495
2 6497 1 552 150017 607 100c 0 0 1 1 clk
2 6498 27 552 d0017 90b 100a 6497 0 1 18 0 1 0 0 0 0
2 6499 1 553 b0011 4 100c 0 0 1 1 reset_n
2 6500 1b 553 a000a 4 100c 6499 0 1 18 0 1 1 1 0 0
2 6501 39 553 60012 303 e 6500 0
2 6502 3d 562 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u19
2 6503 3d 553 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u18
2 6504 1 573 150017 607 100c 0 0 1 1 clk
2 6505 27 573 d0017 90b 100a 6504 0 1 18 0 1 0 0 0 0
2 6506 3d 573 1a001e 303 5002 0 0 1 18 0 1 0 0 0 0 $u20
2 6507 1 604 150017 607 100c 0 0 1 1 clk
2 6508 27 604 d0017 90b 100a 6507 0 1 18 0 1 0 0 0 0
2 6509 1 605 b0011 4 100c 0 0 1 1 reset_n
2 6510 1b 605 a000a 4 100c 6509 0 1 18 0 1 1 1 0 0
2 6511 39 605 60012 303 e 6510 0
2 6512 3d 613 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u23
2 6513 3d 605 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u22
2 6514 1 625 160019 8c 100c 0 0 4 1 tmr0
2 6515 21 625 140015 8c 100c 6514 0 1 18 0 1 1 1 0 0
2 6516 1 625 a0010 0 1410 0 0 1 1 tmr0_tc
2 6517 35 625 a0019 28 e 6515 6516
2 6518 1 627 17001b 14 100c 0 0 4 1 cntr1
2 6519 21 627 150016 14 100c 6518 0 1 18 0 1 1 1 0 0
2 6520 1 627 a0011 0 1410 0 0 1 1 cntr1_tc
2 6521 35 627 a001b 3 e 6519 6520
2 6522 0 629 3d0040 1 21004 0 0 1 16 0 0
2 6523 0 629 360039 1 21008 0 0 1 16 1 0
2 6524 1a 629 1a0039 113 110c 6522 6523 1 18 0 1 1 1 0 0
2 6525 1 629 290031 2 100c 0 0 12 1 rfsh_time
2 6526 1 629 1b0024 110 100c 0 0 12 1 rfsh_timer
2 6527 11 629 1b0031 112 20128c 6525 6526 1 18 0 1 1 1 0 0
2 6528 19 629 1a0040 113 100c 6524 6527 1 18 0 1 1 1 0 0
2 6529 1 629 a0016 0 1410 0 0 1 1 rfsh_timer_tc
2 6530 35 629 a0040 4 e 6528 6529
2 6531 0 631 39003c 1 21004 0 0 1 16 0 0
2 6532 0 631 320035 1 21008 0 0 1 16 1 0
2 6533 1a 631 140035 5 1104 6531 6532 1 18 0 1 1 0 0 0
2 6534 1 631 25002d 2 100c 0 0 3 1 rfsh_rmax
2 6535 1 631 150020 2 100c 0 0 3 1 rfsh_row_cnt
2 6536 14 631 15002d 4 201284 6534 6535 1 18 0 1 1 0 0 0
2 6537 19 631 14003c 5 1004 6533 6536 1 18 0 1 1 0 0 0
2 6538 1 631 a0010 0 1410 0 0 1 1 ref_req
2 6539 35 631 a003c 2 6 6537 6538
2 6540 1 633 25002f 7 100c 0 0 1 1 b2x_tras_ok
2 6541 1 633 190021 12 100c 0 0 1 1 cb_pre_ok
2 6542 8 633 19002f 18 13cc 6540 6541 1 18 0 1 1 1 1 0
2 6543 1 633 a0015 0 1410 0 0 1 1 precharge_ok
2 6544 35 633 a002f 16 e 6542 6543
2 6545 1 635 19001c 1 1004 0 0 2 1 l_ba
2 6546 1 635 a0015 0 1410 0 0 2 1 xfr_bank_sel
2 6547 35 635 a001c 2 6 6545 6546
2 6548 1 639 190026 2 100c 0 0 13 1 sdram_mode_reg
2 6549 29 639 190026 2 1008 6548 0 1 18 0 1 0 0 0 0
2 6550 1 639 90014 16 100c 0 0 1 1 precharge_ok
2 6551 29 639 90014 16 1008 6550 0 1 18 0 1 0 0 0 0
2 6552 1 638 3c0048 3 100c 0 0 1 1 sdr_init_done
2 6553 29 638 3c0048 3 1008 6552 0 1 18 0 1 0 0 0 0
2 6554 1 638 310037 2 1004 0 0 1 1 ref_req
2 6555 29 638 310037 2 1008 6554 0 1 18 0 1 0 0 0 0
2 6556 1 638 21002c 2 100c 0 0 3 1 rfsh_row_cnt
2 6557 29 638 21002c 2 1008 6556 0 1 18 0 1 0 0 0 0
2 6558 1 638 12001c 2 100c 0 0 4 1 trcar_delay
2 6559 29 638 12001c 2 1008 6558 0 1 18 0 1 0 0 0 0
2 6560 1 638 6000d 3 100c 0 0 1 1 cntr1_tc
2 6561 29 638 6000d 3 1008 6560 0 1 18 0 1 0 0 0 0
2 6562 1 637 410047 28 100c 0 0 1 1 tmr0_tc
2 6563 29 637 410047 28 1008 6562 0 1 18 0 1 0 0 0 0
2 6564 1 637 34003c 2 100c 0 0 4 1 trp_delay
2 6565 29 637 34003c 2 1008 6564 0 1 18 0 1 0 0 0 0
2 6566 1 637 28002f 6 100c 0 0 1 1 mgmt_ack
2 6567 29 637 28002f 6 1008 6566 0 1 18 0 1 0 0 0 0
2 6568 1 637 180023 2 100c 0 0 1 1 sdram_enable
2 6569 29 637 180023 2 1008 6568 0 1 18 0 1 0 0 0 0
2 6570 1 637 d0013 29 100c 0 0 3 1 mgmt_st
2 6571 29 637 d0013 29 1008 6570 0 1 18 0 1 0 0 0 0
2 6572 2b 637 d0023 2b 1008 6569 6571 1 18 0 1 0 0 0 0
2 6573 2b 637 d002f 2b 1008 6567 6572 1 18 0 1 0 0 0 0
2 6574 2b 637 d003c 2b 1008 6565 6573 1 18 0 1 0 0 0 0
2 6575 2b 637 d0047 3d 1008 6563 6574 1 18 0 1 0 0 0 0
2 6576 2b 637 d000d 3d 1008 6561 6575 1 18 0 1 0 0 0 0
2 6577 2b 637 d001c 3d 1008 6559 6576 1 18 0 1 0 0 0 0
2 6578 2b 637 d002c 3e 1008 6557 6577 1 18 0 1 0 0 0 0
2 6579 2b 637 d0037 3e 1008 6555 6578 1 18 0 1 0 0 0 0
2 6580 2b 637 d0048 3f 1008 6553 6579 1 18 0 1 0 0 0 0
2 6581 2b 637 d0014 4f 1008 6551 6580 1 18 0 1 0 0 0 0
2 6582 2b 637 d0026 9f 100a 6549 6581 1 18 0 1 0 0 0 0
2 6583 3d 639 29002d 4f 5002 0 0 1 18 0 1 0 0 0 0 $u24
1 clk 834 136 11 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 835 136 16 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_req 836 139 9 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_start 837 139 12 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_last 838 139 1d 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_tras_ok 839 139 27 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_wrap 840 140 4 1 0 0 0 1 17 1 1 0 0 0 0
1 r2x_idle 841 140 e 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_idle 842 140 18 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_id 843 141 f 1 0 3 0 4 17 f f 0 0 0 0
1 b2x_ba 844 142 f 1 0 1 0 2 17 3 3 0 0 0 0
1 b2x_addr 845 143 f 1 0 12 0 13 17 1fff 1fff 0 fc 1f 0
1 b2x_len 846 144 f 1 0 5 0 6 17 3f 3f 0 0 0 0
1 b2x_cmd 847 145 f 1 0 1 0 2 17 3 3 0 3 0 0
1 x2b_ack 848 146 2000a 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_pre_ok 849 149 2000f 1 0 3 0 4 17 f f 0 f f 0
1 x2b_refresh 850 150 2000a 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_act_ok 851 150 20017 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_rdok 852 150 20023 1 0 0 0 1 17 1 1 0 1 1 0
1 x2b_wrok 853 151 20004 1 0 0 0 1 17 1 1 0 1 1 0
1 x2a_rdstart 854 153 2000a 1 0 0 0 1 17 1 1 0 0 0 0
1 x2a_wrstart 855 153 20017 1 0 0 0 1 17 1 1 0 1 1 0
1 x2a_rdlast 856 153 20024 1 0 0 0 1 17 1 1 0 0 0 0
1 x2a_wrlast 857 153 20030 1 0 0 0 1 17 1 1 0 1 1 0
1 x2a_id 858 154 20010 1 0 3 0 4 17 f f 0 0 0 0
1 a2x_wrdt 859 156 14 1 0 7 0 8 17 ff ff 0 ff 7f 0
1 a2x_wren_n 860 157 14 1 0 0 0 1 17 1 1 0 0 0 0
1 x2a_rddt 861 158 20015 1 0 7 0 8 17 ff ff 0 0 7f 0
1 x2a_wrnext 862 159 2000a 1 0 0 0 1 17 1 1 0 1 1 0
1 x2a_rdok 863 159 20016 1 0 0 0 1 17 1 1 0 0 0 0
1 sdr_init_done 864 159 20020 1 0 0 0 1 17 1 1 0 1 0 0
1 sdr_cs_n 865 162 2000a 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_cke 866 162 20014 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_ras_n 867 162 2001d 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_cas_n 868 162 20028 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_we_n 869 163 20004 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_dqm 870 164 20015 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_ba 871 165 2000f 1 0 1 0 2 17 3 3 0 0 0 0
1 sdr_addr 872 166 20010 1 0 12 0 13 17 1fff 1fff 0 ff 43f 0
1 sdr_din 873 167 14 1 0 7 0 8 17 ff ff 0 0 7f 0
1 sdr_dout 874 168 20015 1 0 7 0 8 17 ff ff 0 7f 7f 0
1 sdr_den_n 875 169 20015 1 0 0 0 1 17 1 1 0 1 1 0
1 xfr_bank_sel 876 171 20012 1 0 1 0 2 17 3 3 0 0 0 0
1 sdram_enable 877 173 c 1 0 0 0 1 17 1 1 0 1 0 0
1 sdram_mode_reg 878 174 12 1 0 12 0 13 17 1fff 1fff 0 33 0 0
1 cas_latency 879 175 12 1 0 2 0 3 17 7 7 0 3 0 0
1 trp_delay 880 176 12 1 0 3 0 4 17 f f 0 2 0 0
1 trcar_delay 881 176 1d 1 0 3 0 4 17 f f 0 7 0 0
1 twr_delay 882 176 2a 1 0 3 0 4 17 f f 0 1 0 0
1 rfsh_time 883 177 14 1 0 11 0 12 17 fff fff 0 100 0 0
1 rfsh_rmax 884 178 11 1 0 2 0 3 17 7 7 0 6 0 0
1 xfr_st 885 189 70010 1 0 1 0 2 17 0 3 0 1 1 0
1 next_xfr_st 886 189 1070018 1 0 1 0 2 17 0 3 0 1 1 0
1 xfr_caddr 887 190 70011 1 0 12 0 13 17 0 1fff 0 df 7 0
1 last_burst 888 191 6000b 1 0 0 0 1 17 1 1 0 1 0 0
1 l_start 889 193 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 l_last 890 193 70014 1 0 0 0 1 17 0 1 0 1 0 0
1 l_wrap 891 193 7001c 1 0 0 0 1 17 0 1 0 0 0 0
1 l_id 892 195 70010 1 0 3 0 4 17 0 f 0 0 0 0
1 xfr_ba 893 196 60011 1 0 1 0 2 17 3 3 0 0 0 0
1 l_ba 894 197 70010 1 0 1 0 2 17 0 3 0 0 0 0
1 xfr_addr 895 198 60012 1 0 12 0 13 17 1fff 1fff 0 4ff 43f 0
1 xfr_len 896 199 60011 1 0 5 0 6 17 3f 3f 0 3f 3f 0
1 next_xfr_len 897 199 6001a 1 0 5 0 6 17 3f 3f 0 1f 3f 0
1 l_len 898 200 70010 1 0 5 0 6 17 0 3f 0 3f 3f 0
1 mgmt_idle 899 202 107000b 1 0 0 0 1 17 0 1 0 1 0 0
1 mgmt_req 900 202 1070016 1 0 0 0 1 17 0 1 0 1 1 0
1 mgmt_cmd 901 203 1070010 1 0 3 0 4 17 0 f 0 f f 0
1 mgmt_addr 902 204 1070011 1 0 12 0 13 17 0 1fff 0 33 400 0
1 mgmt_ba 903 205 1070010 1 0 1 0 2 17 0 3 0 0 0 0
1 sel_mgmt 904 207 107000b 1 0 0 0 1 17 0 1 0 1 1 0
1 sel_b2x 905 207 1070015 1 0 0 0 1 17 0 1 0 1 1 0
1 cb_pre_ok 906 208 107000b 1 0 0 0 1 17 0 1 0 1 1 0
1 rdok 907 208 1070016 1 0 0 0 1 17 0 1 0 1 1 0
1 wrok 908 208 107001c 1 0 0 0 1 17 0 1 0 1 1 0
1 wr_next 909 208 1070022 1 0 0 0 1 17 0 1 0 1 1 0
1 rd_next 910 209 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 act_cmd 911 209 7001c 1 0 0 0 1 17 0 1 0 1 1 0
1 d_act_cmd 912 209 70025 1 0 0 0 1 17 0 1 0 1 1 0
1 b2x_sdr_cmd 913 210 60011 1 0 3 0 4 17 f f 0 5 3 0
1 xfr_cmd 914 210 6001e 1 0 3 0 4 17 f f 0 f f 0
1 i_xfr_cmd 915 211 1070010 1 0 3 0 4 17 0 f 0 9 9 0
1 mgmt_ack 916 212 6000b 1 0 0 0 1 17 1 1 0 1 1 0
1 b2x_read 917 212 6001e 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_write 918 212 60028 1 0 0 0 1 17 1 1 0 1 0 0
1 b2x_prechg 919 213 60004 1 0 0 0 1 17 1 1 0 0 1 0
1 d_rd_next 920 213 60010 1 0 0 0 1 17 1 1 0 0 0 0
1 dt_next 921 213 6001b 1 0 0 0 1 17 1 1 0 1 1 0
1 xfr_end 922 213 60024 1 0 0 0 1 17 1 1 0 1 1 0
1 rd_pipe_mt 923 214 60004 1 0 0 0 1 17 1 1 0 0 0 0
1 ld_xfr 924 214 60010 1 0 0 0 1 17 1 1 0 1 1 0
1 rd_last 925 214 60018 1 0 0 0 1 17 1 1 0 0 0 0
1 d_rd_last 926 214 60021 1 0 0 0 1 17 1 1 0 0 0 0
1 wr_last 927 215 60004 1 0 0 0 1 17 1 1 0 1 1 0
1 l_xfr_end 928 215 6000d 1 0 0 0 1 17 1 1 0 1 1 0
1 rd_start 929 215 60018 1 0 0 0 1 17 1 1 0 0 0 0
1 d_rd_start 930 215 60022 1 0 0 0 1 17 1 1 0 0 0 0
1 wr_start 931 216 60004 1 0 0 0 1 17 1 1 0 1 1 0
1 page_hit 932 216 6000e 1 0 0 0 1 17 1 1 0 0 0 0
1 burst_bdry 933 216 60018 1 0 0 0 1 17 1 1 0 1 1 0
1 xfr_wrap 934 216 60024 1 0 0 0 1 17 1 1 0 0 0 0
1 b2x_prechg_hit 935 217 60004 1 0 0 0 1 17 1 1 0 0 1 0
1 l_rd_next 936 218 70010 1 0 6 0 7 17 0 7f 0 0 0 0
1 l_rd_start 937 218 7001b 1 0 6 0 7 17 0 7f 0 0 0 0
1 l_rd_last 938 218 70027 1 0 6 0 7 17 0 7f 0 0 0 0
1 xfr_caddr_lsb 939 300 6000e 1 0 1 0 2 17 3 3 0 3 3 0
1 mgmt_st 940 596 70013 1 0 2 0 3 17 0 7 0 7 7 0
1 next_mgmt_st 941 596 107001c 1 0 2 0 3 17 0 7 0 7 7 0
1 tmr0 942 597 70011 1 0 3 0 4 17 0 f 0 7 7 0
1 tmr0_d 943 597 1070017 1 0 3 0 4 17 0 f 0 7 7 0
1 cntr1 944 598 70011 1 0 3 0 4 17 0 f 0 f f 0
1 cntr1_d 945 598 1070018 1 0 3 0 4 17 0 f 0 f f 0
1 tmr0_tc 946 599 6000c 1 0 0 0 1 17 1 1 0 1 1 0
1 cntr1_tc 947 599 60015 1 0 0 0 1 17 1 1 0 1 0 0
1 rfsh_timer_tc 948 599 6001f 1 0 0 0 1 17 1 1 0 1 1 0
1 ref_req 949 599 6002e 1 0 0 0 1 17 1 1 0 0 0 0
1 precharge_ok 950 599 60037 1 0 0 0 1 17 1 1 0 1 1 0
1 ld_tmr0 951 600 107000c 1 0 0 0 1 17 0 1 0 1 1 0
1 ld_cntr1 952 600 1070015 1 0 0 0 1 17 0 1 0 1 1 0
1 dec_cntr1 953 600 107001f 1 0 0 0 1 17 0 1 0 1 1 0
1 set_sdr_init_done 954 600 107002a 1 0 0 0 1 17 0 1 0 1 0 0
1 rfsh_timer 955 601 70013 1 0 11 0 12 17 0 fff 0 1ff 1ff 0
1 rfsh_row_cnt 956 602 70010 1 0 2 0 3 17 0 7 0 1 0 0
1 SDR_DW 957 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 SDR_BW 958 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 6050 253 10 f 6050 6050 6050
4 6059 255 10 f 6059 6059 6059
4 6068 257 10 f 6068 6068 6068
4 6095 259 10 f 6095 6095 6095
4 6104 264 10 f 6104 6104 6104
4 6109 266 10 f 6109 6109 6109
4 6120 268 10 f 6120 6120 6120
4 6133 271 10 f 6133 6133 6133
4 6136 274 10 f 6136 6136 6136
4 6139 276 10 f 6139 6139 6139
4 6146 278 10 f 6146 6146 6146
4 6153 280 10 f 6153 6153 6153
4 6166 283 10 f 6166 6166 6166
4 6198 286 10 f 6198 6198 6198
4 6230 292 10 f 6230 6230 6230
4 6262 298 10 f 6262 6262 6262
4 6304 304 10 f 6304 6304 6304
4 6309 310 10 f 6309 6309 6309
4 6313 312 10 f 6313 6313 6313
4 6319 314 10 f 6319 6319 6319
4 6326 316 10 f 6326 6326 6326
4 6333 318 10 f 6333 6333 6333
4 6345 320 10 f 6345 6345 6345
4 6355 324 10 f 6355 6355 6355
4 6366 327 10 f 6366 6366 6366
4 6373 330 10 f 6373 6373 6373
4 6380 333 14 f 6380 6380 6380
4 6386 334 10 f 6386 6386 6386
4 6388 336 13 1 6389 0 6388
4 6389 336 26 6 6388 0 6388
4 6422 374 10 1 6423 0 6422
4 6423 374 16 6 6422 0 6422
4 6432 535 10 f 6432 6432 6432
4 6439 537 10 f 6439 6439 6439
4 6442 539 10 f 6442 6442 6442
4 6445 541 10 f 6445 6445 6445
4 6449 548 10 f 6449 6449 6449
4 6453 549 10 f 6453 6453 6453
4 6457 550 10 f 6457 6457 6457
4 6461 551 10 f 6461 6461 6461
4 6468 552 10 f 6468 6468 6468
4 6471 560 10 f 6471 6471 6471
4 6474 561 10 f 6474 6474 6474
4 6477 563 10 f 6477 6477 6477
4 6480 564 10 f 6480 6480 6480
4 6487 566 10 f 6487 6487 6487
4 6490 568 10 f 6490 6490 6490
4 6493 570 10 f 6493 6493 6493
4 6496 572 10 f 6496 6496 6496
4 6498 585 13 1 6501 0 6498
4 6501 586 6 0 6503 6502 6498
4 6503 586 20 6 6498 0 6498
4 6502 595 11 6 6498 0 6498
4 6505 606 13 1 6506 0 6505
4 6506 606 26 6 6505 0 6505
4 6508 637 13 1 6511 0 6508
4 6511 638 6 0 6513 6512 6508
4 6513 638 20 6 6508 0 6508
4 6512 646 11 6 6508 0 6508
4 6517 658 10 f 6517 6517 6517
4 6521 660 10 f 6521 6521 6521
4 6530 662 10 f 6530 6530 6530
4 6539 664 10 f 6539 6539 6539
4 6544 666 10 f 6544 6544 6544
4 6547 668 10 f 6547 6547 6547
4 6582 670 13 1 6583 0 6582
4 6583 672 41 6 6582 0 6582
3 1 sdrc_xfr_ctl.$u0 "tb.dut.u_sdrc_core.u_xfr_ctl.$u0" 0 ../rtl/core/sdrc_xfr_ctl.v 0 338 1
2 6584 1 304 b0011 4 100c 0 0 1 1 reset_n
2 6585 1b 304 a000a 4 100c 6584 0 1 18 0 1 1 1 0 0
2 6586 39 304 60012 303 e 6585 0
2 6587 3d 320 b000f 10e 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 6588 3d 304 140018 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 6586 337 6 11 6588 6587 6586
4 6588 337 20 0 0 0 6586
4 6587 353 11 0 0 0 6586
3 1 sdrc_xfr_ctl.$u0.$u1 "tb.dut.u_sdrc_core.u_xfr_ctl.$u0.$u1" 0 ../rtl/core/sdrc_xfr_ctl.v 0 318 1
2 6589 0 305 f0013 1 21004 0 0 13 16 0 0
2 6590 1 305 2000a 0 1410 0 0 13 1 xfr_caddr
2 6591 38 305 20013 1f5 16 6589 6590
2 6592 0 306 d0010 1 21004 0 0 1 16 0 0
2 6593 1 306 20008 0 1410 0 0 1 1 l_start
2 6594 38 306 20010 1f5 6 6592 6593
2 6595 0 307 c000f 1 21004 0 0 1 16 0 0
2 6596 1 307 20007 0 1410 0 0 1 1 l_last
2 6597 38 307 2000f 1f5 16 6595 6596
2 6598 0 308 c000f 1 21004 0 0 1 16 0 0
2 6599 1 308 20007 0 1410 0 0 1 1 l_wrap
2 6600 38 308 2000f 1f5 6 6598 6599
2 6601 0 309 a000a 1 1004 0 0 32 48 0 0
2 6602 1 309 20005 0 1410 0 0 4 1 l_id
2 6603 38 309 2000a 1f5 6 6601 6602
2 6604 0 310 a000a 1 1004 0 0 32 48 0 0
2 6605 1 310 20005 0 1410 0 0 2 1 l_ba
2 6606 38 310 2000a 1f5 6 6604 6605
2 6607 0 311 b000b 1 1004 0 0 32 48 0 0
2 6608 1 311 20006 0 1410 0 0 6 1 l_len
2 6609 38 311 2000b 1f5 16 6607 6608
2 6610 0 312 f0012 1 21004 0 0 7 16 0 0
2 6611 1 312 2000a 0 1410 0 0 7 1 l_rd_next
2 6612 38 312 20012 1f5 6 6610 6611
2 6613 0 313 100013 1 21004 0 0 7 16 0 0
2 6614 1 313 2000b 0 1410 0 0 7 1 l_rd_start
2 6615 38 313 20013 1f5 6 6613 6614
2 6616 0 314 f0012 1 21004 0 0 7 16 0 0
2 6617 1 314 2000a 0 1410 0 0 7 1 l_rd_last
2 6618 38 314 20012 1f5 6 6616 6617
2 6619 0 315 d0010 1 21004 0 0 1 16 0 0
2 6620 1 315 20008 0 1410 0 0 1 1 act_cmd
2 6621 38 315 20010 1f5 16 6619 6620
2 6622 0 316 f0012 1 21004 0 0 1 16 0 0
2 6623 1 316 2000a 0 1410 0 0 1 1 d_act_cmd
2 6624 38 316 20012 1f5 16 6622 6623
2 6625 0 317 c0010 1 21004 0 0 2 16 0 0
2 6626 1 317 20007 0 1410 0 0 2 1 xfr_st
2 6627 38 317 20010 1f5 16 6625 6626
4 6591 338 2 11 6594 6594 6591
4 6594 339 2 0 6597 6597 6591
4 6597 340 2 0 6600 6600 6591
4 6600 341 2 0 6603 6603 6591
4 6603 342 2 0 6606 6606 6591
4 6606 343 2 0 6609 6609 6591
4 6609 344 2 0 6612 6612 6591
4 6612 345 2 0 6615 6615 6591
4 6615 346 2 0 6618 6618 6591
4 6618 347 2 0 6621 6621 6591
4 6621 348 2 0 6624 6624 6591
4 6624 349 2 0 6627 6627 6591
4 6627 350 2 0 0 0 6591
3 1 sdrc_xfr_ctl.$u0.$u2 "tb.dut.u_sdrc_core.u_xfr_ctl.$u0.$u2" 0 ../rtl/core/sdrc_xfr_ctl.v 0 336 1
2 6628 1 322 2e0036 25 100c 0 0 13 1 xfr_caddr
2 6629 0 322 2a002a 1 1008 0 0 32 48 1 0
2 6630 1 322 1e0026 25 100c 0 0 13 1 xfr_caddr
2 6631 6 322 1e002a 25 1288 6629 6630 32 18 0 ffffffff fffffffe 1 de 1
2 6632 1a 322 8002a 2e 130c 6628 6631 32 18 0 ffffffff ffffffff df 0 0
2 6633 1 322 130019 13 100c 0 0 1 1 wr_next
2 6634 1 322 9000f 1 1004 0 0 1 1 rd_next
2 6635 9 322 90019 13 2010cc 6633 6634 1 18 0 1 0 1 1 0
2 6636 19 322 80036 2e 100c 6632 6635 32 18 0 ffffffff ffffffff df 0 0
2 6637 1 321 1a0021 15 1008 0 0 13 1 b2x_addr
2 6638 1a 321 f0021 30 130c 6636 6637 32 18 0 ffffffff ffffffff df 0 0
2 6639 1 321 100015 13 20100c 0 0 1 1 ld_xfr
2 6640 19 321 f0036 30 100c 6638 6639 13 18 0 1fff 1fff df 0 0
2 6641 1 321 2000a 0 1410 0 0 13 1 xfr_caddr
2 6642 38 321 20036 10e e 6640 6641
2 6643 1 324 1c0022 1 1004 0 0 1 1 l_start
2 6644 1 324 100018 2 1008 0 0 1 1 b2x_start
2 6645 1a 324 50018 14 110c 6643 6644 1 18 0 1 1 1 0 0
2 6646 1 324 6000b 13 20100c 0 0 1 1 ld_xfr
2 6647 19 324 50022 14 100c 6645 6646 1 18 0 1 1 1 0 0
2 6648 0 323 19001c 1 21004 0 0 1 16 0 0
2 6649 1a 323 d001c 1d 10c4 6647 6648 1 18 0 1 1 0 0 0
2 6650 1 323 e0014 13 20100c 0 0 1 1 dt_next
2 6651 19 323 d0022 1d 1004 6649 6650 1 18 0 1 1 0 0 0
2 6652 1 323 20008 0 1410 0 0 1 1 l_start
2 6653 38 323 20022 10e 6 6651 6652
2 6654 1 325 220027 2 100c 0 0 1 1 l_last
2 6655 1 325 17001e 2 1008 0 0 1 1 b2x_last
2 6656 1a 325 c001e 14 130c 6654 6655 1 18 0 1 1 1 0 0
2 6657 1 325 d0012 13 20100c 0 0 1 1 ld_xfr
2 6658 19 325 c0027 14 100c 6656 6657 1 18 0 1 1 1 0 0
2 6659 1 325 20007 0 1410 0 0 1 1 l_last
2 6660 38 325 20027 10e e 6658 6659
2 6661 1 326 220027 1 1004 0 0 1 1 l_wrap
2 6662 1 326 17001e 2 1004 0 0 1 1 b2x_wrap
2 6663 1a 326 c001e 14 1044 6661 6662 1 18 0 1 1 0 0 0
2 6664 1 326 d0012 13 20100c 0 0 1 1 ld_xfr
2 6665 19 326 c0027 14 1004 6663 6664 1 18 0 1 1 0 0 0
2 6666 1 326 20007 0 1410 0 0 1 1 l_wrap
2 6667 38 326 20027 10e 6 6665 6666
2 6668 1 327 1e0021 1 1004 0 0 4 1 l_id
2 6669 1 327 15001a 2 1004 0 0 4 1 b2x_id
2 6670 1a 327 a001a 14 1044 6668 6669 4 18 0 f f 0 0 0
2 6671 1 327 b0010 13 20100c 0 0 1 1 ld_xfr
2 6672 19 327 a0021 14 1004 6670 6671 4 18 0 f f 0 0 0
2 6673 1 327 20005 0 1410 0 0 4 1 l_id
2 6674 38 327 20021 10e 6 6672 6673
2 6675 1 328 1e0021 1 1004 0 0 2 1 l_ba
2 6676 1 328 15001a 1 1004 0 0 2 1 b2x_ba
2 6677 1a 328 a001a 13 1044 6675 6676 2 18 0 3 3 0 0 0
2 6678 1 328 b0010 13 20100c 0 0 1 1 ld_xfr
2 6679 19 328 a0021 13 1004 6677 6678 2 18 0 3 3 0 0 0
2 6680 1 328 20005 0 1410 0 0 2 1 l_ba
2 6681 38 328 20021 10e 6 6679 6680
2 6682 1 329 b0016 6b 1008 0 0 6 1 next_xfr_len
2 6683 1 329 20006 0 1410 0 0 6 1 l_len
2 6684 38 329 20016 10e a 6682 6683
2 6685 1 330 200026 1 1004 0 0 1 1 rd_next
2 6686 0 330 1c001c 1 1004 0 0 32 48 0 0
2 6687 0 330 1a001a 1 1008 0 0 32 48 5 0
2 6688 24 330 10001d 1 1104 6686 6687 6 18 0 3f 0 0 0 0 l_rd_next
2 6689 31 330 100026 1 1044 6685 6688 7 18 0 7f 7f 0 0 0
2 6690 26 330 f0027 1 1004 6689 0 7 18 0 7f 7f 0 0 0
2 6691 1 330 2000a 0 1410 0 0 7 1 l_rd_next
2 6692 38 330 20027 10e 6 6690 6691
2 6693 1 331 220029 1 1004 0 0 1 1 rd_start
2 6694 0 331 1e001e 1 1004 0 0 32 48 0 0
2 6695 0 331 1c001c 1 1008 0 0 32 48 5 0
2 6696 24 331 11001f 1 1104 6694 6695 6 18 0 3f 0 0 0 0 l_rd_start
2 6697 31 331 110029 1 1044 6693 6696 7 18 0 7f 7f 0 0 0
2 6698 26 331 10002a 1 1004 6697 0 7 18 0 7f 7f 0 0 0
2 6699 1 331 2000b 0 1410 0 0 7 1 l_rd_start
2 6700 38 331 2002a 10e 6 6698 6699
2 6701 1 332 200026 1 1004 0 0 1 1 rd_last
2 6702 0 332 1c001c 1 1004 0 0 32 48 0 0
2 6703 0 332 1a001a 1 1008 0 0 32 48 5 0
2 6704 24 332 10001d 1 1104 6702 6703 6 18 0 3f 0 0 0 0 l_rd_last
2 6705 31 332 100026 1 1044 6701 6704 7 18 0 7f 7f 0 0 0
2 6706 26 332 f0027 1 1004 6705 0 7 18 0 7f 7f 0 0 0
2 6707 1 332 2000a 0 1410 0 0 7 1 l_rd_last
2 6708 38 332 20027 10e 6 6706 6707
2 6709 0 333 2b002e 1 21004 0 0 1 16 0 0
2 6710 0 333 240027 1 21008 0 0 1 16 1 0
2 6711 1a 333 d0027 45 110c 6709 6710 1 18 0 1 1 1 0 0
2 6712 0 333 19001f 1 21008 0 0 4 16 3 0
2 6713 1 333 e0014 45 100c 0 0 4 1 xfr_cmd
2 6714 11 333 e001f 45 20128c 6712 6713 1 18 0 1 1 1 0 0
2 6715 19 333 d002e 45 100c 6711 6714 1 18 0 1 1 1 0 0
2 6716 1 333 20008 0 1410 0 0 1 1 act_cmd
2 6717 38 333 2002e 10e e 6715 6716
2 6718 1 334 f0015 3 100c 0 0 1 1 act_cmd
2 6719 1 334 2000a 0 1410 0 0 1 1 d_act_cmd
2 6720 38 334 20015 10e e 6718 6719
2 6721 1 335 c0016 13 100c 0 0 2 1 next_xfr_st
2 6722 1 335 20007 0 1410 0 0 2 1 xfr_st
2 6723 38 335 20016 10e e 6721 6722
4 6642 354 2 11 6653 6653 6642
4 6653 356 2 0 6660 6660 6642
4 6660 358 2 0 6667 6667 6642
4 6667 359 2 0 6674 6674 6642
4 6674 360 2 0 6681 6681 6642
4 6681 361 2 0 6684 6684 6642
4 6684 362 2 0 6692 6692 6642
4 6692 363 2 0 6700 6700 6642
4 6700 364 2 0 6708 6708 6642
4 6708 365 2 0 6717 6717 6642
4 6717 366 2 0 6720 6720 6642
4 6720 367 2 0 6723 6723 6642
4 6723 368 2 0 0 0 6642
3 1 sdrc_xfr_ctl.$u3 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3" 0 ../rtl/core/sdrc_xfr_ctl.v 0 497 1
2 6724 0 344 10005 1 21004 0 0 2 16 0 0
2 6725 1 342 c0011 66 100e 0 0 2 1 xfr_st
2 6726 2d 344 0 2d 114e 6724 6725 1 18 0 1 1 1 0 0
2 6727 0 361 10005 1 21008 0 0 2 16 2 0
2 6728 2d 361 0 13 1206 6727 6725 1 18 0 1 1 0 0 0
2 6729 0 415 10005 1 21008 0 0 2 16 3 0
2 6730 2d 415 0 13 1206 6729 6725 1 18 0 1 1 0 0 0
2 6731 0 435 10005 1 21008 0 0 2 16 1 0
2 6732 2d 435 0 13 120e 6731 6725 1 18 0 1 1 1 0 0
2 6733 3d 435 9000d 12 5002 0 0 1 18 0 1 0 0 0 0 $u11
2 6734 3d 415 9000d 0 5002 0 0 1 18 0 1 0 0 0 0 $u10
2 6735 3d 361 9000d 0 5002 0 0 1 18 0 1 0 0 0 0 $u5
2 6736 3d 344 9000d 1a 5002 0 0 1 18 0 1 0 0 0 0 $u4
4 6726 377 0 11 6736 6728 6726
4 6736 377 9 0 0 0 6726
4 6728 394 0 0 6735 6730 6726
4 6735 394 9 0 0 0 6726
4 6730 448 0 0 6734 6732 6726
4 6734 448 9 0 0 0 6726
4 6732 468 0 0 6733 0 6726
4 6733 468 9 0 0 0 6726
3 1 sdrc_xfr_ctl.$u3.$u4 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u4" 0 ../rtl/core/sdrc_xfr_ctl.v 0 359 1
2 6737 1 346 f0016 5 100c 0 0 1 1 mgmt_req
2 6738 1 346 4000b 0 1410 0 0 1 1 sel_mgmt
2 6739 37 346 40016 1a e 6737 6738
2 6740 1 347 2a0030 e 101c 0 0 1 1 b2x_req
2 6741 1 347 1a0026 2 100c 0 0 1 1 sdr_init_done
2 6742 1 347 f0016 5 100c 0 0 1 1 mgmt_req
2 6743 1b 347 e000e 5 100c 6742 0 1 18 0 1 1 1 0 0
2 6744 8 347 e0026 7 134c 6741 6743 1 18 0 1 1 1 1 0
2 6745 8 347 e0030 14 136c 6740 6744 1 18 0 1 1 1 1 0
2 6746 1 347 4000a 0 1410 0 0 1 1 sel_b2x
2 6747 37 347 40030 1a 3e 6745 6746
2 6748 0 348 100016 1 21008 0 0 4 16 f 0
2 6749 1 348 4000c 0 1410 0 0 4 1 i_xfr_cmd
2 6750 37 348 40016 1a 1a 6748 6749
2 6751 1 349 34003b 5 1004 0 0 1 1 b2x_read
2 6752 1 349 2a0030 e 101c 0 0 1 1 b2x_req
2 6753 1 349 1a0026 2 100c 0 0 1 1 sdr_init_done
2 6754 1 349 f0016 5 100c 0 0 1 1 mgmt_req
2 6755 1b 349 e000e 5 100c 6754 0 1 18 0 1 1 1 0 0
2 6756 8 349 e0026 7 134c 6753 6755 1 18 0 1 1 1 1 0
2 6757 8 349 e0030 14 136c 6752 6756 1 18 0 1 1 1 1 0
2 6758 8 349 e003b 17 1154 6751 6757 1 18 0 1 1 1 0 0
2 6759 1 349 4000a 0 1410 0 0 1 1 rd_next
2 6760 37 349 4003b 1a 26 6758 6759
2 6761 1 350 34003c 6 100c 0 0 1 1 b2x_write
2 6762 1 350 2a0030 e 101c 0 0 1 1 b2x_req
2 6763 1 350 1a0026 2 100c 0 0 1 1 sdr_init_done
2 6764 1 350 f0016 5 100c 0 0 1 1 mgmt_req
2 6765 1b 350 e000e 5 100c 6764 0 1 18 0 1 1 1 0 0
2 6766 8 350 e0026 7 134c 6763 6765 1 18 0 1 1 1 1 0
2 6767 8 350 e0030 14 136c 6762 6766 1 18 0 1 1 1 1 0
2 6768 8 350 e003c 18 13dc 6761 6767 1 18 0 1 1 1 1 0
2 6769 1 350 4000a 0 1410 0 0 1 1 wr_next
2 6770 37 350 4003c 1a 3e 6768 6769
2 6771 1 351 c0013 5 100c 0 0 1 1 mgmt_req
2 6772 1b 351 b000b 5 100c 6771 0 1 18 0 1 1 1 0 0
2 6773 1 351 40007 0 1410 0 0 1 1 rdok
2 6774 37 351 40013 1a 1e 6772 6773
2 6775 0 352 100013 1 21008 0 0 1 16 1 0
2 6776 1 352 4000c 0 1410 0 0 1 1 cb_pre_ok
2 6777 37 352 40013 1a 1a 6775 6776
2 6778 1 353 c0013 5 100c 0 0 1 1 mgmt_req
2 6779 1b 353 b000b 5 100c 6778 0 1 18 0 1 1 1 0 0
2 6780 1 353 40007 0 1410 0 0 1 1 wrok
2 6781 37 353 40013 1a 1e 6779 6780
2 6782 0 357 1a001e 1 21004 0 0 2 16 0 0
2 6783 0 357 120016 1 21008 0 0 2 16 1 0
2 6784 1a 357 40016 6 110c 6782 6783 2 18 0 3 3 1 0 0
2 6785 1 357 5000d 6 20100c 0 0 1 1 b2x_write
2 6786 19 357 4001e 6 100c 6784 6785 2 18 0 3 3 1 0 0
2 6787 0 356 110015 1 21008 0 0 2 16 2 0
2 6788 1a 356 40015 6 130c 6786 6787 2 18 0 3 3 1 0 0
2 6789 1 356 5000c 5 201004 0 0 1 1 b2x_read
2 6790 19 356 4001e 6 100c 6788 6789 2 18 0 3 3 1 0 0
2 6791 0 355 110015 1 21004 0 0 2 16 0 0
2 6792 1a 355 40015 12 10cc 6790 6791 2 18 0 3 3 1 0 0
2 6793 1 355 6000c e 101c 0 0 1 1 b2x_req
2 6794 1b 355 50005 e 20102c 6793 0 1 18 0 1 1 1 0 0
2 6795 19 355 4001e 12 103c 6792 6794 2 18 0 3 3 1 0 0
2 6796 0 354 300034 1 21004 0 0 2 16 0 0
2 6797 1a 354 120034 18 10ec 6795 6796 2 18 0 3 3 1 0 0
2 6798 1 354 1f002b 2 100c 0 0 1 1 sdr_init_done
2 6799 1b 354 1e001e 2 100c 6798 0 1 18 0 1 1 1 0 0
2 6800 1 354 13001a 5 100c 0 0 1 1 mgmt_req
2 6801 9 354 13002b 7 2012cc 6799 6800 1 18 0 1 1 1 1 0
2 6802 19 354 12001e 18 102c 6797 6801 2 18 0 3 3 1 0 0
2 6803 1 354 4000e 0 1410 0 0 2 1 next_xfr_st
2 6804 37 354 4001e 1a 3e 6802 6803
4 6739 379 4 11 6747 6747 6739
4 6747 380 4 0 6750 6750 6739
4 6750 381 4 0 6760 6760 6739
4 6760 382 4 0 6770 6770 6739
4 6770 383 4 0 6774 6774 6739
4 6774 384 4 0 6777 6777 6739
4 6777 385 4 0 6781 6781 6739
4 6781 386 4 0 6804 6804 6739
4 6804 387 4 0 0 0 6739
3 1 sdrc_xfr_ctl.$u3.$u5 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u5" 0 ../rtl/core/sdrc_xfr_ctl.v 0 413 1
2 6805 1 363 290030 0 1010 0 0 1 1 b2x_read
2 6806 1 363 1f0025 0 1010 0 0 1 1 b2x_req
2 6807 1 363 14001b 0 1010 0 0 1 1 mgmt_req
2 6808 1b 363 130013 0 1020 6807 0 1 18 0 1 0 0 0 0
2 6809 1 363 7000f 0 1010 0 0 1 1 l_xfr_end
2 6810 8 363 7001b 0 1030 6808 6809 1 18 0 1 0 0 0 0
2 6811 8 363 70025 0 1030 6806 6810 1 18 0 1 0 0 0 0
2 6812 8 363 70030 0 1030 6805 6811 1 18 0 1 0 0 0 0
2 6813 1 362 f0017 0 1010 0 0 1 1 l_xfr_end
2 6814 1b 362 e000e 0 1020 6813 0 1 18 0 1 0 0 0 0
2 6815 9 362 e0030 0 1030 6812 6814 1 18 0 1 0 0 0 0
2 6816 1 362 4000a 0 1410 0 0 1 1 rd_next
2 6817 37 362 40030 0 32 6815 6816
2 6818 0 364 e0011 0 21010 0 0 1 16 0 0
2 6819 1 364 4000a 0 1410 0 0 1 1 wr_next
2 6820 37 364 40011 0 32 6818 6819
2 6821 1 365 18001f 0 1010 0 0 1 1 mgmt_req
2 6822 1b 365 170017 0 1020 6821 0 1 18 0 1 0 0 0 0
2 6823 1 365 b0013 0 1010 0 0 1 1 l_xfr_end
2 6824 8 365 b001f 0 1030 6822 6823 1 18 0 1 0 0 0 0
2 6825 1 365 40007 0 1410 0 0 1 1 rdok
2 6826 37 365 4001f 0 32 6824 6825
2 6827 1 367 280030 0 1010 0 0 1 1 l_xfr_end
2 6828 0 367 210024 0 21010 0 0 1 16 0 0
2 6829 1a 367 100024 0 1030 6827 6828 1 18 0 1 0 0 0 0
2 6830 0 367 19001c 0 21010 0 0 1 16 0 0
2 6831 0 367 110014 0 21010 0 0 1 16 0 0
2 6832 11 367 11001c 0 201030 6830 6831 1 18 0 1 0 0 0 0
2 6833 19 367 100030 0 1030 6829 6832 1 18 0 1 0 0 0 0
2 6834 1 367 4000c 0 1410 0 0 1 1 cb_pre_ok
2 6835 37 367 40030 0 32 6833 6834
2 6836 0 368 b000e 0 21010 0 0 1 16 0 0
2 6837 1 368 40007 0 1410 0 0 1 1 wrok
2 6838 37 368 4000e 0 32 6836 6837
2 6839 0 369 f0012 0 21010 0 0 1 16 0 0
2 6840 1 369 4000b 0 1410 0 0 1 1 sel_mgmt
2 6841 37 369 40012 0 32 6839 6840
2 6842 1 371 80010 0 1010 0 0 1 1 l_xfr_end
2 6843 39 371 40011 0 22 6842 0
2 6844 3d 400 9000d 0 5002 0 0 1 18 0 1 0 0 0 0 $u9
2 6845 3d 371 130017 0 5002 0 0 1 18 0 1 0 0 0 0 $u6
4 6817 395 4 11 6820 6820 6817
4 6820 397 4 0 6826 6826 6817
4 6826 398 4 0 6835 6835 6817
4 6835 400 4 0 6838 6838 6817
4 6838 401 4 0 6841 6841 6817
4 6841 402 4 0 6843 6843 6817
4 6843 404 4 0 6845 6844 6817
4 6845 404 19 0 0 0 6817
4 6844 433 9 0 0 0 6817
3 1 sdrc_xfr_ctl.$u3.$u5.$u6 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u5.$u6" 0 ../rtl/core/sdrc_xfr_ctl.v 0 398 1
2 6846 1 373 c0011 0 1010 0 0 1 1 l_wrap
2 6847 1b 373 b000b 0 1020 6846 0 1 18 0 1 0 0 0 0
2 6848 39 373 70012 0 22 6847 0
2 6849 3d 387 c0010 0 5002 0 0 1 18 0 1 0 0 0 0 $u8
2 6850 0 396 5c0060 0 21010 0 0 2 16 0 0
2 6851 0 396 530057 0 21010 0 0 2 16 3 0
2 6852 0 396 4b004f 0 21010 0 0 2 16 2 0
2 6853 1a 396 28004f 0 1030 6851 6852 2 18 0 3 0 0 0 0
2 6854 1 396 3f0046 0 1010 0 0 1 1 b2x_read
2 6855 1 396 34003b 0 1010 0 0 1 1 mgmt_req
2 6856 1b 396 330033 0 1020 6855 0 1 18 0 1 0 0 0 0
2 6857 1 396 29002f 0 1010 0 0 1 1 b2x_req
2 6858 8 396 29003b 0 1030 6856 6857 1 18 0 1 0 0 0 0
2 6859 8 396 290046 0 201030 6854 6858 1 18 0 1 0 0 0 0
2 6860 19 396 280057 0 201030 6853 6859 2 18 0 3 0 0 0 0
2 6861 1a 396 150058 0 1030 6850 6860 2 18 0 3 0 0 0 0
2 6862 1 396 160022 0 201010 0 0 1 1 sdr_init_done
2 6863 19 396 150060 0 1030 6861 6862 2 18 0 3 0 0 0 0
2 6864 1 396 70011 0 1410 0 0 2 1 next_xfr_st
2 6865 37 396 70060 0 32 6863 6864
2 6866 3d 373 140018 0 5002 0 0 1 18 0 1 0 0 0 0 $u7
4 6848 406 7 11 6866 6849 6848
4 6866 406 20 6 6865 0 6848
4 6849 420 12 0 6865 0 6848
4 6865 429 7 0 0 0 6848
3 1 sdrc_xfr_ctl.$u3.$u5.$u6.$u7 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u5.$u6.$u7" 0 ../rtl/core/sdrc_xfr_ctl.v 0 385 1
2 6867 0 382 f0015 0 21010 0 0 4 16 6 0
2 6868 1 382 3000b 0 1410 0 0 4 1 i_xfr_cmd
2 6869 37 382 30015 0 32 6867 6868
2 6870 1 383 2f003c 0 1010 0 0 1 1 b2x_prechg_hit
2 6871 1 383 24002b 0 1010 0 0 1 1 b2x_read
2 6872 9 383 24003c 0 201030 6870 6871 1 18 0 1 0 0 0 0
2 6873 1 383 18001f 0 1010 0 0 1 1 mgmt_req
2 6874 1b 383 170017 0 1020 6873 0 1 18 0 1 0 0 0 0
2 6875 1 383 d0013 0 1010 0 0 1 1 b2x_req
2 6876 8 383 d001f 0 1030 6874 6875 1 18 0 1 0 0 0 0
2 6877 8 383 d003d 0 1030 6872 6876 1 18 0 1 0 0 0 0
2 6878 1 383 30009 0 1410 0 0 1 1 sel_b2x
2 6879 37 383 3003d 0 32 6877 6878
4 6869 415 3 11 6879 6879 6869
4 6879 416 3 0 0 0 6869
3 1 sdrc_xfr_ctl.$u3.$u5.$u6.$u8 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u5.$u6.$u8" 0 ../rtl/core/sdrc_xfr_ctl.v 0 394 1
2 6880 0 391 f0015 0 21010 0 0 4 16 f 0
2 6881 1 391 3000b 0 1410 0 0 4 1 i_xfr_cmd
2 6882 37 391 30015 0 32 6880 6881
2 6883 1 392 24002c 0 1010 0 0 1 1 b2x_write
2 6884 1b 392 230023 0 1020 6883 0 1 18 0 1 0 0 0 0
2 6885 1 392 18001f 0 1010 0 0 1 1 mgmt_req
2 6886 1b 392 170017 0 1020 6885 0 1 18 0 1 0 0 0 0
2 6887 1 392 d0013 0 1010 0 0 1 1 b2x_req
2 6888 8 392 d001f 0 1030 6886 6887 1 18 0 1 0 0 0 0
2 6889 8 392 d002c 0 1030 6884 6888 1 18 0 1 0 0 0 0
2 6890 1 392 30009 0 1410 0 0 1 1 sel_b2x
2 6891 37 392 3002c 0 32 6889 6890
4 6882 424 3 11 6891 6891 6882
4 6891 425 3 0 0 0 6882
3 1 sdrc_xfr_ctl.$u3.$u5.$u9 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u5.$u9" 0 ../rtl/core/sdrc_xfr_ctl.v 0 411 1
2 6892 0 407 36003c 0 21010 0 0 4 16 f 0
2 6893 0 407 2c0032 0 21010 0 0 4 16 5 0
2 6894 1a 407 130032 0 1030 6892 6893 4 18 0 f 0 0 0 0
2 6895 1 407 220027 0 1010 0 0 1 1 l_wrap
2 6896 1b 407 210021 0 1020 6895 0 1 18 0 1 0 0 0 0
2 6897 1 407 14001d 0 1010 0 0 1 1 burst_bdry
2 6898 8 407 140027 0 201030 6896 6897 1 18 0 1 0 0 0 0
2 6899 19 407 13003c 0 1030 6894 6898 4 18 0 f 0 0 0 0
2 6900 1 407 7000f 0 1410 0 0 4 1 i_xfr_cmd
2 6901 37 407 7003c 0 32 6899 6900
2 6902 1 408 2b0031 0 1010 0 0 1 1 b2x_req
2 6903 1 408 210026 0 1010 0 0 1 1 l_wrap
2 6904 1b 408 200020 0 1020 6903 0 1 18 0 1 0 0 0 0
2 6905 1 408 13001c 0 1010 0 0 1 1 burst_bdry
2 6906 8 408 130026 0 201030 6904 6905 1 18 0 1 0 0 0 0
2 6907 1b 408 110011 0 1020 6906 0 1 18 0 1 0 0 0 0
2 6908 8 408 110031 0 1030 6902 6907 1 18 0 1 0 0 0 0
2 6909 1 408 7000d 0 1410 0 0 1 1 sel_b2x
2 6910 37 408 70031 0 32 6908 6909
2 6911 0 409 150019 0 21010 0 0 2 16 2 0
2 6912 1 409 70011 0 1410 0 0 2 1 next_xfr_st
2 6913 37 409 70019 0 32 6911 6912
4 6901 440 7 11 6910 6910 6901
4 6910 441 7 0 6913 6913 6901
4 6913 442 7 0 0 0 6901
3 1 sdrc_xfr_ctl.$u3.$u10 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u10" 0 ../rtl/core/sdrc_xfr_ctl.v 0 433 1
2 6914 1 416 24002b 0 1010 0 0 1 1 b2x_read
2 6915 1 416 1a0020 0 1010 0 0 1 1 b2x_req
2 6916 1 416 f0016 0 1010 0 0 1 1 mgmt_req
2 6917 1b 416 e000e 0 1020 6916 0 1 18 0 1 0 0 0 0
2 6918 8 416 e0020 0 1030 6915 6917 1 18 0 1 0 0 0 0
2 6919 8 416 e002b 0 1030 6914 6918 1 18 0 1 0 0 0 0
2 6920 1 416 4000a 0 1410 0 0 1 1 rd_next
2 6921 37 416 4002b 0 32 6919 6920
2 6922 1 417 310039 0 1010 0 0 1 1 b2x_write
2 6923 1 417 27002d 0 1010 0 0 1 1 b2x_req
2 6924 1 417 1c0023 0 1010 0 0 1 1 mgmt_req
2 6925 1b 417 1b001b 0 1020 6924 0 1 18 0 1 0 0 0 0
2 6926 1 417 e0017 0 1010 0 0 1 1 rd_pipe_mt
2 6927 8 417 e0023 0 1030 6925 6926 1 18 0 1 0 0 0 0
2 6928 8 417 e002d 0 1030 6923 6927 1 18 0 1 0 0 0 0
2 6929 8 417 e0039 0 1030 6922 6928 1 18 0 1 0 0 0 0
2 6930 1 417 4000a 0 1410 0 0 1 1 wr_next
2 6931 37 417 40039 0 32 6929 6930
2 6932 1 418 c0013 0 1010 0 0 1 1 mgmt_req
2 6933 1b 418 b000b 0 1020 6932 0 1 18 0 1 0 0 0 0
2 6934 1 418 40007 0 1410 0 0 1 1 rdok
2 6935 37 418 40013 0 32 6933 6934
2 6936 0 419 100013 0 21010 0 0 1 16 1 0
2 6937 1 419 4000c 0 1410 0 0 1 1 cb_pre_ok
2 6938 37 419 40013 0 32 6936 6937
2 6939 1 420 190020 0 1010 0 0 1 1 mgmt_req
2 6940 1b 420 180018 0 1020 6939 0 1 18 0 1 0 0 0 0
2 6941 1 420 b0014 0 1010 0 0 1 1 rd_pipe_mt
2 6942 8 420 b0020 0 1030 6940 6941 1 18 0 1 0 0 0 0
2 6943 1 420 40007 0 1410 0 0 1 1 wrok
2 6944 37 420 40020 0 32 6942 6943
2 6945 1 422 f0016 0 1010 0 0 1 1 mgmt_req
2 6946 1 422 4000b 0 1410 0 0 1 1 sel_mgmt
2 6947 37 422 40016 0 32 6945 6946
2 6948 1 424 1a0020 0 1010 0 0 1 1 b2x_req
2 6949 1 424 f0016 0 1010 0 0 1 1 mgmt_req
2 6950 1b 424 e000e 0 1020 6949 0 1 18 0 1 0 0 0 0
2 6951 8 424 e0020 0 1030 6948 6950 1 18 0 1 0 0 0 0
2 6952 1 424 4000a 0 1410 0 0 1 1 sel_b2x
2 6953 37 424 40020 0 32 6951 6952
2 6954 0 426 100016 0 21010 0 0 4 16 f 0
2 6955 1 426 4000c 0 1410 0 0 4 1 i_xfr_cmd
2 6956 37 426 40016 0 32 6954 6955
2 6957 0 431 40008 0 21010 0 0 2 16 0 0
2 6958 0 430 28002c 0 21010 0 0 2 16 1 0
2 6959 1a 430 4002c 0 1030 6957 6958 2 18 0 3 0 0 0 0
2 6960 1 430 1b0023 0 1010 0 0 1 1 b2x_write
2 6961 1 430 110017 0 1010 0 0 1 1 b2x_req
2 6962 1 430 6000d 0 1010 0 0 1 1 mgmt_req
2 6963 1b 430 50005 0 1020 6962 0 1 18 0 1 0 0 0 0
2 6964 8 430 50017 0 1030 6961 6963 1 18 0 1 0 0 0 0
2 6965 8 430 50023 0 201030 6960 6964 1 18 0 1 0 0 0 0
2 6966 19 430 40008 0 1030 6959 6965 2 18 0 3 0 0 0 0
2 6967 0 429 140018 0 21010 0 0 2 16 3 0
2 6968 1a 429 40018 0 1030 6966 6967 2 18 0 3 0 0 0 0
2 6969 1 429 6000f 0 1010 0 0 1 1 rd_pipe_mt
2 6970 1b 429 50005 0 201020 6969 0 1 18 0 1 0 0 0 0
2 6971 19 429 40008 0 1030 6968 6970 2 18 0 3 0 0 0 0
2 6972 0 428 350039 0 21010 0 0 2 16 2 0
2 6973 1a 428 120039 0 1030 6971 6972 2 18 0 3 0 0 0 0
2 6974 1 428 290030 0 1010 0 0 1 1 b2x_read
2 6975 1 428 1f0025 0 1010 0 0 1 1 b2x_req
2 6976 1 428 14001b 0 1010 0 0 1 1 mgmt_req
2 6977 1b 428 130013 0 1020 6976 0 1 18 0 1 0 0 0 0
2 6978 8 428 130025 0 1030 6975 6977 1 18 0 1 0 0 0 0
2 6979 8 428 130030 0 201030 6974 6978 1 18 0 1 0 0 0 0
2 6980 19 428 120008 0 1030 6973 6979 2 18 0 3 0 0 0 0
2 6981 1 428 4000e 0 1410 0 0 2 1 next_xfr_st
2 6982 37 428 40008 0 32 6980 6981
4 6921 449 4 11 6931 6931 6921
4 6931 450 4 0 6935 6935 6921
4 6935 451 4 0 6938 6938 6921
4 6938 452 4 0 6944 6944 6921
4 6944 453 4 0 6947 6947 6921
4 6947 455 4 0 6953 6953 6921
4 6953 457 4 0 6956 6956 6921
4 6956 459 4 0 6982 6982 6921
4 6982 461 4 0 0 0 6921
3 1 sdrc_xfr_ctl.$u3.$u11 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u11" 0 ../rtl/core/sdrc_xfr_ctl.v 0 493 1
2 6983 1 436 300037 1 1004 0 0 1 1 b2x_read
2 6984 1 436 26002c 9 1004 0 0 1 1 b2x_req
2 6985 1 436 1b0022 1 1004 0 0 1 1 mgmt_req
2 6986 1b 436 1a001a 1 1008 6985 0 1 18 0 1 0 1 0 0
2 6987 1 436 e0016 12 100c 0 0 1 1 l_xfr_end
2 6988 8 436 e0022 12 128c 6986 6987 1 18 0 1 1 0 1 0
2 6989 8 436 e002c 12 1144 6984 6988 1 18 0 1 1 1 0 0
2 6990 8 436 e0037 12 1044 6983 6989 1 18 0 1 1 1 0 0
2 6991 1 436 4000a 0 1410 0 0 1 1 rd_next
2 6992 37 436 40037 12 6 6990 6991
2 6993 1 438 290031 1 1008 0 0 1 1 b2x_write
2 6994 1 438 1f0025 9 1004 0 0 1 1 b2x_req
2 6995 1 438 14001b 1 1004 0 0 1 1 mgmt_req
2 6996 1b 438 130013 1 1008 6995 0 1 18 0 1 0 1 0 0
2 6997 1 438 7000f 12 100c 0 0 1 1 l_xfr_end
2 6998 8 438 7001b 12 128c 6996 6997 1 18 0 1 1 0 1 0
2 6999 8 438 70025 12 1144 6994 6998 1 18 0 1 1 1 0 0
2 7000 8 438 70031 12 1084 6993 6999 1 18 0 1 1 0 0 0
2 7001 1 437 f0017 12 100c 0 0 1 1 l_xfr_end
2 7002 1b 437 e000e 12 100c 7001 0 1 18 0 1 1 1 0 0
2 7003 9 437 e0031 12 114c 7000 7002 1 18 0 1 1 0 1 0
2 7004 1 437 4000a 0 1410 0 0 1 1 wr_next
2 7005 37 437 40031 12 1e 7003 7004
2 7006 1 439 18001f 1 1004 0 0 1 1 mgmt_req
2 7007 1b 439 170017 1 1008 7006 0 1 18 0 1 0 1 0 0
2 7008 1 439 b0013 12 100c 0 0 1 1 l_xfr_end
2 7009 8 439 b001f 12 128c 7007 7008 1 18 0 1 1 0 1 0
2 7010 1 439 40007 0 1410 0 0 1 1 rdok
2 7011 37 439 4001f 12 1e 7009 7010
2 7012 0 440 100013 1 21004 0 0 1 16 0 0
2 7013 1 440 4000c 0 1410 0 0 1 1 cb_pre_ok
2 7014 37 440 40013 12 6 7012 7013
2 7015 1 441 18001f 1 1004 0 0 1 1 mgmt_req
2 7016 1b 441 170017 1 1008 7015 0 1 18 0 1 0 1 0 0
2 7017 1 441 b0013 12 100c 0 0 1 1 l_xfr_end
2 7018 8 441 b001f 12 128c 7016 7017 1 18 0 1 1 0 1 0
2 7019 1 441 40007 0 1410 0 0 1 1 wrok
2 7020 37 441 4001f 12 1e 7018 7019
2 7021 0 442 f0012 1 21004 0 0 1 16 0 0
2 7022 1 442 4000b 0 1410 0 0 1 1 sel_mgmt
2 7023 37 442 40012 12 6 7021 7022
2 7024 1 444 80010 12 100c 0 0 1 1 l_xfr_end
2 7025 39 444 40011 12 e 7024 0
2 7026 3d 473 9000d 9 5002 0 0 1 18 0 1 0 0 0 0 $u15
2 7027 3d 444 130017 9 5002 0 0 1 18 0 1 0 0 0 0 $u12
4 6992 469 4 11 7005 7005 6992
4 7005 470 4 0 7011 7011 6992
4 7011 472 4 0 7014 7014 6992
4 7014 473 4 0 7020 7020 6992
4 7020 474 4 0 7023 7023 6992
4 7023 475 4 0 7025 7025 6992
4 7025 477 4 0 7027 7026 6992
4 7027 477 19 0 0 0 6992
4 7026 506 9 0 0 0 6992
3 1 sdrc_xfr_ctl.$u3.$u11.$u12 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u11.$u12" 0 ../rtl/core/sdrc_xfr_ctl.v 0 471 1
2 7028 1 446 c0011 1 1004 0 0 1 1 l_wrap
2 7029 1b 446 b000b 1 1008 7028 0 1 18 0 1 0 1 0 0
2 7030 39 446 70012 9 a 7029 0
2 7031 3d 459 c0010 0 5002 0 0 1 18 0 1 0 0 0 0 $u14
2 7032 0 469 7000b 1 21004 0 0 2 16 0 0
2 7033 0 468 2b002f 1 21008 0 0 2 16 1 0
2 7034 1a 468 7002f 9 1104 7032 7033 2 18 0 3 3 0 0 0
2 7035 1 468 1e0026 1 1008 0 0 1 1 b2x_write
2 7036 1 468 14001a 9 1004 0 0 1 1 b2x_req
2 7037 1 468 90010 1 1004 0 0 1 1 mgmt_req
2 7038 1b 468 80008 1 1008 7037 0 1 18 0 1 0 1 0 0
2 7039 8 468 8001a 9 1104 7036 7038 1 18 0 1 0 1 0 0
2 7040 8 468 80026 9 201084 7035 7039 1 18 0 1 1 0 0 0
2 7041 19 468 7000b 9 1004 7034 7040 2 18 0 3 3 0 0 0
2 7042 0 467 38003c 1 21008 0 0 2 16 2 0
2 7043 1a 467 15003c 9 1104 7041 7042 2 18 0 3 3 0 0 0
2 7044 1 467 2c0033 1 1004 0 0 1 1 b2x_read
2 7045 1 467 220028 9 1004 0 0 1 1 b2x_req
2 7046 1 467 17001e 1 1004 0 0 1 1 mgmt_req
2 7047 1b 467 160016 1 1008 7046 0 1 18 0 1 0 1 0 0
2 7048 8 467 160028 9 1104 7045 7047 1 18 0 1 0 1 0 0
2 7049 8 467 160033 9 201044 7044 7048 1 18 0 1 1 1 0 0
2 7050 19 467 15000b 9 1004 7043 7049 2 18 0 3 3 0 0 0
2 7051 1 467 70011 0 1410 0 0 2 1 next_xfr_st
2 7052 37 467 7000b 9 16 7050 7051
2 7053 3d 446 140018 9 5002 0 0 1 18 0 1 0 0 0 0 $u13
4 7030 479 7 11 7053 7031 7030
4 7053 479 20 6 7052 0 7030
4 7031 492 12 0 7052 0 7030
4 7052 500 7 0 0 0 7030
3 1 sdrc_xfr_ctl.$u3.$u11.$u12.$u13 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u11.$u12.$u13" 0 ../rtl/core/sdrc_xfr_ctl.v 0 457 1
2 7054 1 455 2f0037 1 1008 0 0 1 1 b2x_write
2 7055 1 455 24002b 1 1004 0 0 1 1 b2x_read
2 7056 9 455 240037 1 201088 7054 7055 1 18 0 1 0 1 0 0
2 7057 1 455 18001f 1 1004 0 0 1 1 mgmt_req
2 7058 1b 455 170017 1 1008 7057 0 1 18 0 1 0 1 0 0
2 7059 1 455 d0013 9 1004 0 0 1 1 b2x_req
2 7060 8 455 d001f 9 1084 7058 7059 1 18 0 1 1 0 0 0
2 7061 8 455 d0038 9 1084 7056 7060 1 18 0 1 1 0 0 0
2 7062 1 455 30009 0 1410 0 0 1 1 sel_b2x
2 7063 37 455 30038 9 6 7061 7062
2 7064 0 456 f0015 1 21008 0 0 4 16 6 0
2 7065 1 456 3000b 0 1410 0 0 4 1 i_xfr_cmd
2 7066 37 456 30015 9 1a 7064 7065
4 7063 488 3 11 7066 7066 7063
4 7066 489 3 0 0 0 7063
3 1 sdrc_xfr_ctl.$u3.$u11.$u12.$u14 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u11.$u12.$u14" 0 ../rtl/core/sdrc_xfr_ctl.v 0 465 1
2 7067 1 463 240031 0 1010 0 0 1 1 b2x_prechg_hit
2 7068 1b 463 230023 0 1020 7067 0 1 18 0 1 0 0 0 0
2 7069 1 463 18001f 0 1010 0 0 1 1 mgmt_req
2 7070 1b 463 170017 0 1020 7069 0 1 18 0 1 0 0 0 0
2 7071 1 463 d0013 0 1010 0 0 1 1 b2x_req
2 7072 8 463 d001f 0 1030 7070 7071 1 18 0 1 0 0 0 0
2 7073 8 463 d0031 0 1030 7068 7072 1 18 0 1 0 0 0 0
2 7074 1 463 30009 0 1410 0 0 1 1 sel_b2x
2 7075 37 463 30031 0 32 7073 7074
2 7076 0 464 f0015 0 21010 0 0 4 16 f 0
2 7077 1 464 3000b 0 1410 0 0 4 1 i_xfr_cmd
2 7078 37 464 30015 0 32 7076 7077
4 7075 496 3 11 7078 7078 7075
4 7078 497 3 0 0 0 7075
3 1 sdrc_xfr_ctl.$u3.$u11.$u15 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u11.$u15" 0 ../rtl/core/sdrc_xfr_ctl.v 0 491 1
2 7079 1 480 19001e 1 1004 0 0 1 1 l_wrap
2 7080 1b 480 180018 1 1008 7079 0 1 18 0 1 0 1 0 0
2 7081 1 480 b0014 9 1014 0 0 1 1 burst_bdry
2 7082 8 480 b001e 9 1094 7080 7081 1 18 0 1 1 0 0 0
2 7083 39 480 7001f 9 26 7082 0
2 7084 3d 485 c0010 9 5002 0 0 1 18 0 1 0 0 0 0 $u17
2 7085 0 490 150019 1 21008 0 0 2 16 1 0
2 7086 1 490 70011 0 1410 0 0 2 1 next_xfr_st
2 7087 37 490 70019 9 1a 7085 7086
2 7088 3d 480 210025 0 5002 0 0 1 18 0 1 0 0 0 0 $u16
4 7083 513 7 11 7088 7084 7083
4 7088 513 33 6 7087 0 7083
4 7084 518 12 0 7087 0 7083
4 7087 523 7 0 0 0 7083
3 1 sdrc_xfr_ctl.$u3.$u11.$u15.$u16 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u11.$u15.$u16" 0 ../rtl/core/sdrc_xfr_ctl.v 0 483 1
2 7089 0 481 d0010 0 21010 0 0 1 16 0 0
2 7090 1 481 30009 0 1410 0 0 1 1 sel_b2x
2 7091 37 481 30010 0 32 7089 7090
2 7092 0 482 f0015 0 21010 0 0 4 16 4 0
2 7093 1 482 3000b 0 1410 0 0 4 1 i_xfr_cmd
2 7094 37 482 30015 0 32 7092 7093
4 7091 514 3 11 7094 7094 7091
4 7094 515 3 0 0 0 7091
3 1 sdrc_xfr_ctl.$u3.$u11.$u15.$u17 "tb.dut.u_sdrc_core.u_xfr_ctl.$u3.$u11.$u15.$u17" 0 ../rtl/core/sdrc_xfr_ctl.v 0 488 1
2 7095 1 486 18001f 1 1004 0 0 1 1 mgmt_req
2 7096 1b 486 170017 1 1008 7095 0 1 18 0 1 0 1 0 0
2 7097 1 486 d0013 9 1004 0 0 1 1 b2x_req
2 7098 8 486 d001f 9 1084 7096 7097 1 18 0 1 1 0 0 0
2 7099 1 486 30009 0 1410 0 0 1 1 sel_b2x
2 7100 37 486 3001f 9 16 7098 7099
2 7101 0 487 f0015 1 21008 0 0 4 16 f 0
2 7102 1 487 3000b 0 1410 0 0 4 1 i_xfr_cmd
2 7103 37 487 30015 9 1a 7101 7102
4 7100 519 3 11 7103 7103 7100
4 7103 520 3 0 0 0 7100
3 1 sdrc_xfr_ctl.$u18 "tb.dut.u_sdrc_core.u_xfr_ctl.$u18" 0 ../rtl/core/sdrc_xfr_ctl.v 0 561 1
2 7104 0 554 e0011 1 21008 0 0 1 16 1 0
2 7105 1 554 20009 0 1410 0 0 1 1 sdr_cs_n
2 7106 38 554 20011 1f5 1a 7104 7105
2 7107 0 555 d0010 1 21008 0 0 1 16 1 0
2 7108 1 555 20008 0 1410 0 0 1 1 sdr_cke
2 7109 38 555 20010 1f5 1a 7107 7108
2 7110 0 556 f0012 1 21008 0 0 1 16 1 0
2 7111 1 556 2000a 0 1410 0 0 1 1 sdr_ras_n
2 7112 38 556 20012 1f5 1a 7110 7111
2 7113 0 557 f0012 1 21008 0 0 1 16 1 0
2 7114 1 557 2000a 0 1410 0 0 1 1 sdr_cas_n
2 7115 38 557 20012 1f5 1a 7113 7114
2 7116 0 558 e0011 1 21008 0 0 1 16 1 0
2 7117 1 558 20009 0 1410 0 0 1 1 sdr_we_n
2 7118 38 558 20011 1f5 1a 7116 7117
2 7119 0 559 17001a 1 21008 0 0 1 16 1 0
2 7120 32 559 100015 1 1008 0 0 32 1 SDR_BW
2 7121 25 559 f001c 1 1208 7119 7120 1 18 0 1 0 1 0 0
2 7122 1 559 20008 0 1410 0 0 1 1 sdr_dqm
2 7123 38 559 2001c 1f5 1a 7121 7122
2 7124 0 560 17001a 1 21008 0 0 1 16 1 0
2 7125 32 560 100015 1 1008 0 0 32 1 SDR_BW
2 7126 25 560 f001c 1 1208 7124 7125 1 18 0 1 0 1 0 0
2 7127 1 560 2000a 0 1410 0 0 1 1 sdr_den_n
2 7128 38 560 2001c 1f5 1a 7126 7127
4 7106 587 2 11 7109 7109 7106
4 7109 588 2 0 7112 7112 7106
4 7112 589 2 0 7115 7115 7106
4 7115 590 2 0 7118 7118 7106
4 7118 591 2 0 7123 7123 7106
4 7123 592 2 0 7128 7128 7106
4 7128 593 2 0 0 0 7106
3 1 sdrc_xfr_ctl.$u19 "tb.dut.u_sdrc_core.u_xfr_ctl.$u19" 0 ../rtl/core/sdrc_xfr_ctl.v 0 571 1
2 7129 0 563 160016 45 1008 0 0 32 48 3 0
2 7130 23 563 e0017 45 100c 0 7129 1 18 0 1 0 0 0 0 xfr_cmd
2 7131 1 563 20009 0 1410 0 0 1 1 sdr_cs_n
2 7132 38 563 20017 10e e 7130 7131
2 7133 0 564 170017 45 1008 0 0 32 48 2 0
2 7134 23 564 f0018 45 100c 0 7133 1 18 0 1 0 0 0 0 xfr_cmd
2 7135 1 564 2000a 0 1410 0 0 1 1 sdr_ras_n
2 7136 38 564 20018 10e e 7134 7135
2 7137 0 565 170017 45 1008 0 0 32 48 1 0
2 7138 23 565 f0018 45 100c 0 7137 1 18 0 1 0 0 0 0 xfr_cmd
2 7139 1 565 2000a 0 1410 0 0 1 1 sdr_cas_n
2 7140 38 565 20018 10e e 7138 7139
2 7141 0 566 160016 45 1004 0 0 32 48 0 0
2 7142 23 566 e0017 45 100c 0 7141 1 18 0 1 0 0 0 0 xfr_cmd
2 7143 1 566 20009 0 1410 0 0 1 1 sdr_we_n
2 7144 38 566 20017 10e e 7142 7143
2 7145 1 568 1f0026 2 100c 0 0 1 1 r2x_idle
2 7146 1 568 14001b 14 100c 0 0 1 1 b2x_idle
2 7147 1 568 80010 2 100c 0 0 1 1 mgmt_idle
2 7148 8 568 8001b 15 138c 7146 7147 1 18 0 1 1 1 1 0
2 7149 8 568 80026 16 2013cc 7145 7148 1 18 0 1 1 1 1 0
2 7150 1b 568 60006 16 100c 7149 0 1 18 0 1 1 1 0 0
2 7151 0 567 210024 1 21008 0 0 1 16 1 0
2 7152 1a 567 d0024 1e 130c 7150 7151 1 18 0 1 1 1 0 0
2 7153 0 567 18001c 1 21004 0 0 2 16 0 0
2 7154 1 567 e0013 12 100c 0 0 2 1 xfr_st
2 7155 15 567 e001c 12 20114c 7153 7154 1 18 0 1 1 1 0 0
2 7156 19 567 d0027 1e 100c 7152 7155 1 18 0 1 1 1 0 0
2 7157 1 567 20008 0 1410 0 0 1 1 sdr_cke
2 7158 38 567 20027 10e e 7156 7157
2 7159 0 569 2e0031 1 21004 0 0 1 16 0 0
2 7160 32 569 27002c 1 1008 0 0 32 1 SDR_BW
2 7161 25 569 260033 1 1104 7159 7160 1 18 0 1 1 0 0 0
2 7162 1 569 190022 2 1004 0 0 1 1 a2x_wren_n
2 7163 1a 569 d0022 14 1044 7161 7162 1 18 0 1 1 0 0 0
2 7164 1 569 e0014 13 20100c 0 0 1 1 wr_next
2 7165 19 569 d0033 14 1004 7163 7164 1 18 0 1 1 0 0 0
2 7166 1 569 20008 0 1410 0 0 1 1 sdr_dqm
2 7167 38 569 20033 10e 6 7165 7166
2 7168 0 570 3b003e 1 21008 0 0 1 16 1 0
2 7169 32 570 340039 1 1008 0 0 32 1 SDR_BW
2 7170 25 570 330040 1 1208 7168 7169 1 18 0 1 0 1 0 0
2 7171 0 570 2a002d 1 21004 0 0 1 16 0 0
2 7172 32 570 230028 1 1008 0 0 32 1 SDR_BW
2 7173 25 570 22002f 1 1104 7171 7172 1 18 0 1 1 0 0 0
2 7174 1a 570 16002f 13 108c 7170 7173 1 18 0 1 1 1 0 0
2 7175 1 570 17001d 13 20100c 0 0 1 1 wr_next
2 7176 19 570 160040 13 100c 7174 7175 1 18 0 1 1 1 0 0
2 7177 1 570 90011 0 1410 0 0 1 1 sdr_den_n
2 7178 38 570 90040 10e e 7176 7177
4 7132 596 2 11 7136 7136 7132
4 7136 597 2 0 7140 7140 7132
4 7140 598 2 0 7144 7144 7132
4 7144 599 2 0 7158 7158 7132
4 7158 600 2 0 7167 7167 7132
4 7167 602 2 0 7178 7178 7132
4 7178 603 9 0 0 0 7132
3 1 sdrc_xfr_ctl.$u20 "tb.dut.u_sdrc_core.u_xfr_ctl.$u20" 0 ../rtl/core/sdrc_xfr_ctl.v 0 582 1
2 7179 0 575 130013 46 1008 0 0 32 48 3 0
2 7180 23 575 b0014 46 100c 0 7179 1 18 0 1 0 0 0 0 xfr_cmd
2 7181 1b 575 a000a 46 100c 7180 0 1 18 0 1 1 1 0 0
2 7182 39 575 60015 303 e 7181 0
2 7183 1 580 290030 16 100c 0 0 8 1 sdr_dout
2 7184 1 580 1e0025 17 100c 0 0 8 1 a2x_wrdt
2 7185 1a 580 120025 29 13cc 7183 7184 8 18 0 ff ff 7f 0 0
2 7186 1 580 130019 13 20100c 0 0 1 1 wr_next
2 7187 19 580 120030 29 100c 7185 7186 8 18 0 ff ff 7f 0 0
2 7188 1 580 6000d 0 1410 0 0 8 1 sdr_dout
2 7189 38 580 60030 303 e 7187 7188
2 7190 3d 575 17001b 27 5002 0 0 1 18 0 1 0 0 0 0 $u21
4 7182 608 6 11 7190 7189 7182
4 7190 608 23 6 7189 0 7182
4 7189 613 6 0 0 0 7182
3 1 sdrc_xfr_ctl.$u20.$u21 "tb.dut.u_sdrc_core.u_xfr_ctl.$u20.$u21" 0 ../rtl/core/sdrc_xfr_ctl.v 0 578 1
2 7191 1 576 e0015 15 1008 0 0 13 1 xfr_addr
2 7192 1 576 20009 0 1410 0 0 13 1 sdr_addr
2 7193 38 576 20015 27 a 7191 7192
2 7194 1 577 c0011 2 1004 0 0 2 1 xfr_ba
2 7195 1 577 20007 0 1410 0 0 2 1 sdr_ba
2 7196 38 577 20011 27 6 7194 7195
4 7193 609 2 11 7196 7196 7193
4 7196 610 2 0 0 0 7193
3 1 sdrc_xfr_ctl.$u22 "tb.dut.u_sdrc_core.u_xfr_ctl.$u22" 0 ../rtl/core/sdrc_xfr_ctl.v 0 612 1
2 7197 0 606 d0012 1 21004 0 0 3 16 0 0
2 7198 1 606 20008 0 1410 0 0 3 1 mgmt_st
2 7199 38 606 20012 1f5 16 7197 7198
2 7200 0 607 a000d 1 21004 0 0 4 16 0 0
2 7201 1 607 20005 0 1410 0 0 4 1 tmr0
2 7202 38 607 2000d 1f5 16 7200 7201
2 7203 0 608 b000e 1 61008 0 0 4 16 7 0
2 7204 1 608 20006 0 1410 0 0 4 1 cntr1
2 7205 38 608 2000e 1f5 1a 7203 7204
2 7206 0 609 100010 1 1004 0 0 32 48 0 0
2 7207 1 609 2000b 0 1410 0 0 12 1 rfsh_timer
2 7208 38 609 20010 1f5 16 7206 7207
2 7209 0 610 120012 1 1004 0 0 32 48 0 0
2 7210 1 610 2000d 0 1410 0 0 3 1 rfsh_row_cnt
2 7211 38 610 20012 1f5 16 7209 7210
2 7212 0 611 130016 1 21004 0 0 1 16 0 0
2 7213 1 611 2000e 0 1410 0 0 1 1 sdr_init_done
2 7214 38 611 20016 1f5 16 7212 7213
4 7199 639 2 11 7202 7202 7199
4 7202 640 2 0 7205 7205 7199
4 7205 641 2 0 7208 7208 7199
4 7208 642 2 0 7211 7211 7199
4 7211 643 2 0 7214 7214 7199
4 7214 644 2 0 0 0 7199
3 1 sdrc_xfr_ctl.$u23 "tb.dut.u_sdrc_core.u_xfr_ctl.$u23" 0 ../rtl/core/sdrc_xfr_ctl.v 0 623 1
2 7215 1 614 d0018 25 1008 0 0 3 1 next_mgmt_st
2 7216 1 614 20008 0 1410 0 0 3 1 mgmt_st
2 7217 38 614 20018 10e a 7215 7216
2 7218 1 616 1c001f 8c 100c 0 0 4 1 tmr0
2 7219 0 616 180018 1 1008 0 0 32 48 1 0
2 7220 1 616 110014 8c 100c 0 0 4 1 tmr0
2 7221 7 616 110018 8c 128c 7219 7220 32 18 0 ffffffff fffffffe 1 6 1
2 7222 1a 616 40018 8c 138c 7218 7221 32 18 0 ffffffff ffffffff 7 0 0
2 7223 1 616 6000c 27 100c 0 0 1 1 tmr0_tc
2 7224 1b 616 50005 27 20100c 7223 0 1 18 0 1 1 1 0 0
2 7225 19 616 4001f 8c 100c 7222 7224 32 18 0 ffffffff ffffffff 7 0 0
2 7226 1 615 16001b 4 1008 0 0 4 1 tmr0_d
2 7227 1a 615 a001b 9d 130c 7225 7226 32 18 0 ffffffff ffffffff 7 0 0
2 7228 1 615 b0011 26 20100c 0 0 1 1 ld_tmr0
2 7229 19 615 a001f 9d 100c 7227 7228 4 18 0 f f 7 0 0
2 7230 1 615 20005 0 1410 0 0 4 1 tmr0
2 7231 38 615 2001f 10e e 7229 7230
2 7232 1 618 1e0022 12 100c 0 0 4 1 cntr1
2 7233 0 618 1a001a 1 1008 0 0 32 48 1 0
2 7234 1 618 120016 12 100c 0 0 4 1 cntr1
2 7235 7 618 12001a 12 128c 7233 7234 32 18 0 ffffffff fffffffe 1 e 1
2 7236 1a 618 4001a 22 138c 7232 7235 32 18 0 ffffffff ffffffff f 0 0
2 7237 1 618 5000d 21 20100c 0 0 1 1 dec_cntr1
2 7238 19 618 40022 22 100c 7236 7237 32 18 0 ffffffff ffffffff f 0 0
2 7239 1 617 18001e 8 100c 0 0 4 1 cntr1_d
2 7240 1a 617 b001e 26 13cc 7238 7239 32 18 0 ffffffff ffffffff f 0 0
2 7241 1 617 c0013 2 201004 0 0 1 1 ld_cntr1
2 7242 19 617 b0022 26 100c 7240 7241 4 18 0 f f f 0 0
2 7243 1 617 20006 0 1410 0 0 4 1 cntr1
2 7244 38 617 20022 10e e 7242 7243
2 7245 1 619 390044 1 1008 0 0 1 1 sdram_enable
2 7246 1 619 280034 2 100c 0 0 1 1 sdr_init_done
2 7247 1 619 140024 2 100c 0 0 1 1 set_sdr_init_done
2 7248 9 619 140034 3 20134c 7246 7247 1 18 0 1 1 1 1 0
2 7249 8 619 130044 3 128c 7245 7248 1 18 0 1 1 0 1 0
2 7250 1 619 2000e 0 1410 0 0 1 1 sdr_init_done
2 7251 38 619 20044 10e e 7249 7250
2 7252 0 620 330033 1 1008 0 0 32 48 1 0
2 7253 1 620 26002f 10e 100c 0 0 12 1 rfsh_timer
2 7254 6 620 260033 10e 1288 7252 7253 32 18 0 ffffffff fffffffe 1 1fe 1
2 7255 0 620 220022 1 1004 0 0 32 48 0 0
2 7256 1a 620 100022 10e 108c 7254 7255 32 18 0 ffffffff ffffffff 1ff 0 0
2 7257 1 620 11001d 3 20100c 0 0 1 1 rfsh_timer_tc
2 7258 19 620 100033 10e 100c 7256 7257 12 18 0 fff fff 1ff 0 0
2 7259 1 620 2000b 0 1410 0 0 12 1 rfsh_timer
2 7260 38 620 20033 10e e 7258 7259
2 7261 1 622 290034 2 100c 0 0 3 1 rfsh_row_cnt
2 7262 0 622 250025 1 1008 0 0 32 48 1 0
2 7263 1 622 160021 2 100c 0 0 3 1 rfsh_row_cnt
2 7264 6 622 160025 2 1288 7262 7263 32 18 0 ffffffff fffffffe 1 0 1
2 7265 1a 622 40025 3 130c 7261 7264 32 18 0 ffffffff ffffffff 1 0 0
2 7266 1 622 50011 3 20100c 0 0 1 1 rfsh_timer_tc
2 7267 19 622 40034 3 100c 7265 7266 32 18 0 ffffffff ffffffff 1 0 0
2 7268 0 621 290029 1 1004 0 0 32 48 0 0
2 7269 1a 621 120029 4 10cc 7267 7268 32 18 0 ffffffff ffffffff 1 0 0
2 7270 1 621 140024 2 100c 0 0 1 1 set_sdr_init_done
2 7271 1b 621 130013 2 20100c 7270 0 1 18 0 1 1 1 0 0
2 7272 19 621 120034 4 100c 7269 7271 3 18 0 7 7 1 0 0
2 7273 1 621 2000d 0 1410 0 0 3 1 rfsh_row_cnt
2 7274 38 621 20034 10e e 7272 7273
4 7217 647 2 11 7231 7231 7217
4 7231 648 2 0 7244 7244 7217
4 7244 650 2 0 7251 7251 7217
4 7251 652 2 0 7260 7260 7217
4 7260 653 2 0 7274 7274 7217
4 7274 654 2 0 0 0 7217
3 1 sdrc_xfr_ctl.$u24 "tb.dut.u_sdrc_core.u_xfr_ctl.$u24" 0 ../rtl/core/sdrc_xfr_ctl.v 0 768 1
2 7275 0 643 10006 1 21004 0 0 3 16 0 0
2 7276 1 641 c0012 1a9 100e 0 0 3 1 mgmt_st
2 7277 2d 643 0 4f 114e 7275 7276 1 18 0 1 1 1 0 0
2 7278 0 658 10006 1 21008 0 0 3 16 1 0
2 7279 2d 658 0 4d 120e 7278 7276 1 18 0 1 1 1 0 0
2 7280 0 673 10006 1 21008 0 0 3 16 2 0
2 7281 2d 673 0 4b 120e 7280 7276 1 18 0 1 1 1 0 0
2 7282 0 688 10006 1 21008 0 0 3 16 3 0
2 7283 2d 688 0 47 120e 7282 7276 1 18 0 1 1 1 0 0
2 7284 0 703 10006 1 21008 0 0 3 16 4 0
2 7285 2d 703 0 37 120e 7284 7276 1 18 0 1 1 1 0 0
2 7286 0 720 10006 1 21008 0 0 3 16 5 0
2 7287 2d 720 0 18 120e 7286 7276 1 18 0 1 1 1 0 0
2 7288 0 735 10006 1 21008 0 0 3 16 6 0
2 7289 2d 735 0 17 120e 7288 7276 1 18 0 1 1 1 0 0
2 7290 0 750 10006 1 21008 0 0 3 16 7 0
2 7291 2d 750 0 15 120e 7290 7276 1 18 0 1 1 1 0 0
2 7292 3d 750 a000e 13 5002 0 0 1 18 0 1 0 0 0 0 $u32
2 7293 3d 735 a000e 2 5002 0 0 1 18 0 1 0 0 0 0 $u31
2 7294 3d 720 a000e 1 5002 0 0 1 18 0 1 0 0 0 0 $u30
2 7295 3d 703 a000e 1f 5002 0 0 1 18 0 1 0 0 0 0 $u29
2 7296 3d 688 a000e 10 5002 0 0 1 18 0 1 0 0 0 0 $u28
2 7297 3d 673 a000e 4 5002 0 0 1 18 0 1 0 0 0 0 $u27
2 7298 3d 658 a000e 2 5002 0 0 1 18 0 1 0 0 0 0 $u26
2 7299 3d 643 a000e 2 5002 0 0 1 18 0 1 0 0 0 0 $u25
4 7277 676 0 11 7299 7279 7277
4 7299 676 10 0 0 0 7277
4 7279 691 0 0 7298 7281 7277
4 7298 691 10 0 0 0 7277
4 7281 706 0 0 7297 7283 7277
4 7297 706 10 0 0 0 7277
4 7283 721 0 0 7296 7285 7277
4 7296 721 10 0 0 0 7277
4 7285 736 0 0 7295 7287 7277
4 7295 736 10 0 0 0 7277
4 7287 753 0 0 7294 7289 7277
4 7294 753 10 0 0 0 7277
4 7289 768 0 0 7293 7291 7277
4 7293 768 10 0 0 0 7277
4 7291 783 0 0 7292 0 7277
4 7292 783 10 0 0 0 7277
3 1 sdrc_xfr_ctl.$u24.$u25 "tb.dut.u_sdrc_core.u_xfr_ctl.$u24.$u25" 0 ../rtl/core/sdrc_xfr_ctl.v 0 656 1
2 7300 0 644 100013 1 21004 0 0 1 16 0 0
2 7301 1 644 4000c 0 1410 0 0 1 1 mgmt_idle
2 7302 37 644 40013 2 16 7300 7301
2 7303 0 645 f0012 1 21004 0 0 1 16 0 0
2 7304 1 645 4000b 0 1410 0 0 1 1 mgmt_req
2 7305 37 645 40012 2 16 7303 7304
2 7306 0 646 f0015 1 21008 0 0 4 16 f 0
2 7307 1 646 4000b 0 1410 0 0 4 1 mgmt_cmd
2 7308 37 646 40015 2 1a 7306 7307
2 7309 0 647 e0011 1 21004 0 0 2 16 0 0
2 7310 1 647 4000a 0 1410 0 0 2 1 mgmt_ba
2 7311 37 647 40011 2 16 7309 7310
2 7312 0 648 100016 1 61008 0 0 13 16 400 0
2 7313 1 648 4000c 0 1410 0 0 13 1 mgmt_addr
2 7314 37 648 40016 2 1a 7312 7313
2 7315 0 649 e0011 1 21004 0 0 1 16 0 0
2 7316 1 649 4000a 0 1410 0 0 1 1 ld_tmr0
2 7317 37 649 40011 2 16 7315 7316
2 7318 0 650 d0010 1 21004 0 0 4 16 0 0
2 7319 1 650 40009 0 1410 0 0 4 1 tmr0_d
2 7320 37 650 40010 2 16 7318 7319
2 7321 0 651 100013 1 21004 0 0 1 16 0 0
2 7322 1 651 4000c 0 1410 0 0 1 1 dec_cntr1
2 7323 37 651 40013 2 16 7321 7322
2 7324 0 652 f0012 1 21008 0 0 1 16 1 0
2 7325 1 652 4000b 0 1410 0 0 1 1 ld_cntr1
2 7326 37 652 40012 2 1a 7324 7325
2 7327 0 653 e0011 1 61008 0 0 4 16 f 0
2 7328 1 653 4000a 0 1410 0 0 4 1 cntr1_d
2 7329 37 653 40011 2 1a 7327 7328
2 7330 0 654 18001b 1 21004 0 0 1 16 0 0
2 7331 1 654 40014 0 1410 0 0 1 1 set_sdr_init_done
2 7332 37 654 4001b 2 16 7330 7331
2 7333 0 655 2d0032 1 21004 0 0 3 16 0 0
2 7334 0 655 240029 1 21008 0 0 3 16 1 0
2 7335 1a 655 130029 1 1108 7333 7334 3 18 0 7 6 1 0 0
2 7336 1 655 14001f 1 201008 0 0 1 1 sdram_enable
2 7337 19 655 130032 1 1008 7335 7336 3 18 0 7 6 1 0 0
2 7338 1 655 4000f 0 1410 0 0 3 1 next_mgmt_st
2 7339 37 655 40032 2 1a 7337 7338
4 7302 677 4 11 7305 7305 7302
4 7305 678 4 0 7308 7308 7302
4 7308 679 4 0 7311 7311 7302
4 7311 680 4 0 7314 7314 7302
4 7314 681 4 0 7317 7317 7302
4 7317 682 4 0 7320 7320 7302
4 7320 683 4 0 7323 7323 7302
4 7323 684 4 0 7326 7326 7302
4 7326 685 4 0 7329 7329 7302
4 7329 686 4 0 7332 7332 7302
4 7332 687 4 0 7339 7339 7302
4 7339 688 4 0 0 0 7302
3 1 sdrc_xfr_ctl.$u24.$u26 "tb.dut.u_sdrc_core.u_xfr_ctl.$u24.$u26" 0 ../rtl/core/sdrc_xfr_ctl.v 0 671 1
2 7340 0 659 100013 1 21004 0 0 1 16 0 0
2 7341 1 659 4000c 0 1410 0 0 1 1 mgmt_idle
2 7342 37 659 40013 2 16 7340 7341
2 7343 0 660 f0012 1 21008 0 0 1 16 1 0
2 7344 1 660 4000b 0 1410 0 0 1 1 mgmt_req
2 7345 37 660 40012 2 1a 7343 7344
2 7346 0 661 2a0030 1 21008 0 0 4 16 f 0
2 7347 0 661 200026 1 21008 0 0 4 16 2 0
2 7348 1a 661 f0026 2 1208 7346 7347 4 18 0 f d 2 0 0
2 7349 1 661 10001b 2 201018 0 0 1 1 precharge_ok
2 7350 19 661 f0030 2 1038 7348 7349 4 18 0 f d 2 0 0
2 7351 1 661 4000b 0 1410 0 0 4 1 mgmt_cmd
2 7352 37 661 40030 2 3a 7350 7351
2 7353 0 662 e0011 1 21004 0 0 2 16 0 0
2 7354 1 662 4000a 0 1410 0 0 2 1 mgmt_ba
2 7355 37 662 40011 2 16 7353 7354
2 7356 0 663 100016 1 61008 0 0 13 16 400 0
2 7357 1 663 4000c 0 1410 0 0 13 1 mgmt_addr
2 7358 37 663 40016 2 1a 7356 7357
2 7359 1 664 e0015 2 1018 0 0 1 1 mgmt_ack
2 7360 1 664 4000a 0 1410 0 0 1 1 ld_tmr0
2 7361 37 664 40015 2 3a 7359 7360
2 7362 1 665 d0015 1 1008 0 0 4 1 trp_delay
2 7363 1 665 40009 0 1410 0 0 4 1 tmr0_d
2 7364 37 665 40015 2 1a 7362 7363
2 7365 0 666 f0012 1 21004 0 0 1 16 0 0
2 7366 1 666 4000b 0 1410 0 0 1 1 ld_cntr1
2 7367 37 666 40012 2 16 7365 7366
2 7368 0 667 e0011 1 61008 0 0 4 16 7 0
2 7369 1 667 4000a 0 1410 0 0 4 1 cntr1_d
2 7370 37 667 40011 2 1a 7368 7369
2 7371 0 668 100013 1 21004 0 0 1 16 0 0
2 7372 1 668 4000c 0 1410 0 0 1 1 dec_cntr1
2 7373 37 668 40013 2 16 7371 7372
2 7374 0 669 18001b 1 21004 0 0 1 16 0 0
2 7375 1 669 40014 0 1410 0 0 1 1 set_sdr_init_done
2 7376 37 669 4001b 2 16 7374 7375
2 7377 0 670 38003d 1 21008 0 0 3 16 1 0
2 7378 0 670 2f0034 1 21008 0 0 3 16 2 0
2 7379 1a 670 130034 2 1208 7377 7378 3 18 0 7 5 2 0 0
2 7380 1 670 23002a 2 1018 0 0 1 1 mgmt_ack
2 7381 1 670 14001f 2 1018 0 0 1 1 precharge_ok
2 7382 8 670 14002a 2 201238 7380 7381 1 18 0 1 0 0 1 0
2 7383 19 670 13003d 2 1038 7379 7382 3 18 0 7 5 2 0 0
2 7384 1 670 4000f 0 1410 0 0 3 1 next_mgmt_st
2 7385 37 670 4003d 2 3a 7383 7384
4 7342 692 4 11 7345 7345 7342
4 7345 693 4 0 7352 7352 7342
4 7352 694 4 0 7355 7355 7342
4 7355 695 4 0 7358 7358 7342
4 7358 696 4 0 7361 7361 7342
4 7361 697 4 0 7364 7364 7342
4 7364 698 4 0 7367 7367 7342
4 7367 699 4 0 7370 7370 7342
4 7370 700 4 0 7373 7373 7342
4 7373 701 4 0 7376 7376 7342
4 7376 702 4 0 7385 7385 7342
4 7385 703 4 0 0 0 7342
3 1 sdrc_xfr_ctl.$u24.$u27 "tb.dut.u_sdrc_core.u_xfr_ctl.$u24.$u27" 0 ../rtl/core/sdrc_xfr_ctl.v 0 686 1
2 7386 0 674 100013 1 21004 0 0 1 16 0 0
2 7387 1 674 4000c 0 1410 0 0 1 1 mgmt_idle
2 7388 37 674 40013 4 16 7386 7387
2 7389 0 675 f0012 1 21008 0 0 1 16 1 0
2 7390 1 675 4000b 0 1410 0 0 1 1 mgmt_req
2 7391 37 675 40012 4 1a 7389 7390
2 7392 0 676 f0015 1 21008 0 0 4 16 f 0
2 7393 1 676 4000b 0 1410 0 0 4 1 mgmt_cmd
2 7394 37 676 40015 4 1a 7392 7393
2 7395 0 677 e0011 1 21004 0 0 2 16 0 0
2 7396 1 677 4000a 0 1410 0 0 2 1 mgmt_ba
2 7397 37 677 40011 4 16 7395 7396
2 7398 0 678 100016 1 61008 0 0 13 16 400 0
2 7399 1 678 4000c 0 1410 0 0 13 1 mgmt_addr
2 7400 37 678 40016 4 1a 7398 7399
2 7401 0 679 e0011 1 21004 0 0 1 16 0 0
2 7402 1 679 4000a 0 1410 0 0 1 1 ld_tmr0
2 7403 37 679 40011 4 16 7401 7402
2 7404 1 680 d0015 1 1008 0 0 4 1 trp_delay
2 7405 1 680 40009 0 1410 0 0 4 1 tmr0_d
2 7406 37 680 40015 4 1a 7404 7405
2 7407 0 681 f0012 1 21004 0 0 1 16 0 0
2 7408 1 681 4000b 0 1410 0 0 1 1 ld_cntr1
2 7409 37 681 40012 4 6 7407 7408
2 7410 0 682 e0011 1 21004 0 0 4 16 0 0
2 7411 1 682 4000a 0 1410 0 0 4 1 cntr1_d
2 7412 37 682 40011 4 16 7410 7411
2 7413 0 683 100013 1 21004 0 0 1 16 0 0
2 7414 1 683 4000c 0 1410 0 0 1 1 dec_cntr1
2 7415 37 683 40013 4 16 7413 7414
2 7416 0 684 18001b 1 21004 0 0 1 16 0 0
2 7417 1 684 40014 0 1410 0 0 1 1 set_sdr_init_done
2 7418 37 684 4001b 4 16 7416 7417
2 7419 0 685 28002d 1 21008 0 0 3 16 2 0
2 7420 0 685 1f0024 1 21008 0 0 3 16 3 0
2 7421 1a 685 130024 4 1208 7419 7420 3 18 0 7 5 3 0 0
2 7422 1 685 14001a 4 20101c 0 0 1 1 tmr0_tc
2 7423 19 685 13002d 4 1038 7421 7422 3 18 0 7 5 3 0 0
2 7424 1 685 4000f 0 1410 0 0 3 1 next_mgmt_st
2 7425 37 685 4002d 4 3a 7423 7424
4 7388 707 4 11 7391 7391 7388
4 7391 708 4 0 7394 7394 7388
4 7394 709 4 0 7397 7397 7388
4 7397 710 4 0 7400 7400 7388
4 7400 711 4 0 7403 7403 7388
4 7403 712 4 0 7406 7406 7388
4 7406 713 4 0 7409 7409 7388
4 7409 714 4 0 7412 7412 7388
4 7412 715 4 0 7415 7415 7388
4 7415 716 4 0 7418 7418 7388
4 7418 717 4 0 7425 7425 7388
4 7425 718 4 0 0 0 7388
3 1 sdrc_xfr_ctl.$u24.$u28 "tb.dut.u_sdrc_core.u_xfr_ctl.$u24.$u28" 0 ../rtl/core/sdrc_xfr_ctl.v 0 701 1
2 7426 0 689 100013 1 21004 0 0 1 16 0 0
2 7427 1 689 4000c 0 1410 0 0 1 1 mgmt_idle
2 7428 37 689 40013 10 16 7426 7427
2 7429 0 690 f0012 1 21008 0 0 1 16 1 0
2 7430 1 690 4000b 0 1410 0 0 1 1 mgmt_req
2 7431 37 690 40012 10 1a 7429 7430
2 7432 0 691 f0015 1 21008 0 0 4 16 1 0
2 7433 1 691 4000b 0 1410 0 0 4 1 mgmt_cmd
2 7434 37 691 40015 10 1a 7432 7433
2 7435 0 692 e0011 1 21004 0 0 2 16 0 0
2 7436 1 692 4000a 0 1410 0 0 2 1 mgmt_ba
2 7437 37 692 40011 10 16 7435 7436
2 7438 0 693 100016 1 61008 0 0 13 16 400 0
2 7439 1 693 4000c 0 1410 0 0 13 1 mgmt_addr
2 7440 37 693 40016 10 1a 7438 7439
2 7441 1 694 e0015 2 1018 0 0 1 1 mgmt_ack
2 7442 1 694 4000a 0 1410 0 0 1 1 ld_tmr0
2 7443 37 694 40015 10 3a 7441 7442
2 7444 1 695 d0017 1 1008 0 0 4 1 trcar_delay
2 7445 1 695 40009 0 1410 0 0 4 1 tmr0_d
2 7446 37 695 40017 10 a 7444 7445
2 7447 1 696 100017 2 1018 0 0 1 1 mgmt_ack
2 7448 1 696 4000c 0 1410 0 0 1 1 dec_cntr1
2 7449 37 696 40017 10 3a 7447 7448
2 7450 0 697 f0012 1 21004 0 0 1 16 0 0
2 7451 1 697 4000b 0 1410 0 0 1 1 ld_cntr1
2 7452 37 697 40012 10 6 7450 7451
2 7453 0 698 e0011 1 61008 0 0 4 16 7 0
2 7454 1 698 4000a 0 1410 0 0 4 1 cntr1_d
2 7455 37 698 40011 10 1a 7453 7454
2 7456 0 699 18001b 1 21004 0 0 1 16 0 0
2 7457 1 699 40014 0 1410 0 0 1 1 set_sdr_init_done
2 7458 37 699 4001b 10 16 7456 7457
2 7459 0 700 29002e 1 21008 0 0 3 16 3 0
2 7460 0 700 200025 1 21008 0 0 3 16 4 0
2 7461 1a 700 130025 2 1208 7459 7460 3 18 0 7 3 4 0 0
2 7462 1 700 14001b 2 201018 0 0 1 1 mgmt_ack
2 7463 19 700 13002e 2 1038 7461 7462 3 18 0 7 3 4 0 0
2 7464 1 700 4000f 0 1410 0 0 3 1 next_mgmt_st
2 7465 37 700 4002e 10 3a 7463 7464
4 7428 722 4 11 7431 7431 7428
4 7431 723 4 0 7434 7434 7428
4 7434 724 4 0 7437 7437 7428
4 7437 725 4 0 7440 7440 7428
4 7440 726 4 0 7443 7443 7428
4 7443 727 4 0 7446 7446 7428
4 7446 728 4 0 7449 7449 7428
4 7449 729 4 0 7452 7452 7428
4 7452 730 4 0 7455 7455 7428
4 7455 731 4 0 7458 7458 7428
4 7458 732 4 0 7465 7465 7428
4 7465 733 4 0 0 0 7428
3 1 sdrc_xfr_ctl.$u24.$u29 "tb.dut.u_sdrc_core.u_xfr_ctl.$u24.$u29" 0 ../rtl/core/sdrc_xfr_ctl.v 0 718 1
2 7466 0 704 100013 1 21004 0 0 1 16 0 0
2 7467 1 704 4000c 0 1410 0 0 1 1 mgmt_idle
2 7468 37 704 40013 1f 16 7466 7467
2 7469 0 705 f0012 1 21008 0 0 1 16 1 0
2 7470 1 705 4000b 0 1410 0 0 1 1 mgmt_req
2 7471 37 705 40012 1f 1a 7469 7470
2 7472 0 706 f0015 1 21008 0 0 4 16 f 0
2 7473 1 706 4000b 0 1410 0 0 4 1 mgmt_cmd
2 7474 37 706 40015 1f 1a 7472 7473
2 7475 0 707 e0011 1 21004 0 0 2 16 0 0
2 7476 1 707 4000a 0 1410 0 0 2 1 mgmt_ba
2 7477 37 707 40011 1f 16 7475 7476
2 7478 0 708 100016 1 61008 0 0 13 16 400 0
2 7479 1 708 4000c 0 1410 0 0 13 1 mgmt_addr
2 7480 37 708 40016 1f 1a 7478 7479
2 7481 0 709 e0011 1 21004 0 0 1 16 0 0
2 7482 1 709 4000a 0 1410 0 0 1 1 ld_tmr0
2 7483 37 709 40011 1f 16 7481 7482
2 7484 1 710 d0017 1 1008 0 0 4 1 trcar_delay
2 7485 1 710 40009 0 1410 0 0 4 1 tmr0_d
2 7486 37 710 40017 1f a 7484 7485
2 7487 0 711 100013 1 21004 0 0 1 16 0 0
2 7488 1 711 4000c 0 1410 0 0 1 1 dec_cntr1
2 7489 37 711 40013 1f 6 7487 7488
2 7490 0 712 f0012 1 21004 0 0 1 16 0 0
2 7491 1 712 4000b 0 1410 0 0 1 1 ld_cntr1
2 7492 37 712 40012 1f 6 7490 7491
2 7493 0 713 e0011 1 61008 0 0 4 16 7 0
2 7494 1 713 4000a 0 1410 0 0 4 1 cntr1_d
2 7495 37 713 40011 1f 1a 7493 7494
2 7496 0 714 18001b 1 21004 0 0 1 16 0 0
2 7497 1 714 40014 0 1410 0 0 1 1 set_sdr_init_done
2 7498 37 714 4001b 1f 16 7496 7497
2 7499 0 717 200025 1 21008 0 0 3 16 5 0
2 7500 0 717 17001c 1 21008 0 0 3 16 7 0
2 7501 1a 717 5001c 1 1208 7499 7500 3 18 0 7 2 5 0 0
2 7502 1 717 60012 1 201014 0 0 1 1 sdr_init_done
2 7503 19 717 50025 1 1038 7501 7502 3 18 0 7 2 5 0 0
2 7504 0 716 130018 1 21008 0 0 3 16 3 0
2 7505 1a 716 50018 2 1228 7503 7504 3 18 0 7 6 7 0 0
2 7506 1 716 7000e 2 100c 0 0 1 1 cntr1_tc
2 7507 1b 716 60006 2 20100c 7506 0 1 18 0 1 1 1 0 0
2 7508 19 716 50025 2 1028 7505 7507 3 18 0 7 6 7 0 0
2 7509 0 715 200025 1 21008 0 0 3 16 4 0
2 7510 1a 715 130025 1f 1228 7508 7509 3 18 0 7 7 7 0 0
2 7511 1 715 15001b 1f 101c 0 0 1 1 tmr0_tc
2 7512 1b 715 140014 1f 20102c 7511 0 1 18 0 1 1 1 0 0
2 7513 19 715 130025 1f 1038 7510 7512 3 18 0 7 7 7 0 0
2 7514 1 715 4000f 0 1410 0 0 3 1 next_mgmt_st
2 7515 37 715 40025 1f 3a 7513 7514
4 7468 737 4 11 7471 7471 7468
4 7471 738 4 0 7474 7474 7468
4 7474 739 4 0 7477 7477 7468
4 7477 740 4 0 7480 7480 7468
4 7480 741 4 0 7483 7483 7468
4 7483 742 4 0 7486 7486 7468
4 7486 743 4 0 7489 7489 7468
4 7489 744 4 0 7492 7492 7468
4 7492 745 4 0 7495 7495 7468
4 7495 746 4 0 7498 7498 7468
4 7498 747 4 0 7515 7515 7468
4 7515 748 4 0 0 0 7468
3 1 sdrc_xfr_ctl.$u24.$u30 "tb.dut.u_sdrc_core.u_xfr_ctl.$u24.$u30" 0 ../rtl/core/sdrc_xfr_ctl.v 0 733 1
2 7516 0 721 100013 1 21004 0 0 1 16 0 0
2 7517 1 721 4000c 0 1410 0 0 1 1 mgmt_idle
2 7518 37 721 40013 1 16 7516 7517
2 7519 0 722 f0012 1 21008 0 0 1 16 1 0
2 7520 1 722 4000b 0 1410 0 0 1 1 mgmt_req
2 7521 37 722 40012 1 1a 7519 7520
2 7522 0 723 f0015 1 21004 0 0 4 16 0 0
2 7523 1 723 4000b 0 1410 0 0 4 1 mgmt_cmd
2 7524 37 723 40015 1 16 7522 7523
2 7525 0 724 240025 1 1008 0 0 32 48 b 0
2 7526 23 724 150026 1 1004 0 7525 1 18 0 1 0 0 0 0 sdram_mode_reg
2 7527 0 724 f0012 1 21004 0 0 1 16 0 0
2 7528 31 724 f0026 1 1044 7526 7527 2 18 0 3 3 0 0 0
2 7529 26 724 e0027 1 1004 7528 0 2 18 0 3 3 0 0 0
2 7530 1 724 4000a 0 1410 0 0 2 1 mgmt_ba
2 7531 37 724 40027 1 16 7529 7530
2 7532 1 725 10001d 1 1008 0 0 13 1 sdram_mode_reg
2 7533 1 725 4000c 0 1410 0 0 13 1 mgmt_addr
2 7534 37 725 4001d 1 1a 7532 7533
2 7535 1 726 e0015 1 1018 0 0 1 1 mgmt_ack
2 7536 1 726 4000a 0 1410 0 0 1 1 ld_tmr0
2 7537 37 726 40015 1 3a 7535 7536
2 7538 0 727 d0010 1 61008 0 0 4 16 7 0
2 7539 1 727 40009 0 1410 0 0 4 1 tmr0_d
2 7540 37 727 40010 1 a 7538 7539
2 7541 0 728 100013 1 21004 0 0 1 16 0 0
2 7542 1 728 4000c 0 1410 0 0 1 1 dec_cntr1
2 7543 37 728 40013 1 6 7541 7542
2 7544 0 729 f0012 1 21004 0 0 1 16 0 0
2 7545 1 729 4000b 0 1410 0 0 1 1 ld_cntr1
2 7546 37 729 40012 1 6 7544 7545
2 7547 0 730 e0011 1 61008 0 0 4 16 7 0
2 7548 1 730 4000a 0 1410 0 0 4 1 cntr1_d
2 7549 37 730 40011 1 1a 7547 7548
2 7550 0 731 18001b 1 21004 0 0 1 16 0 0
2 7551 1 731 40014 0 1410 0 0 1 1 set_sdr_init_done
2 7552 37 731 4001b 1 16 7550 7551
2 7553 0 732 29002e 1 21008 0 0 3 16 5 0
2 7554 0 732 200025 1 21008 0 0 3 16 6 0
2 7555 1a 732 130025 1 1208 7553 7554 3 18 0 7 1 6 0 0
2 7556 1 732 14001b 1 201018 0 0 1 1 mgmt_ack
2 7557 19 732 13002e 1 1038 7555 7556 3 18 0 7 1 6 0 0
2 7558 1 732 4000f 0 1410 0 0 3 1 next_mgmt_st
2 7559 37 732 4002e 1 3a 7557 7558
4 7518 754 4 11 7521 7521 7518
4 7521 755 4 0 7524 7524 7518
4 7524 756 4 0 7531 7531 7518
4 7531 757 4 0 7534 7534 7518
4 7534 758 4 0 7537 7537 7518
4 7537 759 4 0 7540 7540 7518
4 7540 760 4 0 7543 7543 7518
4 7543 761 4 0 7546 7546 7518
4 7546 762 4 0 7549 7549 7518
4 7549 763 4 0 7552 7552 7518
4 7552 764 4 0 7559 7559 7518
4 7559 765 4 0 0 0 7518
3 1 sdrc_xfr_ctl.$u24.$u31 "tb.dut.u_sdrc_core.u_xfr_ctl.$u24.$u31" 0 ../rtl/core/sdrc_xfr_ctl.v 0 748 1
2 7560 0 736 100013 1 21004 0 0 1 16 0 0
2 7561 1 736 4000c 0 1410 0 0 1 1 mgmt_idle
2 7562 37 736 40013 2 16 7560 7561
2 7563 0 737 f0012 1 21008 0 0 1 16 1 0
2 7564 1 737 4000b 0 1410 0 0 1 1 mgmt_req
2 7565 37 737 40012 2 1a 7563 7564
2 7566 0 738 f0015 1 21008 0 0 4 16 f 0
2 7567 1 738 4000b 0 1410 0 0 4 1 mgmt_cmd
2 7568 37 738 40015 2 a 7566 7567
2 7569 0 739 e0011 1 21000 0 0 2 16 0 3
2 7570 1 739 4000a 0 1410 0 0 2 1 mgmt_ba
2 7571 37 739 40011 2 2 7569 7570
2 7572 0 740 100014 1 21000 0 0 13 16 0 1fff
2 7573 1 740 4000c 0 1410 0 0 13 1 mgmt_addr
2 7574 37 740 40014 2 2 7572 7573
2 7575 0 741 e0011 1 21004 0 0 1 16 0 0
2 7576 1 741 4000a 0 1410 0 0 1 1 ld_tmr0
2 7577 37 741 40011 2 6 7575 7576
2 7578 0 742 d0010 1 61008 0 0 4 16 7 0
2 7579 1 742 40009 0 1410 0 0 4 1 tmr0_d
2 7580 37 742 40010 2 a 7578 7579
2 7581 0 743 100013 1 21004 0 0 1 16 0 0
2 7582 1 743 4000c 0 1410 0 0 1 1 dec_cntr1
2 7583 37 743 40013 2 6 7581 7582
2 7584 0 744 f0012 1 21004 0 0 1 16 0 0
2 7585 1 744 4000b 0 1410 0 0 1 1 ld_cntr1
2 7586 37 744 40012 2 6 7584 7585
2 7587 0 745 e0011 1 61008 0 0 4 16 7 0
2 7588 1 745 4000a 0 1410 0 0 4 1 cntr1_d
2 7589 37 745 40011 2 1a 7587 7588
2 7590 0 746 18001b 1 21004 0 0 1 16 0 0
2 7591 1 746 40014 0 1410 0 0 1 1 set_sdr_init_done
2 7592 37 746 4001b 2 16 7590 7591
2 7593 0 747 29002e 1 21008 0 0 3 16 7 0
2 7594 0 747 200025 1 21008 0 0 3 16 6 0
2 7595 1a 747 130025 2 1208 7593 7594 3 18 0 7 1 7 0 0
2 7596 1 747 15001b 2 100c 0 0 1 1 tmr0_tc
2 7597 1b 747 140014 2 20100c 7596 0 1 18 0 1 1 1 0 0
2 7598 19 747 13002e 2 1008 7595 7597 3 18 0 7 1 7 0 0
2 7599 1 747 4000f 0 1410 0 0 3 1 next_mgmt_st
2 7600 37 747 4002e 2 1a 7598 7599
4 7562 769 4 11 7565 7565 7562
4 7565 770 4 0 7568 7568 7562
4 7568 771 4 0 7571 7571 7562
4 7571 772 4 0 7574 7574 7562
4 7574 773 4 0 7577 7577 7562
4 7577 774 4 0 7580 7580 7562
4 7580 775 4 0 7583 7583 7562
4 7583 776 4 0 7586 7586 7562
4 7586 777 4 0 7589 7589 7562
4 7589 778 4 0 7592 7592 7562
4 7592 779 4 0 7600 7600 7562
4 7600 780 4 0 0 0 7562
3 1 sdrc_xfr_ctl.$u24.$u32 "tb.dut.u_sdrc_core.u_xfr_ctl.$u24.$u32" 0 ../rtl/core/sdrc_xfr_ctl.v 0 764 1
2 7601 1 751 110017 1 1004 0 0 1 1 ref_req
2 7602 1b 751 100010 1 1008 7601 0 1 18 0 1 0 1 0 0
2 7603 1 751 4000c 0 1410 0 0 1 1 mgmt_idle
2 7604 37 751 40017 13 a 7602 7603
2 7605 0 752 f0012 1 21004 0 0 1 16 0 0
2 7606 1 752 4000b 0 1410 0 0 1 1 mgmt_req
2 7607 37 752 40012 13 6 7605 7606
2 7608 0 753 f0015 1 21008 0 0 4 16 f 0
2 7609 1 753 4000b 0 1410 0 0 4 1 mgmt_cmd
2 7610 37 753 40015 13 a 7608 7609
2 7611 0 754 e0011 1 21000 0 0 2 16 0 3
2 7612 1 754 4000a 0 1410 0 0 2 1 mgmt_ba
2 7613 37 754 40011 13 2 7611 7612
2 7614 0 755 100014 1 21000 0 0 13 16 0 1fff
2 7615 1 755 4000c 0 1410 0 0 13 1 mgmt_addr
2 7616 37 755 40014 13 2 7614 7615
2 7617 0 756 e0011 1 21004 0 0 1 16 0 0
2 7618 1 756 4000a 0 1410 0 0 1 1 ld_tmr0
2 7619 37 756 40011 13 6 7617 7618
2 7620 0 757 d0010 1 61008 0 0 4 16 7 0
2 7621 1 757 40009 0 1410 0 0 4 1 tmr0_d
2 7622 37 757 40010 13 a 7620 7621
2 7623 0 758 100013 1 21004 0 0 1 16 0 0
2 7624 1 758 4000c 0 1410 0 0 1 1 dec_cntr1
2 7625 37 758 40013 13 6 7623 7624
2 7626 1 759 f0015 1 1004 0 0 1 1 ref_req
2 7627 1 759 4000b 0 1410 0 0 1 1 ld_cntr1
2 7628 37 759 40015 13 6 7626 7627
2 7629 1 760 e0019 2 100c 0 0 3 1 rfsh_row_cnt
2 7630 1 760 4000a 0 1410 0 0 4 1 cntr1_d
2 7631 37 760 40019 13 e 7629 7630
2 7632 0 761 18001b 1 21008 0 0 1 16 1 0
2 7633 1 761 40014 0 1410 0 0 1 1 set_sdr_init_done
2 7634 37 761 4001b 13 a 7632 7633
2 7635 0 763 300035 1 21008 0 0 3 16 7 0
2 7636 0 763 27002c 1 21008 0 0 3 16 1 0
2 7637 1a 763 1b002c 1 1208 7635 7636 3 18 0 7 0 7 0 0
2 7638 1 763 1c0022 1 201004 0 0 1 1 ref_req
2 7639 19 763 1b0035 1 1008 7637 7638 3 18 0 7 0 7 0 0
2 7640 0 762 26002b 1 21004 0 0 3 16 0 0
2 7641 1a 762 14002b 1 1088 7639 7640 3 18 0 7 0 7 0 0
2 7642 1 762 160021 1 1008 0 0 1 1 sdram_enable
2 7643 1b 762 150015 1 201004 7642 0 1 18 0 1 1 0 0 0
2 7644 19 762 140035 1 1008 7641 7643 3 18 0 7 0 7 0 0
2 7645 1 762 4000f 0 1410 0 0 3 1 next_mgmt_st
2 7646 37 762 40035 13 a 7644 7645
4 7604 784 4 11 7607 7607 7604
4 7607 785 4 0 7610 7610 7604
4 7610 786 4 0 7613 7613 7604
4 7613 787 4 0 7616 7616 7604
4 7616 788 4 0 7619 7619 7604
4 7619 789 4 0 7622 7622 7604
4 7622 790 4 0 7625 7625 7604
4 7625 791 4 0 7628 7628 7604
4 7628 792 4 0 7631 7631 7604
4 7631 793 4 0 7634 7634 7604
4 7634 794 4 0 7646 7646 7604
4 7646 795 4 0 0 0 7604
3 0 sdrc_bs_convert "tb.dut.u_sdrc_core.u_bs_convert" 0 ../rtl/core/sdrc_bs_convert.v 52 228 1
2 7647 1 129 16001f 13 100c 0 0 1 1 x2a_wrlast
2 7648 1 129 80012 0 1410 0 0 1 1 app_last_wr
2 7649 35 129 8001f 14 e 7647 7648
2 7650 1 130 16001f 2 1004 0 0 1 1 x2a_rdlast
2 7651 1 130 80012 0 1410 0 0 1 1 app_last_rd
2 7652 35 130 8001f 3 6 7650 7651
2 7653 1 0 0 1 1004 0 0 24 1 saved_rd_data
2 7654 29 0 0 1 1008 7653 0 1 18 0 1 0 0 0 0
2 7655 1 0 0 1 1004 0 0 2 1 rd_xfr_count
2 7656 29 0 0 1 1008 7655 0 1 18 0 1 0 0 0 0
2 7657 1 0 0 25 100c 0 0 2 1 wr_xfr_count
2 7658 29 0 0 25 1008 7657 0 1 18 0 1 0 0 0 0
2 7659 1 0 0 2 1004 0 0 1 1 x2a_rdok
2 7660 29 0 0 2 1008 7659 0 1 18 0 1 0 0 0 0
2 7661 1 0 0 1f 100c 0 0 8 1 x2a_rddt
2 7662 29 0 0 1f 1008 7661 0 1 18 0 1 0 0 0 0
2 7663 1 0 0 14 100c 0 0 1 1 x2a_wrnext
2 7664 29 0 0 14 1008 7663 0 1 18 0 1 0 0 0 0
2 7665 1 0 0 2 1004 0 0 4 1 app_wr_en_n
2 7666 29 0 0 2 1008 7665 0 1 18 0 1 0 0 0 0
2 7667 1 0 0 5 1008 0 0 32 1 app_wr_data
2 7668 29 0 0 5 1008 7667 0 1 18 0 1 0 0 0 0
2 7669 1 0 0 2 100c 0 0 2 1 sdr_width
2 7670 29 0 0 2 1008 7669 0 1 18 0 1 0 0 0 0
2 7671 2b 0 0 6 1008 7668 7670 1 18 0 1 0 0 0 0
2 7672 2b 0 0 6 1008 7666 7671 1 18 0 1 0 0 0 0
2 7673 2b 0 0 16 1008 7664 7672 1 18 0 1 0 0 0 0
2 7674 2b 0 0 31 1008 7662 7673 1 18 0 1 0 0 0 0
2 7675 2b 0 0 31 1008 7660 7674 1 18 0 1 0 0 0 0
2 7676 2b 0 0 32 1008 7658 7675 1 18 0 1 0 0 0 0
2 7677 2b 0 0 32 1008 7656 7676 1 18 0 1 0 0 0 0
2 7678 2b 0 0 32 1008 7654 7677 1 18 0 1 0 0 0 0
2 7679 45 132 7000a 65 100a 7678 0 1 18 0 1 0 0 0 0
2 7680 3d 132 c0010 32 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 7681 1 189 110013 607 100c 0 0 1 1 clk
2 7682 27 189 90013 90b 100a 7681 0 1 18 0 1 0 0 0 0
2 7683 3d 190 20006 303 5002 0 0 1 18 0 1 0 0 0 0 $u10
1 clk 959 86 19 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 960 87 19 1 0 0 0 1 17 1 1 0 1 1 0
1 sdr_width 961 88 19 1 0 1 0 2 17 3 3 0 2 0 0
1 x2a_rdstart 962 91 19 1 0 0 0 1 17 1 1 0 0 0 0
1 x2a_rdlast 963 92 19 1 0 0 0 1 17 1 1 0 0 0 0
1 x2a_rddt 964 93 19 1 0 7 0 8 17 ff ff 0 0 7f 0
1 x2a_rdok 965 94 19 1 0 0 0 1 17 1 1 0 0 0 0
1 x2a_wrstart 966 97 19 1 0 0 0 1 17 1 1 0 1 1 0
1 x2a_wrlast 967 98 19 1 0 0 0 1 17 1 1 0 1 1 0
1 x2a_wrnext 968 99 19 1 0 0 0 1 17 1 1 0 1 1 0
1 a2x_wrdt 969 100 1020019 1 0 7 0 8 17 ff ff 0 ff 7f 0
1 a2x_wren_n 970 101 1020019 1 0 0 0 1 17 1 1 0 0 0 0
1 app_wr_data 971 104 19 1 0 31 0 32 17 ffffffff ffffffff 0 1c4 174 0
1 app_wr_en_n 972 105 19 1 0 3 0 4 17 f f 0 0 0 0
1 app_wr_next 973 106 1020019 1 0 0 0 1 17 1 1 0 1 1 0
1 app_last_wr 974 107 20019 1 0 0 0 1 17 1 1 0 1 1 0
1 app_rd_data 975 110 1020019 1 0 31 0 32 17 ffffffff ffffffff 0 0 7f000000 0
1 app_rd_valid 976 111 1020019 1 0 0 0 1 17 1 1 0 0 0 0
1 app_last_rd 977 112 20019 1 0 0 0 1 17 1 1 0 0 0 0
1 saved_rd_data 978 124 70019 1 0 23 0 24 17 0 ffffff 0 0 0 0
1 rd_xfr_count 979 125 70019 1 0 1 0 2 17 0 3 0 0 0 0
1 wr_xfr_count 980 126 70019 1 0 1 0 2 17 0 3 0 3 3 0
1 APP_AW 981 0 c0000 1 0 31 0 32 17 1e 0 0 0 0 0
1 APP_DW 982 0 c0000 1 0 31 0 32 17 20 0 0 0 0 0
1 APP_BW 983 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 SDR_DW 984 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
1 SDR_BW 985 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 7649 162 8 f 7649 7649 7649
4 7652 163 8 f 7652 7652 7652
4 7679 165 7 1 7680 0 7679
4 7680 165 12 6 7679 0 7679
4 7682 222 9 1 7683 0 7682
4 7683 223 2 6 7682 0 7682
3 1 sdrc_bs_convert.$u0 "tb.dut.u_sdrc_core.u_bs_convert.$u0" 0 ../rtl/core/sdrc_bs_convert.v 0 185 1
2 7684 0 133 18001c 1 21004 0 0 2 16 0 0
2 7685 1 133 b0013 2 100c 0 0 2 1 sdr_width
2 7686 11 133 b001c 2 114c 7684 7685 1 18 0 1 1 1 0 0
2 7687 39 133 8001d 32 e 7686 0
2 7688 0 141 1d0021 1 21008 0 0 2 16 1 0
2 7689 1 141 100018 1 1008 0 0 2 1 sdr_width
2 7690 11 141 100021 1 1204 7688 7689 1 18 0 1 1 0 0 0
2 7691 39 141 d0022 31 6 7690 0
2 7692 3d 159 8000c 31 5002 0 0 1 18 0 1 0 0 0 0 $u5
2 7693 3d 142 8000c 0 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 7694 3d 134 a000e 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 7687 166 8 11 7694 7691 7687
4 7694 167 10 0 0 0 7687
4 7691 174 13 0 7693 7692 7687
4 7693 175 8 0 0 0 7687
4 7692 192 8 0 0 0 7687
3 1 sdrc_bs_convert.$u0.$u1 "tb.dut.u_sdrc_core.u_bs_convert.$u0.$u1" 0 ../rtl/core/sdrc_bs_convert.v 0 140 1
2 7695 1 135 23002d 1 1010 0 0 32 1 app_wr_data
2 7696 1 135 c0013 0 1410 0 0 8 1 a2x_wrdt
2 7697 37 135 c002d 1 32 7695 7696
2 7698 1 136 23002d 1 1010 0 0 4 1 app_wr_en_n
2 7699 1 136 c0015 0 1410 0 0 1 1 a2x_wren_n
2 7700 37 136 c002d 1 32 7698 7699
2 7701 1 137 23002c 1 1010 0 0 1 1 x2a_wrnext
2 7702 1 137 c0016 0 1410 0 0 1 1 app_wr_next
2 7703 37 137 c002c 1 32 7701 7702
2 7704 1 138 23002a 1 1010 0 0 8 1 x2a_rddt
2 7705 1 138 c0016 0 1410 0 0 32 1 app_rd_data
2 7706 37 138 c002a 1 32 7704 7705
2 7707 1 139 23002a 1 1010 0 0 1 1 x2a_rdok
2 7708 1 139 c0017 0 1410 0 0 1 1 app_rd_valid
2 7709 37 139 c002a 1 32 7707 7708
4 7697 168 12 11 7700 7700 7697
4 7700 169 12 0 7703 7703 7697
4 7703 170 12 0 7706 7706 7697
4 7706 171 12 0 7709 7709 7697
4 7709 172 12 0 0 0 7697
3 1 sdrc_bs_convert.$u0.$u2 "tb.dut.u_sdrc_core.u_bs_convert.$u0.$u2" 0 ../rtl/core/sdrc_bs_convert.v 0 158 1
2 7710 0 144 3e003e 0 1010 0 0 32 48 0 0
2 7711 23 144 31003f 0 1010 0 7710 1 18 0 1 0 0 0 0 wr_xfr_count
2 7712 1 144 24002d 0 1010 0 0 1 1 x2a_wrnext
2 7713 8 144 24003f 0 201030 7711 7712 1 18 0 1 0 0 0 0
2 7714 1 144 c0016 0 1410 0 0 1 1 app_wr_next
2 7715 37 144 c0040 0 32 7713 7714
2 7716 0 145 3c003c 0 1010 0 0 32 48 0 0
2 7717 23 145 2f003d 0 1010 0 7716 1 18 0 1 0 0 0 0 rd_xfr_count
2 7718 1 145 24002b 0 1010 0 0 1 1 x2a_rdok
2 7719 8 145 24003d 0 201030 7717 7718 1 18 0 1 0 0 0 0
2 7720 1 145 c0017 0 1410 0 0 1 1 app_rd_valid
2 7721 37 145 c003e 0 32 7719 7720
2 7722 0 146 220025 0 21010 0 0 1 16 1 0
2 7723 0 146 1c001c 0 1010 0 0 32 48 0 0
2 7724 23 146 f001d 0 1010 0 7723 1 18 0 1 0 0 0 0 wr_xfr_count
2 7725 11 146 f0025 0 1030 7722 7724 1 18 0 1 0 0 0 0
2 7726 39 146 c0026 0 22 7725 0
2 7727 3d 152 e0012 0 5002 0 0 1 18 0 1 0 0 0 0 $u4
2 7728 0 157 350035 0 1014 0 0 32 48 0 0
2 7729 0 157 320033 0 1018 0 0 32 48 f 0
2 7730 24 157 240036 0 1030 7728 7729 16 18 0 ffff 0 0 0 0 saved_rd_data
2 7731 1 157 1b0022 0 1010 0 0 8 1 x2a_rddt
2 7732 31 157 1b0036 0 1030 7730 7731 24 18 0 ffffff 0 0 0 0
2 7733 26 157 1a0037 0 1020 7732 0 32 18 0 ffffffff 0 0 0 0
2 7734 1 157 c0016 0 1410 0 0 32 1 app_rd_data
2 7735 37 157 c0037 0 32 7733 7734
2 7736 3d 147 e0012 0 5002 0 0 1 18 0 1 0 0 0 0 $u3
4 7715 177 12 11 7721 7721 7715
4 7721 178 12 0 7726 7726 7715
4 7726 179 12 0 7736 7727 7715
4 7736 180 14 6 7735 0 7715
4 7727 185 14 0 7735 0 7715
4 7735 190 12 0 0 0 7715
3 1 sdrc_bs_convert.$u0.$u2.$u3 "tb.dut.u_sdrc_core.u_bs_convert.$u0.$u2.$u3" 0 ../rtl/core/sdrc_bs_convert.v 0 150 1
2 7737 0 148 300030 0 1018 0 0 32 48 2 0
2 7738 0 148 2e002e 0 1018 0 0 32 48 3 0
2 7739 24 148 220031 0 1030 7737 7738 2 18 0 3 0 0 0 0 app_wr_en_n
2 7740 1 148 100019 0 1410 0 0 1 1 a2x_wren_n
2 7741 37 148 100031 0 32 7739 7740
2 7742 0 149 310032 0 1018 0 0 32 48 10 0
2 7743 0 149 2e002f 0 1018 0 0 32 48 1f 0
2 7744 24 149 220033 0 1030 7742 7743 16 18 0 ffff 0 0 0 0 app_wr_data
2 7745 1 149 100017 0 1410 0 0 8 1 a2x_wrdt
2 7746 37 149 100033 0 32 7744 7745
4 7741 181 16 11 7746 7746 7741
4 7746 182 16 0 0 0 7741
3 1 sdrc_bs_convert.$u0.$u2.$u4 "tb.dut.u_sdrc_core.u_bs_convert.$u0.$u2.$u4" 0 ../rtl/core/sdrc_bs_convert.v 0 155 1
2 7747 0 153 300030 0 1014 0 0 32 48 0 0
2 7748 0 153 2e002e 0 1018 0 0 32 48 1 0
2 7749 24 153 220031 0 1030 7747 7748 2 18 0 3 0 0 0 0 app_wr_en_n
2 7750 1 153 100019 0 1410 0 0 1 1 a2x_wren_n
2 7751 37 153 100031 0 32 7749 7750
2 7752 0 154 310031 0 1014 0 0 32 48 0 0
2 7753 0 154 2e002f 0 1018 0 0 32 48 f 0
2 7754 24 154 220032 0 1030 7752 7753 16 18 0 ffff 0 0 0 0 app_wr_data
2 7755 1 154 100017 0 1410 0 0 8 1 a2x_wrdt
2 7756 37 154 100032 0 32 7754 7755
4 7751 186 16 11 7756 7756 7751
4 7756 187 16 0 0 0 7751
3 1 sdrc_bs_convert.$u0.$u5 "tb.dut.u_sdrc_core.u_bs_convert.$u0.$u5" 0 ../rtl/core/sdrc_bs_convert.v 0 184 1
2 7757 0 161 450049 1 21008 0 0 2 16 3 0
2 7758 0 161 400040 1 1004 0 0 32 48 0 0
2 7759 0 161 3e003e 26 1008 0 0 32 48 1 0
2 7760 24 161 310041 26 110c 7758 7759 2 18 0 3 0 0 0 0 wr_xfr_count
2 7761 11 161 310049 26 20128c 7757 7760 1 18 0 1 1 1 0 0
2 7762 1 161 23002c 14 100c 0 0 1 1 x2a_wrnext
2 7763 8 161 23004a 2f 20134c 7761 7762 1 18 0 1 1 1 1 0
2 7764 1 161 c0016 0 1410 0 0 1 1 app_wr_next
2 7765 37 161 c004b 31 1e 7763 7764
2 7766 0 162 450049 1 21008 0 0 2 16 3 0
2 7767 0 162 400040 1 1004 0 0 32 48 0 0
2 7768 0 162 3e003e 2 1008 0 0 32 48 1 0
2 7769 24 162 310041 2 1104 7767 7768 2 18 0 3 0 0 0 0 rd_xfr_count
2 7770 11 162 310049 2 201084 7766 7769 1 18 0 1 1 0 0 0
2 7771 1 162 23002a 2 1004 0 0 1 1 x2a_rdok
2 7772 8 162 23004a 2 201044 7770 7771 1 18 0 1 1 1 0 0
2 7773 1 162 c0017 0 1410 0 0 1 1 app_rd_valid
2 7774 37 162 c004b 31 6 7772 7773
2 7775 0 163 240028 1 21008 0 0 2 16 3 0
2 7776 0 163 1e001e 1 1004 0 0 32 48 0 0
2 7777 0 163 1c001c 26 1008 0 0 32 48 1 0
2 7778 24 163 f001f 26 110c 7776 7777 2 18 0 3 0 0 0 0 wr_xfr_count
2 7779 11 163 f0028 26 128c 7775 7778 1 18 0 1 1 1 0 0
2 7780 39 163 c0029 31 e 7779 0
2 7781 0 168 29002d 1 21008 0 0 2 16 2 0
2 7782 0 168 230023 1 1004 0 0 32 48 0 0
2 7783 0 168 210021 1d 1008 0 0 32 48 1 0
2 7784 24 168 140024 1d 110c 7782 7783 2 18 0 3 0 0 0 0 wr_xfr_count
2 7785 11 168 14002d 1d 128c 7781 7784 1 18 0 1 1 1 0 0
2 7786 39 168 11002e 28 e 7785 0
2 7787 0 173 29002d 1 21008 0 0 2 16 1 0
2 7788 0 173 230023 1 1004 0 0 32 48 0 0
2 7789 0 173 210021 14 1008 0 0 32 48 1 0
2 7790 24 173 140024 14 110c 7788 7789 2 18 0 3 0 0 0 0 wr_xfr_count
2 7791 11 173 14002d 14 128c 7787 7790 1 18 0 1 1 1 0 0
2 7792 39 173 11002e 1f e 7791 0
2 7793 3d 178 110015 16 5002 0 0 1 18 0 1 0 0 0 0 $u9
2 7794 0 183 3d003d 1 1004 0 0 32 48 0 0
2 7795 0 183 3a003b 2 1008 0 0 32 48 17 0
2 7796 24 183 2c003e 2 1104 7794 7795 24 18 0 ffffff 0 0 0 0 saved_rd_data
2 7797 1 183 23002a 1f 100c 0 0 8 1 x2a_rddt
2 7798 31 183 23003e 20 114c 7796 7797 32 18 0 ffffffff ffffffff 7f000000 0 0
2 7799 26 183 22003f 20 100c 7798 0 32 18 0 ffffffff ffffffff 7f000000 0 0
2 7800 1 183 c0016 0 1410 0 0 32 1 app_rd_data
2 7801 37 183 c003f 31 e 7799 7800
2 7802 3d 174 c0010 9 5002 0 0 1 18 0 1 0 0 0 0 $u8
2 7803 3d 169 c0010 9 5002 0 0 1 18 0 1 0 0 0 0 $u7
2 7804 3d 164 c0010 9 5002 0 0 1 18 0 1 0 0 0 0 $u6
4 7765 194 12 11 7774 7774 7765
4 7774 195 12 0 7780 7780 7765
4 7780 196 12 0 7804 7786 7765
4 7804 197 12 6 7801 0 7765
4 7786 201 17 0 7803 7792 7765
4 7803 202 12 6 7801 0 7765
4 7792 206 17 0 7802 7793 7765
4 7802 207 12 6 7801 0 7765
4 7793 211 17 0 7801 0 7765
4 7801 216 12 0 0 0 7765
3 1 sdrc_bs_convert.$u0.$u5.$u6 "tb.dut.u_sdrc_core.u_bs_convert.$u0.$u5.$u6" 0 ../rtl/core/sdrc_bs_convert.v 0 167 1
2 7805 0 165 2e002e 1 1008 0 0 32 48 3 0
2 7806 23 165 22002f 1 1004 0 7805 1 18 0 1 0 0 0 0 app_wr_en_n
2 7807 1 165 100019 0 1410 0 0 1 1 a2x_wren_n
2 7808 37 165 10002f 9 6 7806 7807
2 7809 0 166 310032 1 1008 0 0 32 48 18 0
2 7810 0 166 2e002f 3 1008 0 0 32 48 1f 0
2 7811 24 166 220033 3 1214 7809 7810 8 18 0 ff 0 0 0 0 app_wr_data
2 7812 1 166 100017 0 1410 0 0 8 1 a2x_wrdt
2 7813 37 166 100033 9 36 7811 7812
4 7808 198 16 11 7813 7813 7808
4 7813 199 16 0 0 0 7808
3 1 sdrc_bs_convert.$u0.$u5.$u7 "tb.dut.u_sdrc_core.u_bs_convert.$u0.$u5.$u7" 0 ../rtl/core/sdrc_bs_convert.v 0 172 1
2 7814 0 170 2e002e 1 1008 0 0 32 48 2 0
2 7815 23 170 22002f 1 1004 0 7814 1 18 0 1 0 0 0 0 app_wr_en_n
2 7816 1 170 100019 0 1410 0 0 1 1 a2x_wren_n
2 7817 37 170 10002f 9 6 7815 7816
2 7818 0 171 310032 1 1008 0 0 32 48 10 0
2 7819 0 171 2e002f 3 1008 0 0 32 48 17 0
2 7820 24 171 220033 3 1214 7818 7819 8 18 0 ff 0 0 0 0 app_wr_data
2 7821 1 171 100017 0 1410 0 0 8 1 a2x_wrdt
2 7822 37 171 100033 9 36 7820 7821
4 7817 203 16 11 7822 7822 7817
4 7822 204 16 0 0 0 7817
3 1 sdrc_bs_convert.$u0.$u5.$u8 "tb.dut.u_sdrc_core.u_bs_convert.$u0.$u5.$u8" 0 ../rtl/core/sdrc_bs_convert.v 0 177 1
2 7823 0 175 2e002e 1 1008 0 0 32 48 1 0
2 7824 23 175 22002f 1 1004 0 7823 1 18 0 1 0 0 0 0 app_wr_en_n
2 7825 1 175 100019 0 1410 0 0 1 1 a2x_wren_n
2 7826 37 175 10002f 9 6 7824 7825
2 7827 0 176 310031 1 1008 0 0 32 48 8 0
2 7828 0 176 2e002f 3 1008 0 0 32 48 f 0
2 7829 24 176 220032 3 121c 7827 7828 8 18 0 ff 0 0 0 0 app_wr_data
2 7830 1 176 100017 0 1410 0 0 8 1 a2x_wrdt
2 7831 37 176 100032 9 3e 7829 7830
4 7826 208 16 11 7831 7831 7826
4 7831 209 16 0 0 0 7826
3 1 sdrc_bs_convert.$u0.$u5.$u9 "tb.dut.u_sdrc_core.u_bs_convert.$u0.$u5.$u9" 0 ../rtl/core/sdrc_bs_convert.v 0 181 1
2 7832 0 179 2e002e 2 1004 0 0 32 48 0 0
2 7833 23 179 22002f 2 1004 0 7832 1 18 0 1 0 0 0 0 app_wr_en_n
2 7834 1 179 100019 0 1410 0 0 1 1 a2x_wren_n
2 7835 37 179 10002f 16 6 7833 7834
2 7836 0 180 300030 1 1004 0 0 32 48 0 0
2 7837 0 180 2e002e 5 1008 0 0 32 48 7 0
2 7838 24 180 220031 5 1108 7836 7837 8 18 0 ff 0 0 0 0 app_wr_data
2 7839 1 180 100017 0 1410 0 0 8 1 a2x_wrdt
2 7840 37 180 100031 16 1a 7838 7839
4 7835 212 16 11 7840 7840 7835
4 7840 213 16 0 0 0 7835
3 1 sdrc_bs_convert.$u10 "tb.dut.u_sdrc_core.u_bs_convert.$u10" 0 ../rtl/core/sdrc_bs_convert.v 0 226 1
2 7841 1 191 8000e 4 100c 0 0 1 1 reset_n
2 7842 1d 191 70007 4 100c 7841 0 1 18 0 1 1 1 0 0
2 7843 39 191 4000f 303 e 7842 0
2 7844 3d 197 9000d 10e 5002 0 0 1 18 0 1 0 0 0 0 $u12
2 7845 3d 192 6000a 1f5 5002 0 0 1 18 0 1 0 0 0 0 $u11
4 7843 224 4 11 7845 7844 7843
4 7845 225 6 0 0 0 7843
4 7844 230 9 0 0 0 7843
3 1 sdrc_bs_convert.$u10.$u11 "tb.dut.u_sdrc_core.u_bs_convert.$u10.$u11" 0 ../rtl/core/sdrc_bs_convert.v 0 196 1
2 7846 0 193 1b001e 1 21004 0 0 8 16 0 0
2 7847 1 193 80013 0 1410 0 0 2 1 rd_xfr_count
2 7848 38 193 8001e 1f5 6 7846 7847
2 7849 0 194 1b001e 1 21004 0 0 8 16 0 0
2 7850 1 194 80013 0 1410 0 0 2 1 wr_xfr_count
2 7851 38 194 8001e 1f5 16 7849 7850
2 7852 0 195 140018 1 61004 0 0 24 16 0 0
2 7853 1 195 1000d 0 1410 0 0 24 1 saved_rd_data
2 7854 38 195 10018 1f5 6 7852 7853
4 7848 226 8 11 7851 7851 7848
4 7851 227 8 0 7854 7854 7848
4 7854 228 1 0 0 0 7848
3 1 sdrc_bs_convert.$u10.$u12 "tb.dut.u_sdrc_core.u_bs_convert.$u10.$u12" 0 ../rtl/core/sdrc_bs_convert.v 0 225 1
2 7855 1 200 b0014 12 100c 0 0 1 1 x2a_wrlast
2 7856 39 200 80015 10e e 7855 0
2 7857 1 203 100019 a 101c 0 0 1 1 x2a_wrnext
2 7858 39 203 d001a 105 2e 7857 0
2 7859 1 208 b0014 1 1004 0 0 1 1 x2a_rdlast
2 7860 39 208 80015 10e 6 7859 0
2 7861 1 211 100017 1 1004 0 0 1 1 x2a_rdok
2 7862 39 211 d0018 10e 6 7861 0
2 7863 1 216 b0012 1 1004 0 0 1 1 x2a_rdok
2 7864 39 216 80013 10e 6 7863 0
2 7865 3d 216 150019 0 5002 0 0 1 18 0 1 0 0 0 0 $u17
2 7866 3d 211 1a001e 0 5002 0 0 1 18 0 1 0 0 0 0 $u16
2 7867 3d 208 17001b 0 5002 0 0 1 18 0 1 0 0 0 0 $u15
2 7868 3d 203 1c0020 24 5002 0 0 1 18 0 1 0 0 0 0 $u14
2 7869 3d 200 17001b 9 5002 0 0 1 18 0 1 0 0 0 0 $u13
4 7856 233 8 11 7869 7858 7856
4 7869 233 23 6 7860 0 7856
4 7858 236 13 0 7868 7860 7856
4 7868 236 28 6 7860 0 7856
4 7860 241 8 0 7867 7862 7856
4 7867 241 23 6 7864 0 7856
4 7862 244 13 0 7866 7864 7856
4 7866 244 26 6 7864 0 7856
4 7864 249 8 0 7865 0 7856
4 7865 249 21 0 0 0 7856
3 1 sdrc_bs_convert.$u10.$u12.$u13 "tb.dut.u_sdrc_core.u_bs_convert.$u10.$u12.$u13" 0 ../rtl/core/sdrc_bs_convert.v 0 202 1
2 7870 0 201 1e001e 1 1004 0 0 32 48 0 0
2 7871 1 201 b0016 0 1410 0 0 2 1 wr_xfr_count
2 7872 38 201 b001e 9 6 7870 7871
4 7872 234 11 11 0 0 7872
3 1 sdrc_bs_convert.$u10.$u12.$u14 "tb.dut.u_sdrc_core.u_bs_convert.$u10.$u12.$u14" 0 ../rtl/core/sdrc_bs_convert.v 0 205 1
2 7873 0 204 2a002d 1 21008 0 0 1 16 1 0
2 7874 1 204 1b0026 24 101c 0 0 2 1 wr_xfr_count
2 7875 6 204 1b002d 24 129c 7873 7874 2 18 0 3 2 1 2 1
2 7876 1 204 b0016 0 1410 0 0 2 1 wr_xfr_count
2 7877 38 204 b002d 24 3e 7875 7876
4 7877 237 11 11 0 0 7877
3 1 sdrc_bs_convert.$u10.$u12.$u15 "tb.dut.u_sdrc_core.u_bs_convert.$u10.$u12.$u15" 0 ../rtl/core/sdrc_bs_convert.v 0 210 1
2 7878 0 209 1e001e 0 1010 0 0 32 48 0 0
2 7879 1 209 b0016 0 1410 0 0 2 1 rd_xfr_count
2 7880 38 209 b001e 0 32 7878 7879
4 7880 242 11 11 0 0 7880
3 1 sdrc_bs_convert.$u10.$u12.$u16 "tb.dut.u_sdrc_core.u_bs_convert.$u10.$u12.$u16" 0 ../rtl/core/sdrc_bs_convert.v 0 213 1
2 7881 0 212 2c002f 0 21010 0 0 1 16 1 0
2 7882 1 212 1d0028 0 1010 0 0 2 1 rd_xfr_count
2 7883 6 212 1d002f 0 1030 7881 7882 2 18 0 3 0 0 0 0
2 7884 1 212 b0016 0 1410 0 0 2 1 rd_xfr_count
2 7885 38 212 b002f 0 32 7883 7884
4 7885 245 11 11 0 0 7885
3 1 sdrc_bs_convert.$u10.$u12.$u17 "tb.dut.u_sdrc_core.u_bs_convert.$u10.$u12.$u17" 0 ../rtl/core/sdrc_bs_convert.v 0 224 1
2 7886 0 217 140018 0 21010 0 0 2 16 1 0
2 7887 1 217 7000f 0 1010 0 0 2 1 sdr_width
2 7888 11 217 70018 0 1030 7886 7887 1 18 0 1 0 0 0 0
2 7889 39 217 40019 0 22 7888 0
2 7890 3d 219 110015 0 5002 0 0 1 18 0 1 0 0 0 0 $u18
2 7891 1 218 1f0026 0 1010 0 0 8 1 x2a_rddt
2 7892 0 218 180018 0 1404 0 0 32 48 0 0
2 7893 0 218 150016 0 1408 0 0 32 48 f 0
2 7894 24 218 70019 0 1410 7892 7893 16 18 0 ffff 0 0 0 0 saved_rd_data
2 7895 38 218 70026 0 32 7891 7894
4 7889 250 4 11 7895 7890 7889
4 7895 251 7 0 0 0 7889
4 7890 252 17 0 0 0 7889
3 1 sdrc_bs_convert.$u10.$u12.$u17.$u18 "tb.dut.u_sdrc_core.u_bs_convert.$u10.$u12.$u17.$u18" 0 ../rtl/core/sdrc_bs_convert.v 0 223 1
2 7896 0 220 200024 0 21010 0 0 2 16 0 0
2 7897 0 220 1a001a 0 1014 0 0 32 48 0 0
2 7898 0 220 180018 0 1018 0 0 32 48 1 0
2 7899 24 220 b001b 0 1030 7897 7898 2 18 0 3 0 0 0 0 rd_xfr_count
2 7900 11 220 b0024 0 1030 7896 7899 1 18 0 1 0 0 0 0
2 7901 39 220 80025 0 22 7900 0
2 7902 0 221 250029 0 21010 0 0 2 16 1 0
2 7903 0 221 1f001f 0 1014 0 0 32 48 0 0
2 7904 0 221 1d001d 0 1018 0 0 32 48 1 0
2 7905 24 221 100020 0 1030 7903 7904 2 18 0 3 0 0 0 0 rd_xfr_count
2 7906 11 221 100029 0 1030 7902 7905 1 18 0 1 0 0 0 0
2 7907 39 221 d002a 0 22 7906 0
2 7908 0 222 250029 0 21010 0 0 2 16 2 0
2 7909 0 222 1f001f 0 1014 0 0 32 48 0 0
2 7910 0 222 1d001d 0 1018 0 0 32 48 1 0
2 7911 24 222 100020 0 1030 7909 7910 2 18 0 3 0 0 0 0 rd_xfr_count
2 7912 11 222 100029 0 1030 7908 7911 1 18 0 1 0 0 0 0
2 7913 39 222 d002a 0 22 7912 0
2 7914 0 222 4f004f 0 1014 0 0 32 48 0 0
2 7915 0 222 4d004d 0 1018 0 0 32 48 7 0
2 7916 24 222 440050 0 1030 7914 7915 8 18 0 ff 0 0 0 0 x2a_rddt
2 7917 0 222 3d003e 0 1408 0 0 32 48 10 0
2 7918 0 222 3a003b 0 1408 0 0 32 48 17 0
2 7919 24 222 2c003f 0 1410 7917 7918 8 18 0 ff 0 0 0 0 saved_rd_data
2 7920 38 222 2c0050 0 32 7916 7919
2 7921 0 221 4f004f 0 1014 0 0 32 48 0 0
2 7922 0 221 4d004d 0 1018 0 0 32 48 7 0
2 7923 24 221 440050 0 1030 7921 7922 8 18 0 ff 0 0 0 0 x2a_rddt
2 7924 0 221 3d003d 0 1408 0 0 32 48 8 0
2 7925 0 221 3a003b 0 1408 0 0 32 48 f 0
2 7926 24 221 2c003e 0 1410 7924 7925 8 18 0 ff 0 0 0 0 saved_rd_data
2 7927 38 221 2c0050 0 32 7923 7926
2 7928 0 220 4f004f 0 1014 0 0 32 48 0 0
2 7929 0 220 4d004d 0 1018 0 0 32 48 7 0
2 7930 24 220 440050 0 1030 7928 7929 8 18 0 ff 0 0 0 0 x2a_rddt
2 7931 0 220 3c003c 0 1404 0 0 32 48 0 0
2 7932 0 220 3a003a 0 1408 0 0 32 48 7 0
2 7933 24 220 2c003d 0 1410 7931 7932 8 18 0 ff 0 0 0 0 saved_rd_data
2 7934 38 220 2c0050 0 32 7930 7933
4 7901 253 8 11 7934 7907 7901
4 7934 253 44 0 0 0 7901
4 7907 254 13 0 7927 7913 7901
4 7927 254 44 0 0 0 7901
4 7913 255 13 0 7920 0 7901
4 7920 255 44 0 0 0 7901
