Analysis & Synthesis report for cyclone_v_edge_detection
Fri Nov 27 09:17:04 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |cyclone_v_edge_detection|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST
 12. State Machine - |cyclone_v_edge_detection|I2C_OV5642_Config:I2C_OV5642_Config_u0|mSetup_ST
 13. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset|state
 15. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset|state
 16. State Machine - |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int
 17. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_load
 18. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_mm
 19. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_out
 20. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_vld
 21. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state
 22. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|state
 23. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state
 24. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_state
 25. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|unload_state
 26. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state
 27. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state
 28. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state
 29. State Machine - |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|state
 30. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_select
 31. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r
 32. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state
 33. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state
 34. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state
 35. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|last_wr_state
 36. State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state
 37. Registers Protected by Synthesis
 38. User-Specified and Inferred Latches
 39. Registers Removed During Synthesis
 40. Removed Registers Triggering Further Register Optimizations
 41. General Register Statistics
 42. Inverted Register Statistics
 43. Multiplexer Restructuring Statistics (No Restructuring Performed)
 44. Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0
 45. Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|altsyncram_qij1:altsyncram2
 46. Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_u7h:cntr3
 47. Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component
 48. Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated
 49. Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|a_graycounter_qv6:rdptr_g1p
 50. Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|a_graycounter_mdc:wrptr_g1p
 51. Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|altsyncram_l1b1:fifo_ram
 52. Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 53. Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12
 54. Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
 55. Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15
 56. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0
 57. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync
 58. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync
 59. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync
 60. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync
 61. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync
 62. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync
 63. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync
 64. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync
 65. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync
 66. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo
 67. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated
 68. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_graycounter_rv6:rdptr_g1p
 69. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_graycounter_ndc:wrptr_g1p
 70. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|altsyncram_u8d1:fifo_ram
 71. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_3dc:rdaclr
 72. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:rs_brp
 73. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:rs_bwp
 74. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp
 75. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13
 76. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:ws_brp
 77. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:ws_bwp
 78. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp
 79. Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16
 80. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 81. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 82. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 83. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 84. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 85. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 86. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 87. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 88. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 89. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 90. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 91. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 92. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_cmd_demux:cmd_demux
 93. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_cmd_demux:rsp_demux
 94. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 95. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 96. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 97. Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 98. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 99. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001
100. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
101. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
102. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
103. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
104. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
105. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
106. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
107. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:a_delay
108. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
109. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
110. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
111. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
112. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
113. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
114. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
115. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
116. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
117. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
118. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
119. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
120. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
121. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
122. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
123. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
124. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
125. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
126. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
127. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
128. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
129. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
130. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
131. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
132. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
133. Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
134. Source assignments for edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|altsyncram_pmj1:altsyncram2
135. Source assignments for edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_u7h:cntr3
136. Parameter Settings for User Entity Instance: Top-level Entity: |cyclone_v_edge_detection
137. Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0
138. Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst
139. Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst
140. Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst
141. Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component
142. Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component
143. Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component
144. Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component
145. Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component
146. Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component
147. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0
148. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0
149. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync
150. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync
151. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync
152. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync
153. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync
154. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_control:control
155. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync
156. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync
157. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks
158. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync
159. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync
160. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter
161. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter
162. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync
163. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync
164. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync
165. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo
166. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo
167. Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine
168. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_address_span_extender:address_span_extender_0
169. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps
170. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
171. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
172. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
173. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
174. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
175. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
176. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
177. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
178. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
179. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
180. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
181. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
182. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
183. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
184. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
185. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
186. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
187. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
188. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
189. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
190. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
191. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
192. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
193. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
194. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
195. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
196. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
197. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
198. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
199. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
200. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
201. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
202. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
203. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
204. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
205. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
206. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
207. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
208. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
209. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
210. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
211. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
212. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
213. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
214. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
215. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
216. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
217. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
218. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component
219. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset
220. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset
221. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator
222. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator
223. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent
224. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent
225. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor
226. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo
227. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router:router|soc_system_hps_ddr3_mm_interconnect_0_router_default_decode:the_default_decode
228. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router_001:router_001|soc_system_hps_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode
229. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter
230. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
231. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
232. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
233. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
234. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
235. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
236. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
237. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
238. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
239. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
240. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
241. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
242. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
243. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
244. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
245. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
246. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
247. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller
248. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
249. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
250. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001
251. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
252. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
253. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i
254. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_pll_1:pll_1|altera_pll:altera_pll_i
255. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator
256. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator
257. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_ddr3_hps_f2h_sdram0_data_translator
258. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent
259. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent
260. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent
261. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor
262. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo
263. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
264. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
265. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
266. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
267. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
268. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
269. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller
270. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
271. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
272. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001
273. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
274. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
275. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002
276. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
277. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
278. Parameter Settings for User Entity Instance: I2C_OV5642_Config:I2C_OV5642_Config_u0
279. Parameter Settings for User Entity Instance: I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0
280. Parameter Settings for User Entity Instance: I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd
281. Parameter Settings for User Entity Instance: I2C_HDMI_Config:u_I2C_HDMI_Config
282. Parameter Settings for User Entity Instance: edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component
283. Parameter Settings for User Entity Instance: edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component
284. altshift_taps Parameter Settings by Entity Instance
285. dcfifo Parameter Settings by Entity Instance
286. Port Connectivity Checks: "edge_detection:edge_detection_u0|shift_register:shift_register_u0"
287. Port Connectivity Checks: "edge_detection:edge_detection_u0|sqrt:sqrt_u0"
288. Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd"
289. Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"
290. Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config"
291. Port Connectivity Checks: "I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd"
292. Port Connectivity Checks: "I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0"
293. Port Connectivity Checks: "I2C_OV5642_Config:I2C_OV5642_Config_u0"
294. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_002"
295. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001"
296. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
297. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller"
298. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
299. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
300. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
301. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo"
302. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent"
303. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent"
304. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent"
305. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_ddr3_hps_f2h_sdram0_data_translator"
306. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator"
307. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator"
308. Port Connectivity Checks: "soc_system:u0|soc_system_pll_1:pll_1|altera_pll:altera_pll_i"
309. Port Connectivity Checks: "soc_system:u0|soc_system_pll_1:pll_1"
310. Port Connectivity Checks: "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i"
311. Port Connectivity Checks: "soc_system:u0|soc_system_pll_0:pll_0"
312. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001"
313. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
314. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller"
315. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
316. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
317. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
318. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
319. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
320. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
321. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
322. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
323. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
324. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router_001:router_001|soc_system_hps_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode"
325. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router:router|soc_system_hps_ddr3_mm_interconnect_0_router_default_decode:the_default_decode"
326. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo"
327. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent"
328. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent"
329. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator"
330. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator"
331. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst"
332. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
333. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
334. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
335. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
336. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
337. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
338. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
339. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
340. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
341. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
342. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
343. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
344. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
345. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
346. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
347. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
348. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
349. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
350. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
351. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
352. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
353. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
354. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
355. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
356. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
357. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
358. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
359. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
360. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
361. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
362. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
363. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
364. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
365. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
366. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
367. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
368. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst"
369. Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_address_span_extender:address_span_extender_0"
370. Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo"
371. Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync"
372. Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter"
373. Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter"
374. Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync"
375. Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode"
376. Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks"
377. Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync"
378. Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync"
379. Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"
380. Port Connectivity Checks: "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl"
381. Port Connectivity Checks: "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd"
382. Port Connectivity Checks: "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out"
383. Port Connectivity Checks: "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr"
384. Port Connectivity Checks: "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front"
385. Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4"
386. Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3"
387. Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2"
388. Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1"
389. Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst"
390. Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"
391. Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst"
392. Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst"
393. Port Connectivity Checks: "soc_system:u0"
394. Post-Synthesis Netlist Statistics for Top Partition
395. Post-Synthesis Netlist Statistics for Partition soc_system_hps_ddr3_hps_hps_io_border:border
396. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
397. Elapsed Time Per Partition
398. Analysis & Synthesis Messages
399. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 27 09:17:04 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; cyclone_v_edge_detection                    ;
; Top-level Entity Name           ; cyclone_v_edge_detection                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4977                                        ;
; Total pins                      ; 189                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 580,550                                     ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                         ;
+---------------------------------------------------------------------------------+--------------------------+--------------------------+
; Option                                                                          ; Setting                  ; Default Value            ;
+---------------------------------------------------------------------------------+--------------------------+--------------------------+
; Device                                                                          ; 5CSEBA6U23I7             ;                          ;
; Top-level entity name                                                           ; cyclone_v_edge_detection ; cyclone_v_edge_detection ;
; Family name                                                                     ; Cyclone V                ; Cyclone V                ;
; Maximum processors allowed for parallel compilation                             ; All                      ;                          ;
; Restructure Multiplexers                                                        ; Off                      ; Auto                     ;
; Optimization Technique                                                          ; Speed                    ; Balanced                 ;
; Use smart compilation                                                           ; Off                      ; Off                      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                       ; On                       ;
; Enable compact report table                                                     ; Off                      ; Off                      ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                      ; Off                      ;
; Create Debugging Nodes for IP Cores                                             ; Off                      ; Off                      ;
; Preserve fewer node names                                                       ; On                       ; On                       ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                   ; Enable                   ;
; Verilog Version                                                                 ; Verilog_2001             ; Verilog_2001             ;
; VHDL Version                                                                    ; VHDL_1993                ; VHDL_1993                ;
; State Machine Processing                                                        ; Auto                     ; Auto                     ;
; Safe State Machine                                                              ; Off                      ; Off                      ;
; Extract Verilog State Machines                                                  ; On                       ; On                       ;
; Extract VHDL State Machines                                                     ; On                       ; On                       ;
; Ignore Verilog initial constructs                                               ; Off                      ; Off                      ;
; Iteration limit for constant Verilog loops                                      ; 5000                     ; 5000                     ;
; Iteration limit for non-constant Verilog loops                                  ; 250                      ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                       ; On                       ;
; Infer RAMs from Raw Logic                                                       ; On                       ; On                       ;
; Parallel Synthesis                                                              ; On                       ; On                       ;
; DSP Block Balancing                                                             ; Auto                     ; Auto                     ;
; NOT Gate Push-Back                                                              ; On                       ; On                       ;
; Power-Up Don't Care                                                             ; On                       ; On                       ;
; Remove Redundant Logic Cells                                                    ; Off                      ; Off                      ;
; Remove Duplicate Registers                                                      ; On                       ; On                       ;
; Ignore CARRY Buffers                                                            ; Off                      ; Off                      ;
; Ignore CASCADE Buffers                                                          ; Off                      ; Off                      ;
; Ignore GLOBAL Buffers                                                           ; Off                      ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                      ; Off                      ;
; Ignore LCELL Buffers                                                            ; Off                      ; Off                      ;
; Ignore SOFT Buffers                                                             ; On                       ; On                       ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                      ; Off                      ;
; Carry Chain Length                                                              ; 70                       ; 70                       ;
; Auto Carry Chains                                                               ; On                       ; On                       ;
; Auto Open-Drain Pins                                                            ; On                       ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                      ; Off                      ;
; Auto ROM Replacement                                                            ; On                       ; On                       ;
; Auto RAM Replacement                                                            ; On                       ; On                       ;
; Auto DSP Block Replacement                                                      ; On                       ; On                       ;
; Auto Shift Register Replacement                                                 ; Auto                     ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                     ; Auto                     ;
; Auto Clock Enable Replacement                                                   ; On                       ; On                       ;
; Strict RAM Replacement                                                          ; Off                      ; Off                      ;
; Allow Synchronous Control Signals                                               ; On                       ; On                       ;
; Force Use of Synchronous Clear Signals                                          ; Off                      ; Off                      ;
; Auto Resource Sharing                                                           ; Off                      ; Off                      ;
; Allow Any RAM Size For Recognition                                              ; Off                      ; Off                      ;
; Allow Any ROM Size For Recognition                                              ; Off                      ; Off                      ;
; Allow Any Shift Register Size For Recognition                                   ; Off                      ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                             ; On                       ; On                       ;
; Ignore translate_off and synthesis_off directives                               ; Off                      ; Off                      ;
; Timing-Driven Synthesis                                                         ; On                       ; On                       ;
; Report Parameter Settings                                                       ; On                       ; On                       ;
; Report Source Assignments                                                       ; On                       ; On                       ;
; Report Connectivity Checks                                                      ; On                       ; On                       ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                      ; Off                      ;
; Synchronization Register Chain Length                                           ; 3                        ; 3                        ;
; Power Optimization During Synthesis                                             ; Normal compilation       ; Normal compilation       ;
; HDL message level                                                               ; Level2                   ; Level2                   ;
; Suppress Register Optimization Related Messages                                 ; Off                      ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                     ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                     ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                      ; 100                      ;
; Clock MUX Protection                                                            ; On                       ; On                       ;
; Auto Gated Clock Conversion                                                     ; Off                      ; Off                      ;
; Block Design Naming                                                             ; Auto                     ; Auto                     ;
; SDC constraint protection                                                       ; Off                      ; Off                      ;
; Synthesis Effort                                                                ; Auto                     ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                       ; On                       ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                      ; Off                      ;
; Analysis & Synthesis Message Level                                              ; Medium                   ; Medium                   ;
; Disable Register Merging Across Hierarchies                                     ; Auto                     ; Auto                     ;
; Resource Aware Inference For Block RAM                                          ; On                       ; On                       ;
; Automatic Parallel Synthesis                                                    ; On                       ; On                       ;
; Partial Reconfiguration Bitstream ID                                            ; Off                      ; Off                      ;
+---------------------------------------------------------------------------------+--------------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                           ; Library     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ov5642/buffer.v                                                                                                                                                        ; yes             ; User Wizard-Generated File                   ; D:/Desktop/cyclone_v_edge_detection/ov5642/buffer.v                                                                                                                    ;             ;
; ip/TERASIC_CAMERA/add2.v                                                                                                                                               ; yes             ; User Wizard-Generated File                   ; D:/Desktop/cyclone_v_edge_detection/ip/TERASIC_CAMERA/add2.v                                                                                                           ;             ;
; hdmi/I2C_HDMI_Config.v                                                                                                                                                 ; yes             ; User Verilog HDL File                        ; D:/Desktop/cyclone_v_edge_detection/hdmi/I2C_HDMI_Config.v                                                                                                             ;             ;
; hdmi/I2C_Controller.v                                                                                                                                                  ; yes             ; User Verilog HDL File                        ; D:/Desktop/cyclone_v_edge_detection/hdmi/I2C_Controller.v                                                                                                              ;             ;
; hdmi/HDMI_I2C_WRITE_WDATA.v                                                                                                                                            ; yes             ; User Verilog HDL File                        ; D:/Desktop/cyclone_v_edge_detection/hdmi/HDMI_I2C_WRITE_WDATA.v                                                                                                        ;             ;
; ov5642/I2C_OV5642_WRITE_WDATA.v                                                                                                                                        ; yes             ; User Verilog HDL File                        ; D:/Desktop/cyclone_v_edge_detection/ov5642/I2C_OV5642_WRITE_WDATA.v                                                                                                    ;             ;
; ov5642/I2C_OV5642_Controller.v                                                                                                                                         ; yes             ; User Verilog HDL File                        ; D:/Desktop/cyclone_v_edge_detection/ov5642/I2C_OV5642_Controller.v                                                                                                     ;             ;
; ov5642/I2C_OV5642_Config.v                                                                                                                                             ; yes             ; User Verilog HDL File                        ; D:/Desktop/cyclone_v_edge_detection/ov5642/I2C_OV5642_Config.v                                                                                                         ;             ;
; cyclone_v_edge_detection.v                                                                                                                                             ; yes             ; User Verilog HDL File                        ; D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v                                                                                                         ;             ;
; edge_detection/edge_detection.v                                                                                                                                        ; yes             ; User Verilog HDL File                        ; D:/Desktop/cyclone_v_edge_detection/edge_detection/edge_detection.v                                                                                                    ;             ;
; edge_detection/shift_register.v                                                                                                                                        ; yes             ; User Wizard-Generated File                   ; D:/Desktop/cyclone_v_edge_detection/edge_detection/shift_register.v                                                                                                    ;             ;
; edge_detection/sqrt.v                                                                                                                                                  ; yes             ; User Wizard-Generated File                   ; D:/Desktop/cyclone_v_edge_detection/edge_detection/sqrt.v                                                                                                              ;             ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/soc_system.v                                                                                                      ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/soc_system.v                                                                                                      ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer2rgb.v                                                                                            ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer2rgb.v                                                                                            ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer_linebuffer.v                                                                                     ; yes             ; Auto-Found Wizard-Generated File             ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer_linebuffer.v                                                                                     ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/camera_bayer.v                                                                                         ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/camera_bayer.v                                                                                         ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/camera_rgb.v                                                                                           ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/camera_rgb.v                                                                                           ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v                                                                                       ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v                                                                                       ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/add4.v                                                                                                 ; yes             ; Auto-Found Wizard-Generated File             ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/add4.v                                                                                                 ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv                                                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv                                                                                ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_calculate_mode.v                                                                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_calculate_mode.v                                                                  ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_control.v                                                                         ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_control.v                                                                         ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv                                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv                                                                     ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_statemachine.v                                                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_statemachine.v                                                                    ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v                                                                            ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v                                                                            ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_generic_count.v                                                                   ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_generic_count.v                                                                   ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_sync.v                                                                            ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_sync.v                                                                            ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_trigger_sync.v                                                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_trigger_sync.v                                                                    ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                                         ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_address_span_extender.sv                                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_address_span_extender.sv                                                                        ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v                                                                                ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v                                                                                ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_edge_detector.v                                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_edge_detector.v                                                                                 ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv                                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv                                                                          ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                                                   ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v                                                                     ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv                                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv                                                                          ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv                                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv                                                                     ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv                                                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv                                                                            ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv                                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv                                                                         ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv                                                                    ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv                                                                    ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_master_agent.sv                                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_master_agent.sv                                                                          ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_master_translator.sv                                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_master_translator.sv                                                                     ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv                                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv                                                                           ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv                                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv                                                                      ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_reset_controller.v                                                                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_reset_controller.v                                                                              ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_reset_synchronizer.v                                                                            ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_reset_synchronizer.v                                                                            ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv                                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv                                                                           ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_reset.v                                                                                            ; yes             ; Auto-Found Wizard-Generated File             ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_reset.v                                                                                            ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_reset_manager.v                                                                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_reset_manager.v                                                                                    ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram.v                                                                                            ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram.v                                                                                            ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sv                                                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sv                                                                                        ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                                                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                                                  ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v                                                                        ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v                                                                        ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v                                                                         ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v                                                                         ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v                                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v                                                                                 ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v                                                                                ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v                                                                                ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v                                                                    ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v                                                                    ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v                                                                            ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v                                                                            ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_pll.sv                                                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_pll.sv                                                                                       ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv             ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv                                           ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv               ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv               ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv                                           ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv         ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv            ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv               ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv            ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv               ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/rgb_fifo.v                                                                                             ; yes             ; Auto-Found Wizard-Generated File             ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/rgb_fifo.v                                                                                             ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v                                                                          ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v                                                                          ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v                                                                 ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3.v                                                                                  ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3.v                                                                                  ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v                                                                              ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v                                                                              ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sv                                                             ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io.v                                                                       ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io.v                                                                       ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sv                                                               ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v                                                                ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v                                                                ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_demux.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_demux.sv                                                     ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_mux.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_mux.sv                                                       ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv                                                        ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv                                                    ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_rsp_mux.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_rsp_mux.sv                                                       ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v                                                                         ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v                                                                         ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                                                       ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                                      ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                                                              ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                                                                ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv                                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv                                                                 ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv                                                             ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                                                              ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                                                                ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_pll_0.v                                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_pll_0.v                                                                                     ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_pll_1.v                                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_pll_1.v                                                                                     ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv                                                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv                                                                     ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv                                                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv                                                           ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv                                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv                                                         ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv                                                ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv                                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv                                                          ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv                                                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv                                                                         ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv                                                                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv                                                                       ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv                                                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv                                                                         ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv                                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv                                                              ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv                                                             ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv                                                             ; soc_system  ;
; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv                                                                 ; soc_system  ;
; altshift_taps.tdf                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                            ;             ;
; altdpram.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                 ;             ;
; lpm_counter.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                              ;             ;
; lpm_compare.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                              ;             ;
; lpm_constant.inc                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                             ;             ;
; db/shift_taps_te61.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/shift_taps_te61.tdf                                                                                                             ;             ;
; db/altsyncram_qij1.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/altsyncram_qij1.tdf                                                                                                             ;             ;
; db/cntr_8of.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/cntr_8of.tdf                                                                                                                    ;             ;
; db/cmpr_qac.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/cmpr_qac.tdf                                                                                                                    ;             ;
; db/cntr_u7h.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/cntr_u7h.tdf                                                                                                                    ;             ;
; parallel_add.tdf                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/parallel_add.tdf                                                                                             ;             ;
; pcpa_add.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/pcpa_add.inc                                                                                                 ;             ;
; csa_add.inc                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/csa_add.inc                                                                                                  ;             ;
; altshift.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                 ;             ;
; aglobal181.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                               ;             ;
; db/par_add_tne.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/par_add_tne.tdf                                                                                                                 ;             ;
; db/par_add_qne.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/par_add_qne.tdf                                                                                                                 ;             ;
; dcfifo.tdf                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                   ;             ;
; lpm_add_sub.inc                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                              ;             ;
; a_graycounter.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                            ;             ;
; a_fefifo.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                 ;             ;
; a_gray2bin.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                               ;             ;
; dffpipe.inc                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                  ;             ;
; alt_sync_fifo.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                            ;             ;
; altsyncram_fifo.inc                                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                          ;             ;
; db/dcfifo_h9q1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/dcfifo_h9q1.tdf                                                                                                                 ;             ;
; db/a_graycounter_qv6.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/a_graycounter_qv6.tdf                                                                                                           ;             ;
; db/a_graycounter_mdc.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/a_graycounter_mdc.tdf                                                                                                           ;             ;
; db/altsyncram_l1b1.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/altsyncram_l1b1.tdf                                                                                                             ;             ;
; db/alt_synch_pipe_bpl.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_bpl.tdf                                                                                                          ;             ;
; db/dffpipe_se9.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/dffpipe_se9.tdf                                                                                                                 ;             ;
; db/alt_synch_pipe_cpl.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_cpl.tdf                                                                                                          ;             ;
; db/dffpipe_te9.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/dffpipe_te9.tdf                                                                                                                 ;             ;
; db/cmpr_vu5.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/cmpr_vu5.tdf                                                                                                                    ;             ;
; db/cmpr_uu5.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/cmpr_uu5.tdf                                                                                                                    ;             ;
; db/mux_5r7.tdf                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/mux_5r7.tdf                                                                                                                     ;             ;
; altsyncram.tdf                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                               ;             ;
; stratix_ram_block.inc                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                        ;             ;
; lpm_mux.inc                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                  ;             ;
; lpm_decode.inc                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                               ;             ;
; a_rdenreg.inc                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                ;             ;
; altrom.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                   ;             ;
; altram.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altram.inc                                                                                                   ;             ;
; db/altsyncram_i5u1.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/altsyncram_i5u1.tdf                                                                                                             ;             ;
; db/altsyncram_uqq1.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/altsyncram_uqq1.tdf                                                                                                             ;             ;
; scfifo.tdf                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                   ;             ;
; a_regfifo.inc                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                ;             ;
; a_dpfifo.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                 ;             ;
; a_i2fifo.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                 ;             ;
; a_fffifo.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                 ;             ;
; a_f2fifo.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                 ;             ;
; db/scfifo_tcd1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/scfifo_tcd1.tdf                                                                                                                 ;             ;
; db/a_dpfifo_f471.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/a_dpfifo_f471.tdf                                                                                                               ;             ;
; db/a_fefifo_aaf.tdf                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/a_fefifo_aaf.tdf                                                                                                                ;             ;
; db/cntr_qg7.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/cntr_qg7.tdf                                                                                                                    ;             ;
; db/altsyncram_0ns1.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/altsyncram_0ns1.tdf                                                                                                             ;             ;
; db/cntr_egb.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/cntr_egb.tdf                                                                                                                    ;             ;
; db/scfifo_vcd1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/scfifo_vcd1.tdf                                                                                                                 ;             ;
; db/a_dpfifo_g471.tdf                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/a_dpfifo_g471.tdf                                                                                                               ;             ;
; db/a_fefifo_daf.tdf                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/a_fefifo_daf.tdf                                                                                                                ;             ;
; db/cntr_rg7.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/cntr_rg7.tdf                                                                                                                    ;             ;
; db/altsyncram_1ns1.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/altsyncram_1ns1.tdf                                                                                                             ;             ;
; db/cntr_fgb.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/cntr_fgb.tdf                                                                                                                    ;             ;
; db/dcfifo_bha2.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/dcfifo_bha2.tdf                                                                                                                 ;             ;
; db/a_gray2bin_a9b.tdf                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/a_gray2bin_a9b.tdf                                                                                                              ;             ;
; db/a_graycounter_9u6.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/a_graycounter_9u6.tdf                                                                                                           ;             ;
; db/a_graycounter_5cc.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/a_graycounter_5cc.tdf                                                                                                           ;             ;
; db/altsyncram_e2d1.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/altsyncram_e2d1.tdf                                                                                                             ;             ;
; db/dffpipe_3dc.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/dffpipe_3dc.tdf                                                                                                                 ;             ;
; db/dffpipe_ad9.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/dffpipe_ad9.tdf                                                                                                                 ;             ;
; db/alt_synch_pipe_qnl.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_qnl.tdf                                                                                                          ;             ;
; db/dffpipe_bd9.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/dffpipe_bd9.tdf                                                                                                                 ;             ;
; db/cmpr_ru5.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/cmpr_ru5.tdf                                                                                                                    ;             ;
; db/dcfifo_dqq1.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/dcfifo_dqq1.tdf                                                                                                                 ;             ;
; db/a_gray2bin_sab.tdf                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/a_gray2bin_sab.tdf                                                                                                              ;             ;
; db/a_graycounter_rv6.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/a_graycounter_rv6.tdf                                                                                                           ;             ;
; db/a_graycounter_ndc.tdf                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/a_graycounter_ndc.tdf                                                                                                           ;             ;
; db/altsyncram_u8d1.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/altsyncram_u8d1.tdf                                                                                                             ;             ;
; db/dffpipe_ue9.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/dffpipe_ue9.tdf                                                                                                                 ;             ;
; db/alt_synch_pipe_dpl.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_dpl.tdf                                                                                                          ;             ;
; db/dffpipe_ve9.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/dffpipe_ve9.tdf                                                                                                                 ;             ;
; db/alt_synch_pipe_epl.tdf                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_epl.tdf                                                                                                          ;             ;
; db/dffpipe_0f9.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/dffpipe_0f9.tdf                                                                                                                 ;             ;
; altddio_out.tdf                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                              ;             ;
; stratix_ddio.inc                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                             ;             ;
; cyclone_ddio.inc                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                             ;             ;
; stratix_lcell.inc                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                            ;             ;
; db/ddio_out_uqe.tdf                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/ddio_out_uqe.tdf                                                                                                                ;             ;
; altsource_probe.v                                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsource_probe.v                                                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                            ;             ;
; altsource_probe_body.vhd                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                                                     ;             ;
; sld_rom_sr.vhd                                                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                               ;             ;
; altera_pll.v                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                 ;             ;
; altsqrt.tdf                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf                                                                                                  ;             ;
; lpm_add_sub.tdf                                                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                              ;             ;
; addcore.inc                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/addcore.inc                                                                                                  ;             ;
; look_add.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/look_add.inc                                                                                                 ;             ;
; bypassff.inc                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                 ;             ;
; alt_stratix_add_sub.inc                                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                      ;             ;
; db/add_sub_djc.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/add_sub_djc.tdf                                                                                                                 ;             ;
; db/add_sub_cjc.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/add_sub_cjc.tdf                                                                                                                 ;             ;
; db/add_sub_bjc.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/add_sub_bjc.tdf                                                                                                                 ;             ;
; db/add_sub_ajc.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/add_sub_ajc.tdf                                                                                                                 ;             ;
; db/add_sub_9jc.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/add_sub_9jc.tdf                                                                                                                 ;             ;
; db/add_sub_1ic.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/add_sub_1ic.tdf                                                                                                                 ;             ;
; db/add_sub_0ic.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/add_sub_0ic.tdf                                                                                                                 ;             ;
; db/add_sub_vhc.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/add_sub_vhc.tdf                                                                                                                 ;             ;
; db/add_sub_uhc.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/add_sub_uhc.tdf                                                                                                                 ;             ;
; db/add_sub_thc.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/add_sub_thc.tdf                                                                                                                 ;             ;
; db/add_sub_shc.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/add_sub_shc.tdf                                                                                                                 ;             ;
; db/add_sub_qhc.tdf                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/add_sub_qhc.tdf                                                                                                                 ;             ;
; dffpipe.tdf                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/dffpipe.tdf                                                                                                  ;             ;
; db/shift_taps_pl61.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/shift_taps_pl61.tdf                                                                                                             ;             ;
; db/altsyncram_pmj1.tdf                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Desktop/cyclone_v_edge_detection/db/altsyncram_pmj1.tdf                                                                                                             ;             ;
; pzdyqx.vhd                                                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                   ;             ;
; sld_hub.vhd                                                                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                  ; altera_sld  ;
; db/ip/slde897e235/alt_sld_fab.v                                                                                                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Desktop/cyclone_v_edge_detection/db/ip/slde897e235/alt_sld_fab.v                                                                                                    ; alt_sld_fab ;
; db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Desktop/cyclone_v_edge_detection/db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab.v                                                                             ; alt_sld_fab ;
; db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Desktop/cyclone_v_edge_detection/db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                      ; alt_sld_fab ;
; db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Desktop/cyclone_v_edge_detection/db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                   ; alt_sld_fab ;
; db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                     ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Desktop/cyclone_v_edge_detection/db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                 ; alt_sld_fab ;
; db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Desktop/cyclone_v_edge_detection/db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                             ;             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3159                                                                        ;
;                                             ;                                                                             ;
; Combinational ALUT usage for logic          ; 4971                                                                        ;
;     -- 7 input functions                    ; 92                                                                          ;
;     -- 6 input functions                    ; 730                                                                         ;
;     -- 5 input functions                    ; 693                                                                         ;
;     -- 4 input functions                    ; 570                                                                         ;
;     -- <=3 input functions                  ; 2886                                                                        ;
;                                             ;                                                                             ;
; Dedicated logic registers                   ; 4791                                                                        ;
;                                             ;                                                                             ;
; I/O pins                                    ; 189                                                                         ;
; I/O registers                               ; 186                                                                         ;
; Total MLAB memory bits                      ; 0                                                                           ;
; Total block memory bits                     ; 580550                                                                      ;
;                                             ;                                                                             ;
; Total DSP Blocks                            ; 3                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 4                                                                           ;
;     -- PLLs                                 ; 4                                                                           ;
;                                             ;                                                                             ;
; Total DLLs                                  ; 1                                                                           ;
; Maximum fan-out node                        ; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2890                                                                        ;
; Total fan-out                               ; 43040                                                                       ;
; Average fan-out                             ; 3.86                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |cyclone_v_edge_detection                                                                                                               ; 4971 (68)           ; 4791 (60)                 ; 580550            ; 3          ; 189  ; 0            ; |cyclone_v_edge_detection                                                                                                                                                                                                                                                                                                                                                                                                    ; cyclone_v_edge_detection                          ; work         ;
;    |I2C_HDMI_Config:u_I2C_HDMI_Config|                                                                                                  ; 117 (50)            ; 70 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|I2C_HDMI_Config:u_I2C_HDMI_Config                                                                                                                                                                                                                                                                                                                                                                  ; I2C_HDMI_Config                                   ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 67 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0                                                                                                                                                                                                                                                                                                                                                ; I2C_Controller                                    ; work         ;
;          |HDMI_I2C_WRITE_WDATA:wrd|                                                                                                     ; 67 (67)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                                                       ; HDMI_I2C_WRITE_WDATA                              ; work         ;
;    |I2C_OV5642_Config:I2C_OV5642_Config_u0|                                                                                             ; 436 (368)           ; 105 (77)                  ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|I2C_OV5642_Config:I2C_OV5642_Config_u0                                                                                                                                                                                                                                                                                                                                                             ; I2C_OV5642_Config                                 ; work         ;
;       |I2C_OV5642_Controller:u0|                                                                                                        ; 68 (0)              ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0                                                                                                                                                                                                                                                                                                                                    ; I2C_OV5642_Controller                             ; work         ;
;          |I2C_OV5642_WRITE_WDATA:wrd|                                                                                                   ; 68 (68)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                                         ; I2C_OV5642_WRITE_WDATA                            ; work         ;
;    |buffer_iobuf_in_i2i:buffer_u0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|buffer_iobuf_in_i2i:buffer_u0                                                                                                                                                                                                                                                                                                                                                                      ; buffer_iobuf_in_i2i                               ; work         ;
;    |edge_detection:edge_detection_u0|                                                                                                   ; 294 (103)           ; 138 (115)                 ; 69048             ; 1          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0                                                                                                                                                                                                                                                                                                                                                                   ; edge_detection                                    ; work         ;
;       |shift_register:shift_register_u0|                                                                                                ; 38 (0)              ; 23 (0)                    ; 69048             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|shift_register:shift_register_u0                                                                                                                                                                                                                                                                                                                                  ; shift_register                                    ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                                                                                        ; 38 (0)              ; 23 (0)                    ; 69048             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                                                            ; altshift_taps                                     ; work         ;
;             |shift_taps_pl61:auto_generated|                                                                                            ; 38 (1)              ; 23 (1)                    ; 69048             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated                                                                                                                                                                                                                                                             ; shift_taps_pl61                                   ; work         ;
;                |altsyncram_pmj1:altsyncram2|                                                                                            ; 0 (0)               ; 0 (0)                     ; 69048             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|altsyncram_pmj1:altsyncram2                                                                                                                                                                                                                                 ; altsyncram_pmj1                                   ; work         ;
;                |cntr_8of:cntr1|                                                                                                         ; 15 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_8of:cntr1                                                                                                                                                                                                                                              ; cntr_8of                                          ; work         ;
;                   |cmpr_qac:cmpr6|                                                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_8of:cntr1|cmpr_qac:cmpr6                                                                                                                                                                                                                               ; cmpr_qac                                          ; work         ;
;                |cntr_u7h:cntr3|                                                                                                         ; 22 (22)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_u7h:cntr3                                                                                                                                                                                                                                              ; cntr_u7h                                          ; work         ;
;       |sqrt:sqrt_u0|                                                                                                                    ; 153 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0                                                                                                                                                                                                                                                                                                                                                      ; sqrt                                              ; work         ;
;          |altsqrt:ALTSQRT_component|                                                                                                    ; 153 (45)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component                                                                                                                                                                                                                                                                                                                            ; altsqrt                                           ; work         ;
;             |lpm_add_sub:subtractors[0]|                                                                                                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                |add_sub_qhc:auto_generated|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_qhc:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_qhc                                       ; work         ;
;             |lpm_add_sub:subtractors[10]|                                                                                               ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work         ;
;                |add_sub_cjc:auto_generated|                                                                                             ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_cjc:auto_generated                                                                                                                                                                                                                                                                     ; add_sub_cjc                                       ; work         ;
;             |lpm_add_sub:subtractors[11]|                                                                                               ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                                                                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work         ;
;                |add_sub_djc:auto_generated|                                                                                             ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_djc:auto_generated                                                                                                                                                                                                                                                                     ; add_sub_djc                                       ; work         ;
;             |lpm_add_sub:subtractors[1]|                                                                                                ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                |add_sub_shc:auto_generated|                                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_shc:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_shc                                       ; work         ;
;             |lpm_add_sub:subtractors[2]|                                                                                                ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                |add_sub_thc:auto_generated|                                                                                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_thc:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_thc                                       ; work         ;
;             |lpm_add_sub:subtractors[3]|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                |add_sub_uhc:auto_generated|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_uhc:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_uhc                                       ; work         ;
;             |lpm_add_sub:subtractors[4]|                                                                                                ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                |add_sub_vhc:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_vhc:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_vhc                                       ; work         ;
;             |lpm_add_sub:subtractors[5]|                                                                                                ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                |add_sub_0ic:auto_generated|                                                                                             ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_0ic:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_0ic                                       ; work         ;
;             |lpm_add_sub:subtractors[6]|                                                                                                ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                |add_sub_1ic:auto_generated|                                                                                             ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_1ic:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_1ic                                       ; work         ;
;             |lpm_add_sub:subtractors[7]|                                                                                                ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                |add_sub_9jc:auto_generated|                                                                                             ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_9jc:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_9jc                                       ; work         ;
;             |lpm_add_sub:subtractors[8]|                                                                                                ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                |add_sub_ajc:auto_generated|                                                                                             ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_ajc:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_ajc                                       ; work         ;
;             |lpm_add_sub:subtractors[9]|                                                                                                ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work         ;
;                |add_sub_bjc:auto_generated|                                                                                             ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_bjc:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_bjc                                       ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 105 (0)             ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                      ; pzdyqx                                            ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 105 (11)            ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                         ; pzdyqx_impl                                       ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                           ; GHVD5181                                          ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                         ; LQYT7093                                          ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                       ; KIFI3548                                          ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                       ; LQYT7093                                          ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                       ; PUDL0439                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 91 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                        ; alt_sld_fab_alt_sld_fab_ident                     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (83)            ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                    ; altera_sld   ;
;    |soc_system:u0|                                                                                                                      ; 3828 (0)            ; 4255 (0)                  ; 511502            ; 2          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0                                                                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system   ;
;       |TERASIC_CAMERA:terasic_camera_0|                                                                                                 ; 474 (184)           ; 471 (99)                  ; 175544            ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0                                                                                                                                                                                                                                                                                                                                                      ; TERASIC_CAMERA                                    ; soc_system   ;
;          |CAMERA_RGB:CAMERA_RGB_inst|                                                                                                   ; 210 (0)             ; 243 (0)                   ; 69048             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst                                                                                                                                                                                                                                                                                                                           ; CAMERA_RGB                                        ; soc_system   ;
;             |Bayer2RGB:Bayer2RGB_inst|                                                                                                  ; 180 (62)            ; 182 (159)                 ; 69048             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst                                                                                                                                                                                                                                                                                                  ; Bayer2RGB                                         ; soc_system   ;
;                |Bayer_LineBuffer:Bayer_LineBuffer_Inst|                                                                                 ; 38 (0)              ; 23 (0)                    ; 69048             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst                                                                                                                                                                                                                                                           ; Bayer_LineBuffer                                  ; soc_system   ;
;                   |altshift_taps:ALTSHIFT_TAPS_component|                                                                               ; 38 (0)              ; 23 (0)                    ; 69048             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                     ; altshift_taps                                     ; work         ;
;                      |shift_taps_te61:auto_generated|                                                                                   ; 38 (1)              ; 23 (1)                    ; 69048             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated                                                                                                                                                                                      ; shift_taps_te61                                   ; work         ;
;                         |altsyncram_qij1:altsyncram2|                                                                                   ; 0 (0)               ; 0 (0)                     ; 69048             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|altsyncram_qij1:altsyncram2                                                                                                                                                          ; altsyncram_qij1                                   ; work         ;
;                         |cntr_8of:cntr1|                                                                                                ; 15 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_8of:cntr1                                                                                                                                                                       ; cntr_8of                                          ; work         ;
;                            |cmpr_qac:cmpr6|                                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_8of:cntr1|cmpr_qac:cmpr6                                                                                                                                                        ; cmpr_qac                                          ; work         ;
;                         |cntr_u7h:cntr3|                                                                                                ; 22 (22)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_u7h:cntr3                                                                                                                                                                       ; cntr_u7h                                          ; work         ;
;                |add2:add2_avg3|                                                                                                         ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3                                                                                                                                                                                                                                                                                   ; add2                                              ; work         ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component                                                                                                                                                                                                                                               ; parallel_add                                      ; work         ;
;                      |par_add_qne:auto_generated|                                                                                       ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component|par_add_qne:auto_generated                                                                                                                                                                                                                    ; par_add_qne                                       ; work         ;
;                |add2:add2_avg4|                                                                                                         ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4                                                                                                                                                                                                                                                                                   ; add2                                              ; work         ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component                                                                                                                                                                                                                                               ; parallel_add                                      ; work         ;
;                      |par_add_qne:auto_generated|                                                                                       ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component|par_add_qne:auto_generated                                                                                                                                                                                                                    ; par_add_qne                                       ; work         ;
;                |add4:add4_avg1|                                                                                                         ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1                                                                                                                                                                                                                                                                                   ; add4                                              ; soc_system   ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component                                                                                                                                                                                                                                               ; parallel_add                                      ; work         ;
;                      |par_add_tne:auto_generated|                                                                                       ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component|par_add_tne:auto_generated                                                                                                                                                                                                                    ; par_add_tne                                       ; work         ;
;                |add4:add4_avg2|                                                                                                         ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2                                                                                                                                                                                                                                                                                   ; add4                                              ; soc_system   ;
;                   |parallel_add:parallel_add_component|                                                                                 ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component                                                                                                                                                                                                                                               ; parallel_add                                      ; work         ;
;                      |par_add_tne:auto_generated|                                                                                       ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component|par_add_tne:auto_generated                                                                                                                                                                                                                    ; par_add_tne                                       ; work         ;
;             |CAMERA_Bayer:CAMERA_Bayer_inst|                                                                                            ; 30 (30)             ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst                                                                                                                                                                                                                                                                                            ; CAMERA_Bayer                                      ; soc_system   ;
;          |rgb_fifo:rgb_fifo_inst|                                                                                                       ; 80 (0)              ; 129 (0)                   ; 106496            ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst                                                                                                                                                                                                                                                                                                                               ; rgb_fifo                                          ; soc_system   ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 80 (0)              ; 129 (0)                   ; 106496            ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                       ; dcfifo                                            ; work         ;
;                |dcfifo_h9q1:auto_generated|                                                                                             ; 80 (8)              ; 129 (43)                  ; 106496            ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated                                                                                                                                                                                                                                                                            ; dcfifo_h9q1                                       ; work         ;
;                   |a_graycounter_mdc:wrptr_g1p|                                                                                         ; 19 (19)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|a_graycounter_mdc:wrptr_g1p                                                                                                                                                                                                                                                ; a_graycounter_mdc                                 ; work         ;
;                   |a_graycounter_qv6:rdptr_g1p|                                                                                         ; 28 (28)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|a_graycounter_qv6:rdptr_g1p                                                                                                                                                                                                                                                ; a_graycounter_qv6                                 ; work         ;
;                   |alt_synch_pipe_bpl:rs_dgwp|                                                                                          ; 0 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                                                                                                                                                                                 ; alt_synch_pipe_bpl                                ; work         ;
;                      |dffpipe_se9:dffpipe12|                                                                                            ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12                                                                                                                                                                                                                           ; dffpipe_se9                                       ; work         ;
;                   |alt_synch_pipe_cpl:ws_dgrp|                                                                                          ; 0 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                                                                                                                                                                 ; alt_synch_pipe_cpl                                ; work         ;
;                      |dffpipe_te9:dffpipe15|                                                                                            ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15                                                                                                                                                                                                                           ; dffpipe_te9                                       ; work         ;
;                   |altsyncram_l1b1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 106496            ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|altsyncram_l1b1:fifo_ram                                                                                                                                                                                                                                                   ; altsyncram_l1b1                                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                              ; mux_5r7                                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                              ; mux_5r7                                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                             ; mux_5r7                                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                             ; mux_5r7                                           ; work         ;
;       |alt_vipitc131_IS2Vid:alt_vip_itc_0|                                                                                              ; 332 (97)            ; 321 (67)                  ; 204800            ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0                                                                                                                                                                                                                                                                                                                                                   ; alt_vipitc131_IS2Vid                              ; soc_system   ;
;          |alt_vipitc131_IS2Vid_statemachine:statemachine|                                                                               ; 42 (42)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine                                                                                                                                                                                                                                                                                                    ; alt_vipitc131_IS2Vid_statemachine                 ; soc_system   ;
;          |alt_vipitc131_common_fifo:input_fifo|                                                                                         ; 139 (0)             ; 218 (0)                   ; 204800            ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo                                                                                                                                                                                                                                                                                                              ; alt_vipitc131_common_fifo                         ; soc_system   ;
;             |dcfifo:input_fifo|                                                                                                         ; 139 (0)             ; 218 (0)                   ; 204800            ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo                                                                                                                                                                                                                                                                                            ; dcfifo                                            ; work         ;
;                |dcfifo_dqq1:auto_generated|                                                                                             ; 139 (31)            ; 218 (72)                  ; 204800            ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated                                                                                                                                                                                                                                                                 ; dcfifo_dqq1                                       ; work         ;
;                   |a_gray2bin_sab:rdptr_g_gray2bin|                                                                                     ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_gray2bin_sab:rdptr_g_gray2bin                                                                                                                                                                                                                                 ; a_gray2bin_sab                                    ; work         ;
;                   |a_gray2bin_sab:rs_dgwp_gray2bin|                                                                                     ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_gray2bin_sab:rs_dgwp_gray2bin                                                                                                                                                                                                                                 ; a_gray2bin_sab                                    ; work         ;
;                   |a_gray2bin_sab:wrptr_g_gray2bin|                                                                                     ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_gray2bin_sab:wrptr_g_gray2bin                                                                                                                                                                                                                                 ; a_gray2bin_sab                                    ; work         ;
;                   |a_gray2bin_sab:ws_dgrp_gray2bin|                                                                                     ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_gray2bin_sab:ws_dgrp_gray2bin                                                                                                                                                                                                                                 ; a_gray2bin_sab                                    ; work         ;
;                   |a_graycounter_ndc:wrptr_g1p|                                                                                         ; 21 (21)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_graycounter_ndc:wrptr_g1p                                                                                                                                                                                                                                     ; a_graycounter_ndc                                 ; work         ;
;                   |a_graycounter_rv6:rdptr_g1p|                                                                                         ; 22 (22)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_graycounter_rv6:rdptr_g1p                                                                                                                                                                                                                                     ; a_graycounter_rv6                                 ; work         ;
;                   |alt_synch_pipe_dpl:rs_dgwp|                                                                                          ; 0 (0)               ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp                                                                                                                                                                                                                                      ; alt_synch_pipe_dpl                                ; work         ;
;                      |dffpipe_ve9:dffpipe13|                                                                                            ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13                                                                                                                                                                                                                ; dffpipe_ve9                                       ; work         ;
;                   |alt_synch_pipe_epl:ws_dgrp|                                                                                          ; 0 (0)               ; 28 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp                                                                                                                                                                                                                                      ; alt_synch_pipe_epl                                ; work         ;
;                      |dffpipe_0f9:dffpipe16|                                                                                            ; 0 (0)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16                                                                                                                                                                                                                ; dffpipe_0f9                                       ; work         ;
;                   |altsyncram_u8d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 204800            ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|altsyncram_u8d1:fifo_ram                                                                                                                                                                                                                                        ; altsyncram_u8d1                                   ; work         ;
;                   |dffpipe_3dc:rdaclr|                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                                              ; dffpipe_3dc                                       ; work         ;
;                   |dffpipe_ue9:rs_brp|                                                                                                  ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:rs_brp                                                                                                                                                                                                                                              ; dffpipe_ue9                                       ; work         ;
;                   |dffpipe_ue9:rs_bwp|                                                                                                  ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:rs_bwp                                                                                                                                                                                                                                              ; dffpipe_ue9                                       ; work         ;
;                   |dffpipe_ue9:ws_brp|                                                                                                  ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:ws_brp                                                                                                                                                                                                                                              ; dffpipe_ue9                                       ; work         ;
;                   |dffpipe_ue9:ws_bwp|                                                                                                  ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:ws_bwp                                                                                                                                                                                                                                              ; dffpipe_ue9                                       ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                   ; mux_5r7                                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                   ; mux_5r7                                           ; work         ;
;          |alt_vipitc131_common_generic_count:h_counter|                                                                                 ; 28 (28)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter                                                                                                                                                                                                                                                                                                      ; alt_vipitc131_common_generic_count                ; soc_system   ;
;          |alt_vipitc131_common_generic_count:v_counter|                                                                                 ; 26 (26)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter                                                                                                                                                                                                                                                                                                      ; alt_vipitc131_common_generic_count                ; soc_system   ;
;          |alt_vipitc131_common_sync:enable_sync|                                                                                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync                                                                                                                                                                                                                                                                                                             ; alt_vipitc131_common_sync                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|                                                                                    ; 1973 (0)            ; 2739 (0)                  ; 131158            ; 2          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0                                                                                                                                                                                                                                                                                                                                         ; soc_system_alt_vip_cl_vfb_0                       ; soc_system   ;
;          |alt_vip_packet_transfer:pkt_trans_rd|                                                                                         ; 547 (0)             ; 550 (0)                   ; 65622             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd                                                                                                                                                                                                                                                                                                    ; alt_vip_packet_transfer                           ; soc_system   ;
;             |alt_vip_common_event_packet_decode:cmd_input|                                                                              ; 6 (6)               ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                                                       ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|                                                           ; 541 (400)           ; 499 (390)                 ; 65622             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance                                                                                                                                                                                                                                    ; alt_vip_packet_transfer_read_proc                 ; soc_system   ;
;                |alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|                                                                     ; 17 (1)              ; 27 (0)                    ; 4                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue                                                                                                                                                                                 ; alt_vip_common_dc_mixed_widths_fifo               ; soc_system   ;
;                   |dcfifo:input_fifo|                                                                                                   ; 16 (0)              ; 27 (0)                    ; 4                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo                                                                                                                                                               ; dcfifo                                            ; work         ;
;                      |dcfifo_bha2:auto_generated|                                                                                       ; 16 (5)              ; 27 (9)                    ; 4                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated                                                                                                                                    ; dcfifo_bha2                                       ; work         ;
;                         |a_graycounter_5cc:wrptr_g1p|                                                                                   ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_5cc:wrptr_g1p                                                                                                        ; a_graycounter_5cc                                 ; work         ;
;                         |a_graycounter_9u6:rdptr_g1p|                                                                                   ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_9u6:rdptr_g1p                                                                                                        ; a_graycounter_9u6                                 ; work         ;
;                         |alt_synch_pipe_qnl:rs_dgwp|                                                                                    ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp                                                                                                         ; alt_synch_pipe_qnl                                ; work         ;
;                            |dffpipe_bd9:dffpipe9|                                                                                       ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe9                                                                                    ; dffpipe_bd9                                       ; work         ;
;                         |altsyncram_e2d1:fifo_ram|                                                                                      ; 0 (0)               ; 0 (0)                     ; 4                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|altsyncram_e2d1:fifo_ram                                                                                                           ; altsyncram_e2d1                                   ; work         ;
;                         |cmpr_ru5:rdempty_eq_comp|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|cmpr_ru5:rdempty_eq_comp                                                                                                           ; cmpr_ru5                                          ; work         ;
;                         |dffpipe_3dc:rdaclr|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:rdaclr                                                                                                                 ; dffpipe_3dc                                       ; work         ;
;                         |dffpipe_3dc:wraclr|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:wraclr                                                                                                                 ; dffpipe_3dc                                       ; work         ;
;                |alt_vip_common_delay:control_signal_delay_line|                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:control_signal_delay_line                                                                                                                                                                                     ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:read_ack_crosser|                                                                                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:read_ack_crosser                                                                                                                                                                                              ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:read_syn_crosser|                                                                                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:read_syn_crosser                                                                                                                                                                                              ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_event_packet_encode:video_packet_encoder|                                                                ; 27 (27)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_event_packet_encode:video_packet_encoder                                                                                                                                                                            ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_fifo2:mm_msg_queue|                                                                                      ; 9 (0)               ; 8 (0)                     ; 40                ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue                                                                                                                                                                                                  ; alt_vip_common_fifo2                              ; soc_system   ;
;                   |scfifo:scfifo_component|                                                                                             ; 9 (0)               ; 8 (0)                     ; 40                ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component                                                                                                                                                                          ; scfifo                                            ; work         ;
;                      |scfifo_vcd1:auto_generated|                                                                                       ; 9 (0)               ; 8 (0)                     ; 40                ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated                                                                                                                                               ; scfifo_vcd1                                       ; work         ;
;                         |a_dpfifo_g471:dpfifo|                                                                                          ; 9 (0)               ; 8 (0)                     ; 40                ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_g471:dpfifo                                                                                                                          ; a_dpfifo_g471                                     ; work         ;
;                            |a_fefifo_daf:fifo_state|                                                                                    ; 5 (3)               ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_g471:dpfifo|a_fefifo_daf:fifo_state                                                                                                  ; a_fefifo_daf                                      ; work         ;
;                               |cntr_rg7:count_usedw|                                                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_g471:dpfifo|a_fefifo_daf:fifo_state|cntr_rg7:count_usedw                                                                             ; cntr_rg7                                          ; work         ;
;                            |altsyncram_1ns1:FIFOram|                                                                                    ; 0 (0)               ; 0 (0)                     ; 40                ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_g471:dpfifo|altsyncram_1ns1:FIFOram                                                                                                  ; altsyncram_1ns1                                   ; work         ;
;                            |cntr_fgb:rd_ptr_count|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_g471:dpfifo|cntr_fgb:rd_ptr_count                                                                                                    ; cntr_fgb                                          ; work         ;
;                            |cntr_fgb:wr_ptr|                                                                                            ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_g471:dpfifo|cntr_fgb:wr_ptr                                                                                                          ; cntr_fgb                                          ; work         ;
;                |alt_vip_common_fifo2:output_msg_queue|                                                                                  ; 6 (0)               ; 5 (0)                     ; 42                ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue                                                                                                                                                                                              ; alt_vip_common_fifo2                              ; soc_system   ;
;                   |scfifo:scfifo_component|                                                                                             ; 6 (0)               ; 5 (0)                     ; 42                ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component                                                                                                                                                                      ; scfifo                                            ; work         ;
;                      |scfifo_tcd1:auto_generated|                                                                                       ; 6 (0)               ; 5 (0)                     ; 42                ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated                                                                                                                                           ; scfifo_tcd1                                       ; work         ;
;                         |a_dpfifo_f471:dpfifo|                                                                                          ; 6 (0)               ; 5 (0)                     ; 42                ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo                                                                                                                      ; a_dpfifo_f471                                     ; work         ;
;                            |a_fefifo_aaf:fifo_state|                                                                                    ; 4 (3)               ; 3 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_aaf:fifo_state                                                                                              ; a_fefifo_aaf                                      ; work         ;
;                               |cntr_qg7:count_usedw|                                                                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_aaf:fifo_state|cntr_qg7:count_usedw                                                                         ; cntr_qg7                                          ; work         ;
;                            |altsyncram_0ns1:FIFOram|                                                                                    ; 0 (0)               ; 0 (0)                     ; 42                ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|altsyncram_0ns1:FIFOram                                                                                              ; altsyncram_0ns1                                   ; work         ;
;                            |cntr_egb:rd_ptr_count|                                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|cntr_egb:rd_ptr_count                                                                                                ; cntr_egb                                          ; work         ;
;                            |cntr_egb:wr_ptr|                                                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|cntr_egb:wr_ptr                                                                                                      ; cntr_egb                                          ; work         ;
;                |alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|                                                            ; 82 (82)             ; 6 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed                                                                                                                                                                        ; alt_vip_packet_transfer_twofold_ram_reversed      ; soc_system   ;
;                   |alt_vip_common_delay:addr_byte_delay_line|                                                                           ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|alt_vip_common_delay:addr_byte_delay_line                                                                                                                              ; alt_vip_common_delay                              ; soc_system   ;
;                   |alt_vip_common_delay:start_seg_std_delay_line|                                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|alt_vip_common_delay:start_seg_std_delay_line                                                                                                                          ; alt_vip_common_delay                              ; soc_system   ;
;                   |altsyncram:ram_inst0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0                                                                                                                                                   ; altsyncram                                        ; work         ;
;                      |altsyncram_uqq1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0|altsyncram_uqq1:auto_generated                                                                                                                    ; altsyncram_uqq1                                   ; work         ;
;                   |altsyncram:ram_inst1|                                                                                                ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1                                                                                                                                                   ; altsyncram                                        ; work         ;
;                      |altsyncram_uqq1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1|altsyncram_uqq1:auto_generated                                                                                                                    ; altsyncram_uqq1                                   ; work         ;
;          |alt_vip_packet_transfer:pkt_trans_wr|                                                                                         ; 342 (0)             ; 447 (0)                   ; 65536             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr                                                                                                                                                                                                                                                                                                    ; alt_vip_packet_transfer                           ; soc_system   ;
;             |alt_vip_common_event_packet_decode:cmd_input|                                                                              ; 3 (3)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                                                       ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|                                                        ; 339 (244)           ; 423 (338)                 ; 65536             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance                                                                                                                                                                                                                                 ; alt_vip_packet_transfer_write_proc                ; soc_system   ;
;                |alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser|                                                              ; 13 (13)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser                                                                                                                                                                       ; alt_vip_common_clock_crossing_bridge_grey         ; soc_system   ;
;                |alt_vip_common_delay:dl_ctxt_addr|                                                                                      ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_addr                                                                                                                                                                                               ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:dl_ctxt_target_addr|                                                                               ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_target_addr                                                                                                                                                                                        ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:dl_filled_buffer_ctr|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_filled_buffer_ctr                                                                                                                                                                                       ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:state_delay_line_2|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:state_delay_line_2                                                                                                                                                                                         ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:state_delay_line|                                                                                  ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:state_delay_line                                                                                                                                                                                           ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:unload_ack_crosser|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:unload_ack_crosser                                                                                                                                                                                         ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:unload_done_crosser|                                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:unload_done_crosser                                                                                                                                                                                        ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_common_delay:unload_req_crosser|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:unload_req_crosser                                                                                                                                                                                         ; alt_vip_common_delay                              ; soc_system   ;
;                |alt_vip_packet_transfer_twofold_ram:biram|                                                                              ; 82 (82)             ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram                                                                                                                                                                                       ; alt_vip_packet_transfer_twofold_ram               ; soc_system   ;
;                   |altsyncram:ram_inst0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                      |altsyncram_i5u1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated                                                                                                                                   ; altsyncram_i5u1                                   ; work         ;
;                   |altsyncram:ram_inst1|                                                                                                ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                      |altsyncram_i5u1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated                                                                                                                                   ; altsyncram_i5u1                                   ; work         ;
;          |alt_vip_vfb_rd_ctrl:rd_ctrl|                                                                                                  ; 207 (103)           ; 389 (144)                 ; 0                 ; 1          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl                                                                                                                                                                                                                                                                                                             ; alt_vip_vfb_rd_ctrl                               ; soc_system   ;
;             |alt_vip_common_event_packet_decode:sync_cmd_input|                                                                         ; 5 (5)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input                                                                                                                                                                                                                                                           ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:dout_encoder|                                                                           ; 27 (27)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:dout_encoder                                                                                                                                                                                                                                                             ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:pt_cmd_encoder|                                                                         ; 67 (67)             ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder                                                                                                                                                                                                                                                           ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:sync_resp_encoder|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder                                                                                                                                                                                                                                                        ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:vob_cmd_encoder|                                                                        ; 4 (4)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder                                                                                                                                                                                                                                                          ; alt_vip_common_event_packet_encode                ; soc_system   ;
;          |alt_vip_vfb_sync_ctrl:sync_ctrl|                                                                                              ; 397 (332)           ; 539 (441)                 ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl                                                                                                                                                                                                                                                                                                         ; alt_vip_vfb_sync_ctrl                             ; soc_system   ;
;             |alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|                                                     ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input                                                                                                                                                                                                                                   ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|                                                    ; 5 (5)               ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input                                                                                                                                                                                                                                  ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|                                                    ; 37 (37)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder                                                                                                                                                                                                                                  ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|                                                   ; 21 (21)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder                                                                                                                                                                                                                                 ; alt_vip_common_event_packet_encode                ; soc_system   ;
;          |alt_vip_vfb_wr_ctrl:wr_ctrl|                                                                                                  ; 218 (128)           ; 496 (294)                 ; 0                 ; 1          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl                                                                                                                                                                                                                                                                                                             ; alt_vip_vfb_wr_ctrl                               ; soc_system   ;
;             |alt_vip_common_event_packet_decode:sync_cmd_input|                                                                         ; 5 (5)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input                                                                                                                                                                                                                                                           ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_decode:vib_resp_input|                                                                         ; 5 (5)               ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input                                                                                                                                                                                                                                                           ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder|                                                           ; 28 (28)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder                                                                                                                                                                                                                                             ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:pt_cmd_encoder|                                                                         ; 18 (18)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder                                                                                                                                                                                                                                                           ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:sync_resp_encoder|                                                                      ; 33 (33)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder                                                                                                                                                                                                                                                        ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_common_event_packet_encode:vib_cmd_encoder|                                                                        ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:vib_cmd_encoder                                                                                                                                                                                                                                                          ; alt_vip_common_event_packet_encode                ; soc_system   ;
;          |alt_vip_video_output_bridge:video_out|                                                                                        ; 93 (13)             ; 141 (35)                  ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out                                                                                                                                                                                                                                                                                                   ; alt_vip_video_output_bridge                       ; soc_system   ;
;             |alt_vip_common_event_packet_decode:cmd_input|                                                                              ; 5 (5)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                                                                      ; alt_vip_common_event_packet_decode                ; soc_system   ;
;             |alt_vip_common_video_packet_encode:video_output|                                                                           ; 75 (72)             ; 73 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output                                                                                                                                                                                                                                                   ; alt_vip_common_video_packet_encode                ; soc_system   ;
;                |alt_vip_common_latency_0_to_latency_1:latency_converter|                                                                ; 3 (3)               ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter                                                                                                                                                                                           ; alt_vip_common_latency_0_to_latency_1             ; soc_system   ;
;          |soc_system_alt_vip_cl_vfb_0_video_in:video_in|                                                                                ; 169 (0)             ; 177 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in                                                                                                                                                                                                                                                                                           ; soc_system_alt_vip_cl_vfb_0_video_in              ; soc_system   ;
;             |alt_vip_video_input_bridge_cmd:vid_back|                                                                                   ; 8 (5)               ; 32 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back                                                                                                                                                                                                                                                   ; alt_vip_video_input_bridge_cmd                    ; soc_system   ;
;                |alt_vip_common_event_packet_decode:cmd_input|                                                                           ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input                                                                                                                                                                                                      ; alt_vip_common_event_packet_decode                ; soc_system   ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                                    ; alt_vip_common_event_packet_encode                ; soc_system   ;
;             |alt_vip_video_input_bridge_resp:vid_front|                                                                                 ; 161 (68)            ; 145 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front                                                                                                                                                                                                                                                 ; alt_vip_video_input_bridge_resp                   ; soc_system   ;
;                |alt_vip_common_event_packet_encode:data_output|                                                                         ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output                                                                                                                                                                                                  ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_event_packet_encode:rsp_output|                                                                          ; 17 (17)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output                                                                                                                                                                                                   ; alt_vip_common_event_packet_encode                ; soc_system   ;
;                |alt_vip_common_video_packet_decode:video_input|                                                                         ; 75 (47)             ; 77 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input                                                                                                                                                                                                  ; alt_vip_common_video_packet_decode                ; soc_system   ;
;                   |alt_vip_common_latency_1_to_latency_0:latency_converter|                                                             ; 28 (28)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter                                                                                                                                          ; alt_vip_common_latency_1_to_latency_0             ; soc_system   ;
;       |soc_system_hps_ddr3:hps_ddr3|                                                                                                    ; 744 (0)             ; 603 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3                                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_ddr3                               ; soc_system   ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; soc_system   ;
;          |hps_reset_manager:hps_reset_manager_0|                                                                                        ; 31 (0)              ; 29 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0                                                                                                                                                                                                                                                                                                                   ; hps_reset_manager                                 ; soc_system   ;
;             |altera_edge_detector:pulse_cold_reset|                                                                                     ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                             ; altera_edge_detector                              ; soc_system   ;
;             |altera_edge_detector:pulse_warm_reset|                                                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                             ; altera_edge_detector                              ; soc_system   ;
;             |hps_reset:hps_reset_inst|                                                                                                  ; 23 (0)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                          ; hps_reset                                         ; soc_system   ;
;                |altsource_probe:altsource_probe_component|                                                                              ; 23 (0)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                ; altsource_probe                                   ; work         ;
;                   |altsource_probe_body:altsource_probe_body_inst|                                                                      ; 23 (2)              ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                 ; altsource_probe_body                              ; work         ;
;                      |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                         ; 21 (8)              ; 17 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                        ; altsource_probe_impl                              ; work         ;
;                         |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                     ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                              ; sld_rom_sr                                        ; work         ;
;          |soc_system_hps_ddr3_hps:hps|                                                                                                  ; 2 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_ddr3_hps                           ; soc_system   ;
;             |soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces|                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                     ; soc_system_hps_ddr3_hps_fpga_interfaces           ; soc_system   ;
;             |soc_system_hps_ddr3_hps_hps_io:hps_io|                                                                                     ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                       ; soc_system_hps_ddr3_hps_hps_io                    ; soc_system   ;
;                |soc_system_hps_ddr3_hps_hps_io_border:border|                                                                           ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_ddr3_hps_hps_io_border             ; soc_system   ;
;                   |hps_sdram:hps_sdram_inst|                                                                                            ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                      |altera_mem_if_dll_cyclonev:dll|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                      |altera_mem_if_oct_cyclonev:oct|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                      |hps_sdram_p0:p0|                                                                                                  ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                          ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                     |ddio_out_uqe:auto_generated|                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                          ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                          ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                          ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                          ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                      |hps_sdram_pll:pll|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;          |soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|                                                                      ; 711 (0)             ; 532 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                 ; soc_system_hps_ddr3_mm_interconnect_0             ; soc_system   ;
;             |altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|                                                                  ; 228 (228)           ; 225 (225)                 ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|                                                             ; 223 (0)             ; 250 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; soc_system   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                        ; 223 (205)           ; 250 (250)                 ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                   |altera_merlin_burst_adapter_min:the_min|                                                                             ; 18 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                           ; altera_merlin_burst_adapter_min                   ; soc_system   ;
;                      |altera_merlin_burst_adapter_subtractor:da_sub|                                                                    ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                             ; altera_merlin_burst_adapter_subtractor            ; soc_system   ;
;                         |altera_merlin_burst_adapter_adder:subtract|                                                                    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                  ; altera_merlin_burst_adapter_adder                 ; soc_system   ;
;             |altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|                                                  ; 8 (8)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                                                                                                                                                        ; altera_merlin_master_agent                        ; soc_system   ;
;             |altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|                                        ; 205 (205)           ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator                                                                                                                                                                                                              ; altera_merlin_master_translator                   ; soc_system   ;
;             |altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|                                                                       ; 47 (12)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; soc_system   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 35 (35)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 305 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|                                                            ; 21 (21)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent|                                                              ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent                                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent|                                                              ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent                                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator|                                                    ; 61 (61)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator                                                                                                                                                                                                                                                             ; altera_merlin_master_translator                   ; soc_system   ;
;          |altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|                                                    ; 142 (142)           ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator                                                                                                                                                                                                                                                             ; altera_merlin_master_translator                   ; soc_system   ;
;          |altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent|                                                                 ; 40 (12)             ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 28 (28)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 32 (27)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;       |soc_system_pll_0:pll_0|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                               ; soc_system_pll_0                                  ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                       ; altera_pll                                        ; work         ;
;       |soc_system_pll_1:pll_1|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_pll_1:pll_1                                                                                                                                                                                                                                                                                                                                                               ; soc_system_pll_1                                  ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cyclone_v_edge_detection|soc_system:u0|soc_system_pll_1:pll_1|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                       ; altera_pll                                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|altsyncram_pmj1:altsyncram2|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 1918         ; 36           ; 1918         ; 36           ; 69048  ; None ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|altsyncram_qij1:altsyncram2|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 1918         ; 36           ; 1918         ; 36           ; 69048  ; None ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|altsyncram_l1b1:fifo_ram|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Simple Dual Port ; 4096         ; 26           ; 4096         ; 26           ; 106496 ; None ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|altsyncram_u8d1:fifo_ram|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 8192         ; 25           ; 8192         ; 25           ; 204800 ; None ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|altsyncram_e2d1:fifo_ram|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 4            ; 1            ; 4            ; 1            ; 4      ; None ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_g471:dpfifo|altsyncram_1ns1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 4            ; 10           ; 4            ; 10           ; 40     ; None ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|altsyncram_0ns1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 22           ; 2            ; 22           ; 44     ; None ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0|altsyncram_uqq1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 512          ; 64           ; 1024         ; 32           ; 32768  ; None ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst1|altsyncram_uqq1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 512          ; 64           ; 1024         ; 32           ; 32768  ; None ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 512          ; 64           ; 32768  ; None ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst1|altsyncram_i5u1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 512          ; 64           ; 32768  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 2           ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name                     ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                     ; IP Include File                                     ;
+--------+----------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; Altera ; Signal Tap                       ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                       ;                                                     ;
; Altera ; Signal Tap                       ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                   ;                                                     ;
; Altera ; Signal Tap                       ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit         ;                                                     ;
; Altera ; Signal Tap                       ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric       ;                                                     ;
; Altera ; Signal Tap                       ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter         ;                                                     ;
; Altera ; Shift register (RAM-based)       ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|shift_register:shift_register_u0                                                                                                                                                                                                         ; edge_detection/shift_register.v                     ;
; Altera ; ALTSQRT                          ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|edge_detection:edge_detection_u0|sqrt:sqrt_u0                                                                                                                                                                                                                             ; edge_detection/sqrt.v                               ;
; N/A    ; Qsys                             ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0                                                                                                                                                                                                                                                             ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; alt_vip_cl_vfb                   ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0                                                                                                                                                                                                                ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd                                                                                                                                                                           ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance                                                                                                           ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed                                               ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|alt_vip_common_delay:addr_byte_delay_line     ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|alt_vip_common_delay:start_seg_std_delay_line ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:control_signal_delay_line                                                            ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue                                                        ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue                                                                         ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:output_cid_delay_line                                                                ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:output_did_delay_line                                                                ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue                                                                     ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:read_ack_crosser                                                                     ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:read_syn_crosser                                                                     ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_event_packet_encode:video_packet_encoder                                                   ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input                                                                                                                              ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr                                                                                                                                                                           ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance                                                                                                        ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram                                                              ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|alt_vip_common_delay:start_seg_std_delay_line                ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_addr                                                                      ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_target_addr                                                               ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_valid_bits                                                                ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_filled_buffer_ctr                                                              ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser                                              ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:state_delay_line                                                                  ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:state_delay_line_2                                                                ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:unload_ack_crosser                                                                ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:unload_done_crosser                                                               ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:unload_req_crosser                                                                ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_event_packet_decode:video_packet_decoder                                                ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input                                                                                                                              ;                                                     ;
; Altera ; Video and Image Processing Suite ; N/A     ; N/A          ; OpenCore Plus ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl                                                                                                                                                                                    ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:dout_encoder                                                                                                                                    ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder                                                                                                                     ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder                                                                                                                                  ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input                                                                                                                                  ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder                                                                                                                               ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder                                                                                                                                 ;                                                     ;
; Altera ; Video and Image Processing Suite ; N/A     ; N/A          ; OpenCore Plus ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl                                                                                                                                                                                ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder                                                                                                         ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input                                                                                                          ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder                                                                                                        ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input                                                                                                         ;                                                     ;
; Altera ; alt_vip_video_input_bridge       ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in                                                                                                                                                                  ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back                                                                                                                          ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input                                                                             ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output                                                                           ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:din_decoder                                                                           ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front                                                                                                                        ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output                                                                         ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output                                                                          ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input                                                                         ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter                 ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out                                                                                                                                                                          ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input                                                                                                                             ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:data_input                                                                                                                            ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_message_pipeline_stage:din_pipe_stage                                                                                                                     ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output                                                                                                                          ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter                                                                  ;                                                     ;
; Altera ; Video and Image Processing Suite ; N/A     ; N/A          ; OpenCore Plus ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl                                                                                                                                                                                    ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:din_decoder                                                                                                                                     ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder                                                                                                                    ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder                                                                                                                                  ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input                                                                                                                                  ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder                                                                                                                               ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:vib_cmd_encoder                                                                                                                                 ;                                                     ;
; Altera ; 6AF7_FFFF                        ; N/A     ; N/A          ; Licensed      ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input                                                                                                                                  ;                                                     ;
; Altera ; alt_vip_itc                      ; 14.0    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0                                                                                                                                                                                                                          ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_address_span_extender     ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_address_span_extender:address_span_extender_0                                                                                                                                                                           ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_hps                       ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps                                                                                                                                                                                                    ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_hps_io                    ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io                                                                                                                                                              ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_mm_interconnect           ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                        ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_master_agent       ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                               ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_master_translator  ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator                                                                                     ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter         ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                       ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; error_adapter                    ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                        ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer      ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                              ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer        ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                  ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent        ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent                                                                                                                    ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo            ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                               ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_burst_adapter      ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter                                                                                                          ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator   ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator                                                                                                          ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_router             ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router:router                                                                                                                    ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_router             ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router_001:router_001                                                                                                            ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer      ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_cmd_demux:rsp_demux                                                                                                              ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer        ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                  ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_reset_controller          ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller                                                                                                                                                                                         ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_reset_controller          ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001                                                                                                                                                                                     ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_mm_interconnect           ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                              ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_master_agent       ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent                                                                                                                                              ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_master_translator  ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator                                                                                                                                    ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_master_agent       ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent                                                                                                                                              ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_master_translator  ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator                                                                                                                                    ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter         ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                             ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; error_adapter                    ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                              ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer      ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                             ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer      ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                         ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer        ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                 ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent        ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent                                                                                                                                                 ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo            ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                            ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator   ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_ddr3_hps_f2h_sdram0_data_translator                                                                                                                                       ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_router             ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                   ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_router             ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                                                                               ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_router             ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                           ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer      ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                             ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer        ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                 ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer        ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                             ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_pll                       ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_pll_0:pll_0                                                                                                                                                                                                                                      ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_pll                       ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|soc_system_pll_1:pll_1                                                                                                                                                                                                                                      ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_reset_controller          ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                      ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_reset_controller          ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                  ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; altera_reset_controller          ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                  ; D:/Desktop/cyclone_v_edge_detection/soc_system.qsys ;
; Altera ; PARALLEL_ADD                     ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3                                                                                                                                                          ; ip/TERASIC_CAMERA/add2.v                            ;
; Altera ; PARALLEL_ADD                     ; 18.1    ; N/A          ; N/A           ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4                                                                                                                                                          ; ip/TERASIC_CAMERA/add2.v                            ;
+--------+----------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST ;
+----------------+----------------+----------------+------------------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001                     ;
+----------------+----------------+----------------+------------------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                                  ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                                  ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                                  ;
+----------------+----------------+----------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|I2C_OV5642_Config:I2C_OV5642_Config_u0|mSetup_ST ;
+----------------+----------------+----------------+-----------------------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001                          ;
+----------------+----------------+----------------+-----------------------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                                       ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                                       ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                                       ;
+----------------+----------------+----------------+-----------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                                            ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                                            ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                                            ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset|state ;
+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM                                                                                                                       ;
+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; state.IDLE ; 0          ; 0          ; 0                                                                                                                               ;
; state.ARM  ; 1          ; 0          ; 1                                                                                                                               ;
; state.CAPT ; 1          ; 1          ; 0                                                                                                                               ;
+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset|state ;
+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM                                                                                                                       ;
+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; state.IDLE ; 0          ; 0          ; 0                                                                                                                               ;
; state.ARM  ; 1          ; 0          ; 1                                                                                                                               ;
; state.CAPT ; 1          ; 1          ; 0                                                                                                                               ;
+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int                                                                                                                                                                                                            ;
+--------------------------+----------------------+------------------------+--------------------------+-------------------+---------------------+-----------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+--------------------+
; Name                     ; state_int.INSERT_ANC ; state_int.WAIT_FOR_ANC ; state_int.WAIT_FOR_SYNCH ; state_int.SYNCHED ; state_int.FIND_MODE ; state_int.INTERLACING ; state_int.HEIGHT_0 ; state_int.HEIGHT_1 ; state_int.HEIGHT_2 ; state_int.HEIGHT_3 ; state_int.WIDTH_0 ; state_int.WIDTH_1 ; state_int.WIDTH_2 ; state_int.WIDTH_3 ; state_int.FIND_SOP ;
+--------------------------+----------------------+------------------------+--------------------------+-------------------+---------------------+-----------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+--------------------+
; state_int.FIND_SOP       ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ;
; state_int.WIDTH_3        ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 1                  ;
; state_int.WIDTH_2        ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 1                  ;
; state_int.WIDTH_1        ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 1                  ;
; state_int.WIDTH_0        ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.HEIGHT_3       ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.HEIGHT_2       ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.HEIGHT_1       ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.HEIGHT_0       ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.INTERLACING    ; 0                    ; 0                      ; 0                        ; 0                 ; 0                   ; 1                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.FIND_MODE      ; 0                    ; 0                      ; 0                        ; 0                 ; 1                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.SYNCHED        ; 0                    ; 0                      ; 0                        ; 1                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.WAIT_FOR_SYNCH ; 0                    ; 0                      ; 1                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.WAIT_FOR_ANC   ; 0                    ; 1                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
; state_int.INSERT_ANC     ; 1                    ; 0                      ; 0                        ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ;
+--------------------------+----------------------+------------------------+--------------------------+-------------------+---------------------+-----------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_load ;
+--------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                     ; state_load.LOAD_IDLE ; state_load.LOAD_RECEIVE ; state_load.LOAD_PREFETCH                                                                                                                 ;
+--------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; state_load.LOAD_IDLE     ; 0                    ; 0                       ; 0                                                                                                                                        ;
; state_load.LOAD_PREFETCH ; 1                    ; 0                       ; 1                                                                                                                                        ;
; state_load.LOAD_RECEIVE  ; 1                    ; 1                       ; 0                                                                                                                                        ;
+--------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_mm ;
+------------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                   ; state_mm.MM_IDLE ; state_mm.MM_WAIT ; state_mm.MM_ISSUE_READ                                                                                                                              ;
+------------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; state_mm.MM_IDLE       ; 0                ; 0                ; 0                                                                                                                                                   ;
; state_mm.MM_ISSUE_READ ; 1                ; 0                ; 1                                                                                                                                                   ;
; state_mm.MM_WAIT       ; 1                ; 1                ; 0                                                                                                                                                   ;
+------------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_out ;
+--------------------------------+-----------------------+---------------------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; Name                           ; state_out.OUTPUT_SEND ; state_out.OUTPUT_PREFETCH ; state_out.OUTPUT_POP_MSG_QUEUE ; state_out.OUTPUT_IDLE                                                                         ;
+--------------------------------+-----------------------+---------------------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; state_out.OUTPUT_IDLE          ; 0                     ; 0                         ; 0                              ; 0                                                                                             ;
; state_out.OUTPUT_POP_MSG_QUEUE ; 0                     ; 0                         ; 1                              ; 1                                                                                             ;
; state_out.OUTPUT_PREFETCH      ; 0                     ; 1                         ; 0                              ; 1                                                                                             ;
; state_out.OUTPUT_SEND          ; 1                     ; 0                         ; 0                              ; 1                                                                                             ;
+--------------------------------+-----------------------+---------------------------+--------------------------------+-----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_vld ;
+----------------------------+------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; state_vld.MSG_VLD_IDLE ; state_vld.MSG_VLD_UPDATE ; state_vld.MSG_VLD_PREFETCH                                                                                                         ;
+----------------------------+------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; state_vld.MSG_VLD_IDLE     ; 0                      ; 0                        ; 0                                                                                                                                  ;
; state_vld.MSG_VLD_PREFETCH ; 1                      ; 0                        ; 1                                                                                                                                  ;
; state_vld.MSG_VLD_UPDATE   ; 1                      ; 1                        ; 0                                                                                                                                  ;
+----------------------------+------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state        ;
+----------------------------+----------------------------+---------------------+-------------------+-------------------+-------------------+-------------------+----------------+---------------+-----------------------+
; Name                       ; state.ST_WAIT_FOR_RESPONSE ; state.ST_ISSUE_READ ; state.ST_DECODE_2 ; state.ST_DECODE_1 ; state.ST_DECODE_0 ; state.ST_PREFETCH ; state.ST_FLUSH ; state.ST_IDLE ; state.ST_CMANY_DECODE ;
+----------------------------+----------------------------+---------------------+-------------------+-------------------+-------------------+-------------------+----------------+---------------+-----------------------+
; state.ST_IDLE              ; 0                          ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 0             ; 0                     ;
; state.ST_FLUSH             ; 0                          ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1              ; 1             ; 0                     ;
; state.ST_PREFETCH          ; 0                          ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ; 0              ; 1             ; 0                     ;
; state.ST_DECODE_0          ; 0                          ; 0                   ; 0                 ; 0                 ; 1                 ; 0                 ; 0              ; 1             ; 0                     ;
; state.ST_DECODE_1          ; 0                          ; 0                   ; 0                 ; 1                 ; 0                 ; 0                 ; 0              ; 1             ; 0                     ;
; state.ST_DECODE_2          ; 0                          ; 0                   ; 1                 ; 0                 ; 0                 ; 0                 ; 0              ; 1             ; 0                     ;
; state.ST_ISSUE_READ        ; 0                          ; 1                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1             ; 0                     ;
; state.ST_WAIT_FOR_RESPONSE ; 1                          ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1             ; 0                     ;
; state.ST_CMANY_DECODE      ; 0                          ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0              ; 1             ; 1                     ;
+----------------------------+----------------------------+---------------------+-------------------+-------------------+-------------------+-------------------+----------------+---------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|state                                                        ;
+---------------------------+-----------------+-------------------+------------------------+-------------------------+-------------------+-----------------------+---------------------------+------------+
; Name                      ; state.TERMINATE ; state.CONCATENATE ; state.WAIT_FOR_COMMAND ; state.SEND_EMPTY_PACKET ; state.SEND_PACKET ; state.SEND_PACKET_SOP ; state.SEND_CONTROL_PACKET ; state.IDLE ;
+---------------------------+-----------------+-------------------+------------------------+-------------------------+-------------------+-----------------------+---------------------------+------------+
; state.IDLE                ; 0               ; 0                 ; 0                      ; 0                       ; 0                 ; 0                     ; 0                         ; 0          ;
; state.SEND_CONTROL_PACKET ; 0               ; 0                 ; 0                      ; 0                       ; 0                 ; 0                     ; 1                         ; 1          ;
; state.SEND_PACKET_SOP     ; 0               ; 0                 ; 0                      ; 0                       ; 0                 ; 1                     ; 0                         ; 1          ;
; state.SEND_PACKET         ; 0               ; 0                 ; 0                      ; 0                       ; 1                 ; 0                     ; 0                         ; 1          ;
; state.SEND_EMPTY_PACKET   ; 0               ; 0                 ; 0                      ; 1                       ; 0                 ; 0                     ; 0                         ; 1          ;
; state.WAIT_FOR_COMMAND    ; 0               ; 0                 ; 1                      ; 0                       ; 0                 ; 0                     ; 0                         ; 1          ;
; state.CONCATENATE         ; 0               ; 1                 ; 0                      ; 0                       ; 0                 ; 0                     ; 0                         ; 1          ;
; state.TERMINATE           ; 1               ; 0                 ; 0                      ; 0                       ; 0                 ; 0                     ; 0                         ; 1          ;
+---------------------------+-----------------+-------------------+------------------------+-------------------------+-------------------+-----------------------+---------------------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state ;
+-------------------------+-------------------+-------------------------+----------------------+---------------------+----------------------+------------------------------------------------------+
; Name                    ; state.SEND_PACKET ; state.SEND_EMPTY_PACKET ; state.TYPE_11_PACKET ; state.CONTROL_FINAL ; state.CONTROL_PACKET ; state.IDLE                                           ;
+-------------------------+-------------------+-------------------------+----------------------+---------------------+----------------------+------------------------------------------------------+
; state.IDLE              ; 0                 ; 0                       ; 0                    ; 0                   ; 0                    ; 0                                                    ;
; state.CONTROL_PACKET    ; 0                 ; 0                       ; 0                    ; 0                   ; 1                    ; 1                                                    ;
; state.CONTROL_FINAL     ; 0                 ; 0                       ; 0                    ; 1                   ; 0                    ; 1                                                    ;
; state.TYPE_11_PACKET    ; 0                 ; 0                       ; 1                    ; 0                   ; 0                    ; 1                                                    ;
; state.SEND_EMPTY_PACKET ; 0                 ; 1                       ; 0                    ; 0                   ; 0                    ; 1                                                    ;
; state.SEND_PACKET       ; 1                 ; 0                       ; 0                    ; 0                   ; 0                    ; 1                                                    ;
+-------------------------+-------------------+-------------------------+----------------------+---------------------+----------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_state ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; mem_state.STMEM_IDLE ; mem_state.STMEM_LAST_WORD ; mem_state.STMEM_OUTPUT                                                                                                                  ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; mem_state.STMEM_IDLE      ; 0                    ; 0                         ; 0                                                                                                                                       ;
; mem_state.STMEM_OUTPUT    ; 1                    ; 0                         ; 1                                                                                                                                       ;
; mem_state.STMEM_LAST_WORD ; 1                    ; 1                         ; 0                                                                                                                                       ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|unload_state ;
+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                     ; unload_state.STOUT_SEND                                                                                                                                                                        ;
+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; unload_state.STOUT_CHECK ; 0                                                                                                                                                                                              ;
; unload_state.STOUT_SEND  ; 1                                                                                                                                                                                              ;
+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|state ;
+-------------------+------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; state.IDLE ; state.DISCARD ; state.SEND_PACKET                                                                                                                               ;
+-------------------+------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; state.IDLE        ; 0          ; 0             ; 0                                                                                                                                               ;
; state.SEND_PACKET ; 1          ; 0             ; 1                                                                                                                                               ;
; state.DISCARD     ; 1          ; 1             ; 0                                                                                                                                               ;
+-------------------+------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state                                                                                  ;
+----------------------------------+----------------------------+-------------------------+-------------------------+---------------+------------------------+-----------------------+------------------------+-----------------------+----------------------------------+------------+
; Name                             ; state.SEND_PAD_LINE_PACKET ; state.SEND_EOP_RESPONSE ; state.SEND_FRAME_PACKET ; state.DISCARD ; state.SEND_LINE_PACKET ; state.NEW_LINE_PACKET ; state.SEND_USER_PACKET ; state.NEW_USER_PACKET ; state.NEW_CONTROL_CONTEXT_PACKET ; state.IDLE ;
+----------------------------------+----------------------------+-------------------------+-------------------------+---------------+------------------------+-----------------------+------------------------+-----------------------+----------------------------------+------------+
; state.IDLE                       ; 0                          ; 0                       ; 0                       ; 0             ; 0                      ; 0                     ; 0                      ; 0                     ; 0                                ; 0          ;
; state.NEW_CONTROL_CONTEXT_PACKET ; 0                          ; 0                       ; 0                       ; 0             ; 0                      ; 0                     ; 0                      ; 0                     ; 1                                ; 1          ;
; state.NEW_USER_PACKET            ; 0                          ; 0                       ; 0                       ; 0             ; 0                      ; 0                     ; 0                      ; 1                     ; 0                                ; 1          ;
; state.SEND_USER_PACKET           ; 0                          ; 0                       ; 0                       ; 0             ; 0                      ; 0                     ; 1                      ; 0                     ; 0                                ; 1          ;
; state.NEW_LINE_PACKET            ; 0                          ; 0                       ; 0                       ; 0             ; 0                      ; 1                     ; 0                      ; 0                     ; 0                                ; 1          ;
; state.SEND_LINE_PACKET           ; 0                          ; 0                       ; 0                       ; 0             ; 1                      ; 0                     ; 0                      ; 0                     ; 0                                ; 1          ;
; state.DISCARD                    ; 0                          ; 0                       ; 0                       ; 1             ; 0                      ; 0                     ; 0                      ; 0                     ; 0                                ; 1          ;
; state.SEND_FRAME_PACKET          ; 0                          ; 0                       ; 1                       ; 0             ; 0                      ; 0                     ; 0                      ; 0                     ; 0                                ; 1          ;
; state.SEND_EOP_RESPONSE          ; 0                          ; 1                       ; 0                       ; 0             ; 0                      ; 0                     ; 0                      ; 0                     ; 0                                ; 1          ;
; state.SEND_PAD_LINE_PACKET       ; 1                          ; 0                       ; 0                       ; 0             ; 0                      ; 0                     ; 0                      ; 0                     ; 0                                ; 1          ;
+----------------------------------+----------------------------+-------------------------+-------------------------+---------------+------------------------+-----------------------+------------------------+-----------------------+----------------------------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state ;
+--------------------------+-------------------+-----------------------+----------------------+----------------------+--------------------------+---------------------------------------------------------------------------------------------------+
; Name                     ; state.SEND_PACKET ; state.SEND_PACKET_SOP ; state.CONTEXT_PACKET ; state.CONTROL_PACKET ; state.SINGLE_BEAT_PACKET ; state.IDLE                                                                                        ;
+--------------------------+-------------------+-----------------------+----------------------+----------------------+--------------------------+---------------------------------------------------------------------------------------------------+
; state.IDLE               ; 0                 ; 0                     ; 0                    ; 0                    ; 0                        ; 0                                                                                                 ;
; state.SINGLE_BEAT_PACKET ; 0                 ; 0                     ; 0                    ; 0                    ; 1                        ; 1                                                                                                 ;
; state.CONTROL_PACKET     ; 0                 ; 0                     ; 0                    ; 1                    ; 0                        ; 1                                                                                                 ;
; state.CONTEXT_PACKET     ; 0                 ; 0                     ; 1                    ; 0                    ; 0                        ; 1                                                                                                 ;
; state.SEND_PACKET_SOP    ; 0                 ; 1                     ; 0                    ; 0                    ; 0                        ; 1                                                                                                 ;
; state.SEND_PACKET        ; 1                 ; 0                     ; 0                    ; 0                    ; 0                        ; 1                                                                                                 ;
+--------------------------+-------------------+-----------------------+----------------------+----------------------+--------------------------+---------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|state ;
+----------+----------+----------+--------------------------------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                                                     ;
+----------+----------+----------+--------------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0                                                            ;
; state.01 ; 1        ; 0        ; 1                                                            ;
; state.10 ; 1        ; 1        ; 0                                                            ;
+----------+----------+----------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_select                                                                                    ;
+----------------------------------------------+----------------------------------------------+---------------------------------------------+---------------------------------------------+--------------------------------------------+
; Name                                         ; sync_resp_select.SYNC_RESP_SELECT_ORPHAN_VID ; sync_resp_select.SYNC_RESP_SELECT_FRM_COMPL ; sync_resp_select.SYNC_RESP_SELECT_PKT_COMPL ; sync_resp_select.SYNC_RESP_SELECT_PASSTHRU ;
+----------------------------------------------+----------------------------------------------+---------------------------------------------+---------------------------------------------+--------------------------------------------+
; sync_resp_select.SYNC_RESP_SELECT_PASSTHRU   ; 0                                            ; 0                                           ; 0                                           ; 0                                          ;
; sync_resp_select.SYNC_RESP_SELECT_PKT_COMPL  ; 0                                            ; 0                                           ; 1                                           ; 1                                          ;
; sync_resp_select.SYNC_RESP_SELECT_FRM_COMPL  ; 0                                            ; 1                                           ; 0                                           ; 1                                          ;
; sync_resp_select.SYNC_RESP_SELECT_ORPHAN_VID ; 1                                            ; 0                                           ; 0                                           ; 1                                          ;
+----------------------------------------------+----------------------------------------------+---------------------------------------------+---------------------------------------------+--------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------+------------------------------------------------+---------------------------------------------------------+-----------------------------+----------------------------------------------------+----------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------------------------+-----------------------------+
; Name                                                    ; state_r.STATE_ISSUE_CMD_TO_WRITE_PKT_TO_MEMORY ; state_r.STATE_REQUEST_EITHER_FRAME_OR_USER_PKT_FROM_VIB ; state_r.STATE_SEND_PASSTHRU ; state_r.STATE_WAIT_FOR_SYNC_CONTROLLER_INSTRUCTION ; state_r.STATE_VIB_EOP_WAIT ; state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT5 ; state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT4 ; state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT3 ; state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT2 ; state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT1 ; state_r.STATE_REQUEST_DISCARD_FROM_VIB ; state_r.STATE_VIB_DECIDE_ON_CURRENT_VIB_RESPONSE ; state_r.STATE_SENDING_SYNC_RESP_FOR_PREVIOUS_PKT ; state_r.STATE_SEND_SYNC_RESP_FOR_PREVIOUS_PKT ; state_r.STATE_VIB_RESP_WAIT ;
+---------------------------------------------------------+------------------------------------------------+---------------------------------------------------------+-----------------------------+----------------------------------------------------+----------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------------------------+-----------------------------+
; state_r.STATE_VIB_RESP_WAIT                             ; 0                                              ; 0                                                       ; 0                           ; 0                                                  ; 0                          ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                      ; 0                                                ; 0                                                ; 0                                             ; 0                           ;
; state_r.STATE_SEND_SYNC_RESP_FOR_PREVIOUS_PKT           ; 0                                              ; 0                                                       ; 0                           ; 0                                                  ; 0                          ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                      ; 0                                                ; 0                                                ; 1                                             ; 1                           ;
; state_r.STATE_SENDING_SYNC_RESP_FOR_PREVIOUS_PKT        ; 0                                              ; 0                                                       ; 0                           ; 0                                                  ; 0                          ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                      ; 0                                                ; 1                                                ; 0                                             ; 1                           ;
; state_r.STATE_VIB_DECIDE_ON_CURRENT_VIB_RESPONSE        ; 0                                              ; 0                                                       ; 0                           ; 0                                                  ; 0                          ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                      ; 1                                                ; 0                                                ; 0                                             ; 1                           ;
; state_r.STATE_REQUEST_DISCARD_FROM_VIB                  ; 0                                              ; 0                                                       ; 0                           ; 0                                                  ; 0                          ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 1                                      ; 0                                                ; 0                                                ; 0                                             ; 1                           ;
; state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT1            ; 0                                              ; 0                                                       ; 0                           ; 0                                                  ; 0                          ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 1                                            ; 0                                      ; 0                                                ; 0                                                ; 0                                             ; 1                           ;
; state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT2            ; 0                                              ; 0                                                       ; 0                           ; 0                                                  ; 0                          ; 0                                            ; 0                                            ; 0                                            ; 1                                            ; 0                                            ; 0                                      ; 0                                                ; 0                                                ; 0                                             ; 1                           ;
; state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT3            ; 0                                              ; 0                                                       ; 0                           ; 0                                                  ; 0                          ; 0                                            ; 0                                            ; 1                                            ; 0                                            ; 0                                            ; 0                                      ; 0                                                ; 0                                                ; 0                                             ; 1                           ;
; state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT4            ; 0                                              ; 0                                                       ; 0                           ; 0                                                  ; 0                          ; 0                                            ; 1                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                      ; 0                                                ; 0                                                ; 0                                             ; 1                           ;
; state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT5            ; 0                                              ; 0                                                       ; 0                           ; 0                                                  ; 0                          ; 1                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                      ; 0                                                ; 0                                                ; 0                                             ; 1                           ;
; state_r.STATE_VIB_EOP_WAIT                              ; 0                                              ; 0                                                       ; 0                           ; 0                                                  ; 1                          ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                      ; 0                                                ; 0                                                ; 0                                             ; 1                           ;
; state_r.STATE_WAIT_FOR_SYNC_CONTROLLER_INSTRUCTION      ; 0                                              ; 0                                                       ; 0                           ; 1                                                  ; 0                          ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                      ; 0                                                ; 0                                                ; 0                                             ; 1                           ;
; state_r.STATE_SEND_PASSTHRU                             ; 0                                              ; 0                                                       ; 1                           ; 0                                                  ; 0                          ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                      ; 0                                                ; 0                                                ; 0                                             ; 1                           ;
; state_r.STATE_REQUEST_EITHER_FRAME_OR_USER_PKT_FROM_VIB ; 0                                              ; 1                                                       ; 0                           ; 0                                                  ; 0                          ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                      ; 0                                                ; 0                                                ; 0                                             ; 1                           ;
; state_r.STATE_ISSUE_CMD_TO_WRITE_PKT_TO_MEMORY          ; 1                                              ; 0                                                       ; 0                           ; 0                                                  ; 0                          ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                            ; 0                                      ; 0                                                ; 0                                                ; 0                                             ; 1                           ;
+---------------------------------------------------------+------------------------------------------------+---------------------------------------------------------+-----------------------------+----------------------------------------------------+----------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------+----------------------------------------------+-------------------------------------------------------+---------------------------+--------------------------------------------------+--------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------+
; Name                                                  ; state.STATE_ISSUE_CMD_TO_WRITE_PKT_TO_MEMORY ; state.STATE_REQUEST_EITHER_FRAME_OR_USER_PKT_FROM_VIB ; state.STATE_SEND_PASSTHRU ; state.STATE_WAIT_FOR_SYNC_CONTROLLER_INSTRUCTION ; state.STATE_VIB_EOP_WAIT ; state.STATE_DISCARDING_DATA_FROM_VIB_WAIT5 ; state.STATE_DISCARDING_DATA_FROM_VIB_WAIT4 ; state.STATE_DISCARDING_DATA_FROM_VIB_WAIT3 ; state.STATE_DISCARDING_DATA_FROM_VIB_WAIT2 ; state.STATE_DISCARDING_DATA_FROM_VIB_WAIT1 ; state.STATE_REQUEST_DISCARD_FROM_VIB ; state.STATE_VIB_DECIDE_ON_CURRENT_VIB_RESPONSE ; state.STATE_SENDING_SYNC_RESP_FOR_PREVIOUS_PKT ; state.STATE_SEND_SYNC_RESP_FOR_PREVIOUS_PKT ; state.STATE_VIB_RESP_WAIT ;
+-------------------------------------------------------+----------------------------------------------+-------------------------------------------------------+---------------------------+--------------------------------------------------+--------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------+
; state.STATE_VIB_RESP_WAIT                             ; 0                                            ; 0                                                     ; 0                         ; 0                                                ; 0                        ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                    ; 0                                              ; 0                                              ; 0                                           ; 0                         ;
; state.STATE_SEND_SYNC_RESP_FOR_PREVIOUS_PKT           ; 0                                            ; 0                                                     ; 0                         ; 0                                                ; 0                        ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                    ; 0                                              ; 0                                              ; 1                                           ; 1                         ;
; state.STATE_SENDING_SYNC_RESP_FOR_PREVIOUS_PKT        ; 0                                            ; 0                                                     ; 0                         ; 0                                                ; 0                        ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                    ; 0                                              ; 1                                              ; 0                                           ; 1                         ;
; state.STATE_VIB_DECIDE_ON_CURRENT_VIB_RESPONSE        ; 0                                            ; 0                                                     ; 0                         ; 0                                                ; 0                        ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                    ; 1                                              ; 0                                              ; 0                                           ; 1                         ;
; state.STATE_REQUEST_DISCARD_FROM_VIB                  ; 0                                            ; 0                                                     ; 0                         ; 0                                                ; 0                        ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 1                                    ; 0                                              ; 0                                              ; 0                                           ; 1                         ;
; state.STATE_DISCARDING_DATA_FROM_VIB_WAIT1            ; 0                                            ; 0                                                     ; 0                         ; 0                                                ; 0                        ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 1                                          ; 0                                    ; 0                                              ; 0                                              ; 0                                           ; 1                         ;
; state.STATE_DISCARDING_DATA_FROM_VIB_WAIT2            ; 0                                            ; 0                                                     ; 0                         ; 0                                                ; 0                        ; 0                                          ; 0                                          ; 0                                          ; 1                                          ; 0                                          ; 0                                    ; 0                                              ; 0                                              ; 0                                           ; 1                         ;
; state.STATE_DISCARDING_DATA_FROM_VIB_WAIT3            ; 0                                            ; 0                                                     ; 0                         ; 0                                                ; 0                        ; 0                                          ; 0                                          ; 1                                          ; 0                                          ; 0                                          ; 0                                    ; 0                                              ; 0                                              ; 0                                           ; 1                         ;
; state.STATE_DISCARDING_DATA_FROM_VIB_WAIT4            ; 0                                            ; 0                                                     ; 0                         ; 0                                                ; 0                        ; 0                                          ; 1                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                    ; 0                                              ; 0                                              ; 0                                           ; 1                         ;
; state.STATE_DISCARDING_DATA_FROM_VIB_WAIT5            ; 0                                            ; 0                                                     ; 0                         ; 0                                                ; 0                        ; 1                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                    ; 0                                              ; 0                                              ; 0                                           ; 1                         ;
; state.STATE_VIB_EOP_WAIT                              ; 0                                            ; 0                                                     ; 0                         ; 0                                                ; 1                        ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                    ; 0                                              ; 0                                              ; 0                                           ; 1                         ;
; state.STATE_WAIT_FOR_SYNC_CONTROLLER_INSTRUCTION      ; 0                                            ; 0                                                     ; 0                         ; 1                                                ; 0                        ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                    ; 0                                              ; 0                                              ; 0                                           ; 1                         ;
; state.STATE_SEND_PASSTHRU                             ; 0                                            ; 0                                                     ; 1                         ; 0                                                ; 0                        ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                    ; 0                                              ; 0                                              ; 0                                           ; 1                         ;
; state.STATE_REQUEST_EITHER_FRAME_OR_USER_PKT_FROM_VIB ; 0                                            ; 1                                                     ; 0                         ; 0                                                ; 0                        ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                    ; 0                                              ; 0                                              ; 0                                           ; 1                         ;
; state.STATE_ISSUE_CMD_TO_WRITE_PKT_TO_MEMORY          ; 1                                            ; 0                                                     ; 0                         ; 0                                                ; 0                        ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                          ; 0                                    ; 0                                              ; 0                                              ; 0                                           ; 1                         ;
+-------------------------------------------------------+----------------------------------------------+-------------------------------------------------------+---------------------------+--------------------------------------------------+--------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state                                                                                 ;
+-----------------------------+--------------------------+-----------------------------+----------------------------+--------------------------+---------------------------+------------------+--------------------------+
; Name                        ; state.STATE_VID_END_WAIT ; state.STATE_VOB_SEND_PACKET ; state.STATE_PT_SEND_PACKET ; state.STATE_PRE_PKT_WAIT ; state.STATE_VOB_SEND_CTRL ; state.STATE_IDLE ; state.STATE_SEND_RD_IDLE ;
+-----------------------------+--------------------------+-----------------------------+----------------------------+--------------------------+---------------------------+------------------+--------------------------+
; state.STATE_SEND_RD_IDLE    ; 0                        ; 0                           ; 0                          ; 0                        ; 0                         ; 0                ; 0                        ;
; state.STATE_IDLE            ; 0                        ; 0                           ; 0                          ; 0                        ; 0                         ; 1                ; 1                        ;
; state.STATE_VOB_SEND_CTRL   ; 0                        ; 0                           ; 0                          ; 0                        ; 1                         ; 0                ; 1                        ;
; state.STATE_PRE_PKT_WAIT    ; 0                        ; 0                           ; 0                          ; 1                        ; 0                         ; 0                ; 1                        ;
; state.STATE_PT_SEND_PACKET  ; 0                        ; 0                           ; 1                          ; 0                        ; 0                         ; 0                ; 1                        ;
; state.STATE_VOB_SEND_PACKET ; 0                        ; 1                           ; 0                          ; 0                        ; 0                         ; 0                ; 1                        ;
; state.STATE_VID_END_WAIT    ; 1                        ; 0                           ; 0                          ; 0                        ; 0                         ; 0                ; 1                        ;
+-----------------------------+--------------------------+-----------------------------+----------------------------+--------------------------+---------------------------+------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state                                                                    ;
+-----------------------------+-----------------------+-------------------------+-----------------------+-------------------------+-------------------------+-----------------------------+------------------------+
; Name                        ; rd_state.STATE_RD_END ; rd_state.STATE_RD_VIDEO ; rd_state.STATE_RD_ANC ; rd_state.STATE_RD_START ; rd_state.STATE_RD_READY ; rd_state.STATE_RD_IDLE_WAIT ; rd_state.STATE_RD_IDLE ;
+-----------------------------+-----------------------+-------------------------+-----------------------+-------------------------+-------------------------+-----------------------------+------------------------+
; rd_state.STATE_RD_IDLE      ; 0                     ; 0                       ; 0                     ; 0                       ; 0                       ; 0                           ; 0                      ;
; rd_state.STATE_RD_IDLE_WAIT ; 0                     ; 0                       ; 0                     ; 0                       ; 0                       ; 1                           ; 1                      ;
; rd_state.STATE_RD_READY     ; 0                     ; 0                       ; 0                     ; 0                       ; 1                       ; 0                           ; 1                      ;
; rd_state.STATE_RD_START     ; 0                     ; 0                       ; 0                     ; 1                       ; 0                       ; 0                           ; 1                      ;
; rd_state.STATE_RD_ANC       ; 0                     ; 0                       ; 1                     ; 0                       ; 0                       ; 0                           ; 1                      ;
; rd_state.STATE_RD_VIDEO     ; 0                     ; 1                       ; 0                     ; 0                       ; 0                       ; 0                           ; 1                      ;
; rd_state.STATE_RD_END       ; 1                     ; 0                       ; 0                     ; 0                       ; 0                       ; 0                           ; 1                      ;
+-----------------------------+-----------------------+-------------------------+-----------------------+-------------------------+-------------------------+-----------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|last_wr_state                                                     ;
+----------------------------------+--------------------------------+----------------------------------+----------------------------------+-----------------------------+--------------------------------+
; Name                             ; last_wr_state.STATE_WR_NEW_PKT ; last_wr_state.STATE_WR_END_FRAME ; last_wr_state.STATE_WR_NEW_FRAME ; last_wr_state.STATE_WR_IDLE ; last_wr_state.STATE_WR_END_PKT ;
+----------------------------------+--------------------------------+----------------------------------+----------------------------------+-----------------------------+--------------------------------+
; last_wr_state.STATE_WR_IDLE      ; 0                              ; 0                                ; 0                                ; 0                           ; 0                              ;
; last_wr_state.STATE_WR_NEW_FRAME ; 0                              ; 0                                ; 1                                ; 1                           ; 0                              ;
; last_wr_state.STATE_WR_END_FRAME ; 0                              ; 1                                ; 0                                ; 1                           ; 0                              ;
; last_wr_state.STATE_WR_NEW_PKT   ; 1                              ; 0                                ; 0                                ; 1                           ; 0                              ;
; last_wr_state.STATE_WR_END_PKT   ; 0                              ; 0                                ; 0                                ; 1                           ; 1                              ;
+----------------------------------+--------------------------------+----------------------------------+----------------------------------+-----------------------------+--------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state                            ;
+-----------------------------+---------------------------+-----------------------------+-----------------------------+------------------------+---------------------------+
; Name                        ; wr_state.STATE_WR_NEW_PKT ; wr_state.STATE_WR_END_FRAME ; wr_state.STATE_WR_NEW_FRAME ; wr_state.STATE_WR_IDLE ; wr_state.STATE_WR_END_PKT ;
+-----------------------------+---------------------------+-----------------------------+-----------------------------+------------------------+---------------------------+
; wr_state.STATE_WR_IDLE      ; 0                         ; 0                           ; 0                           ; 0                      ; 0                         ;
; wr_state.STATE_WR_NEW_FRAME ; 0                         ; 0                           ; 1                           ; 1                      ; 0                         ;
; wr_state.STATE_WR_END_FRAME ; 0                         ; 1                           ; 0                           ; 1                      ; 0                         ;
; wr_state.STATE_WR_NEW_PKT   ; 1                         ; 0                           ; 0                           ; 1                      ; 0                         ;
; wr_state.STATE_WR_END_PKT   ; 0                         ; 0                           ; 0                           ; 1                      ; 1                         ;
+-----------------------------+---------------------------+-----------------------------+-----------------------------+------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[31]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[30]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[29]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[28]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[27]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[26]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[25]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[24]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[23]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[22]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[21]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[20]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[19]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[18]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[17]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[16]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[15]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[14]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[13]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[12]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[11]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[10]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[9]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[8]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[7]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[6]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[5]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[4]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[3]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[2]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[1]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|frame_cnt[0]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_index[2]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_index[1]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_index[0]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[31]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[30]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[29]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[28]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[27]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[26]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[25]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[24]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[23]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[22]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[21]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[20]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[19]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[18]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[17]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[16]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[15]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[14]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[13]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[12]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[11]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[10]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[9]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[8]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_frame_count[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[31]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[30]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[29]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[28]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[27]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[26]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[25]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[24]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[23]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[22]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[21]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[20]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[19]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[18]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[17]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[16]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[15]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[14]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[13]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[12]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[11]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[10]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[9]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[8]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[7]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[6]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[5]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[4]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[3]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[2]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[1]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[0]                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[31]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[30]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[29]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[28]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[27]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[26]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[25]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[24]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[23]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[22]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[21]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[20]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[19]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[18]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[17]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[16]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[15]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[14]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[13]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[12]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[11]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[10]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[9]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[8]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[7]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[6]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[5]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[4]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[3]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[2]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[1]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_repeat_count[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[31]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[30]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[29]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[28]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[27]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[26]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[25]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[24]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[23]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[22]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[21]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[20]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[19]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[18]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[17]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[16]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[15]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[14]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[13]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[12]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[11]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[10]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[9]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[8]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_frame_count[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|send_data_packet_id                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|state.01                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|state.10                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|state.00                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[31]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[30]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[29]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[28]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[27]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[26]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[25]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[24]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[23]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[22]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[21]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[20]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[19]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[18]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[17]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[16]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[15]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[14]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[13]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[12]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[11]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[10]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[9]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[8]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[7]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[6]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[5]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[4]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[3]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[2]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[1]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[0]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[15]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[14]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[13]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[12]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[11]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[10]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[9]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[8]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[7]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[6]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[5]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[4]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[3]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[2]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[1]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[6]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[4]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[5]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[2]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[3]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[0]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[1]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[11]                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[12]                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[9]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[10]                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[7]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe14a[8]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[6]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[4]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[5]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[2]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[3]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[0]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[1]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[11]                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[12]                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[9]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[10]                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[7]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12|dffe13a[8]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[6]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[4]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[5]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[2]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[3]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[0]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[1]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[11]                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[12]                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[9]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[10]                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[7]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe17a[8]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[13]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[11]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[12]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[9]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[10]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe15a[8]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[6]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[4]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[5]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[2]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[3]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[0]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[1]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[11]                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[12]                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[9]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[10]                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[7]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15|dffe16a[8]                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[13]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[11]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[12]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[9]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[10]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13|dffe14a[8]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[2]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[3]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[4]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[5]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[6]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[7]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[8]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[9]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[10]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[11]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[13]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rs_dgwp_reg[12]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[9]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[10]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[11]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[13]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[12]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[9]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[10]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[11]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[13]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[12]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[8]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[9]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[10]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[11]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[13]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[12]                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[8]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[7]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[8]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[6]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[5]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[4]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[3]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[2]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|ws_dgrp_reg[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe18a[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16|dffe17a[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 373                                                                                                                                                                                                                                                                                 ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                     ;
+----------------------------------------------------------------+---------------------------------------------------------------+------------------------+
; Latch Name                                                     ; Latch Enable Signal                                           ; Free of Timing Hazards ;
+----------------------------------------------------------------+---------------------------------------------------------------+------------------------+
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[24] ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[25] ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[3]  ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[2]  ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1]  ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[0]  ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[16] ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[17] ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[18] ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[19] ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[8]  ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[9]  ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[10] ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[11] ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1] ; yes                    ;
; Number of user-specified and inferred latches = 14             ;                                                               ;                        ;
+----------------------------------------------------------------+---------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator|end_beginbursttransfer                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[205]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,1]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][205]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][205]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[2][205]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[3][205]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[4][205]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[5][205]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[6][205]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[7][205]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[8][205]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[9][205]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[10][205]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[11][205]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[12][205]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[13][205]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_address_span_extender:address_span_extender_0|window_index[0][31]                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_address_span_extender:address_span_extender_0|window_index[0][30]                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                           ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync1[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bit_size[0..2]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.prefetched_bit_size[0..2]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:output_cid_delay_line|delay_line[0][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:output_cid_delay_line|delay_line[1][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|context_id_buffered[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|av_st_dout_data[50,51,53..55]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|BAYER_DATA[0,1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|passthru_resp_args_count[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[48]                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[49..55]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|task_reg[2,3,5..7]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|pkt_len[26]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[13..15,29..31,49..55]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[48]                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[49,50]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[51]                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[52..55]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[48]                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[49]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[50]                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[51..55]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_2nd_field                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[0,1,4..9,12,13,16,17,21..23,25..31]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][30]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][29]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][28]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][27]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][26]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][25]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][24]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][23]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][22]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][20]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][19]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][18]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][17]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][16]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][15]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][14]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][13]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][12]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][11]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][10]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][9]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][8]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][7]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][6]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][5]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][4]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][30]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][29]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][28]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][27]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][26]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][25]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][9]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][8]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][7]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][6]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][5]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][4]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][1]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args_eid[1..7]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args_count[0]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_2nd_field                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[12]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[12]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[12]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[11]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[11]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[11]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[10]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[10]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[10]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[9]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[9]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[9]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[8]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[8]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[8]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[7]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[7]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[7]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[6]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[6]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[6]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[5]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[5]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[5]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[4]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[4]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[4]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[3]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[3]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[3]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[2]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[2]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[2]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[1]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[1]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[1]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[0]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[0]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[0]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[30,31,51..55]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|task_reg[0]                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|task_reg[1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|task_reg[2]                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|task_reg[3..7]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[4..9,25..31,49..55]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][179]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:output_cid_delay_line|delay_line[2][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|task_reg[0]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|task_reg[1,2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|task_reg[3]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|task_reg[4..7]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][29]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][30]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][13]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][14]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][15]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][29]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][30]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[1..7]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|task_reg[0]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|task_reg[1..7]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|passthru_resp_args_eid[2,3,5..7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][4]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][5]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][6]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][7]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][8]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][9]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][25]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][26]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][27]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][28]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][29]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][30]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][31]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[1..7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][30]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][31]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[0][30]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[0][31]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[3..7]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_args_eid[3,5..7]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[51,53..55]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|task_reg[3,5..7]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][179]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[14][205]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|cmd_arguments_buffer[0][0]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_destination[0]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][0]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][0]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[0]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][31]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][30]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][29]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][28]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][27]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][26]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][25]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][24]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][23]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][22]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][21]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][20]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][19]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][18]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][17]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][16]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][15]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][14]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][13]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][12]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][11]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][10]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][9]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][8]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][7]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][6]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][5]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][4]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|enable_reg[2]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[0]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[0]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][0]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[23]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[20..22]                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[18,19]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[17]                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[16]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; I2C_OV5642_Config:I2C_OV5642_Config_u0|mI2C_DATA[31]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; I2C_OV5642_Config:I2C_OV5642_Config_u0|mI2C_DATA[27..30]                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; I2C_OV5642_Config:I2C_OV5642_Config_u0|mI2C_DATA[24..26]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_id[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|task_id_buffered[1,2,4..31]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][29]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][30]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][13]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][14]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][15]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][29]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][30]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|data_packed_reg[24..31]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_cmd_max_packet_num[0][0]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|context_id_unload_buffered[0]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[4..9,25..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[4..9,25..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[26..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][26]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][27]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][28]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][29]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][30]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][31]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:ws_bwp|dffe12a[13]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:ws_brp|dffe12a[13]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:rs_bwp|dffe12a[13]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:rs_brp|dffe12a[13]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bits_to_read[0,1]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                   ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]      ;
; edge_detection:edge_detection_u0|edge_data_out[0..22]                                                                                                                                                                                                                             ; Merged with edge_detection:edge_detection_u0|edge_data_out[23]                                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][193]                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][194]                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[177]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[178]         ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[3]               ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]  ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[2]               ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]  ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]               ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]  ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]               ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]  ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][20]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][23]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][12]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][14]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][15]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][13]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][6]                                                                                                 ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][7]                                                                                                 ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][21]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][4]                                                                                                 ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][5]                                                                                                 ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[2][22]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:vib_cmd_encoder|av_st_dout_endofpacket                                                                                                                  ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:vib_cmd_encoder|av_st_dout_startofpacket                                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[50]                                                                                             ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[49]                                                                                     ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[2]                                                                                                                              ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[1]                                                                                                                      ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                  ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]  ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                  ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]  ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                  ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]  ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                  ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]  ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                  ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]  ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                  ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]  ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30] ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                 ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31] ;
; I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd|ST[6,7]                                                                                                                                                                                ; Merged with I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                          ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|ST[6,7]                                                                                                                                                                                              ; Merged with I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][194]                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][193]                                                                                                                                ;
; I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd|BYTE[3..7]                                                                                                                                                                             ; Merged with I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                                                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|BYTE[3..7]                                                                                                                                                                                           ; Merged with I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                                                                      ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][13]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][14]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][15]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][20]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][21]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][22]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][23]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][4]                                                                                                 ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][5]                                                                                                 ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][6]                                                                                                 ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][7]                                                                                                 ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][12]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][13]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][14]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][15]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][20]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][21]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][22]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][23]                                                                                                ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][4]                                                                                                 ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][5]                                                                                                 ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][6]                                                                                                 ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[1][7]                                                                                                 ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                        ;
; I2C_OV5642_Config:I2C_OV5642_Config_u0|mI2C_DATA[23]                                                                                                                                                                                                                              ; Merged with I2C_OV5642_Config:I2C_OV5642_Config_u0|mI2C_DATA[14]                                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|MAIN_STATE_BLK.required_bits_to_read[2]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_args_count[0]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|gen_command_encoder.gen_arg_cycles_two.second_arg                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_endofpacket                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|burstcount_register_lint[0..2]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|burstcount_register_lint[3]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator|burstcount_register_lint[0..2]                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator|burstcount_register_lint[3]                                                                                                        ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[0..2]                                                              ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[3]                                                         ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_endofpacket                                                                                                                   ; Merged with soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_startofpacket                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][184]                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][185]                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][183]                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][185]                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][182]                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][185]                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][194]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|burstcount_register_lint[3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator|burstcount_register_lint[3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[3]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|is_context                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|av_st_din_dout_control_reg[0][12]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|pkt_addr[30,31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][30]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][31]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][193]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][28]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][28]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][30]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][31]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[30,31]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][30]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][31]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|cmd_arguments_buffer[2][31]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|cmd_arguments_buffer[2][30]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][185]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][185]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][184]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][183]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][182]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                           ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator|burst_stalled                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context[0]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[12]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1..3,12] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][220]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[14][220]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][220]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[13][220]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[12][220]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[11][220]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[10][220]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[9][220]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[8][220]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[7][220]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[6][220]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[5][220]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[4][220]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[3][220]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[2][220]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][220]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][220]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator|address_register[30,31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[30,31]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5]       ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5]      ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6]       ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]      ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]       ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]      ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9]       ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9]      ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[10]      ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[10]     ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[5,6]               ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[4]         ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[9,10,12..15]       ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[8]         ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset|state.IDLE                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset|state.IDLE                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_VIB_RESP_WAIT                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_SEND_SYNC_RESP_FOR_PREVIOUS_PKT                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_SENDING_SYNC_RESP_FOR_PREVIOUS_PKT                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_VIB_DECIDE_ON_CURRENT_VIB_RESPONSE                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_REQUEST_DISCARD_FROM_VIB                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT1                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT2                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT3                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT4                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_DISCARDING_DATA_FROM_VIB_WAIT5                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_VIB_EOP_WAIT                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_WAIT_FOR_SYNC_CONTROLLER_INSTRUCTION                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_SEND_PASSTHRU                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_REQUEST_EITHER_FRAME_OR_USER_PKT_FROM_VIB                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r.STATE_ISSUE_CMD_TO_WRITE_PKT_TO_MEMORY                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|last_wr_state.STATE_WR_NEW_FRAME                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|last_wr_state.STATE_WR_END_FRAME                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|last_wr_state.STATE_WR_NEW_PKT                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|last_wr_state.STATE_WR_END_PKT                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                           ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST~9                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mSetup_ST~10                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; I2C_OV5642_Config:I2C_OV5642_Config_u0|mSetup_ST~9                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                           ;
; I2C_OV5642_Config:I2C_OV5642_Config_u0|mSetup_ST~10                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int~4                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int~5                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int~6                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int~7                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_out~4                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state_out~5                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state~4                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state~5                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state~6                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|state~4                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|state~5                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|state~6                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state~10                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state~11                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state~12                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state~4                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state~5                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state~6                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state~7                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state~10                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state~11                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state~12                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_select~4                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_select~5                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r~4                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r~5                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r~6                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r~7                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r~8                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state_r~9                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state~4                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state~5                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state~6                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state~7                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state~8                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|state~9                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state~4                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state~5                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state~6                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state~7                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state~8                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state~9                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|state~10                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state~4                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state~5                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state~6                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state~7                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state~8                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state~9                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_state~10                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|last_wr_state~4                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|last_wr_state~5                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|last_wr_state~7                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|last_wr_state~8                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state~4                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state~5                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state~7                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_state~8                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|state.ST_CMANY_DECODE                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_1                                                                                                                                                                ; Merged with soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_2                                                                                                                                                                ; Merged with soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_3                                                                                                                                                                ; Merged with soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INTERLACING                                                                                                                                                             ; Merged with soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                        ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_0                                                                                                                                                                 ; Merged with soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                        ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.DISCARD                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_LINE_PACKET                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_PAD_LINE_PACKET                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state.CONTEXT_PACKET                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_EOP_RESPONSE                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state.TYPE_11_PACKET                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|av_st_dout_data[49]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|height_str[0..15]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_valid_bits[0][0]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_valid_bits[0][2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_valid_bits[0][1]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|state.WAIT_FOR_COMMAND                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|task_reg[1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_valid_bits|delay_line[0][0]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_valid_bits|delay_line[0][2]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_valid_bits|delay_line[0][1]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|passthru_resp_args_eid[1]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|last_line                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|state.CONCATENATE                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|state.TERMINATE                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|eop_flag                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[0..15]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|first_beat                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[11]                ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[8]         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|address_register[30,31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_mm_output[30,31]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][31]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][30]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_target_addr|delay_line[0][31]                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_target_addr|delay_line[0][30]                                                     ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][31]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][30]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_target_addr_next[30,31]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[30,31]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30,31]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[5]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0..2]           ; Merged with soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]      ;
; Total Number of Removed Registers = 832                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                     ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[48]                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|task_reg[0],                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][0],                                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[0],                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][31],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][30],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][29],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][28],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][27],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][26],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][25],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][24],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][23],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][22],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][21],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][20],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][19],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][18],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][17],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][16],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][15],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][14],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][13],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][12],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][11],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][10],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][9],                                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][8],                                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][7],                                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][6],                                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][5],                                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][4],                                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|enable_reg[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[0],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_cmd_max_packet_num[0][0]                                                                              ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|rd_2nd_field                                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[12],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[12],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[12],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[11],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[11],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[11],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[10],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[10],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[10],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[9],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[9],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[9],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[8],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[8],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[8],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[2].height_f1[7],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[1].height_f1[7],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|frame_buffer_info[0].height_f1[7]                                                                                                                                                  ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[205] ; Stuck at GND                   ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][205],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[2][205],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[3][205],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[4][205],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[5][205],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[6][205],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[7][205],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[8][205],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[9][205],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[10][205],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[11][205],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[12][205],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[13][205],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[14][205]                                                                                                      ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[14][220]                                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[13][220],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[12][220],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[11][220],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[10][220],                                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[9][220],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[8][220],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[7][220],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[6][220],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[5][220],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[4][220],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[3][220],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[2][220],                                                                                                      ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][220]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|burstcount_register_lint[3]                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][185],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][185],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][184],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][183],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][182],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][220],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][220],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                      ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[31]                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][31],                                                                                                                ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[0][31],                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|pkt_addr[31],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][31],                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][31],                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[31],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][31],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|cmd_arguments_buffer[2][31],                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_target_addr_next[31]                                                                             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[30]                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][30],                                                                                                                ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[0][30],                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|pkt_addr[30],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[2][30],                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.arguments_shift[1][30],                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[30],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[2][30],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|cmd_arguments_buffer[2][30],                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_target_addr_next[30]                                                                             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|context_id_buffered[0]                                                                         ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_valid_bits[0][0],                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_valid_bits[0][2],                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_valid_bits[0][1],                                                                                     ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_valid_bits|delay_line[0][0],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_valid_bits|delay_line[0][2],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_valid_bits|delay_line[0][1],                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][31],                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][30]                                                                                    ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][29]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[29],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][29],                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[29],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][29]                                                                                                             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_LINE_PACKET                                                                                         ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|height_str[15],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|height_str[14],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|height_str[13],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|height_str[12],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|height_str[11],                                                                                                            ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|height_str[10]                                                                                                             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][28]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[28],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][28],                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[28],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][28]                                                                                                             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][26]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[26],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][26],                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[26],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][26]                                                                                                             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][31]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[31],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][31],                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[31],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][31]                                                                                                             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][30]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[30],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][30],                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[30],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][30]                                                                                                             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][27]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[27],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][27],                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[27],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][27]                                                                                                             ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|av_st_dout_data[53]                                              ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|task_reg[5],                                                                                                                         ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|passthru_resp_args_eid[5],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_args_eid[5],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[53],                                                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|task_reg[5]                                                                                                 ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|av_st_dout_data[54]                                              ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|task_reg[6],                                                                                                                         ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|passthru_resp_args_eid[6],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_args_eid[6],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[54],                                                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|task_reg[6]                                                                                                 ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|av_st_dout_data[55]                                              ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|task_reg[7],                                                                                                                         ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|passthru_resp_args_eid[7],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_args_eid[7],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[55],                                                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|task_reg[7]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|address_register[31]                                                                                                       ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|address_register[30],                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_mm_output[31],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_mm_output[30],                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[31],                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|target_addr_unload_buffered[30]                                                                            ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|av_st_dout_data[51]                                              ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|task_reg[3],                                                                                                                         ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|passthru_resp_args_eid[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_args_eid[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[51],                                                                                                              ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:WRITE_SIDE_INTERFACES.wr_resp_input|task_reg[3]                                                                                                 ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][25]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[25],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][25],                                                                                                                ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[25]                                                                                                                                                                     ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][9]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[9],                                                                                        ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][9],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[9],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[9]                                                                                                                                                                      ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][8]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[8],                                                                                        ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][8],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[8],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[8]                                                                                                                                                                      ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][7]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[7],                                                                                        ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][7],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[7],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[7]                                                                                                                                                                      ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][6]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[6],                                                                                        ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][6],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[6],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[6]                                                                                                                                                                      ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][5]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[5],                                                                                        ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][5],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[5],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[5]                                                                                                                                                                      ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[0][4]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[4],                                                                                        ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][4],                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|video_write_addr[4],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|anc_write_addr[4]                                                                                                                                                                      ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[31]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][31],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][31],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][31],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][31]                                                                                                                                                          ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[30]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][30],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][30],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][30],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][30]                                                                                                                                                          ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[29]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][29],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][29],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][29],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][29]                                                                                                                                                          ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_EOP_RESPONSE                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|av_st_dout_data[49],                                                         ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|task_reg[1],                                                                                                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|passthru_resp_args_eid[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|last_line                                                                                                                  ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]   ; Stuck at GND                   ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[12], ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],        ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]         ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args_eid[1]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[49],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[1],                                                                                                                         ;
;                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|arguments_reg[1][0]                                                                                                                  ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[50]                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|task_reg[2],                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|task_id_buffered[2]                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args_eid[2]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[50],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[2]                                                                                                                          ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[52]                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|task_reg[4],                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|task_id_buffered[4]                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args_eid[7]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[55],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[7]                                                                                                                          ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args_eid[6]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[54],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[6]                                                                                                                          ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args_eid[5]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[53],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[5]                                                                                                                          ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args_eid[4]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[52],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[4]                                                                                                                          ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args_eid[3]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:WRITE_SIDE_INTERFACES.wr_cmd_encoder|av_st_dout_data[51],                                                                                       ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[3]                                                                                                                          ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[55]                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|task_reg[7],                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|task_id_buffered[7]                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:output_cid_delay_line|delay_line[0][0]                                       ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:output_cid_delay_line|delay_line[1][0],                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:output_cid_delay_line|delay_line[2][0]                                                   ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[15]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][15],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][15]                                                                                                                                                          ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[14]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][14],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][14]                                                                                                                                                          ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[13]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][13],                                                                                                           ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[0][13]                                                                                                                                                          ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_id[0]                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][31],                                                                                      ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][30]                                                                                       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|av_st_dout_data[50]                                              ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input|task_reg[2],                                                                                                                         ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|passthru_resp_args_eid[2]                                                                                                                                                              ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|is_context                                                                                                       ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|cmd_args_str[1][28],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[1][28]                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator|burst_stalled                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[31],                                                                                           ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_target_addr[30]                                                                                            ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[54]                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|task_reg[6],                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|task_id_buffered[6]                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[53]                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|task_reg[5],                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|task_id_buffered[5]                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[49]                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|task_reg[1],                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|task_id_buffered[1]                                                                                           ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|state.WAIT_FOR_COMMAND                                                                                                                                           ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|state.CONCATENATE,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|state.TERMINATE                                                                                                                                                              ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[9]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][9]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[8]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][8]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[7]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][7]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[6]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][6]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[5]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][5]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[4]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][4]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[1]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][1]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[0]                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][0]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[0]                                                                                                                                                  ; Stuck at GND                   ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync1[0]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[49]                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|task_reg[1]                                                                                                                      ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[50]                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|task_reg[2]                                                                                                                      ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[52]                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|task_reg[4]                                                                                                                      ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[25]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][25]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[53]                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|task_reg[5]                                                                                                                      ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[54]                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|task_reg[6]                                                                                                                      ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[55]                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|task_reg[7]                                                                                                                      ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[49]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[1]                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[50]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[2]                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[51]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[3]                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[52]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[4]                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[53]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[5]                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[54]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[6]                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[55]                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input|task_reg[7]                                                                                                                     ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[48]                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|task_reg[0]                                                                                                                      ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[51]                                                                                                      ; Stuck at VCC                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|task_reg[3]                                                                                                                      ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[48]                                                                                                   ; Stuck at VCC                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|task_reg[0]                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[50]                                                                                                   ; Stuck at VCC                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|task_reg[2]                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[51]                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|task_reg[3]                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[52]                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|task_reg[4]                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[53]                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|task_reg[5]                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[54]                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|task_reg[6]                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[51]                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[3]                                                                                                                          ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[52]                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[4]                                                                                                                          ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[53]                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[5]                                                                                                                          ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[54]                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[6]                                                                                                                          ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[55]                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:sync_cmd_input|task_reg[7]                                                                                                                          ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][179]                                                                                                                        ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][179]                                                                                                                                    ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|cmd_arguments_buffer[0][0]                                                                        ; Lost Fanouts                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_common_event_packet_decode:cmd_input|arguments_reg[0][0]                                                                                                              ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[55]                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|task_reg[7]                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder|av_st_dout_data[49]                                                                                                   ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_decode:READ_SIDE_INTERFACES.rd_resp_input|task_reg[1]                                                                                                  ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[1][194]                                                                                                                        ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][193]                                                                                                                                    ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[31]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][31]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[30]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][30]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                  ; Stuck at GND                   ; I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                               ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                                ; Stuck at GND                   ; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[29]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][29]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[28]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][28]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.DISCARD                                                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|first_beat                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[27]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][27]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|state.SEND_PAD_LINE_PACKET                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|eop_flag                                                                                                                   ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_packet_addr[26]                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_cmd_args[1][26]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[51]                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input|task_reg[3]                                                                                                                      ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg    ; Stuck at GND                   ; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[12]         ;
;                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4791  ;
; Number of registers using Synchronous Clear  ; 503   ;
; Number of registers using Synchronous Load   ; 305   ;
; Number of registers using Asynchronous Clear ; 3108  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3215  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1022    ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                   ; 7       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                   ; 7       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                                                                                                                                                               ; 101     ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                        ; 6       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent|hold_waitrequest                                                                                                                                                                                   ; 4       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent|hold_waitrequest                                                                                                                                                                                   ; 5       ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                            ; 532     ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|hold_waitrequest                                                                                                                                    ; 9       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|a_graycounter_qv6:rdptr_g1p|counter5a0                                                                                                                                                                  ; 11      ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                                                                                                                                                                ; 1       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                        ; 3       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                        ; 3       ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                         ; 1       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 38      ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_startof_burst                                                                                                                                            ; 15      ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 362     ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                             ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|a_graycounter_mdc:wrptr_g1p|counter8a0                                                                                                                                                                  ; 7       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|a_graycounter_qv6:rdptr_g1p|parity6                                                                                                                                                                     ; 7       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_graycounter_rv6:rdptr_g1p|counter5a0                                                                                                                                                       ; 9       ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                         ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                             ; 1       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|a_graycounter_mdc:wrptr_g1p|parity9                                                                                                                                                                     ; 4       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_graycounter_ndc:wrptr_g1p|counter8a0                                                                                                                                                       ; 7       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_graycounter_rv6:rdptr_g1p|parity6                                                                                                                                                          ; 5       ;
; soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_graycounter_ndc:wrptr_g1p|parity9                                                                                                                                                          ; 5       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|gen_command_encoder.gen_arg_cycles_two.gen_arg_cycles_grt_two.count[0]                                                                                                                 ; 4       ;
; edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|dffe4                                                                                                                                                                                    ; 36      ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_9u6:rdptr_g1p|counter1a0                          ; 6       ;
; soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_5cc:wrptr_g1p|counter3a0                          ; 5       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|dffe4                                                                                                             ; 36      ;
; edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_u7h:cntr3|counter_reg_bit10                                                                                                                                                         ; 1       ;
; edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_u7h:cntr3|counter_reg_bit9                                                                                                                                                          ; 1       ;
; edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_u7h:cntr3|counter_reg_bit8                                                                                                                                                          ; 1       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_u7h:cntr3|counter_reg_bit10                                                                                  ; 1       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_u7h:cntr3|counter_reg_bit9                                                                                   ; 1       ;
; edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_u7h:cntr3|counter_reg_bit6                                                                                                                                                          ; 1       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_u7h:cntr3|counter_reg_bit8                                                                                   ; 1       ;
; edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_u7h:cntr3|counter_reg_bit5                                                                                                                                                          ; 1       ;
; edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_u7h:cntr3|counter_reg_bit4                                                                                                                                                          ; 1       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_u7h:cntr3|counter_reg_bit6                                                                                   ; 1       ;
; edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_u7h:cntr3|counter_reg_bit3                                                                                                                                                          ; 1       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_u7h:cntr3|counter_reg_bit5                                                                                   ; 1       ;
; edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_u7h:cntr3|counter_reg_bit2                                                                                                                                                          ; 1       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_u7h:cntr3|counter_reg_bit4                                                                                   ; 1       ;
; edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_u7h:cntr3|counter_reg_bit1                                                                                                                                                          ; 1       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_u7h:cntr3|counter_reg_bit3                                                                                   ; 1       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_u7h:cntr3|counter_reg_bit2                                                                                   ; 1       ;
; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_u7h:cntr3|counter_reg_bit1                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 59                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_reading_ptr[0][4]                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_valid_ptr[0][2]                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|mem_burst_size_ctr[4]                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|av_st_dout_data[20]                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cyclone_v_edge_detection|I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[4]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |cyclone_v_edge_detection|I2C_OV5642_Config:I2C_OV5642_Config_u0|LUT_INDEX[20]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[1]                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|pixel_cnt[26]                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_index[0]                                                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[18]                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder|av_st_dout_data[9]                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|pkt_type[3]                                                                                                                                                                                                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|pkt_addr[21]                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|start_video_info_wr[1]                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_last_burst_size[5]                                                                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|context_addr_buffered[10]                                                                                                                          ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|pkt_len_count[0]                                                                                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|line_counter[10]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_current_buffer[0]                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|end_pkt_info_wr[0][0]                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|valid_bytes_in_the_last_word_unload_buffered[0]                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|x_cnt[5]                                                                                                                                                                                                      ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][6]                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_target_addr[0][26]                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|unpack_reg[13]                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst|y_cnt[7]                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_G[6]                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[0]                                                                                                                                                          ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:vob_cmd_encoder|av_st_dout_data[22]                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|start_pkt_info_wr[0][0]                                                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[12]                                                                                                    ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|address_register[12]                                                                                                            ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator|burstcount_register_lint[6]                                                                                                                                                    ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator|address_register[27]                                                                                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                                                                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_last_burst_size[0]                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|unpack_reg[4]                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|unpack_reg[16]                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|av_st_dout_data[7]                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|sync_resp_args[0][0]                                                                                                                                                                                                           ;
; 4:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|output_beats_ctr[10]                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[25]                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|control_packet_beat[3]                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][31]                                                                                                                               ;
; 5:1                ; 26 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|ctxt_target_addr[0][6]                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[21]                                                                                                                                 ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|context_addr_nxt[4]                                                                                                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|RGB_R[6]                                                                                                                                                                                                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|current_ctxt_required_burst_num[0]                                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|wr_drop_count[25]                                                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_valid_bits[0][1]                                                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|ctxt_addr[0][8]                                                                                                                                    ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr[7]                                                                                                                                  ;
; 7:1                ; 12 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[22]                                                                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[9]                                                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter|av_st_dout_data_1[1]                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|control_packet_beat[3]                                                                                              ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]      ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |cyclone_v_edge_detection|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|CNT[4]                                                                                                                                                                                                                                   ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |cyclone_v_edge_detection|I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd|CNT[6]                                                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output|av_st_dout_data[3]                                                                                                   ;
; 66:1               ; 5 bits    ; 220 LEs       ; 125 LEs              ; 95 LEs                 ; Yes        ; |cyclone_v_edge_detection|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|ST[4]                                                                                                                                                                                                                                    ;
; 67:1               ; 5 bits    ; 220 LEs       ; 130 LEs              ; 90 LEs                 ; Yes        ; |cyclone_v_edge_detection|I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd|ST[0]                                                                                                                                                                                                                      ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |cyclone_v_edge_detection|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|BYTE[1]                                                                                                                                                                                                                                  ;
; 67:1               ; 8 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |cyclone_v_edge_detection|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd|A[6]                                                                                                                                                                                                                                     ;
; 14:1               ; 4 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[19]                                                                                                                                 ;
; 14:1               ; 10 bits   ; 90 LEs        ; 40 LEs               ; 50 LEs                 ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[9]                                                                                                                                  ;
; 14:1               ; 4 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|alt_vip_common_event_packet_encode:READ_SIDE_INTERFACES.rd_cmd_encoder|av_st_dout_data[17]                                                                                                                                 ;
; 68:1               ; 3 bits    ; 135 LEs       ; 9 LEs                ; 126 LEs                ; Yes        ; |cyclone_v_edge_detection|I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd|BYTE[0]                                                                                                                                                                                                                    ;
; 68:1               ; 8 bits    ; 360 LEs       ; 16 LEs               ; 344 LEs                ; Yes        ; |cyclone_v_edge_detection|I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd|A[8]                                                                                                                                                                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[190]                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|height[3]                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_burst_ctr                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|vid_dout_packet_type[3]                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|st_valid                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|state                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|next_end_frame_info_wr_f1[1]                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|Mux67                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|ShiftLeft0                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|ShiftLeft0                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|ShiftLeft0                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[30]                                                  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|next_state                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|next_state                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|ShiftRight0                                                                                              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|st_data[22]                                                                                                                                                                                                                                                             ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|st_data[16]                                                                                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|ShiftRight0                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|ShiftRight0                                                                                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|load_context_addr                                                                                                                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector1                    ;
; 17:1               ; 4 bits    ; 44 LEs        ; 16 LEs               ; 28 LEs                 ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|next_wr_state                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|Selector1                                                                                                                                                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Selector32                                                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Selector34                                                                                                                                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|state                                                                                                                                                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|Selector45                                                                                                                                                                                                                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|Selector40                                                                                                                                                                                                                     ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl|Selector56                                                                                                                                                                                                                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|Selector41                                                                                                                                                                                                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state                                                                                                               ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|Selector26                                                                                                                                                                                                                     ;
; 13:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|Selector1                                                                                                                                                                                                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|Selector0                                                                                                                                                                                                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|Selector6                                                                                                                                                                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|state                                                                                                               ;
; 13:1               ; 6 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; No         ; |cyclone_v_edge_detection|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|Selector8                                                                                                                                                          ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |cyclone_v_edge_detection|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0 ;
+------------------------------+-------+------+------------------------+
; Assignment                   ; Value ; From ; To                     ;
+------------------------------+-------+------+------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; state.00               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; state.00               ;
; PRESERVE_REGISTER            ; on    ; -    ; state.01               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; state.01               ;
; PRESERVE_REGISTER            ; on    ; -    ; state.10               ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; state.10               ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[31]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[31]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[30]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[30]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[29]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[29]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[28]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[28]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[27]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[27]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[26]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[26]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[25]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[25]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[24]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[24]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[23]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[23]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[22]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[22]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[21]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[21]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[20]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[20]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[19]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[19]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[18]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[18]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[17]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[17]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[16]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[16]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[15]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[15]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[14]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[14]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[13]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[13]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[12]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[12]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[11]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[11]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[10]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[10]          ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[9]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[9]           ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[8]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[8]           ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[7]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[6]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[5]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[4]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[3]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[2]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[1]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; frame_cnt[0]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; frame_cnt[0]           ;
; PRESERVE_REGISTER            ; on    ; -    ; control_index[2]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; control_index[2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; control_index[1]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; control_index[1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; control_index[0]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; control_index[0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; send_data_packet_id    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; send_data_packet_id    ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[31]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[31]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[30]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[30]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[29]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[29]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[28]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[28]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[27]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[27]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[26]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[26]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[25]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[25]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[24]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[24]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[23]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[23]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[22]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[22]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[21]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[21]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[20]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[20]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[19]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[19]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[18]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[18]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[17]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[17]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[16]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[16]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[15]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[15]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[14]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[14]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[13]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[13]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[12]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[12]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[11]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[11]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[10]          ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[10]          ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[9]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[9]           ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[8]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[8]           ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[7]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[7]           ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[6]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[6]           ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[5]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[5]           ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[4]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[4]           ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[3]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[3]           ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[2]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[2]           ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[1]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[1]           ;
; PRESERVE_REGISTER            ; on    ; -    ; pixel_cnt[0]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; pixel_cnt[0]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; frame_start            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; frame_start            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; in_wait_frame_start    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; in_wait_frame_start    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; in_send_control        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; in_send_control        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; in_send_data           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; in_send_data           ;
+------------------------------+-------+------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|altsyncram_qij1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_u7h:cntr3 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit6                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit8                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit9                                                                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit10                                                                                                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                     ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                  ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                  ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                  ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                             ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                            ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                            ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|a_graycounter_qv6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|a_graycounter_mdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|altsyncram_l1b1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0 ;
+---------------------------+-------+------+------------------------------+
; Assignment                ; Value ; From ; To                           ;
+---------------------------+-------+------+------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[15]           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[15]           ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[15]           ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[14]           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[14]           ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[14]           ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[13]           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[13]           ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[13]           ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[12]           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[12]           ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[12]           ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[11]           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[11]           ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[11]           ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[10]           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[10]           ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[10]           ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[9]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[9]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[9]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[8]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[8]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[8]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[7]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[7]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[7]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[6]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[6]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[6]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[5]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[5]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[5]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[4]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[4]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[4]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[3]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[3]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[3]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[2]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[2]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[2]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[1]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[1]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[1]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[0]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; frames_in_sync[0]            ;
; PRESERVE_REGISTER         ; on    ; -    ; frames_in_sync[0]            ;
+---------------------------+-------+------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync ;
+-----------------------------+------------------------+------+----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync ;
+-----------------------------+------------------------+------+----------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync ;
+-----------------------------+------------------------+------+-------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                               ;
+-----------------------------+------------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[1]                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync0[0]                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[1]                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; data_out_sync1[0]                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                        ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                       ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_graycounter_rv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_graycounter_ndc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|altsyncram_u8d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                                                   ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                                                    ;
; IP_TOOL_VERSION                       ; 18.1                  ; -    ; -                                                                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                                                    ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                                                      ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                                                       ;
; IP_TOOL_VERSION                       ; 18.1                             ; -    ; -                                                                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                                                       ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                  ; From ; To                                                                                                                                                                                                               ;
+---------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF                    ; -    ; -                                                                                                                                                                                                                ;
; POWER_UP_LEVEL                  ; LOW                    ; -    ; -                                                                                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; -                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[0]                                                                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[1]                                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[0]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[1]                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[0]                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[1]                                                                                                                                                                                             ;
+---------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|altsyncram_pmj1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|cntr_u7h:cntr3 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit6                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit8                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit9                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit10                                                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |cyclone_v_edge_detection ;
+----------------+------------------+------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                 ;
+----------------+------------------+------------------------------------------------------+
; VIDEO_HEIGHT   ; 0000010000111000 ; Unsigned Binary                                      ;
; VIDEO_WIDTH    ; 0000011110000000 ; Unsigned Binary                                      ;
+----------------+------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; VIDEO_W        ; 1920  ; Signed Integer                                                    ;
; VIDEO_H        ; 1080  ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; VIDEO_W        ; 1920  ; Signed Integer                                                                               ;
; VIDEO_H        ; 1080  ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; VIDEO_W        ; 1920  ; Signed Integer                                                                                                        ;
; VIDEO_H        ; 1080  ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VIDEO_W        ; 1920  ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                     ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                  ;
; NUMBER_OF_TAPS ; 3               ; Signed Integer                                                                                                                                                                           ;
; TAP_DISTANCE   ; 1920            ; Signed Integer                                                                                                                                                                           ;
; WIDTH          ; 12              ; Signed Integer                                                                                                                                                                           ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                                                                                  ;
; CBXI_PARAMETER ; shift_taps_te61 ; Untyped                                                                                                                                                                                  ;
+----------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                                                                                                             ;
; size                   ; 4           ; Signed Integer                                                                                                                                             ;
; WIDTHR                 ; 14          ; Signed Integer                                                                                                                                             ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                                                             ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                                                                                                    ;
; PIPELINE               ; 0           ; Signed Integer                                                                                                                                             ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; par_add_tne ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                                                                                                             ;
; size                   ; 4           ; Signed Integer                                                                                                                                             ;
; WIDTHR                 ; 14          ; Signed Integer                                                                                                                                             ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                                                             ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                                                                                                    ;
; PIPELINE               ; 0           ; Signed Integer                                                                                                                                             ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; par_add_tne ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                                                                                                             ;
; size                   ; 2           ; Signed Integer                                                                                                                                             ;
; WIDTHR                 ; 13          ; Signed Integer                                                                                                                                             ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                                                             ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                                                                                                    ;
; PIPELINE               ; 0           ; Signed Integer                                                                                                                                             ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; par_add_qne ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width                  ; 12          ; Signed Integer                                                                                                                                             ;
; size                   ; 2           ; Signed Integer                                                                                                                                             ;
; WIDTHR                 ; 13          ; Signed Integer                                                                                                                                             ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                                                             ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                                                                                                    ;
; PIPELINE               ; 0           ; Signed Integer                                                                                                                                             ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER         ; par_add_qne ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                    ;
; LPM_WIDTH               ; 26          ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                    ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                           ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; dcfifo_h9q1 ; Untyped                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0 ;
+------------------------------+-------+------------------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                             ;
+------------------------------+-------+------------------------------------------------------------------+
; BITS_PER_SYMBOL              ; 8     ; Signed Integer                                                   ;
; NUMBER_OF_COLOR_PLANES       ; 3     ; Signed Integer                                                   ;
; COLOR_PLANES_ARE_IN_PARALLEL ; 1     ; Signed Integer                                                   ;
; PIXELS_IN_PARALLEL           ; 1     ; Signed Integer                                                   ;
; READY_LATENCY                ; 1     ; Signed Integer                                                   ;
; MAX_WIDTH                    ; 1920  ; Signed Integer                                                   ;
; MAX_HEIGHT                   ; 1080  ; Signed Integer                                                   ;
; CLOCKS_ARE_SEPARATE          ; 1     ; Signed Integer                                                   ;
; MEM_PORT_WIDTH               ; 128   ; Signed Integer                                                   ;
; MEM_BASE_ADDR                ; 0     ; Signed Integer                                                   ;
; BURST_ALIGNMENT              ; 1     ; Signed Integer                                                   ;
; WRITE_FIFO_DEPTH             ; 512   ; Signed Integer                                                   ;
; WRITE_BURST_TARGET           ; 64    ; Signed Integer                                                   ;
; READ_FIFO_DEPTH              ; 512   ; Signed Integer                                                   ;
; READ_BURST_TARGET            ; 64    ; Signed Integer                                                   ;
; WRITER_RUNTIME_CONTROL       ; 0     ; Signed Integer                                                   ;
; READER_RUNTIME_CONTROL       ; 0     ; Signed Integer                                                   ;
; IS_FRAME_WRITER              ; 0     ; Signed Integer                                                   ;
; IS_FRAME_READER              ; 0     ; Signed Integer                                                   ;
; DROP_FRAMES                  ; 1     ; Signed Integer                                                   ;
; REPEAT_FRAMES                ; 1     ; Signed Integer                                                   ;
; DROP_REPEAT_USER             ; 0     ; Signed Integer                                                   ;
; INTERLACED_SUPPORT           ; 0     ; Signed Integer                                                   ;
; CONTROLLED_DROP_REPEAT       ; 0     ; Signed Integer                                                   ;
; DROP_INVALID_FIELDS          ; 0     ; Signed Integer                                                   ;
; MULTI_FRAME_DELAY            ; 1     ; Signed Integer                                                   ;
; IS_SYNC_MASTER               ; 0     ; Signed Integer                                                   ;
; IS_SYNC_SLAVE                ; 0     ; Signed Integer                                                   ;
; LINE_BASED_BUFFERING         ; 0     ; Signed Integer                                                   ;
; PRIORITIZE_FMAX              ; 0     ; Signed Integer                                                   ;
; USER_PACKETS_MAX_STORAGE     ; 1     ; Signed Integer                                                   ;
; MAX_SYMBOLS_PER_PACKET       ; 10    ; Signed Integer                                                   ;
; NUM_BUFFERS                  ; 3     ; Signed Integer                                                   ;
+------------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0 ;
+-------------------------------+-------+-------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                  ;
+-------------------------------+-------+-------------------------------------------------------+
; BPS                           ; 8     ; Signed Integer                                        ;
; NUMBER_OF_COLOUR_PLANES       ; 3     ; Signed Integer                                        ;
; COLOUR_PLANES_ARE_IN_PARALLEL ; 1     ; Signed Integer                                        ;
; FIFO_DEPTH                    ; 7680  ; Signed Integer                                        ;
; USE_EMBEDDED_SYNCS            ; 0     ; Signed Integer                                        ;
; CLOCKS_ARE_SAME               ; 0     ; Signed Integer                                        ;
; USE_CONTROL                   ; 0     ; Signed Integer                                        ;
; Y_C_SWAP                      ; 1     ; Signed Integer                                        ;
; NO_OF_MODES                   ; 1     ; Signed Integer                                        ;
; ACCEPT_COLOURS_IN_SEQ         ; 0     ; Signed Integer                                        ;
; THRESHOLD                     ; 1919  ; Signed Integer                                        ;
; STD_WIDTH                     ; 1     ; Signed Integer                                        ;
; GENERATE_SYNC                 ; 0     ; Signed Integer                                        ;
; INTERLACED                    ; 0     ; Signed Integer                                        ;
; AP_LINE                       ; 0     ; Signed Integer                                        ;
; H_ACTIVE_PIXELS               ; 1920  ; Signed Integer                                        ;
; H_SYNC_LENGTH                 ; 44    ; Signed Integer                                        ;
; H_FRONT_PORCH                 ; 88    ; Signed Integer                                        ;
; H_BACK_PORCH                  ; 148   ; Signed Integer                                        ;
; H_OFFSET                      ; 0     ; Signed Integer                                        ;
; H_BLANK                       ; 0     ; Signed Integer                                        ;
; V_ACTIVE_LINES                ; 1080  ; Signed Integer                                        ;
; V_SYNC_LENGTH                 ; 5     ; Signed Integer                                        ;
; V_FRONT_PORCH                 ; 4     ; Signed Integer                                        ;
; V_BACK_PORCH                  ; 36    ; Signed Integer                                        ;
; V_OFFSET                      ; 0     ; Signed Integer                                        ;
; V_BLANK                       ; 0     ; Signed Integer                                        ;
; F_RISING_EDGE                 ; 0     ; Signed Integer                                        ;
; F_FALLING_EDGE                ; 0     ; Signed Integer                                        ;
; FIELD0_V_RISING_EDGE          ; 0     ; Signed Integer                                        ;
; FIELD0_V_SYNC_LENGTH          ; 0     ; Signed Integer                                        ;
; FIELD0_V_FRONT_PORCH          ; 0     ; Signed Integer                                        ;
; FIELD0_V_BACK_PORCH           ; 0     ; Signed Integer                                        ;
; FIELD0_V_BLANK                ; 0     ; Signed Integer                                        ;
; ANC_LINE                      ; 0     ; Signed Integer                                        ;
; FIELD0_ANC_LINE               ; 0     ; Signed Integer                                        ;
; S_IDLE                        ; 000   ; Unsigned Binary                                       ;
; S_TRS_WORD2                   ; 001   ; Unsigned Binary                                       ;
; S_TRS_WORD3                   ; 010   ; Unsigned Binary                                       ;
; S_TRS_XYZ                     ; 011   ; Unsigned Binary                                       ;
; S_TRS_LN0                     ; 100   ; Unsigned Binary                                       ;
; S_TRS_LN1                     ; 101   ; Unsigned Binary                                       ;
; S_TRS_CR0                     ; 110   ; Unsigned Binary                                       ;
; S_TRS_CR1                     ; 111   ; Unsigned Binary                                       ;
+-------------------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                   ;
; WIDTH           ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                               ;
; WIDTH           ; 1     ; Signed Integer                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                                                                       ;
; WIDTH           ; 1     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                               ;
; WIDTH           ; 1     ; Signed Integer                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_control:control ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; USE_CONTROL      ; 0     ; Signed Integer                                                                                          ;
; NO_OF_MODES_INT  ; 1     ; Signed Integer                                                                                          ;
; USED_WORDS_WIDTH ; 13    ; Signed Integer                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                                                                    ;
; WIDTH           ; 1     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------+
; USE_CONTROL                   ; 0     ; Signed Integer                                                                                   ;
; NO_OF_MODES_INT               ; 1     ; Signed Integer                                                                                   ;
; LOG2_NO_OF_MODES              ; 1     ; Signed Integer                                                                                   ;
; COLOUR_PLANES_ARE_IN_PARALLEL ; 1     ; Signed Integer                                                                                   ;
; TRS                           ; 4     ; Signed Integer                                                                                   ;
; INTERLACED                    ; 0     ; Signed Integer                                                                                   ;
; H_ACTIVE_PIXELS               ; 1920  ; Signed Integer                                                                                   ;
; F0_LINE_COUNT                 ; 1080  ; Signed Integer                                                                                   ;
; F1_LINE_COUNT                 ; 0     ; Signed Integer                                                                                   ;
; H_FRONT_PORCH                 ; 88    ; Signed Integer                                                                                   ;
; H_SYNC_LENGTH                 ; 44    ; Signed Integer                                                                                   ;
; H_BLANK_INT                   ; 280   ; Signed Integer                                                                                   ;
; V_FRONT_PORCH                 ; 4     ; Signed Integer                                                                                   ;
; V_SYNC_LENGTH                 ; 5     ; Signed Integer                                                                                   ;
; V_BLANK_INT                   ; 45    ; Signed Integer                                                                                   ;
; FIELD0_V_FRONT_PORCH          ; 0     ; Signed Integer                                                                                   ;
; FIELD0_V_SYNC_LENGTH          ; 0     ; Signed Integer                                                                                   ;
; FIELD0_V_BLANK_INT            ; 0     ; Signed Integer                                                                                   ;
; AP_LINE                       ; 0     ; Signed Integer                                                                                   ;
; FIELD0_V_RISING_EDGE          ; 0     ; Signed Integer                                                                                   ;
; F_RISING_EDGE                 ; 0     ; Signed Integer                                                                                   ;
; F_FALLING_EDGE                ; 0     ; Signed Integer                                                                                   ;
; CONVERT_SEQ_TO_PAR            ; 0     ; Unsigned Binary                                                                                  ;
; TRS_SEQUENCE                  ; 1     ; Signed Integer                                                                                   ;
; TRS_PARALLEL                  ; 4     ; Signed Integer                                                                                   ;
; STD_WIDTH                     ; 1     ; Signed Integer                                                                                   ;
; ANC_LINE                      ; 0     ; Signed Integer                                                                                   ;
; FIELD0_ANC_LINE               ; 0     ; Signed Integer                                                                                   ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                                                                          ;
; WIDTH           ; 1     ; Signed Integer                                                                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
; WORD_LENGTH       ; 12    ; Signed Integer                                                                                                 ;
; MAX_COUNT         ; 1280  ; Signed Integer                                                                                                 ;
; RESET_VALUE       ; 0     ; Signed Integer                                                                                                 ;
; TICKS_WORD_LENGTH ; 1     ; Signed Integer                                                                                                 ;
; TICKS_PER_COUNT   ; 1     ; Signed Integer                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
; WORD_LENGTH       ; 12    ; Signed Integer                                                                                                 ;
; MAX_COUNT         ; 1280  ; Signed Integer                                                                                                 ;
; RESET_VALUE       ; 0     ; Signed Integer                                                                                                 ;
; TICKS_WORD_LENGTH ; 1     ; Signed Integer                                                                                                 ;
; TICKS_PER_COUNT   ; 1     ; Signed Integer                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                            ;
; WIDTH           ; 1     ; Signed Integer                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                            ;
; WIDTH           ; 1     ; Signed Integer                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                                    ;
; WIDTH           ; 2     ; Signed Integer                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH      ; 25    ; Signed Integer                                                                                           ;
; FIFO_DEPTH      ; 7684  ; Signed Integer                                                                                           ;
; CLOCKS_ARE_SAME ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTHU     ; 13    ; Signed Integer                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; LPM_WIDTH               ; 25          ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 7684        ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 13          ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                      ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                               ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                      ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_dqq1 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine ;
+-------------------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value ; Type                                                                                           ;
+-------------------------------------+-------+------------------------------------------------------------------------------------------------+
; USE_EMBEDDED_SYNCS                  ; 0     ; Signed Integer                                                                                 ;
; NUMBER_OF_COLOUR_PLANES_IN_PARALLEL ; 3     ; Signed Integer                                                                                 ;
; IDLE                                ; 0000  ; Unsigned Binary                                                                                ;
; FIND_SOP                            ; 0001  ; Unsigned Binary                                                                                ;
; WIDTH_3                             ; 0010  ; Unsigned Binary                                                                                ;
; WIDTH_2                             ; 0011  ; Unsigned Binary                                                                                ;
; WIDTH_1                             ; 0100  ; Unsigned Binary                                                                                ;
; WIDTH_0                             ; 0101  ; Unsigned Binary                                                                                ;
; HEIGHT_3                            ; 0110  ; Unsigned Binary                                                                                ;
; HEIGHT_2                            ; 0111  ; Unsigned Binary                                                                                ;
; HEIGHT_1                            ; 1000  ; Unsigned Binary                                                                                ;
; HEIGHT_0                            ; 1001  ; Unsigned Binary                                                                                ;
; INTERLACING                         ; 1010  ; Unsigned Binary                                                                                ;
; FIND_MODE                           ; 1011  ; Unsigned Binary                                                                                ;
; SYNCHED                             ; 1100  ; Unsigned Binary                                                                                ;
; WAIT_FOR_SYNCH                      ; 1101  ; Unsigned Binary                                                                                ;
; WAIT_FOR_ANC                        ; 1110  ; Unsigned Binary                                                                                ;
; INSERT_ANC                          ; 1111  ; Unsigned Binary                                                                                ;
+-------------------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_address_span_extender:address_span_extender_0 ;
+----------------------+------------------------------------------------------------------+----------------------------------------------------+
; Parameter Name       ; Value                                                            ; Type                                               ;
+----------------------+------------------------------------------------------------------+----------------------------------------------------+
; DATA_WIDTH           ; 128                                                              ; Signed Integer                                     ;
; BYTEENABLE_WIDTH     ; 16                                                               ; Signed Integer                                     ;
; MASTER_ADDRESS_WIDTH ; 32                                                               ; Signed Integer                                     ;
; SLAVE_ADDRESS_WIDTH  ; 26                                                               ; Signed Integer                                     ;
; SLAVE_ADDRESS_SHIFT  ; 4                                                                ; Signed Integer                                     ;
; BURSTCOUNT_WIDTH     ; 9                                                                ; Signed Integer                                     ;
; CNTL_ADDRESS_WIDTH   ; 1                                                                ; Signed Integer                                     ;
; SUB_WINDOW_COUNT     ; 1                                                                ; Signed Integer                                     ;
; MASTER_ADDRESS_DEF   ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                    ;
+----------------------+------------------------------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                                                             ;
; S2F_Width      ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                                                     ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                                                   ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                                                   ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                                                   ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                                                                   ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                                                   ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                                                   ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                                                                   ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                                                   ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                                                  ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                                                ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                                                ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                                                        ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                                                        ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                                                        ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                                                        ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                                                        ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                                                                        ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                                                                        ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                                                                        ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                                                        ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                                                        ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                                                ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                                                                ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                                                ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                                                                ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                                                                ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                                                ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                                                ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                                                ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                                                ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                                                            ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                                                  ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                                                                  ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                                                                  ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                                                                  ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                                                          ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                                                          ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                                                          ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                                                          ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                                                          ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                                                  ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                                                          ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                                                          ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                                                        ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                                                     ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                                                          ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                                                          ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                          ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                                                          ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                                                  ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                                                                  ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                                                  ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                                                  ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                                                  ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                                                  ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                                                  ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                                                                  ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                                                  ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                                                  ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                                                  ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                                                  ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                                                  ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                                                  ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                                                  ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TFAW                        ; TFAW_15                                                          ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                                                  ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                                                  ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                                                  ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                                                  ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                                                          ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_IF_TRFC                        ; 120                                                              ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                                                ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                                                    ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                                                          ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                                                  ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                                                          ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                                                          ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                                                                 ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                                                                               ;
; lpm_hint                ; UNUSED          ; String                                                                                                                                               ;
; sld_auto_instance_index ; YES             ; String                                                                                                                                               ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                                                                       ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                                                                       ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                                                                       ;
; instance_id             ; RST             ; String                                                                                                                                               ;
; probe_width             ; 0               ; Signed Integer                                                                                                                                       ;
; source_width            ; 2               ; Signed Integer                                                                                                                                       ;
; source_initial_value    ;  0              ; String                                                                                                                                               ;
; enable_metastability    ; YES             ; String                                                                                                                                               ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PULSE_EXT             ; 6     ; Signed Integer                                                                                                                      ;
; EDGE_TYPE             ; 1     ; Signed Integer                                                                                                                      ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                                                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PULSE_EXT             ; 2     ; Signed Integer                                                                                                                      ;
; EDGE_TYPE             ; 1     ; Signed Integer                                                                                                                      ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                                                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                               ;
; AV_DATA_W                   ; 128   ; Signed Integer                                                                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 9     ; Signed Integer                                                                                                                                                                               ;
; AV_BYTEENABLE_W             ; 16    ; Signed Integer                                                                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 13    ; Signed Integer                                                                                                                                                                               ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 16    ; Signed Integer                                                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 28    ; Signed Integer                                                                                                                                                       ;
; AV_DATA_W                      ; 128   ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 8     ; Signed Integer                                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 16    ; Signed Integer                                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 16    ; Signed Integer                                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 16    ; Signed Integer                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_WORD                  ; 4     ; Signed Integer                                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 12    ; Signed Integer                                                                                                                                                       ;
; UAV_DATA_W                     ; 128   ; Signed Integer                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 204   ; Signed Integer                                                                                                                                                                       ;
; PKT_QOS_L                 ; 204   ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 202   ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 202   ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 201   ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 201   ; Signed Integer                                                                                                                                                                       ;
; PKT_CACHE_H               ; 214   ; Signed Integer                                                                                                                                                                       ;
; PKT_CACHE_L               ; 211   ; Signed Integer                                                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 207   ; Signed Integer                                                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 207   ; Signed Integer                                                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 203   ; Signed Integer                                                                                                                                                                       ;
; PKT_PROTECTION_H          ; 210   ; Signed Integer                                                                                                                                                                       ;
; PKT_PROTECTION_L          ; 208   ; Signed Integer                                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 195   ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 194   ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 198   ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 196   ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 200   ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 199   ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 181   ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 180   ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 177   ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 178   ; Signed Integer                                                                                                                                                                       ;
; PKT_TRANS_READ            ; 179   ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 205   ; Signed Integer                                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 205   ; Signed Integer                                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 206   ; Signed Integer                                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 206   ; Signed Integer                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 215   ; Signed Integer                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 216   ; Signed Integer                                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 217   ; Signed Integer                                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 219   ; Signed Integer                                                                                                                                                                       ;
; ST_DATA_W                 ; 220   ; Signed Integer                                                                                                                                                                       ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 13    ; Signed Integer                                                                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 13    ; Signed Integer                                                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                       ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                                                                                       ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                                                                                       ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                                       ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 203   ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 180   ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 177   ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 178   ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_READ            ; 179   ; Signed Integer                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 205   ; Signed Integer                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 205   ; Signed Integer                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 206   ; Signed Integer                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 206   ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 195   ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 194   ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 210   ; Signed Integer                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 208   ; Signed Integer                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 216   ; Signed Integer                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 215   ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 198   ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 196   ; Signed Integer                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 217   ; Signed Integer                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 219   ; Signed Integer                                                                                                                                                  ;
; ST_DATA_W                 ; 220   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                  ;
; AVS_DATA_W                ; 128   ; Signed Integer                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 12    ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS               ; 16    ; Signed Integer                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                  ;
; AVS_BE_W                  ; 16    ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                  ;
; FIFO_DATA_W               ; 221   ; Signed Integer                                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 13    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 16    ; Signed Integer                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 221   ; Signed Integer                                                                                                                                                             ;
; FIFO_DEPTH          ; 15    ; Signed Integer                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                             ;
; DATA_WIDTH          ; 221   ; Signed Integer                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router:router|soc_system_hps_ddr3_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router_001:router_001|soc_system_hps_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 203   ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 194   ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 195   ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 178   ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_READ            ; 179   ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 200   ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 199   ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 198   ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 196   ; Signed Integer                                                                                                                                                            ;
; ST_DATA_W                 ; 220   ; Signed Integer                                                                                                                                                            ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 193   ; Signed Integer                                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 203   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 194   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 195   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 178   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 179   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 200   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 199   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 198   ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 196   ; Signed Integer                                                                                                                                                                                                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; ST_DATA_W                 ; 220   ; Signed Integer                                                                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 193   ; Signed Integer                                                                                                                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; OUT_DATA_W        ; 36    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 130   ; Signed Integer                                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                         ;
; inDataWidth     ; 130   ; Signed Integer                                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                         ;
; outDataWidth    ; 130   ; Signed Integer                                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                          ;
+---------------------------+----------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                        ;
+---------------------------+----------+---------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                              ;
+---------------------------+----------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                      ;
+--------------------------------------+------------------------+-------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                    ;
; fractional_vco_multiplier            ; false                  ; String                                    ;
; pll_type                             ; General                ; String                                    ;
; pll_subtype                          ; General                ; String                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                            ;
; operation_mode                       ; direct                 ; String                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                            ;
; data_rate                            ; 0                      ; Signed Integer                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                            ;
; output_clock_frequency0              ; 160.000000 MHz         ; String                                    ;
; phase_shift0                         ; 0 ps                   ; String                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                    ;
; phase_shift1                         ; 0 ps                   ; String                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                    ;
; phase_shift2                         ; 0 ps                   ; String                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                    ;
; phase_shift3                         ; 0 ps                   ; String                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                    ;
; phase_shift4                         ; 0 ps                   ; String                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                    ;
; phase_shift5                         ; 0 ps                   ; String                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                    ;
; phase_shift6                         ; 0 ps                   ; String                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                    ;
; phase_shift7                         ; 0 ps                   ; String                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                    ;
; phase_shift8                         ; 0 ps                   ; String                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                    ;
; phase_shift9                         ; 0 ps                   ; String                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                    ;
; phase_shift10                        ; 0 ps                   ; String                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                    ;
; phase_shift11                        ; 0 ps                   ; String                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                    ;
; phase_shift12                        ; 0 ps                   ; String                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                    ;
; phase_shift13                        ; 0 ps                   ; String                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                    ;
; phase_shift14                        ; 0 ps                   ; String                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                    ;
; phase_shift15                        ; 0 ps                   ; String                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                    ;
; phase_shift16                        ; 0 ps                   ; String                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                    ;
; phase_shift17                        ; 0 ps                   ; String                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                            ;
; clock_name_0                         ;                        ; String                                    ;
; clock_name_1                         ;                        ; String                                    ;
; clock_name_2                         ;                        ; String                                    ;
; clock_name_3                         ;                        ; String                                    ;
; clock_name_4                         ;                        ; String                                    ;
; clock_name_5                         ;                        ; String                                    ;
; clock_name_6                         ;                        ; String                                    ;
; clock_name_7                         ;                        ; String                                    ;
; clock_name_8                         ;                        ; String                                    ;
; clock_name_global_0                  ; false                  ; String                                    ;
; clock_name_global_1                  ; false                  ; String                                    ;
; clock_name_global_2                  ; false                  ; String                                    ;
; clock_name_global_3                  ; false                  ; String                                    ;
; clock_name_global_4                  ; false                  ; String                                    ;
; clock_name_global_5                  ; false                  ; String                                    ;
; clock_name_global_6                  ; false                  ; String                                    ;
; clock_name_global_7                  ; false                  ; String                                    ;
; clock_name_global_8                  ; false                  ; String                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_bypass_en                      ; false                  ; String                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_bypass_en                      ; false                  ; String                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                            ;
; pll_slf_rst                          ; false                  ; String                                    ;
; pll_bw_sel                           ; low                    ; String                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
+--------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_pll_1:pll_1|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                      ;
+--------------------------------------+------------------------+-------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                    ;
; fractional_vco_multiplier            ; true                   ; String                                    ;
; pll_type                             ; General                ; String                                    ;
; pll_subtype                          ; General                ; String                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                            ;
; operation_mode                       ; direct                 ; String                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                            ;
; data_rate                            ; 0                      ; Signed Integer                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                            ;
; output_clock_frequency0              ; 148.499994 MHz         ; String                                    ;
; phase_shift0                         ; 0 ps                   ; String                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency1              ; 23.951611 MHz          ; String                                    ;
; phase_shift1                         ; 0 ps                   ; String                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                    ;
; phase_shift2                         ; 0 ps                   ; String                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                    ;
; phase_shift3                         ; 0 ps                   ; String                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                    ;
; phase_shift4                         ; 0 ps                   ; String                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                    ;
; phase_shift5                         ; 0 ps                   ; String                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                    ;
; phase_shift6                         ; 0 ps                   ; String                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                    ;
; phase_shift7                         ; 0 ps                   ; String                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                    ;
; phase_shift8                         ; 0 ps                   ; String                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                    ;
; phase_shift9                         ; 0 ps                   ; String                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                    ;
; phase_shift10                        ; 0 ps                   ; String                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                    ;
; phase_shift11                        ; 0 ps                   ; String                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                    ;
; phase_shift12                        ; 0 ps                   ; String                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                    ;
; phase_shift13                        ; 0 ps                   ; String                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                    ;
; phase_shift14                        ; 0 ps                   ; String                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                    ;
; phase_shift15                        ; 0 ps                   ; String                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                    ;
; phase_shift16                        ; 0 ps                   ; String                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                    ;
; phase_shift17                        ; 0 ps                   ; String                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                            ;
; clock_name_0                         ;                        ; String                                    ;
; clock_name_1                         ;                        ; String                                    ;
; clock_name_2                         ;                        ; String                                    ;
; clock_name_3                         ;                        ; String                                    ;
; clock_name_4                         ;                        ; String                                    ;
; clock_name_5                         ;                        ; String                                    ;
; clock_name_6                         ;                        ; String                                    ;
; clock_name_7                         ;                        ; String                                    ;
; clock_name_8                         ;                        ; String                                    ;
; clock_name_global_0                  ; false                  ; String                                    ;
; clock_name_global_1                  ; false                  ; String                                    ;
; clock_name_global_2                  ; false                  ; String                                    ;
; clock_name_global_3                  ; false                  ; String                                    ;
; clock_name_global_4                  ; false                  ; String                                    ;
; clock_name_global_5                  ; false                  ; String                                    ;
; clock_name_global_6                  ; false                  ; String                                    ;
; clock_name_global_7                  ; false                  ; String                                    ;
; clock_name_global_8                  ; false                  ; String                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_bypass_en                      ; false                  ; String                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_bypass_en                      ; false                  ; String                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                            ;
; pll_slf_rst                          ; false                  ; String                                    ;
; pll_bw_sel                           ; low                    ; String                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
+--------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 128   ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 7     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 16    ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 11    ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 16    ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 128   ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 7     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 16    ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 11    ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 16    ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_ddr3_hps_f2h_sdram0_data_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 26    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 128   ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 9     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 16    ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 16    ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 16    ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 13    ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 128   ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 204   ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 204   ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 202   ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 202   ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 201   ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 201   ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 214   ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 211   ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 207   ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 207   ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 203   ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 210   ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 208   ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 195   ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 194   ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 198   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 196   ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 200   ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 199   ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 181   ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 180   ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 177   ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 178   ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 179   ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 205   ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 205   ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 206   ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 206   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 215   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 216   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 217   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 219   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 220   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 11    ; Signed Integer                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 13    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 204   ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 204   ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 202   ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 202   ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 201   ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 201   ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 214   ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 211   ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 207   ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 207   ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 203   ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 210   ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 208   ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 195   ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 194   ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 198   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 196   ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 200   ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 199   ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 181   ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 180   ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 177   ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 178   ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 179   ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 205   ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 205   ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 206   ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 206   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 215   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 216   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 217   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 219   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 220   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 11    ; Signed Integer                                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 13    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 203   ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 180   ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 177   ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 178   ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 179   ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 205   ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 205   ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 206   ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 206   ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 195   ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 195   ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 194   ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 210   ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 208   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 216   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 215   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 198   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 196   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 217   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 219   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 220   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 128   ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 13    ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 16    ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 16    ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 221   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 13    ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 16    ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 221   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 221   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 130   ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 130   ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 130   ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_OV5642_Config:I2C_OV5642_Config_u0 ;
+----------------+----------+---------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                    ;
+----------------+----------+---------------------------------------------------------+
; NUM_BYTE       ; 3        ; Signed Integer                                          ;
; SLAVE_ADDR     ; 01111000 ; Unsigned Binary                                         ;
+----------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; NUM_BYTE       ; 3     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; BYTE_NUM       ; 3     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_HDMI_Config:u_I2C_HDMI_Config ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                     ;
; I2C_Freq       ; 20000    ; Signed Integer                                     ;
; LUT_SIZE       ; 31       ; Signed Integer                                     ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                              ;
; Q_PORT_WIDTH   ; 12    ; Signed Integer                                                                              ;
; R_PORT_WIDTH   ; 13    ; Signed Integer                                                                              ;
; PIPELINE       ; 0     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                              ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                           ;
; NUMBER_OF_TAPS ; 3               ; Signed Integer                                                                                                    ;
; TAP_DISTANCE   ; 1920            ; Signed Integer                                                                                                    ;
; WIDTH          ; 12              ; Signed Integer                                                                                                    ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                           ;
; CBXI_PARAMETER ; shift_taps_pl61 ; Untyped                                                                                                           ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                              ;
; Entity Instance            ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 3                                                                                                                                                                              ;
;     -- TAP_DISTANCE        ; 1920                                                                                                                                                                           ;
;     -- WIDTH               ; 12                                                                                                                                                                             ;
; Entity Instance            ; edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component                                                                        ;
;     -- NUMBER_OF_TAPS      ; 3                                                                                                                                                                              ;
;     -- TAP_DISTANCE        ; 1920                                                                                                                                                                           ;
;     -- WIDTH               ; 12                                                                                                                                                                             ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                       ;
; Entity Instance            ; soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component            ;
;     -- FIFO Type           ; Dual Clock                                                                                              ;
;     -- LPM_WIDTH           ; 26                                                                                                      ;
;     -- LPM_NUMWORDS        ; 4096                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                      ;
; Entity Instance            ; soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                              ;
;     -- LPM_WIDTH           ; 25                                                                                                      ;
;     -- LPM_NUMWORDS        ; 7684                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "edge_detection:edge_detection_u0|shift_register:shift_register_u0" ;
+----------+--------+----------+----------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                        ;
+----------+--------+----------+----------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                         ;
+----------+--------+----------+----------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "edge_detection:edge_detection_u0|sqrt:sqrt_u0" ;
+-----------+--------+----------+-------------------------------------------+
; Port      ; Type   ; Severity ; Details                                   ;
+-----------+--------+----------+-------------------------------------------+
; remainder ; Output ; Info     ; Explicitly unconnected                    ;
+-----------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd"                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_HDMI_Config:u_I2C_HDMI_Config"                                                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd"              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ST   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; BYTE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0"                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_OV5642_Config:I2C_OV5642_Config_u0" ;
+-------+--------+----------+----------------------------------------+
; Port  ; Type   ; Severity ; Details                                ;
+-------+--------+----------+----------------------------------------+
; READY ; Output ; Info     ; Explicitly unconnected                 ;
+-------+--------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_ddr3_hps_f2h_sdram0_data_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_pll_1:pll_1|altera_pll:altera_pll_i"                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_pll_1:pll_1" ;
+--------+--------+----------+-------------------------------------+
; Port   ; Type   ; Severity ; Details                             ;
+--------+--------+----------+-------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected              ;
+--------+--------+----------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_pll_0:pll_0" ;
+--------+--------+----------+-------------------------------------+
; Port   ; Type   ; Severity ; Details                             ;
+--------+--------+----------+-------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected              ;
+--------+--------+----------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                      ;
+----------------+--------+----------+------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                        ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                  ;
+----------------+--------+----------+--------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                             ;
+----------------+--------+----------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[13]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                        ;
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                        ;
; diff     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                     ;
; b[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                     ;
; diff[12..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                     ;
; b[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                     ;
; diff[12..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                     ;
; b[13..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                     ;
; diff[12..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                     ;
; b[13..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                     ;
; diff[12..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                     ;
; b[13]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                     ;
; diff[12..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[12..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; d[3..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                           ;
; d[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                           ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                      ;
; out_data[35..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router_001:router_001|soc_system_hps_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router:router|soc_system_hps_ddr3_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst"                                   ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; probe ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                      ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                                                               ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                    ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_address_span_extender:address_span_extender_0" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                           ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------+
; avs_cntl_address    ; Input  ; Info     ; Stuck at GND                                                                      ;
; avs_cntl_read       ; Input  ; Info     ; Stuck at GND                                                                      ;
; avs_cntl_readdata   ; Output ; Info     ; Explicitly unconnected                                                            ;
; avs_cntl_write      ; Input  ; Info     ; Stuck at GND                                                                      ;
; avs_cntl_writedata  ; Input  ; Info     ; Stuck at GND                                                                      ;
; avs_cntl_byteenable ; Input  ; Info     ; Stuck at GND                                                                      ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo"                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                  ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+
; data_out[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter"                                                                                             ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count    ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_value  ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable_ticks ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; enable_count ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; start_count  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; cp_ticks     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter"                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count          ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; reset_value        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_value[11..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; cp_ticks           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; ack_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode"                                                         ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; trs                        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; trs[1..0]                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; trs[3]                     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; trs[2]                     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_interlaced              ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; is_interlaced[-1]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_serial_output           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f0         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_sample_count_f0[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_sample_count_f0[15..11] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f0[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_line_count_f0           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_line_count_f0[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_line_count_f0[15..11]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_line_count_f0[9..6]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_line_count_f0[2..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_line_count_f0[10]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_sample_count_f1         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_sample_count_f1[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_sample_count_f1[15..11] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_sample_count_f1[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_line_count_f1           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_line_count_f1[15..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_front_porch           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_h_front_porch[4..3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_h_front_porch[15..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_front_porch[2..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_front_porch[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_h_front_porch[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_sync_length           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_h_sync_length[3..2]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_h_sync_length[15..6]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_sync_length[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_sync_length[5]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_h_sync_length[4]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_blank                 ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_h_blank[4..3]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_h_blank[15..9]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_blank[7..5]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_blank[2..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_h_blank[8]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_front_porch           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v_front_porch[15..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_front_porch[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_front_porch[2]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_sync_length           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v_sync_length[15..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_sync_length[2]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_sync_length[1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_sync_length[0]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_blank                 ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v_blank[3..2]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_blank[15..6]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_blank[5]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v_blank[4]              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_blank[1]              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v_blank[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; is_v1_front_porch          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_front_porch[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v1_sync_length          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_sync_length[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v1_blank                ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_blank[15..0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_ap_line                 ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_ap_line[15..0]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v1_rising_edge          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_rising_edge[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_f_rising_edge           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_f_rising_edge[15..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_f_falling_edge          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_f_falling_edge[15..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_anc_line                ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_anc_line[15..0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; is_v1_anc_line             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; is_v1_anc_line[15..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; total_line_count_f0_nxt    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; total_line_count_f1_nxt    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks"             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; dirty_modes               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v_total_minus_one[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ap_line                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ap_line_end               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sav                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sof_sample                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sof_line                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sof_subsample             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vcoclk_divider_value      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync" ;
+---------+-------+----------+------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at GND                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync" ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                     ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; ack_in ; Input ; Info     ; Stuck at GND                                                                                                ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"                                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; vid_ln            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_trs           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_std           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_mode_change   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_sof           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_sof_locked    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vid_vcoclk_div    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_address        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_read           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_readdata       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_write          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_writedata      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_waitrequest    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sof               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sof_locked        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; status_update_int ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl"                                                                          ;
+------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reader_control_byteenable    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reader_control_address       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reader_control_read          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reader_control_readdata      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reader_control_readdatavalid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reader_control_waitrequest   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reader_control_write         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reader_control_writedata     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reader_control_irq           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; writer_control_byteenable    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; writer_control_address       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; writer_control_read          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; writer_control_readdata      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; writer_control_readdatavalid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; writer_control_waitrequest   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; writer_control_write         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; writer_control_writedata     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; writer_control_irq           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sync_m_data                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sync_m_endofpacket           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sync_m_ready                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sync_m_startofpacket         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sync_m_valid                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sync_s_data                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sync_s_endofpacket           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sync_s_ready                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sync_s_startofpacket         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sync_s_valid                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd"                                                                 ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; av_st_din_valid          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_st_din_ready          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_din_data           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_st_din_startofpacket  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_st_din_endofpacket    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_st_resp_valid         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_resp_ready         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_st_resp_data          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_resp_startofpacket ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_resp_endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_mm_master_byteenable  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_mm_master_write       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_mm_master_writedata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out"                        ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_st_vid_dout_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr"                                                                   ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; av_st_dout_valid           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_dout_ready           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_st_dout_data            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_dout_startofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_dout_endofpacket     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_resp_valid           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_resp_ready           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_st_resp_data            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_resp_startofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_st_resp_endofpacket     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_mm_master_read          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_mm_master_readdata      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_mm_master_readdatavalid ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front"        ;
+---------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                      ;
+---------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; av_st_vid_din_empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg4"                                                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x    ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x    ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3"                                                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x    ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x    ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg2"                                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data2x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data3x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1"                                                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data2x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data3x       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst"                                                               ;
+-----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type    ; Severity         ; Details                                                                                                                                      ;
+-----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BAYER_WIDTH     ; Input   ; Info             ; Explicitly unconnected                                                                                                                       ;
; BAYER_HEIGH     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; BAYER_HEIGHT    ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RGB_FRAME_COUNT ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+
; BAYER_WIDTH ; Output ; Info     ; Explicitly unconnected                                                                            ;
; BAYER_HEIGH ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst"                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; RGB_R[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RGB_G[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RGB_B[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0"                                                                                                                                  ;
+---------------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                                                  ;
+---------------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset_reset_n                               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; terasic_camera_0_conduit_end_camera_d[1..0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; alt_vip_itc_0_clocked_video_underflow       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; alt_vip_itc_0_clocked_video_vid_f           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; alt_vip_itc_0_clocked_video_vid_h           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; alt_vip_itc_0_clocked_video_vid_v           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition                     ;
+-----------------------------------------------------------------+-------+
; Type                                                            ; Count ;
+-----------------------------------------------------------------+-------+
; arriav_ff                                                       ; 4592  ;
;     CLR                                                         ; 963   ;
;     CLR SCLR                                                    ; 44    ;
;     CLR SLD                                                     ; 8     ;
;     ENA                                                         ; 898   ;
;     ENA CLR                                                     ; 1540  ;
;     ENA CLR SCLR                                                ; 259   ;
;     ENA CLR SCLR SLD                                            ; 20    ;
;     ENA CLR SLD                                                 ; 221   ;
;     ENA SCLR                                                    ; 146   ;
;     ENA SCLR SLD                                                ; 9     ;
;     ENA SLD                                                     ; 43    ;
;     plain                                                       ; 441   ;
; arriav_hps_interface_boot_from_fpga                             ; 1     ;
; arriav_hps_interface_clocks_resets                              ; 1     ;
; arriav_hps_interface_dbg_apb                                    ; 1     ;
; arriav_hps_interface_fpga2hps                                   ; 1     ;
; arriav_hps_interface_fpga2sdram                                 ; 1     ;
; arriav_hps_interface_hps2fpga                                   ; 1     ;
; arriav_hps_interface_tpiu_trace                                 ; 1     ;
; arriav_io_ibuf                                                  ; 13    ;
; arriav_io_obuf                                                  ; 26    ;
; arriav_lcell_comb                                               ; 4742  ;
;     arith                                                       ; 1218  ;
;         0 data inputs                                           ; 38    ;
;         1 data inputs                                           ; 944   ;
;         2 data inputs                                           ; 122   ;
;         3 data inputs                                           ; 9     ;
;         4 data inputs                                           ; 87    ;
;         5 data inputs                                           ; 18    ;
;     extend                                                      ; 90    ;
;         7 data inputs                                           ; 90    ;
;     normal                                                      ; 3236  ;
;         0 data inputs                                           ; 2     ;
;         1 data inputs                                           ; 76    ;
;         2 data inputs                                           ; 473   ;
;         3 data inputs                                           ; 932   ;
;         4 data inputs                                           ; 439   ;
;         5 data inputs                                           ; 624   ;
;         6 data inputs                                           ; 690   ;
;     shared                                                      ; 198   ;
;         0 data inputs                                           ; 10    ;
;         1 data inputs                                           ; 23    ;
;         2 data inputs                                           ; 78    ;
;         3 data inputs                                           ; 86    ;
;         4 data inputs                                           ; 1     ;
; arriav_mac                                                      ; 3     ;
; blackbox                                                        ; 1     ;
;                     oc_system_hps_ddr3_hps_hps_io_border:border ; 1     ;
; boundary_port                                                   ; 211   ;
; generic_pll                                                     ; 4     ;
; stratixv_ram_block                                              ; 283   ;
;                                                                 ;       ;
; Max LUT depth                                                   ; 19.50 ;
; Average LUT depth                                               ; 2.81  ;
+-----------------------------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_hps_ddr3_hps_hps_io_border:border ;
+------------------------------------+---------------------------------------------------------+
; Type                               ; Count                                                   ;
+------------------------------------+---------------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                      ;
; arriav_ddio_in                     ; 32                                                      ;
; arriav_ddio_oe                     ; 4                                                       ;
; arriav_ddio_out                    ; 252                                                     ;
; arriav_delay_chain                 ; 124                                                     ;
; arriav_dll                         ; 1                                                       ;
; arriav_dqs_config                  ; 4                                                       ;
; arriav_dqs_delay_chain             ; 4                                                       ;
; arriav_dqs_enable_ctrl             ; 4                                                       ;
; arriav_ff                          ; 36                                                      ;
;     plain                          ; 36                                                      ;
; arriav_hps_peripheral_gpio         ; 1                                                       ;
; arriav_hps_peripheral_sdmmc        ; 1                                                       ;
; arriav_hps_peripheral_uart         ; 1                                                       ;
; arriav_hps_sdram_pll               ; 1                                                       ;
; arriav_io_config                   ; 40                                                      ;
; arriav_io_ibuf                     ; 36                                                      ;
; arriav_io_obuf                     ; 52                                                      ;
; arriav_ir_fifo_userdes             ; 32                                                      ;
; arriav_lcell_comb                  ; 1                                                       ;
;     normal                         ; 1                                                       ;
;         0 data inputs              ; 1                                                       ;
; arriav_leveling_delay_chain        ; 40                                                      ;
; arriav_lfifo                       ; 4                                                       ;
; arriav_mem_phy                     ; 1                                                       ;
; arriav_read_fifo_read_clock_select ; 32                                                      ;
; arriav_vfifo                       ; 4                                                       ;
; boundary_port                      ; 81                                                      ;
; cyclonev_hmc                       ; 1                                                       ;
; cyclonev_termination               ; 1                                                       ;
; cyclonev_termination_logic         ; 1                                                       ;
; stratixv_pseudo_diff_out           ; 5                                                       ;
;                                    ;                                                         ;
; Max LUT depth                      ; 0.00                                                    ;
; Average LUT depth                  ; 0.00                                                    ;
+------------------------------------+---------------------------------------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; arriav_lcell_comb     ; 105                                   ;
;     extend            ; 1                                     ;
;         7 data inputs ; 1                                     ;
;     normal            ; 104                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 12                                    ;
;         3 data inputs ; 6                                     ;
;         4 data inputs ; 21                                    ;
;         5 data inputs ; 29                                    ;
;         6 data inputs ; 12                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.75                                  ;
+-----------------------+---------------------------------------+


+-------------------------------------------------------------+
; Elapsed Time Per Partition                                  ;
+----------------------------------------------+--------------+
; Partition Name                               ; Elapsed Time ;
+----------------------------------------------+--------------+
; Top                                          ; 00:00:16     ;
; soc_system_hps_ddr3_hps_hps_io_border:border ; 00:00:01     ;
; pzdyqx:nabboc                                ; 00:00:00     ;
+----------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 27 09:13:35 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cyclone_v_edge_detection -c cyclone_v_edge_detection
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "soc_system.qsys"
Info (12250): 2020.11.27.09:13:56 Progress: Loading cyclone_v_edge_detection/soc_system.qsys
Info (12250): 2020.11.27.09:13:57 Progress: Reading input file
Info (12250): 2020.11.27.09:13:57 Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Info (12250): 2020.11.27.09:13:58 Progress: Parameterizing module TERASIC_CAMERA_0
Info (12250): 2020.11.27.09:13:58 Progress: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 18.1]
Info (12250): 2020.11.27.09:13:58 Progress: Parameterizing module alt_vip_cl_vfb_0
Info (12250): 2020.11.27.09:13:58 Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info (12250): 2020.11.27.09:13:58 Progress: Parameterizing module alt_vip_itc_0
Info (12250): 2020.11.27.09:13:58 Progress: Adding clk_50 [clock_source 18.1]
Info (12250): 2020.11.27.09:13:59 Progress: Parameterizing module clk_50
Info (12250): 2020.11.27.09:13:59 Progress: Adding hps_ddr3 [terasic_hps_ddr3 1.0]
Info (12250): 2020.11.27.09:13:59 Progress: Reading input file
Info (12250): 2020.11.27.09:13:59 Progress: Adding address_span_extender_0 [altera_address_span_extender 16.0]
Warning (12251): Address_span_extender_0: Used altera_address_span_extender 18.1 (instead of 16.0)
Info (12250): 2020.11.27.09:14:00 Progress: Parameterizing module address_span_extender_0
Info (12250): 2020.11.27.09:14:00 Progress: Adding clk_50 [clock_source 16.0]
Warning (12251): Clk_50: Used clock_source 18.1 (instead of 16.0)
Info (12250): 2020.11.27.09:14:00 Progress: Parameterizing module clk_50
Info (12250): 2020.11.27.09:14:00 Progress: Adding clock_bridge_0 [altera_clock_bridge 16.0]
Warning (12251): Clock_bridge_0: Used altera_clock_bridge 18.1 (instead of 16.0)
Info (12250): 2020.11.27.09:14:00 Progress: Parameterizing module clock_bridge_0
Info (12250): 2020.11.27.09:14:00 Progress: Adding hps [altera_hps 16.0]
Warning (12251): Hps: Used altera_hps 18.1 (instead of 16.0)
Info (12250): 2020.11.27.09:14:01 Progress: Parameterizing module hps
Info (12250): 2020.11.27.09:14:01 Progress: Adding hps_reset_manager_0 [hps_reset_manager 1.0]
Info (12250): 2020.11.27.09:14:01 Progress: Parameterizing module hps_reset_manager_0
Info (12250): 2020.11.27.09:14:01 Progress: Building connections
Info (12250): 2020.11.27.09:14:01 Progress: Parameterizing connections
Info (12250): 2020.11.27.09:14:01 Progress: Validating
Info (12250): 2020.11.27.09:14:14 Progress: Done reading input file
Info (12250): 2020.11.27.09:14:17 Progress: Parameterizing module hps_ddr3
Info (12250): 2020.11.27.09:14:17 Progress: Adding pll_0 [altera_pll 18.1]
Info (12250): 2020.11.27.09:14:17 Progress: Parameterizing module pll_0
Info (12250): 2020.11.27.09:14:17 Progress: Adding pll_1 [altera_pll 18.1]
Info (12250): 2020.11.27.09:14:17 Progress: Parameterizing module pll_1
Info (12250): 2020.11.27.09:14:17 Progress: Building connections
Info (12250): 2020.11.27.09:14:17 Progress: Parameterizing connections
Info (12250): 2020.11.27.09:14:17 Progress: Validating
Info (12250): 2020.11.27.09:14:22 Progress: Done reading input file
Info (12250): Soc_system.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 18228 kB (0x00000000 to 0x011cd000)
Info (12250): Soc_system.hps_ddr3.hps: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): Soc_system.hps_ddr3.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info (12250): Soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info (12250): Soc_system.pll_0: Able to implement PLL with user settings
Info (12250): Soc_system.pll_1: The legal reference clock frequency is 50.0 MHz..700.0 MHz
Warning (12251): Soc_system.pll_1: Able to implement PLL - Actual settings differ from Requested settings
Info (12250): Soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info (12250): TERASIC_CAMERA_0: "soc_system" instantiated TERASIC_CAMERA "TERASIC_CAMERA_0"
Info (12250): Alt_vip_cl_vfb_0: "soc_system" instantiated alt_vip_cl_vfb "alt_vip_cl_vfb_0"
Info (12250): Alt_vip_itc_0: "soc_system" instantiated alt_vip_itc "alt_vip_itc_0"
Info (12250): Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide.
Info (12250): Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps.f2h_sdram0_data because the master has burstcount signal 9 bit wide, but the slave is 8 bit wide.
Info (12250): Hps_ddr3: "soc_system" instantiated terasic_hps_ddr3 "hps_ddr3"
Info (12250): Pll_0: "soc_system" instantiated altera_pll "pll_0"
Info (12250): Pll_1: "soc_system" instantiated altera_pll "pll_1"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Video_in: "alt_vip_cl_vfb_0" instantiated alt_vip_video_input_bridge "video_in"
Info (12250): Wr_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_wr_ctrl "wr_ctrl"
Info (12250): Pkt_trans_wr: "alt_vip_cl_vfb_0" instantiated alt_vip_packet_transfer "pkt_trans_wr"
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info (12250): Rd_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_rd_ctrl "rd_ctrl"
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info (12250): Video_out: "alt_vip_cl_vfb_0" instantiated alt_vip_video_output_bridge "video_out"
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info (12250): Sync_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_sync_ctrl "sync_ctrl"
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info (12250): Address_span_extender_0: "hps_ddr3" instantiated altera_address_span_extender "address_span_extender_0"
Info (12250): Hps: "Running  for module: hps"
Info (12250): Hps: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): Hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info (12250): Hps: "hps_ddr3" instantiated altera_hps "hps"
Info (12250): Hps_reset_manager_0: "hps_ddr3" instantiated hps_reset_manager "hps_reset_manager_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "hps_ddr3" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Alt_vip_cl_vfb_0_mem_master_rd_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_cl_vfb_0_mem_master_rd_translator"
Info (12250): Hps_ddr3_hps_f2h_sdram0_data_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "hps_ddr3_hps_f2h_sdram0_data_translator"
Info (12250): Alt_vip_cl_vfb_0_mem_master_rd_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_cl_vfb_0_mem_master_rd_agent"
Info (12250): Hps_ddr3_hps_f2h_sdram0_data_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "hps_ddr3_hps_f2h_sdram0_data_agent"
Info (12250): Hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Vid_front: "video_in" instantiated alt_vip_video_input_bridge_resp "vid_front"
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info (12250): Vid_back: "video_in" instantiated alt_vip_video_input_bridge_cmd "vid_back"
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info (12250): Fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps" instantiated altera_hps_io "hps_io"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Hps_f2h_sdram0_data_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "hps_f2h_sdram0_data_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Soc_system: Done "soc_system" with 43 modules, 151 files
Info (12249): Finished elaborating Platform Designer system entity "soc_system.qsys"
Info (12021): Found 2 design units, including 2 entities, in source file ov5642/buffer.v
    Info (12023): Found entity 1: buffer_iobuf_in_i2i File: D:/Desktop/cyclone_v_edge_detection/ov5642/buffer.v Line: 46
    Info (12023): Found entity 2: buffer File: D:/Desktop/cyclone_v_edge_detection/ov5642/buffer.v Line: 301
Info (12021): Found 1 design units, including 1 entities, in source file ip/terasic_camera/add4.v
    Info (12023): Found entity 1: add4 File: D:/Desktop/cyclone_v_edge_detection/ip/TERASIC_CAMERA/add4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/terasic_camera/add2.v
    Info (12023): Found entity 1: add2 File: D:/Desktop/cyclone_v_edge_detection/ip/TERASIC_CAMERA/add2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hdmi/i2c_hdmi_config.v
    Info (12023): Found entity 1: I2C_HDMI_Config File: D:/Desktop/cyclone_v_edge_detection/hdmi/I2C_HDMI_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdmi/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/Desktop/cyclone_v_edge_detection/hdmi/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file hdmi/hdmi_i2c_write_wdata.v
    Info (12023): Found entity 1: HDMI_I2C_WRITE_WDATA File: D:/Desktop/cyclone_v_edge_detection/hdmi/HDMI_I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ov5642/i2c_ov5642_write_wdata.v
    Info (12023): Found entity 1: I2C_OV5642_WRITE_WDATA File: D:/Desktop/cyclone_v_edge_detection/ov5642/I2C_OV5642_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ov5642/i2c_ov5642_controller.v
    Info (12023): Found entity 1: I2C_OV5642_Controller File: D:/Desktop/cyclone_v_edge_detection/ov5642/I2C_OV5642_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ov5642/i2c_ov5642_config.v
    Info (12023): Found entity 1: I2C_OV5642_Config File: D:/Desktop/cyclone_v_edge_detection/ov5642/I2C_OV5642_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_v_edge_detection.v
    Info (12023): Found entity 1: cyclone_v_edge_detection File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file edge_detection/edge_detection.v
    Info (12023): Found entity 1: edge_detection File: D:/Desktop/cyclone_v_edge_detection/edge_detection/edge_detection.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbench/tb_edge_detection.sv
    Info (12023): Found entity 1: tb_edge_detection File: D:/Desktop/cyclone_v_edge_detection/testbench/tb_edge_detection.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file edge_detection/shift_register.v
    Info (12023): Found entity 1: shift_register File: D:/Desktop/cyclone_v_edge_detection/edge_detection/shift_register.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file edge_detection/sqrt.v
    Info (12023): Found entity 1: sqrt File: D:/Desktop/cyclone_v_edge_detection/edge_detection/sqrt.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v
    Info (12023): Found entity 1: soc_system File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/bayer2rgb.v
    Info (12023): Found entity 1: Bayer2RGB File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer2rgb.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/bayer_linebuffer.v
    Info (12023): Found entity 1: Bayer_LineBuffer File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer_linebuffer.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/camera_bayer.v
    Info (12023): Found entity 1: CAMERA_Bayer File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/camera_bayer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/camera_rgb.v
    Info (12023): Found entity 1: CAMERA_RGB File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/camera_rgb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/terasic_camera.v
    Info (12023): Found entity 1: TERASIC_CAMERA File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/add4.v
    Info (12023): Found entity 1: add4 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/add4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_is2vid_calculate_mode.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_calculate_mode File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_calculate_mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_is2vid_control.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_control File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_mode_banks File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_is2vid_statemachine.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_statemachine File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_statemachine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_is2vid_sync_compare.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_sync_compare File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_sync_compare.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v
    Info (12023): Found entity 1: alt_vipitc131_common_fifo File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_frame_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_frame_counter File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_frame_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_generic_count.v
    Info (12023): Found entity 1: alt_vipitc131_common_generic_count File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_generic_count.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_sample_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_sample_counter File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_sample_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_sync_generation.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync_generation File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_sync_generation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_to_binary.v
    Info (12023): Found entity 1: alt_vipitc131_common_to_binary File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_to_binary.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/alt_vipitc131_common_trigger_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_trigger_sync File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_trigger_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_address_span_extender.sv
    Info (12023): Found entity 1: altera_address_span_extender File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_address_span_extender.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_edge_detector.v
    Info (12023): Found entity 1: altera_edge_detector File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_edge_detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/avg2.v
    Info (12023): Found entity 1: avg2 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/avg2.v Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv
    Info (12022): Found design unit 1: alt_vip_common_pkg (SystemVerilog) (soc_system) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/common/alt_vip_common_pkg.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_reset.v
    Info (12023): Found entity 1: hps_reset File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_reset.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_reset_manager.v
    Info (12023): Found entity 1: hps_reset_manager File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_reset_manager.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv
    Info (12023): Found entity 1: alt_vip_common_clock_crossing_bridge_grey File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv
    Info (12023): Found entity 1: alt_vip_common_dc_mixed_widths_fifo File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv
    Info (12023): Found entity 1: alt_vip_common_delay File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
    Info (12023): Found entity 1: alt_vip_common_event_packet_decode File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
    Info (12023): Found entity 1: alt_vip_common_event_packet_encode File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv
    Info (12023): Found entity 1: alt_vip_common_fifo2 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv
    Info (12023): Found entity 1: alt_vip_common_message_pipeline_stage File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
    Info (12023): Found entity 1: alt_vip_common_sop_align File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv
    Info (12023): Found entity 1: alt_vip_common_latency_1_to_latency_0 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv
    Info (12023): Found entity 1: alt_vip_common_video_packet_decode File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv
    Info (12023): Found entity 1: alt_vip_common_latency_0_to_latency_1 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv
    Info (12023): Found entity 1: alt_vip_common_video_packet_empty File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv
    Info (12023): Found entity 1: alt_vip_common_video_packet_encode File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/rgb_fifo.v
    Info (12023): Found entity 1: rgb_fifo File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/rgb_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v
    Info (12023): Found entity 1: soc_system_alt_vip_cl_vfb_0 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v
    Info (12023): Found entity 1: soc_system_alt_vip_cl_vfb_0_video_in File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3.v
    Info (12023): Found entity 1: soc_system_hps_ddr3 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v
    Info (12023): Found entity 1: soc_system_hps_ddr3_hps File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_ddr3_hps_fpga_interfaces File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_ddr3_hps_hps_io File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_ddr3_hps_hps_io_border File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_hps_ddr3_mm_interconnect_0 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_hps_ddr3_mm_interconnect_0_cmd_demux File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_hps_ddr3_mm_interconnect_0_cmd_mux File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_hps_ddr3_mm_interconnect_0_router_default_decode File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_hps_ddr3_mm_interconnect_0_router File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_system_hps_ddr3_mm_interconnect_0_router_001_default_decode File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_hps_ddr3_mm_interconnect_0_router_001 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_hps_ddr3_mm_interconnect_0_rsp_mux File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pll_0.v
    Info (12023): Found entity 1: soc_system_pll_0 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pll_1.v
    Info (12023): Found entity 1: soc_system_pll_1 File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_pll_1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv
    Info (12023): Found entity 1: alt_vip_packet_transfer File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv
    Info (12023): Found entity 1: alt_vip_packet_transfer_pack_proc File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv
    Info (12023): Found entity 1: alt_vip_packet_transfer_read_proc File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv
    Info (12023): Found entity 1: alt_vip_packet_transfer_twofold_ram File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv
    Info (12023): Found entity 1: alt_vip_packet_transfer_twofold_ram_reversed File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv
    Info (12023): Found entity 1: alt_vip_packet_transfer_write_proc File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv
    Info (12023): Found entity 1: alt_vip_vfb_rd_ctrl File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv
    Info (12023): Found entity 1: alt_vip_vfb_sync_ctrl File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv
    Info (12023): Found entity 1: alt_vip_vfb_wr_ctrl File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv
    Info (12023): Found entity 1: alt_vip_video_input_bridge_cmd File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv
    Info (12023): Found entity 1: alt_vip_video_input_bridge_resp File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv
    Info (12023): Found entity 1: alt_vip_video_output_bridge File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 14
Warning (10236): Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for "reset_qual_n" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_edge_detector.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "cyclone_v_edge_detection" for the top level hierarchy
Warning (10034): Output port "HPS_ENET_TX_DATA" at cyclone_v_edge_detection.v(47) has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 47
Warning (10034): Output port "LED[6]" at cyclone_v_edge_detection.v(76) has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 76
Warning (10034): Output port "HPS_ENET_GTX_CLK" at cyclone_v_edge_detection.v(40) has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 40
Warning (10034): Output port "HPS_ENET_MDC" at cyclone_v_edge_detection.v(42) has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 42
Warning (10034): Output port "HPS_ENET_TX_EN" at cyclone_v_edge_detection.v(48) has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 48
Warning (10034): Output port "HPS_SPIM_CLK" at cyclone_v_edge_detection.v(60) has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 60
Warning (10034): Output port "HPS_SPIM_MOSI" at cyclone_v_edge_detection.v(62) has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 62
Warning (10034): Output port "HPS_USB_STP" at cyclone_v_edge_detection.v(70) has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 70
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u0" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 180
Info (12128): Elaborating entity "TERASIC_CAMERA" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/soc_system.v Line: 106
Warning (10230): Verilog HDL assignment warning at terasic_camera.v(291): truncated value with size 32 to match size of target (3) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 291
Warning (10230): Verilog HDL assignment warning at terasic_camera.v(322): truncated value with size 32 to match size of target (16) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 322
Warning (10230): Verilog HDL assignment warning at terasic_camera.v(323): truncated value with size 32 to match size of target (16) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 323
Warning (10270): Verilog HDL Case Statement warning at terasic_camera.v(330): incomplete case statement has no default case item File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 330
Warning (10240): Verilog HDL Always Construct warning at terasic_camera.v(328): inferring latch(es) for variable "control_data", which holds its previous value in one or more paths through the always construct File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[0]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[1]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[2]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[3]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[4]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[5]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[6]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[7]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[8]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[9]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[10]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[11]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[12]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[13]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[14]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[15]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[16]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[17]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[18]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[19]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[20]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[21]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[22]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[23]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[24]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (10041): Inferred latch for "control_data[25]" at terasic_camera.v(328) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Info (12128): Elaborating entity "CAMERA_RGB" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 98
Info (12128): Elaborating entity "CAMERA_Bayer" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|CAMERA_Bayer:CAMERA_Bayer_inst" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/camera_rgb.v Line: 66
Warning (10230): Verilog HDL assignment warning at camera_bayer.v(62): truncated value with size 32 to match size of target (12) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/camera_bayer.v Line: 62
Warning (10230): Verilog HDL assignment warning at camera_bayer.v(91): truncated value with size 32 to match size of target (12) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/camera_bayer.v Line: 91
Info (12128): Elaborating entity "Bayer2RGB" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/camera_rgb.v Line: 88
Warning (10230): Verilog HDL assignment warning at bayer2rgb.v(176): truncated value with size 14 to match size of target (12) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer2rgb.v Line: 176
Warning (10230): Verilog HDL assignment warning at bayer2rgb.v(297): truncated value with size 32 to match size of target (20) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer2rgb.v Line: 297
Info (12128): Elaborating entity "Bayer_LineBuffer" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer2rgb.v Line: 86
Info (12128): Elaborating entity "altshift_taps" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer_linebuffer.v Line: 81
Info (12130): Elaborated megafunction instantiation "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer_linebuffer.v Line: 81
Info (12133): Instantiated megafunction "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer_linebuffer.v Line: 81
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M20K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "1920"
    Info (12134): Parameter "width" = "12"
Warning (287001): Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks File: D:/Desktop/cyclone_v_edge_detection/db/shift_taps_te61.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_te61.tdf
    Info (12023): Found entity 1: shift_taps_te61 File: D:/Desktop/cyclone_v_edge_detection/db/shift_taps_te61.tdf Line: 28
Info (12128): Elaborating entity "shift_taps_te61" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qij1.tdf
    Info (12023): Found entity 1: altsyncram_qij1 File: D:/Desktop/cyclone_v_edge_detection/db/altsyncram_qij1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qij1" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|altsyncram_qij1:altsyncram2" File: D:/Desktop/cyclone_v_edge_detection/db/shift_taps_te61.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8of.tdf
    Info (12023): Found entity 1: cntr_8of File: D:/Desktop/cyclone_v_edge_detection/db/cntr_8of.tdf Line: 27
Info (12128): Elaborating entity "cntr_8of" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_8of:cntr1" File: D:/Desktop/cyclone_v_edge_detection/db/shift_taps_te61.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf
    Info (12023): Found entity 1: cmpr_qac File: D:/Desktop/cyclone_v_edge_detection/db/cmpr_qac.tdf Line: 22
Info (12128): Elaborating entity "cmpr_qac" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_8of:cntr1|cmpr_qac:cmpr6" File: D:/Desktop/cyclone_v_edge_detection/db/cntr_8of.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u7h.tdf
    Info (12023): Found entity 1: cntr_u7h File: D:/Desktop/cyclone_v_edge_detection/db/cntr_u7h.tdf Line: 27
Info (12128): Elaborating entity "cntr_u7h" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|Bayer_LineBuffer:Bayer_LineBuffer_Inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_te61:auto_generated|cntr_u7h:cntr3" File: D:/Desktop/cyclone_v_edge_detection/db/shift_taps_te61.tdf Line: 41
Info (12128): Elaborating entity "add4" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer2rgb.v Line: 139
Info (12128): Elaborating entity "parallel_add" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/add4.v Line: 70
Info (12130): Elaborated megafunction instantiation "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/add4.v Line: 70
Info (12133): Instantiated megafunction "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/add4.v Line: 70
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "representation" = "UNSIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "4"
    Info (12134): Parameter "width" = "12"
    Info (12134): Parameter "widthr" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_tne.tdf
    Info (12023): Found entity 1: par_add_tne File: D:/Desktop/cyclone_v_edge_detection/db/par_add_tne.tdf Line: 24
Info (12128): Elaborating entity "par_add_tne" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add4:add4_avg1|parallel_add:parallel_add_component|par_add_tne:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/parallel_add.tdf Line: 147
Info (12128): Elaborating entity "add2" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/bayer2rgb.v Line: 160
Info (12128): Elaborating entity "parallel_add" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component" File: D:/Desktop/cyclone_v_edge_detection/ip/TERASIC_CAMERA/add2.v Line: 63
Info (12130): Elaborated megafunction instantiation "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component" File: D:/Desktop/cyclone_v_edge_detection/ip/TERASIC_CAMERA/add2.v Line: 63
Info (12133): Instantiated megafunction "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/ip/TERASIC_CAMERA/add2.v Line: 63
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "representation" = "UNSIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "2"
    Info (12134): Parameter "width" = "12"
    Info (12134): Parameter "widthr" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_qne.tdf
    Info (12023): Found entity 1: par_add_qne File: D:/Desktop/cyclone_v_edge_detection/db/par_add_qne.tdf Line: 24
Info (12128): Elaborating entity "par_add_qne" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|CAMERA_RGB:CAMERA_RGB_inst|Bayer2RGB:Bayer2RGB_inst|add2:add2_avg3|parallel_add:parallel_add_component|par_add_qne:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/parallel_add.tdf Line: 147
Info (12128): Elaborating entity "rgb_fifo" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 173
Info (12128): Elaborating entity "dcfifo" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/rgb_fifo.v Line: 89
Info (12130): Elaborated megafunction instantiation "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/rgb_fifo.v Line: 89
Info (12133): Instantiated megafunction "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/rgb_fifo.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "26"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_h9q1.tdf
    Info (12023): Found entity 1: dcfifo_h9q1 File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_h9q1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_h9q1" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf
    Info (12023): Found entity 1: a_graycounter_qv6 File: D:/Desktop/cyclone_v_edge_detection/db/a_graycounter_qv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_qv6" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|a_graycounter_qv6:rdptr_g1p" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_h9q1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf
    Info (12023): Found entity 1: a_graycounter_mdc File: D:/Desktop/cyclone_v_edge_detection/db/a_graycounter_mdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_mdc" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|a_graycounter_mdc:wrptr_g1p" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_h9q1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf
    Info (12023): Found entity 1: altsyncram_l1b1 File: D:/Desktop/cyclone_v_edge_detection/db/altsyncram_l1b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l1b1" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|altsyncram_l1b1:fifo_ram" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_h9q1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_h9q1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/Desktop/cyclone_v_edge_detection/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe12" File: D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_cpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_h9q1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: D:/Desktop/cyclone_v_edge_detection/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe15" File: D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_cpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf
    Info (12023): Found entity 1: cmpr_vu5 File: D:/Desktop/cyclone_v_edge_detection/db/cmpr_vu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_vu5" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|cmpr_vu5:rdempty_eq_comp1_lsb" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_h9q1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: D:/Desktop/cyclone_v_edge_detection/db/cmpr_uu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|cmpr_uu5:rdempty_eq_comp1_msb" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_h9q1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: D:/Desktop/cyclone_v_edge_detection/db/mux_5r7.tdf Line: 22
Info (12128): Elaborating entity "mux_5r7" for hierarchy "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|rgb_fifo:rgb_fifo_inst|dcfifo:dcfifo_component|dcfifo_h9q1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_h9q1.tdf Line: 84
Info (12128): Elaborating entity "soc_system_alt_vip_cl_vfb_0" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/soc_system.v Line: 169
Info (12128): Elaborating entity "soc_system_alt_vip_cl_vfb_0_video_in" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v Line: 466
Info (12128): Elaborating entity "alt_vip_video_input_bridge_resp" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v Line: 79
Info (12128): Elaborating entity "alt_vip_common_video_packet_decode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv Line: 197
Info (12128): Elaborating entity "alt_vip_common_latency_1_to_latency_0" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_video_packet_decode:video_input|alt_vip_common_latency_1_to_latency_0:latency_converter" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv Line: 167
Info (12128): Elaborating entity "alt_vip_common_event_packet_encode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:rsp_output" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv Line: 234
Info (12128): Elaborating entity "alt_vip_common_event_packet_encode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_resp:vid_front|alt_vip_common_event_packet_encode:data_output" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv Line: 272
Info (12128): Elaborating entity "alt_vip_video_input_bridge_cmd" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v Line: 110
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:cmd_input" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv Line: 141
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_decode:din_decoder" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv Line: 175
Info (12128): Elaborating entity "alt_vip_common_event_packet_encode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|soc_system_alt_vip_cl_vfb_0_video_in:video_in|alt_vip_video_input_bridge_cmd:vid_back|alt_vip_common_event_packet_encode:data_output" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv Line: 211
Info (12128): Elaborating entity "alt_vip_vfb_wr_ctrl" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v Line: 519
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:vib_resp_input" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv Line: 423
Info (12128): Elaborating entity "alt_vip_common_event_packet_encode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:vib_cmd_encoder" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv Line: 460
Info (12128): Elaborating entity "alt_vip_common_event_packet_encode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:sync_resp_encoder" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv Line: 531
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_decode:din_decoder" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv Line: 603
Info (12128): Elaborating entity "alt_vip_common_event_packet_encode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_wr_ctrl:wr_ctrl|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv Line: 689
Info (12128): Elaborating entity "alt_vip_packet_transfer" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v Line: 586
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_common_event_packet_decode:cmd_input" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv Line: 310
Info (12128): Elaborating entity "alt_vip_packet_transfer_write_proc" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv Line: 389
Info (12128): Elaborating entity "alt_vip_packet_transfer_twofold_ram" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv Line: 1050
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv Line: 560
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv Line: 560
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv Line: 560
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "00000000000000000000010000000000"
    Info (12134): Parameter "numwords_b" = "00000000000000000000001000000000"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "00000000000000000000000000001001"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i5u1.tdf
    Info (12023): Found entity 1: altsyncram_i5u1 File: D:/Desktop/cyclone_v_edge_detection/db/altsyncram_i5u1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_i5u1" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|altsyncram:ram_inst0|altsyncram_i5u1:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "alt_vip_common_delay" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_packet_transfer_twofold_ram:biram|alt_vip_common_delay:start_seg_std_delay_line" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv Line: 621
Info (12128): Elaborating entity "alt_vip_common_delay" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:state_delay_line" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv Line: 1843
Info (12128): Elaborating entity "alt_vip_common_delay" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:state_delay_line_2" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv Line: 1854
Info (12128): Elaborating entity "alt_vip_common_delay" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_target_addr" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv Line: 1897
Info (12128): Elaborating entity "alt_vip_common_delay" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_addr" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv Line: 1908
Info (12128): Elaborating entity "alt_vip_common_delay" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:dl_ctxt_valid_bits" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv Line: 1919
Info (12128): Elaborating entity "alt_vip_common_delay" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_delay:unload_req_crosser" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv Line: 2283
Info (12128): Elaborating entity "alt_vip_common_clock_crossing_bridge_grey" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_wr|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv Line: 2309
Info (12128): Elaborating entity "alt_vip_vfb_rd_ctrl" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v Line: 631
Info (12128): Elaborating entity "alt_vip_common_event_packet_encode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:pt_cmd_encoder" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv Line: 434
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv Line: 512
Info (12128): Elaborating entity "alt_vip_common_event_packet_encode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_rd_ctrl:rd_ctrl|alt_vip_common_event_packet_encode:dout_encoder" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv Line: 590
Info (12128): Elaborating entity "alt_vip_video_output_bridge" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v Line: 668
Info (12128): Elaborating entity "alt_vip_common_event_packet_decode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_event_packet_decode:cmd_input" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 188
Info (12128): Elaborating entity "alt_vip_common_message_pipeline_stage" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_message_pipeline_stage:din_pipe_stage" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 262
Info (12128): Elaborating entity "alt_vip_common_video_packet_encode" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_video_output_bridge.sv Line: 366
Info (12128): Elaborating entity "alt_vip_common_latency_0_to_latency_1" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_video_output_bridge:video_out|alt_vip_common_video_packet_encode:video_output|alt_vip_common_latency_0_to_latency_1:latency_converter" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv Line: 191
Info (12128): Elaborating entity "alt_vip_packet_transfer" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v Line: 735
Info (12128): Elaborating entity "alt_vip_packet_transfer_read_proc" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer.sv Line: 488
Info (12128): Elaborating entity "alt_vip_packet_transfer_twofold_ram_reversed" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1331
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv Line: 598
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv Line: 598
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv Line: 598
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "00000000000000000000001000000000"
    Info (12134): Parameter "numwords_b" = "00000000000000000000010000000000"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "00000000000000000000000000001001"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_b" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uqq1.tdf
    Info (12023): Found entity 1: altsyncram_uqq1 File: D:/Desktop/cyclone_v_edge_detection/db/altsyncram_uqq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_uqq1" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed|altsyncram:ram_inst0|altsyncram_uqq1:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "alt_vip_common_delay" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:control_signal_delay_line" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1471
Info (12128): Elaborating entity "alt_vip_common_delay" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:output_cid_delay_line" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1483
Info (12128): Elaborating entity "alt_vip_common_delay" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_delay:output_did_delay_line" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1495
Info (12128): Elaborating entity "alt_vip_common_fifo2" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1514
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv Line: 105
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv Line: 105
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv Line: 105
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "2"
    Info (12134): Parameter "almost_full_value" = "1"
    Info (12134): Parameter "lpm_numwords" = "2"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "22"
    Info (12134): Parameter "lpm_widthu" = "1"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_tcd1.tdf
    Info (12023): Found entity 1: scfifo_tcd1 File: D:/Desktop/cyclone_v_edge_detection/db/scfifo_tcd1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_tcd1" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_f471.tdf
    Info (12023): Found entity 1: a_dpfifo_f471 File: D:/Desktop/cyclone_v_edge_detection/db/a_dpfifo_f471.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_f471" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo" File: D:/Desktop/cyclone_v_edge_detection/db/scfifo_tcd1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_aaf.tdf
    Info (12023): Found entity 1: a_fefifo_aaf File: D:/Desktop/cyclone_v_edge_detection/db/a_fefifo_aaf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_aaf" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_aaf:fifo_state" File: D:/Desktop/cyclone_v_edge_detection/db/a_dpfifo_f471.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qg7.tdf
    Info (12023): Found entity 1: cntr_qg7 File: D:/Desktop/cyclone_v_edge_detection/db/cntr_qg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_qg7" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|a_fefifo_aaf:fifo_state|cntr_qg7:count_usedw" File: D:/Desktop/cyclone_v_edge_detection/db/a_fefifo_aaf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ns1.tdf
    Info (12023): Found entity 1: altsyncram_0ns1 File: D:/Desktop/cyclone_v_edge_detection/db/altsyncram_0ns1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0ns1" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|altsyncram_0ns1:FIFOram" File: D:/Desktop/cyclone_v_edge_detection/db/a_dpfifo_f471.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf
    Info (12023): Found entity 1: cntr_egb File: D:/Desktop/cyclone_v_edge_detection/db/cntr_egb.tdf Line: 25
Info (12128): Elaborating entity "cntr_egb" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|cntr_egb:rd_ptr_count" File: D:/Desktop/cyclone_v_edge_detection/db/a_dpfifo_f471.tdf Line: 44
Info (12128): Elaborating entity "alt_vip_common_fifo2" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1928
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv Line: 105
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv Line: 105
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv Line: 105
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "2"
    Info (12134): Parameter "almost_full_value" = "3"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_vcd1.tdf
    Info (12023): Found entity 1: scfifo_vcd1 File: D:/Desktop/cyclone_v_edge_detection/db/scfifo_vcd1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_vcd1" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_g471.tdf
    Info (12023): Found entity 1: a_dpfifo_g471 File: D:/Desktop/cyclone_v_edge_detection/db/a_dpfifo_g471.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_g471" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_g471:dpfifo" File: D:/Desktop/cyclone_v_edge_detection/db/scfifo_vcd1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_daf.tdf
    Info (12023): Found entity 1: a_fefifo_daf File: D:/Desktop/cyclone_v_edge_detection/db/a_fefifo_daf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_daf" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_g471:dpfifo|a_fefifo_daf:fifo_state" File: D:/Desktop/cyclone_v_edge_detection/db/a_dpfifo_g471.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf
    Info (12023): Found entity 1: cntr_rg7 File: D:/Desktop/cyclone_v_edge_detection/db/cntr_rg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_rg7" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_g471:dpfifo|a_fefifo_daf:fifo_state|cntr_rg7:count_usedw" File: D:/Desktop/cyclone_v_edge_detection/db/a_fefifo_daf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ns1.tdf
    Info (12023): Found entity 1: altsyncram_1ns1 File: D:/Desktop/cyclone_v_edge_detection/db/altsyncram_1ns1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1ns1" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_g471:dpfifo|altsyncram_1ns1:FIFOram" File: D:/Desktop/cyclone_v_edge_detection/db/a_dpfifo_g471.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf
    Info (12023): Found entity 1: cntr_fgb File: D:/Desktop/cyclone_v_edge_detection/db/cntr_fgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_fgb" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:mm_msg_queue|scfifo:scfifo_component|scfifo_vcd1:auto_generated|a_dpfifo_g471:dpfifo|cntr_fgb:rd_ptr_count" File: D:/Desktop/cyclone_v_edge_detection/db/a_dpfifo_g471.tdf Line: 44
Info (12128): Elaborating entity "alt_vip_common_dc_mixed_widths_fifo" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 2070
Info (12128): Elaborating entity "dcfifo" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv Line: 170
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv Line: 170
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv Line: 170
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_bha2.tdf
    Info (12023): Found entity 1: dcfifo_bha2 File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_bha2.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_bha2" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_a9b.tdf
    Info (12023): Found entity 1: a_gray2bin_a9b File: D:/Desktop/cyclone_v_edge_detection/db/a_gray2bin_a9b.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_a9b" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_gray2bin_a9b:rdptr_g_gray2bin" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_bha2.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9u6.tdf
    Info (12023): Found entity 1: a_graycounter_9u6 File: D:/Desktop/cyclone_v_edge_detection/db/a_graycounter_9u6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_9u6" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_9u6:rdptr_g1p" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_bha2.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_5cc.tdf
    Info (12023): Found entity 1: a_graycounter_5cc File: D:/Desktop/cyclone_v_edge_detection/db/a_graycounter_5cc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_5cc" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|a_graycounter_5cc:wrptr_g1p" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_bha2.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e2d1.tdf
    Info (12023): Found entity 1: altsyncram_e2d1 File: D:/Desktop/cyclone_v_edge_detection/db/altsyncram_e2d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e2d1" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|altsyncram_e2d1:fifo_ram" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_bha2.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: D:/Desktop/cyclone_v_edge_detection/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_3dc:rdaclr" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_bha2.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ad9.tdf
    Info (12023): Found entity 1: dffpipe_ad9 File: D:/Desktop/cyclone_v_edge_detection/db/dffpipe_ad9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ad9" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|dffpipe_ad9:rs_brp" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_bha2.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qnl File: D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_qnl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_qnl" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_bha2.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf
    Info (12023): Found entity 1: dffpipe_bd9 File: D:/Desktop/cyclone_v_edge_detection/db/dffpipe_bd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_bd9" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|alt_synch_pipe_qnl:rs_dgwp|dffpipe_bd9:dffpipe9" File: D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_qnl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf
    Info (12023): Found entity 1: cmpr_ru5 File: D:/Desktop/cyclone_v_edge_detection/db/cmpr_ru5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ru5" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue|dcfifo:input_fifo|dcfifo_bha2:auto_generated|cmpr_ru5:rdempty_eq_comp" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_bha2.tdf Line: 84
Info (12128): Elaborating entity "alt_vip_vfb_sync_ctrl" for hierarchy "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_vfb_sync_ctrl:sync_ctrl" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_alt_vip_cl_vfb_0.v Line: 786
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "anc_buffer_info" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "next_anc_buffer_info" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "frame_buffer_address" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "anc_buffer_address" into its bus
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/soc_system.v Line: 222
Warning (10036): Verilog HDL or VHDL warning at alt_vipitc131_is2vid.sv(299): object "start_of_vsync" assigned a value but never read File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv Line: 299
Info (12128): Elaborating entity "alt_vipitc131_common_sync" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv Line: 392
Info (12128): Elaborating entity "alt_vipitc131_common_trigger_sync" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv Line: 408
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_control" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_control:control" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv Line: 446
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_mode_banks" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv Line: 514
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_calculate_mode" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid_mode_banks.sv Line: 161
Info (12128): Elaborating entity "alt_vipitc131_common_generic_count" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv Line: 607
Info (12128): Elaborating entity "alt_vipitc131_common_generic_count" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv Line: 619
Info (12128): Elaborating entity "alt_vipitc131_common_sync" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv Line: 722
Info (12128): Elaborating entity "alt_vipitc131_common_fifo" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv Line: 944
Info (12128): Elaborating entity "dcfifo" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v Line: 82
Info (12130): Elaborated megafunction instantiation "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v Line: 82
Info (12133): Instantiated megafunction "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_common_fifo.v Line: 82
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info (12134): Parameter "lpm_numwords" = "7684"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_dqq1.tdf
    Info (12023): Found entity 1: dcfifo_dqq1 File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_dqq1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_dqq1" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_sab.tdf
    Info (12023): Found entity 1: a_gray2bin_sab File: D:/Desktop/cyclone_v_edge_detection/db/a_gray2bin_sab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_sab" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_gray2bin_sab:rdptr_g_gray2bin" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_dqq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rv6.tdf
    Info (12023): Found entity 1: a_graycounter_rv6 File: D:/Desktop/cyclone_v_edge_detection/db/a_graycounter_rv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_rv6" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_graycounter_rv6:rdptr_g1p" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_dqq1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ndc.tdf
    Info (12023): Found entity 1: a_graycounter_ndc File: D:/Desktop/cyclone_v_edge_detection/db/a_graycounter_ndc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ndc" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|a_graycounter_ndc:wrptr_g1p" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_dqq1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u8d1.tdf
    Info (12023): Found entity 1: altsyncram_u8d1 File: D:/Desktop/cyclone_v_edge_detection/db/altsyncram_u8d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_u8d1" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|altsyncram_u8d1:fifo_ram" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_dqq1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: D:/Desktop/cyclone_v_edge_detection/db/dffpipe_ue9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|dffpipe_ue9:rs_brp" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_dqq1.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_dpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_dqq1.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: D:/Desktop/cyclone_v_edge_detection/db/dffpipe_ve9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ve9:dffpipe13" File: D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_dpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_epl File: D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_epl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_epl" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp" File: D:/Desktop/cyclone_v_edge_detection/db/dcfifo_dqq1.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: D:/Desktop/cyclone_v_edge_detection/db/dffpipe_0f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_dqq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_0f9:dffpipe16" File: D:/Desktop/cyclone_v_edge_detection/db/alt_synch_pipe_epl.tdf Line: 34
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_statemachine" for hierarchy "soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_is2vid.sv Line: 1093
Info (12128): Elaborating entity "soc_system_hps_ddr3" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/soc_system.v Line: 262
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_address_span_extender:address_span_extender_0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3.v Line: 106
Info (12128): Elaborating entity "soc_system_hps_ddr3_hps" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3.v Line: 150
Info (12128): Elaborating entity "soc_system_hps_ddr3_hps_fpga_interfaces" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v Line: 93
Info (12128): Elaborating entity "soc_system_hps_ddr3_hps_hps_io" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps.v Line: 121
Info (12128): Elaborating entity "soc_system_hps_ddr3_hps_hps_io_border" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io.v Line: 63
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sv Line: 164
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: D:/Desktop/cyclone_v_edge_detection/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_hps:hps|soc_system_hps_ddr3_hps_hps_io:hps_io|soc_system_hps_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "hps_reset_manager" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3.v Line: 157
Info (12128): Elaborating entity "hps_reset" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_reset_manager.v Line: 15
Info (12128): Elaborating entity "altsource_probe" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_reset.v Line: 75
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_reset.v Line: 75
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_reset.v Line: 75
    Info (12134): Parameter "enable_metastability" = "YES"
    Info (12134): Parameter "instance_id" = "RST"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "2"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsource_probe.v Line: 168
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsource_probe.v Line: 242
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 535
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 755
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_reset_manager.v Line: 22
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_reset_manager.v Line: 32
Info (12128): Elaborating entity "soc_system_hps_ddr3_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3.v Line: 180
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v Line: 182
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v Line: 246
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v Line: 327
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v Line: 411
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v Line: 452
Info (12128): Elaborating entity "soc_system_hps_ddr3_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router:router" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v Line: 468
Info (12128): Elaborating entity "soc_system_hps_ddr3_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router:router|soc_system_hps_ddr3_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_hps_ddr3_mm_interconnect_0_router_001" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router_001:router_001" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v Line: 484
Info (12128): Elaborating entity "soc_system_hps_ddr3_mm_interconnect_0_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_router_001:router_001|soc_system_hps_ddr3_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v Line: 534
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 13 to match size of target (1) File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "soc_system_hps_ddr3_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v Line: 551
Info (12128): Elaborating entity "soc_system_hps_ddr3_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v Line: 568
Info (12128): Elaborating entity "soc_system_hps_ddr3_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_hps_ddr3_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v Line: 602
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_mm_interconnect_0.v Line: 631
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|soc_system_hps_ddr3_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3.v Line: 243
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_hps_ddr3:hps_ddr3|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "soc_system_pll_0" for hierarchy "soc_system:u0|soc_system_pll_0:pll_0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/soc_system.v Line: 270
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_pll_0.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_pll_0.v Line: 88
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_pll_0.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "160.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "soc_system_pll_1" for hierarchy "soc_system:u0|soc_system_pll_1:pll_1" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/soc_system.v Line: 278
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_system:u0|soc_system_pll_1:pll_1|altera_pll:altera_pll_i" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_pll_1.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_pll_1:pll_1|altera_pll:altera_pll_i" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_pll_1.v Line: 88
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_pll_1:pll_1|altera_pll:altera_pll_i" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_pll_1.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "148.499994 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "23.951611 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/soc_system.v Line: 305
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 220
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 280
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_ddr3_hps_f2h_sdram0_data_translator" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 344
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 425
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 506
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_ddr3_hps_f2h_sdram0_data_agent" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 590
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_ddr3_hps_f2h_sdram0_data_agent_rsp_fifo" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 631
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 647
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 679
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 696
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 736
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 759
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 776
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/soc_system.v Line: 368
Info (12128): Elaborating entity "I2C_OV5642_Config" for hierarchy "I2C_OV5642_Config:I2C_OV5642_Config_u0" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 192
Warning (10762): Verilog HDL Case Statement warning at I2C_OV5642_Config.v(124): can't check case statement for completeness because the case expression has too many possible states File: D:/Desktop/cyclone_v_edge_detection/ov5642/I2C_OV5642_Config.v Line: 124
Info (12128): Elaborating entity "I2C_OV5642_Controller" for hierarchy "I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0" File: D:/Desktop/cyclone_v_edge_detection/ov5642/I2C_OV5642_Config.v Line: 70
Info (12128): Elaborating entity "I2C_OV5642_WRITE_WDATA" for hierarchy "I2C_OV5642_Config:I2C_OV5642_Config_u0|I2C_OV5642_Controller:u0|I2C_OV5642_WRITE_WDATA:wrd" File: D:/Desktop/cyclone_v_edge_detection/ov5642/I2C_OV5642_Controller.v Line: 78
Info (12128): Elaborating entity "I2C_HDMI_Config" for hierarchy "I2C_HDMI_Config:u_I2C_HDMI_Config" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 203
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0" File: D:/Desktop/cyclone_v_edge_detection/hdmi/I2C_HDMI_Config.v Line: 64
Info (12128): Elaborating entity "HDMI_I2C_WRITE_WDATA" for hierarchy "I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|HDMI_I2C_WRITE_WDATA:wrd" File: D:/Desktop/cyclone_v_edge_detection/hdmi/I2C_Controller.v Line: 71
Info (12128): Elaborating entity "edge_detection" for hierarchy "edge_detection:edge_detection_u0" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 221
Warning (10230): Verilog HDL assignment warning at edge_detection.v(32): truncated value with size 32 to match size of target (12) File: D:/Desktop/cyclone_v_edge_detection/edge_detection/edge_detection.v Line: 32
Info (12128): Elaborating entity "sqrt" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0" File: D:/Desktop/cyclone_v_edge_detection/edge_detection/edge_detection.v Line: 50
Info (12128): Elaborating entity "altsqrt" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: D:/Desktop/cyclone_v_edge_detection/edge_detection/sqrt.v Line: 63
Info (12130): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: D:/Desktop/cyclone_v_edge_detection/edge_detection/sqrt.v Line: 63
Info (12133): Instantiated megafunction "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/edge_detection/sqrt.v Line: 63
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "q_port_width" = "12"
    Info (12134): Parameter "r_port_width" = "13"
    Info (12134): Parameter "width" = "24"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_djc.tdf
    Info (12023): Found entity 1: add_sub_djc File: D:/Desktop/cyclone_v_edge_detection/db/add_sub_djc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_djc" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_djc:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cjc.tdf
    Info (12023): Found entity 1: add_sub_cjc File: D:/Desktop/cyclone_v_edge_detection/db/add_sub_cjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_cjc" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_cjc:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bjc.tdf
    Info (12023): Found entity 1: add_sub_bjc File: D:/Desktop/cyclone_v_edge_detection/db/add_sub_bjc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bjc" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_bjc:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ajc.tdf
    Info (12023): Found entity 1: add_sub_ajc File: D:/Desktop/cyclone_v_edge_detection/db/add_sub_ajc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ajc" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_ajc:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9jc.tdf
    Info (12023): Found entity 1: add_sub_9jc File: D:/Desktop/cyclone_v_edge_detection/db/add_sub_9jc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_9jc" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_9jc:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1ic.tdf
    Info (12023): Found entity 1: add_sub_1ic File: D:/Desktop/cyclone_v_edge_detection/db/add_sub_1ic.tdf Line: 22
Info (12128): Elaborating entity "add_sub_1ic" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_1ic:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0ic.tdf
    Info (12023): Found entity 1: add_sub_0ic File: D:/Desktop/cyclone_v_edge_detection/db/add_sub_0ic.tdf Line: 22
Info (12128): Elaborating entity "add_sub_0ic" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_0ic:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vhc.tdf
    Info (12023): Found entity 1: add_sub_vhc File: D:/Desktop/cyclone_v_edge_detection/db/add_sub_vhc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_vhc" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_vhc:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uhc.tdf
    Info (12023): Found entity 1: add_sub_uhc File: D:/Desktop/cyclone_v_edge_detection/db/add_sub_uhc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_uhc" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_uhc:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_thc.tdf
    Info (12023): Found entity 1: add_sub_thc File: D:/Desktop/cyclone_v_edge_detection/db/add_sub_thc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_thc" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_thc:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_shc.tdf
    Info (12023): Found entity 1: add_sub_shc File: D:/Desktop/cyclone_v_edge_detection/db/add_sub_shc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_shc" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_shc:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qhc.tdf
    Info (12023): Found entity 1: add_sub_qhc File: D:/Desktop/cyclone_v_edge_detection/db/add_sub_qhc.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qhc" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_qhc:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:a_delay" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "edge_detection:edge_detection_u0|sqrt:sqrt_u0|altsqrt:ALTSQRT_component" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "shift_register" for hierarchy "edge_detection:edge_detection_u0|shift_register:shift_register_u0" File: D:/Desktop/cyclone_v_edge_detection/edge_detection/edge_detection.v Line: 63
Info (12128): Elaborating entity "altshift_taps" for hierarchy "edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component" File: D:/Desktop/cyclone_v_edge_detection/edge_detection/shift_register.v Line: 88
Info (12130): Elaborated megafunction instantiation "edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component" File: D:/Desktop/cyclone_v_edge_detection/edge_detection/shift_register.v Line: 88
Info (12133): Instantiated megafunction "edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: D:/Desktop/cyclone_v_edge_detection/edge_detection/shift_register.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "1920"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_pl61.tdf
    Info (12023): Found entity 1: shift_taps_pl61 File: D:/Desktop/cyclone_v_edge_detection/db/shift_taps_pl61.tdf Line: 28
Info (12128): Elaborating entity "shift_taps_pl61" for hierarchy "edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated" File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pmj1.tdf
    Info (12023): Found entity 1: altsyncram_pmj1 File: D:/Desktop/cyclone_v_edge_detection/db/altsyncram_pmj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pmj1" for hierarchy "edge_detection:edge_detection_u0|shift_register:shift_register_u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pl61:auto_generated|altsyncram_pmj1:altsyncram2" File: D:/Desktop/cyclone_v_edge_detection/db/shift_taps_pl61.tdf Line: 38
Info (12128): Elaborating entity "buffer_iobuf_in_i2i" for hierarchy "buffer_iobuf_in_i2i:buffer_u0" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 246
Warning (12010): Port "probe" on the entity instantiation of "altsource_probe_component" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND. File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_reset.v Line: 75
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.11.27.09:16:23 Progress: Loading slde897e235/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde897e235/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Desktop/cyclone_v_edge_detection/db/ip/slde897e235/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Desktop/cyclone_v_edge_detection/db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Desktop/cyclone_v_edge_detection/db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Desktop/cyclone_v_edge_detection/db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Desktop/cyclone_v_edge_detection/db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Desktop/cyclone_v_edge_detection/db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Desktop/cyclone_v_edge_detection/db/ip/slde897e235/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_tcd1:auto_generated|a_dpfifo_f471:dpfifo|altsyncram_0ns1:FIFOram|q_b[0]" File: D:/Desktop/cyclone_v_edge_detection/db/altsyncram_0ns1.tdf Line: 39
Info (13014): Ignored 240 buffer(s)
    Info (13016): Ignored 12 CARRY_SUM buffer(s)
    Info (13019): Ignored 228 SOFT buffer(s)
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Video and Image Processing Suite" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-FRAME_BUFFER_II
        Warning (265074): The Frame Buffer II MegaCore function will be disabled after time-out is reached
        Warning (265074): The Frame Buffer II MegaCore function will be disabled after time-out is reached
        Warning (265074): The Frame Buffer II MegaCore function will be disabled after time-out is reached
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 56 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "HDMI_I2C_SCL" and its non-tri-state driver. File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 9
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "HDMI_I2S" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 11
    Warning (13040): bidirectional pin "HDMI_LRCLK" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 12
    Warning (13040): bidirectional pin "HDMI_MCLK" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 13
    Warning (13040): bidirectional pin "HDMI_SCLK" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 14
    Warning (13040): bidirectional pin "HPS_CONV_USB_N" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 23
    Warning (13040): bidirectional pin "HPS_ENET_INT_N" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 41
    Warning (13040): bidirectional pin "HPS_ENET_MDIO" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 43
    Warning (13040): bidirectional pin "HPS_GSENSOR_INT" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 49
    Warning (13040): bidirectional pin "HPS_I2C0_SCLK" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 50
    Warning (13040): bidirectional pin "HPS_I2C0_SDAT" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 51
    Warning (13040): bidirectional pin "HPS_I2C1_SCLK" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 52
    Warning (13040): bidirectional pin "HPS_I2C1_SDAT" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 53
    Warning (13040): bidirectional pin "HPS_KEY" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 54
    Warning (13040): bidirectional pin "HPS_LTC_GPIO" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 56
    Warning (13040): bidirectional pin "HPS_SPIM_SS" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 63
    Warning (13040): bidirectional pin "HPS_USB_DATA[0]" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 67
    Warning (13040): bidirectional pin "HPS_USB_DATA[1]" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 67
    Warning (13040): bidirectional pin "HPS_USB_DATA[2]" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 67
    Warning (13040): bidirectional pin "HPS_USB_DATA[3]" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 67
    Warning (13040): bidirectional pin "HPS_USB_DATA[4]" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 67
    Warning (13040): bidirectional pin "HPS_USB_DATA[5]" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 67
    Warning (13040): bidirectional pin "HPS_USB_DATA[6]" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 67
    Warning (13040): bidirectional pin "HPS_USB_DATA[7]" has no driver File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 67
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[11]" merged with LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[24]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
    Info (13026): Duplicate LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[16]" merged with LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[24]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
    Info (13026): Duplicate LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[17]" merged with LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[24]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
    Info (13026): Duplicate LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[3]" merged with LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[25]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
    Info (13026): Duplicate LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[2]" merged with LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[25]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
    Info (13026): Duplicate LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[0]" merged with LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[1]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
    Info (13026): Duplicate LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[8]" merged with LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[19]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
    Info (13026): Duplicate LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[9]" merged with LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[19]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
    Info (13026): Duplicate LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[10]" merged with LATCH primitive "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_data[19]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 328
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HDMI_I2C_SCL~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 9
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 32
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 33
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 33
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 33
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 33
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 34
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 34
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 34
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 34
    Warning (13010): Node "HPS_LED~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 55
    Warning (13010): Node "HPS_SD_CMD~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 58
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 59
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 59
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 59
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 59
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HPS_ENET_GTX_CLK" is stuck at GND File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 40
    Warning (13410): Pin "HPS_ENET_MDC" is stuck at GND File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 42
    Warning (13410): Pin "HPS_ENET_TX_DATA[0]" is stuck at GND File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 47
    Warning (13410): Pin "HPS_ENET_TX_DATA[1]" is stuck at GND File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 47
    Warning (13410): Pin "HPS_ENET_TX_DATA[2]" is stuck at GND File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 47
    Warning (13410): Pin "HPS_ENET_TX_DATA[3]" is stuck at GND File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 47
    Warning (13410): Pin "HPS_ENET_TX_EN" is stuck at GND File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 48
    Warning (13410): Pin "HPS_SPIM_CLK" is stuck at GND File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 60
    Warning (13410): Pin "HPS_SPIM_MOSI" is stuck at GND File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 62
    Warning (13410): Pin "HPS_USB_STP" is stuck at GND File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 70
    Warning (13410): Pin "LED[0]" is stuck at VCC File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 76
    Warning (13410): Pin "LED[6]" is stuck at GND File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 76
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 237 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|in_send_data" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 62
    Info (17048): Logic cell "soc_system:u0|TERASIC_CAMERA:terasic_camera_0|in_send_control" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/terasic_camera.v Line: 61
    Info (17048): Logic cell "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_din[9]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1764
    Info (17048): Logic cell "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_din[3]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1764
    Info (17048): Logic cell "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_din[4]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1764
    Info (17048): Logic cell "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_din[5]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1764
    Info (17048): Logic cell "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_din[6]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1764
    Info (17048): Logic cell "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_din[7]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1764
    Info (17048): Logic cell "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_din[8]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1764
    Info (17048): Logic cell "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_din[0]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1764
    Info (17048): Logic cell "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_din[1]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1764
    Info (17048): Logic cell "soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|mm_msg_din[2]" File: D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv Line: 1764
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_hps_ddr3_hps_hps_io_border:border"
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file D:/Desktop/cyclone_v_edge_detection/output_files/cyclone_v_edge_detection.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 30 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance soc_system:u0|soc_system_pll_1:pll_1|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance soc_system:u0|soc_system_pll_1:pll_1|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "HPS_ENET_RX_CLK" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 44
    Warning (15610): No output dependent on input pin "HPS_ENET_RX_DATA[0]" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 45
    Warning (15610): No output dependent on input pin "HPS_ENET_RX_DATA[1]" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 45
    Warning (15610): No output dependent on input pin "HPS_ENET_RX_DATA[2]" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 45
    Warning (15610): No output dependent on input pin "HPS_ENET_RX_DATA[3]" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 45
    Warning (15610): No output dependent on input pin "HPS_ENET_RX_DV" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 46
    Warning (15610): No output dependent on input pin "HPS_SPIM_MISO" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 61
    Warning (15610): No output dependent on input pin "HPS_USB_CLKOUT" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 66
    Warning (15610): No output dependent on input pin "HPS_USB_DIR" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 68
    Warning (15610): No output dependent on input pin "HPS_USB_NXT" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 69
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 73
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 73
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 79
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 79
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v Line: 79
Info (21057): Implemented 8701 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 83 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 7574 logic cells
    Info (21064): Implemented 283 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings
    Info: Peak virtual memory: 5270 megabytes
    Info: Processing ended: Fri Nov 27 09:17:04 2020
    Info: Elapsed time: 00:03:29
    Info: Total CPU time (on all processors): 00:05:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Desktop/cyclone_v_edge_detection/output_files/cyclone_v_edge_detection.map.smsg.


