// Seed: 317486279
module module_0 ();
  always $display(1, (id_1), id_1);
  wire id_2;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input wor id_0
);
  parameter id_2 = 1'h0;
  wire id_3;
  always begin : LABEL_0
    id_2[-1] <= -1'b0;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    output wand  id_1
);
  id_3(
      -1, 1, id_1 & -1, 1, 1
  );
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri id_6
);
  wire id_8;
  assign id_1 = id_0;
  assign id_5 = 1 == -1;
  assign id_1 = id_4;
  and primCall (id_1, id_10, id_2, id_4, id_6, id_8, id_9);
  wire id_9;
  wire id_10;
  assign id_9 = -1;
  module_0 modCall_1 ();
endmodule
