<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.2.0.38.1" title="frame" device="LIFCL-17-8UWG72C" performance_grade="8_Low-Power_1.0V" default_implementation="frame">
    <Options/>
    <Implementation title="frame" dir="frame" description="frame" synthesis="lse" default_strategy="Strategy">
        <Options VERILOG_DIRECTIVES="RADIANT=1" VerilogStandard="System Verilog" def_top="top" hdl_sort="off">
            <Option name="include path" value="../modules/camera/jlib"/>
            <Option name="top" value="top"/>
        </Options>
        <Source name="../top.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="top"/>
        </Source>
        <Source name="../modules/pll/pll_wrapper.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/reset/reset_global.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/reset/reset_sync.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/spi/spi_peripheral.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/spi/spi_register.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/graphics/color_palette.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/graphics/display_buffers.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/graphics/display_driver.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/graphics/graphics.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/graphics/sprite_engine.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/camera.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/debayer.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/metering.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/crop.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/image_buffer.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="pll_ip/pll_ip.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="byte_to_pixel_ip/byte_to_pixel_ip.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="csi2_receiver_ip/csi2_receiver_ip.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="sim_only/pixel_to_byte_ip/pixel_to_byte_ip.ipx" type="IPX_Module" type_short="IPX" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="sim_only/csi2_transmitter_ip/csi2_transmitter_ip.ipx" type="IPX_Module" type_short="IPX" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="../modules/camera/jisp/jisp.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jisp/mcu_buffer.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jisp/rgb2yuv.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jisp/subsample.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jenc/bitpacker.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jenc/bytepacker.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jenc/dct_1d_aan.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jenc/dct_2d.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jenc/entropy.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jenc/huff_tables.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jenc/jenc.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jenc/quant_seq_mult_15x13_p4.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jenc/quant.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jenc/quant_tables.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="jisp/ram_dp_w18_d360/ram_dp_w18_d360.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="jisp/ram_dp_w64_b8_d1440/ram_dp_w64_b8_d1440.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="jisp/ram_dp_w64_b8_d2880/ram_dp_w64_b8_d2880.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="../modules/camera/jenc_cdc.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/rgb_cdc.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="jenc/ram_dp_w32_b4_d64/ram_dp_w32_b4_d64.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="../modules/camera/jenc/transpose.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../modules/camera/jenc/zigzag.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/frame/frame.ldc" type="LSE Design Constraints File" type_short="LDC">
            <Options/>
        </Source>
        <Source name="source/frame/frame.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy" file="strategy.sty"/>
</RadiantProject>
