xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../simple_FSM_vhdl.srcs/sources_1/bd/design_1/ipshared/4fba"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../simple_FSM_vhdl.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_Debouncer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Debouncer_0_0/sim/design_1_Debouncer_0_0.vhd,incdir="../../../../simple_FSM_vhdl.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_sim_netlist.vhdl,incdir="../../../../simple_FSM_vhdl.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_StateMachine_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_StateMachine_0_0/sim/design_1_StateMachine_0_0.vhd,incdir="../../../../simple_FSM_vhdl.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_Debouncer_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Debouncer_0_1/sim/design_1_Debouncer_0_1.vhd,incdir="../../../../simple_FSM_vhdl.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../simple_FSM_vhdl.srcs/sources_1/bd/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
