

================================================================
== Vitis HLS Report for 'axi_polar_translatev2'
================================================================
* Date:           Fri May 31 12:48:05 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_polar_translate_v2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1089|     1089|  10.890 us|  10.890 us|  1090|  1090|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_atan2_cordic_float_s_fu_89  |atan2_cordic_float_s  |       62|       62|  0.620 us|  0.620 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |     1087|     1087|        65|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 1
  Pipeline-0 : II = 1, D = 65, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 2 
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 68 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_data_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_modulus_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_modulus_V"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_phase_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_phase_V"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%br_ln14 = br void" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:14]   --->   Operation 75 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.44>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%inc9 = phi i10 %add_ln26, void, i10 0, void" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:26]   --->   Operation 76 'phi' 'inc9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln26 = add i10 %inc9, i10 1" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:26]   --->   Operation 77 'add' 'add_ln26' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%in_data_V_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_data_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'read' 'in_data_V_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %in_data_V_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_M_value = bitcast i32 %trunc_ln145" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'bitcast' 'tmp_M_value' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %in_data_V_read, i32 32, i32 63" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'partselect' 'trunc_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_M_value_1 = bitcast i32 %trunc_ln145_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'bitcast' 'tmp_M_value_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp_M_value, i32 %tmp_M_value" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:19]   --->   Operation 83 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [4/4] (5.70ns)   --->   "%mul4 = fmul i32 %tmp_M_value_1, i32 %tmp_M_value_1" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:19]   --->   Operation 84 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [64/64] (6.44ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 85 'call' 'phase' <Predicate = true> <Delay = 6.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (1.77ns)   --->   "%icmp_ln26 = icmp_eq  i10 %inc9, i10 1023" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:26]   --->   Operation 86 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void, void" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:26]   --->   Operation 87 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 88 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp_M_value, i32 %tmp_M_value" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:19]   --->   Operation 88 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [3/4] (5.70ns)   --->   "%mul4 = fmul i32 %tmp_M_value_1, i32 %tmp_M_value_1" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:19]   --->   Operation 89 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [63/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 90 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 91 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp_M_value, i32 %tmp_M_value" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:19]   --->   Operation 91 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [2/4] (5.70ns)   --->   "%mul4 = fmul i32 %tmp_M_value_1, i32 %tmp_M_value_1" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:19]   --->   Operation 92 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [62/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 93 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 94 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp_M_value, i32 %tmp_M_value" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:19]   --->   Operation 94 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/4] (5.70ns)   --->   "%mul4 = fmul i32 %tmp_M_value_1, i32 %tmp_M_value_1" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:19]   --->   Operation 95 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [61/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 96 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 97 [5/5] (7.25ns)   --->   "%x_assign = fadd i32 %mul, i32 %mul4" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:19]   --->   Operation 97 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [60/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 98 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 99 [4/5] (7.25ns)   --->   "%x_assign = fadd i32 %mul, i32 %mul4" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:19]   --->   Operation 99 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [59/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 100 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 101 [3/5] (7.25ns)   --->   "%x_assign = fadd i32 %mul, i32 %mul4" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:19]   --->   Operation 101 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [58/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 102 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 103 [2/5] (7.25ns)   --->   "%x_assign = fadd i32 %mul, i32 %mul4" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:19]   --->   Operation 103 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [57/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 104 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 105 [1/5] (7.25ns)   --->   "%x_assign = fadd i32 %mul, i32 %mul4" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:19]   --->   Operation 105 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [56/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 106 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 107 [55/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 107 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 108 [54/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 108 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 109 [53/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 109 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 110 [52/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 110 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 111 [51/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 111 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 112 [50/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 112 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 113 [49/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 113 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 114 [48/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 114 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 115 [47/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 115 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 116 [46/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 116 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 117 [45/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 117 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 118 [44/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 118 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 119 [43/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 119 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 120 [42/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 120 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 121 [41/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 121 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 122 [40/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 122 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 123 [39/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 123 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 124 [38/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 124 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 125 [37/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 125 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 126 [36/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 126 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 127 [35/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 127 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 128 [34/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 128 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 129 [33/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 129 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 130 [32/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 130 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 131 [31/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 131 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 132 [30/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 132 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 133 [29/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 133 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 134 [28/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 134 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 135 [27/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 135 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 136 [26/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 136 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 137 [25/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 137 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 138 [24/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 138 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 139 [23/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 139 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 140 [22/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 140 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 141 [21/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 141 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 142 [20/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 142 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 143 [19/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 143 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 144 [18/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 144 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 145 [17/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 145 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 146 [16/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 146 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 147 [16/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 147 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 148 [15/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 148 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 149 [15/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 149 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 150 [14/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 150 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 151 [14/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 151 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 152 [13/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 152 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 153 [13/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 153 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 154 [12/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 154 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 155 [12/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 155 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 156 [11/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 156 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 157 [11/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 157 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 158 [10/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 158 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 159 [10/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 159 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 160 [9/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 160 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 161 [9/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 161 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 162 [8/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 162 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 163 [8/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 163 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 164 [7/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 164 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 165 [7/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 165 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 166 [6/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 166 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 167 [6/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 167 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 168 [5/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 168 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 169 [5/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 169 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 170 [4/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 170 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 171 [4/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 171 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 172 [3/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 172 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 173 [3/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 173 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 174 [2/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 174 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 175 [2/64] (7.25ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 175 'call' 'phase' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 6.23>
ST_65 : Operation 176 [1/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 176 'fsqrt' 'modulus' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 177 [1/64] (4.01ns)   --->   "%phase = call i32 @atan2_cordic<float>, i32 %tmp_M_value_1, i32 %tmp_M_value" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/atan2float.cpp:7]   --->   Operation 177 'call' 'phase' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %modulus" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 178 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 179 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_modulus_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 179 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_65 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln174_1 = bitcast i32 %phase" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 180 'bitcast' 'bitcast_ln174_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 181 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_phase_V, i32 %bitcast_ln174_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 181 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 66 <SV = 65> <Delay = 0.00>
ST_66 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 183 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 184 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_modulus_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 184 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_66 : Operation 185 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_phase_V, i32 %bitcast_ln174_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 185 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_66 : Operation 186 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 186 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>

State 67 <SV = 66> <Delay = 0.00>
ST_67 : Operation 187 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [axi_polar_translate_v2/axi_polar_translate_v2.cpp:29]   --->   Operation 187 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_modulus_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_phase_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
br_ln14           (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111110]
inc9              (phi              ) [ 00111111111111111111111111111111111111111111111111111111111111111110]
add_ln26          (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111110]
in_data_V_read    (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln145       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_value       (bitcast          ) [ 00111111111111111111111111111111111111111111111111111111111111111100]
trunc_ln145_1     (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_value_1     (bitcast          ) [ 00111111111111111111111111111111111111111111111111111111111111111100]
icmp_ln26         (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111110]
br_ln26           (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111110]
mul               (fmul             ) [ 00100011111000000000000000000000000000000000000000000000000000000000]
mul4              (fmul             ) [ 00100011111000000000000000000000000000000000000000000000000000000000]
x_assign          (fadd             ) [ 00100000000111111111111111111111111111111111111111111111111111111100]
modulus           (fsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
phase             (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln174     (bitcast          ) [ 00100000000000000000000000000000000000000000000000000000000000000010]
bitcast_ln174_1   (bitcast          ) [ 00100000000000000000000000000000000000000000000000000000000000000010]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln174       (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000]
ret_ln29          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_modulus_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_modulus_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_phase_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_phase_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="atan2_cordic<float>"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="in_data_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data_V_read/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/65 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_write_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/65 "/>
</bind>
</comp>

<comp id="78" class="1005" name="inc9_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="1"/>
<pin id="80" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inc9 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="inc9_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="1" slack="1"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inc9/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_atan2_cordic_float_s_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="phase/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="0" index="1" bw="32" slack="1"/>
<pin id="98" dir="1" index="2" bw="32" slack="40"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="40"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="modulus/50 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln26_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln145_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_M_value_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_value/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln145_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="0"/>
<pin id="133" dir="0" index="3" bw="7" slack="0"/>
<pin id="134" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_M_value_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_value_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln26_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bitcast_ln174_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/65 "/>
</bind>
</comp>

<comp id="157" class="1004" name="bitcast_ln174_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_1/65 "/>
</bind>
</comp>

<comp id="162" class="1005" name="add_ln26_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="167" class="1005" name="tmp_M_value_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_M_value "/>
</bind>
</comp>

<comp id="174" class="1005" name="tmp_M_value_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_M_value_1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="icmp_ln26_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="185" class="1005" name="mul_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="190" class="1005" name="mul4_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="x_assign_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="40"/>
<pin id="197" dir="1" index="1" bw="32" slack="40"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="200" class="1005" name="bitcast_ln174_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln174 "/>
</bind>
</comp>

<comp id="205" class="1005" name="bitcast_ln174_1_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln174_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="28" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="42" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="42" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="82" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="58" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="128"><net_src comp="122" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="58" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="142"><net_src comp="129" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="150"><net_src comp="82" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="107" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="160"><net_src comp="89" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="165"><net_src comp="112" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="170"><net_src comp="122" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="177"><net_src comp="139" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="184"><net_src comp="146" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="99" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="193"><net_src comp="103" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="198"><net_src comp="95" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="203"><net_src comp="152" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="208"><net_src comp="157" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="71" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_modulus_V | {66 }
	Port: out_phase_V | {66 }
 - Input state : 
	Port: axi_polar_translatev2 : in_data_V | {2 }
  - Chain level:
	State 1
	State 2
		add_ln26 : 1
		tmp_M_value : 1
		tmp_M_value_1 : 1
		mul : 2
		mul4 : 2
		phase : 2
		icmp_ln26 : 1
		br_ln26 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
		bitcast_ln174 : 1
		write_ln174 : 2
		bitcast_ln174_1 : 1
		write_ln174 : 2
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_atan2_cordic_float_s_fu_89 |    4    | 13.5391 |   8217  |  19703  |
|----------|--------------------------------|---------|---------|---------|---------|
|   fmul   |            grp_fu_99           |    3    |    0    |   143   |   321   |
|          |           grp_fu_103           |    3    |    0    |   143   |   321   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fadd   |            grp_fu_95           |    2    |    0    |   205   |   390   |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |         add_ln26_fu_112        |    0    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln26_fu_146        |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |    in_data_V_read_read_fu_58   |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   write  |         grp_write_fu_64        |    0    |    0    |    0    |    0    |
|          |         grp_write_fu_71        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   fsqrt  |           grp_fu_107           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |       trunc_ln145_fu_118       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|      trunc_ln145_1_fu_129      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    12   | 13.5391 |   8708  |  20759  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln26_reg_162   |   10   |
|bitcast_ln174_1_reg_205|   32   |
| bitcast_ln174_reg_200 |   32   |
|   icmp_ln26_reg_181   |    1   |
|      inc9_reg_78      |   10   |
|      mul4_reg_190     |   32   |
|      mul_reg_185      |   32   |
| tmp_M_value_1_reg_174 |   32   |
|  tmp_M_value_reg_167  |   32   |
|    x_assign_reg_195   |   32   |
+-----------------------+--------+
|         Total         |   245  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|         grp_write_fu_64        |  p2  |   2  |  32  |   64   ||    9    |
|         grp_write_fu_71        |  p2  |   2  |  32  |   64   ||    9    |
| grp_atan2_cordic_float_s_fu_89 |  p1  |   2  |  32  |   64   ||    9    |
| grp_atan2_cordic_float_s_fu_89 |  p2  |   2  |  32  |   64   ||    9    |
|            grp_fu_99           |  p0  |   2  |  32  |   64   ||    9    |
|            grp_fu_99           |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_103           |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_103           |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   512  ||  12.704 ||    72   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |   13   |  8708  |  20759 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   245  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   26   |  8953  |  20831 |
+-----------+--------+--------+--------+--------+
