
*** Running vivado
    with args -log TopSys.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopSys.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopSys.tcl -notrace
Command: synth_design -top TopSys -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16008 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Delay.v:75]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 304.582 ; gain = 94.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopSys' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/TopSys.v:1]
WARNING: [Synth 8-387] label required on module instance [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/TopSys.v:58]
INFO: [Synth 8-638] synthesizing module 'Distortion' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Distortion.v:2]
INFO: [Synth 8-256] done synthesizing module 'Distortion' (1#1) [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Distortion.v:2]
WARNING: [Synth 8-387] label required on module instance [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/TopSys.v:60]
INFO: [Synth 8-638] synthesizing module 'Delay' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Delay.v:2]
	Parameter SIZE bound to: 10000 - type: integer 
WARNING: [Synth 8-387] label required on module instance [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Delay.v:84]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (2#1) [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Delay' (3#1) [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Delay.v:2]
WARNING: [Synth 8-387] label required on module instance [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/TopSys.v:62]
INFO: [Synth 8-638] synthesizing module 'Octave' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Octave.v:2]
WARNING: [Synth 8-387] label required on module instance [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Octave.v:48]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_1' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_1' (4#1) [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-4471] merging register 'rOctaveBelow_reg[23:0]' into 'lOctaveBelow_reg[23:0]' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Octave.v:57]
INFO: [Synth 8-256] done synthesizing module 'Octave' (5#1) [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Octave.v:2]
WARNING: [Synth 8-387] label required on module instance [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/TopSys.v:64]
INFO: [Synth 8-638] synthesizing module 'Tremolo' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Tremolo.v:2]
INFO: [Synth 8-256] done synthesizing module 'Tremolo' (6#1) [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Tremolo.v:2]
WARNING: [Synth 8-387] label required on module instance [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/TopSys.v:66]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Control.v:3]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Control.v:3]
WARNING: [Synth 8-387] label required on module instance [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/TopSys.v:70]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (8#1) [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-387] label required on module instance [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/TopSys.v:72]
INFO: [Synth 8-638] synthesizing module 'I2SAudio' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/I2SAudio.v:1]
INFO: [Synth 8-256] done synthesizing module 'I2SAudio' (9#1) [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/I2SAudio.v:1]
WARNING: [Synth 8-387] label required on module instance [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/TopSys.v:78]
INFO: [Synth 8-638] synthesizing module 'I2CConfig' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/I2CConfig.v:23]
INFO: [Synth 8-256] done synthesizing module 'I2CConfig' (10#1) [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/I2CConfig.v:23]
INFO: [Synth 8-256] done synthesizing module 'TopSys' (11#1) [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/TopSys.v:1]
WARNING: [Synth 8-3917] design TopSys has port ac_muten driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 333.332 ; gain = 123.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 333.332 ; gain = 123.465
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'nolabel_line70' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/TopSys.v:70]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'nolabel_line60/nolabel_line84' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Delay.v:84]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_1' instantiated as 'nolabel_line62/nolabel_line48' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Octave.v:48]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/dcp/clk_wiz_0_in_context.xdc] for cell 'nolabel_line70'
Finished Parsing XDC File [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/dcp/clk_wiz_0_in_context.xdc] for cell 'nolabel_line70'
Parsing XDC File [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/dcp_2/dist_mem_gen_0_in_context.xdc] for cell 'nolabel_line60/nolabel_line84'
Finished Parsing XDC File [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/dcp_2/dist_mem_gen_0_in_context.xdc] for cell 'nolabel_line60/nolabel_line84'
Parsing XDC File [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/dcp_3/dist_mem_gen_1_in_context.xdc] for cell 'nolabel_line62/nolabel_line48'
Finished Parsing XDC File [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/dcp_3/dist_mem_gen_1_in_context.xdc] for cell 'nolabel_line62/nolabel_line48'
Parsing XDC File [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/constrs_1/new/Zybo-Master.xdc]
Finished Parsing XDC File [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/constrs_1/new/Zybo-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/constrs_1/new/Zybo-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopSys_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopSys_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 645.863 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 645.863 ; gain = 435.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 645.863 ; gain = 435.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/.Xil/Vivado-7652-DESKTOP-N4AP444/dcp/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for nolabel_line62/nolabel_line48. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 645.863 ; gain = 435.996
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Octave.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Octave.v:190]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Octave.v:193]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/Octave.v:190]
INFO: [Synth 8-5546] ROM "we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addresspointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "delay_btn_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "delay_btn_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "octave_btn_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tremolo_btn_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'rChannelREC_reg[23:0]' into 'lChannelREC_reg[23:0]' [C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.srcs/sources_1/new/I2SAudio.v:46]
INFO: [Synth 8-5545] ROM "phasecount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "lChannelREC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "shiftOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "phasecount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phasecount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 645.863 ; gain = 435.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 23    
	   2 Input     24 Bit       Adders := 5     
	   3 Input     24 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 15    
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 24    
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 29    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 20    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 147   
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopSys 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module Distortion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
Module Delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
Module Octave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 2     
	   3 Input     24 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 12    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Tremolo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
Module I2SAudio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module I2CConfig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 17    
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 29    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 107   
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addresspointer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "we" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP lChannelTremoloOut4, operation Mode is: A*B.
DSP Report: operator lChannelTremoloOut4 is absorbed into DSP lChannelTremoloOut4.
DSP Report: Generating DSP rChannelTremoloOut4, operation Mode is: A*B.
DSP Report: operator rChannelTremoloOut4 is absorbed into DSP rChannelTremoloOut4.
INFO: [Synth 8-5545] ROM "phasecount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "lChannelREC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "shiftOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phasecount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regSel" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design TopSys has port ac_muten driven by constant 1
WARNING: [Synth 8-3332] Sequential element (addresspointer_reg[9]) is unused and will be removed from module Octave.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 645.863 ; gain = 435.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Tremolo     | A*B         | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Tremolo     | A*B         | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line70/clk_out1' to pin 'nolabel_line70/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 658.887 ; gain = 449.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 676.203 ; gain = 466.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 711.750 ; gain = 501.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 711.750 ; gain = 501.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 711.750 ; gain = 501.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 711.750 ; gain = 501.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 711.750 ; gain = 501.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 711.750 ; gain = 501.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 711.750 ; gain = 501.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
|3     |dist_mem_gen_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |dist_mem_gen_1 |     1|
|4     |BUFG           |     3|
|5     |CARRY4         |  1303|
|6     |DSP48E1_1      |     2|
|7     |LUT1           |   541|
|8     |LUT2           |   547|
|9     |LUT3           |   546|
|10    |LUT4           |  2502|
|11    |LUT5           |  1402|
|12    |LUT6           |   584|
|13    |FDRE           |   597|
|14    |FDSE           |     1|
|15    |IBUF           |     9|
|16    |OBUF           |    10|
|17    |OBUFT          |     2|
+------+---------------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  8098|
|2     |  nolabel_line58 |Distortion |   352|
|3     |  nolabel_line60 |Delay      |  1111|
|4     |  nolabel_line62 |Octave     |  1229|
|5     |  nolabel_line64 |Tremolo    |  4813|
|6     |  nolabel_line66 |Control    |    62|
|7     |  nolabel_line72 |I2SAudio   |   323|
|8     |  nolabel_line78 |I2CConfig  |   165|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 711.750 ; gain = 501.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 711.750 ; gain = 178.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 711.750 ; gain = 501.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1314 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 711.750 ; gain = 495.789
INFO: [Common 17-1381] The checkpoint 'C:/Users/vig_s/OneDrive/Documents/ZyboProjects/Year3Design/ZyboAudio/ZyboAudio.runs/synth_1/TopSys.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 711.750 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 30 14:18:42 2020...
