library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity exclusiveor is
    port (
        A : in std_logic;
        B : in std_logic;
        Y : out std_logic
    );
end entity;

architecture structural of exclusiveor is
begin
    process
    begin
        Y <= A XOR B;
    end process;
end;
