<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/fft_fft_ii_0_opt_twi5.hex"
   type="HEX"
   library="fft_ii_0" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/fft_fft_ii_0_opt_twi1.hex"
   type="HEX"
   library="fft_ii_0" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/fft_fft_ii_0_opt_twr4.hex"
   type="HEX"
   library="fft_ii_0" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/fft_fft_ii_0_opt_twr5.hex"
   type="HEX"
   library="fft_ii_0" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/fft_fft_ii_0_opt_twr1.hex"
   type="HEX"
   library="fft_ii_0" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/fft_fft_ii_0_opt_twi2.hex"
   type="HEX"
   library="fft_ii_0" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/fft_fft_ii_0_opt_twi3.hex"
   type="HEX"
   library="fft_ii_0" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/fft_fft_ii_0_opt_twr2.hex"
   type="HEX"
   library="fft_ii_0" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/fft_fft_ii_0_opt_twi4.hex"
   type="HEX"
   library="fft_ii_0" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/fft_fft_ii_0_opt_twr3.hex"
   type="HEX"
   library="fft_ii_0" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/fft_fft_ii_0.vo"
   type="VERILOG"
   library="fft_ii_0" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="fft_inst_source_bfm" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fft_inst_sink_bfm" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fft_inst_rst_bfm" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fft_inst_clk_bfm" />
 <file
   path="X:/LTEFFT/testbench/fft_tb/simulation/submodules/fft.v"
   type="VERILOG"
   library="fft_inst" />
 <file path="X:/LTEFFT/testbench/fft_tb/simulation/fft_tb.v" type="VERILOG" />
 <topLevel name="fft_tb" />
 <deviceFamily name="cyclonev" />
</simPackage>
