#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ADC_DEC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DSM */
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1

/* ADC_Ext_CP_Clk */
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* A_in */
#define A_in__0__MASK 0x08u
#define A_in__0__PC CYREG_PRT4_PC3
#define A_in__0__PORT 4u
#define A_in__0__SHIFT 3
#define A_in__AG CYREG_PRT4_AG
#define A_in__AMUX CYREG_PRT4_AMUX
#define A_in__BIE CYREG_PRT4_BIE
#define A_in__BIT_MASK CYREG_PRT4_BIT_MASK
#define A_in__BYP CYREG_PRT4_BYP
#define A_in__CTL CYREG_PRT4_CTL
#define A_in__DM0 CYREG_PRT4_DM0
#define A_in__DM1 CYREG_PRT4_DM1
#define A_in__DM2 CYREG_PRT4_DM2
#define A_in__DR CYREG_PRT4_DR
#define A_in__INP_DIS CYREG_PRT4_INP_DIS
#define A_in__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define A_in__LCD_EN CYREG_PRT4_LCD_EN
#define A_in__MASK 0x08u
#define A_in__PORT 4u
#define A_in__PRT CYREG_PRT4_PRT
#define A_in__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define A_in__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define A_in__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define A_in__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define A_in__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define A_in__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define A_in__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define A_in__PS CYREG_PRT4_PS
#define A_in__SHIFT 3
#define A_in__SLW CYREG_PRT4_SLW

/* B_in */
#define B_in__0__MASK 0x04u
#define B_in__0__PC CYREG_PRT4_PC2
#define B_in__0__PORT 4u
#define B_in__0__SHIFT 2
#define B_in__AG CYREG_PRT4_AG
#define B_in__AMUX CYREG_PRT4_AMUX
#define B_in__BIE CYREG_PRT4_BIE
#define B_in__BIT_MASK CYREG_PRT4_BIT_MASK
#define B_in__BYP CYREG_PRT4_BYP
#define B_in__CTL CYREG_PRT4_CTL
#define B_in__DM0 CYREG_PRT4_DM0
#define B_in__DM1 CYREG_PRT4_DM1
#define B_in__DM2 CYREG_PRT4_DM2
#define B_in__DR CYREG_PRT4_DR
#define B_in__INP_DIS CYREG_PRT4_INP_DIS
#define B_in__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define B_in__LCD_EN CYREG_PRT4_LCD_EN
#define B_in__MASK 0x04u
#define B_in__PORT 4u
#define B_in__PRT CYREG_PRT4_PRT
#define B_in__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define B_in__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define B_in__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define B_in__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define B_in__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define B_in__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define B_in__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define B_in__PS CYREG_PRT4_PS
#define B_in__SHIFT 2
#define B_in__SLW CYREG_PRT4_SLW

/* Comp_ctComp */
#define Comp_ctComp__CLK CYREG_CMP3_CLK
#define Comp_ctComp__CMP_MASK 0x08u
#define Comp_ctComp__CMP_NUMBER 3u
#define Comp_ctComp__CR CYREG_CMP3_CR
#define Comp_ctComp__LUT__CR CYREG_LUT3_CR
#define Comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_ctComp__LUT__MSK_MASK 0x08u
#define Comp_ctComp__LUT__MSK_SHIFT 3
#define Comp_ctComp__LUT__MX CYREG_LUT3_MX
#define Comp_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_ctComp__LUT__SR_MASK 0x08u
#define Comp_ctComp__LUT__SR_SHIFT 3
#define Comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_ctComp__PM_ACT_MSK 0x08u
#define Comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_ctComp__PM_STBY_MSK 0x08u
#define Comp_ctComp__SW0 CYREG_CMP3_SW0
#define Comp_ctComp__SW2 CYREG_CMP3_SW2
#define Comp_ctComp__SW3 CYREG_CMP3_SW3
#define Comp_ctComp__SW4 CYREG_CMP3_SW4
#define Comp_ctComp__SW6 CYREG_CMP3_SW6
#define Comp_ctComp__TR0 CYREG_CMP3_TR0
#define Comp_ctComp__TR1 CYREG_CMP3_TR1
#define Comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define Comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define Comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define Comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define Comp_ctComp__WRK CYREG_CMP_WRK
#define Comp_ctComp__WRK_MASK 0x08u
#define Comp_ctComp__WRK_SHIFT 3

/* psoc_I2C_FF */
#define psoc_I2C_FF__ADR CYREG_I2C_ADR
#define psoc_I2C_FF__CFG CYREG_I2C_CFG
#define psoc_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define psoc_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define psoc_I2C_FF__CSR CYREG_I2C_CSR
#define psoc_I2C_FF__D CYREG_I2C_D
#define psoc_I2C_FF__MCSR CYREG_I2C_MCSR
#define psoc_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define psoc_I2C_FF__PM_ACT_MSK 0x04u
#define psoc_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define psoc_I2C_FF__PM_STBY_MSK 0x04u
#define psoc_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define psoc_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define psoc_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define psoc_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define psoc_I2C_FF__XCFG CYREG_I2C_XCFG

/* psoc_I2C_IRQ */
#define psoc_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define psoc_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define psoc_I2C_IRQ__INTC_MASK 0x8000u
#define psoc_I2C_IRQ__INTC_NUMBER 15u
#define psoc_I2C_IRQ__INTC_PRIOR_NUM 7u
#define psoc_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define psoc_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define psoc_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* A_out */
#define A_out__0__MASK 0x02u
#define A_out__0__PC CYREG_PRT4_PC1
#define A_out__0__PORT 4u
#define A_out__0__SHIFT 1
#define A_out__AG CYREG_PRT4_AG
#define A_out__AMUX CYREG_PRT4_AMUX
#define A_out__BIE CYREG_PRT4_BIE
#define A_out__BIT_MASK CYREG_PRT4_BIT_MASK
#define A_out__BYP CYREG_PRT4_BYP
#define A_out__CTL CYREG_PRT4_CTL
#define A_out__DM0 CYREG_PRT4_DM0
#define A_out__DM1 CYREG_PRT4_DM1
#define A_out__DM2 CYREG_PRT4_DM2
#define A_out__DR CYREG_PRT4_DR
#define A_out__INP_DIS CYREG_PRT4_INP_DIS
#define A_out__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define A_out__LCD_EN CYREG_PRT4_LCD_EN
#define A_out__MASK 0x02u
#define A_out__PORT 4u
#define A_out__PRT CYREG_PRT4_PRT
#define A_out__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define A_out__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define A_out__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define A_out__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define A_out__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define A_out__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define A_out__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define A_out__PS CYREG_PRT4_PS
#define A_out__SHIFT 1
#define A_out__SLW CYREG_PRT4_SLW

/* B_out */
#define B_out__0__MASK 0x04u
#define B_out__0__PC CYREG_PRT3_PC2
#define B_out__0__PORT 3u
#define B_out__0__SHIFT 2
#define B_out__AG CYREG_PRT3_AG
#define B_out__AMUX CYREG_PRT3_AMUX
#define B_out__BIE CYREG_PRT3_BIE
#define B_out__BIT_MASK CYREG_PRT3_BIT_MASK
#define B_out__BYP CYREG_PRT3_BYP
#define B_out__CTL CYREG_PRT3_CTL
#define B_out__DM0 CYREG_PRT3_DM0
#define B_out__DM1 CYREG_PRT3_DM1
#define B_out__DM2 CYREG_PRT3_DM2
#define B_out__DR CYREG_PRT3_DR
#define B_out__INP_DIS CYREG_PRT3_INP_DIS
#define B_out__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define B_out__LCD_EN CYREG_PRT3_LCD_EN
#define B_out__MASK 0x04u
#define B_out__PORT 3u
#define B_out__PRT CYREG_PRT3_PRT
#define B_out__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define B_out__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define B_out__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define B_out__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define B_out__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define B_out__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define B_out__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define B_out__PS CYREG_PRT3_PS
#define B_out__SHIFT 2
#define B_out__SLW CYREG_PRT3_SLW

/* SCL_1 */
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* clock */
#define clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define clock__CFG2_SRC_SEL_MASK 0x07u
#define clock__INDEX 0x01u
#define clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clock__PM_ACT_MSK 0x02u
#define clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clock__PM_STBY_MSK 0x02u

/* Airmar_BUART */
#define Airmar_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Airmar_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Airmar_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Airmar_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Airmar_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Airmar_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Airmar_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Airmar_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Airmar_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Airmar_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Airmar_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define Airmar_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Airmar_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define Airmar_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Airmar_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Airmar_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Airmar_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define Airmar_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Airmar_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define Airmar_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define Airmar_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Airmar_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Airmar_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Airmar_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define Airmar_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define Airmar_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define Airmar_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Airmar_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Airmar_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Airmar_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Airmar_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Airmar_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Airmar_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Airmar_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Airmar_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB03_A0
#define Airmar_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB03_A1
#define Airmar_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Airmar_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB03_D0
#define Airmar_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB03_D1
#define Airmar_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Airmar_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Airmar_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB03_F0
#define Airmar_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB03_F1
#define Airmar_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Airmar_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define Airmar_BUART_sRX_RxSts__3__MASK 0x08u
#define Airmar_BUART_sRX_RxSts__3__POS 3
#define Airmar_BUART_sRX_RxSts__4__MASK 0x10u
#define Airmar_BUART_sRX_RxSts__4__POS 4
#define Airmar_BUART_sRX_RxSts__5__MASK 0x20u
#define Airmar_BUART_sRX_RxSts__5__POS 5
#define Airmar_BUART_sRX_RxSts__MASK 0x38u
#define Airmar_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB06_MSK
#define Airmar_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Airmar_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB06_ST
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB07_A0
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB07_A1
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB07_D0
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB07_D1
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB07_F0
#define Airmar_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB07_F1
#define Airmar_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Airmar_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Airmar_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Airmar_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Airmar_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Airmar_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Airmar_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Airmar_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Airmar_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define Airmar_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define Airmar_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Airmar_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define Airmar_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define Airmar_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Airmar_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Airmar_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define Airmar_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define Airmar_BUART_sTX_TxSts__0__MASK 0x01u
#define Airmar_BUART_sTX_TxSts__0__POS 0
#define Airmar_BUART_sTX_TxSts__1__MASK 0x02u
#define Airmar_BUART_sTX_TxSts__1__POS 1
#define Airmar_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Airmar_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Airmar_BUART_sTX_TxSts__2__MASK 0x04u
#define Airmar_BUART_sTX_TxSts__2__POS 2
#define Airmar_BUART_sTX_TxSts__3__MASK 0x08u
#define Airmar_BUART_sTX_TxSts__3__POS 3
#define Airmar_BUART_sTX_TxSts__MASK 0x0Fu
#define Airmar_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB06_MSK
#define Airmar_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Airmar_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB06_ST

/* Airmar_IntClock */
#define Airmar_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Airmar_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Airmar_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Airmar_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Airmar_IntClock__INDEX 0x03u
#define Airmar_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Airmar_IntClock__PM_ACT_MSK 0x08u
#define Airmar_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Airmar_IntClock__PM_STBY_MSK 0x08u

/* SBD_Rx */
#define SBD_Rx__0__MASK 0x10u
#define SBD_Rx__0__PC CYREG_PRT3_PC4
#define SBD_Rx__0__PORT 3u
#define SBD_Rx__0__SHIFT 4
#define SBD_Rx__AG CYREG_PRT3_AG
#define SBD_Rx__AMUX CYREG_PRT3_AMUX
#define SBD_Rx__BIE CYREG_PRT3_BIE
#define SBD_Rx__BIT_MASK CYREG_PRT3_BIT_MASK
#define SBD_Rx__BYP CYREG_PRT3_BYP
#define SBD_Rx__CTL CYREG_PRT3_CTL
#define SBD_Rx__DM0 CYREG_PRT3_DM0
#define SBD_Rx__DM1 CYREG_PRT3_DM1
#define SBD_Rx__DM2 CYREG_PRT3_DM2
#define SBD_Rx__DR CYREG_PRT3_DR
#define SBD_Rx__INP_DIS CYREG_PRT3_INP_DIS
#define SBD_Rx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SBD_Rx__LCD_EN CYREG_PRT3_LCD_EN
#define SBD_Rx__MASK 0x10u
#define SBD_Rx__PORT 3u
#define SBD_Rx__PRT CYREG_PRT3_PRT
#define SBD_Rx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SBD_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SBD_Rx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SBD_Rx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SBD_Rx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SBD_Rx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SBD_Rx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SBD_Rx__PS CYREG_PRT3_PS
#define SBD_Rx__SHIFT 4
#define SBD_Rx__SLW CYREG_PRT3_SLW

/* SBD_Tx */
#define SBD_Tx__0__MASK 0x02u
#define SBD_Tx__0__PC CYREG_PRT3_PC1
#define SBD_Tx__0__PORT 3u
#define SBD_Tx__0__SHIFT 1
#define SBD_Tx__AG CYREG_PRT3_AG
#define SBD_Tx__AMUX CYREG_PRT3_AMUX
#define SBD_Tx__BIE CYREG_PRT3_BIE
#define SBD_Tx__BIT_MASK CYREG_PRT3_BIT_MASK
#define SBD_Tx__BYP CYREG_PRT3_BYP
#define SBD_Tx__CTL CYREG_PRT3_CTL
#define SBD_Tx__DM0 CYREG_PRT3_DM0
#define SBD_Tx__DM1 CYREG_PRT3_DM1
#define SBD_Tx__DM2 CYREG_PRT3_DM2
#define SBD_Tx__DR CYREG_PRT3_DR
#define SBD_Tx__INP_DIS CYREG_PRT3_INP_DIS
#define SBD_Tx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define SBD_Tx__LCD_EN CYREG_PRT3_LCD_EN
#define SBD_Tx__MASK 0x02u
#define SBD_Tx__PORT 3u
#define SBD_Tx__PRT CYREG_PRT3_PRT
#define SBD_Tx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define SBD_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define SBD_Tx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define SBD_Tx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define SBD_Tx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define SBD_Tx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define SBD_Tx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define SBD_Tx__PS CYREG_PRT3_PS
#define SBD_Tx__SHIFT 1
#define SBD_Tx__SLW CYREG_PRT3_SLW

/* master_BSPIM */
#define master_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define master_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define master_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define master_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define master_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define master_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define master_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define master_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define master_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define master_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define master_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB09_CTL
#define master_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define master_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB09_CTL
#define master_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define master_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define master_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define master_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB09_MSK
#define master_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define master_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define master_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB09_MSK
#define master_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define master_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define master_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define master_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define master_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define master_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB09_ST
#define master_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define master_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define master_BSPIM_RxStsReg__4__MASK 0x10u
#define master_BSPIM_RxStsReg__4__POS 4
#define master_BSPIM_RxStsReg__5__MASK 0x20u
#define master_BSPIM_RxStsReg__5__POS 5
#define master_BSPIM_RxStsReg__6__MASK 0x40u
#define master_BSPIM_RxStsReg__6__POS 6
#define master_BSPIM_RxStsReg__MASK 0x70u
#define master_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB08_MSK
#define master_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define master_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB08_ST
#define master_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define master_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define master_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define master_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define master_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define master_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define master_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define master_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define master_BSPIM_sR16_Dp_u0__A0_REG CYREG_B0_UDB07_A0
#define master_BSPIM_sR16_Dp_u0__A1_REG CYREG_B0_UDB07_A1
#define master_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define master_BSPIM_sR16_Dp_u0__D0_REG CYREG_B0_UDB07_D0
#define master_BSPIM_sR16_Dp_u0__D1_REG CYREG_B0_UDB07_D1
#define master_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define master_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define master_BSPIM_sR16_Dp_u0__F0_REG CYREG_B0_UDB07_F0
#define master_BSPIM_sR16_Dp_u0__F1_REG CYREG_B0_UDB07_F1
#define master_BSPIM_sR16_Dp_u1__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define master_BSPIM_sR16_Dp_u1__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define master_BSPIM_sR16_Dp_u1__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define master_BSPIM_sR16_Dp_u1__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define master_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define master_BSPIM_sR16_Dp_u1__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define master_BSPIM_sR16_Dp_u1__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define master_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define master_BSPIM_sR16_Dp_u1__A0_REG CYREG_B0_UDB08_A0
#define master_BSPIM_sR16_Dp_u1__A1_REG CYREG_B0_UDB08_A1
#define master_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define master_BSPIM_sR16_Dp_u1__D0_REG CYREG_B0_UDB08_D0
#define master_BSPIM_sR16_Dp_u1__D1_REG CYREG_B0_UDB08_D1
#define master_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define master_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define master_BSPIM_sR16_Dp_u1__F0_REG CYREG_B0_UDB08_F0
#define master_BSPIM_sR16_Dp_u1__F1_REG CYREG_B0_UDB08_F1
#define master_BSPIM_TxStsReg__0__MASK 0x01u
#define master_BSPIM_TxStsReg__0__POS 0
#define master_BSPIM_TxStsReg__1__MASK 0x02u
#define master_BSPIM_TxStsReg__1__POS 1
#define master_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define master_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define master_BSPIM_TxStsReg__2__MASK 0x04u
#define master_BSPIM_TxStsReg__2__POS 2
#define master_BSPIM_TxStsReg__3__MASK 0x08u
#define master_BSPIM_TxStsReg__3__POS 3
#define master_BSPIM_TxStsReg__4__MASK 0x10u
#define master_BSPIM_TxStsReg__4__POS 4
#define master_BSPIM_TxStsReg__MASK 0x1Fu
#define master_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB07_MSK
#define master_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define master_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB07_ST

/* dataPin */
#define dataPin__0__MASK 0x80u
#define dataPin__0__PC CYREG_PRT12_PC7
#define dataPin__0__PORT 12u
#define dataPin__0__SHIFT 7
#define dataPin__AG CYREG_PRT12_AG
#define dataPin__BIE CYREG_PRT12_BIE
#define dataPin__BIT_MASK CYREG_PRT12_BIT_MASK
#define dataPin__BYP CYREG_PRT12_BYP
#define dataPin__DM0 CYREG_PRT12_DM0
#define dataPin__DM1 CYREG_PRT12_DM1
#define dataPin__DM2 CYREG_PRT12_DM2
#define dataPin__DR CYREG_PRT12_DR
#define dataPin__INP_DIS CYREG_PRT12_INP_DIS
#define dataPin__MASK 0x80u
#define dataPin__PORT 12u
#define dataPin__PRT CYREG_PRT12_PRT
#define dataPin__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define dataPin__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define dataPin__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define dataPin__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define dataPin__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define dataPin__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define dataPin__PS CYREG_PRT12_PS
#define dataPin__SHIFT 7
#define dataPin__SIO_CFG CYREG_PRT12_SIO_CFG
#define dataPin__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define dataPin__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define dataPin__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define dataPin__SLW CYREG_PRT12_SLW

/* UART_SBD_BUART */
#define UART_SBD_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_SBD_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define UART_SBD_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define UART_SBD_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define UART_SBD_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define UART_SBD_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define UART_SBD_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define UART_SBD_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define UART_SBD_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define UART_SBD_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_SBD_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define UART_SBD_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define UART_SBD_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define UART_SBD_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define UART_SBD_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_SBD_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_SBD_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define UART_SBD_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_SBD_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_SBD_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define UART_SBD_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_SBD_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define UART_SBD_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_SBD_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_SBD_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_SBD_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_SBD_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_SBD_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_SBD_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_SBD_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_SBD_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_SBD_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_SBD_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_SBD_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_SBD_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_SBD_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_SBD_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_SBD_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_SBD_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_SBD_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_SBD_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_SBD_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_SBD_BUART_sRX_RxSts__3__POS 3
#define UART_SBD_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_SBD_BUART_sRX_RxSts__4__POS 4
#define UART_SBD_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_SBD_BUART_sRX_RxSts__5__POS 5
#define UART_SBD_BUART_sRX_RxSts__MASK 0x38u
#define UART_SBD_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_SBD_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_SBD_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB05_A0
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB05_A1
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB05_D0
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB05_D1
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB05_F0
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB05_F1
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_SBD_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UART_SBD_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UART_SBD_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UART_SBD_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UART_SBD_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_SBD_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UART_SBD_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UART_SBD_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UART_SBD_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define UART_SBD_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define UART_SBD_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UART_SBD_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define UART_SBD_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define UART_SBD_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_SBD_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UART_SBD_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define UART_SBD_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define UART_SBD_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_SBD_BUART_sTX_TxSts__0__POS 0
#define UART_SBD_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_SBD_BUART_sTX_TxSts__1__POS 1
#define UART_SBD_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_SBD_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UART_SBD_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_SBD_BUART_sTX_TxSts__2__POS 2
#define UART_SBD_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_SBD_BUART_sTX_TxSts__3__POS 3
#define UART_SBD_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_SBD_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB02_MSK
#define UART_SBD_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_SBD_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB02_ST

/* UART_SBD_IntClock */
#define UART_SBD_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_SBD_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_SBD_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_SBD_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_SBD_IntClock__INDEX 0x02u
#define UART_SBD_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_SBD_IntClock__PM_ACT_MSK 0x04u
#define UART_SBD_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_SBD_IntClock__PM_STBY_MSK 0x04u

/* clockPin */
#define clockPin__0__MASK 0x40u
#define clockPin__0__PC CYREG_PRT6_PC6
#define clockPin__0__PORT 6u
#define clockPin__0__SHIFT 6
#define clockPin__AG CYREG_PRT6_AG
#define clockPin__AMUX CYREG_PRT6_AMUX
#define clockPin__BIE CYREG_PRT6_BIE
#define clockPin__BIT_MASK CYREG_PRT6_BIT_MASK
#define clockPin__BYP CYREG_PRT6_BYP
#define clockPin__CTL CYREG_PRT6_CTL
#define clockPin__DM0 CYREG_PRT6_DM0
#define clockPin__DM1 CYREG_PRT6_DM1
#define clockPin__DM2 CYREG_PRT6_DM2
#define clockPin__DR CYREG_PRT6_DR
#define clockPin__INP_DIS CYREG_PRT6_INP_DIS
#define clockPin__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define clockPin__LCD_EN CYREG_PRT6_LCD_EN
#define clockPin__MASK 0x40u
#define clockPin__PORT 6u
#define clockPin__PRT CYREG_PRT6_PRT
#define clockPin__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define clockPin__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define clockPin__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define clockPin__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define clockPin__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define clockPin__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define clockPin__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define clockPin__PS CYREG_PRT6_PS
#define clockPin__SHIFT 6
#define clockPin__SLW CYREG_PRT6_SLW

/* SBD_reply */
#define SBD_reply__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SBD_reply__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SBD_reply__INTC_MASK 0x01u
#define SBD_reply__INTC_NUMBER 0u
#define SBD_reply__INTC_PRIOR_NUM 7u
#define SBD_reply__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define SBD_reply__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SBD_reply__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* selectPin */
#define selectPin__0__MASK 0x01u
#define selectPin__0__PC CYREG_PRT6_PC0
#define selectPin__0__PORT 6u
#define selectPin__0__SHIFT 0
#define selectPin__AG CYREG_PRT6_AG
#define selectPin__AMUX CYREG_PRT6_AMUX
#define selectPin__BIE CYREG_PRT6_BIE
#define selectPin__BIT_MASK CYREG_PRT6_BIT_MASK
#define selectPin__BYP CYREG_PRT6_BYP
#define selectPin__CTL CYREG_PRT6_CTL
#define selectPin__DM0 CYREG_PRT6_DM0
#define selectPin__DM1 CYREG_PRT6_DM1
#define selectPin__DM2 CYREG_PRT6_DM2
#define selectPin__DR CYREG_PRT6_DR
#define selectPin__INP_DIS CYREG_PRT6_INP_DIS
#define selectPin__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define selectPin__LCD_EN CYREG_PRT6_LCD_EN
#define selectPin__MASK 0x01u
#define selectPin__PORT 6u
#define selectPin__PRT CYREG_PRT6_PRT
#define selectPin__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define selectPin__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define selectPin__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define selectPin__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define selectPin__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define selectPin__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define selectPin__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define selectPin__PS CYREG_PRT6_PS
#define selectPin__SHIFT 0
#define selectPin__SLW CYREG_PRT6_SLW

/* Battery_in */
#define Battery_in__0__MASK 0x40u
#define Battery_in__0__PC CYREG_PRT3_PC6
#define Battery_in__0__PORT 3u
#define Battery_in__0__SHIFT 6
#define Battery_in__AG CYREG_PRT3_AG
#define Battery_in__AMUX CYREG_PRT3_AMUX
#define Battery_in__BIE CYREG_PRT3_BIE
#define Battery_in__BIT_MASK CYREG_PRT3_BIT_MASK
#define Battery_in__BYP CYREG_PRT3_BYP
#define Battery_in__CTL CYREG_PRT3_CTL
#define Battery_in__DM0 CYREG_PRT3_DM0
#define Battery_in__DM1 CYREG_PRT3_DM1
#define Battery_in__DM2 CYREG_PRT3_DM2
#define Battery_in__DR CYREG_PRT3_DR
#define Battery_in__INP_DIS CYREG_PRT3_INP_DIS
#define Battery_in__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Battery_in__LCD_EN CYREG_PRT3_LCD_EN
#define Battery_in__MASK 0x40u
#define Battery_in__PORT 3u
#define Battery_in__PRT CYREG_PRT3_PRT
#define Battery_in__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Battery_in__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Battery_in__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Battery_in__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Battery_in__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Battery_in__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Battery_in__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Battery_in__PS CYREG_PRT3_PS
#define Battery_in__SHIFT 6
#define Battery_in__SLW CYREG_PRT3_SLW

/* isr_airmar */
#define isr_airmar__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_airmar__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_airmar__INTC_MASK 0x02u
#define isr_airmar__INTC_NUMBER 1u
#define isr_airmar__INTC_PRIOR_NUM 0u
#define isr_airmar__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_airmar__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_airmar__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Battery_Ground */
#define Battery_Ground__0__MASK 0x80u
#define Battery_Ground__0__PC CYREG_PRT3_PC7
#define Battery_Ground__0__PORT 3u
#define Battery_Ground__0__SHIFT 7
#define Battery_Ground__AG CYREG_PRT3_AG
#define Battery_Ground__AMUX CYREG_PRT3_AMUX
#define Battery_Ground__BIE CYREG_PRT3_BIE
#define Battery_Ground__BIT_MASK CYREG_PRT3_BIT_MASK
#define Battery_Ground__BYP CYREG_PRT3_BYP
#define Battery_Ground__CTL CYREG_PRT3_CTL
#define Battery_Ground__DM0 CYREG_PRT3_DM0
#define Battery_Ground__DM1 CYREG_PRT3_DM1
#define Battery_Ground__DM2 CYREG_PRT3_DM2
#define Battery_Ground__DR CYREG_PRT3_DR
#define Battery_Ground__INP_DIS CYREG_PRT3_INP_DIS
#define Battery_Ground__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Battery_Ground__LCD_EN CYREG_PRT3_LCD_EN
#define Battery_Ground__MASK 0x80u
#define Battery_Ground__PORT 3u
#define Battery_Ground__PRT CYREG_PRT3_PRT
#define Battery_Ground__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Battery_Ground__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Battery_Ground__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Battery_Ground__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Battery_Ground__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Battery_Ground__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Battery_Ground__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Battery_Ground__PS CYREG_PRT3_PS
#define Battery_Ground__SHIFT 7
#define Battery_Ground__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008003u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
