
---------- Begin Simulation Statistics ----------
sim_seconds                              56351.238555                       # Number of seconds simulated
sim_ticks                                56351238554503000                       # Number of ticks simulated
final_tick                               56351238554503000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192886                       # Simulator instruction rate (inst/s)
host_op_rate                                   210142                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                           1294002328968                       # Simulator tick rate (ticks/s)
host_mem_usage                                 989516                       # Number of bytes of host memory used
host_seconds                                 43548.02                       # Real time elapsed on the host
sim_insts                                  8399824539                       # Number of instructions simulated
sim_ops                                    9151251857                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.bootmem.bytes_read::cpu.inst               416                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu.data                44                       # Number of bytes read from this memory
system.bootmem.bytes_read::total                  460                       # Number of bytes read from this memory
system.bootmem.bytes_inst_read::cpu.inst          416                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::total             416                       # Number of instructions bytes read from this memory
system.bootmem.num_reads::cpu.inst                 26                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu.data                  6                       # Number of read requests responded to by this memory
system.bootmem.num_reads::total                    32                       # Number of read requests responded to by this memory
system.bootmem.bw_read::cpu.inst                    0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu.data                    0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::total                       0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu.inst               0                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::total                  0                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_total::cpu.inst                   0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu.data                   0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::total                      0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.dtb.walker     42928960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.itb.walker      9134016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.inst      6293504704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data      2563554368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::pci_ide         19692224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         8928814272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst   6293504704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    6293504704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   2259048384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu.data        20580                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      2259068964                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.dtb.walker       670765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.itb.walker       142719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.inst         98337544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         40055544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::pci_ide            307691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           139514263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      35297631                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu.data            2573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           35300204                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.dtb.walker          762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.itb.walker          162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.inst             111684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              45492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::pci_ide                 349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                158449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        111684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           111684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           40089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu.data                 0                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                40089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           40089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dtb.walker          762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.itb.walker          162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            111684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             45493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pci_ide                349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               198538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                   139514263                       # Number of read requests accepted
system.mem_ctrls.writeReqs                  158160464                       # Number of write requests accepted
system.mem_ctrls.readBursts                 139514263                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                158160464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             7977808448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               951104384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              9688322304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              8928814272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys          10122125604                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ               14861006                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               6780405                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           7674746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           7281332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           8270893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           5680167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4235183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          11616802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6505305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6730864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5848806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6792912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         11041151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6344189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         11891847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6707767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         12337600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          5693693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           8271851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           9605457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           9065424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           7812675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           4891777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5          15585879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           7239444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           9007211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           6403749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           9390896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10         11778224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          8563506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12         12643935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          9586849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14         13424052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          8109107                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                     30067                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  56351238614005976                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                  2044                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             139512211                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 2572                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6            158157891                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                98054098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                21371217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3650080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  828435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  333511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  167914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   29024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   22178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   44502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  27748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   4393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 690666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 984446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                6238163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                8030968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                8610517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                8811738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                8962341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                9154298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                9366110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                9464784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                9671487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                9680705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                9886838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                9476337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                9341316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                9124550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                8930083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                8862042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 581328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 515421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 403818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 329085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 276094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 241891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 217105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 220678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 207633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 214139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 201489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 190354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 180457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 184287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 186198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 190029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 182753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 155606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 141892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 128260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 117987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 102779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 122908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 122079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 113564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 103641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  89518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  77155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 100108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  93240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 101159                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     92551106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.879724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.763860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.598009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     39115844     42.26%     42.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     30490696     32.94%     75.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     11061454     11.95%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      4651883      5.03%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2320993      2.51%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1363123      1.47%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       864387      0.93%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       530372      0.57%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2152354      2.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     92551106                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      8317924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.986101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.474099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63        8311254     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5394      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1121      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          107      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       8317924                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      8317924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.199257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.594122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    210.544436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-8191      8317911    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24576-32767            9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57344-65535            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::253952-262143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::262144-270335            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::450560-458751            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       8317924                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 3015529261974                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            5352777830724                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               623266285000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24191.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42941.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 83934999                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                99547175                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.76                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  189304746.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    66.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy             323890963200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             172152106830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            414086384880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy           373124127960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         951321967440.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         2078543845500                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          30522486720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    2610238874220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    385835613600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     13521621389733480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           13528961153520846                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.082765                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         56346600759097616                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE  35743918452                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  402991504000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 56339871764609144                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 1004783511969                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  4199057129555                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 5724213829524                       # Time in different power states
system.mem_ctrls_1.actEnergy             336924026460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy             179079340440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            475937870100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy           417079659960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         959483157360.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         2012149027410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          30817863840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    2721201271830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy    392142207840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     13521592926610020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           13529117794602408                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.085545                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         56346745571075384                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE  35312041778                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  406435876000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 56339756822563552                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 1021207411906                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  4051231923101                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 5967544745215                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                   4813                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                    19714048                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                          4813                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  7272                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   29788672                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         7275                       # Number of DMA write transactions.
system.cpu.branchPred.lookups              1948754341                       # Number of BP lookups
system.cpu.branchPred.condPredicted        1505607134                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect         104025642                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups           1222731002                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               894871497                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.186293                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS               142343466                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             822611                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        32592695                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           24928245                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          7664450                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2186967                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                  11568341                       # Table walker walks requested
system.cpu.dtb.walker.walksLong              11568341                       # Table walker walks initiated with long descriptors
system.cpu.dtb.walker.walksLongTerminationLevel::Level2        48841                       # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksLongTerminationLevel::Level3      1377655                       # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksSquashedBefore      1992981                       # Table walks squashed before starting
system.cpu.dtb.walker.walkWaitTime::samples      9575360                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::mean  1240.602233                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::stdev 12776.956423                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::0-65535      9505755     99.27%     99.27% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::65536-131071        46289      0.48%     99.76% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::131072-196607        14690      0.15%     99.91% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::196608-262143         4748      0.05%     99.96% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::262144-327679         2038      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::327680-393215         1086      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::393216-458751          431      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::458752-524287          183      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::524288-589823           89      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::589824-655359           35      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::655360-720895            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::720896-786431            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::786432-851967            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::total      9575360                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkCompletionTime::samples      3108868                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::mean 48032.056684                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::gmean 23891.605570                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::stdev 59533.827708                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::0-131071      2867432     92.23%     92.23% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::131072-262143       199990      6.43%     98.67% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::262144-393215        34652      1.11%     99.78% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::393216-524287         5340      0.17%     99.95% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::524288-655359         1164      0.04%     99.99% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::655360-786431          246      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::786432-917503           31      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::917504-1.04858e+06           12      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::1.04858e+06-1.17965e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::total      3108868                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walksPending::samples 20466132776620                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::mean     0.919625                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::stdev     0.307908                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::0-3  20457404944620     99.96%     99.96% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::4-7    5934855000      0.03%     99.99% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::8-11   2166870500      0.01%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::12-15    561824000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::16-19     64255500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::20-23         4000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::24-27         2500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::28-31         4000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::32-35        16500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::total 20466132776620                       # Table walker pending requests distribution
system.cpu.dtb.walker.walkPageSizes::4K       1377655     96.58%     96.58% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::2M         48841      3.42%    100.00% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::total      1426496                       # Table walker page sizes translated
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data     11568341                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total     11568341                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data      1426496                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total      1426496                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total     12994837                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                   2022422353                       # DTB read hits
system.cpu.dtb.read_misses                   10087131                       # DTB read misses
system.cpu.dtb.write_hits                   861280231                       # DTB write hits
system.cpu.dtb.write_misses                   1481210                       # DTB write misses
system.cpu.dtb.flush_tlb                           13                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        6                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid              116079                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                     708                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                    92155                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                       505                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                  30863                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                    195260                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses               2032509484                       # DTB read accesses
system.cpu.dtb.write_accesses               862761441                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                        2883702584                       # DTB hits
system.cpu.dtb.misses                        11568341                       # DTB misses
system.cpu.dtb.accesses                    2895270925                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                    449964                       # Table walker walks requested
system.cpu.itb.walker.walksLong                449964                       # Table walker walks initiated with long descriptors
system.cpu.itb.walker.walksLongTerminationLevel::Level2         5963                       # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksLongTerminationLevel::Level3       288898                       # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksSquashedBefore        30998                       # Table walks squashed before starting
system.cpu.itb.walker.walkWaitTime::samples       418966                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::mean  2263.890149                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::stdev 19764.216562                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::0-65535       413707     98.74%     98.74% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::65536-131071         2596      0.62%     99.36% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::131072-196607         1227      0.29%     99.66% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::196608-262143          881      0.21%     99.87% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::262144-327679          358      0.09%     99.95% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::327680-393215          130      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::393216-458751           31      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::458752-524287           27      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::524288-589823            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::589824-655359            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::total       418966                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkCompletionTime::samples       325859                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::mean 43571.794856                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::gmean 20674.682102                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::stdev 58806.476105                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::0-65535       230357     70.69%     70.69% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::65536-131071        74333     22.81%     93.50% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::131072-196607        11439      3.51%     97.01% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::196608-262143         5461      1.68%     98.69% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::262144-327679         2584      0.79%     99.48% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::327680-393215         1113      0.34%     99.82% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::393216-458751          287      0.09%     99.91% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::458752-524287          180      0.06%     99.97% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::524288-589823           66      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::589824-655359           30      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::655360-720895            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::720896-786431            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::786432-851967            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::total       325859                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walksPending::samples 2702148681864                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::mean     0.953800                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::stdev     0.210639                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::0    125244718620      4.64%      4.64% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::1    2576504161744     95.35%     99.99% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::2       395646500      0.01%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::3         3847000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::4          249000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::5           25000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::6           34000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::total 2702148681864                       # Table walker pending requests distribution
system.cpu.itb.walker.walkPageSizes::4K        288898     97.98%     97.98% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::2M          5963      2.02%    100.00% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::total       294861                       # Table walker page sizes translated
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst       449964                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total       449964                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst       294861                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total       294861                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total       744825                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                   3673841599                       # ITB inst hits
system.cpu.itb.inst_misses                     449964                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                           13                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        6                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid              116079                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                     708                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                    41028                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                    825611                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses               3674291563                       # ITB inst accesses
system.cpu.itb.hits                        3673841599                       # DTB hits
system.cpu.itb.misses                          449964                       # DTB misses
system.cpu.itb.accesses                    3674291563                       # DTB accesses
system.cpu.numPwrStateTransitions              186116                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples         93058                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     605428728240.659912                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    441807109086.685486                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows        24342     26.16%     26.16% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1317      1.42%     27.57% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+10-1e+11         1209      1.30%     28.87% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1e+11-1.5e+11         1264      1.36%     30.23% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1.5e+11-2e+11         1267      1.36%     31.59% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2e+11-2.5e+11         1243      1.34%     32.93% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2.5e+11-3e+11         1234      1.33%     34.25% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::3e+11-3.5e+11         1243      1.34%     35.59% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::3.5e+11-4e+11         1247      1.34%     36.93% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::4e+11-4.5e+11         1231      1.32%     38.25% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::4.5e+11-5e+11         1183      1.27%     39.52% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+11-5.5e+11         1180      1.27%     40.79% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5.5e+11-6e+11         1224      1.32%     42.11% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::6e+11-6.5e+11         1212      1.30%     43.41% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::6.5e+11-7e+11         1216      1.31%     44.72% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::7e+11-7.5e+11         1200      1.29%     46.01% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::7.5e+11-8e+11         1217      1.31%     47.31% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::8e+11-8.5e+11         1202      1.29%     48.61% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::8.5e+11-9e+11         1214      1.30%     49.91% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::9e+11-9.5e+11         1206      1.30%     51.21% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::9.5e+11-1e+12        45407     48.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value 999935904040                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total           93058                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    11251961886258                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 56339986592619328                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      22503961614                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles         2978539452                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                    10946728688                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                  1948754341                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches         1062143208                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    9993776603                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles               214593352                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                   10835917                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles             12651664                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles      20598313                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles      8438530                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles     31209743                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                3672945918                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes              27156987                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                  107159                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples        13163346898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.899177                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.188342                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               7393061447     56.16%     56.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1               2336179501     17.75%     73.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                802319987      6.10%     80.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3               2631785963     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total          13163346898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.086596                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.486436                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles               3170027800                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles            5420411515                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                3852485972                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             635403871                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               85017740                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved            812826115                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred              22610067                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts            10572291943                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts             310221141                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               85017740                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles               3723215817                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles              3154845313                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles      949846684                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                3835114626                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles            1415306718                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts            10279203424                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts             108532373                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents             199308819                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11272341                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               28578595                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents              685319686                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents        224525079                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands         11089001461                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           19886022883                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups      11325638154                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups       1764123107                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps            9944958023                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps               1144043438                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts           38804753                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts       21309021                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                1531300800                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads           2095493809                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           890097876                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads         100484646                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         65923709                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                10131323738                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded            34650632                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                9828564748                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          38417810                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined      1014722512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    874186054                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        2283714                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples   13163346898                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.746662                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.028406                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          7717180975     58.63%     58.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1          2281290004     17.33%     75.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2          2057065874     15.63%     91.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3          1004214384      7.63%     99.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            97646926      0.74%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5780270      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              168465      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total     13163346898                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               850980980     46.63%     46.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                7279860      0.40%     47.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                11110636      0.61%     47.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               2351797      0.13%     47.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp               2068466      0.11%     47.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt               4737733      0.26%     48.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              1478160      0.08%     48.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc           1391801      0.08%     48.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv               5882645      0.32%     48.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc              4056785      0.22%     48.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1668      0.00%     48.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    607      0.00%     48.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    273      0.00%     48.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 132475      0.01%     48.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   256      0.00%     48.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     48.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     48.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift               430162      0.02%     48.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     48.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     48.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 6      0.00%     48.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     48.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     48.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     48.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     48.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     48.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     48.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     48.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     48.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              614044977     33.65%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite             319097630     17.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            596324      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            5915556442     60.19%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             18200981      0.19%     60.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               2471293      0.03%     60.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd           264322261      2.69%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp           215227346      2.19%     65.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt           202471226      2.06%     67.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           27855383      0.28%     67.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc       122904782      1.25%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv             9256565      0.09%     68.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc           90527211      0.92%     69.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt            4612364      0.05%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               283498      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6758      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 4296      0.00%     69.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt              1584538      0.02%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               33277      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                5936      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc            14840      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift            2768448      0.03%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         3332577      0.03%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           16407      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           2075417985     21.12%     91.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           871094010      8.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             9828564748                       # Type of FU issued
system.cpu.iq.rate                           0.436748                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                  1825046917                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.185688                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads        31460913112                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        9556120564                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   8147136981                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads         3223028009                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes        1625025882                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses   1465090253                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             9924033347                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses             1728981994                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         59637282                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    250931635                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       117634                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation       451491                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     53361659                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads     34306531                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked      29507395                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               85017740                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               214422876                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              27852995                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts         10169083556                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts            2095493809                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            890097876                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts           21494843                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 932591                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              26000602                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents         451491                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       33710754                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     52356977                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             86067731                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            9703133694                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts            2018587620                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts         113893457                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       3109186                       # number of nop insts executed
system.cpu.iew.exec_refs                   2879617174                       # number of memory reference insts executed
system.cpu.iew.exec_branches               1529642496                       # Number of branches executed
system.cpu.iew.exec_stores                  861029554                       # Number of stores executed
system.cpu.iew.exec_rate                     0.431174                       # Inst execution rate
system.cpu.iew.wb_sent                     9617482536                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    9612227234                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                5402190371                       # num instructions producing a value
system.cpu.iew.wb_consumers                8658163451                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.427135                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.623942                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       903567808                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls        32366918                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          82145579                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples  13001538717                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.704079                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.656715                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   9539886381     73.38%     73.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1   1637635744     12.60%     85.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    678899230      5.22%     91.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    300732026      2.31%     93.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    200681483      1.54%     95.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5    154628168      1.19%     96.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     86645119      0.67%     96.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     58708029      0.45%     97.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    343722537      2.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total  13001538717                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           8402676949                       # Number of instructions committed
system.cpu.commit.committedOps             9154104267                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                     2681298391                       # Number of memory references committed
system.cpu.commit.loads                    1844562174                       # Number of loads committed
system.cpu.commit.membars                    22914856                       # Number of memory barriers committed
system.cpu.commit.branches                 1448142961                       # Number of branches committed
system.cpu.commit.vec_insts                1432510898                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                7651989624                       # Number of committed integer instructions.
system.cpu.commit.function_calls            114303394                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       138397      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       5526067953     60.37%     60.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        17009773      0.19%     60.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          2331233      0.03%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd      261033666      2.85%     63.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp      211983327      2.32%     65.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt      196597436      2.15%     67.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      26137443      0.29%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc    121911998      1.33%     69.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv        9040911      0.10%     69.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc      87926500      0.96%     70.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt       4612364      0.05%     70.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          281479      0.00%     70.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6747      0.00%     70.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            4204      0.00%     70.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt         1580631      0.02%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          32856      0.00%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult           5936      0.00%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc        14840      0.00%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift       2760576      0.03%     70.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      3311199      0.04%     70.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        16407      0.00%     70.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead      1844562174     20.15%     90.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      836736217      9.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        9154104267                       # Class of committed instruction
system.cpu.commit.bw_lim_events             343722537                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                  22708433818                       # The number of ROB reads
system.cpu.rob.rob_writes                 20275748155                       # The number of ROB writes
system.cpu.timesIdled                        86419914                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                      9340614716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                 112679973149246                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                  8399824539                       # Number of Instructions Simulated
system.cpu.committedOps                    9151251857                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.679099                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.679099                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.373260                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.373260                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads              10687932483                       # number of integer regfile reads
system.cpu.int_regfile_writes              6143217035                       # number of integer regfile writes
system.cpu.vec_regfile_reads               1691690260                       # number of vector regfile reads
system.cpu.vec_regfile_writes              1191107777                       # number of vector regfile writes
system.cpu.cc_regfile_reads                2490621465                       # number of cc regfile reads
system.cpu.cc_regfile_writes               2225306344                       # number of cc regfile writes
system.cpu.misc_regfile_reads             25892391468                       # number of misc regfile reads
system.cpu.misc_regfile_writes              857066346                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          57098728                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.986221                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2617691679                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          57098728                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.845009                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         124101000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.986221                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1004                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5551146017                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5551146017                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data   1825659247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1825659247                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    759192841                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      759192841                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data      9808885                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       9808885                       # number of SoftPFReq hits
system.cpu.dcache.WriteLineReq_hits::cpu.data      4398977                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total      4398977                       # number of WriteLineReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data     10810154                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10810154                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data     11868291                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     11868291                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data    2589251065                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2589251065                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data   2599059950                       # number of overall hits
system.cpu.dcache.overall_hits::total      2599059950                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     57930536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      57930536                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     40408663                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     40408663                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data      3503267                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total      3503267                       # number of SoftPFReq misses
system.cpu.dcache.WriteLineReq_misses::cpu.data     18988657                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total     18988657                       # number of WriteLineReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data      1394213                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total      1394213                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data        58185                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total        58185                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data    117327856                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      117327856                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data    120831123                       # number of overall misses
system.cpu.dcache.overall_misses::total     120831123                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 3696866588000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3696866588000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 3078476544747                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3078476544747                       # number of WriteReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::cpu.data 367799494640                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 367799494640                       # number of WriteLineReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 100091696500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 100091696500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data    734348000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total    734348000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 7143142627387                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 7143142627387                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 7143142627387                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 7143142627387                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data   1883589783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1883589783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    799601504                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    799601504                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data     13312152                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total     13312152                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::cpu.data     23387634                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total     23387634                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data     12204367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     12204367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data     11926476                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     11926476                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data   2706578921                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2706578921                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data   2719891073                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2719891073                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.030755                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030755                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.050536                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.050536                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.263163                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.263163                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::cpu.data     0.811910                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.811910                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.114239                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.114239                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.004879                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.004879                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.043349                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043349                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.044425                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044425                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63815.508077                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63815.508077                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76183.578376                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76183.578376                       # average WriteReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 19369.431690                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 19369.431690                       # average WriteLineReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 71790.821417                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71790.821417                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 12620.916044                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 12620.916044                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60881.898561                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60881.898561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59116.744511                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59116.744511                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    116476481                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    521023458                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           9156636                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         3835775                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.720445                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   135.832643                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     57098728                       # number of writebacks
system.cpu.dcache.writebacks::total          57098728                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data     27881854                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     27881854                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data     32770380                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     32770380                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::cpu.data        13501                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total        13501                       # number of WriteLineReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data      1363481                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total      1363481                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     60665735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     60665735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     60665735                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     60665735                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     30048682                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     30048682                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      7638283                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7638283                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data      2465752                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total      2465752                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data     18975156                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total     18975156                       # number of WriteLineReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        30732                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        30732                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data        58185                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total        58185                       # number of StoreCondReq MSHR misses
system.cpu.dcache.CleanSharedReq_mshr_misses::cpu.data           70                       # number of CleanSharedReq MSHR misses
system.cpu.dcache.CleanSharedReq_mshr_misses::total           70                       # number of CleanSharedReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::cpu.data      2034371                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      2034371                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::cpu.data          642                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total          642                       # number of InvalidateReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     56662121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     56662121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     59127873                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     59127873                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data       204825                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total       204825                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data       128790                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total       128790                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data       333615                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       333615                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1957753813620                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1957753813620                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 585121170377                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 585121170377                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 185754085029                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 185754085029                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 347751092617                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 347751092617                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   2677847500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2677847500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data    676163000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total    676163000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.CleanSharedReq_mshr_miss_latency::cpu.data      2238445                       # number of CleanSharedReq MSHR miss cycles
system.cpu.dcache.CleanSharedReq_mshr_miss_latency::total      2238445                       # number of CleanSharedReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::cpu.data  68760615903                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  68760615903                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::cpu.data      6420000                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total      6420000                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 2890626076614                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2890626076614                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 3076380161643                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3076380161643                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data  12521621500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total  12521621500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data  12521621500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total  12521621500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.015953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.185226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.185226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data     0.811333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.811333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.002518                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002518                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.004879                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.004879                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.CleanSharedReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020935                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020935                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021739                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021739                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65152.734939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65152.734939                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76603.756417                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76603.756417                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 75333.644677                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75333.644677                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 18326.652630                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 18326.652630                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 87135.477678                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 87135.477678                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 11620.916044                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 11620.916044                       # average StoreCondReq mshr miss latency
system.cpu.dcache.CleanSharedReq_avg_mshr_miss_latency::cpu.data 31977.785714                       # average CleanSharedReq mshr miss latency
system.cpu.dcache.CleanSharedReq_avg_mshr_miss_latency::total 31977.785714                       # average CleanSharedReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::cpu.data 33799.447546                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 33799.447546                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::cpu.data        10000                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total        10000                       # average InvalidateReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51015.140725                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51015.140725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52029.271569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52029.271569                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 61133.267423                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 61133.267423                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 37533.148989                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 37533.148989                       # average overall mshr uncacheable latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements       688268                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse    15.999913                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs     18924074                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs       688268                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs    27.495211                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle    123949000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker    15.999913                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker     0.999995                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses    165208446                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses    165208446                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker     19714014                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total     19714014                       # number of ReadReq hits
system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker     19714014                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total     19714014                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker     19714014                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total     19714014                       # number of overall hits
system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker       832926                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total       832926                       # number of ReadReq misses
system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker       832926                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total       832926                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker       832926                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total       832926                       # number of overall misses
system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker  58058080000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total  58058080000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker  58058080000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total  58058080000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker  58058080000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total  58058080000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker     20546940                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total     20546940                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker     20546940                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total     20546940                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker     20546940                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total     20546940                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.040538                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.040538                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.040538                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.040538                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.040538                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.040538                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 69703.767201                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 69703.767201                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 69703.767201                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 69703.767201                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 69703.767201                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 69703.767201                       # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.writebacks::writebacks       688268                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total       688268                       # number of writebacks
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker       832926                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total       832926                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker       832926                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total       832926                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker       832926                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total       832926                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker  56392228000                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total  56392228000                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker  56392228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total  56392228000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker  56392228000                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total  56392228000                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker     0.040538                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.040538                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker     0.040538                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.040538                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker     0.040538                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.040538                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 67703.767201                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 67703.767201                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 67703.767201                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 67703.767201                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 67703.767201                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 67703.767201                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          98335257                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.999997                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3565363514                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          98335257                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             36.257225                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         123662000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.999997                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7444029692                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7444029692                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   3565371489                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3565371489                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    3565371489                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3565371489                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   3565371489                       # number of overall hits
system.cpu.icache.overall_hits::total      3565371489                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst    107475584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total     107475584                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst    107475584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total      107475584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst    107475584                       # number of overall misses
system.cpu.icache.overall_misses::total     107475584                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 7381985251108                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 7381985251108                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 7381985251108                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 7381985251108                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 7381985251108                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 7381985251108                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   3672847073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3672847073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   3672847073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3672847073                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   3672847073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3672847073                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.029262                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029262                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.029262                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029262                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.029262                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029262                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68685.230416                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68685.230416                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68685.230416                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68685.230416                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68685.230416                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68685.230416                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs   1492038085                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        18307                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          13748842                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets             232                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   108.521000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    78.909483                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     98335257                       # number of writebacks
system.cpu.icache.writebacks::total          98335257                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst      9140037                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      9140037                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst      9140037                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      9140037                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst      9140037                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      9140037                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     98335547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     98335547                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     98335547                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     98335547                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     98335547                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     98335547                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst         2070                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         2070                       # number of ReadReq MSHR uncacheable
system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst         2070                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         2070                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 6838799055086                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 6838799055086                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 6838799055086                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 6838799055086                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 6838799055086                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 6838799055086                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst    122869500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    122869500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst    122869500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    122869500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.026774                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026774                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.026774                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026774                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.026774                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026774                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69545.543435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69545.543435                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69545.543435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69545.543435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69545.543435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69545.543435                       # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 59357.246377                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 59357.246377                       # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 59357.246377                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 59357.246377                       # average overall mshr uncacheable latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements       134509                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse    15.999397                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs       681396                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs       134509                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs     5.065802                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle    123544000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker    15.999397                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker     0.999962                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1023::1            4                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1023::2            8                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses     10027982                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses     10027982                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker      1056913                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total      1056913                       # number of ReadReq hits
system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker      1056913                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total      1056913                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker      1056913                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total      1056913                       # number of overall hits
system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker       174742                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total       174742                       # number of ReadReq misses
system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker       174742                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total       174742                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker       174742                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total       174742                       # number of overall misses
system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker  13250603500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total  13250603500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker  13250603500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total  13250603500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker  13250603500                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total  13250603500                       # number of overall miss cycles
system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker      1231655                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total      1231655                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker      1231655                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total      1231655                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker      1231655                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total      1231655                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker     0.141876                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.141876                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker     0.141876                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.141876                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker     0.141876                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.141876                       # miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 75829.528677                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 75829.528677                       # average ReadReq miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 75829.528677                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 75829.528677                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 75829.528677                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 75829.528677                       # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::writebacks       134509                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total       134509                       # number of writebacks
system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker       174742                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total       174742                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker       174742                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total       174742                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker       174742                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total       174742                       # number of overall MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker  12901119500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total  12901119500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker  12901119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total  12901119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker  12901119500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total  12901119500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker     0.141876                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.141876                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker     0.141876                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.141876                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker     0.141876                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.141876                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 73829.528677                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 73829.528677                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 73829.528677                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 73829.528677                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 73829.528677                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 73829.528677                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq               363946                       # Transaction distribution
system.iobus.trans_dist::ReadResp              363946                       # Transaction distribution
system.iobus.trans_dist::WriteReq              513347                       # Transaction distribution
system.iobus.trans_dist::WriteResp             513347                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart0.pio       110484                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio         1038                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio        81548                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       193546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side      1561040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total      1561040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1754586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart0.pio       110504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          543                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio        46558                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       158239                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     49559040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     49559040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 49717279                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                52000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy             89349000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                89000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               856000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer4.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer5.occupancy               224500                       # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy             72410001                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer8.occupancy           3016484191                       # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           145647000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy          2019688000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               779988                       # number of replacements
system.iocache.tags.tagsinuse               15.999239                       # Cycle average of tags in use
system.iocache.tags.total_refs                     14                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               779988                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                 0.000018                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         377766420000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pci_ide     15.999239                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pci_ide     0.999952                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999952                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              7024666                       # Number of tag accesses
system.iocache.tags.data_accesses             7024666                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.iocache.WriteLineReq_hits::pci_ide            9                       # number of WriteLineReq hits
system.iocache.WriteLineReq_hits::total             9                       # number of WriteLineReq hits
system.iocache.demand_hits::pci_ide                 9                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   9                       # number of demand (read+write) hits
system.iocache.overall_hits::pci_ide                9                       # number of overall hits
system.iocache.overall_hits::total                  9                       # number of overall hits
system.iocache.ReadReq_misses::pci_ide         315072                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           315072                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pci_ide       465439                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       465439                       # number of WriteLineReq misses
system.iocache.demand_misses::pci_ide          780511                       # number of demand (read+write) misses
system.iocache.demand_misses::total            780511                       # number of demand (read+write) misses
system.iocache.overall_misses::pci_ide         780511                       # number of overall misses
system.iocache.overall_misses::total           780511                       # number of overall misses
system.iocache.ReadReq_miss_latency::pci_ide  67739993769                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total  67739993769                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pci_ide  54892019422                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  54892019422                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pci_ide 122632013191                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 122632013191                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pci_ide 122632013191                       # number of overall miss cycles
system.iocache.overall_miss_latency::total 122632013191                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pci_ide       315072                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         315072                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pci_ide       465448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       465448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pci_ide        780520                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          780520                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pci_ide       780520                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         780520                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pci_ide     0.999981                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total     0.999981                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pci_ide     0.999988                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       0.999988                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pci_ide     0.999988                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      0.999988                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pci_ide 214998.456762                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 214998.456762                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pci_ide 117936.011855                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117936.011855                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pci_ide 157117.597562                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 157117.597562                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pci_ide 157117.597562                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 157117.597562                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs       1527277                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs               139761                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    10.927777                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          464936                       # number of writebacks
system.iocache.writebacks::total               464936                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pci_ide       315072                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total       315072                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pci_ide       465439                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       465439                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pci_ide       780511                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       780511                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pci_ide       780511                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       780511                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pci_ide  51986393769                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total  51986393769                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pci_ide  31594678298                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  31594678298                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pci_ide  83581072067                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  83581072067                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pci_ide  83581072067                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  83581072067                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pci_ide     0.999981                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total     0.999981                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pci_ide     0.999988                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     0.999988                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pci_ide     0.999988                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     0.999988                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pci_ide 164998.456762                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 164998.456762                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pci_ide 67881.458791                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67881.458791                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pci_ide 107085.066152                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 107085.066152                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pci_ide 107085.066152                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 107085.066152                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests     318440502                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests    158893034                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests      1332282                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              206895                       # Transaction distribution
system.membus.trans_dist::ReadResp          132396677                       # Transaction distribution
system.membus.trans_dist::WriteReq             128790                       # Transaction distribution
system.membus.trans_dist::WriteResp            128790                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     33366487                       # Transaction distribution
system.membus.trans_dist::WritebackClean    123355211                       # Transaction distribution
system.membus.trans_dist::WriteClean          1931144                       # Transaction distribution
system.membus.trans_dist::CleanEvict           315052                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           126579                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          58185                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7525375                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7525375                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       99343214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      32846568                       # Transaction distribution
system.membus.trans_dist::CleanSharedReq           70                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      2034371                       # Transaction distribution
system.membus.trans_dist::InvalidateReq      19441237                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          465                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1868670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1868670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port    295010391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total    295010443                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave       193546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bootmem.port           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio       468510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port    160341964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total    161004032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.mem_ctrls.port       451970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb_walker_cache.mem_side::total       451970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.mem_ctrls.port      2191959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb_walker_cache.mem_side::total      2191959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              460527074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     49478848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     49478848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.bootmem.port          416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port  12586961152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total  12586961568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave       158239                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bootmem.port           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio       937020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port   6341456036                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total   6342551339                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.mem_ctrls.port     17742592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb_walker_cache.mem_side::total     17742592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.mem_ctrls.port     86978112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb_walker_cache.mem_side::total     86978112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             19083712459                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           203413                       # Total snoops (count)
system.membus.snoopTraffic                   12988544                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         161711284                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.008683                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.104823                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               160499637     99.25%     99.25% # Request fanout histogram
system.membus.snoop_fanout::1                 1019183      0.63%     99.88% # Request fanout histogram
system.membus.snoop_fanout::2                  192460      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       4      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total           161711284                       # Request fanout histogram
system.membus.reqLayer0.occupancy           162990999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy               43500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy           419213498                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy        1025073038693                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1592481831                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy       523044139032                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy       212858975505                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy          948857935                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy         4468604223                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.realview.uart0.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 56351238554503000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                    93058                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------