Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Fri Feb 12 18:54:15 2021
| Host              : DESKTOP-K2FOLNH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file re2_copro_wrapper_timing_summary_routed.rpt -pb re2_copro_wrapper_timing_summary_routed.pb -rpx re2_copro_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : re2_copro_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.574        0.000                      0                15030        0.011        0.000                      0                15030        3.500        0.000                       0                  4978  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.574        0.000                      0                14838        0.011        0.000                      0                14838        3.500        0.000                       0                  4978  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.338        0.000                      0                  192        0.187        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 1.691ns (24.614%)  route 5.179ns (75.386%))
  Logic Levels:           15  (CARRY8=1 LUT2=2 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 11.925 - 10.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 1.014ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.916ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.957     2.164    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/s00_axi_aclk
    SLICE_X8Y22          FDSE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.260 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/Q
                         net (fo=110, routed)         0.808     3.068    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4_0
    SLICE_X20Y31         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     3.189 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4/O
                         net (fo=4, routed)           0.471     3.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4_n_0
    SLICE_X19Y24         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.856 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5/O
                         net (fo=5, routed)           0.338     4.194    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5_n_0
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     4.308 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4/O
                         net (fo=11, routed)          0.302     4.610    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_1
    SLICE_X19Y24         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.649 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_16__5/O
                         net (fo=3, routed)           0.165     4.814    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_2
    SLICE_X19Y25         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.914 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_2__4/O
                         net (fo=1, routed)           0.205     5.119    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/DI[1]
    SLICE_X19Y25         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     5.300 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/min_latency1_carry/CO[3]
                         net (fo=10, routed)          0.281     5.581    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/CO[0]
    SLICE_X19Y24         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     5.670 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_121/O
                         net (fo=1, routed)           0.391     6.061    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98
    SLICE_X17Y19         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.125 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_114/O
                         net (fo=1, routed)           0.535     6.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/bb_running[5]
    SLICE_X12Y24         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.776 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98/O
                         net (fo=1, routed)           0.158     6.934    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14
    SLICE_X9Y24          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     6.996 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_59/O
                         net (fo=11, routed)          0.115     7.111    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1
    SLICE_X9Y23          LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     7.278 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11/O
                         net (fo=1, routed)           0.207     7.485    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11_n_0
    SLICE_X9Y23          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     7.524 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_6/O
                         net (fo=21, routed)          0.255     7.779    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant_reg[7]_0
    SLICE_X8Y19          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     7.843 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/curState[0]_i_2__6/O
                         net (fo=7, routed)           0.277     8.120    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/slv_reg4_reg[0]_5
    SLICE_X12Y22         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     8.299 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_62/O
                         net (fo=1, routed)           0.296     8.595    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_62_n_0
    SLICE_X5Y22          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     8.659 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_7/O
                         net (fo=1, routed)           0.375     9.034    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/ADDRARDADDR[5]
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.758    11.925    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/s00_axi_aclk
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
                         clock pessimism              0.178    12.103    
                         clock uncertainty           -0.176    11.927    
    RAMB36_X0Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.319    11.608    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 1.724ns (25.051%)  route 5.158ns (74.949%))
  Logic Levels:           15  (CARRY8=1 LUT2=2 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 11.925 - 10.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 1.014ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.916ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.957     2.164    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/s00_axi_aclk
    SLICE_X8Y22          FDSE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.260 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/Q
                         net (fo=110, routed)         0.808     3.068    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4_0
    SLICE_X20Y31         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     3.189 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4/O
                         net (fo=4, routed)           0.471     3.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4_n_0
    SLICE_X19Y24         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.856 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5/O
                         net (fo=5, routed)           0.338     4.194    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5_n_0
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     4.308 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4/O
                         net (fo=11, routed)          0.302     4.610    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_1
    SLICE_X19Y24         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.649 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_16__5/O
                         net (fo=3, routed)           0.165     4.814    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_2
    SLICE_X19Y25         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.914 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_2__4/O
                         net (fo=1, routed)           0.205     5.119    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/DI[1]
    SLICE_X19Y25         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     5.300 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/min_latency1_carry/CO[3]
                         net (fo=10, routed)          0.281     5.581    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/CO[0]
    SLICE_X19Y24         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     5.670 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_121/O
                         net (fo=1, routed)           0.391     6.061    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98
    SLICE_X17Y19         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.125 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_114/O
                         net (fo=1, routed)           0.535     6.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/bb_running[5]
    SLICE_X12Y24         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.776 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98/O
                         net (fo=1, routed)           0.158     6.934    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14
    SLICE_X9Y24          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     6.996 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_59/O
                         net (fo=11, routed)          0.115     7.111    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1
    SLICE_X9Y23          LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     7.278 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11/O
                         net (fo=1, routed)           0.207     7.485    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11_n_0
    SLICE_X9Y23          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     7.524 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_6/O
                         net (fo=21, routed)          0.255     7.779    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant_reg[7]_0
    SLICE_X8Y19          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     7.843 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/curState[0]_i_2__6/O
                         net (fo=7, routed)           0.276     8.119    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/slv_reg4_reg[0]_5
    SLICE_X12Y22         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     8.297 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_82/O
                         net (fo=1, routed)           0.229     8.526    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_82_n_0
    SLICE_X6Y22          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     8.624 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_11/O
                         net (fo=1, routed)           0.422     9.046    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/ADDRARDADDR[1]
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.758    11.925    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/s00_axi_aclk
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
                         clock pessimism              0.178    12.103    
                         clock uncertainty           -0.176    11.927    
    RAMB36_X0Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.292    11.635    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 1.676ns (24.431%)  route 5.184ns (75.569%))
  Logic Levels:           15  (CARRY8=1 LUT2=2 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 11.925 - 10.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 1.014ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.916ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.957     2.164    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/s00_axi_aclk
    SLICE_X8Y22          FDSE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.260 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/Q
                         net (fo=110, routed)         0.808     3.068    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4_0
    SLICE_X20Y31         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     3.189 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4/O
                         net (fo=4, routed)           0.471     3.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4_n_0
    SLICE_X19Y24         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.856 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5/O
                         net (fo=5, routed)           0.338     4.194    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5_n_0
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     4.308 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4/O
                         net (fo=11, routed)          0.302     4.610    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_1
    SLICE_X19Y24         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.649 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_16__5/O
                         net (fo=3, routed)           0.165     4.814    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_2
    SLICE_X19Y25         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.914 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_2__4/O
                         net (fo=1, routed)           0.205     5.119    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/DI[1]
    SLICE_X19Y25         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     5.300 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/min_latency1_carry/CO[3]
                         net (fo=10, routed)          0.281     5.581    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/CO[0]
    SLICE_X19Y24         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     5.670 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_121/O
                         net (fo=1, routed)           0.391     6.061    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98
    SLICE_X17Y19         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.125 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_114/O
                         net (fo=1, routed)           0.535     6.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/bb_running[5]
    SLICE_X12Y24         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.776 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98/O
                         net (fo=1, routed)           0.158     6.934    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14
    SLICE_X9Y24          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     6.996 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_59/O
                         net (fo=11, routed)          0.115     7.111    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1
    SLICE_X9Y23          LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     7.278 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11/O
                         net (fo=1, routed)           0.207     7.485    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11_n_0
    SLICE_X9Y23          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     7.524 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_6/O
                         net (fo=21, routed)          0.187     7.711    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant_reg[7]_0
    SLICE_X10Y22         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     7.774 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/curState[0]_i_2__4/O
                         net (fo=7, routed)           0.287     8.061    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/slv_reg4_reg[0]_3
    SLICE_X13Y21         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     8.177 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_87/O
                         net (fo=1, routed)           0.356     8.533    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_87_n_0
    SLICE_X6Y21          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     8.646 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_12/O
                         net (fo=1, routed)           0.378     9.024    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/ADDRARDADDR[0]
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.758    11.925    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/s00_axi_aclk
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
                         clock pessimism              0.178    12.103    
                         clock uncertainty           -0.176    11.927    
    RAMB36_X0Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.311    11.616    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 1.645ns (24.181%)  route 5.158ns (75.819%))
  Logic Levels:           15  (CARRY8=1 LUT2=2 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 11.925 - 10.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 1.014ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.916ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.957     2.164    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/s00_axi_aclk
    SLICE_X8Y22          FDSE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.260 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/Q
                         net (fo=110, routed)         0.808     3.068    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4_0
    SLICE_X20Y31         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     3.189 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4/O
                         net (fo=4, routed)           0.471     3.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4_n_0
    SLICE_X19Y24         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.856 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5/O
                         net (fo=5, routed)           0.338     4.194    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5_n_0
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     4.308 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4/O
                         net (fo=11, routed)          0.302     4.610    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_1
    SLICE_X19Y24         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.649 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_16__5/O
                         net (fo=3, routed)           0.165     4.814    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_2
    SLICE_X19Y25         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.914 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_2__4/O
                         net (fo=1, routed)           0.205     5.119    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/DI[1]
    SLICE_X19Y25         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     5.300 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/min_latency1_carry/CO[3]
                         net (fo=10, routed)          0.281     5.581    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/CO[0]
    SLICE_X19Y24         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     5.670 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_121/O
                         net (fo=1, routed)           0.391     6.061    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98
    SLICE_X17Y19         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.125 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_114/O
                         net (fo=1, routed)           0.535     6.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/bb_running[5]
    SLICE_X12Y24         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.776 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98/O
                         net (fo=1, routed)           0.158     6.934    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14
    SLICE_X9Y24          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     6.996 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_59/O
                         net (fo=11, routed)          0.115     7.111    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1
    SLICE_X9Y23          LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     7.278 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11/O
                         net (fo=1, routed)           0.207     7.485    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11_n_0
    SLICE_X9Y23          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     7.524 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_6/O
                         net (fo=21, routed)          0.187     7.711    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant_reg[7]_0
    SLICE_X10Y22         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     7.774 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/curState[0]_i_2__4/O
                         net (fo=7, routed)           0.237     8.011    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/slv_reg4_reg[0]_3
    SLICE_X13Y22         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     8.111 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_72/O
                         net (fo=1, routed)           0.331     8.442    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_72_n_0
    SLICE_X6Y22          LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     8.540 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_9/O
                         net (fo=1, routed)           0.427     8.967    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/ADDRARDADDR[3]
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.758    11.925    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/s00_axi_aclk
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
                         clock pessimism              0.178    12.103    
                         clock uncertainty           -0.176    11.927    
    RAMB36_X0Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.300    11.627    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1
  -------------------------------------------------------------------
                         required time                         11.627    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 1.588ns (23.536%)  route 5.159ns (76.464%))
  Logic Levels:           15  (CARRY8=1 LUT2=2 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 11.925 - 10.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 1.014ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.916ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.957     2.164    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/s00_axi_aclk
    SLICE_X8Y22          FDSE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.260 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/Q
                         net (fo=110, routed)         0.808     3.068    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4_0
    SLICE_X20Y31         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     3.189 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4/O
                         net (fo=4, routed)           0.471     3.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4_n_0
    SLICE_X19Y24         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.856 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5/O
                         net (fo=5, routed)           0.338     4.194    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5_n_0
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     4.308 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4/O
                         net (fo=11, routed)          0.302     4.610    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_1
    SLICE_X19Y24         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.649 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_16__5/O
                         net (fo=3, routed)           0.165     4.814    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_2
    SLICE_X19Y25         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.914 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_2__4/O
                         net (fo=1, routed)           0.205     5.119    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/DI[1]
    SLICE_X19Y25         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     5.300 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/min_latency1_carry/CO[3]
                         net (fo=10, routed)          0.281     5.581    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/CO[0]
    SLICE_X19Y24         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     5.670 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_121/O
                         net (fo=1, routed)           0.391     6.061    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98
    SLICE_X17Y19         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.125 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_114/O
                         net (fo=1, routed)           0.535     6.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/bb_running[5]
    SLICE_X12Y24         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.776 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98/O
                         net (fo=1, routed)           0.158     6.934    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14
    SLICE_X9Y24          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     6.996 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_59/O
                         net (fo=11, routed)          0.115     7.111    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1
    SLICE_X9Y23          LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     7.278 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11/O
                         net (fo=1, routed)           0.207     7.485    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11_n_0
    SLICE_X9Y23          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     7.524 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_6/O
                         net (fo=21, routed)          0.255     7.779    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant_reg[7]_0
    SLICE_X8Y19          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     7.843 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/curState[0]_i_2__6/O
                         net (fo=7, routed)           0.247     8.090    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/slv_reg4_reg[0]_5
    SLICE_X12Y21         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.130 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_67/O
                         net (fo=1, routed)           0.257     8.387    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_67_n_0
    SLICE_X6Y21          LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     8.487 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_8/O
                         net (fo=1, routed)           0.424     8.911    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/ADDRARDADDR[4]
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.758    11.925    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/s00_axi_aclk
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
                         clock pessimism              0.178    12.103    
                         clock uncertainty           -0.176    11.927    
    RAMB36_X0Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.301    11.626    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1
  -------------------------------------------------------------------
                         required time                         11.626    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 1.611ns (23.970%)  route 5.110ns (76.030%))
  Logic Levels:           15  (CARRY8=1 LUT2=2 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 11.925 - 10.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 1.014ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.916ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.957     2.164    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/s00_axi_aclk
    SLICE_X8Y22          FDSE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.260 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/Q
                         net (fo=110, routed)         0.808     3.068    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4_0
    SLICE_X20Y31         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     3.189 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4/O
                         net (fo=4, routed)           0.471     3.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4_n_0
    SLICE_X19Y24         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.856 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5/O
                         net (fo=5, routed)           0.338     4.194    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5_n_0
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     4.308 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4/O
                         net (fo=11, routed)          0.302     4.610    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_1
    SLICE_X19Y24         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.649 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_16__5/O
                         net (fo=3, routed)           0.165     4.814    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_2
    SLICE_X19Y25         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.914 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_2__4/O
                         net (fo=1, routed)           0.205     5.119    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/DI[1]
    SLICE_X19Y25         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     5.300 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/min_latency1_carry/CO[3]
                         net (fo=10, routed)          0.281     5.581    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/CO[0]
    SLICE_X19Y24         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     5.670 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_121/O
                         net (fo=1, routed)           0.391     6.061    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98
    SLICE_X17Y19         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.125 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_114/O
                         net (fo=1, routed)           0.535     6.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/bb_running[5]
    SLICE_X12Y24         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.776 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98/O
                         net (fo=1, routed)           0.158     6.934    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14
    SLICE_X9Y24          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     6.996 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_59/O
                         net (fo=11, routed)          0.115     7.111    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1
    SLICE_X9Y23          LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     7.278 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11/O
                         net (fo=1, routed)           0.207     7.485    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11_n_0
    SLICE_X9Y23          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     7.524 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_6/O
                         net (fo=21, routed)          0.187     7.711    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant_reg[7]_0
    SLICE_X10Y22         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     7.774 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/curState[0]_i_2__4/O
                         net (fo=7, routed)           0.236     8.010    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/slv_reg4_reg[0]_3
    SLICE_X13Y22         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     8.110 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_77/O
                         net (fo=1, routed)           0.335     8.445    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_77_n_0
    SLICE_X6Y22          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     8.509 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_10/O
                         net (fo=1, routed)           0.376     8.885    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/ADDRARDADDR[2]
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.758    11.925    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/s00_axi_aclk
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
                         clock pessimism              0.178    12.103    
                         clock uncertainty           -0.176    11.927    
    RAMB36_X0Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.306    11.621    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 1.448ns (23.168%)  route 4.802ns (76.832%))
  Logic Levels:           13  (CARRY8=1 LUT2=3 LUT3=2 LUT6=7)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 11.925 - 10.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 1.014ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.916ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.957     2.164    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/s00_axi_aclk
    SLICE_X8Y22          FDSE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.260 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/Q
                         net (fo=110, routed)         0.808     3.068    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4_0
    SLICE_X20Y31         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     3.189 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4/O
                         net (fo=4, routed)           0.471     3.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4_n_0
    SLICE_X19Y24         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.856 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5/O
                         net (fo=5, routed)           0.338     4.194    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5_n_0
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     4.308 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4/O
                         net (fo=11, routed)          0.302     4.610    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_1
    SLICE_X19Y24         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.649 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_16__5/O
                         net (fo=3, routed)           0.165     4.814    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_2
    SLICE_X19Y25         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.914 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_2__4/O
                         net (fo=1, routed)           0.205     5.119    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/DI[1]
    SLICE_X19Y25         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     5.300 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/min_latency1_carry/CO[3]
                         net (fo=10, routed)          0.281     5.581    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/CO[0]
    SLICE_X19Y24         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     5.670 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_121/O
                         net (fo=1, routed)           0.391     6.061    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98
    SLICE_X17Y19         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.125 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_114/O
                         net (fo=1, routed)           0.535     6.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/bb_running[5]
    SLICE_X12Y24         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.776 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98/O
                         net (fo=1, routed)           0.158     6.934    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14
    SLICE_X9Y24          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     6.996 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_59/O
                         net (fo=11, routed)          0.249     7.245    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/cur_state_reg[2]
    SLICE_X7Y26          LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.083     7.328 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_93/O
                         net (fo=1, routed)           0.200     7.528    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/memory_addr_from_coprocessor_valid
    SLICE_X7Y26          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     7.568 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56/O
                         net (fo=1, routed)           0.254     7.822    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_56_n_0
    SLICE_X4Y26          LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.147     7.969 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_1/O
                         net (fo=1, routed)           0.445     8.414    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/bram_r_valid
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.758    11.925    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/s00_axi_aclk
    RAMB36_X0Y5          RAMB36E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
                         clock pessimism              0.178    12.103    
                         clock uncertainty           -0.176    11.927    
    RAMB36_X0Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.566    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/abram/BRAM_SDP_MACRO_inst/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1
  -------------------------------------------------------------------
                         required time                         11.566    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 1.595ns (25.059%)  route 4.770ns (74.941%))
  Logic Levels:           14  (CARRY8=1 LUT2=2 LUT3=2 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 11.880 - 10.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 1.014ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.916ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.957     2.164    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/s00_axi_aclk
    SLICE_X8Y22          FDSE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.260 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/Q
                         net (fo=110, routed)         0.808     3.068    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4_0
    SLICE_X20Y31         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     3.189 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4/O
                         net (fo=4, routed)           0.471     3.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4_n_0
    SLICE_X19Y24         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.856 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5/O
                         net (fo=5, routed)           0.338     4.194    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5_n_0
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     4.308 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4/O
                         net (fo=11, routed)          0.302     4.610    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_1
    SLICE_X19Y24         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.649 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_16__5/O
                         net (fo=3, routed)           0.165     4.814    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_2
    SLICE_X19Y25         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.914 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_2__4/O
                         net (fo=1, routed)           0.205     5.119    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/DI[1]
    SLICE_X19Y25         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     5.300 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/min_latency1_carry/CO[3]
                         net (fo=10, routed)          0.281     5.581    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/CO[0]
    SLICE_X19Y24         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     5.670 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_121/O
                         net (fo=1, routed)           0.391     6.061    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98
    SLICE_X17Y19         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.125 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_114/O
                         net (fo=1, routed)           0.535     6.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/bb_running[5]
    SLICE_X12Y24         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.776 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98/O
                         net (fo=1, routed)           0.158     6.934    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14
    SLICE_X9Y24          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     6.996 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_59/O
                         net (fo=11, routed)          0.115     7.111    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1
    SLICE_X9Y23          LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     7.278 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11/O
                         net (fo=1, routed)           0.207     7.485    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11_n_0
    SLICE_X9Y23          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     7.524 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_6/O
                         net (fo=21, routed)          0.187     7.711    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant_reg[7]_0
    SLICE_X10Y22         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     7.775 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/curState[0]_i_2__3/O
                         net (fo=7, routed)           0.525     8.300    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]_6
    SLICE_X16Y21         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     8.447 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/curState[0]_i_1__4/O
                         net (fo=1, routed)           0.082     8.529    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/curState[0]_i_1__4_n_0
    SLICE_X16Y21         FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.713    11.880    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/s00_axi_aclk
    SLICE_X16Y21         FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]/C
                         clock pessimism              0.176    12.056    
                         clock uncertainty           -0.176    11.880    
    SLICE_X16Y21         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.907    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 1.413ns (24.249%)  route 4.414ns (75.751%))
  Logic Levels:           12  (CARRY8=1 LUT2=2 LUT3=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 11.886 - 10.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 1.014ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.916ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.957     2.164    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/s00_axi_aclk
    SLICE_X8Y22          FDSE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.260 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/Q
                         net (fo=110, routed)         0.808     3.068    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4_0
    SLICE_X20Y31         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     3.189 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4/O
                         net (fo=4, routed)           0.471     3.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4_n_0
    SLICE_X19Y24         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.856 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5/O
                         net (fo=5, routed)           0.338     4.194    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5_n_0
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     4.308 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4/O
                         net (fo=11, routed)          0.302     4.610    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_1
    SLICE_X19Y24         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.649 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_16__5/O
                         net (fo=3, routed)           0.165     4.814    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_2
    SLICE_X19Y25         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.914 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_2__4/O
                         net (fo=1, routed)           0.205     5.119    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/DI[1]
    SLICE_X19Y25         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     5.300 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/min_latency1_carry/CO[3]
                         net (fo=10, routed)          0.473     5.773    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/CO[0]
    SLICE_X17Y18         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     5.812 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/head[6]_i_3__4/O
                         net (fo=25, routed)          0.106     5.918    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/head_reg[2]_0
    SLICE_X17Y18         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     5.998 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0_i_38__4/O
                         net (fo=9, routed)           0.158     6.156    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/EXE1_Instr_reg[9]_0
    SLICE_X17Y17         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     6.269 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0_i_32__10/O
                         net (fo=3, routed)           0.353     6.622    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0_12
    SLICE_X20Y17         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     6.688 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0_i_20__14/O
                         net (fo=34, routed)          0.423     7.111    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0_i_20__14_n_0
    SLICE_X19Y33         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.120     7.231 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[4].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0_i_16__15/O
                         net (fo=10, routed)          0.301     7.532    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/E[0]
    SLICE_X21Y32         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     7.680 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0_ENARDEN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.311     7.991    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0_ENARDEN_cooolgate_en_sig_19
    RAMB18_X2Y13         RAMB18E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.719    11.886    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/s00_axi_aclk
    RAMB18_X2Y13         RAMB18E2                                     r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0/CLKARDCLK
                         clock pessimism              0.178    12.064    
                         clock uncertainty           -0.176    11.888    
    RAMB18_X2Y13         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ENARDEN)
                                                     -0.361    11.527    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.527    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.595ns (25.643%)  route 4.625ns (74.357%))
  Logic Levels:           14  (CARRY8=1 LUT2=2 LUT3=2 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 11.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 1.014ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.916ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.957     2.164    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/s00_axi_aclk
    SLICE_X8Y22          FDSE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.260 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/cur_is_even_character_reg_rep__1/Q
                         net (fo=110, routed)         0.808     3.068    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4_0
    SLICE_X20Y31         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.121     3.189 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4/O
                         net (fo=4, routed)           0.471     3.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_14__4_n_0
    SLICE_X19Y24         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.856 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5/O
                         net (fo=5, routed)           0.338     4.194    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_9__5_n_0
    SLICE_X20Y30         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     4.308 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_8__4/O
                         net (fo=11, routed)          0.302     4.610    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_1
    SLICE_X19Y24         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.649 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_16__5/O
                         net (fo=3, routed)           0.165     4.814    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/cur_is_even_character_reg_rep__1_2
    SLICE_X19Y25         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.914 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/min_latency1_carry_i_2__4/O
                         net (fo=1, routed)           0.205     5.119    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/DI[1]
    SLICE_X19Y25         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[3])
                                                      0.181     5.300 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/station/min_latency1_carry/CO[3]
                         net (fo=10, routed)          0.281     5.581    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/CO[0]
    SLICE_X19Y24         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.089     5.670 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_121/O
                         net (fo=1, routed)           0.391     6.061    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98
    SLICE_X17Y19         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     6.125 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_114/O
                         net (fo=1, routed)           0.535     6.660    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/bb_running[5]
    SLICE_X12Y24         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.776 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_98/O
                         net (fo=1, routed)           0.158     6.934    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_14
    SLICE_X9Y24          LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     6.996 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_i_59/O
                         net (fo=11, routed)          0.115     7.111    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1_1
    SLICE_X9Y23          LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     7.278 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11/O
                         net (fo=1, routed)           0.207     7.485    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_11_n_0
    SLICE_X9Y23          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     7.524 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant[6]_i_6/O
                         net (fo=21, routed)          0.255     7.779    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/old_grant_reg[7]_0
    SLICE_X8Y19          LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     7.843 f  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/arbiter_tree_to_cope_with_memory_contention/arbitration_logic/curState[0]_i_2__6/O
                         net (fo=7, routed)           0.336     8.179    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]_7
    SLICE_X11Y11         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     8.326 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/curState[0]_i_1__1/O
                         net (fo=1, routed)           0.058     8.384    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/curState[0]_i_1__1_n_0
    SLICE_X11Y11         FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.741    11.908    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/s00_axi_aclk
    SLICE_X11Y11         FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]/C
                         clock pessimism              0.175    12.083    
                         clock uncertainty           -0.176    11.908    
    SLICE_X11Y11         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.935    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/a_cache/curState_reg[0]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  3.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.071ns (37.173%)  route 0.120ns (62.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.793ns (routing 0.916ns, distribution 0.877ns)
  Clock Net Delay (Destination): 2.057ns (routing 1.014ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.793     1.960    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y72         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.031 r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.120     2.151    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[4]
    SLICE_X10Y72         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        2.057     2.264    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y72         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.179     2.085    
    SLICE_X10Y72         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     2.140    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.069ns (36.126%)  route 0.122ns (63.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.747ns (routing 0.916ns, distribution 0.831ns)
  Clock Net Delay (Destination): 2.007ns (routing 1.014ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.747     1.914    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/s00_axi_aclk
    SLICE_X11Y16         FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.983 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[2]/Q
                         net (fo=3, routed)           0.122     2.105    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr[2]
    SLICE_X9Y15          FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        2.007     2.214    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/s00_axi_aclk
    SLICE_X9Y15          FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[2]/C
                         clock pessimism             -0.175     2.039    
    SLICE_X9Y15          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.055     2.094    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.073ns (45.062%)  route 0.089ns (54.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.804ns (routing 0.916ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.038ns (routing 1.014ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.804     1.971    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X9Y71          FDRE                                         r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     2.044 r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.089     2.133    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[6]
    SLICE_X11Y71         FDRE                                         r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        2.038     2.245    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X11Y71         FDRE                                         r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism             -0.179     2.066    
    SLICE_X11Y71         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.121    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.072ns (31.304%)  route 0.158ns (68.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.735ns (routing 0.916ns, distribution 0.819ns)
  Clock Net Delay (Destination): 2.004ns (routing 1.014ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.735     1.902    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X11Y39         FDRE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     1.974 r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_mask_q_reg[2]/Q
                         net (fo=3, routed)           0.158     2.132    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIB0
    SLICE_X9Y40          RAMD32                                       r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        2.004     2.211    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X9Y40          RAMD32                                       r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/CLK
                         clock pessimism             -0.175     2.036    
    SLICE_X9Y40          RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     2.118    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.070ns (38.889%)  route 0.110ns (61.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.799ns (routing 0.916ns, distribution 0.883ns)
  Clock Net Delay (Destination): 2.048ns (routing 1.014ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.799     1.966    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X9Y78          FDRE                                         r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     2.036 r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.110     2.146    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[7]
    SLICE_X8Y77          FDRE                                         r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        2.048     2.255    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X8Y77          FDRE                                         r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.179     2.076    
    SLICE_X8Y77          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     2.131    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.070ns (40.462%)  route 0.103ns (59.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.752ns (routing 0.916ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.992ns (routing 1.014ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.752     1.919    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/s00_axi_aclk
    SLICE_X3Y11          FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.989 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Pc_reg[6]/Q
                         net (fo=3, routed)           0.103     2.092    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Pc[6]
    SLICE_X4Y11          FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.992     2.199    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/s00_axi_aclk
    SLICE_X4Y11          FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Pc_reg[6]/C
                         clock pessimism             -0.175     2.024    
    SLICE_X4Y11          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.053     2.077    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.070ns (37.838%)  route 0.115ns (62.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.720ns (routing 0.916ns, distribution 0.804ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.014ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.720     1.887    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/s00_axi_aclk
    SLICE_X10Y31         FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.957 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[2]/Q
                         net (fo=3, routed)           0.115     2.072    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr[2]
    SLICE_X11Y30         FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.970     2.177    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/s00_axi_aclk
    SLICE_X11Y30         FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[2]/C
                         clock pessimism             -0.175     2.002    
    SLICE_X11Y30         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     2.057    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.015ns (routing 0.518ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.577ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.015     1.126    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/s00_axi_aclk
    SLICE_X3Y11          FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.165 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[5]/Q
                         net (fo=3, routed)           0.038     1.203    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr[5]
    SLICE_X3Y10          FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.140     1.278    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/s00_axi_aclk
    SLICE_X3Y10          FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[5]/C
                         clock pessimism             -0.138     1.140    
    SLICE_X3Y10          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.187    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.070ns (36.842%)  route 0.120ns (63.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.747ns (routing 0.916ns, distribution 0.831ns)
  Clock Net Delay (Destination): 2.001ns (routing 1.014ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.747     1.914    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/s00_axi_aclk
    SLICE_X12Y16         FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.984 r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr_reg[12]/Q
                         net (fo=3, routed)           0.120     2.104    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE1_Instr[12]
    SLICE_X10Y15         FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        2.001     2.208    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/s00_axi_aclk
    SLICE_X10Y15         FDRE                                         r  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[12]/C
                         clock pessimism             -0.175     2.033    
    SLICE_X10Y15         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.088    re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[3].engine_and_station_i/anEngine/anEngine/g.aregex_cpu/EXE2_Instr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.069ns (38.548%)  route 0.110ns (61.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.749ns (routing 0.916ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.992ns (routing 1.014ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.749     1.916    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X9Y49          FDRE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     1.985 r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/Q
                         net (fo=1, routed)           0.110     2.095    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[25]
    SLICE_X11Y49         FDRE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.992     2.199    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X11Y49         FDRE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]/C
                         clock pessimism             -0.175     2.024    
    SLICE_X11Y49         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     2.079    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X0Y1   re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y10  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[6].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X0Y4   re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[0].engine_and_station_i/anEngine/anEngine/buffer/fifo_even/content_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y0   re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[2].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/content_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y11  re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[5].engine_and_station_i/aChannel/fifo_channel/content_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X0Y0   re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[1].engine_and_station_i/anEngine/anEngine/buffer/fifo_odd/content_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y6   re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/a_cache/content_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y6   re2_copro_i/re2_copro_0/inst/re2_copro_v1_S00_AXI_inst/UIP/a_regex_coprocessor/a_topology/genblk1[7].engine_and_station_i/anEngine/anEngine/a_cache/content_reg/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y71   re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMH_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y35   re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y35   re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y35   re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y35   re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y35   re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/CLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y71   re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMH_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y72   re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y72   re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y72   re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y72   re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y72   re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.276ns (21.329%)  route 1.018ns (78.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 1.014ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.916ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.998     2.205    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.304 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.388     2.692    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.869 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.630     3.499    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X11Y48         FDPE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.743    11.910    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y48         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.175    12.085    
                         clock uncertainty           -0.176    11.909    
    SLICE_X11Y48         FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.072    11.837    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  8.338    

Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.276ns (21.329%)  route 1.018ns (78.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 1.014ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.916ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.998     2.205    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.304 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.388     2.692    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.869 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.630     3.499    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y48         FDCE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.743    11.910    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y48         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.175    12.085    
                         clock uncertainty           -0.176    11.909    
    SLICE_X11Y48         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    11.837    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  8.338    

Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.276ns (21.329%)  route 1.018ns (78.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 1.014ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.916ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.998     2.205    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.304 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.388     2.692    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.869 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.630     3.499    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y48         FDCE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.743    11.910    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y48         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.175    12.085    
                         clock uncertainty           -0.176    11.909    
    SLICE_X11Y48         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    11.837    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  8.338    

Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.276ns (21.329%)  route 1.018ns (78.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 1.014ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.916ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.998     2.205    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.304 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.388     2.692    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.869 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.630     3.499    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y48         FDPE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.743    11.910    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y48         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.175    12.085    
                         clock uncertainty           -0.176    11.909    
    SLICE_X12Y48         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072    11.837    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  8.338    

Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.276ns (21.329%)  route 1.018ns (78.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 1.014ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.916ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.998     2.205    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.304 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.388     2.692    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.869 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.630     3.499    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y48         FDCE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.743    11.910    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y48         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.175    12.085    
                         clock uncertainty           -0.176    11.909    
    SLICE_X12Y48         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072    11.837    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  8.338    

Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.276ns (21.329%)  route 1.018ns (78.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 1.014ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.916ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.998     2.205    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.304 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.388     2.692    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.869 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.630     3.499    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y48         FDCE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.743    11.910    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y48         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.175    12.085    
                         clock uncertainty           -0.176    11.909    
    SLICE_X12Y48         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    11.837    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  8.338    

Slack (MET) :             8.338ns  (required time - arrival time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.276ns (21.329%)  route 1.018ns (78.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 11.910 - 10.000 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 1.014ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.916ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.998     2.205    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.304 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.388     2.692    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.869 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.630     3.499    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y48         FDCE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.743    11.910    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y48         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.175    12.085    
                         clock uncertainty           -0.176    11.909    
    SLICE_X12Y48         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    11.837    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  8.338    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.276ns (21.329%)  route 1.018ns (78.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 11.914 - 10.000 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 1.014ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.916ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.998     2.205    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.304 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.388     2.692    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.869 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.630     3.499    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y48         FDCE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.747    11.914    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y48         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.175    12.089    
                         clock uncertainty           -0.176    11.913    
    SLICE_X12Y48         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    11.841    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.276ns (21.329%)  route 1.018ns (78.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 11.914 - 10.000 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 1.014ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.916ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.998     2.205    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.304 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.388     2.692    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.869 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.630     3.499    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y48         FDCE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.747    11.914    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y48         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.175    12.089    
                         clock uncertainty           -0.176    11.913    
    SLICE_X12Y48         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    11.841    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.276ns (21.329%)  route 1.018ns (78.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns = ( 11.914 - 10.000 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.998ns (routing 1.014ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.916ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.998     2.205    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y47         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.304 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.388     2.692    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y47         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.177     2.869 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.630     3.499    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y48         FDCE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.747    11.914    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y48         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.175    12.089    
                         clock uncertainty           -0.176    11.913    
    SLICE_X12Y48         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    11.841    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  8.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.062ns (28.310%)  route 0.157ns (71.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.027ns (routing 0.518ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.577ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.027     1.138    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y85          FDRE                                         r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.178 f  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.069     1.247    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X6Y85          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     1.269 f  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.088     1.357    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y85          FDPE                                         f  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.163     1.301    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y85          FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.111     1.190    
    SLICE_X7Y85          FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.170    re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.996ns (routing 0.518ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.577ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        0.996     1.107    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.146 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.203    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y38         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     1.238 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.330    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y38         FDPE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.126     1.264    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.108     1.156    
    SLICE_X13Y38         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.136    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.996ns (routing 0.518ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.577ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        0.996     1.107    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.146 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.203    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y38         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     1.238 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.330    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y38         FDPE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.126     1.264    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.108     1.156    
    SLICE_X13Y38         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     1.136    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.996ns (routing 0.518ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.577ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        0.996     1.107    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.146 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.203    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y38         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     1.238 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.330    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y38         FDCE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.126     1.264    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y38         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.108     1.156    
    SLICE_X13Y38         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.136    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.996ns (routing 0.518ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.577ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        0.996     1.107    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.146 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.203    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y38         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     1.238 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.330    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y38         FDCE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.126     1.264    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y38         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.108     1.156    
    SLICE_X13Y38         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.136    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.996ns (routing 0.518ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.577ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        0.996     1.107    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.146 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.203    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y38         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     1.238 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.330    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X13Y38         FDPE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.126     1.264    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.108     1.156    
    SLICE_X13Y38         FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     1.136    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.996ns (routing 0.518ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.577ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        0.996     1.107    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.146 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.203    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y38         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     1.238 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.330    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y38         FDPE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.122     1.260    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.108     1.152    
    SLICE_X13Y38         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.132    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.996ns (routing 0.518ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.577ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        0.996     1.107    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.146 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.203    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y38         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     1.238 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.330    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y38         FDPE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.122     1.260    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.108     1.152    
    SLICE_X13Y38         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.132    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.996ns (routing 0.518ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.577ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        0.996     1.107    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.146 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.203    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y38         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     1.238 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.330    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y38         FDCE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.122     1.260    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y38         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.108     1.152    
    SLICE_X13Y38         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.132    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.184%)  route 0.149ns (66.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.107ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.996ns (routing 0.518ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.577ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        0.996     1.107    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y38         FDPE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.146 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.203    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y38         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     1.238 f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.330    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X13Y38         FDCE                                         f  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  re2_copro_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    re2_copro_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  re2_copro_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=4978, routed)        1.122     1.260    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y38         FDCE                                         r  re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.108     1.152    
    SLICE_X13Y38         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.132    re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.198    





