0.6
2019.2
Nov  6 2019
21:57:16
C:/2024_CA_LAB/LAB/week09/01.register_file/sim/xsim/register_file/register_file.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/2024_CA_LAB/LAB/week09/01.register_file/src/rtl/reg_file_async.v,1714723532,verilog,,C:/2024_CA_LAB/LAB/week09/01.register_file/testbench/testbench.v,,reg_file_async,,,,,,,,
C:/2024_CA_LAB/LAB/week09/01.register_file/testbench/testbench.v,1714721318,verilog,,,,testbench,,,,,,,,
