
PitchMatchingGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000daa4  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000148f4  0800dc68  0800dc68  0000ec68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802255c  0802255c  000241fc  2**0
                  CONTENTS
  4 .ARM          00000008  0802255c  0802255c  0002355c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022564  08022564  000241fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022564  08022564  00023564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08022568  08022568  00023568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0802256c  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000995d0  200001fc  08022768  000241fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200997cc  08022768  000247cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000241fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023dea  00000000  00000000  0002422c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004035  00000000  00000000  00048016  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b8  00000000  00000000  0004c050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010a9  00000000  00000000  0004d708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ce29  00000000  00000000  0004e7b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a954  00000000  00000000  0007b5da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001136da  00000000  00000000  00095f2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001a9608  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007180  00000000  00000000  001a96c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001b0840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003135  00000000  00000000  001b08a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000000d8  00000000  00000000  001b39dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800dc4c 	.word	0x0800dc4c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000200 	.word	0x20000200
 80001fc:	0800dc4c 	.word	0x0800dc4c

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_frsub>:
 8000bf8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bfc:	e002      	b.n	8000c04 <__addsf3>
 8000bfe:	bf00      	nop

08000c00 <__aeabi_fsub>:
 8000c00:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c04 <__addsf3>:
 8000c04:	0042      	lsls	r2, r0, #1
 8000c06:	bf1f      	itttt	ne
 8000c08:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c0c:	ea92 0f03 	teqne	r2, r3
 8000c10:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c14:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c18:	d06a      	beq.n	8000cf0 <__addsf3+0xec>
 8000c1a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c1e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c22:	bfc1      	itttt	gt
 8000c24:	18d2      	addgt	r2, r2, r3
 8000c26:	4041      	eorgt	r1, r0
 8000c28:	4048      	eorgt	r0, r1
 8000c2a:	4041      	eorgt	r1, r0
 8000c2c:	bfb8      	it	lt
 8000c2e:	425b      	neglt	r3, r3
 8000c30:	2b19      	cmp	r3, #25
 8000c32:	bf88      	it	hi
 8000c34:	4770      	bxhi	lr
 8000c36:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c3a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c42:	bf18      	it	ne
 8000c44:	4240      	negne	r0, r0
 8000c46:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c4a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c4e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c52:	bf18      	it	ne
 8000c54:	4249      	negne	r1, r1
 8000c56:	ea92 0f03 	teq	r2, r3
 8000c5a:	d03f      	beq.n	8000cdc <__addsf3+0xd8>
 8000c5c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c60:	fa41 fc03 	asr.w	ip, r1, r3
 8000c64:	eb10 000c 	adds.w	r0, r0, ip
 8000c68:	f1c3 0320 	rsb	r3, r3, #32
 8000c6c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c70:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__addsf3+0x78>
 8000c76:	4249      	negs	r1, r1
 8000c78:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c7c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c80:	d313      	bcc.n	8000caa <__addsf3+0xa6>
 8000c82:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c86:	d306      	bcc.n	8000c96 <__addsf3+0x92>
 8000c88:	0840      	lsrs	r0, r0, #1
 8000c8a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c8e:	f102 0201 	add.w	r2, r2, #1
 8000c92:	2afe      	cmp	r2, #254	@ 0xfe
 8000c94:	d251      	bcs.n	8000d3a <__addsf3+0x136>
 8000c96:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c9a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c9e:	bf08      	it	eq
 8000ca0:	f020 0001 	biceq.w	r0, r0, #1
 8000ca4:	ea40 0003 	orr.w	r0, r0, r3
 8000ca8:	4770      	bx	lr
 8000caa:	0049      	lsls	r1, r1, #1
 8000cac:	eb40 0000 	adc.w	r0, r0, r0
 8000cb0:	3a01      	subs	r2, #1
 8000cb2:	bf28      	it	cs
 8000cb4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cb8:	d2ed      	bcs.n	8000c96 <__addsf3+0x92>
 8000cba:	fab0 fc80 	clz	ip, r0
 8000cbe:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cc2:	ebb2 020c 	subs.w	r2, r2, ip
 8000cc6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cca:	bfaa      	itet	ge
 8000ccc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cd0:	4252      	neglt	r2, r2
 8000cd2:	4318      	orrge	r0, r3
 8000cd4:	bfbc      	itt	lt
 8000cd6:	40d0      	lsrlt	r0, r2
 8000cd8:	4318      	orrlt	r0, r3
 8000cda:	4770      	bx	lr
 8000cdc:	f092 0f00 	teq	r2, #0
 8000ce0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000ce4:	bf06      	itte	eq
 8000ce6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cea:	3201      	addeq	r2, #1
 8000cec:	3b01      	subne	r3, #1
 8000cee:	e7b5      	b.n	8000c5c <__addsf3+0x58>
 8000cf0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cf4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf8:	bf18      	it	ne
 8000cfa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cfe:	d021      	beq.n	8000d44 <__addsf3+0x140>
 8000d00:	ea92 0f03 	teq	r2, r3
 8000d04:	d004      	beq.n	8000d10 <__addsf3+0x10c>
 8000d06:	f092 0f00 	teq	r2, #0
 8000d0a:	bf08      	it	eq
 8000d0c:	4608      	moveq	r0, r1
 8000d0e:	4770      	bx	lr
 8000d10:	ea90 0f01 	teq	r0, r1
 8000d14:	bf1c      	itt	ne
 8000d16:	2000      	movne	r0, #0
 8000d18:	4770      	bxne	lr
 8000d1a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d1e:	d104      	bne.n	8000d2a <__addsf3+0x126>
 8000d20:	0040      	lsls	r0, r0, #1
 8000d22:	bf28      	it	cs
 8000d24:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d28:	4770      	bx	lr
 8000d2a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d2e:	bf3c      	itt	cc
 8000d30:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d34:	4770      	bxcc	lr
 8000d36:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d3a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d3e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d42:	4770      	bx	lr
 8000d44:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d48:	bf16      	itet	ne
 8000d4a:	4608      	movne	r0, r1
 8000d4c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d50:	4601      	movne	r1, r0
 8000d52:	0242      	lsls	r2, r0, #9
 8000d54:	bf06      	itte	eq
 8000d56:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d5a:	ea90 0f01 	teqeq	r0, r1
 8000d5e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d62:	4770      	bx	lr

08000d64 <__aeabi_ui2f>:
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	e004      	b.n	8000d74 <__aeabi_i2f+0x8>
 8000d6a:	bf00      	nop

08000d6c <__aeabi_i2f>:
 8000d6c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d70:	bf48      	it	mi
 8000d72:	4240      	negmi	r0, r0
 8000d74:	ea5f 0c00 	movs.w	ip, r0
 8000d78:	bf08      	it	eq
 8000d7a:	4770      	bxeq	lr
 8000d7c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d80:	4601      	mov	r1, r0
 8000d82:	f04f 0000 	mov.w	r0, #0
 8000d86:	e01c      	b.n	8000dc2 <__aeabi_l2f+0x2a>

08000d88 <__aeabi_ul2f>:
 8000d88:	ea50 0201 	orrs.w	r2, r0, r1
 8000d8c:	bf08      	it	eq
 8000d8e:	4770      	bxeq	lr
 8000d90:	f04f 0300 	mov.w	r3, #0
 8000d94:	e00a      	b.n	8000dac <__aeabi_l2f+0x14>
 8000d96:	bf00      	nop

08000d98 <__aeabi_l2f>:
 8000d98:	ea50 0201 	orrs.w	r2, r0, r1
 8000d9c:	bf08      	it	eq
 8000d9e:	4770      	bxeq	lr
 8000da0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000da4:	d502      	bpl.n	8000dac <__aeabi_l2f+0x14>
 8000da6:	4240      	negs	r0, r0
 8000da8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dac:	ea5f 0c01 	movs.w	ip, r1
 8000db0:	bf02      	ittt	eq
 8000db2:	4684      	moveq	ip, r0
 8000db4:	4601      	moveq	r1, r0
 8000db6:	2000      	moveq	r0, #0
 8000db8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dbc:	bf08      	it	eq
 8000dbe:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dc2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dc6:	fabc f28c 	clz	r2, ip
 8000dca:	3a08      	subs	r2, #8
 8000dcc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dd0:	db10      	blt.n	8000df4 <__aeabi_l2f+0x5c>
 8000dd2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ddc:	f1c2 0220 	rsb	r2, r2, #32
 8000de0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000de4:	fa20 f202 	lsr.w	r2, r0, r2
 8000de8:	eb43 0002 	adc.w	r0, r3, r2
 8000dec:	bf08      	it	eq
 8000dee:	f020 0001 	biceq.w	r0, r0, #1
 8000df2:	4770      	bx	lr
 8000df4:	f102 0220 	add.w	r2, r2, #32
 8000df8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dfc:	f1c2 0220 	rsb	r2, r2, #32
 8000e00:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e04:	fa21 f202 	lsr.w	r2, r1, r2
 8000e08:	eb43 0002 	adc.w	r0, r3, r2
 8000e0c:	bf08      	it	eq
 8000e0e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e12:	4770      	bx	lr

08000e14 <__aeabi_ldivmod>:
 8000e14:	b97b      	cbnz	r3, 8000e36 <__aeabi_ldivmod+0x22>
 8000e16:	b972      	cbnz	r2, 8000e36 <__aeabi_ldivmod+0x22>
 8000e18:	2900      	cmp	r1, #0
 8000e1a:	bfbe      	ittt	lt
 8000e1c:	2000      	movlt	r0, #0
 8000e1e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000e22:	e006      	blt.n	8000e32 <__aeabi_ldivmod+0x1e>
 8000e24:	bf08      	it	eq
 8000e26:	2800      	cmpeq	r0, #0
 8000e28:	bf1c      	itt	ne
 8000e2a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000e2e:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000e32:	f000 b9d3 	b.w	80011dc <__aeabi_idiv0>
 8000e36:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e3a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e3e:	2900      	cmp	r1, #0
 8000e40:	db09      	blt.n	8000e56 <__aeabi_ldivmod+0x42>
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	db1a      	blt.n	8000e7c <__aeabi_ldivmod+0x68>
 8000e46:	f000 f84d 	bl	8000ee4 <__udivmoddi4>
 8000e4a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e52:	b004      	add	sp, #16
 8000e54:	4770      	bx	lr
 8000e56:	4240      	negs	r0, r0
 8000e58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	db1b      	blt.n	8000e98 <__aeabi_ldivmod+0x84>
 8000e60:	f000 f840 	bl	8000ee4 <__udivmoddi4>
 8000e64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e6c:	b004      	add	sp, #16
 8000e6e:	4240      	negs	r0, r0
 8000e70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e74:	4252      	negs	r2, r2
 8000e76:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e7a:	4770      	bx	lr
 8000e7c:	4252      	negs	r2, r2
 8000e7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e82:	f000 f82f 	bl	8000ee4 <__udivmoddi4>
 8000e86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e8e:	b004      	add	sp, #16
 8000e90:	4240      	negs	r0, r0
 8000e92:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e96:	4770      	bx	lr
 8000e98:	4252      	negs	r2, r2
 8000e9a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e9e:	f000 f821 	bl	8000ee4 <__udivmoddi4>
 8000ea2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ea6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000eaa:	b004      	add	sp, #16
 8000eac:	4252      	negs	r2, r2
 8000eae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000eb2:	4770      	bx	lr

08000eb4 <__aeabi_uldivmod>:
 8000eb4:	b953      	cbnz	r3, 8000ecc <__aeabi_uldivmod+0x18>
 8000eb6:	b94a      	cbnz	r2, 8000ecc <__aeabi_uldivmod+0x18>
 8000eb8:	2900      	cmp	r1, #0
 8000eba:	bf08      	it	eq
 8000ebc:	2800      	cmpeq	r0, #0
 8000ebe:	bf1c      	itt	ne
 8000ec0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ec4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000ec8:	f000 b988 	b.w	80011dc <__aeabi_idiv0>
 8000ecc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ed0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ed4:	f000 f806 	bl	8000ee4 <__udivmoddi4>
 8000ed8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000edc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ee0:	b004      	add	sp, #16
 8000ee2:	4770      	bx	lr

08000ee4 <__udivmoddi4>:
 8000ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ee8:	9d08      	ldr	r5, [sp, #32]
 8000eea:	468e      	mov	lr, r1
 8000eec:	4604      	mov	r4, r0
 8000eee:	4688      	mov	r8, r1
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d14a      	bne.n	8000f8a <__udivmoddi4+0xa6>
 8000ef4:	428a      	cmp	r2, r1
 8000ef6:	4617      	mov	r7, r2
 8000ef8:	d962      	bls.n	8000fc0 <__udivmoddi4+0xdc>
 8000efa:	fab2 f682 	clz	r6, r2
 8000efe:	b14e      	cbz	r6, 8000f14 <__udivmoddi4+0x30>
 8000f00:	f1c6 0320 	rsb	r3, r6, #32
 8000f04:	fa01 f806 	lsl.w	r8, r1, r6
 8000f08:	fa20 f303 	lsr.w	r3, r0, r3
 8000f0c:	40b7      	lsls	r7, r6
 8000f0e:	ea43 0808 	orr.w	r8, r3, r8
 8000f12:	40b4      	lsls	r4, r6
 8000f14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f18:	fa1f fc87 	uxth.w	ip, r7
 8000f1c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000f20:	0c23      	lsrs	r3, r4, #16
 8000f22:	fb0e 8811 	mls	r8, lr, r1, r8
 8000f26:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f2a:	fb01 f20c 	mul.w	r2, r1, ip
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d909      	bls.n	8000f46 <__udivmoddi4+0x62>
 8000f32:	18fb      	adds	r3, r7, r3
 8000f34:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000f38:	f080 80ea 	bcs.w	8001110 <__udivmoddi4+0x22c>
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	f240 80e7 	bls.w	8001110 <__udivmoddi4+0x22c>
 8000f42:	3902      	subs	r1, #2
 8000f44:	443b      	add	r3, r7
 8000f46:	1a9a      	subs	r2, r3, r2
 8000f48:	b2a3      	uxth	r3, r4
 8000f4a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000f4e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000f52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f56:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f5a:	459c      	cmp	ip, r3
 8000f5c:	d909      	bls.n	8000f72 <__udivmoddi4+0x8e>
 8000f5e:	18fb      	adds	r3, r7, r3
 8000f60:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000f64:	f080 80d6 	bcs.w	8001114 <__udivmoddi4+0x230>
 8000f68:	459c      	cmp	ip, r3
 8000f6a:	f240 80d3 	bls.w	8001114 <__udivmoddi4+0x230>
 8000f6e:	443b      	add	r3, r7
 8000f70:	3802      	subs	r0, #2
 8000f72:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f76:	eba3 030c 	sub.w	r3, r3, ip
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	b11d      	cbz	r5, 8000f86 <__udivmoddi4+0xa2>
 8000f7e:	40f3      	lsrs	r3, r6
 8000f80:	2200      	movs	r2, #0
 8000f82:	e9c5 3200 	strd	r3, r2, [r5]
 8000f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	d905      	bls.n	8000f9a <__udivmoddi4+0xb6>
 8000f8e:	b10d      	cbz	r5, 8000f94 <__udivmoddi4+0xb0>
 8000f90:	e9c5 0100 	strd	r0, r1, [r5]
 8000f94:	2100      	movs	r1, #0
 8000f96:	4608      	mov	r0, r1
 8000f98:	e7f5      	b.n	8000f86 <__udivmoddi4+0xa2>
 8000f9a:	fab3 f183 	clz	r1, r3
 8000f9e:	2900      	cmp	r1, #0
 8000fa0:	d146      	bne.n	8001030 <__udivmoddi4+0x14c>
 8000fa2:	4573      	cmp	r3, lr
 8000fa4:	d302      	bcc.n	8000fac <__udivmoddi4+0xc8>
 8000fa6:	4282      	cmp	r2, r0
 8000fa8:	f200 8105 	bhi.w	80011b6 <__udivmoddi4+0x2d2>
 8000fac:	1a84      	subs	r4, r0, r2
 8000fae:	eb6e 0203 	sbc.w	r2, lr, r3
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	4690      	mov	r8, r2
 8000fb6:	2d00      	cmp	r5, #0
 8000fb8:	d0e5      	beq.n	8000f86 <__udivmoddi4+0xa2>
 8000fba:	e9c5 4800 	strd	r4, r8, [r5]
 8000fbe:	e7e2      	b.n	8000f86 <__udivmoddi4+0xa2>
 8000fc0:	2a00      	cmp	r2, #0
 8000fc2:	f000 8090 	beq.w	80010e6 <__udivmoddi4+0x202>
 8000fc6:	fab2 f682 	clz	r6, r2
 8000fca:	2e00      	cmp	r6, #0
 8000fcc:	f040 80a4 	bne.w	8001118 <__udivmoddi4+0x234>
 8000fd0:	1a8a      	subs	r2, r1, r2
 8000fd2:	0c03      	lsrs	r3, r0, #16
 8000fd4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd8:	b280      	uxth	r0, r0
 8000fda:	b2bc      	uxth	r4, r7
 8000fdc:	2101      	movs	r1, #1
 8000fde:	fbb2 fcfe 	udiv	ip, r2, lr
 8000fe2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000fe6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fea:	fb04 f20c 	mul.w	r2, r4, ip
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d907      	bls.n	8001002 <__udivmoddi4+0x11e>
 8000ff2:	18fb      	adds	r3, r7, r3
 8000ff4:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000ff8:	d202      	bcs.n	8001000 <__udivmoddi4+0x11c>
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	f200 80e0 	bhi.w	80011c0 <__udivmoddi4+0x2dc>
 8001000:	46c4      	mov	ip, r8
 8001002:	1a9b      	subs	r3, r3, r2
 8001004:	fbb3 f2fe 	udiv	r2, r3, lr
 8001008:	fb0e 3312 	mls	r3, lr, r2, r3
 800100c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001010:	fb02 f404 	mul.w	r4, r2, r4
 8001014:	429c      	cmp	r4, r3
 8001016:	d907      	bls.n	8001028 <__udivmoddi4+0x144>
 8001018:	18fb      	adds	r3, r7, r3
 800101a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800101e:	d202      	bcs.n	8001026 <__udivmoddi4+0x142>
 8001020:	429c      	cmp	r4, r3
 8001022:	f200 80ca 	bhi.w	80011ba <__udivmoddi4+0x2d6>
 8001026:	4602      	mov	r2, r0
 8001028:	1b1b      	subs	r3, r3, r4
 800102a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800102e:	e7a5      	b.n	8000f7c <__udivmoddi4+0x98>
 8001030:	f1c1 0620 	rsb	r6, r1, #32
 8001034:	408b      	lsls	r3, r1
 8001036:	fa22 f706 	lsr.w	r7, r2, r6
 800103a:	431f      	orrs	r7, r3
 800103c:	fa0e f401 	lsl.w	r4, lr, r1
 8001040:	fa20 f306 	lsr.w	r3, r0, r6
 8001044:	fa2e fe06 	lsr.w	lr, lr, r6
 8001048:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800104c:	4323      	orrs	r3, r4
 800104e:	fa00 f801 	lsl.w	r8, r0, r1
 8001052:	fa1f fc87 	uxth.w	ip, r7
 8001056:	fbbe f0f9 	udiv	r0, lr, r9
 800105a:	0c1c      	lsrs	r4, r3, #16
 800105c:	fb09 ee10 	mls	lr, r9, r0, lr
 8001060:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001064:	fb00 fe0c 	mul.w	lr, r0, ip
 8001068:	45a6      	cmp	lr, r4
 800106a:	fa02 f201 	lsl.w	r2, r2, r1
 800106e:	d909      	bls.n	8001084 <__udivmoddi4+0x1a0>
 8001070:	193c      	adds	r4, r7, r4
 8001072:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8001076:	f080 809c 	bcs.w	80011b2 <__udivmoddi4+0x2ce>
 800107a:	45a6      	cmp	lr, r4
 800107c:	f240 8099 	bls.w	80011b2 <__udivmoddi4+0x2ce>
 8001080:	3802      	subs	r0, #2
 8001082:	443c      	add	r4, r7
 8001084:	eba4 040e 	sub.w	r4, r4, lr
 8001088:	fa1f fe83 	uxth.w	lr, r3
 800108c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001090:	fb09 4413 	mls	r4, r9, r3, r4
 8001094:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001098:	fb03 fc0c 	mul.w	ip, r3, ip
 800109c:	45a4      	cmp	ip, r4
 800109e:	d908      	bls.n	80010b2 <__udivmoddi4+0x1ce>
 80010a0:	193c      	adds	r4, r7, r4
 80010a2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80010a6:	f080 8082 	bcs.w	80011ae <__udivmoddi4+0x2ca>
 80010aa:	45a4      	cmp	ip, r4
 80010ac:	d97f      	bls.n	80011ae <__udivmoddi4+0x2ca>
 80010ae:	3b02      	subs	r3, #2
 80010b0:	443c      	add	r4, r7
 80010b2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80010b6:	eba4 040c 	sub.w	r4, r4, ip
 80010ba:	fba0 ec02 	umull	lr, ip, r0, r2
 80010be:	4564      	cmp	r4, ip
 80010c0:	4673      	mov	r3, lr
 80010c2:	46e1      	mov	r9, ip
 80010c4:	d362      	bcc.n	800118c <__udivmoddi4+0x2a8>
 80010c6:	d05f      	beq.n	8001188 <__udivmoddi4+0x2a4>
 80010c8:	b15d      	cbz	r5, 80010e2 <__udivmoddi4+0x1fe>
 80010ca:	ebb8 0203 	subs.w	r2, r8, r3
 80010ce:	eb64 0409 	sbc.w	r4, r4, r9
 80010d2:	fa04 f606 	lsl.w	r6, r4, r6
 80010d6:	fa22 f301 	lsr.w	r3, r2, r1
 80010da:	431e      	orrs	r6, r3
 80010dc:	40cc      	lsrs	r4, r1
 80010de:	e9c5 6400 	strd	r6, r4, [r5]
 80010e2:	2100      	movs	r1, #0
 80010e4:	e74f      	b.n	8000f86 <__udivmoddi4+0xa2>
 80010e6:	fbb1 fcf2 	udiv	ip, r1, r2
 80010ea:	0c01      	lsrs	r1, r0, #16
 80010ec:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80010f0:	b280      	uxth	r0, r0
 80010f2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80010f6:	463b      	mov	r3, r7
 80010f8:	4638      	mov	r0, r7
 80010fa:	463c      	mov	r4, r7
 80010fc:	46b8      	mov	r8, r7
 80010fe:	46be      	mov	lr, r7
 8001100:	2620      	movs	r6, #32
 8001102:	fbb1 f1f7 	udiv	r1, r1, r7
 8001106:	eba2 0208 	sub.w	r2, r2, r8
 800110a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800110e:	e766      	b.n	8000fde <__udivmoddi4+0xfa>
 8001110:	4601      	mov	r1, r0
 8001112:	e718      	b.n	8000f46 <__udivmoddi4+0x62>
 8001114:	4610      	mov	r0, r2
 8001116:	e72c      	b.n	8000f72 <__udivmoddi4+0x8e>
 8001118:	f1c6 0220 	rsb	r2, r6, #32
 800111c:	fa2e f302 	lsr.w	r3, lr, r2
 8001120:	40b7      	lsls	r7, r6
 8001122:	40b1      	lsls	r1, r6
 8001124:	fa20 f202 	lsr.w	r2, r0, r2
 8001128:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800112c:	430a      	orrs	r2, r1
 800112e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001132:	b2bc      	uxth	r4, r7
 8001134:	fb0e 3318 	mls	r3, lr, r8, r3
 8001138:	0c11      	lsrs	r1, r2, #16
 800113a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800113e:	fb08 f904 	mul.w	r9, r8, r4
 8001142:	40b0      	lsls	r0, r6
 8001144:	4589      	cmp	r9, r1
 8001146:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800114a:	b280      	uxth	r0, r0
 800114c:	d93e      	bls.n	80011cc <__udivmoddi4+0x2e8>
 800114e:	1879      	adds	r1, r7, r1
 8001150:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8001154:	d201      	bcs.n	800115a <__udivmoddi4+0x276>
 8001156:	4589      	cmp	r9, r1
 8001158:	d81f      	bhi.n	800119a <__udivmoddi4+0x2b6>
 800115a:	eba1 0109 	sub.w	r1, r1, r9
 800115e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001162:	fb09 f804 	mul.w	r8, r9, r4
 8001166:	fb0e 1119 	mls	r1, lr, r9, r1
 800116a:	b292      	uxth	r2, r2
 800116c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001170:	4542      	cmp	r2, r8
 8001172:	d229      	bcs.n	80011c8 <__udivmoddi4+0x2e4>
 8001174:	18ba      	adds	r2, r7, r2
 8001176:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800117a:	d2c4      	bcs.n	8001106 <__udivmoddi4+0x222>
 800117c:	4542      	cmp	r2, r8
 800117e:	d2c2      	bcs.n	8001106 <__udivmoddi4+0x222>
 8001180:	f1a9 0102 	sub.w	r1, r9, #2
 8001184:	443a      	add	r2, r7
 8001186:	e7be      	b.n	8001106 <__udivmoddi4+0x222>
 8001188:	45f0      	cmp	r8, lr
 800118a:	d29d      	bcs.n	80010c8 <__udivmoddi4+0x1e4>
 800118c:	ebbe 0302 	subs.w	r3, lr, r2
 8001190:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001194:	3801      	subs	r0, #1
 8001196:	46e1      	mov	r9, ip
 8001198:	e796      	b.n	80010c8 <__udivmoddi4+0x1e4>
 800119a:	eba7 0909 	sub.w	r9, r7, r9
 800119e:	4449      	add	r1, r9
 80011a0:	f1a8 0c02 	sub.w	ip, r8, #2
 80011a4:	fbb1 f9fe 	udiv	r9, r1, lr
 80011a8:	fb09 f804 	mul.w	r8, r9, r4
 80011ac:	e7db      	b.n	8001166 <__udivmoddi4+0x282>
 80011ae:	4673      	mov	r3, lr
 80011b0:	e77f      	b.n	80010b2 <__udivmoddi4+0x1ce>
 80011b2:	4650      	mov	r0, sl
 80011b4:	e766      	b.n	8001084 <__udivmoddi4+0x1a0>
 80011b6:	4608      	mov	r0, r1
 80011b8:	e6fd      	b.n	8000fb6 <__udivmoddi4+0xd2>
 80011ba:	443b      	add	r3, r7
 80011bc:	3a02      	subs	r2, #2
 80011be:	e733      	b.n	8001028 <__udivmoddi4+0x144>
 80011c0:	f1ac 0c02 	sub.w	ip, ip, #2
 80011c4:	443b      	add	r3, r7
 80011c6:	e71c      	b.n	8001002 <__udivmoddi4+0x11e>
 80011c8:	4649      	mov	r1, r9
 80011ca:	e79c      	b.n	8001106 <__udivmoddi4+0x222>
 80011cc:	eba1 0109 	sub.w	r1, r1, r9
 80011d0:	46c4      	mov	ip, r8
 80011d2:	fbb1 f9fe 	udiv	r9, r1, lr
 80011d6:	fb09 f804 	mul.w	r8, r9, r4
 80011da:	e7c4      	b.n	8001166 <__udivmoddi4+0x282>

080011dc <__aeabi_idiv0>:
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop

080011e0 <play_sound>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void play_sound(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af02      	add	r7, sp, #8
	//generate sine wave:
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 80011e6:	2300      	movs	r3, #0
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	e032      	b.n	8001252 <play_sound+0x72>
	  angle = 2.0f * 3.1415926535f * i / DAC_MAX_BUFFER_SIZE;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	ee07 3a90 	vmov	s15, r3
 80011f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011f6:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001270 <play_sound+0x90>
 80011fa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011fe:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 8001202:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001206:	4b1b      	ldr	r3, [pc, #108]	@ (8001274 <play_sound+0x94>)
 8001208:	edc3 7a00 	vstr	s15, [r3]
	  sine_value = arm_sin_f32(angle);
 800120c:	4b19      	ldr	r3, [pc, #100]	@ (8001274 <play_sound+0x94>)
 800120e:	edd3 7a00 	vldr	s15, [r3]
 8001212:	eeb0 0a67 	vmov.f32	s0, s15
 8001216:	f009 faef 	bl	800a7f8 <arm_sin_f32>
 800121a:	eef0 7a40 	vmov.f32	s15, s0
 800121e:	4b16      	ldr	r3, [pc, #88]	@ (8001278 <play_sound+0x98>)
 8001220:	edc3 7a00 	vstr	s15, [r3]
	  sine_wave_array[i] = (uint16_t)(2047.5f * sine_value + 2047.5f);
 8001224:	4b14      	ldr	r3, [pc, #80]	@ (8001278 <play_sound+0x98>)
 8001226:	edd3 7a00 	vldr	s15, [r3]
 800122a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800127c <play_sound+0x9c>
 800122e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001232:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800127c <play_sound+0x9c>
 8001236:	ee77 7a87 	vadd.f32	s15, s15, s14
 800123a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800123e:	ee17 3a90 	vmov	r3, s15
 8001242:	b299      	uxth	r1, r3
 8001244:	4a0e      	ldr	r2, [pc, #56]	@ (8001280 <play_sound+0xa0>)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	3301      	adds	r3, #1
 8001250:	607b      	str	r3, [r7, #4]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2b1d      	cmp	r3, #29
 8001256:	ddc9      	ble.n	80011ec <play_sound+0xc>
	}
	// Start DAC in DMA mode for the sine wave:
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)sine_wave_array,DAC_MAX_BUFFER_SIZE, DAC_ALIGN_12B_R); //set DAC to read bytes from memory...
 8001258:	2300      	movs	r3, #0
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	231e      	movs	r3, #30
 800125e:	4a08      	ldr	r2, [pc, #32]	@ (8001280 <play_sound+0xa0>)
 8001260:	2100      	movs	r1, #0
 8001262:	4808      	ldr	r0, [pc, #32]	@ (8001284 <play_sound+0xa4>)
 8001264:	f002 fee2 	bl	800402c <HAL_DAC_Start_DMA>
}
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40c90fdb 	.word	0x40c90fdb
 8001274:	20000cf0 	.word	0x20000cf0
 8001278:	20000cec 	.word	0x20000cec
 800127c:	44fff000 	.word	0x44fff000
 8001280:	20096d94 	.word	0x20096d94
 8001284:	20000218 	.word	0x20000218

08001288 <set_random_frequency>:


void set_random_frequency(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
    // Generate random number between 400 Hz and 2100 Hz (example range)
	// rand() gives a random integer between 0 and RAND_MAX (usually 32767).
    //target_freq = 400 + (rand() % 1700);

	// Get random frequency in lena's voice range; 200-1200 Hz:
	target_freq = 200 + (rand() % 1000);
 800128e:	f009 fe31 	bl	800aef4 <rand>
 8001292:	4602      	mov	r2, r0
 8001294:	4b30      	ldr	r3, [pc, #192]	@ (8001358 <set_random_frequency+0xd0>)
 8001296:	fb83 1302 	smull	r1, r3, r3, r2
 800129a:	1199      	asrs	r1, r3, #6
 800129c:	17d3      	asrs	r3, r2, #31
 800129e:	1acb      	subs	r3, r1, r3
 80012a0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80012a4:	fb01 f303 	mul.w	r3, r1, r3
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	33c8      	adds	r3, #200	@ 0xc8
 80012ac:	461a      	mov	r2, r3
 80012ae:	4b2b      	ldr	r3, [pc, #172]	@ (800135c <set_random_frequency+0xd4>)
 80012b0:	601a      	str	r2, [r3, #0]

    // Assuming your timer clock = 80 MHz (adjust if different)
    uint32_t timer_clock = 120000000;
 80012b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001360 <set_random_frequency+0xd8>)
 80012b4:	60fb      	str	r3, [r7, #12]

    // Compute new ARR value:
    // DAC update rate = timer_clock / (Prescaler+1) / (Period+1)
    // You need the update rate to be f_timer = N_samples * f_out
    uint32_t f_timer = DAC_MAX_BUFFER_SIZE * target_freq;
 80012b6:	4b29      	ldr	r3, [pc, #164]	@ (800135c <set_random_frequency+0xd4>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4613      	mov	r3, r2
 80012bc:	011b      	lsls	r3, r3, #4
 80012be:	1a9b      	subs	r3, r3, r2
 80012c0:	005b      	lsls	r3, r3, #1
 80012c2:	60bb      	str	r3, [r7, #8]
    uint32_t new_period = (timer_clock / f_timer) - 1;
 80012c4:	68fa      	ldr	r2, [r7, #12]
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80012cc:	3b01      	subs	r3, #1
 80012ce:	607b      	str	r3, [r7, #4]

    __HAL_TIM_DISABLE(&htim2);
 80012d0:	4b24      	ldr	r3, [pc, #144]	@ (8001364 <set_random_frequency+0xdc>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	6a1a      	ldr	r2, [r3, #32]
 80012d6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80012da:	4013      	ands	r3, r2
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d10f      	bne.n	8001300 <set_random_frequency+0x78>
 80012e0:	4b20      	ldr	r3, [pc, #128]	@ (8001364 <set_random_frequency+0xdc>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	6a1a      	ldr	r2, [r3, #32]
 80012e6:	f240 4344 	movw	r3, #1092	@ 0x444
 80012ea:	4013      	ands	r3, r2
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d107      	bne.n	8001300 <set_random_frequency+0x78>
 80012f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001364 <set_random_frequency+0xdc>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001364 <set_random_frequency+0xdc>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f022 0201 	bic.w	r2, r2, #1
 80012fe:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_AUTORELOAD(&htim2, new_period);
 8001300:	4b18      	ldr	r3, [pc, #96]	@ (8001364 <set_random_frequency+0xdc>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001308:	4a16      	ldr	r2, [pc, #88]	@ (8001364 <set_random_frequency+0xdc>)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 800130e:	4b15      	ldr	r3, [pc, #84]	@ (8001364 <set_random_frequency+0xdc>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2200      	movs	r2, #0
 8001314:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_ENABLE(&htim2);
 8001316:	4b13      	ldr	r3, [pc, #76]	@ (8001364 <set_random_frequency+0xdc>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	4b11      	ldr	r3, [pc, #68]	@ (8001364 <set_random_frequency+0xdc>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f042 0201 	orr.w	r2, r2, #1
 8001324:	601a      	str	r2, [r3, #0]

    real_freq = (float32_t)timer_clock / ((new_period + 1) * DAC_MAX_BUFFER_SIZE);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	ee07 3a90 	vmov	s15, r3
 800132c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	1c5a      	adds	r2, r3, #1
 8001334:	4613      	mov	r3, r2
 8001336:	011b      	lsls	r3, r3, #4
 8001338:	1a9b      	subs	r3, r3, r2
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	ee07 3a90 	vmov	s15, r3
 8001340:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001344:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001348:	4b07      	ldr	r3, [pc, #28]	@ (8001368 <set_random_frequency+0xe0>)
 800134a:	edc3 7a00 	vstr	s15, [r3]
}
 800134e:	bf00      	nop
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	10624dd3 	.word	0x10624dd3
 800135c:	20096d84 	.word	0x20096d84
 8001360:	07270e00 	.word	0x07270e00
 8001364:	20000378 	.word	0x20000378
 8001368:	20096d88 	.word	0x20096d88

0800136c <analyze_frequency>:

//FFT:
float32_t analyze_frequency(int32_t* audio_data, uint32_t data_length) {
 800136c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001370:	f5ad 5d91 	sub.w	sp, sp, #4640	@ 0x1220
 8001374:	b086      	sub	sp, #24
 8001376:	af00      	add	r7, sp, #0
 8001378:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800137c:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8001380:	6018      	str	r0, [r3, #0]
 8001382:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001386:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 800138a:	6019      	str	r1, [r3, #0]
    // 1. Prepare data for FFT
    uint32_t samples_to_use = (data_length < FFT_LENGTH) ? data_length : FFT_LENGTH;
 800138c:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001390:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800139a:	bf28      	it	cs
 800139c:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 80013a0:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 80013a4:	f102 0210 	add.w	r2, r2, #16
 80013a8:	6013      	str	r3, [r2, #0]

    // Remove DC offset
    int64_t dc_offset = 0;
 80013aa:	f04f 0200 	mov.w	r2, #0
 80013ae:	f04f 0300 	mov.w	r3, #0
 80013b2:	f507 5191 	add.w	r1, r7, #4640	@ 0x1220
 80013b6:	f101 0110 	add.w	r1, r1, #16
 80013ba:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i = 0; i < samples_to_use; i++) {
 80013be:	2300      	movs	r3, #0
 80013c0:	f507 5291 	add.w	r2, r7, #4640	@ 0x1220
 80013c4:	f102 020c 	add.w	r2, r2, #12
 80013c8:	6013      	str	r3, [r2, #0]
 80013ca:	e02a      	b.n	8001422 <analyze_frequency+0xb6>
        dc_offset += audio_data[i];
 80013cc:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 80013d0:	f103 030c 	add.w	r3, r3, #12
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 80013dc:	f5a2 7209 	sub.w	r2, r2, #548	@ 0x224
 80013e0:	6812      	ldr	r2, [r2, #0]
 80013e2:	4413      	add	r3, r2
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	17da      	asrs	r2, r3, #31
 80013e8:	4698      	mov	r8, r3
 80013ea:	4691      	mov	r9, r2
 80013ec:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 80013f0:	f103 0310 	add.w	r3, r3, #16
 80013f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f8:	eb12 0a08 	adds.w	sl, r2, r8
 80013fc:	eb43 0b09 	adc.w	fp, r3, r9
 8001400:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 8001404:	f103 0310 	add.w	r3, r3, #16
 8001408:	e9c3 ab00 	strd	sl, fp, [r3]
    for (int i = 0; i < samples_to_use; i++) {
 800140c:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 8001410:	f103 030c 	add.w	r3, r3, #12
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	3301      	adds	r3, #1
 8001418:	f507 5291 	add.w	r2, r7, #4640	@ 0x1220
 800141c:	f102 020c 	add.w	r2, r2, #12
 8001420:	6013      	str	r3, [r2, #0]
 8001422:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 8001426:	f103 030c 	add.w	r3, r3, #12
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 8001430:	f102 0210 	add.w	r2, r2, #16
 8001434:	6812      	ldr	r2, [r2, #0]
 8001436:	429a      	cmp	r2, r3
 8001438:	d8c8      	bhi.n	80013cc <analyze_frequency+0x60>
    }
    dc_offset /= samples_to_use;
 800143a:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 800143e:	f103 0310 	add.w	r3, r3, #16
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2200      	movs	r2, #0
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	60fa      	str	r2, [r7, #12]
 800144a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800144e:	f507 5191 	add.w	r1, r7, #4640	@ 0x1220
 8001452:	f101 0110 	add.w	r1, r1, #16
 8001456:	e9d1 0100 	ldrd	r0, r1, [r1]
 800145a:	f7ff fcdb 	bl	8000e14 <__aeabi_ldivmod>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	f507 5191 	add.w	r1, r7, #4640	@ 0x1220
 8001466:	f101 0110 	add.w	r1, r1, #16
 800146a:	e9c1 2300 	strd	r2, r3, [r1]
    static float32_t prev_output = 0.0f;
    static float32_t prev_input2 = 0.0f;
    static float32_t prev_output2 = 0.0f;

    // Two-stage high-pass filter for steeper cutoff
    float32_t alpha = 0.97f;  // More aggressive cutoff
 800146e:	4bc5      	ldr	r3, [pc, #788]	@ (8001784 <analyze_frequency+0x418>)
 8001470:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 8001474:	f102 020c 	add.w	r2, r2, #12
 8001478:	6013      	str	r3, [r2, #0]

    float32_t filtered[FFT_LENGTH];

    // First stage
    for (int i = 0; i < samples_to_use; i++) {
 800147a:	2300      	movs	r3, #0
 800147c:	f507 5291 	add.w	r2, r7, #4640	@ 0x1220
 8001480:	f102 0208 	add.w	r2, r2, #8
 8001484:	6013      	str	r3, [r2, #0]
 8001486:	e069      	b.n	800155c <analyze_frequency+0x1f0>
        float32_t current_input = (float32_t)(audio_data[i] - dc_offset);
 8001488:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 800148c:	f103 0308 	add.w	r3, r3, #8
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	f507 720e 	add.w	r2, r7, #568	@ 0x238
 8001498:	f5a2 7209 	sub.w	r2, r2, #548	@ 0x224
 800149c:	6812      	ldr	r2, [r2, #0]
 800149e:	4413      	add	r3, r2
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	17da      	asrs	r2, r3, #31
 80014a4:	461c      	mov	r4, r3
 80014a6:	4615      	mov	r5, r2
 80014a8:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 80014ac:	f103 0310 	add.w	r3, r3, #16
 80014b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b4:	1aa1      	subs	r1, r4, r2
 80014b6:	6039      	str	r1, [r7, #0]
 80014b8:	eb65 0303 	sbc.w	r3, r5, r3
 80014bc:	607b      	str	r3, [r7, #4]
 80014be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014c2:	f7ff fc69 	bl	8000d98 <__aeabi_l2f>
 80014c6:	4603      	mov	r3, r0
 80014c8:	f507 528c 	add.w	r2, r7, #4480	@ 0x1180
 80014cc:	f102 0204 	add.w	r2, r2, #4
 80014d0:	6013      	str	r3, [r2, #0]
        filtered[i] = alpha * (prev_output + current_input - prev_input);
 80014d2:	4bad      	ldr	r3, [pc, #692]	@ (8001788 <analyze_frequency+0x41c>)
 80014d4:	ed93 7a00 	vldr	s14, [r3]
 80014d8:	f507 538c 	add.w	r3, r7, #4480	@ 0x1180
 80014dc:	f103 0304 	add.w	r3, r3, #4
 80014e0:	edd3 7a00 	vldr	s15, [r3]
 80014e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014e8:	4ba8      	ldr	r3, [pc, #672]	@ (800178c <analyze_frequency+0x420>)
 80014ea:	edd3 7a00 	vldr	s15, [r3]
 80014ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014f2:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 80014f6:	f103 030c 	add.w	r3, r3, #12
 80014fa:	edd3 7a00 	vldr	s15, [r3]
 80014fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001502:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001506:	461a      	mov	r2, r3
 8001508:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 800150c:	f103 0308 	add.w	r3, r3, #8
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	4413      	add	r3, r2
 8001516:	3bb4      	subs	r3, #180	@ 0xb4
 8001518:	edc3 7a00 	vstr	s15, [r3]
        prev_input = current_input;
 800151c:	4a9b      	ldr	r2, [pc, #620]	@ (800178c <analyze_frequency+0x420>)
 800151e:	f507 538c 	add.w	r3, r7, #4480	@ 0x1180
 8001522:	f103 0304 	add.w	r3, r3, #4
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	6013      	str	r3, [r2, #0]
        prev_output = filtered[i];
 800152a:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 800152e:	461a      	mov	r2, r3
 8001530:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 8001534:	f103 0308 	add.w	r3, r3, #8
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4413      	add	r3, r2
 800153e:	3bb4      	subs	r3, #180	@ 0xb4
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a91      	ldr	r2, [pc, #580]	@ (8001788 <analyze_frequency+0x41c>)
 8001544:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < samples_to_use; i++) {
 8001546:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 800154a:	f103 0308 	add.w	r3, r3, #8
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	3301      	adds	r3, #1
 8001552:	f507 5291 	add.w	r2, r7, #4640	@ 0x1220
 8001556:	f102 0208 	add.w	r2, r2, #8
 800155a:	6013      	str	r3, [r2, #0]
 800155c:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 8001560:	f103 0308 	add.w	r3, r3, #8
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 800156a:	f102 0210 	add.w	r2, r2, #16
 800156e:	6812      	ldr	r2, [r2, #0]
 8001570:	429a      	cmp	r2, r3
 8001572:	d889      	bhi.n	8001488 <analyze_frequency+0x11c>
    }

    // Second stage - filter again for steeper rolloff
    for (int i = 0; i < samples_to_use; i++) {
 8001574:	2300      	movs	r3, #0
 8001576:	f507 5291 	add.w	r2, r7, #4640	@ 0x1220
 800157a:	f102 0204 	add.w	r2, r2, #4
 800157e:	6013      	str	r3, [r2, #0]
 8001580:	e055      	b.n	800162e <analyze_frequency+0x2c2>
        float32_t current_input = filtered[i];
 8001582:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001586:	461a      	mov	r2, r3
 8001588:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 800158c:	f103 0304 	add.w	r3, r3, #4
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	4413      	add	r3, r2
 8001596:	3bb4      	subs	r3, #180	@ 0xb4
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f507 528c 	add.w	r2, r7, #4480	@ 0x1180
 800159e:	f102 0208 	add.w	r2, r2, #8
 80015a2:	6013      	str	r3, [r2, #0]
        filtered[i] = alpha * (prev_output2 + current_input - prev_input2);
 80015a4:	4b7a      	ldr	r3, [pc, #488]	@ (8001790 <analyze_frequency+0x424>)
 80015a6:	ed93 7a00 	vldr	s14, [r3]
 80015aa:	f507 538c 	add.w	r3, r7, #4480	@ 0x1180
 80015ae:	f103 0308 	add.w	r3, r3, #8
 80015b2:	edd3 7a00 	vldr	s15, [r3]
 80015b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015ba:	4b76      	ldr	r3, [pc, #472]	@ (8001794 <analyze_frequency+0x428>)
 80015bc:	edd3 7a00 	vldr	s15, [r3]
 80015c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015c4:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 80015c8:	f103 030c 	add.w	r3, r3, #12
 80015cc:	edd3 7a00 	vldr	s15, [r3]
 80015d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d4:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80015d8:	461a      	mov	r2, r3
 80015da:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 80015de:	f103 0304 	add.w	r3, r3, #4
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	4413      	add	r3, r2
 80015e8:	3bb4      	subs	r3, #180	@ 0xb4
 80015ea:	edc3 7a00 	vstr	s15, [r3]
        prev_input2 = current_input;
 80015ee:	4a69      	ldr	r2, [pc, #420]	@ (8001794 <analyze_frequency+0x428>)
 80015f0:	f507 538c 	add.w	r3, r7, #4480	@ 0x1180
 80015f4:	f103 0308 	add.w	r3, r3, #8
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	6013      	str	r3, [r2, #0]
        prev_output2 = filtered[i];
 80015fc:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001600:	461a      	mov	r2, r3
 8001602:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 8001606:	f103 0304 	add.w	r3, r3, #4
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	4413      	add	r3, r2
 8001610:	3bb4      	subs	r3, #180	@ 0xb4
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a5e      	ldr	r2, [pc, #376]	@ (8001790 <analyze_frequency+0x424>)
 8001616:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < samples_to_use; i++) {
 8001618:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 800161c:	f103 0304 	add.w	r3, r3, #4
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	3301      	adds	r3, #1
 8001624:	f507 5291 	add.w	r2, r7, #4640	@ 0x1220
 8001628:	f102 0204 	add.w	r2, r2, #4
 800162c:	6013      	str	r3, [r2, #0]
 800162e:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 8001632:	f103 0304 	add.w	r3, r3, #4
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 800163c:	f102 0210 	add.w	r2, r2, #16
 8001640:	6812      	ldr	r2, [r2, #0]
 8001642:	429a      	cmp	r2, r3
 8001644:	d89d      	bhi.n	8001582 <analyze_frequency+0x216>
    }

    prev_input = 0.0f;
 8001646:	4b51      	ldr	r3, [pc, #324]	@ (800178c <analyze_frequency+0x420>)
 8001648:	f04f 0200 	mov.w	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
    prev_output = 0.0f;
 800164e:	4b4e      	ldr	r3, [pc, #312]	@ (8001788 <analyze_frequency+0x41c>)
 8001650:	f04f 0200 	mov.w	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
    prev_input2 = 0.0f;
 8001656:	4b4f      	ldr	r3, [pc, #316]	@ (8001794 <analyze_frequency+0x428>)
 8001658:	f04f 0200 	mov.w	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
    prev_output2 = 0.0f;
 800165e:	4b4c      	ldr	r3, [pc, #304]	@ (8001790 <analyze_frequency+0x424>)
 8001660:	f04f 0200 	mov.w	r2, #0
 8001664:	601a      	str	r2, [r3, #0]

    // 3. Apply Hamming window
    for (int i = 0; i < samples_to_use; i++) {
 8001666:	2300      	movs	r3, #0
 8001668:	f507 5291 	add.w	r2, r7, #4640	@ 0x1220
 800166c:	6013      	str	r3, [r2, #0]
 800166e:	e044      	b.n	80016fa <analyze_frequency+0x38e>
        float32_t window = 0.54f - 0.46f * arm_cos_f32(2.0f * PI * i / (FFT_LENGTH - 1));
 8001670:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	ee07 3a90 	vmov	s15, r3
 800167a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800167e:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8001798 <analyze_frequency+0x42c>
 8001682:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001686:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800179c <analyze_frequency+0x430>
 800168a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800168e:	eeb0 0a47 	vmov.f32	s0, s14
 8001692:	f009 f8f7 	bl	800a884 <arm_cos_f32>
 8001696:	eef0 7a40 	vmov.f32	s15, s0
 800169a:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80017a0 <analyze_frequency+0x434>
 800169e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016a2:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80017a4 <analyze_frequency+0x438>
 80016a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016aa:	f507 538c 	add.w	r3, r7, #4480	@ 0x1180
 80016ae:	f103 030c 	add.w	r3, r3, #12
 80016b2:	edc3 7a00 	vstr	s15, [r3]
        fftInput[i] = filtered[i] * window;
 80016b6:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80016ba:	461a      	mov	r2, r3
 80016bc:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	4413      	add	r3, r2
 80016c6:	3bb4      	subs	r3, #180	@ 0xb4
 80016c8:	ed93 7a00 	vldr	s14, [r3]
 80016cc:	f507 538c 	add.w	r3, r7, #4480	@ 0x1180
 80016d0:	f103 030c 	add.w	r3, r3, #12
 80016d4:	edd3 7a00 	vldr	s15, [r3]
 80016d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016dc:	4a32      	ldr	r2, [pc, #200]	@ (80017a8 <analyze_frequency+0x43c>)
 80016de:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	4413      	add	r3, r2
 80016e8:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < samples_to_use; i++) {
 80016ec:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	3301      	adds	r3, #1
 80016f4:	f507 5291 	add.w	r2, r7, #4640	@ 0x1220
 80016f8:	6013      	str	r3, [r2, #0]
 80016fa:	f507 5391 	add.w	r3, r7, #4640	@ 0x1220
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 8001704:	f102 0210 	add.w	r2, r2, #16
 8001708:	6812      	ldr	r2, [r2, #0]
 800170a:	429a      	cmp	r2, r3
 800170c:	d8b0      	bhi.n	8001670 <analyze_frequency+0x304>
    }

    for (int i = samples_to_use; i < FFT_LENGTH; i++) {
 800170e:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 8001712:	f103 0310 	add.w	r3, r3, #16
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 800171c:	f102 021c 	add.w	r2, r2, #28
 8001720:	6013      	str	r3, [r2, #0]
 8001722:	e015      	b.n	8001750 <analyze_frequency+0x3e4>
        fftInput[i] = 0.0f;
 8001724:	4a20      	ldr	r2, [pc, #128]	@ (80017a8 <analyze_frequency+0x43c>)
 8001726:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 800172a:	f103 031c 	add.w	r3, r3, #28
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	4413      	add	r3, r2
 8001734:	f04f 0200 	mov.w	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
    for (int i = samples_to_use; i < FFT_LENGTH; i++) {
 800173a:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 800173e:	f103 031c 	add.w	r3, r3, #28
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	3301      	adds	r3, #1
 8001746:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 800174a:	f102 021c 	add.w	r2, r2, #28
 800174e:	6013      	str	r3, [r2, #0]
 8001750:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001754:	f103 031c 	add.w	r3, r3, #28
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800175e:	dbe1      	blt.n	8001724 <analyze_frequency+0x3b8>
    }

    // 4. Perform Real FFT
    arm_rfft_fast_f32(&fftInstance, fftInput, fftOutput, 0);
 8001760:	2300      	movs	r3, #0
 8001762:	4a12      	ldr	r2, [pc, #72]	@ (80017ac <analyze_frequency+0x440>)
 8001764:	4910      	ldr	r1, [pc, #64]	@ (80017a8 <analyze_frequency+0x43c>)
 8001766:	4812      	ldr	r0, [pc, #72]	@ (80017b0 <analyze_frequency+0x444>)
 8001768:	f008 fc68 	bl	800a03c <arm_rfft_fast_f32>

    // 5. Compute magnitude spectrum
    fftMagnitude[0] = 0;
 800176c:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <analyze_frequency+0x448>)
 800176e:	f04f 0200 	mov.w	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
    for (int i = 1; i < FFT_LENGTH/2; i++) {
 8001774:	2301      	movs	r3, #1
 8001776:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 800177a:	f102 0218 	add.w	r2, r2, #24
 800177e:	6013      	str	r3, [r2, #0]
 8001780:	e066      	b.n	8001850 <analyze_frequency+0x4e4>
 8001782:	bf00      	nop
 8001784:	3f7851ec 	.word	0x3f7851ec
 8001788:	20099630 	.word	0x20099630
 800178c:	20099634 	.word	0x20099634
 8001790:	20099638 	.word	0x20099638
 8001794:	2009963c 	.word	0x2009963c
 8001798:	40c90fdb 	.word	0x40c90fdb
 800179c:	447fc000 	.word	0x447fc000
 80017a0:	3eeb851f 	.word	0x3eeb851f
 80017a4:	3f0a3d71 	.word	0x3f0a3d71
 80017a8:	20096e18 	.word	0x20096e18
 80017ac:	20097e18 	.word	0x20097e18
 80017b0:	20099618 	.word	0x20099618
 80017b4:	20098e18 	.word	0x20098e18
        float32_t real = fftOutput[2*i];
 80017b8:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 80017bc:	f103 0318 	add.w	r3, r3, #24
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	4a78      	ldr	r2, [pc, #480]	@ (80019a8 <analyze_frequency+0x63c>)
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	4413      	add	r3, r2
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f507 528c 	add.w	r2, r7, #4480	@ 0x1180
 80017d0:	f102 0214 	add.w	r2, r2, #20
 80017d4:	6013      	str	r3, [r2, #0]
        float32_t imag = fftOutput[2*i + 1];
 80017d6:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 80017da:	f103 0318 	add.w	r3, r3, #24
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	3301      	adds	r3, #1
 80017e4:	4a70      	ldr	r2, [pc, #448]	@ (80019a8 <analyze_frequency+0x63c>)
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	4413      	add	r3, r2
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f507 528c 	add.w	r2, r7, #4480	@ 0x1180
 80017f0:	f102 0210 	add.w	r2, r2, #16
 80017f4:	6013      	str	r3, [r2, #0]
        fftMagnitude[i] = sqrtf(real*real + imag*imag);
 80017f6:	f507 538c 	add.w	r3, r7, #4480	@ 0x1180
 80017fa:	f103 0314 	add.w	r3, r3, #20
 80017fe:	edd3 7a00 	vldr	s15, [r3]
 8001802:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001806:	f507 538c 	add.w	r3, r7, #4480	@ 0x1180
 800180a:	f103 0310 	add.w	r3, r3, #16
 800180e:	edd3 7a00 	vldr	s15, [r3]
 8001812:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001816:	ee77 7a27 	vadd.f32	s15, s14, s15
 800181a:	eeb0 0a67 	vmov.f32	s0, s15
 800181e:	f00c f9f3 	bl	800dc08 <sqrtf>
 8001822:	eef0 7a40 	vmov.f32	s15, s0
 8001826:	4a61      	ldr	r2, [pc, #388]	@ (80019ac <analyze_frequency+0x640>)
 8001828:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 800182c:	f103 0318 	add.w	r3, r3, #24
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4413      	add	r3, r2
 8001836:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 1; i < FFT_LENGTH/2; i++) {
 800183a:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 800183e:	f103 0318 	add.w	r3, r3, #24
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	3301      	adds	r3, #1
 8001846:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 800184a:	f102 0218 	add.w	r2, r2, #24
 800184e:	6013      	str	r3, [r2, #0]
 8001850:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001854:	f103 0318 	add.w	r3, r3, #24
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800185e:	dbab      	blt.n	80017b8 <analyze_frequency+0x44c>
    }

    // 6. Define search range - START AT 200Hz to avoid the 80-180Hz noise
    uint32_t min_bin = (uint32_t)(200.0f * FFT_LENGTH / SAMPLE_RATE);
 8001860:	2304      	movs	r3, #4
 8001862:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 8001866:	f102 0214 	add.w	r2, r2, #20
 800186a:	6013      	str	r3, [r2, #0]
    uint32_t max_bin = (uint32_t)(1500.0f * FFT_LENGTH / SAMPLE_RATE);
 800186c:	2322      	movs	r3, #34	@ 0x22
 800186e:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 8001872:	f102 0210 	add.w	r2, r2, #16
 8001876:	6013      	str	r3, [r2, #0]

    if (min_bin < 2) min_bin = 2;
 8001878:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 800187c:	f103 0314 	add.w	r3, r3, #20
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	2b01      	cmp	r3, #1
 8001884:	d805      	bhi.n	8001892 <analyze_frequency+0x526>
 8001886:	2302      	movs	r3, #2
 8001888:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 800188c:	f102 0214 	add.w	r2, r2, #20
 8001890:	6013      	str	r3, [r2, #0]
    if (max_bin >= FFT_LENGTH/2) max_bin = FFT_LENGTH/2 - 1;
 8001892:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001896:	f103 0310 	add.w	r3, r3, #16
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018a0:	d306      	bcc.n	80018b0 <analyze_frequency+0x544>
 80018a2:	f240 13ff 	movw	r3, #511	@ 0x1ff
 80018a6:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 80018aa:	f102 0210 	add.w	r2, r2, #16
 80018ae:	6013      	str	r3, [r2, #0]

    // 7. Find overall maximum
    float32_t max_magnitude = 0.0f;
 80018b0:	f04f 0300 	mov.w	r3, #0
 80018b4:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 80018b8:	f102 020c 	add.w	r2, r2, #12
 80018bc:	6013      	str	r3, [r2, #0]
    for (uint32_t i = min_bin; i <= max_bin; i++) {
 80018be:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 80018c2:	f103 0314 	add.w	r3, r3, #20
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 80018cc:	f102 0208 	add.w	r2, r2, #8
 80018d0:	6013      	str	r3, [r2, #0]
 80018d2:	e02d      	b.n	8001930 <analyze_frequency+0x5c4>
        if (fftMagnitude[i] > max_magnitude) {
 80018d4:	4a35      	ldr	r2, [pc, #212]	@ (80019ac <analyze_frequency+0x640>)
 80018d6:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 80018da:	f103 0308 	add.w	r3, r3, #8
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	4413      	add	r3, r2
 80018e4:	edd3 7a00 	vldr	s15, [r3]
 80018e8:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 80018ec:	f103 030c 	add.w	r3, r3, #12
 80018f0:	ed93 7a00 	vldr	s14, [r3]
 80018f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fc:	d50d      	bpl.n	800191a <analyze_frequency+0x5ae>
            max_magnitude = fftMagnitude[i];
 80018fe:	4a2b      	ldr	r2, [pc, #172]	@ (80019ac <analyze_frequency+0x640>)
 8001900:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001904:	f103 0308 	add.w	r3, r3, #8
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	4413      	add	r3, r2
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 8001914:	f102 020c 	add.w	r2, r2, #12
 8001918:	6013      	str	r3, [r2, #0]
    for (uint32_t i = min_bin; i <= max_bin; i++) {
 800191a:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 800191e:	f103 0308 	add.w	r3, r3, #8
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	3301      	adds	r3, #1
 8001926:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 800192a:	f102 0208 	add.w	r2, r2, #8
 800192e:	6013      	str	r3, [r2, #0]
 8001930:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001934:	f103 0308 	add.w	r3, r3, #8
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 800193e:	f103 0310 	add.w	r3, r3, #16
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	429a      	cmp	r2, r3
 8001946:	d9c5      	bls.n	80018d4 <analyze_frequency+0x568>
        }
    }

    if (max_magnitude < 1000.0f) {
 8001948:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 800194c:	f103 030c 	add.w	r3, r3, #12
 8001950:	edd3 7a00 	vldr	s15, [r3]
 8001954:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80019b0 <analyze_frequency+0x644>
 8001958:	eef4 7ac7 	vcmpe.f32	s15, s14
 800195c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001960:	d502      	bpl.n	8001968 <analyze_frequency+0x5fc>
        return 0.0f;
 8001962:	f04f 0300 	mov.w	r3, #0
 8001966:	e3e1      	b.n	800212c <analyze_frequency+0xdc0>
        float32_t magnitude;
        float32_t frequency;
    } Peak;

    Peak peaks[30];
    int peak_count = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 800196e:	f102 0204 	add.w	r2, r2, #4
 8001972:	6013      	str	r3, [r2, #0]
    float32_t threshold = max_magnitude * 0.15f;
 8001974:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001978:	f103 030c 	add.w	r3, r3, #12
 800197c:	edd3 7a00 	vldr	s15, [r3]
 8001980:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80019b4 <analyze_frequency+0x648>
 8001984:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001988:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 800198c:	f103 0308 	add.w	r3, r3, #8
 8001990:	edc3 7a00 	vstr	s15, [r3]

    for (uint32_t i = min_bin + 1; i < max_bin - 1 && peak_count < 30; i++) {
 8001994:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001998:	f103 0314 	add.w	r3, r3, #20
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	3301      	adds	r3, #1
 80019a0:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 80019a4:	6013      	str	r3, [r2, #0]
 80019a6:	e10a      	b.n	8001bbe <analyze_frequency+0x852>
 80019a8:	20097e18 	.word	0x20097e18
 80019ac:	20098e18 	.word	0x20098e18
 80019b0:	447a0000 	.word	0x447a0000
 80019b4:	3e19999a 	.word	0x3e19999a
        if (fftMagnitude[i] > threshold &&
 80019b8:	4ad9      	ldr	r2, [pc, #868]	@ (8001d20 <analyze_frequency+0x9b4>)
 80019ba:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4413      	add	r3, r2
 80019c4:	edd3 7a00 	vldr	s15, [r3]
 80019c8:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 80019cc:	f103 0308 	add.w	r3, r3, #8
 80019d0:	ed93 7a00 	vldr	s14, [r3]
 80019d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019dc:	f140 80e8 	bpl.w	8001bb0 <analyze_frequency+0x844>
            fftMagnitude[i] > fftMagnitude[i-1] &&
 80019e0:	4acf      	ldr	r2, [pc, #828]	@ (8001d20 <analyze_frequency+0x9b4>)
 80019e2:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	4413      	add	r3, r2
 80019ec:	ed93 7a00 	vldr	s14, [r3]
 80019f0:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	3b01      	subs	r3, #1
 80019f8:	4ac9      	ldr	r2, [pc, #804]	@ (8001d20 <analyze_frequency+0x9b4>)
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	4413      	add	r3, r2
 80019fe:	edd3 7a00 	vldr	s15, [r3]
        if (fftMagnitude[i] > threshold &&
 8001a02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0a:	f340 80d1 	ble.w	8001bb0 <analyze_frequency+0x844>
            fftMagnitude[i] > fftMagnitude[i+1]) {
 8001a0e:	4ac4      	ldr	r2, [pc, #784]	@ (8001d20 <analyze_frequency+0x9b4>)
 8001a10:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	4413      	add	r3, r2
 8001a1a:	ed93 7a00 	vldr	s14, [r3]
 8001a1e:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	3301      	adds	r3, #1
 8001a26:	4abe      	ldr	r2, [pc, #760]	@ (8001d20 <analyze_frequency+0x9b4>)
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	4413      	add	r3, r2
 8001a2c:	edd3 7a00 	vldr	s15, [r3]
            fftMagnitude[i] > fftMagnitude[i-1] &&
 8001a30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a38:	f340 80ba 	ble.w	8001bb0 <analyze_frequency+0x844>

            // Parabolic interpolation
            float32_t y0 = fftMagnitude[i-1];
 8001a3c:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	3b01      	subs	r3, #1
 8001a44:	4ab6      	ldr	r2, [pc, #728]	@ (8001d20 <analyze_frequency+0x9b4>)
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	4413      	add	r3, r2
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 8001a50:	f102 0204 	add.w	r2, r2, #4
 8001a54:	6013      	str	r3, [r2, #0]
            float32_t y1 = fftMagnitude[i];
 8001a56:	4ab2      	ldr	r2, [pc, #712]	@ (8001d20 <analyze_frequency+0x9b4>)
 8001a58:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	4413      	add	r3, r2
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 8001a68:	6013      	str	r3, [r2, #0]
            float32_t y2 = fftMagnitude[i+1];
 8001a6a:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	3301      	adds	r3, #1
 8001a72:	4aab      	ldr	r2, [pc, #684]	@ (8001d20 <analyze_frequency+0x9b4>)
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	4413      	add	r3, r2
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f507 528d 	add.w	r2, r7, #4512	@ 0x11a0
 8001a7e:	f102 021c 	add.w	r2, r2, #28
 8001a82:	6013      	str	r3, [r2, #0]

            float32_t delta = 0.5f * (y2 - y0) / (2.0f * y1 - y2 - y0);
 8001a84:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001a88:	f103 031c 	add.w	r3, r3, #28
 8001a8c:	ed93 7a00 	vldr	s14, [r3]
 8001a90:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 8001a94:	f103 0304 	add.w	r3, r3, #4
 8001a98:	edd3 7a00 	vldr	s15, [r3]
 8001a9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aa0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001aa4:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001aa8:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 8001aac:	edd3 7a00 	vldr	s15, [r3]
 8001ab0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001ab4:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001ab8:	f103 031c 	add.w	r3, r3, #28
 8001abc:	edd3 7a00 	vldr	s15, [r3]
 8001ac0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ac4:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 8001ac8:	f103 0304 	add.w	r3, r3, #4
 8001acc:	edd3 7a00 	vldr	s15, [r3]
 8001ad0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ad4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ad8:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001adc:	f103 0318 	add.w	r3, r3, #24
 8001ae0:	edc3 7a00 	vstr	s15, [r3]
            float32_t freq = ((float32_t)i + delta) * SAMPLE_RATE / FFT_LENGTH;
 8001ae4:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	ee07 3a90 	vmov	s15, r3
 8001aee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001af2:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001af6:	f103 0318 	add.w	r3, r3, #24
 8001afa:	edd3 7a00 	vldr	s15, [r3]
 8001afe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b02:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001d38 <analyze_frequency+0x9cc>
 8001b06:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b0a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8001d3c <analyze_frequency+0x9d0>
 8001b0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b12:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001b16:	f103 0314 	add.w	r3, r3, #20
 8001b1a:	edc3 7a00 	vstr	s15, [r3]

            peaks[peak_count].bin = i;
 8001b1e:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001b22:	f5a3 7107 	sub.w	r1, r3, #540	@ 0x21c
 8001b26:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001b2a:	f103 0304 	add.w	r3, r3, #4
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	4613      	mov	r3, r2
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	4413      	add	r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	440b      	add	r3, r1
 8001b3a:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 8001b3e:	6812      	ldr	r2, [r2, #0]
 8001b40:	601a      	str	r2, [r3, #0]
            peaks[peak_count].magnitude = fftMagnitude[i];
 8001b42:	4a77      	ldr	r2, [pc, #476]	@ (8001d20 <analyze_frequency+0x9b4>)
 8001b44:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	4413      	add	r3, r2
 8001b4e:	6819      	ldr	r1, [r3, #0]
 8001b50:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001b54:	f5a3 7007 	sub.w	r0, r3, #540	@ 0x21c
 8001b58:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001b5c:	f103 0304 	add.w	r3, r3, #4
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	4613      	mov	r3, r2
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	4413      	add	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4403      	add	r3, r0
 8001b6c:	3304      	adds	r3, #4
 8001b6e:	6019      	str	r1, [r3, #0]
            peaks[peak_count].frequency = freq;
 8001b70:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001b74:	f5a3 7107 	sub.w	r1, r3, #540	@ 0x21c
 8001b78:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001b7c:	f103 0304 	add.w	r3, r3, #4
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	4613      	mov	r3, r2
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	4413      	add	r3, r2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	440b      	add	r3, r1
 8001b8c:	3308      	adds	r3, #8
 8001b8e:	f507 528d 	add.w	r2, r7, #4512	@ 0x11a0
 8001b92:	f102 0214 	add.w	r2, r2, #20
 8001b96:	6812      	ldr	r2, [r2, #0]
 8001b98:	601a      	str	r2, [r3, #0]
            peak_count++;
 8001b9a:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001b9e:	f103 0304 	add.w	r3, r3, #4
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 8001baa:	f102 0204 	add.w	r2, r2, #4
 8001bae:	6013      	str	r3, [r2, #0]
    for (uint32_t i = min_bin + 1; i < max_bin - 1 && peak_count < 30; i++) {
 8001bb0:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 8001bbc:	6013      	str	r3, [r2, #0]
 8001bbe:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001bc2:	f103 0310 	add.w	r3, r3, #16
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	3b01      	subs	r3, #1
 8001bca:	f507 5290 	add.w	r2, r7, #4608	@ 0x1200
 8001bce:	6812      	ldr	r2, [r2, #0]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d207      	bcs.n	8001be4 <analyze_frequency+0x878>
 8001bd4:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001bd8:	f103 0304 	add.w	r3, r3, #4
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2b1d      	cmp	r3, #29
 8001be0:	f77f aeea 	ble.w	80019b8 <analyze_frequency+0x64c>
        }
    }

    if (peak_count == 0) {
 8001be4:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001be8:	f103 0304 	add.w	r3, r3, #4
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d102      	bne.n	8001bf8 <analyze_frequency+0x88c>
        return 0.0f;
 8001bf2:	f04f 0300 	mov.w	r3, #0
 8001bf6:	e299      	b.n	800212c <analyze_frequency+0xdc0>
    }

    // 9. Score each peak - HEAVILY favor higher frequencies
    float32_t best_fundamental = 0.0f;
 8001bf8:	f04f 0300 	mov.w	r3, #0
 8001bfc:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8001c00:	f102 021c 	add.w	r2, r2, #28
 8001c04:	6013      	str	r3, [r2, #0]
    float32_t best_score = 0.0f;
 8001c06:	f04f 0300 	mov.w	r3, #0
 8001c0a:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8001c0e:	f102 0218 	add.w	r2, r2, #24
 8001c12:	6013      	str	r3, [r2, #0]

    for (int i = 0; i < peak_count; i++) {
 8001c14:	2300      	movs	r3, #0
 8001c16:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8001c1a:	f102 0214 	add.w	r2, r2, #20
 8001c1e:	6013      	str	r3, [r2, #0]
 8001c20:	e272      	b.n	8002108 <analyze_frequency+0xd9c>
        float32_t candidate = peaks[i].frequency;
 8001c22:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001c26:	f5a3 7107 	sub.w	r1, r3, #540	@ 0x21c
 8001c2a:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001c2e:	f103 0314 	add.w	r3, r3, #20
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	4613      	mov	r3, r2
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	4413      	add	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	440b      	add	r3, r1
 8001c3e:	3308      	adds	r3, #8
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f507 528d 	add.w	r2, r7, #4512	@ 0x11a0
 8001c46:	f102 0210 	add.w	r2, r2, #16
 8001c4a:	6013      	str	r3, [r2, #0]
        float32_t score = 0.0f;
 8001c4c:	f04f 0300 	mov.w	r3, #0
 8001c50:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8001c54:	f102 0210 	add.w	r2, r2, #16
 8001c58:	6013      	str	r3, [r2, #0]
        // STRONG frequency weighting - higher = much better
        // 200Hz: weight = 0.4
        // 500Hz: weight = 1.0
        // 1000Hz: weight = 2.0
        // 1500Hz: weight = 3.0
        float32_t frequency_weight = candidate / 500.0f;
 8001c5a:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001c5e:	f103 0310 	add.w	r3, r3, #16
 8001c62:	ed93 7a00 	vldr	s14, [r3]
 8001c66:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8001d24 <analyze_frequency+0x9b8>
 8001c6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c6e:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001c72:	f103 030c 	add.w	r3, r3, #12
 8001c76:	edc3 7a00 	vstr	s15, [r3]
        if (frequency_weight < 0.4f) frequency_weight = 0.4f;
 8001c7a:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001c7e:	f103 030c 	add.w	r3, r3, #12
 8001c82:	edd3 7a00 	vldr	s15, [r3]
 8001c86:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001d28 <analyze_frequency+0x9bc>
 8001c8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c92:	d505      	bpl.n	8001ca0 <analyze_frequency+0x934>
 8001c94:	4b25      	ldr	r3, [pc, #148]	@ (8001d2c <analyze_frequency+0x9c0>)
 8001c96:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8001c9a:	f102 020c 	add.w	r2, r2, #12
 8001c9e:	6013      	str	r3, [r2, #0]
        if (frequency_weight > 3.0f) frequency_weight = 3.0f;
 8001ca0:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001ca4:	f103 030c 	add.w	r3, r3, #12
 8001ca8:	edd3 7a00 	vldr	s15, [r3]
 8001cac:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001cb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cb8:	dd05      	ble.n	8001cc6 <analyze_frequency+0x95a>
 8001cba:	4b1d      	ldr	r3, [pc, #116]	@ (8001d30 <analyze_frequency+0x9c4>)
 8001cbc:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8001cc0:	f102 020c 	add.w	r2, r2, #12
 8001cc4:	6013      	str	r3, [r2, #0]

        score = peaks[i].magnitude * frequency_weight;
 8001cc6:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001cca:	f5a3 7107 	sub.w	r1, r3, #540	@ 0x21c
 8001cce:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001cd2:	f103 0314 	add.w	r3, r3, #20
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4413      	add	r3, r2
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	440b      	add	r3, r1
 8001ce2:	3304      	adds	r3, #4
 8001ce4:	edd3 7a00 	vldr	s15, [r3]
 8001ce8:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001cec:	f103 030c 	add.w	r3, r3, #12
 8001cf0:	ed93 7a00 	vldr	s14, [r3]
 8001cf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cf8:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001cfc:	f103 0310 	add.w	r3, r3, #16
 8001d00:	edc3 7a00 	vstr	s15, [r3]

        // Check if other peaks are SUBHARMONICS of this candidate
        int subharmonic_count = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8001d0a:	f102 0208 	add.w	r2, r2, #8
 8001d0e:	6013      	str	r3, [r2, #0]
        for (int div = 2; div <= 4; div++) {
 8001d10:	2302      	movs	r3, #2
 8001d12:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8001d16:	f102 0204 	add.w	r2, r2, #4
 8001d1a:	6013      	str	r3, [r2, #0]
 8001d1c:	e0ba      	b.n	8001e94 <analyze_frequency+0xb28>
 8001d1e:	bf00      	nop
 8001d20:	20098e18 	.word	0x20098e18
 8001d24:	43fa0000 	.word	0x43fa0000
 8001d28:	3ecccccd 	.word	0x3ecccccd
 8001d2c:	3ecccccd 	.word	0x3ecccccd
 8001d30:	40400000 	.word	0x40400000
 8001d34:	43480000 	.word	0x43480000
 8001d38:	472c4400 	.word	0x472c4400
 8001d3c:	44800000 	.word	0x44800000
 8001d40:	3e19999a 	.word	0x3e19999a
 8001d44:	3e99999a 	.word	0x3e99999a
            float32_t subharmonic_freq = candidate / (float32_t)div;
 8001d48:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001d4c:	f103 0304 	add.w	r3, r3, #4
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	ee07 3a90 	vmov	s15, r3
 8001d56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d5a:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001d5e:	f103 0310 	add.w	r3, r3, #16
 8001d62:	edd3 6a00 	vldr	s13, [r3]
 8001d66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d6a:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001d6e:	edc3 7a00 	vstr	s15, [r3]

            if (subharmonic_freq < 200.0f) continue;
 8001d72:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001d76:	edd3 7a00 	vldr	s15, [r3]
 8001d7a:	ed1f 7a12 	vldr	s14, [pc, #-72]	@ 8001d34 <analyze_frequency+0x9c8>
 8001d7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d86:	d479      	bmi.n	8001e7c <analyze_frequency+0xb10>

            for (int j = 0; j < peak_count; j++) {
 8001d88:	2300      	movs	r3, #0
 8001d8a:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8001d8e:	6013      	str	r3, [r2, #0]
 8001d90:	e069      	b.n	8001e66 <analyze_frequency+0xafa>
                if (i == j) continue;
 8001d92:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001d96:	f103 0314 	add.w	r3, r3, #20
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d057      	beq.n	8001e56 <analyze_frequency+0xaea>

                float32_t diff = fabsf(peaks[j].frequency - subharmonic_freq);
 8001da6:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001daa:	f5a3 7107 	sub.w	r1, r3, #540	@ 0x21c
 8001dae:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	4613      	mov	r3, r2
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	4413      	add	r3, r2
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	440b      	add	r3, r1
 8001dbe:	3308      	adds	r3, #8
 8001dc0:	ed93 7a00 	vldr	s14, [r3]
 8001dc4:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001dc8:	edd3 7a00 	vldr	s15, [r3]
 8001dcc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dd0:	eef0 7ae7 	vabs.f32	s15, s15
 8001dd4:	f507 538c 	add.w	r3, r7, #4480	@ 0x1180
 8001dd8:	f103 031c 	add.w	r3, r3, #28
 8001ddc:	edc3 7a00 	vstr	s15, [r3]
                float32_t tolerance = subharmonic_freq * 0.15f;
 8001de0:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001de4:	edd3 7a00 	vldr	s15, [r3]
 8001de8:	ed1f 7a2b 	vldr	s14, [pc, #-172]	@ 8001d40 <analyze_frequency+0x9d4>
 8001dec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001df0:	f507 538c 	add.w	r3, r7, #4480	@ 0x1180
 8001df4:	f103 0318 	add.w	r3, r3, #24
 8001df8:	edc3 7a00 	vstr	s15, [r3]

                if (diff < tolerance) {
 8001dfc:	f507 538c 	add.w	r3, r7, #4480	@ 0x1180
 8001e00:	f103 031c 	add.w	r3, r3, #28
 8001e04:	ed93 7a00 	vldr	s14, [r3]
 8001e08:	f507 538c 	add.w	r3, r7, #4480	@ 0x1180
 8001e0c:	f103 0318 	add.w	r3, r3, #24
 8001e10:	edd3 7a00 	vldr	s15, [r3]
 8001e14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1c:	d51c      	bpl.n	8001e58 <analyze_frequency+0xaec>
                    // Penalize heavily - this is probably not fundamental
                    score *= 0.5f;
 8001e1e:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001e22:	f103 0310 	add.w	r3, r3, #16
 8001e26:	edd3 7a00 	vldr	s15, [r3]
 8001e2a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001e2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e32:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001e36:	f103 0310 	add.w	r3, r3, #16
 8001e3a:	edc3 7a00 	vstr	s15, [r3]
                    subharmonic_count++;
 8001e3e:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001e42:	f103 0308 	add.w	r3, r3, #8
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8001e4e:	f102 0208 	add.w	r2, r2, #8
 8001e52:	6013      	str	r3, [r2, #0]
                    break;
 8001e54:	e013      	b.n	8001e7e <analyze_frequency+0xb12>
                if (i == j) continue;
 8001e56:	bf00      	nop
            for (int j = 0; j < peak_count; j++) {
 8001e58:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	3301      	adds	r3, #1
 8001e60:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8001e64:	6013      	str	r3, [r2, #0]
 8001e66:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001e70:	f103 0304 	add.w	r3, r3, #4
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	db8b      	blt.n	8001d92 <analyze_frequency+0xa26>
 8001e7a:	e000      	b.n	8001e7e <analyze_frequency+0xb12>
            if (subharmonic_freq < 200.0f) continue;
 8001e7c:	bf00      	nop
        for (int div = 2; div <= 4; div++) {
 8001e7e:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001e82:	f103 0304 	add.w	r3, r3, #4
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8001e8e:	f102 0204 	add.w	r2, r2, #4
 8001e92:	6013      	str	r3, [r2, #0]
 8001e94:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001e98:	f103 0304 	add.w	r3, r3, #4
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2b04      	cmp	r3, #4
 8001ea0:	f77f af52 	ble.w	8001d48 <analyze_frequency+0x9dc>
                }
            }
        }

        // Check for HARMONICS above this candidate
        int harmonic_count = 0;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 8001eaa:	f102 021c 	add.w	r2, r2, #28
 8001eae:	6013      	str	r3, [r2, #0]
        for (int h = 2; h <= 5; h++) {
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 8001eb6:	f102 0218 	add.w	r2, r2, #24
 8001eba:	6013      	str	r3, [r2, #0]
 8001ebc:	e0d0      	b.n	8002060 <analyze_frequency+0xcf4>
            float32_t harmonic_freq = candidate * h;
 8001ebe:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 8001ec2:	f103 0318 	add.w	r3, r3, #24
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	ee07 3a90 	vmov	s15, r3
 8001ecc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ed0:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001ed4:	f103 0310 	add.w	r3, r3, #16
 8001ed8:	ed93 7a00 	vldr	s14, [r3]
 8001edc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ee0:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001ee4:	f103 030c 	add.w	r3, r3, #12
 8001ee8:	edc3 7a00 	vstr	s15, [r3]

            if (harmonic_freq > (float32_t)max_bin * SAMPLE_RATE / FFT_LENGTH) {
 8001eec:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8001ef0:	f103 0310 	add.w	r3, r3, #16
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	ee07 3a90 	vmov	s15, r3
 8001efa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001efe:	ed1f 7a72 	vldr	s14, [pc, #-456]	@ 8001d38 <analyze_frequency+0x9cc>
 8001f02:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f06:	ed5f 6a73 	vldr	s13, [pc, #-460]	@ 8001d3c <analyze_frequency+0x9d0>
 8001f0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f0e:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001f12:	f103 030c 	add.w	r3, r3, #12
 8001f16:	ed93 7a00 	vldr	s14, [r3]
 8001f1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f22:	f300 8091 	bgt.w	8002048 <analyze_frequency+0xcdc>
                continue;
            }

            for (int j = 0; j < peak_count; j++) {
 8001f26:	2300      	movs	r3, #0
 8001f28:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 8001f2c:	f102 0214 	add.w	r2, r2, #20
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	e07b      	b.n	800202c <analyze_frequency+0xcc0>
                float32_t diff = fabsf(peaks[j].frequency - harmonic_freq);
 8001f34:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001f38:	f5a3 7107 	sub.w	r1, r3, #540	@ 0x21c
 8001f3c:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 8001f40:	f103 0314 	add.w	r3, r3, #20
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	4613      	mov	r3, r2
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	4413      	add	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	440b      	add	r3, r1
 8001f50:	3308      	adds	r3, #8
 8001f52:	ed93 7a00 	vldr	s14, [r3]
 8001f56:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001f5a:	f103 030c 	add.w	r3, r3, #12
 8001f5e:	edd3 7a00 	vldr	s15, [r3]
 8001f62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f66:	eef0 7ae7 	vabs.f32	s15, s15
 8001f6a:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001f6e:	f103 0308 	add.w	r3, r3, #8
 8001f72:	edc3 7a00 	vstr	s15, [r3]
                float32_t tolerance = candidate * 0.15f;
 8001f76:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001f7a:	f103 0310 	add.w	r3, r3, #16
 8001f7e:	edd3 7a00 	vldr	s15, [r3]
 8001f82:	ed1f 7a91 	vldr	s14, [pc, #-580]	@ 8001d40 <analyze_frequency+0x9d4>
 8001f86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f8a:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001f8e:	f103 0304 	add.w	r3, r3, #4
 8001f92:	edc3 7a00 	vstr	s15, [r3]

                if (diff < tolerance) {
 8001f96:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001f9a:	f103 0308 	add.w	r3, r3, #8
 8001f9e:	ed93 7a00 	vldr	s14, [r3]
 8001fa2:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 8001fa6:	f103 0304 	add.w	r3, r3, #4
 8001faa:	edd3 7a00 	vldr	s15, [r3]
 8001fae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb6:	d52e      	bpl.n	8002016 <analyze_frequency+0xcaa>
                    score += peaks[j].magnitude * 0.3f;
 8001fb8:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8001fbc:	f5a3 7107 	sub.w	r1, r3, #540	@ 0x21c
 8001fc0:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 8001fc4:	f103 0314 	add.w	r3, r3, #20
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	4413      	add	r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	440b      	add	r3, r1
 8001fd4:	3304      	adds	r3, #4
 8001fd6:	edd3 7a00 	vldr	s15, [r3]
 8001fda:	ed1f 7aa6 	vldr	s14, [pc, #-664]	@ 8001d44 <analyze_frequency+0x9d8>
 8001fde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fe2:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001fe6:	f103 0310 	add.w	r3, r3, #16
 8001fea:	ed93 7a00 	vldr	s14, [r3]
 8001fee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ff2:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8001ff6:	f103 0310 	add.w	r3, r3, #16
 8001ffa:	edc3 7a00 	vstr	s15, [r3]
                    harmonic_count++;
 8001ffe:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 8002002:	f103 031c 	add.w	r3, r3, #28
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	3301      	adds	r3, #1
 800200a:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 800200e:	f102 021c 	add.w	r2, r2, #28
 8002012:	6013      	str	r3, [r2, #0]
                    break;
 8002014:	e019      	b.n	800204a <analyze_frequency+0xcde>
            for (int j = 0; j < peak_count; j++) {
 8002016:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 800201a:	f103 0314 	add.w	r3, r3, #20
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	3301      	adds	r3, #1
 8002022:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 8002026:	f102 0214 	add.w	r2, r2, #20
 800202a:	6013      	str	r3, [r2, #0]
 800202c:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 8002030:	f103 0314 	add.w	r3, r3, #20
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 800203a:	f103 0304 	add.w	r3, r3, #4
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	429a      	cmp	r2, r3
 8002042:	f6ff af77 	blt.w	8001f34 <analyze_frequency+0xbc8>
 8002046:	e000      	b.n	800204a <analyze_frequency+0xcde>
                continue;
 8002048:	bf00      	nop
        for (int h = 2; h <= 5; h++) {
 800204a:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 800204e:	f103 0318 	add.w	r3, r3, #24
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	3301      	adds	r3, #1
 8002056:	f507 528e 	add.w	r2, r7, #4544	@ 0x11c0
 800205a:	f102 0218 	add.w	r2, r2, #24
 800205e:	6013      	str	r3, [r2, #0]
 8002060:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 8002064:	f103 0318 	add.w	r3, r3, #24
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2b05      	cmp	r3, #5
 800206c:	f77f af27 	ble.w	8001ebe <analyze_frequency+0xb52>
                }
            }
        }

        // Huge boost if we found harmonics and no subharmonics
        if (harmonic_count > 0 && subharmonic_count == 0) {
 8002070:	f507 538e 	add.w	r3, r7, #4544	@ 0x11c0
 8002074:	f103 031c 	add.w	r3, r3, #28
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2b00      	cmp	r3, #0
 800207c:	dd14      	ble.n	80020a8 <analyze_frequency+0xd3c>
 800207e:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8002082:	f103 0308 	add.w	r3, r3, #8
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d10d      	bne.n	80020a8 <analyze_frequency+0xd3c>
            score *= 2.0f;
 800208c:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8002090:	f103 0310 	add.w	r3, r3, #16
 8002094:	edd3 7a00 	vldr	s15, [r3]
 8002098:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800209c:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 80020a0:	f103 0310 	add.w	r3, r3, #16
 80020a4:	edc3 7a00 	vstr	s15, [r3]
        }

        if (score > best_score) {
 80020a8:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 80020ac:	f103 0310 	add.w	r3, r3, #16
 80020b0:	ed93 7a00 	vldr	s14, [r3]
 80020b4:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 80020b8:	f103 0318 	add.w	r3, r3, #24
 80020bc:	edd3 7a00 	vldr	s15, [r3]
 80020c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c8:	dd13      	ble.n	80020f2 <analyze_frequency+0xd86>
            best_score = score;
 80020ca:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 80020ce:	f103 0310 	add.w	r3, r3, #16
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 80020d8:	f102 0218 	add.w	r2, r2, #24
 80020dc:	6013      	str	r3, [r2, #0]
            best_fundamental = candidate;
 80020de:	f507 538d 	add.w	r3, r7, #4512	@ 0x11a0
 80020e2:	f103 0310 	add.w	r3, r3, #16
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 80020ec:	f102 021c 	add.w	r2, r2, #28
 80020f0:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < peak_count; i++) {
 80020f2:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 80020f6:	f103 0314 	add.w	r3, r3, #20
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	3301      	adds	r3, #1
 80020fe:	f507 528f 	add.w	r2, r7, #4576	@ 0x11e0
 8002102:	f102 0214 	add.w	r2, r2, #20
 8002106:	6013      	str	r3, [r2, #0]
 8002108:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 800210c:	f103 0314 	add.w	r3, r3, #20
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	f507 5390 	add.w	r3, r7, #4608	@ 0x1200
 8002116:	f103 0304 	add.w	r3, r3, #4
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	429a      	cmp	r2, r3
 800211e:	f6ff ad80 	blt.w	8001c22 <analyze_frequency+0x8b6>
        }
    }

    return best_fundamental;
 8002122:	f507 538f 	add.w	r3, r7, #4576	@ 0x11e0
 8002126:	f103 031c 	add.w	r3, r3, #28
 800212a:	681b      	ldr	r3, [r3, #0]
}
 800212c:	ee07 3a90 	vmov	s15, r3
 8002130:	eeb0 0a67 	vmov.f32	s0, s15
 8002134:	f507 5791 	add.w	r7, r7, #4640	@ 0x1220
 8002138:	3718      	adds	r7, #24
 800213a:	46bd      	mov	sp, r7
 800213c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002140 <send_msg>:
    }
    send_msg("==============================\r\n\n");
}

// Wrapper for UART send messages
void send_msg(char* msg){
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 1000);
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	f7fe f8b9 	bl	80002c0 <strlen>
 800214e:	4603      	mov	r3, r0
 8002150:	b29a      	uxth	r2, r3
 8002152:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002156:	6879      	ldr	r1, [r7, #4]
 8002158:	4803      	ldr	r0, [pc, #12]	@ (8002168 <send_msg+0x28>)
 800215a:	f005 fcbd 	bl	8007ad8 <HAL_UART_Transmit>
}
 800215e:	bf00      	nop
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	200003c4 	.word	0x200003c4

0800216c <init_console>:

// Initialize console - print 24 lines and show loading animation
void init_console(void) {
 800216c:	b580      	push	{r7, lr}
 800216e:	b0c0      	sub	sp, #256	@ 0x100
 8002170:	af00      	add	r7, sp, #0
  // Print 24 empty lines to set resolution
  char newlines[SCREEN_HEIGHT + 1];
  for(int i = 0; i < SCREEN_HEIGHT; i++) {
 8002172:	2300      	movs	r3, #0
 8002174:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002178:	e00b      	b.n	8002192 <init_console+0x26>
    newlines[i] = '\n';
 800217a:	f107 02b8 	add.w	r2, r7, #184	@ 0xb8
 800217e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002182:	4413      	add	r3, r2
 8002184:	220a      	movs	r2, #10
 8002186:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < SCREEN_HEIGHT; i++) {
 8002188:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800218c:	3301      	adds	r3, #1
 800218e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002192:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002196:	2b17      	cmp	r3, #23
 8002198:	ddef      	ble.n	800217a <init_console+0xe>
  }
  newlines[SCREEN_HEIGHT] = '\0';
 800219a:	2300      	movs	r3, #0
 800219c:	f887 30d0 	strb.w	r3, [r7, #208]	@ 0xd0
  HAL_UART_Transmit(&huart1, (uint8_t*)newlines, SCREEN_HEIGHT, 1000);
 80021a0:	f107 01b8 	add.w	r1, r7, #184	@ 0xb8
 80021a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021a8:	2218      	movs	r2, #24
 80021aa:	4890      	ldr	r0, [pc, #576]	@ (80023ec <init_console+0x280>)
 80021ac:	f005 fc94 	bl	8007ad8 <HAL_UART_Transmit>
  
  // Show initialization screen with loading animation
  clear_screen();
 80021b0:	f000 f97c 	bl	80024ac <clear_screen>
  print_game_title();
 80021b4:	f000 f928 	bl	8002408 <print_game_title>

  center_text(14, "Initializing System...");
 80021b8:	498d      	ldr	r1, [pc, #564]	@ (80023f0 <init_console+0x284>)
 80021ba:	200e      	movs	r0, #14
 80021bc:	f000 fa3e 	bl	800263c <center_text>
  center_text(15, "Console Resolution: 90x24");
 80021c0:	498c      	ldr	r1, [pc, #560]	@ (80023f4 <init_console+0x288>)
 80021c2:	200f      	movs	r0, #15
 80021c4:	f000 fa3a 	bl	800263c <center_text>
  
  center_text(16, "System Ready");
 80021c8:	498b      	ldr	r1, [pc, #556]	@ (80023f8 <init_console+0x28c>)
 80021ca:	2010      	movs	r0, #16
 80021cc:	f000 fa36 	bl	800263c <center_text>
  
  // Print the screen once
  print_screen();
 80021d0:	f000 f9de 	bl	8002590 <print_screen>
  
  // Show loading progress bar only on line 23 (last line) for 5 seconds
  uint32_t start_time = HAL_GetTick();
 80021d4:	f001 fdc6 	bl	8003d64 <HAL_GetTick>
 80021d8:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
  uint32_t elapsed = 0;
 80021dc:	2300      	movs	r3, #0
 80021de:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  uint32_t duration = 2000;
 80021e2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80021e6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  
  while (elapsed < duration) {
 80021ea:	e0ef      	b.n	80023cc <init_console+0x260>
    // Calculate progress percentage
    uint32_t progress = (elapsed * 100) / duration;
 80021ec:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80021f0:	2264      	movs	r2, #100	@ 0x64
 80021f2:	fb03 f202 	mul.w	r2, r3, r2
 80021f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80021fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80021fe:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    if (progress > 100) progress = 100;
 8002202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002206:	2b64      	cmp	r3, #100	@ 0x64
 8002208:	d902      	bls.n	8002210 <init_console+0xa4>
 800220a:	2364      	movs	r3, #100	@ 0x64
 800220c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    
    // Create progress bar: [====>    ] 50%
    int bar_width = 60; // Fixed bar width
 8002210:	233c      	movs	r3, #60	@ 0x3c
 8002212:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    int filled = (progress * bar_width) / 100;
 8002216:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800221a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800221e:	fb02 f303 	mul.w	r3, r2, r3
 8002222:	4a76      	ldr	r2, [pc, #472]	@ (80023fc <init_console+0x290>)
 8002224:	fba2 2303 	umull	r2, r3, r2, r3
 8002228:	095b      	lsrs	r3, r3, #5
 800222a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    
    char loading[SCREEN_WIDTH + 1];
    // Center the progress bar
    int start_pos = (SCREEN_WIDTH - bar_width - 8) / 2; // 8 for "[", "]", " ", "100%"
 800222e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002232:	f1c3 0352 	rsb	r3, r3, #82	@ 0x52
 8002236:	0fda      	lsrs	r2, r3, #31
 8002238:	4413      	add	r3, r2
 800223a:	105b      	asrs	r3, r3, #1
 800223c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    int pos = 0;
 8002240:	2300      	movs	r3, #0
 8002242:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    
    // Fill with spaces to center
    for(int i = 0; i < start_pos; i++) {
 8002246:	2300      	movs	r3, #0
 8002248:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800224c:	e00f      	b.n	800226e <init_console+0x102>
      loading[pos++] = ' ';
 800224e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002252:	1c5a      	adds	r2, r3, #1
 8002254:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8002258:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 800225c:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 8002260:	2120      	movs	r1, #32
 8002262:	54d1      	strb	r1, [r2, r3]
    for(int i = 0; i < start_pos; i++) {
 8002264:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8002268:	3301      	adds	r3, #1
 800226a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800226e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8002272:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002276:	429a      	cmp	r2, r3
 8002278:	dbe9      	blt.n	800224e <init_console+0xe2>
    }
    
    loading[pos++] = '[';
 800227a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800227e:	1c5a      	adds	r2, r3, #1
 8002280:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8002284:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 8002288:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800228c:	215b      	movs	r1, #91	@ 0x5b
 800228e:	54d1      	strb	r1, [r2, r3]
    for(int i = 0; i < bar_width; i++) {
 8002290:	2300      	movs	r3, #0
 8002292:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002296:	e039      	b.n	800230c <init_console+0x1a0>
      if (i < filled) {
 8002298:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800229c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80022a0:	429a      	cmp	r2, r3
 80022a2:	da0b      	bge.n	80022bc <init_console+0x150>
        loading[pos++] = '=';
 80022a4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80022a8:	1c5a      	adds	r2, r3, #1
 80022aa:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80022ae:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 80022b2:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 80022b6:	213d      	movs	r1, #61	@ 0x3d
 80022b8:	54d1      	strb	r1, [r2, r3]
 80022ba:	e022      	b.n	8002302 <init_console+0x196>
      } else if (i == filled && filled < bar_width) {
 80022bc:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 80022c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d111      	bne.n	80022ec <init_console+0x180>
 80022c8:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 80022cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80022d0:	429a      	cmp	r2, r3
 80022d2:	da0b      	bge.n	80022ec <init_console+0x180>
        loading[pos++] = '>';
 80022d4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80022d8:	1c5a      	adds	r2, r3, #1
 80022da:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80022de:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 80022e2:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 80022e6:	213e      	movs	r1, #62	@ 0x3e
 80022e8:	54d1      	strb	r1, [r2, r3]
 80022ea:	e00a      	b.n	8002302 <init_console+0x196>
      } else {
        loading[pos++] = ' ';
 80022ec:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80022f0:	1c5a      	adds	r2, r3, #1
 80022f2:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80022f6:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 80022fa:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 80022fe:	2120      	movs	r1, #32
 8002300:	54d1      	strb	r1, [r2, r3]
    for(int i = 0; i < bar_width; i++) {
 8002302:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002306:	3301      	adds	r3, #1
 8002308:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800230c:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8002310:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002314:	429a      	cmp	r2, r3
 8002316:	dbbf      	blt.n	8002298 <init_console+0x12c>
      }
    }
    loading[pos++] = ']';
 8002318:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800231c:	1c5a      	adds	r2, r3, #1
 800231e:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8002322:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 8002326:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800232a:	215d      	movs	r1, #93	@ 0x5d
 800232c:	54d1      	strb	r1, [r2, r3]
    loading[pos++] = ' ';
 800232e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002332:	1c5a      	adds	r2, r3, #1
 8002334:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8002338:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 800233c:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 8002340:	2120      	movs	r1, #32
 8002342:	54d1      	strb	r1, [r2, r3]
    sprintf(loading + pos, "%3d%%", (int) progress);
 8002344:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002348:	463a      	mov	r2, r7
 800234a:	4413      	add	r3, r2
 800234c:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8002350:	492b      	ldr	r1, [pc, #172]	@ (8002400 <init_console+0x294>)
 8002352:	4618      	mov	r0, r3
 8002354:	f009 fb24 	bl	800b9a0 <siprintf>
    
    // Fill rest with spaces
    while (pos < SCREEN_WIDTH) {
 8002358:	e00a      	b.n	8002370 <init_console+0x204>
      loading[pos++] = ' ';
 800235a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800235e:	1c5a      	adds	r2, r3, #1
 8002360:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8002364:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 8002368:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800236c:	2120      	movs	r1, #32
 800236e:	54d1      	strb	r1, [r2, r3]
    while (pos < SCREEN_WIDTH) {
 8002370:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002374:	2b59      	cmp	r3, #89	@ 0x59
 8002376:	ddf0      	ble.n	800235a <init_console+0x1ee>
    }
    loading[SCREEN_WIDTH] = '\0';
 8002378:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800237c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002380:	2200      	movs	r2, #0
 8002382:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    
    // Update screen buffer line 23
    memcpy(screen_buffer[23], loading, SCREEN_WIDTH);
 8002386:	463b      	mov	r3, r7
 8002388:	225a      	movs	r2, #90	@ 0x5a
 800238a:	4619      	mov	r1, r3
 800238c:	481d      	ldr	r0, [pc, #116]	@ (8002404 <init_console+0x298>)
 800238e:	f009 fbec 	bl	800bb6a <memcpy>
    
    // Print only line 23 with carriage return (no newline)
    char line[SCREEN_WIDTH + 1];
    memcpy(line, screen_buffer[23], SCREEN_WIDTH);
 8002392:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002396:	225a      	movs	r2, #90	@ 0x5a
 8002398:	491a      	ldr	r1, [pc, #104]	@ (8002404 <init_console+0x298>)
 800239a:	4618      	mov	r0, r3
 800239c:	f009 fbe5 	bl	800bb6a <memcpy>
    line[SCREEN_WIDTH] = '\r';
 80023a0:	230d      	movs	r3, #13
 80023a2:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
    HAL_UART_Transmit(&huart1, (uint8_t*)line, SCREEN_WIDTH + 1, 1000);
 80023a6:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 80023aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023ae:	225b      	movs	r2, #91	@ 0x5b
 80023b0:	480e      	ldr	r0, [pc, #56]	@ (80023ec <init_console+0x280>)
 80023b2:	f005 fb91 	bl	8007ad8 <HAL_UART_Transmit>
    
    HAL_Delay(50); // Update every 50ms for smooth progress
 80023b6:	2032      	movs	r0, #50	@ 0x32
 80023b8:	f001 fce0 	bl	8003d7c <HAL_Delay>
    elapsed = HAL_GetTick() - start_time;
 80023bc:	f001 fcd2 	bl	8003d64 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  while (elapsed < duration) {
 80023cc:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 80023d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80023d4:	429a      	cmp	r2, r3
 80023d6:	f4ff af09 	bcc.w	80021ec <init_console+0x80>
  }
  
  HAL_Delay(1000);
 80023da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023de:	f001 fccd 	bl	8003d7c <HAL_Delay>
}
 80023e2:	bf00      	nop
 80023e4:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	200003c4 	.word	0x200003c4
 80023f0:	0800dd20 	.word	0x0800dd20
 80023f4:	0800dd38 	.word	0x0800dd38
 80023f8:	0800dd54 	.word	0x0800dd54
 80023fc:	51eb851f 	.word	0x51eb851f
 8002400:	0800dd64 	.word	0x0800dd64
 8002404:	20000c91 	.word	0x20000c91

08002408 <print_game_title>:
 / / __/ /| | / /|_/ / __/
/ /_/ / ___ |/ /  / / /___
\____/_/  |_/_/  /_/_____/

 */
void print_game_title(void) {
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0

   print_to_line(2, 4, "    ____  _ __       __       __  ___      __       __    _");
 800240c:	4a1c      	ldr	r2, [pc, #112]	@ (8002480 <print_game_title+0x78>)
 800240e:	2104      	movs	r1, #4
 8002410:	2002      	movs	r0, #2
 8002412:	f000 f87d 	bl	8002510 <print_to_line>
   print_to_line(3, 4, "   / __ \\(_) /______/ /_     /  |/  /___ _/ /______/ /_  (_)___  ____ _");
 8002416:	4a1b      	ldr	r2, [pc, #108]	@ (8002484 <print_game_title+0x7c>)
 8002418:	2104      	movs	r1, #4
 800241a:	2003      	movs	r0, #3
 800241c:	f000 f878 	bl	8002510 <print_to_line>
   print_to_line(4, 4, "  / /_/ / / __/ ___/ __ \\   / /|_/ / __ `/ __/ ___/ __ \\/ / __ \\/ __ `/");
 8002420:	4a19      	ldr	r2, [pc, #100]	@ (8002488 <print_game_title+0x80>)
 8002422:	2104      	movs	r1, #4
 8002424:	2004      	movs	r0, #4
 8002426:	f000 f873 	bl	8002510 <print_to_line>
   print_to_line(5, 4, " / ____/ / /_/ /__/ / / /  / /  / / /_/ / /_/ /__/ / / / / / / / /_/ /");
 800242a:	4a18      	ldr	r2, [pc, #96]	@ (800248c <print_game_title+0x84>)
 800242c:	2104      	movs	r1, #4
 800242e:	2005      	movs	r0, #5
 8002430:	f000 f86e 	bl	8002510 <print_to_line>
   print_to_line(6, 4, "/_/   /_/\\__/\\___/_/ /_/  /_/  /_/\\__,_/\\__/\\___/_/ /_/_/_/ /_/\\__, /");
 8002434:	4a16      	ldr	r2, [pc, #88]	@ (8002490 <print_game_title+0x88>)
 8002436:	2104      	movs	r1, #4
 8002438:	2006      	movs	r0, #6
 800243a:	f000 f869 	bl	8002510 <print_to_line>
   print_to_line(7, 4, "                                                              /____/");
 800243e:	4a15      	ldr	r2, [pc, #84]	@ (8002494 <print_game_title+0x8c>)
 8002440:	2104      	movs	r1, #4
 8002442:	2007      	movs	r0, #7
 8002444:	f000 f864 	bl	8002510 <print_to_line>
   
   print_to_line(8 , 14, "   _________    __  _________");
 8002448:	4a13      	ldr	r2, [pc, #76]	@ (8002498 <print_game_title+0x90>)
 800244a:	210e      	movs	r1, #14
 800244c:	2008      	movs	r0, #8
 800244e:	f000 f85f 	bl	8002510 <print_to_line>
   print_to_line(9 , 14, "  / ____/   |  /  |/  / ____/");
 8002452:	4a12      	ldr	r2, [pc, #72]	@ (800249c <print_game_title+0x94>)
 8002454:	210e      	movs	r1, #14
 8002456:	2009      	movs	r0, #9
 8002458:	f000 f85a 	bl	8002510 <print_to_line>
   print_to_line(10, 14, " / / __/ /| | / /|_/ / __/");
 800245c:	4a10      	ldr	r2, [pc, #64]	@ (80024a0 <print_game_title+0x98>)
 800245e:	210e      	movs	r1, #14
 8002460:	200a      	movs	r0, #10
 8002462:	f000 f855 	bl	8002510 <print_to_line>
   print_to_line(11, 14, "/ /_/ / ___ |/ /  / / /___");
 8002466:	4a0f      	ldr	r2, [pc, #60]	@ (80024a4 <print_game_title+0x9c>)
 8002468:	210e      	movs	r1, #14
 800246a:	200b      	movs	r0, #11
 800246c:	f000 f850 	bl	8002510 <print_to_line>
   print_to_line(12, 14, "\\____/_/  |_/_/  /_/_____/");
 8002470:	4a0d      	ldr	r2, [pc, #52]	@ (80024a8 <print_game_title+0xa0>)
 8002472:	210e      	movs	r1, #14
 8002474:	200c      	movs	r0, #12
 8002476:	f000 f84b 	bl	8002510 <print_to_line>
}
 800247a:	bf00      	nop
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	0800de28 	.word	0x0800de28
 8002484:	0800de64 	.word	0x0800de64
 8002488:	0800deac 	.word	0x0800deac
 800248c:	0800def4 	.word	0x0800def4
 8002490:	0800df3c 	.word	0x0800df3c
 8002494:	0800df84 	.word	0x0800df84
 8002498:	0800dfcc 	.word	0x0800dfcc
 800249c:	0800dfec 	.word	0x0800dfec
 80024a0:	0800e00c 	.word	0x0800e00c
 80024a4:	0800e028 	.word	0x0800e028
 80024a8:	0800e044 	.word	0x0800e044

080024ac <clear_screen>:


// Clear screen buffer with spaces
void clear_screen(void) {
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
  for(int row = 0; row < SCREEN_HEIGHT; row++) {
 80024b2:	2300      	movs	r3, #0
 80024b4:	607b      	str	r3, [r7, #4]
 80024b6:	e01e      	b.n	80024f6 <clear_screen+0x4a>
    for(int col = 0; col < SCREEN_WIDTH; col++) {
 80024b8:	2300      	movs	r3, #0
 80024ba:	603b      	str	r3, [r7, #0]
 80024bc:	e00c      	b.n	80024d8 <clear_screen+0x2c>
      screen_buffer[row][col] = ' ';
 80024be:	4a13      	ldr	r2, [pc, #76]	@ (800250c <clear_screen+0x60>)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	215b      	movs	r1, #91	@ 0x5b
 80024c4:	fb01 f303 	mul.w	r3, r1, r3
 80024c8:	441a      	add	r2, r3
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	4413      	add	r3, r2
 80024ce:	2220      	movs	r2, #32
 80024d0:	701a      	strb	r2, [r3, #0]
    for(int col = 0; col < SCREEN_WIDTH; col++) {
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	3301      	adds	r3, #1
 80024d6:	603b      	str	r3, [r7, #0]
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	2b59      	cmp	r3, #89	@ 0x59
 80024dc:	ddef      	ble.n	80024be <clear_screen+0x12>
    }
    screen_buffer[row][SCREEN_WIDTH] = '\0'; // Null terminate
 80024de:	4a0b      	ldr	r2, [pc, #44]	@ (800250c <clear_screen+0x60>)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	215b      	movs	r1, #91	@ 0x5b
 80024e4:	fb01 f303 	mul.w	r3, r1, r3
 80024e8:	4413      	add	r3, r2
 80024ea:	335a      	adds	r3, #90	@ 0x5a
 80024ec:	2200      	movs	r2, #0
 80024ee:	701a      	strb	r2, [r3, #0]
  for(int row = 0; row < SCREEN_HEIGHT; row++) {
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3301      	adds	r3, #1
 80024f4:	607b      	str	r3, [r7, #4]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2b17      	cmp	r3, #23
 80024fa:	dddd      	ble.n	80024b8 <clear_screen+0xc>
  }
}
 80024fc:	bf00      	nop
 80024fe:	bf00      	nop
 8002500:	370c      	adds	r7, #12
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	20000464 	.word	0x20000464

08002510 <print_to_line>:

// Print a string to a specific line (row) at a specific column
void print_to_line(uint8_t row, uint8_t col, const char* text) {
 8002510:	b590      	push	{r4, r7, lr}
 8002512:	b087      	sub	sp, #28
 8002514:	af00      	add	r7, sp, #0
 8002516:	4603      	mov	r3, r0
 8002518:	603a      	str	r2, [r7, #0]
 800251a:	71fb      	strb	r3, [r7, #7]
 800251c:	460b      	mov	r3, r1
 800251e:	71bb      	strb	r3, [r7, #6]
  if (row >= SCREEN_HEIGHT) return;
 8002520:	79fb      	ldrb	r3, [r7, #7]
 8002522:	2b17      	cmp	r3, #23
 8002524:	d82e      	bhi.n	8002584 <print_to_line+0x74>
  
  int len = strlen(text);
 8002526:	6838      	ldr	r0, [r7, #0]
 8002528:	f7fd feca 	bl	80002c0 <strlen>
 800252c:	4603      	mov	r3, r0
 800252e:	617b      	str	r3, [r7, #20]
  int max_len = SCREEN_WIDTH - col;
 8002530:	79bb      	ldrb	r3, [r7, #6]
 8002532:	f1c3 035a 	rsb	r3, r3, #90	@ 0x5a
 8002536:	60fb      	str	r3, [r7, #12]
  if (len > max_len) len = max_len;
 8002538:	697a      	ldr	r2, [r7, #20]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	429a      	cmp	r2, r3
 800253e:	dd01      	ble.n	8002544 <print_to_line+0x34>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	617b      	str	r3, [r7, #20]
  
  for(int i = 0; i < len; i++) {
 8002544:	2300      	movs	r3, #0
 8002546:	613b      	str	r3, [r7, #16]
 8002548:	e017      	b.n	800257a <print_to_line+0x6a>
    if (col + i < SCREEN_WIDTH) {
 800254a:	79ba      	ldrb	r2, [r7, #6]
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	4413      	add	r3, r2
 8002550:	2b59      	cmp	r3, #89	@ 0x59
 8002552:	dc0f      	bgt.n	8002574 <print_to_line+0x64>
      screen_buffer[row][col + i] = text[i];
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	683a      	ldr	r2, [r7, #0]
 8002558:	18d1      	adds	r1, r2, r3
 800255a:	79fa      	ldrb	r2, [r7, #7]
 800255c:	79b8      	ldrb	r0, [r7, #6]
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	4403      	add	r3, r0
 8002562:	780c      	ldrb	r4, [r1, #0]
 8002564:	4909      	ldr	r1, [pc, #36]	@ (800258c <print_to_line+0x7c>)
 8002566:	205b      	movs	r0, #91	@ 0x5b
 8002568:	fb00 f202 	mul.w	r2, r0, r2
 800256c:	440a      	add	r2, r1
 800256e:	4413      	add	r3, r2
 8002570:	4622      	mov	r2, r4
 8002572:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < len; i++) {
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	3301      	adds	r3, #1
 8002578:	613b      	str	r3, [r7, #16]
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	429a      	cmp	r2, r3
 8002580:	dbe3      	blt.n	800254a <print_to_line+0x3a>
 8002582:	e000      	b.n	8002586 <print_to_line+0x76>
  if (row >= SCREEN_HEIGHT) return;
 8002584:	bf00      	nop
    }
  }
}
 8002586:	371c      	adds	r7, #28
 8002588:	46bd      	mov	sp, r7
 800258a:	bd90      	pop	{r4, r7, pc}
 800258c:	20000464 	.word	0x20000464

08002590 <print_screen>:

// Print entire screen buffer to UART (clears screen first with newlines)
void print_screen(void) {
 8002590:	b580      	push	{r7, lr}
 8002592:	b0a0      	sub	sp, #128	@ 0x80
 8002594:	af00      	add	r7, sp, #0
  // Clear screen by sending 24 newlines
  char newlines[SCREEN_HEIGHT + 1];
  for(int i = 0; i < SCREEN_HEIGHT; i++) {
 8002596:	2300      	movs	r3, #0
 8002598:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800259a:	e008      	b.n	80025ae <print_screen+0x1e>
    newlines[i] = '\n';
 800259c:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 80025a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80025a2:	4413      	add	r3, r2
 80025a4:	220a      	movs	r2, #10
 80025a6:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < SCREEN_HEIGHT; i++) {
 80025a8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80025aa:	3301      	adds	r3, #1
 80025ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80025ae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80025b0:	2b17      	cmp	r3, #23
 80025b2:	ddf3      	ble.n	800259c <print_screen+0xc>
  }
  newlines[SCREEN_HEIGHT] = '\0';
 80025b4:	2300      	movs	r3, #0
 80025b6:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
  HAL_UART_Transmit(&huart1, (uint8_t*)newlines, SCREEN_HEIGHT, 1000);
 80025ba:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 80025be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025c2:	2218      	movs	r2, #24
 80025c4:	481b      	ldr	r0, [pc, #108]	@ (8002634 <print_screen+0xa4>)
 80025c6:	f005 fa87 	bl	8007ad8 <HAL_UART_Transmit>
  
  // Print each line
  for(int row = 0; row < SCREEN_HEIGHT; row++) {
 80025ca:	2300      	movs	r3, #0
 80025cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80025ce:	e028      	b.n	8002622 <print_screen+0x92>
    char line[SCREEN_WIDTH + 2];
    memcpy(line, screen_buffer[row], SCREEN_WIDTH);
 80025d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80025d2:	225b      	movs	r2, #91	@ 0x5b
 80025d4:	fb02 f303 	mul.w	r3, r2, r3
 80025d8:	4a17      	ldr	r2, [pc, #92]	@ (8002638 <print_screen+0xa8>)
 80025da:	1899      	adds	r1, r3, r2
 80025dc:	463b      	mov	r3, r7
 80025de:	225a      	movs	r2, #90	@ 0x5a
 80025e0:	4618      	mov	r0, r3
 80025e2:	f009 fac2 	bl	800bb6a <memcpy>
    line[SCREEN_WIDTH] = '\r';
 80025e6:	230d      	movs	r3, #13
 80025e8:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
    if (row < SCREEN_HEIGHT - 1) {
 80025ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80025ee:	2b16      	cmp	r3, #22
 80025f0:	dc0a      	bgt.n	8002608 <print_screen+0x78>
      // Add newline for all lines except the last one
      line[SCREEN_WIDTH + 1] = '\n';
 80025f2:	230a      	movs	r3, #10
 80025f4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
      HAL_UART_Transmit(&huart1, (uint8_t*)line, SCREEN_WIDTH + 2, 1000);
 80025f8:	4639      	mov	r1, r7
 80025fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025fe:	225c      	movs	r2, #92	@ 0x5c
 8002600:	480c      	ldr	r0, [pc, #48]	@ (8002634 <print_screen+0xa4>)
 8002602:	f005 fa69 	bl	8007ad8 <HAL_UART_Transmit>
 8002606:	e009      	b.n	800261c <print_screen+0x8c>
    } else {
      // Last line: only carriage return, no newline
      line[SCREEN_WIDTH + 1] = '\r';
 8002608:	230d      	movs	r3, #13
 800260a:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
      HAL_UART_Transmit(&huart1, (uint8_t*)line, SCREEN_WIDTH + 1, 1000);
 800260e:	4639      	mov	r1, r7
 8002610:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002614:	225b      	movs	r2, #91	@ 0x5b
 8002616:	4807      	ldr	r0, [pc, #28]	@ (8002634 <print_screen+0xa4>)
 8002618:	f005 fa5e 	bl	8007ad8 <HAL_UART_Transmit>
  for(int row = 0; row < SCREEN_HEIGHT; row++) {
 800261c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800261e:	3301      	adds	r3, #1
 8002620:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002622:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002624:	2b17      	cmp	r3, #23
 8002626:	ddd3      	ble.n	80025d0 <print_screen+0x40>
    }
  }
}
 8002628:	bf00      	nop
 800262a:	bf00      	nop
 800262c:	3780      	adds	r7, #128	@ 0x80
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	200003c4 	.word	0x200003c4
 8002638:	20000464 	.word	0x20000464

0800263c <center_text>:

// Helper function to center text on a line
void center_text(uint8_t row, const char* text) {
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	6039      	str	r1, [r7, #0]
 8002646:	71fb      	strb	r3, [r7, #7]
  int len = strlen(text);
 8002648:	6838      	ldr	r0, [r7, #0]
 800264a:	f7fd fe39 	bl	80002c0 <strlen>
 800264e:	4603      	mov	r3, r0
 8002650:	60bb      	str	r3, [r7, #8]
  int start_col = (SCREEN_WIDTH - len) / 2;
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	f1c3 035a 	rsb	r3, r3, #90	@ 0x5a
 8002658:	0fda      	lsrs	r2, r3, #31
 800265a:	4413      	add	r3, r2
 800265c:	105b      	asrs	r3, r3, #1
 800265e:	60fb      	str	r3, [r7, #12]
  if (start_col < 0) start_col = 0;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2b00      	cmp	r3, #0
 8002664:	da01      	bge.n	800266a <center_text+0x2e>
 8002666:	2300      	movs	r3, #0
 8002668:	60fb      	str	r3, [r7, #12]
  print_to_line(row, start_col, text);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	b2d9      	uxtb	r1, r3
 800266e:	79fb      	ldrb	r3, [r7, #7]
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	4618      	mov	r0, r3
 8002674:	f7ff ff4c 	bl	8002510 <print_to_line>
}
 8002678:	bf00      	nop
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <menu_screen>:


// MENU state screen
void menu_screen(void) {
 8002680:	b5b0      	push	{r4, r5, r7, lr}
 8002682:	b08e      	sub	sp, #56	@ 0x38
 8002684:	af00      	add	r7, sp, #0
  clear_screen();
 8002686:	f7ff ff11 	bl	80024ac <clear_screen>
  
  print_game_title();
 800268a:	f7ff febd 	bl	8002408 <print_game_title>

  
  // Menu options with decorative bullets
  center_text(16, "Enter 's' to start the game");
 800268e:	490d      	ldr	r1, [pc, #52]	@ (80026c4 <menu_screen+0x44>)
 8002690:	2010      	movs	r0, #16
 8002692:	f7ff ffd3 	bl	800263c <center_text>
  
  // Footer
  char footer[] = " Made by Group 21 of ECSE 444 - Fall 2025 ";
 8002696:	4b0c      	ldr	r3, [pc, #48]	@ (80026c8 <menu_screen+0x48>)
 8002698:	1d3c      	adds	r4, r7, #4
 800269a:	461d      	mov	r5, r3
 800269c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800269e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026a8:	682b      	ldr	r3, [r5, #0]
 80026aa:	7023      	strb	r3, [r4, #0]
  center_text(23, footer);
 80026ac:	1d3b      	adds	r3, r7, #4
 80026ae:	4619      	mov	r1, r3
 80026b0:	2017      	movs	r0, #23
 80026b2:	f7ff ffc3 	bl	800263c <center_text>
  
  print_screen();
 80026b6:	f7ff ff6b 	bl	8002590 <print_screen>
}
 80026ba:	bf00      	nop
 80026bc:	3738      	adds	r7, #56	@ 0x38
 80026be:	46bd      	mov	sp, r7
 80026c0:	bdb0      	pop	{r4, r5, r7, pc}
 80026c2:	bf00      	nop
 80026c4:	0800e060 	.word	0x0800e060
 80026c8:	0800e07c 	.word	0x0800e07c

080026cc <play_tone_screen>:
 |    |/  /  |  |   | |  / |/ |  /  |   / |/ |/ |  |   |  / \_|  /
 |    |__/\_/|_/ \_/|/|_/  |  |_/\_/|/    |  |  |_/ \_/|_/ \/ |_/\___/
                   /|              /|
                   \|              \|
 */
void play_tone_screen(void) {
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  clear_screen();
 80026d0:	f7ff feec 	bl	80024ac <clear_screen>
  
  print_to_line(2, 6, ", __  _                                                                /\\/");
 80026d4:	4a15      	ldr	r2, [pc, #84]	@ (800272c <play_tone_screen+0x60>)
 80026d6:	2106      	movs	r1, #6
 80026d8:	2002      	movs	r0, #2
 80026da:	f7ff ff19 	bl	8002510 <print_to_line>
  print_to_line(3, 6, "/|/  \\| |             o                                       o");
 80026de:	4a14      	ldr	r2, [pc, #80]	@ (8002730 <play_tone_screen+0x64>)
 80026e0:	2106      	movs	r1, #6
 80026e2:	2003      	movs	r0, #3
 80026e4:	f7ff ff14 	bl	8002510 <print_to_line>
  print_to_line(4, 6, " |___/| |  __,            _  _    __,    _  _  _           ,      __");
 80026e8:	4a12      	ldr	r2, [pc, #72]	@ (8002734 <play_tone_screen+0x68>)
 80026ea:	2106      	movs	r1, #6
 80026ec:	2004      	movs	r0, #4
 80026ee:	f7ff ff0f 	bl	8002510 <print_to_line>
  print_to_line(5, 6, " |    |/  /  |  |   | |  / |/ |  /  |   / |/ |/ |  |   |  / \\_|  /");
 80026f2:	4a11      	ldr	r2, [pc, #68]	@ (8002738 <play_tone_screen+0x6c>)
 80026f4:	2106      	movs	r1, #6
 80026f6:	2005      	movs	r0, #5
 80026f8:	f7ff ff0a 	bl	8002510 <print_to_line>
  print_to_line(6, 6, " |    |__/\\_/|_/ \\_/|/|_/  |  |_/\\_/|/    |  |  |_/ \\_/|_/ \\/ |_/\\___/");
 80026fc:	4a0f      	ldr	r2, [pc, #60]	@ (800273c <play_tone_screen+0x70>)
 80026fe:	2106      	movs	r1, #6
 8002700:	2006      	movs	r0, #6
 8002702:	f7ff ff05 	bl	8002510 <print_to_line>
  print_to_line(7, 6, "                   /|              /|");
 8002706:	4a0e      	ldr	r2, [pc, #56]	@ (8002740 <play_tone_screen+0x74>)
 8002708:	2106      	movs	r1, #6
 800270a:	2007      	movs	r0, #7
 800270c:	f7ff ff00 	bl	8002510 <print_to_line>
  print_to_line(8, 6, "                   \\|              \\|");
 8002710:	4a0c      	ldr	r2, [pc, #48]	@ (8002744 <play_tone_screen+0x78>)
 8002712:	2106      	movs	r1, #6
 8002714:	2008      	movs	r0, #8
 8002716:	f7ff fefb 	bl	8002510 <print_to_line>
  
  // char freq_msg[50];
  // sprintf(freq_msg, "Target Frequency: %.2f Hz", real_freq);
  // center_text(8, freq_msg);
  
  center_text(10, "Listen carefully...");
 800271a:	490b      	ldr	r1, [pc, #44]	@ (8002748 <play_tone_screen+0x7c>)
 800271c:	200a      	movs	r0, #10
 800271e:	f7ff ff8d 	bl	800263c <center_text>
  
  print_screen();
 8002722:	f7ff ff35 	bl	8002590 <print_screen>
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	0800e0b0 	.word	0x0800e0b0
 8002730:	0800e0fc 	.word	0x0800e0fc
 8002734:	0800e13c 	.word	0x0800e13c
 8002738:	0800e184 	.word	0x0800e184
 800273c:	0800e1c8 	.word	0x0800e1c8
 8002740:	0800e210 	.word	0x0800e210
 8002744:	0800e238 	.word	0x0800e238
 8002748:	0800e260 	.word	0x0800e260

0800274c <wait_for_record_screen>:
  |   | /  \_|   |  /  |     |  |   |  /  |  / |/ |  |
   \_/|/\__/  \_/|_/   |_/   |_/ \_/|_/   |_/  |  |_/o
     /|
     \|
*/
void wait_for_record_screen(void) {
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  clear_screen();
 8002750:	f7ff feac 	bl	80024ac <clear_screen>
  
  print_to_line(2, 8, " _");
 8002754:	4a17      	ldr	r2, [pc, #92]	@ (80027b4 <wait_for_record_screen+0x68>)
 8002756:	2108      	movs	r1, #8
 8002758:	2002      	movs	r0, #2
 800275a:	f7ff fed9 	bl	8002510 <print_to_line>
  print_to_line(3, 8, "(_|   |                                              |");
 800275e:	4a16      	ldr	r2, [pc, #88]	@ (80027b8 <wait_for_record_screen+0x6c>)
 8002760:	2108      	movs	r1, #8
 8002762:	2003      	movs	r0, #3
 8002764:	f7ff fed4 	bl	8002510 <print_to_line>
  print_to_line(4, 8, "  |   |  __          ,_     _|_         ,_    _  _   |");
 8002768:	4a14      	ldr	r2, [pc, #80]	@ (80027bc <wait_for_record_screen+0x70>)
 800276a:	2108      	movs	r1, #8
 800276c:	2004      	movs	r0, #4
 800276e:	f7ff fecf 	bl	8002510 <print_to_line>
  print_to_line(5, 8, "  |   | /  \\_|   |  /  |     |  |   |  /  |  / |/ |  |");
 8002772:	4a13      	ldr	r2, [pc, #76]	@ (80027c0 <wait_for_record_screen+0x74>)
 8002774:	2108      	movs	r1, #8
 8002776:	2005      	movs	r0, #5
 8002778:	f7ff feca 	bl	8002510 <print_to_line>
  print_to_line(6, 8, "   \\_/|/\\__/  \\_/|_/   |_/   |_/ \\_/|_/   |_/  |  |_/o");
 800277c:	4a11      	ldr	r2, [pc, #68]	@ (80027c4 <wait_for_record_screen+0x78>)
 800277e:	2108      	movs	r1, #8
 8002780:	2006      	movs	r0, #6
 8002782:	f7ff fec5 	bl	8002510 <print_to_line>
  print_to_line(7, 8, "     /|");
 8002786:	4a10      	ldr	r2, [pc, #64]	@ (80027c8 <wait_for_record_screen+0x7c>)
 8002788:	2108      	movs	r1, #8
 800278a:	2007      	movs	r0, #7
 800278c:	f7ff fec0 	bl	8002510 <print_to_line>
  print_to_line(8, 8, "     \\|");
 8002790:	4a0e      	ldr	r2, [pc, #56]	@ (80027cc <wait_for_record_screen+0x80>)
 8002792:	2108      	movs	r1, #8
 8002794:	2008      	movs	r0, #8
 8002796:	f7ff febb 	bl	8002510 <print_to_line>
  
  center_text(16, "Try to match the pitch by singing into the microphone!");
 800279a:	490d      	ldr	r1, [pc, #52]	@ (80027d0 <wait_for_record_screen+0x84>)
 800279c:	2010      	movs	r0, #16
 800279e:	f7ff ff4d 	bl	800263c <center_text>
  center_text(18, "Enter 'r' to start recording");
 80027a2:	490c      	ldr	r1, [pc, #48]	@ (80027d4 <wait_for_record_screen+0x88>)
 80027a4:	2012      	movs	r0, #18
 80027a6:	f7ff ff49 	bl	800263c <center_text>
  
  print_screen();
 80027aa:	f7ff fef1 	bl	8002590 <print_screen>
}
 80027ae:	bf00      	nop
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	0800e274 	.word	0x0800e274
 80027b8:	0800e278 	.word	0x0800e278
 80027bc:	0800e2b0 	.word	0x0800e2b0
 80027c0:	0800e2e8 	.word	0x0800e2e8
 80027c4:	0800e320 	.word	0x0800e320
 80027c8:	0800e358 	.word	0x0800e358
 80027cc:	0800e360 	.word	0x0800e360
 80027d0:	0800e368 	.word	0x0800e368
 80027d4:	0800e3a0 	.word	0x0800e3a0

080027d8 <record_sound_screen>:
( | )   |  /   |  /   |  /   |  /   |  /   |  /   |  /   |  /   |  /   |( | )
|/|/ /| | / /| | / /| | / /| | / /| | / /| | / /| | / /| | / /| | / /| ||/|/
  / ___ |/ ___ |/ ___ |/ ___ |/ ___ |/ ___ |/ ___ |/ ___ |/ ___ |/ ___ |
 /_/  |_/_/  |_/_/  |_/_/  |_/_/  |_/_/  |_/_/  |_/_/  |_/_/  |_/_/  |_|
*/
void record_sound_screen(bool first_draw) {
 80027d8:	b580      	push	{r7, lr}
 80027da:	b0b0      	sub	sp, #192	@ 0xc0
 80027dc:	af00      	add	r7, sp, #0
 80027de:	4603      	mov	r3, r0
 80027e0:	71fb      	strb	r3, [r7, #7]
  if (first_draw) {
 80027e2:	79fb      	ldrb	r3, [r7, #7]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d020      	beq.n	800282a <record_sound_screen+0x52>
    // Draw the screen only once
    clear_screen();
 80027e8:	f7ff fe60 	bl	80024ac <clear_screen>
    
    print_to_line(2, 8, " _ _ ___    ___    ___    ___    ___    ___    ___    ___    ___    ___  _ _");
 80027ec:	4a2a      	ldr	r2, [pc, #168]	@ (8002898 <record_sound_screen+0xc0>)
 80027ee:	2108      	movs	r1, #8
 80027f0:	2002      	movs	r0, #2
 80027f2:	f7ff fe8d 	bl	8002510 <print_to_line>
    print_to_line(3, 8, "( | )   |  /   |  /   |  /   |  /   |  /   |  /   |  /   |  /   |( | )");
 80027f6:	4a29      	ldr	r2, [pc, #164]	@ (800289c <record_sound_screen+0xc4>)
 80027f8:	2108      	movs	r1, #8
 80027fa:	2003      	movs	r0, #3
 80027fc:	f7ff fe88 	bl	8002510 <print_to_line>
    print_to_line(4, 8, "|/|/ /| | / /| | / /| | / /| | / /| | / /| | / /| | / /| | / /| ||/|/");
 8002800:	4a27      	ldr	r2, [pc, #156]	@ (80028a0 <record_sound_screen+0xc8>)
 8002802:	2108      	movs	r1, #8
 8002804:	2004      	movs	r0, #4
 8002806:	f7ff fe83 	bl	8002510 <print_to_line>
    print_to_line(5, 8, "  / ___ |/ ___ |/ ___ |/ ___ |/ ___ |/ ___ |/ ___ |/ ___ |/ ___ |");
 800280a:	4a26      	ldr	r2, [pc, #152]	@ (80028a4 <record_sound_screen+0xcc>)
 800280c:	2108      	movs	r1, #8
 800280e:	2005      	movs	r0, #5
 8002810:	f7ff fe7e 	bl	8002510 <print_to_line>
    print_to_line(6, 8, " /_/  |_/_/  |_/_/  |_/_/  |_/_/  |_/_/  |_/_/  |_/_/  |_/_/  |_|");
 8002814:	4a24      	ldr	r2, [pc, #144]	@ (80028a8 <record_sound_screen+0xd0>)
 8002816:	2108      	movs	r1, #8
 8002818:	2006      	movs	r0, #6
 800281a:	f7ff fe79 	bl	8002510 <print_to_line>
    
    
    center_text(16, "Made you said that hahahaha...");
 800281e:	4923      	ldr	r1, [pc, #140]	@ (80028ac <record_sound_screen+0xd4>)
 8002820:	2010      	movs	r0, #16
 8002822:	f7ff ff0b 	bl	800263c <center_text>
    
    print_screen();
 8002826:	f7ff feb3 	bl	8002590 <print_screen>
  }
  
  // Update only line 23 (last line) with recording indicator using \r
  static int frame = 0;
  char indicator[SCREEN_WIDTH + 1];
  sprintf(indicator, "Recording %s", spinner[frame % SPINNER_FRAMES]);
 800282a:	4b21      	ldr	r3, [pc, #132]	@ (80028b0 <record_sound_screen+0xd8>)
 800282c:	6819      	ldr	r1, [r3, #0]
 800282e:	4b21      	ldr	r3, [pc, #132]	@ (80028b4 <record_sound_screen+0xdc>)
 8002830:	fb83 2301 	smull	r2, r3, r3, r1
 8002834:	109a      	asrs	r2, r3, #2
 8002836:	17cb      	asrs	r3, r1, #31
 8002838:	1ad2      	subs	r2, r2, r3
 800283a:	4613      	mov	r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	4413      	add	r3, r2
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	1aca      	subs	r2, r1, r3
 8002844:	4b1c      	ldr	r3, [pc, #112]	@ (80028b8 <record_sound_screen+0xe0>)
 8002846:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800284a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800284e:	491b      	ldr	r1, [pc, #108]	@ (80028bc <record_sound_screen+0xe4>)
 8002850:	4618      	mov	r0, r3
 8002852:	f009 f8a5 	bl	800b9a0 <siprintf>
  center_text(23, indicator);
 8002856:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800285a:	4619      	mov	r1, r3
 800285c:	2017      	movs	r0, #23
 800285e:	f7ff feed 	bl	800263c <center_text>
  frame++;
 8002862:	4b13      	ldr	r3, [pc, #76]	@ (80028b0 <record_sound_screen+0xd8>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	3301      	adds	r3, #1
 8002868:	4a11      	ldr	r2, [pc, #68]	@ (80028b0 <record_sound_screen+0xd8>)
 800286a:	6013      	str	r3, [r2, #0]
  
  // Print only line 23 with carriage return (no newline)
  char line[SCREEN_WIDTH + 1];
  memcpy(line, screen_buffer[23], SCREEN_WIDTH);
 800286c:	f107 0308 	add.w	r3, r7, #8
 8002870:	225a      	movs	r2, #90	@ 0x5a
 8002872:	4913      	ldr	r1, [pc, #76]	@ (80028c0 <record_sound_screen+0xe8>)
 8002874:	4618      	mov	r0, r3
 8002876:	f009 f978 	bl	800bb6a <memcpy>
  line[SCREEN_WIDTH] = '\r';
 800287a:	230d      	movs	r3, #13
 800287c:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
  // send_msg(line);
  HAL_UART_Transmit(&huart1, (uint8_t*)line, SCREEN_WIDTH + 1, 1000);
 8002880:	f107 0108 	add.w	r1, r7, #8
 8002884:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002888:	225b      	movs	r2, #91	@ 0x5b
 800288a:	480e      	ldr	r0, [pc, #56]	@ (80028c4 <record_sound_screen+0xec>)
 800288c:	f005 f924 	bl	8007ad8 <HAL_UART_Transmit>
}
 8002890:	bf00      	nop
 8002892:	37c0      	adds	r7, #192	@ 0xc0
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	0800e3c0 	.word	0x0800e3c0
 800289c:	0800e410 	.word	0x0800e410
 80028a0:	0800e458 	.word	0x0800e458
 80028a4:	0800e4a0 	.word	0x0800e4a0
 80028a8:	0800e4e4 	.word	0x0800e4e4
 80028ac:	0800e528 	.word	0x0800e528
 80028b0:	20099640 	.word	0x20099640
 80028b4:	66666667 	.word	0x66666667
 80028b8:	20000000 	.word	0x20000000
 80028bc:	0800e548 	.word	0x0800e548
 80028c0:	20000c91 	.word	0x20000c91
 80028c4:	200003c4 	.word	0x200003c4

080028c8 <analyze_recording_screen>:

// ANALYZE_RECORDING state screen
void analyze_recording_screen(void) {
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b098      	sub	sp, #96	@ 0x60
 80028cc:	af00      	add	r7, sp, #0
  // Update only line 23 (last line) with analysis message using \r
  center_text(23, "Analyzing your beautiful vocal...");
 80028ce:	490a      	ldr	r1, [pc, #40]	@ (80028f8 <analyze_recording_screen+0x30>)
 80028d0:	2017      	movs	r0, #23
 80028d2:	f7ff feb3 	bl	800263c <center_text>
  
  // Print only line 23 with carriage return (no newline)
  char line[SCREEN_WIDTH + 1];
  memcpy(line, screen_buffer[23], SCREEN_WIDTH);
 80028d6:	1d3b      	adds	r3, r7, #4
 80028d8:	225a      	movs	r2, #90	@ 0x5a
 80028da:	4908      	ldr	r1, [pc, #32]	@ (80028fc <analyze_recording_screen+0x34>)
 80028dc:	4618      	mov	r0, r3
 80028de:	f009 f944 	bl	800bb6a <memcpy>
  line[SCREEN_WIDTH] = '\r';
 80028e2:	230d      	movs	r3, #13
 80028e4:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  send_msg(line);
 80028e8:	1d3b      	adds	r3, r7, #4
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff fc28 	bl	8002140 <send_msg>
  // HAL_UART_Transmit(&huart1, (uint8_t*)line, SCREEN_WIDTH + 1, 1000);
}
 80028f0:	bf00      	nop
 80028f2:	3760      	adds	r7, #96	@ 0x60
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	0800e558 	.word	0x0800e558
 80028fc:	20000c91 	.word	0x20000c91

08002900 <show_result_screen>:
 \____|\__,_|_| |_| |_|\___| |_|  \___||___/\__,_|_|\__|___/

 _____ _____ _____ _____ _____ _____ _____ _____ _____ _____ _____ _____
|_____|_____|_____|_____|_____|_____|_____|_____|_____|_____|_____|_____|
*/
void show_result_screen(void) {
 8002900:	b580      	push	{r7, lr}
 8002902:	b0b8      	sub	sp, #224	@ 0xe0
 8002904:	af00      	add	r7, sp, #0
  clear_screen();
 8002906:	f7ff fdd1 	bl	80024ac <clear_screen>
  
  print_to_line(2, 4, "  ____                                            _ _");
 800290a:	4a68      	ldr	r2, [pc, #416]	@ (8002aac <show_result_screen+0x1ac>)
 800290c:	2104      	movs	r1, #4
 800290e:	2002      	movs	r0, #2
 8002910:	f7ff fdfe 	bl	8002510 <print_to_line>
  print_to_line(3, 4, " / ___| __ _ _ __ ___   ___   _ __ ___  ___ _   _| | |_ ___");
 8002914:	4a66      	ldr	r2, [pc, #408]	@ (8002ab0 <show_result_screen+0x1b0>)
 8002916:	2104      	movs	r1, #4
 8002918:	2003      	movs	r0, #3
 800291a:	f7ff fdf9 	bl	8002510 <print_to_line>
  print_to_line(4, 4, "| |  _ / _` | '_ ` _ \\ / _ \\ | '__/ _ \\/ __| | | | | __/ __|");
 800291e:	4a65      	ldr	r2, [pc, #404]	@ (8002ab4 <show_result_screen+0x1b4>)
 8002920:	2104      	movs	r1, #4
 8002922:	2004      	movs	r0, #4
 8002924:	f7ff fdf4 	bl	8002510 <print_to_line>
  print_to_line(5, 4, "| |_| | (_| | | | | | |  __/ | | |  __/\\__ \\ |_| | | |_\\__ \\");
 8002928:	4a63      	ldr	r2, [pc, #396]	@ (8002ab8 <show_result_screen+0x1b8>)
 800292a:	2104      	movs	r1, #4
 800292c:	2005      	movs	r0, #5
 800292e:	f7ff fdef 	bl	8002510 <print_to_line>
  print_to_line(6, 4, " \\____|\\__,_|_| |_| |_|\\___| |_|  \\___||___/\\__,_|_|\\__|___/");
 8002932:	4a62      	ldr	r2, [pc, #392]	@ (8002abc <show_result_screen+0x1bc>)
 8002934:	2104      	movs	r1, #4
 8002936:	2006      	movs	r0, #6
 8002938:	f7ff fdea 	bl	8002510 <print_to_line>
  
  print_to_line(8, 4, " _____ _____ _____ _____ _____ _____ _____ _____ _____ _____ _____ _____");
 800293c:	4a60      	ldr	r2, [pc, #384]	@ (8002ac0 <show_result_screen+0x1c0>)
 800293e:	2104      	movs	r1, #4
 8002940:	2008      	movs	r0, #8
 8002942:	f7ff fde5 	bl	8002510 <print_to_line>
  print_to_line(9, 4, "|_____|_____|_____|_____|_____|_____|_____|_____|_____|_____|_____|_____|");
 8002946:	4a5f      	ldr	r2, [pc, #380]	@ (8002ac4 <show_result_screen+0x1c4>)
 8002948:	2104      	movs	r1, #4
 800294a:	2009      	movs	r0, #9
 800294c:	f7ff fde0 	bl	8002510 <print_to_line>
  
  if (recorded_freq > 0.0f) {
 8002950:	4b5d      	ldr	r3, [pc, #372]	@ (8002ac8 <show_result_screen+0x1c8>)
 8002952:	edd3 7a00 	vldr	s15, [r3]
 8002956:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800295a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295e:	f340 8097 	ble.w	8002a90 <show_result_screen+0x190>
    float32_t diff = fabsf(recorded_freq - real_freq);
 8002962:	4b59      	ldr	r3, [pc, #356]	@ (8002ac8 <show_result_screen+0x1c8>)
 8002964:	ed93 7a00 	vldr	s14, [r3]
 8002968:	4b58      	ldr	r3, [pc, #352]	@ (8002acc <show_result_screen+0x1cc>)
 800296a:	edd3 7a00 	vldr	s15, [r3]
 800296e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002972:	eef0 7ae7 	vabs.f32	s15, s15
 8002976:	edc7 7a37 	vstr	s15, [r7, #220]	@ 0xdc
    float32_t ratio = (recorded_freq < real_freq) ? recorded_freq/real_freq : real_freq/recorded_freq;
 800297a:	4b53      	ldr	r3, [pc, #332]	@ (8002ac8 <show_result_screen+0x1c8>)
 800297c:	ed93 7a00 	vldr	s14, [r3]
 8002980:	4b52      	ldr	r3, [pc, #328]	@ (8002acc <show_result_screen+0x1cc>)
 8002982:	edd3 7a00 	vldr	s15, [r3]
 8002986:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800298a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800298e:	d508      	bpl.n	80029a2 <show_result_screen+0xa2>
 8002990:	4b4d      	ldr	r3, [pc, #308]	@ (8002ac8 <show_result_screen+0x1c8>)
 8002992:	edd3 6a00 	vldr	s13, [r3]
 8002996:	4b4d      	ldr	r3, [pc, #308]	@ (8002acc <show_result_screen+0x1cc>)
 8002998:	ed93 7a00 	vldr	s14, [r3]
 800299c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029a0:	e007      	b.n	80029b2 <show_result_screen+0xb2>
 80029a2:	4b4a      	ldr	r3, [pc, #296]	@ (8002acc <show_result_screen+0x1cc>)
 80029a4:	edd3 6a00 	vldr	s13, [r3]
 80029a8:	4b47      	ldr	r3, [pc, #284]	@ (8002ac8 <show_result_screen+0x1c8>)
 80029aa:	ed93 7a00 	vldr	s14, [r3]
 80029ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029b2:	edc7 7a36 	vstr	s15, [r7, #216]	@ 0xd8
    float32_t accuracy = ratio * 100.0f;
 80029b6:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 80029ba:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8002ad0 <show_result_screen+0x1d0>
 80029be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029c2:	edc7 7a35 	vstr	s15, [r7, #212]	@ 0xd4
    
    char target_msg[50];
    sprintf(target_msg, "Target: %.2f Hz", real_freq);
 80029c6:	4b41      	ldr	r3, [pc, #260]	@ (8002acc <show_result_screen+0x1cc>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7fd fde4 	bl	8000598 <__aeabi_f2d>
 80029d0:	4602      	mov	r2, r0
 80029d2:	460b      	mov	r3, r1
 80029d4:	1d38      	adds	r0, r7, #4
 80029d6:	493f      	ldr	r1, [pc, #252]	@ (8002ad4 <show_result_screen+0x1d4>)
 80029d8:	f008 ffe2 	bl	800b9a0 <siprintf>
    center_text(14, target_msg);
 80029dc:	1d3b      	adds	r3, r7, #4
 80029de:	4619      	mov	r1, r3
 80029e0:	200e      	movs	r0, #14
 80029e2:	f7ff fe2b 	bl	800263c <center_text>
    
    char your_msg[50];
    sprintf(your_msg, "Your pitch: %.2f Hz", recorded_freq);
 80029e6:	4b38      	ldr	r3, [pc, #224]	@ (8002ac8 <show_result_screen+0x1c8>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7fd fdd4 	bl	8000598 <__aeabi_f2d>
 80029f0:	4602      	mov	r2, r0
 80029f2:	460b      	mov	r3, r1
 80029f4:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 80029f8:	4937      	ldr	r1, [pc, #220]	@ (8002ad8 <show_result_screen+0x1d8>)
 80029fa:	f008 ffd1 	bl	800b9a0 <siprintf>
    center_text(15, your_msg);
 80029fe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002a02:	4619      	mov	r1, r3
 8002a04:	200f      	movs	r0, #15
 8002a06:	f7ff fe19 	bl	800263c <center_text>
    
    char diff_msg[50];
    sprintf(diff_msg, "Difference: %.2f Hz", diff);
 8002a0a:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8002a0e:	f7fd fdc3 	bl	8000598 <__aeabi_f2d>
 8002a12:	4602      	mov	r2, r0
 8002a14:	460b      	mov	r3, r1
 8002a16:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 8002a1a:	4930      	ldr	r1, [pc, #192]	@ (8002adc <show_result_screen+0x1dc>)
 8002a1c:	f008 ffc0 	bl	800b9a0 <siprintf>
    center_text(16, diff_msg);
 8002a20:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002a24:	4619      	mov	r1, r3
 8002a26:	2010      	movs	r0, #16
 8002a28:	f7ff fe08 	bl	800263c <center_text>
    
    char acc_msg[50];
    sprintf(acc_msg, "Accuracy: %.2f%%", accuracy);
 8002a2c:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8002a30:	f7fd fdb2 	bl	8000598 <__aeabi_f2d>
 8002a34:	4602      	mov	r2, r0
 8002a36:	460b      	mov	r3, r1
 8002a38:	f107 00a0 	add.w	r0, r7, #160	@ 0xa0
 8002a3c:	4928      	ldr	r1, [pc, #160]	@ (8002ae0 <show_result_screen+0x1e0>)
 8002a3e:	f008 ffaf 	bl	800b9a0 <siprintf>
    center_text(17, acc_msg);
 8002a42:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8002a46:	4619      	mov	r1, r3
 8002a48:	2011      	movs	r0, #17
 8002a4a:	f7ff fdf7 	bl	800263c <center_text>
    
    // Result message
    if (diff <= 10.0f) {
 8002a4e:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 8002a52:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002a56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a5e:	d804      	bhi.n	8002a6a <show_result_screen+0x16a>
      center_text(20, "Excellent match!");
 8002a60:	4920      	ldr	r1, [pc, #128]	@ (8002ae4 <show_result_screen+0x1e4>)
 8002a62:	2014      	movs	r0, #20
 8002a64:	f7ff fdea 	bl	800263c <center_text>
 8002a68:	e01a      	b.n	8002aa0 <show_result_screen+0x1a0>
    } else if (diff <= 50.0f) {
 8002a6a:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 8002a6e:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002ae8 <show_result_screen+0x1e8>
 8002a72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a7a:	d804      	bhi.n	8002a86 <show_result_screen+0x186>
      center_text(20, "Good effort!");
 8002a7c:	491b      	ldr	r1, [pc, #108]	@ (8002aec <show_result_screen+0x1ec>)
 8002a7e:	2014      	movs	r0, #20
 8002a80:	f7ff fddc 	bl	800263c <center_text>
 8002a84:	e00c      	b.n	8002aa0 <show_result_screen+0x1a0>
    } else {
      center_text(20, "Keep practicing!");
 8002a86:	491a      	ldr	r1, [pc, #104]	@ (8002af0 <show_result_screen+0x1f0>)
 8002a88:	2014      	movs	r0, #20
 8002a8a:	f7ff fdd7 	bl	800263c <center_text>
 8002a8e:	e007      	b.n	8002aa0 <show_result_screen+0x1a0>
    }
  } else {
    center_text(20, "Womp womp :P Could not detect your pitch");
 8002a90:	4918      	ldr	r1, [pc, #96]	@ (8002af4 <show_result_screen+0x1f4>)
 8002a92:	2014      	movs	r0, #20
 8002a94:	f7ff fdd2 	bl	800263c <center_text>
    center_text(21, "Try again!");
 8002a98:	4917      	ldr	r1, [pc, #92]	@ (8002af8 <show_result_screen+0x1f8>)
 8002a9a:	2015      	movs	r0, #21
 8002a9c:	f7ff fdce 	bl	800263c <center_text>
  }
  
  print_screen();
 8002aa0:	f7ff fd76 	bl	8002590 <print_screen>
}
 8002aa4:	bf00      	nop
 8002aa6:	37e0      	adds	r7, #224	@ 0xe0
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	0800e57c 	.word	0x0800e57c
 8002ab0:	0800e5b4 	.word	0x0800e5b4
 8002ab4:	0800e5f0 	.word	0x0800e5f0
 8002ab8:	0800e630 	.word	0x0800e630
 8002abc:	0800e670 	.word	0x0800e670
 8002ac0:	0800e6b0 	.word	0x0800e6b0
 8002ac4:	0800e6fc 	.word	0x0800e6fc
 8002ac8:	20096d8c 	.word	0x20096d8c
 8002acc:	20096d88 	.word	0x20096d88
 8002ad0:	42c80000 	.word	0x42c80000
 8002ad4:	0800e748 	.word	0x0800e748
 8002ad8:	0800e758 	.word	0x0800e758
 8002adc:	0800e76c 	.word	0x0800e76c
 8002ae0:	0800e780 	.word	0x0800e780
 8002ae4:	0800e794 	.word	0x0800e794
 8002ae8:	42480000 	.word	0x42480000
 8002aec:	0800e7a8 	.word	0x0800e7a8
 8002af0:	0800e7b8 	.word	0x0800e7b8
 8002af4:	0800e7cc 	.word	0x0800e7cc
 8002af8:	0800e7f8 	.word	0x0800e7f8

08002afc <HAL_UART_RxCpltCallback>:

// ADD UART RECEIVE CALLBACK:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a17      	ldr	r2, [pc, #92]	@ (8002b68 <HAL_UART_RxCpltCallback+0x6c>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d128      	bne.n	8002b60 <HAL_UART_RxCpltCallback+0x64>
    {
        uint8_t c = uart_rx_buffer[0];
 8002b0e:	4b17      	ldr	r3, [pc, #92]	@ (8002b6c <HAL_UART_RxCpltCallback+0x70>)
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	73fb      	strb	r3, [r7, #15]

        if (c == '\r' || c == '\n') {
 8002b14:	7bfb      	ldrb	r3, [r7, #15]
 8002b16:	2b0d      	cmp	r3, #13
 8002b18:	d002      	beq.n	8002b20 <HAL_UART_RxCpltCallback+0x24>
 8002b1a:	7bfb      	ldrb	r3, [r7, #15]
 8002b1c:	2b0a      	cmp	r3, #10
 8002b1e:	d10c      	bne.n	8002b3a <HAL_UART_RxCpltCallback+0x3e>
            uart_line[uart_pos] = '\0';    // terminate string
 8002b20:	4b13      	ldr	r3, [pc, #76]	@ (8002b70 <HAL_UART_RxCpltCallback+0x74>)
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	461a      	mov	r2, r3
 8002b26:	4b13      	ldr	r3, [pc, #76]	@ (8002b74 <HAL_UART_RxCpltCallback+0x78>)
 8002b28:	2100      	movs	r1, #0
 8002b2a:	5499      	strb	r1, [r3, r2]
            uart_cmd_ready = true;
 8002b2c:	4b12      	ldr	r3, [pc, #72]	@ (8002b78 <HAL_UART_RxCpltCallback+0x7c>)
 8002b2e:	2201      	movs	r2, #1
 8002b30:	701a      	strb	r2, [r3, #0]
            uart_pos = 0;                  // reset for next command
 8002b32:	4b0f      	ldr	r3, [pc, #60]	@ (8002b70 <HAL_UART_RxCpltCallback+0x74>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	701a      	strb	r2, [r3, #0]
 8002b38:	e00d      	b.n	8002b56 <HAL_UART_RxCpltCallback+0x5a>
        }
        else if (uart_pos < sizeof(uart_line) - 1) {
 8002b3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002b70 <HAL_UART_RxCpltCallback+0x74>)
 8002b3c:	781b      	ldrb	r3, [r3, #0]
 8002b3e:	2b1e      	cmp	r3, #30
 8002b40:	d809      	bhi.n	8002b56 <HAL_UART_RxCpltCallback+0x5a>
            uart_line[uart_pos++] = c;     // store character
 8002b42:	4b0b      	ldr	r3, [pc, #44]	@ (8002b70 <HAL_UART_RxCpltCallback+0x74>)
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	1c5a      	adds	r2, r3, #1
 8002b48:	b2d1      	uxtb	r1, r2
 8002b4a:	4a09      	ldr	r2, [pc, #36]	@ (8002b70 <HAL_UART_RxCpltCallback+0x74>)
 8002b4c:	7011      	strb	r1, [r2, #0]
 8002b4e:	4619      	mov	r1, r3
 8002b50:	4a08      	ldr	r2, [pc, #32]	@ (8002b74 <HAL_UART_RxCpltCallback+0x78>)
 8002b52:	7bfb      	ldrb	r3, [r7, #15]
 8002b54:	5453      	strb	r3, [r2, r1]
        }

        HAL_UART_Receive_IT(&huart1, uart_rx_buffer, 1);  // restart interrupt
 8002b56:	2201      	movs	r2, #1
 8002b58:	4904      	ldr	r1, [pc, #16]	@ (8002b6c <HAL_UART_RxCpltCallback+0x70>)
 8002b5a:	4808      	ldr	r0, [pc, #32]	@ (8002b7c <HAL_UART_RxCpltCallback+0x80>)
 8002b5c:	f005 f84a 	bl	8007bf4 <HAL_UART_Receive_IT>
    }
}
 8002b60:	bf00      	nop
 8002b62:	3710      	adds	r7, #16
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40013800 	.word	0x40013800
 8002b6c:	20096dd0 	.word	0x20096dd0
 8002b70:	20096e14 	.word	0x20096e14
 8002b74:	20096df4 	.word	0x20096df4
 8002b78:	20096df0 	.word	0x20096df0
 8002b7c:	200003c4 	.word	0x200003c4

08002b80 <process_uart_command>:

// FUNCTION TO PROCESS UART COMMANDS:
void process_uart_command(char* cmd) {
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b094      	sub	sp, #80	@ 0x50
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
    // Remove newline characters
    int len = strlen(cmd);
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f7fd fb99 	bl	80002c0 <strlen>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	64fb      	str	r3, [r7, #76]	@ 0x4c
    while (len > 0 && (cmd[len-1] == '\r' || cmd[len-1] == '\n')) {
 8002b92:	e008      	b.n	8002ba6 <process_uart_command+0x26>
        cmd[len-1] = '\0';
 8002b94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b96:	3b01      	subs	r3, #1
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	701a      	strb	r2, [r3, #0]
        len--;
 8002ba0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ba2:	3b01      	subs	r3, #1
 8002ba4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    while (len > 0 && (cmd[len-1] == '\r' || cmd[len-1] == '\n')) {
 8002ba6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	dd0d      	ble.n	8002bc8 <process_uart_command+0x48>
 8002bac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	4413      	add	r3, r2
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	2b0d      	cmp	r3, #13
 8002bb8:	d0ec      	beq.n	8002b94 <process_uart_command+0x14>
 8002bba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	2b0a      	cmp	r3, #10
 8002bc6:	d0e5      	beq.n	8002b94 <process_uart_command+0x14>
    }

    if (strcmp(cmd, "start") == 0 || strcmp(cmd, "s") == 0 || strcmp(cmd, "1") == 0) {
 8002bc8:	4942      	ldr	r1, [pc, #264]	@ (8002cd4 <process_uart_command+0x154>)
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f7fd fb18 	bl	8000200 <strcmp>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00d      	beq.n	8002bf2 <process_uart_command+0x72>
 8002bd6:	4940      	ldr	r1, [pc, #256]	@ (8002cd8 <process_uart_command+0x158>)
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7fd fb11 	bl	8000200 <strcmp>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d006      	beq.n	8002bf2 <process_uart_command+0x72>
 8002be4:	493d      	ldr	r1, [pc, #244]	@ (8002cdc <process_uart_command+0x15c>)
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f7fd fb0a 	bl	8000200 <strcmp>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d115      	bne.n	8002c1e <process_uart_command+0x9e>
        if (gameState == MENU) {
 8002bf2:	4b3b      	ldr	r3, [pc, #236]	@ (8002ce0 <process_uart_command+0x160>)
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d167      	bne.n	8002cca <process_uart_command+0x14a>
            // Reset screen flags
            for(int i = 0; i < 7; i++) {
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bfe:	e007      	b.n	8002c10 <process_uart_command+0x90>
                screen_drawn[i] = false;
 8002c00:	4a38      	ldr	r2, [pc, #224]	@ (8002ce4 <process_uart_command+0x164>)
 8002c02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c04:	4413      	add	r3, r2
 8002c06:	2200      	movs	r2, #0
 8002c08:	701a      	strb	r2, [r3, #0]
            for(int i = 0; i < 7; i++) {
 8002c0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c12:	2b06      	cmp	r3, #6
 8002c14:	ddf4      	ble.n	8002c00 <process_uart_command+0x80>
            }
            gameState = PLAY_TONE;
 8002c16:	4b32      	ldr	r3, [pc, #200]	@ (8002ce0 <process_uart_command+0x160>)
 8002c18:	2201      	movs	r2, #1
 8002c1a:	701a      	strb	r2, [r3, #0]
        if (gameState == MENU) {
 8002c1c:	e055      	b.n	8002cca <process_uart_command+0x14a>
        }
    }
    else if (strcmp(cmd, "record") == 0 || strcmp(cmd, "r") == 0) {
 8002c1e:	4932      	ldr	r1, [pc, #200]	@ (8002ce8 <process_uart_command+0x168>)
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f7fd faed 	bl	8000200 <strcmp>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d006      	beq.n	8002c3a <process_uart_command+0xba>
 8002c2c:	492f      	ldr	r1, [pc, #188]	@ (8002cec <process_uart_command+0x16c>)
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7fd fae6 	bl	8000200 <strcmp>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d11f      	bne.n	8002c7a <process_uart_command+0xfa>
        if (gameState == WAIT_FOR_RECORD) {
 8002c3a:	4b29      	ldr	r3, [pc, #164]	@ (8002ce0 <process_uart_command+0x160>)
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d143      	bne.n	8002cca <process_uart_command+0x14a>
            send_msg("Starting recording...\r\n");
 8002c42:	482b      	ldr	r0, [pc, #172]	@ (8002cf0 <process_uart_command+0x170>)
 8002c44:	f7ff fa7c 	bl	8002140 <send_msg>
            HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002c4e:	4829      	ldr	r0, [pc, #164]	@ (8002cf4 <process_uart_command+0x174>)
 8002c50:	f002 fd66 	bl	8005720 <HAL_GPIO_WritePin>
            if (HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, dfsdmBuffer, RECORD_LEN) != HAL_OK) {
 8002c54:	4a28      	ldr	r2, [pc, #160]	@ (8002cf8 <process_uart_command+0x178>)
 8002c56:	4929      	ldr	r1, [pc, #164]	@ (8002cfc <process_uart_command+0x17c>)
 8002c58:	4829      	ldr	r0, [pc, #164]	@ (8002d00 <process_uart_command+0x180>)
 8002c5a:	f001 fecd 	bl	80049f8 <HAL_DFSDM_FilterRegularStart_DMA>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d006      	beq.n	8002c72 <process_uart_command+0xf2>
                send_msg("Error starting recording!\r\n");
 8002c64:	4827      	ldr	r0, [pc, #156]	@ (8002d04 <process_uart_command+0x184>)
 8002c66:	f7ff fa6b 	bl	8002140 <send_msg>
                gameState = MENU;
 8002c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ce0 <process_uart_command+0x160>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	701a      	strb	r2, [r3, #0]
        if (gameState == WAIT_FOR_RECORD) {
 8002c70:	e02b      	b.n	8002cca <process_uart_command+0x14a>
            } else {
                gameState = RECORD_SOUND;
 8002c72:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce0 <process_uart_command+0x160>)
 8002c74:	2203      	movs	r2, #3
 8002c76:	701a      	strb	r2, [r3, #0]
        if (gameState == WAIT_FOR_RECORD) {
 8002c78:	e027      	b.n	8002cca <process_uart_command+0x14a>
            }
        }
    }
    else if (strcmp(cmd, "help") == 0 || strcmp(cmd, "h") == 0) {
 8002c7a:	4923      	ldr	r1, [pc, #140]	@ (8002d08 <process_uart_command+0x188>)
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f7fd fabf 	bl	8000200 <strcmp>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d006      	beq.n	8002c96 <process_uart_command+0x116>
 8002c88:	4920      	ldr	r1, [pc, #128]	@ (8002d0c <process_uart_command+0x18c>)
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f7fd fab8 	bl	8000200 <strcmp>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d10c      	bne.n	8002cb0 <process_uart_command+0x130>
        send_msg("Available commands:\r\n");
 8002c96:	481e      	ldr	r0, [pc, #120]	@ (8002d10 <process_uart_command+0x190>)
 8002c98:	f7ff fa52 	bl	8002140 <send_msg>
        send_msg("start/s - Start the game\r\n");
 8002c9c:	481d      	ldr	r0, [pc, #116]	@ (8002d14 <process_uart_command+0x194>)
 8002c9e:	f7ff fa4f 	bl	8002140 <send_msg>
        send_msg("record/r - Start recording (when prompted)\r\n");
 8002ca2:	481d      	ldr	r0, [pc, #116]	@ (8002d18 <process_uart_command+0x198>)
 8002ca4:	f7ff fa4c 	bl	8002140 <send_msg>
        send_msg("help/h - Show this help\r\n");
 8002ca8:	481c      	ldr	r0, [pc, #112]	@ (8002d1c <process_uart_command+0x19c>)
 8002caa:	f7ff fa49 	bl	8002140 <send_msg>
 8002cae:	e00c      	b.n	8002cca <process_uart_command+0x14a>
    }
    else {
        char msg[60];
        sprintf(msg, "Unknown command: '%s'. Type 'help' for commands.\r\n", cmd);
 8002cb0:	f107 030c 	add.w	r3, r7, #12
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	491a      	ldr	r1, [pc, #104]	@ (8002d20 <process_uart_command+0x1a0>)
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f008 fe71 	bl	800b9a0 <siprintf>
        send_msg(msg);
 8002cbe:	f107 030c 	add.w	r3, r7, #12
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7ff fa3c 	bl	8002140 <send_msg>
    }
}
 8002cc8:	bf00      	nop
 8002cca:	bf00      	nop
 8002ccc:	3750      	adds	r7, #80	@ 0x50
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	0800e804 	.word	0x0800e804
 8002cd8:	0800e80c 	.word	0x0800e80c
 8002cdc:	0800e810 	.word	0x0800e810
 8002ce0:	20000458 	.word	0x20000458
 8002ce4:	2000045c 	.word	0x2000045c
 8002ce8:	0800e814 	.word	0x0800e814
 8002cec:	0800e81c 	.word	0x0800e81c
 8002cf0:	0800e820 	.word	0x0800e820
 8002cf4:	48000400 	.word	0x48000400
 8002cf8:	00019018 	.word	0x00019018
 8002cfc:	20032d24 	.word	0x20032d24
 8002d00:	2000028c 	.word	0x2000028c
 8002d04:	0800e838 	.word	0x0800e838
 8002d08:	0800e854 	.word	0x0800e854
 8002d0c:	0800e85c 	.word	0x0800e85c
 8002d10:	0800e860 	.word	0x0800e860
 8002d14:	0800e878 	.word	0x0800e878
 8002d18:	0800e894 	.word	0x0800e894
 8002d1c:	0800e8c4 	.word	0x0800e8c4
 8002d20:	0800e8e0 	.word	0x0800e8e0

08002d24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b0a4      	sub	sp, #144	@ 0x90
 8002d28:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d2a:	f000 ffb2 	bl	8003c92 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d2e:	f000 f979 	bl	8003024 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d32:	f000 fb2f 	bl	8003394 <MX_GPIO_Init>
  MX_DMA_Init();
 8002d36:	f000 fafb 	bl	8003330 <MX_DMA_Init>
  MX_DAC1_Init();
 8002d3a:	f000 f9c5 	bl	80030c8 <MX_DAC1_Init>
  MX_TIM2_Init();
 8002d3e:	f000 fa5d 	bl	80031fc <MX_TIM2_Init>
  MX_DFSDM1_Init();
 8002d42:	f000 f9f5 	bl	8003130 <MX_DFSDM1_Init>
  MX_USART1_UART_Init();
 8002d46:	f000 faa7 	bl	8003298 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim2); //Don't forget to set DAC trigger tim2 for DMA
 8002d4a:	48a7      	ldr	r0, [pc, #668]	@ (8002fe8 <main+0x2c4>)
 8002d4c:	f004 fa24 	bl	8007198 <HAL_TIM_Base_Start>

  // Initialize FFT
  if (arm_rfft_fast_init_f32(&fftInstance, FFT_LENGTH) != ARM_MATH_SUCCESS) {
 8002d50:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002d54:	48a5      	ldr	r0, [pc, #660]	@ (8002fec <main+0x2c8>)
 8002d56:	f007 f88d 	bl	8009e74 <arm_rfft_fast_init_f32>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <main+0x40>
      Error_Handler();
 8002d60:	f000 fbf8 	bl	8003554 <Error_Handler>
  }

  //for the random frequency:
  srand(HAL_GetTick());
 8002d64:	f000 fffe 	bl	8003d64 <HAL_GetTick>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f008 f894 	bl	800ae98 <srand>

  // START UART RECEPTION - ADD THIS LINE:
  HAL_UART_Receive_IT(&huart1, uart_rx_buffer, 1); //This tells the UART peripheral: "When you receive 1 byte, trigger an interrupt"
 8002d70:	2201      	movs	r2, #1
 8002d72:	499f      	ldr	r1, [pc, #636]	@ (8002ff0 <main+0x2cc>)
 8002d74:	489f      	ldr	r0, [pc, #636]	@ (8002ff4 <main+0x2d0>)
 8002d76:	f004 ff3d 	bl	8007bf4 <HAL_UART_Receive_IT>

  // Initialize console - print 24 lines and show loading animation
  init_console();
 8002d7a:	f7ff f9f7 	bl	800216c <init_console>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if (uart_cmd_ready) {
 8002d7e:	4b9e      	ldr	r3, [pc, #632]	@ (8002ff8 <main+0x2d4>)
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d005      	beq.n	8002d94 <main+0x70>
     * possible commands includes:
     * start/s - Start the game
     * record/r - Start recording (when prompted)
     * help/h - Show this help
     */
	  process_uart_command(uart_line);
 8002d88:	489c      	ldr	r0, [pc, #624]	@ (8002ffc <main+0x2d8>)
 8002d8a:	f7ff fef9 	bl	8002b80 <process_uart_command>
	  uart_cmd_ready = false;
 8002d8e:	4b9a      	ldr	r3, [pc, #616]	@ (8002ff8 <main+0x2d4>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	701a      	strb	r2, [r3, #0]
	}
	switch(gameState) {
 8002d94:	4b9a      	ldr	r3, [pc, #616]	@ (8003000 <main+0x2dc>)
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	2b06      	cmp	r3, #6
 8002d9a:	f200 810c 	bhi.w	8002fb6 <main+0x292>
 8002d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8002da4 <main+0x80>)
 8002da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002da4:	08002dc1 	.word	0x08002dc1
 8002da8:	08002de1 	.word	0x08002de1
 8002dac:	08002e25 	.word	0x08002e25
 8002db0:	08002e45 	.word	0x08002e45
 8002db4:	08002e9b 	.word	0x08002e9b
 8002db8:	08002fb7 	.word	0x08002fb7
 8002dbc:	08002edf 	.word	0x08002edf
		case MENU: {
			if (!screen_drawn[MENU]) {
 8002dc0:	4b90      	ldr	r3, [pc, #576]	@ (8003004 <main+0x2e0>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	f083 0301 	eor.w	r3, r3, #1
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d004      	beq.n	8002dd8 <main+0xb4>
				menu_screen();
 8002dce:	f7ff fc57 	bl	8002680 <menu_screen>
				screen_drawn[MENU] = true;
 8002dd2:	4b8c      	ldr	r3, [pc, #560]	@ (8003004 <main+0x2e0>)
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	701a      	strb	r2, [r3, #0]
			}
			HAL_Delay(10);
 8002dd8:	200a      	movs	r0, #10
 8002dda:	f000 ffcf 	bl	8003d7c <HAL_Delay>
			break;
 8002dde:	e101      	b.n	8002fe4 <main+0x2c0>
    }
		case PLAY_TONE: {
			if (!screen_drawn[PLAY_TONE]) {
 8002de0:	4b88      	ldr	r3, [pc, #544]	@ (8003004 <main+0x2e0>)
 8002de2:	785b      	ldrb	r3, [r3, #1]
 8002de4:	f083 0301 	eor.w	r3, r3, #1
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d008      	beq.n	8002e00 <main+0xdc>
				// Play the target frequency tone
				set_random_frequency();
 8002dee:	f7fe fa4b 	bl	8001288 <set_random_frequency>
				play_tone_screen();
 8002df2:	f7ff fc6b 	bl	80026cc <play_tone_screen>
				play_sound();
 8002df6:	f7fe f9f3 	bl	80011e0 <play_sound>
				screen_drawn[PLAY_TONE] = true;
 8002dfa:	4b82      	ldr	r3, [pc, #520]	@ (8003004 <main+0x2e0>)
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	705a      	strb	r2, [r3, #1]
			}
			HAL_Delay(3000);  // Play tone for 3 seconds
 8002e00:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002e04:	f000 ffba 	bl	8003d7c <HAL_Delay>
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8002e08:	2100      	movs	r1, #0
 8002e0a:	487f      	ldr	r0, [pc, #508]	@ (8003008 <main+0x2e4>)
 8002e0c:	f001 f9da 	bl	80041c4 <HAL_DAC_Stop_DMA>
			// Reset flags and move to next state
			screen_drawn[PLAY_TONE] = false;
 8002e10:	4b7c      	ldr	r3, [pc, #496]	@ (8003004 <main+0x2e0>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	705a      	strb	r2, [r3, #1]
			screen_drawn[WAIT_FOR_RECORD] = false;
 8002e16:	4b7b      	ldr	r3, [pc, #492]	@ (8003004 <main+0x2e0>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	709a      	strb	r2, [r3, #2]
			gameState = WAIT_FOR_RECORD;
 8002e1c:	4b78      	ldr	r3, [pc, #480]	@ (8003000 <main+0x2dc>)
 8002e1e:	2202      	movs	r2, #2
 8002e20:	701a      	strb	r2, [r3, #0]
			break;
 8002e22:	e0df      	b.n	8002fe4 <main+0x2c0>
		}
			
		case WAIT_FOR_RECORD: {
			if (!screen_drawn[WAIT_FOR_RECORD]) {
 8002e24:	4b77      	ldr	r3, [pc, #476]	@ (8003004 <main+0x2e0>)
 8002e26:	789b      	ldrb	r3, [r3, #2]
 8002e28:	f083 0301 	eor.w	r3, r3, #1
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d004      	beq.n	8002e3c <main+0x118>
				wait_for_record_screen();
 8002e32:	f7ff fc8b 	bl	800274c <wait_for_record_screen>
				screen_drawn[WAIT_FOR_RECORD] = true;
 8002e36:	4b73      	ldr	r3, [pc, #460]	@ (8003004 <main+0x2e0>)
 8002e38:	2201      	movs	r2, #1
 8002e3a:	709a      	strb	r2, [r3, #2]
			}
			HAL_Delay(10);
 8002e3c:	200a      	movs	r0, #10
 8002e3e:	f000 ff9d 	bl	8003d7c <HAL_Delay>
			break;
 8002e42:	e0cf      	b.n	8002fe4 <main+0x2c0>
		}
			
		case RECORD_SOUND:
			// Update screen periodically to show animation
			static uint32_t last_record_update = 0;
			if (HAL_GetTick() - last_record_update > 200) {
 8002e44:	f000 ff8e 	bl	8003d64 <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	4b70      	ldr	r3, [pc, #448]	@ (800300c <main+0x2e8>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2bc8      	cmp	r3, #200	@ 0xc8
 8002e52:	d91e      	bls.n	8002e92 <main+0x16e>
				record_sound_screen(!screen_drawn[RECORD_SOUND]);
 8002e54:	4b6b      	ldr	r3, [pc, #428]	@ (8003004 <main+0x2e0>)
 8002e56:	78db      	ldrb	r3, [r3, #3]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	bf14      	ite	ne
 8002e5c:	2301      	movne	r3, #1
 8002e5e:	2300      	moveq	r3, #0
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	f083 0301 	eor.w	r3, r3, #1
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	f003 0301 	and.w	r3, r3, #1
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7ff fcb2 	bl	80027d8 <record_sound_screen>
				if (!screen_drawn[RECORD_SOUND]) {
 8002e74:	4b63      	ldr	r3, [pc, #396]	@ (8003004 <main+0x2e0>)
 8002e76:	78db      	ldrb	r3, [r3, #3]
 8002e78:	f083 0301 	eor.w	r3, r3, #1
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d002      	beq.n	8002e88 <main+0x164>
					screen_drawn[RECORD_SOUND] = true;
 8002e82:	4b60      	ldr	r3, [pc, #384]	@ (8003004 <main+0x2e0>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	70da      	strb	r2, [r3, #3]
				}
				last_record_update = HAL_GetTick();
 8002e88:	f000 ff6c 	bl	8003d64 <HAL_GetTick>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	4a5f      	ldr	r2, [pc, #380]	@ (800300c <main+0x2e8>)
 8002e90:	6013      	str	r3, [r2, #0]
			}
			// Recording is in progress (handled by interrupt)
			HAL_Delay(10);
 8002e92:	200a      	movs	r0, #10
 8002e94:	f000 ff72 	bl	8003d7c <HAL_Delay>
			break;
 8002e98:	e0a4      	b.n	8002fe4 <main+0x2c0>
			
		case ANALYZE_RECORDING:
			// Show analysis screen with animation
			static uint32_t last_analyze_update = 0;
			if (HAL_GetTick() - last_analyze_update > 200) {
 8002e9a:	f000 ff63 	bl	8003d64 <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	4b5b      	ldr	r3, [pc, #364]	@ (8003010 <main+0x2ec>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	2bc8      	cmp	r3, #200	@ 0xc8
 8002ea8:	d906      	bls.n	8002eb8 <main+0x194>
				analyze_recording_screen();
 8002eaa:	f7ff fd0d 	bl	80028c8 <analyze_recording_screen>
				last_analyze_update = HAL_GetTick();
 8002eae:	f000 ff59 	bl	8003d64 <HAL_GetTick>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	4a56      	ldr	r2, [pc, #344]	@ (8003010 <main+0x2ec>)
 8002eb6:	6013      	str	r3, [r2, #0]
			}
			// Perform frequency analysis
			recorded_freq = analyze_frequency(dfsdmBuffer, RECORD_LEN);
 8002eb8:	4956      	ldr	r1, [pc, #344]	@ (8003014 <main+0x2f0>)
 8002eba:	4857      	ldr	r0, [pc, #348]	@ (8003018 <main+0x2f4>)
 8002ebc:	f7fe fa56 	bl	800136c <analyze_frequency>
 8002ec0:	eef0 7a40 	vmov.f32	s15, s0
 8002ec4:	4b55      	ldr	r3, [pc, #340]	@ (800301c <main+0x2f8>)
 8002ec6:	edc3 7a00 	vstr	s15, [r3]
			// Note: debug_harmonic_analysis() uses send_msg for debug output
			
			// Reset flags and move directly to SHOW_RESULT (skip playback)
			screen_drawn[ANALYZE_RECORDING] = false;
 8002eca:	4b4e      	ldr	r3, [pc, #312]	@ (8003004 <main+0x2e0>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	711a      	strb	r2, [r3, #4]
			screen_drawn[SHOW_RESULT] = false;
 8002ed0:	4b4c      	ldr	r3, [pc, #304]	@ (8003004 <main+0x2e0>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	719a      	strb	r2, [r3, #6]
			gameState = SHOW_RESULT;
 8002ed6:	4b4a      	ldr	r3, [pc, #296]	@ (8003000 <main+0x2dc>)
 8002ed8:	2206      	movs	r2, #6
 8002eda:	701a      	strb	r2, [r3, #0]
			break;
 8002edc:	e082      	b.n	8002fe4 <main+0x2c0>
			
		case SHOW_RESULT: {
			if (!screen_drawn[SHOW_RESULT]) {
 8002ede:	4b49      	ldr	r3, [pc, #292]	@ (8003004 <main+0x2e0>)
 8002ee0:	799b      	ldrb	r3, [r3, #6]
 8002ee2:	f083 0301 	eor.w	r3, r3, #1
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d004      	beq.n	8002ef6 <main+0x1d2>
				show_result_screen();
 8002eec:	f7ff fd08 	bl	8002900 <show_result_screen>
				screen_drawn[SHOW_RESULT] = true;
 8002ef0:	4b44      	ldr	r3, [pc, #272]	@ (8003004 <main+0x2e0>)
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	719a      	strb	r2, [r3, #6]
			}
			// Reset all flags before go back to MENU state
			for(int i = 0; i < 7; i++) {
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002efc:	e00a      	b.n	8002f14 <main+0x1f0>
				screen_drawn[i] = false;
 8002efe:	4a41      	ldr	r2, [pc, #260]	@ (8003004 <main+0x2e0>)
 8002f00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f04:	4413      	add	r3, r2
 8002f06:	2200      	movs	r2, #0
 8002f08:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < 7; i++) {
 8002f0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f0e:	3301      	adds	r3, #1
 8002f10:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002f14:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f18:	2b06      	cmp	r3, #6
 8002f1a:	ddf0      	ble.n	8002efe <main+0x1da>
			}

			// INSERT_YOUR_CODE
			// Countdown from 10 to 0 with \r on result screen
			for (int sec = RESULT_WAIT; sec >= 0; sec--) {
 8002f1c:	2305      	movs	r3, #5
 8002f1e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f22:	e040      	b.n	8002fa6 <main+0x282>
				char countdown_line[SCREEN_WIDTH + 1];
				// Format message: "Returning to menu in 10...", centered
				char msg[32];
				sprintf(msg, "Returning to menu in %2d...", sec);
 8002f24:	463b      	mov	r3, r7
 8002f26:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8002f2a:	493d      	ldr	r1, [pc, #244]	@ (8003020 <main+0x2fc>)
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f008 fd37 	bl	800b9a0 <siprintf>
				memset(countdown_line, ' ', SCREEN_WIDTH);
 8002f32:	f107 0320 	add.w	r3, r7, #32
 8002f36:	225a      	movs	r2, #90	@ 0x5a
 8002f38:	2120      	movs	r1, #32
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f008 fd95 	bl	800ba6a <memset>
				int msg_len = strlen(msg);
 8002f40:	463b      	mov	r3, r7
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7fd f9bc 	bl	80002c0 <strlen>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
				int start_pos = (SCREEN_WIDTH - msg_len) / 2;
 8002f4c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f4e:	f1c3 035a 	rsb	r3, r3, #90	@ 0x5a
 8002f52:	0fda      	lsrs	r2, r3, #31
 8002f54:	4413      	add	r3, r2
 8002f56:	105b      	asrs	r3, r3, #1
 8002f58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
				if (start_pos < 0) start_pos = 0;
 8002f5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	da02      	bge.n	8002f6a <main+0x246>
 8002f64:	2300      	movs	r3, #0
 8002f66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
				memcpy(countdown_line + start_pos, msg, msg_len);
 8002f6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f6e:	f107 0220 	add.w	r2, r7, #32
 8002f72:	4413      	add	r3, r2
 8002f74:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002f76:	4639      	mov	r1, r7
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f008 fdf6 	bl	800bb6a <memcpy>
				countdown_line[SCREEN_WIDTH] = '\r'; // carriage return
 8002f7e:	230d      	movs	r3, #13
 8002f80:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
				HAL_UART_Transmit(&huart1, (uint8_t*)countdown_line, SCREEN_WIDTH + 1, 1000);
 8002f84:	f107 0120 	add.w	r1, r7, #32
 8002f88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f8c:	225b      	movs	r2, #91	@ 0x5b
 8002f8e:	4819      	ldr	r0, [pc, #100]	@ (8002ff4 <main+0x2d0>)
 8002f90:	f004 fda2 	bl	8007ad8 <HAL_UART_Transmit>
				HAL_Delay(1000); // Wait 1 second
 8002f94:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002f98:	f000 fef0 	bl	8003d7c <HAL_Delay>
			for (int sec = RESULT_WAIT; sec >= 0; sec--) {
 8002f9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002fa0:	3b01      	subs	r3, #1
 8002fa2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002fa6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	daba      	bge.n	8002f24 <main+0x200>
			}

			gameState = MENU;
 8002fae:	4b14      	ldr	r3, [pc, #80]	@ (8003000 <main+0x2dc>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	701a      	strb	r2, [r3, #0]
			break;
 8002fb4:	e016      	b.n	8002fe4 <main+0x2c0>
		}
			
		default:
			// Reset all flags
			for(int i = 0; i < 7; i++) {
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002fbc:	e00a      	b.n	8002fd4 <main+0x2b0>
				screen_drawn[i] = false;
 8002fbe:	4a11      	ldr	r2, [pc, #68]	@ (8003004 <main+0x2e0>)
 8002fc0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fc4:	4413      	add	r3, r2
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < 7; i++) {
 8002fca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fce:	3301      	adds	r3, #1
 8002fd0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002fd4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fd8:	2b06      	cmp	r3, #6
 8002fda:	ddf0      	ble.n	8002fbe <main+0x29a>
			}
			gameState = MENU;
 8002fdc:	4b08      	ldr	r3, [pc, #32]	@ (8003000 <main+0x2dc>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	701a      	strb	r2, [r3, #0]
			break;
 8002fe2:	bf00      	nop
	if (uart_cmd_ready) {
 8002fe4:	e6cb      	b.n	8002d7e <main+0x5a>
 8002fe6:	bf00      	nop
 8002fe8:	20000378 	.word	0x20000378
 8002fec:	20099618 	.word	0x20099618
 8002ff0:	20096dd0 	.word	0x20096dd0
 8002ff4:	200003c4 	.word	0x200003c4
 8002ff8:	20096df0 	.word	0x20096df0
 8002ffc:	20096df4 	.word	0x20096df4
 8003000:	20000458 	.word	0x20000458
 8003004:	2000045c 	.word	0x2000045c
 8003008:	20000218 	.word	0x20000218
 800300c:	20099644 	.word	0x20099644
 8003010:	20099648 	.word	0x20099648
 8003014:	00019018 	.word	0x00019018
 8003018:	20032d24 	.word	0x20032d24
 800301c:	20096d8c 	.word	0x20096d8c
 8003020:	0800e914 	.word	0x0800e914

08003024 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b096      	sub	sp, #88	@ 0x58
 8003028:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800302a:	f107 0314 	add.w	r3, r7, #20
 800302e:	2244      	movs	r2, #68	@ 0x44
 8003030:	2100      	movs	r1, #0
 8003032:	4618      	mov	r0, r3
 8003034:	f008 fd19 	bl	800ba6a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003038:	463b      	mov	r3, r7
 800303a:	2200      	movs	r2, #0
 800303c:	601a      	str	r2, [r3, #0]
 800303e:	605a      	str	r2, [r3, #4]
 8003040:	609a      	str	r2, [r3, #8]
 8003042:	60da      	str	r2, [r3, #12]
 8003044:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8003046:	2000      	movs	r0, #0
 8003048:	f002 fbba 	bl	80057c0 <HAL_PWREx_ControlVoltageScaling>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d001      	beq.n	8003056 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8003052:	f000 fa7f 	bl	8003554 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8003056:	2310      	movs	r3, #16
 8003058:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800305a:	2301      	movs	r3, #1
 800305c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800305e:	2300      	movs	r3, #0
 8003060:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003062:	2360      	movs	r3, #96	@ 0x60
 8003064:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003066:	2302      	movs	r3, #2
 8003068:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800306a:	2301      	movs	r3, #1
 800306c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800306e:	2301      	movs	r3, #1
 8003070:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8003072:	233c      	movs	r3, #60	@ 0x3c
 8003074:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003076:	2302      	movs	r3, #2
 8003078:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800307a:	2302      	movs	r3, #2
 800307c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800307e:	2302      	movs	r3, #2
 8003080:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003082:	f107 0314 	add.w	r3, r7, #20
 8003086:	4618      	mov	r0, r3
 8003088:	f002 fc3e 	bl	8005908 <HAL_RCC_OscConfig>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8003092:	f000 fa5f 	bl	8003554 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003096:	230f      	movs	r3, #15
 8003098:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800309a:	2303      	movs	r3, #3
 800309c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800309e:	2300      	movs	r3, #0
 80030a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80030a2:	2300      	movs	r3, #0
 80030a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80030a6:	2300      	movs	r3, #0
 80030a8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80030aa:	463b      	mov	r3, r7
 80030ac:	2105      	movs	r1, #5
 80030ae:	4618      	mov	r0, r3
 80030b0:	f003 f844 	bl	800613c <HAL_RCC_ClockConfig>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80030ba:	f000 fa4b 	bl	8003554 <Error_Handler>
  }
}
 80030be:	bf00      	nop
 80030c0:	3758      	adds	r7, #88	@ 0x58
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
	...

080030c8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b08a      	sub	sp, #40	@ 0x28
 80030cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80030ce:	463b      	mov	r3, r7
 80030d0:	2228      	movs	r2, #40	@ 0x28
 80030d2:	2100      	movs	r1, #0
 80030d4:	4618      	mov	r0, r3
 80030d6:	f008 fcc8 	bl	800ba6a <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80030da:	4b13      	ldr	r3, [pc, #76]	@ (8003128 <MX_DAC1_Init+0x60>)
 80030dc:	4a13      	ldr	r2, [pc, #76]	@ (800312c <MX_DAC1_Init+0x64>)
 80030de:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80030e0:	4811      	ldr	r0, [pc, #68]	@ (8003128 <MX_DAC1_Init+0x60>)
 80030e2:	f000 ff80 	bl	8003fe6 <HAL_DAC_Init>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80030ec:	f000 fa32 	bl	8003554 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80030f0:	2300      	movs	r3, #0
 80030f2:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80030f4:	230a      	movs	r3, #10
 80030f6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80030f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030fc:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80030fe:	2300      	movs	r3, #0
 8003100:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8003102:	2300      	movs	r3, #0
 8003104:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003106:	2300      	movs	r3, #0
 8003108:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800310a:	463b      	mov	r3, r7
 800310c:	2200      	movs	r2, #0
 800310e:	4619      	mov	r1, r3
 8003110:	4805      	ldr	r0, [pc, #20]	@ (8003128 <MX_DAC1_Init+0x60>)
 8003112:	f001 f8bb 	bl	800428c <HAL_DAC_ConfigChannel>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 800311c:	f000 fa1a 	bl	8003554 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003120:	bf00      	nop
 8003122:	3728      	adds	r7, #40	@ 0x28
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	20000218 	.word	0x20000218
 800312c:	40007400 	.word	0x40007400

08003130 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8003134:	4b2c      	ldr	r3, [pc, #176]	@ (80031e8 <MX_DFSDM1_Init+0xb8>)
 8003136:	4a2d      	ldr	r2, [pc, #180]	@ (80031ec <MX_DFSDM1_Init+0xbc>)
 8003138:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 800313a:	4b2b      	ldr	r3, [pc, #172]	@ (80031e8 <MX_DFSDM1_Init+0xb8>)
 800313c:	2200      	movs	r2, #0
 800313e:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8003140:	4b29      	ldr	r3, [pc, #164]	@ (80031e8 <MX_DFSDM1_Init+0xb8>)
 8003142:	2201      	movs	r2, #1
 8003144:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8003146:	4b28      	ldr	r3, [pc, #160]	@ (80031e8 <MX_DFSDM1_Init+0xb8>)
 8003148:	2201      	movs	r2, #1
 800314a:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC1_ORDER;
 800314c:	4b26      	ldr	r3, [pc, #152]	@ (80031e8 <MX_DFSDM1_Init+0xb8>)
 800314e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003152:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 55;
 8003154:	4b24      	ldr	r3, [pc, #144]	@ (80031e8 <MX_DFSDM1_Init+0xb8>)
 8003156:	2237      	movs	r2, #55	@ 0x37
 8003158:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 800315a:	4b23      	ldr	r3, [pc, #140]	@ (80031e8 <MX_DFSDM1_Init+0xb8>)
 800315c:	2201      	movs	r2, #1
 800315e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8003160:	4821      	ldr	r0, [pc, #132]	@ (80031e8 <MX_DFSDM1_Init+0xb8>)
 8003162:	f001 fb29 	bl	80047b8 <HAL_DFSDM_FilterInit>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d001      	beq.n	8003170 <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 800316c:	f000 f9f2 	bl	8003554 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8003170:	4b1f      	ldr	r3, [pc, #124]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 8003172:	4a20      	ldr	r2, [pc, #128]	@ (80031f4 <MX_DFSDM1_Init+0xc4>)
 8003174:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8003176:	4b1e      	ldr	r3, [pc, #120]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 8003178:	2201      	movs	r2, #1
 800317a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800317c:	4b1c      	ldr	r3, [pc, #112]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 800317e:	2200      	movs	r2, #0
 8003180:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 50;
 8003182:	4b1b      	ldr	r3, [pc, #108]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 8003184:	2232      	movs	r2, #50	@ 0x32
 8003186:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8003188:	4b19      	ldr	r3, [pc, #100]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 800318a:	2200      	movs	r2, #0
 800318c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800318e:	4b18      	ldr	r3, [pc, #96]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 8003190:	2200      	movs	r2, #0
 8003192:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8003194:	4b16      	ldr	r3, [pc, #88]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 8003196:	2200      	movs	r2, #0
 8003198:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800319a:	4b15      	ldr	r3, [pc, #84]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 800319c:	2200      	movs	r2, #0
 800319e:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80031a0:	4b13      	ldr	r3, [pc, #76]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 80031a2:	2204      	movs	r2, #4
 80031a4:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80031a6:	4b12      	ldr	r3, [pc, #72]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 80031ac:	4b10      	ldr	r3, [pc, #64]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 80031ae:	2201      	movs	r2, #1
 80031b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 80031b2:	4b0f      	ldr	r3, [pc, #60]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 80031b8:	4b0d      	ldr	r3, [pc, #52]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80031be:	480c      	ldr	r0, [pc, #48]	@ (80031f0 <MX_DFSDM1_Init+0xc0>)
 80031c0:	f001 fa3a 	bl	8004638 <HAL_DFSDM_ChannelInit>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <MX_DFSDM1_Init+0x9e>
  {
    Error_Handler();
 80031ca:	f000 f9c3 	bl	8003554 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 80031ce:	2201      	movs	r2, #1
 80031d0:	4909      	ldr	r1, [pc, #36]	@ (80031f8 <MX_DFSDM1_Init+0xc8>)
 80031d2:	4805      	ldr	r0, [pc, #20]	@ (80031e8 <MX_DFSDM1_Init+0xb8>)
 80031d4:	f001 fbca 	bl	800496c <HAL_DFSDM_FilterConfigRegChannel>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <MX_DFSDM1_Init+0xb2>
  {
    Error_Handler();
 80031de:	f000 f9b9 	bl	8003554 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80031e2:	bf00      	nop
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	2000028c 	.word	0x2000028c
 80031ec:	40016100 	.word	0x40016100
 80031f0:	200002e0 	.word	0x200002e0
 80031f4:	40016040 	.word	0x40016040
 80031f8:	00020004 	.word	0x00020004

080031fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b088      	sub	sp, #32
 8003200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003202:	f107 0310 	add.w	r3, r7, #16
 8003206:	2200      	movs	r2, #0
 8003208:	601a      	str	r2, [r3, #0]
 800320a:	605a      	str	r2, [r3, #4]
 800320c:	609a      	str	r2, [r3, #8]
 800320e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003210:	1d3b      	adds	r3, r7, #4
 8003212:	2200      	movs	r2, #0
 8003214:	601a      	str	r2, [r3, #0]
 8003216:	605a      	str	r2, [r3, #4]
 8003218:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800321a:	4b1e      	ldr	r3, [pc, #120]	@ (8003294 <MX_TIM2_Init+0x98>)
 800321c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003220:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003222:	4b1c      	ldr	r3, [pc, #112]	@ (8003294 <MX_TIM2_Init+0x98>)
 8003224:	2200      	movs	r2, #0
 8003226:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003228:	4b1a      	ldr	r3, [pc, #104]	@ (8003294 <MX_TIM2_Init+0x98>)
 800322a:	2200      	movs	r2, #0
 800322c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2750;
 800322e:	4b19      	ldr	r3, [pc, #100]	@ (8003294 <MX_TIM2_Init+0x98>)
 8003230:	f640 22be 	movw	r2, #2750	@ 0xabe
 8003234:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003236:	4b17      	ldr	r3, [pc, #92]	@ (8003294 <MX_TIM2_Init+0x98>)
 8003238:	2200      	movs	r2, #0
 800323a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800323c:	4b15      	ldr	r3, [pc, #84]	@ (8003294 <MX_TIM2_Init+0x98>)
 800323e:	2200      	movs	r2, #0
 8003240:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003242:	4814      	ldr	r0, [pc, #80]	@ (8003294 <MX_TIM2_Init+0x98>)
 8003244:	f003 ff50 	bl	80070e8 <HAL_TIM_Base_Init>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800324e:	f000 f981 	bl	8003554 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003252:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003256:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003258:	f107 0310 	add.w	r3, r7, #16
 800325c:	4619      	mov	r1, r3
 800325e:	480d      	ldr	r0, [pc, #52]	@ (8003294 <MX_TIM2_Init+0x98>)
 8003260:	f004 f909 	bl	8007476 <HAL_TIM_ConfigClockSource>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800326a:	f000 f973 	bl	8003554 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800326e:	2320      	movs	r3, #32
 8003270:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003272:	2300      	movs	r3, #0
 8003274:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003276:	1d3b      	adds	r3, r7, #4
 8003278:	4619      	mov	r1, r3
 800327a:	4806      	ldr	r0, [pc, #24]	@ (8003294 <MX_TIM2_Init+0x98>)
 800327c:	f004 fb36 	bl	80078ec <HAL_TIMEx_MasterConfigSynchronization>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003286:	f000 f965 	bl	8003554 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800328a:	bf00      	nop
 800328c:	3720      	adds	r7, #32
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	20000378 	.word	0x20000378

08003298 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800329c:	4b22      	ldr	r3, [pc, #136]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 800329e:	4a23      	ldr	r2, [pc, #140]	@ (800332c <MX_USART1_UART_Init+0x94>)
 80032a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80032a2:	4b21      	ldr	r3, [pc, #132]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 80032a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80032a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80032aa:	4b1f      	ldr	r3, [pc, #124]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80032b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80032b6:	4b1c      	ldr	r3, [pc, #112]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80032bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 80032be:	220c      	movs	r2, #12
 80032c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032c2:	4b19      	ldr	r3, [pc, #100]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80032c8:	4b17      	ldr	r3, [pc, #92]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80032ce:	4b16      	ldr	r3, [pc, #88]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80032d4:	4b14      	ldr	r3, [pc, #80]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80032da:	4b13      	ldr	r3, [pc, #76]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 80032dc:	2200      	movs	r2, #0
 80032de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80032e0:	4811      	ldr	r0, [pc, #68]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 80032e2:	f004 fba9 	bl	8007a38 <HAL_UART_Init>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80032ec:	f000 f932 	bl	8003554 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80032f0:	2100      	movs	r1, #0
 80032f2:	480d      	ldr	r0, [pc, #52]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 80032f4:	f006 fc2b 	bl	8009b4e <HAL_UARTEx_SetTxFifoThreshold>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80032fe:	f000 f929 	bl	8003554 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003302:	2100      	movs	r1, #0
 8003304:	4808      	ldr	r0, [pc, #32]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 8003306:	f006 fc60 	bl	8009bca <HAL_UARTEx_SetRxFifoThreshold>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d001      	beq.n	8003314 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003310:	f000 f920 	bl	8003554 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003314:	4804      	ldr	r0, [pc, #16]	@ (8003328 <MX_USART1_UART_Init+0x90>)
 8003316:	f006 fbe1 	bl	8009adc <HAL_UARTEx_DisableFifoMode>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003320:	f000 f918 	bl	8003554 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003324:	bf00      	nop
 8003326:	bd80      	pop	{r7, pc}
 8003328:	200003c4 	.word	0x200003c4
 800332c:	40013800 	.word	0x40013800

08003330 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003336:	4b16      	ldr	r3, [pc, #88]	@ (8003390 <MX_DMA_Init+0x60>)
 8003338:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800333a:	4a15      	ldr	r2, [pc, #84]	@ (8003390 <MX_DMA_Init+0x60>)
 800333c:	f043 0304 	orr.w	r3, r3, #4
 8003340:	6493      	str	r3, [r2, #72]	@ 0x48
 8003342:	4b13      	ldr	r3, [pc, #76]	@ (8003390 <MX_DMA_Init+0x60>)
 8003344:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003346:	f003 0304 	and.w	r3, r3, #4
 800334a:	607b      	str	r3, [r7, #4]
 800334c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800334e:	4b10      	ldr	r3, [pc, #64]	@ (8003390 <MX_DMA_Init+0x60>)
 8003350:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003352:	4a0f      	ldr	r2, [pc, #60]	@ (8003390 <MX_DMA_Init+0x60>)
 8003354:	f043 0301 	orr.w	r3, r3, #1
 8003358:	6493      	str	r3, [r2, #72]	@ 0x48
 800335a:	4b0d      	ldr	r3, [pc, #52]	@ (8003390 <MX_DMA_Init+0x60>)
 800335c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	603b      	str	r3, [r7, #0]
 8003364:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003366:	2200      	movs	r2, #0
 8003368:	2100      	movs	r1, #0
 800336a:	200b      	movs	r0, #11
 800336c:	f000 fe05 	bl	8003f7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003370:	200b      	movs	r0, #11
 8003372:	f000 fe1e 	bl	8003fb2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003376:	2200      	movs	r2, #0
 8003378:	2100      	movs	r1, #0
 800337a:	200c      	movs	r0, #12
 800337c:	f000 fdfd 	bl	8003f7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003380:	200c      	movs	r0, #12
 8003382:	f000 fe16 	bl	8003fb2 <HAL_NVIC_EnableIRQ>

}
 8003386:	bf00      	nop
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40021000 	.word	0x40021000

08003394 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b08a      	sub	sp, #40	@ 0x28
 8003398:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800339a:	f107 0314 	add.w	r3, r7, #20
 800339e:	2200      	movs	r2, #0
 80033a0:	601a      	str	r2, [r3, #0]
 80033a2:	605a      	str	r2, [r3, #4]
 80033a4:	609a      	str	r2, [r3, #8]
 80033a6:	60da      	str	r2, [r3, #12]
 80033a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033aa:	4b2f      	ldr	r3, [pc, #188]	@ (8003468 <MX_GPIO_Init+0xd4>)
 80033ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ae:	4a2e      	ldr	r2, [pc, #184]	@ (8003468 <MX_GPIO_Init+0xd4>)
 80033b0:	f043 0304 	orr.w	r3, r3, #4
 80033b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80033b6:	4b2c      	ldr	r3, [pc, #176]	@ (8003468 <MX_GPIO_Init+0xd4>)
 80033b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ba:	f003 0304 	and.w	r3, r3, #4
 80033be:	613b      	str	r3, [r7, #16]
 80033c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c2:	4b29      	ldr	r3, [pc, #164]	@ (8003468 <MX_GPIO_Init+0xd4>)
 80033c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033c6:	4a28      	ldr	r2, [pc, #160]	@ (8003468 <MX_GPIO_Init+0xd4>)
 80033c8:	f043 0301 	orr.w	r3, r3, #1
 80033cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80033ce:	4b26      	ldr	r3, [pc, #152]	@ (8003468 <MX_GPIO_Init+0xd4>)
 80033d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	60fb      	str	r3, [r7, #12]
 80033d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80033da:	4b23      	ldr	r3, [pc, #140]	@ (8003468 <MX_GPIO_Init+0xd4>)
 80033dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033de:	4a22      	ldr	r2, [pc, #136]	@ (8003468 <MX_GPIO_Init+0xd4>)
 80033e0:	f043 0310 	orr.w	r3, r3, #16
 80033e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80033e6:	4b20      	ldr	r3, [pc, #128]	@ (8003468 <MX_GPIO_Init+0xd4>)
 80033e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033ea:	f003 0310 	and.w	r3, r3, #16
 80033ee:	60bb      	str	r3, [r7, #8]
 80033f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003468 <MX_GPIO_Init+0xd4>)
 80033f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033f6:	4a1c      	ldr	r2, [pc, #112]	@ (8003468 <MX_GPIO_Init+0xd4>)
 80033f8:	f043 0302 	orr.w	r3, r3, #2
 80033fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80033fe:	4b1a      	ldr	r3, [pc, #104]	@ (8003468 <MX_GPIO_Init+0xd4>)
 8003400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003402:	f003 0302 	and.w	r3, r3, #2
 8003406:	607b      	str	r3, [r7, #4]
 8003408:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800340a:	2200      	movs	r2, #0
 800340c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003410:	4816      	ldr	r0, [pc, #88]	@ (800346c <MX_GPIO_Init+0xd8>)
 8003412:	f002 f985 	bl	8005720 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : bluePB_Pin */
  GPIO_InitStruct.Pin = bluePB_Pin;
 8003416:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800341a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800341c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003420:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003422:	2300      	movs	r3, #0
 8003424:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(bluePB_GPIO_Port, &GPIO_InitStruct);
 8003426:	f107 0314 	add.w	r3, r7, #20
 800342a:	4619      	mov	r1, r3
 800342c:	4810      	ldr	r0, [pc, #64]	@ (8003470 <MX_GPIO_Init+0xdc>)
 800342e:	f001 ffe5 	bl	80053fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8003432:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003436:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003438:	2301      	movs	r3, #1
 800343a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800343c:	2300      	movs	r3, #0
 800343e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003440:	2300      	movs	r3, #0
 8003442:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8003444:	f107 0314 	add.w	r3, r7, #20
 8003448:	4619      	mov	r1, r3
 800344a:	4808      	ldr	r0, [pc, #32]	@ (800346c <MX_GPIO_Init+0xd8>)
 800344c:	f001 ffd6 	bl	80053fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003450:	2200      	movs	r2, #0
 8003452:	2100      	movs	r1, #0
 8003454:	2028      	movs	r0, #40	@ 0x28
 8003456:	f000 fd90 	bl	8003f7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800345a:	2028      	movs	r0, #40	@ 0x28
 800345c:	f000 fda9 	bl	8003fb2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003460:	bf00      	nop
 8003462:	3728      	adds	r7, #40	@ 0x28
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	40021000 	.word	0x40021000
 800346c:	48000400 	.word	0x48000400
 8003470:	48000800 	.word	0x48000800

08003474 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	4603      	mov	r3, r0
 800347c:	80fb      	strh	r3, [r7, #6]
	// Button functionality removed - using UART commands instead
	// This callback can be left empty or removed
}
 800347e:	bf00      	nop
 8003480:	370c      	adds	r7, #12
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
	...

0800348c <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 800348c:	b580      	push	{r7, lr}
 800348e:	b088      	sub	sp, #32
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
	// Stop DFSDM first!
	HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 8003494:	4827      	ldr	r0, [pc, #156]	@ (8003534 <HAL_DFSDM_FilterRegConvCpltCallback+0xa8>)
 8003496:	f001 fb31 	bl	8004afc <HAL_DFSDM_FilterRegularStop_DMA>

	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800349a:	2200      	movs	r2, #0
 800349c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80034a0:	4825      	ldr	r0, [pc, #148]	@ (8003538 <HAL_DFSDM_FilterRegConvCpltCallback+0xac>)
 80034a2:	f002 f93d 	bl	8005720 <HAL_GPIO_WritePin>
	// send_msg("Recording complete!\r\n");

	for (int i = 0; i < RECORD_LEN; i++) {
 80034a6:	2300      	movs	r3, #0
 80034a8:	61fb      	str	r3, [r7, #28]
 80034aa:	e033      	b.n	8003514 <HAL_DFSDM_FilterRegConvCpltCallback+0x88>
		raw = dfsdmBuffer[i] >> 8;  // 24-bit signed sample
 80034ac:	4a23      	ldr	r2, [pc, #140]	@ (800353c <HAL_DFSDM_FilterRegConvCpltCallback+0xb0>)
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034b4:	121b      	asrs	r3, r3, #8
 80034b6:	4a22      	ldr	r2, [pc, #136]	@ (8003540 <HAL_DFSDM_FilterRegConvCpltCallback+0xb4>)
 80034b8:	6013      	str	r3, [r2, #0]
		int32_t rawclip = raw;
 80034ba:	4b21      	ldr	r3, [pc, #132]	@ (8003540 <HAL_DFSDM_FilterRegConvCpltCallback+0xb4>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	61bb      	str	r3, [r7, #24]

		// Clip typical mic's amplitude (found ranges via mic testing)
		// This controls how buzzy/clear the audio is
		// Increasing fosr makes it more speady
		int max = 2500; //2500
 80034c0:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80034c4:	617b      	str	r3, [r7, #20]
		int min = -1000; //-1000
 80034c6:	4b1f      	ldr	r3, [pc, #124]	@ (8003544 <HAL_DFSDM_FilterRegConvCpltCallback+0xb8>)
 80034c8:	613b      	str	r3, [r7, #16]
		int diff = max - min;
 80034ca:	697a      	ldr	r2, [r7, #20]
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	60fb      	str	r3, [r7, #12]
		if (raw >= max) rawclip = max;
 80034d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003540 <HAL_DFSDM_FilterRegConvCpltCallback+0xb4>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	429a      	cmp	r2, r3
 80034da:	dc01      	bgt.n	80034e0 <HAL_DFSDM_FilterRegConvCpltCallback+0x54>
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	61bb      	str	r3, [r7, #24]
		if (raw <= min) rawclip = min;
 80034e0:	4b17      	ldr	r3, [pc, #92]	@ (8003540 <HAL_DFSDM_FilterRegConvCpltCallback+0xb4>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	db01      	blt.n	80034ee <HAL_DFSDM_FilterRegConvCpltCallback+0x62>
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	61bb      	str	r3, [r7, #24]
		rawclip += (-min);  // shift to stay in positive range
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	61bb      	str	r3, [r7, #24]

		dacBuffer[i] = (uint16_t)((rawclip * 4095) / diff); // scale to 12-bit DAC
 80034f6:	69ba      	ldr	r2, [r7, #24]
 80034f8:	4613      	mov	r3, r2
 80034fa:	031b      	lsls	r3, r3, #12
 80034fc:	1a9a      	subs	r2, r3, r2
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	fb92 f3f3 	sdiv	r3, r2, r3
 8003504:	b299      	uxth	r1, r3
 8003506:	4a10      	ldr	r2, [pc, #64]	@ (8003548 <HAL_DFSDM_FilterRegConvCpltCallback+0xbc>)
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < RECORD_LEN; i++) {
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	3301      	adds	r3, #1
 8003512:	61fb      	str	r3, [r7, #28]
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	4a0d      	ldr	r2, [pc, #52]	@ (800354c <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 8003518:	4293      	cmp	r3, r2
 800351a:	ddc7      	ble.n	80034ac <HAL_DFSDM_FilterRegConvCpltCallback+0x20>
	}
	
	// Move to analyze state
	if (gameState == RECORD_SOUND) {
 800351c:	4b0c      	ldr	r3, [pc, #48]	@ (8003550 <HAL_DFSDM_FilterRegConvCpltCallback+0xc4>)
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	2b03      	cmp	r3, #3
 8003522:	d102      	bne.n	800352a <HAL_DFSDM_FilterRegConvCpltCallback+0x9e>
		gameState = ANALYZE_RECORDING;
 8003524:	4b0a      	ldr	r3, [pc, #40]	@ (8003550 <HAL_DFSDM_FilterRegConvCpltCallback+0xc4>)
 8003526:	2204      	movs	r2, #4
 8003528:	701a      	strb	r2, [r3, #0]
	}

}
 800352a:	bf00      	nop
 800352c:	3720      	adds	r7, #32
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	2000028c 	.word	0x2000028c
 8003538:	48000400 	.word	0x48000400
 800353c:	20032d24 	.word	0x20032d24
 8003540:	20096d90 	.word	0x20096d90
 8003544:	fffffc18 	.word	0xfffffc18
 8003548:	20000cf4 	.word	0x20000cf4
 800354c:	00019017 	.word	0x00019017
 8003550:	20000458 	.word	0x20000458

08003554 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003554:	b480      	push	{r7}
 8003556:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003558:	b672      	cpsid	i
}
 800355a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800355c:	bf00      	nop
 800355e:	e7fd      	b.n	800355c <Error_Handler+0x8>

08003560 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003566:	4b0f      	ldr	r3, [pc, #60]	@ (80035a4 <HAL_MspInit+0x44>)
 8003568:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800356a:	4a0e      	ldr	r2, [pc, #56]	@ (80035a4 <HAL_MspInit+0x44>)
 800356c:	f043 0301 	orr.w	r3, r3, #1
 8003570:	6613      	str	r3, [r2, #96]	@ 0x60
 8003572:	4b0c      	ldr	r3, [pc, #48]	@ (80035a4 <HAL_MspInit+0x44>)
 8003574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	607b      	str	r3, [r7, #4]
 800357c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800357e:	4b09      	ldr	r3, [pc, #36]	@ (80035a4 <HAL_MspInit+0x44>)
 8003580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003582:	4a08      	ldr	r2, [pc, #32]	@ (80035a4 <HAL_MspInit+0x44>)
 8003584:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003588:	6593      	str	r3, [r2, #88]	@ 0x58
 800358a:	4b06      	ldr	r3, [pc, #24]	@ (80035a4 <HAL_MspInit+0x44>)
 800358c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003592:	603b      	str	r3, [r7, #0]
 8003594:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003596:	bf00      	nop
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	40021000 	.word	0x40021000

080035a8 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b08a      	sub	sp, #40	@ 0x28
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035b0:	f107 0314 	add.w	r3, r7, #20
 80035b4:	2200      	movs	r2, #0
 80035b6:	601a      	str	r2, [r3, #0]
 80035b8:	605a      	str	r2, [r3, #4]
 80035ba:	609a      	str	r2, [r3, #8]
 80035bc:	60da      	str	r2, [r3, #12]
 80035be:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a2b      	ldr	r2, [pc, #172]	@ (8003674 <HAL_DAC_MspInit+0xcc>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d14f      	bne.n	800366a <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80035ca:	4b2b      	ldr	r3, [pc, #172]	@ (8003678 <HAL_DAC_MspInit+0xd0>)
 80035cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ce:	4a2a      	ldr	r2, [pc, #168]	@ (8003678 <HAL_DAC_MspInit+0xd0>)
 80035d0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80035d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80035d6:	4b28      	ldr	r3, [pc, #160]	@ (8003678 <HAL_DAC_MspInit+0xd0>)
 80035d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80035de:	613b      	str	r3, [r7, #16]
 80035e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e2:	4b25      	ldr	r3, [pc, #148]	@ (8003678 <HAL_DAC_MspInit+0xd0>)
 80035e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035e6:	4a24      	ldr	r2, [pc, #144]	@ (8003678 <HAL_DAC_MspInit+0xd0>)
 80035e8:	f043 0301 	orr.w	r3, r3, #1
 80035ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035ee:	4b22      	ldr	r3, [pc, #136]	@ (8003678 <HAL_DAC_MspInit+0xd0>)
 80035f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035f2:	f003 0301 	and.w	r3, r3, #1
 80035f6:	60fb      	str	r3, [r7, #12]
 80035f8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80035fa:	2310      	movs	r3, #16
 80035fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035fe:	2303      	movs	r3, #3
 8003600:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003602:	2300      	movs	r3, #0
 8003604:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003606:	f107 0314 	add.w	r3, r7, #20
 800360a:	4619      	mov	r1, r3
 800360c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003610:	f001 fef4 	bl	80053fc <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8003614:	4b19      	ldr	r3, [pc, #100]	@ (800367c <HAL_DAC_MspInit+0xd4>)
 8003616:	4a1a      	ldr	r2, [pc, #104]	@ (8003680 <HAL_DAC_MspInit+0xd8>)
 8003618:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 800361a:	4b18      	ldr	r3, [pc, #96]	@ (800367c <HAL_DAC_MspInit+0xd4>)
 800361c:	2206      	movs	r2, #6
 800361e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003620:	4b16      	ldr	r3, [pc, #88]	@ (800367c <HAL_DAC_MspInit+0xd4>)
 8003622:	2210      	movs	r2, #16
 8003624:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003626:	4b15      	ldr	r3, [pc, #84]	@ (800367c <HAL_DAC_MspInit+0xd4>)
 8003628:	2200      	movs	r2, #0
 800362a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800362c:	4b13      	ldr	r3, [pc, #76]	@ (800367c <HAL_DAC_MspInit+0xd4>)
 800362e:	2280      	movs	r2, #128	@ 0x80
 8003630:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003632:	4b12      	ldr	r3, [pc, #72]	@ (800367c <HAL_DAC_MspInit+0xd4>)
 8003634:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003638:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800363a:	4b10      	ldr	r3, [pc, #64]	@ (800367c <HAL_DAC_MspInit+0xd4>)
 800363c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003640:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003642:	4b0e      	ldr	r3, [pc, #56]	@ (800367c <HAL_DAC_MspInit+0xd4>)
 8003644:	2220      	movs	r2, #32
 8003646:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003648:	4b0c      	ldr	r3, [pc, #48]	@ (800367c <HAL_DAC_MspInit+0xd4>)
 800364a:	2200      	movs	r2, #0
 800364c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800364e:	480b      	ldr	r0, [pc, #44]	@ (800367c <HAL_DAC_MspInit+0xd4>)
 8003650:	f001 fba6 	bl	8004da0 <HAL_DMA_Init>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800365a:	f7ff ff7b 	bl	8003554 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a06      	ldr	r2, [pc, #24]	@ (800367c <HAL_DAC_MspInit+0xd4>)
 8003662:	609a      	str	r2, [r3, #8]
 8003664:	4a05      	ldr	r2, [pc, #20]	@ (800367c <HAL_DAC_MspInit+0xd4>)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 800366a:	bf00      	nop
 800366c:	3728      	adds	r7, #40	@ 0x28
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	40007400 	.word	0x40007400
 8003678:	40021000 	.word	0x40021000
 800367c:	2000022c 	.word	0x2000022c
 8003680:	40020008 	.word	0x40020008

08003684 <HAL_DFSDM_FilterMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_filter: DFSDM_Filter handle pointer
  * @retval None
  */
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b0ae      	sub	sp, #184	@ 0xb8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800368c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003690:	2200      	movs	r2, #0
 8003692:	601a      	str	r2, [r3, #0]
 8003694:	605a      	str	r2, [r3, #4]
 8003696:	609a      	str	r2, [r3, #8]
 8003698:	60da      	str	r2, [r3, #12]
 800369a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800369c:	f107 0310 	add.w	r3, r7, #16
 80036a0:	2294      	movs	r2, #148	@ 0x94
 80036a2:	2100      	movs	r1, #0
 80036a4:	4618      	mov	r0, r3
 80036a6:	f008 f9e0 	bl	800ba6a <memset>
  if(DFSDM1_Init == 0)
 80036aa:	4b45      	ldr	r3, [pc, #276]	@ (80037c0 <HAL_DFSDM_FilterMspInit+0x13c>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d14b      	bne.n	800374a <HAL_DFSDM_FilterMspInit+0xc6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80036b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80036b6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80036b8:	2300      	movs	r3, #0
 80036ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036be:	f107 0310 	add.w	r3, r7, #16
 80036c2:	4618      	mov	r0, r3
 80036c4:	f002 fff8 	bl	80066b8 <HAL_RCCEx_PeriphCLKConfig>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d001      	beq.n	80036d2 <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 80036ce:	f7ff ff41 	bl	8003554 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80036d2:	4b3c      	ldr	r3, [pc, #240]	@ (80037c4 <HAL_DFSDM_FilterMspInit+0x140>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	3301      	adds	r3, #1
 80036d8:	4a3a      	ldr	r2, [pc, #232]	@ (80037c4 <HAL_DFSDM_FilterMspInit+0x140>)
 80036da:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80036dc:	4b39      	ldr	r3, [pc, #228]	@ (80037c4 <HAL_DFSDM_FilterMspInit+0x140>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d10b      	bne.n	80036fc <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80036e4:	4b38      	ldr	r3, [pc, #224]	@ (80037c8 <HAL_DFSDM_FilterMspInit+0x144>)
 80036e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036e8:	4a37      	ldr	r2, [pc, #220]	@ (80037c8 <HAL_DFSDM_FilterMspInit+0x144>)
 80036ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80036f0:	4b35      	ldr	r3, [pc, #212]	@ (80037c8 <HAL_DFSDM_FilterMspInit+0x144>)
 80036f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036f8:	60fb      	str	r3, [r7, #12]
 80036fa:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80036fc:	4b32      	ldr	r3, [pc, #200]	@ (80037c8 <HAL_DFSDM_FilterMspInit+0x144>)
 80036fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003700:	4a31      	ldr	r2, [pc, #196]	@ (80037c8 <HAL_DFSDM_FilterMspInit+0x144>)
 8003702:	f043 0310 	orr.w	r3, r3, #16
 8003706:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003708:	4b2f      	ldr	r3, [pc, #188]	@ (80037c8 <HAL_DFSDM_FilterMspInit+0x144>)
 800370a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800370c:	f003 0310 	and.w	r3, r3, #16
 8003710:	60bb      	str	r3, [r7, #8]
 8003712:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8003714:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8003718:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800371c:	2302      	movs	r3, #2
 800371e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003722:	2300      	movs	r3, #0
 8003724:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003728:	2300      	movs	r3, #0
 800372a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800372e:	2306      	movs	r3, #6
 8003730:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003734:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003738:	4619      	mov	r1, r3
 800373a:	4824      	ldr	r0, [pc, #144]	@ (80037cc <HAL_DFSDM_FilterMspInit+0x148>)
 800373c:	f001 fe5e 	bl	80053fc <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8003740:	4b1f      	ldr	r3, [pc, #124]	@ (80037c0 <HAL_DFSDM_FilterMspInit+0x13c>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	3301      	adds	r3, #1
 8003746:	4a1e      	ldr	r2, [pc, #120]	@ (80037c0 <HAL_DFSDM_FilterMspInit+0x13c>)
 8003748:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a20      	ldr	r2, [pc, #128]	@ (80037d0 <HAL_DFSDM_FilterMspInit+0x14c>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d130      	bne.n	80037b6 <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel2;
 8003754:	4b1f      	ldr	r3, [pc, #124]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 8003756:	4a20      	ldr	r2, [pc, #128]	@ (80037d8 <HAL_DFSDM_FilterMspInit+0x154>)
 8003758:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 800375a:	4b1e      	ldr	r3, [pc, #120]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 800375c:	2256      	movs	r2, #86	@ 0x56
 800375e:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003760:	4b1c      	ldr	r3, [pc, #112]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 8003762:	2200      	movs	r2, #0
 8003764:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8003766:	4b1b      	ldr	r3, [pc, #108]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 8003768:	2200      	movs	r2, #0
 800376a:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 800376c:	4b19      	ldr	r3, [pc, #100]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 800376e:	2280      	movs	r2, #128	@ 0x80
 8003770:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003772:	4b18      	ldr	r3, [pc, #96]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 8003774:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003778:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800377a:	4b16      	ldr	r3, [pc, #88]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 800377c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003780:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_NORMAL;
 8003782:	4b14      	ldr	r3, [pc, #80]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 8003784:	2200      	movs	r2, #0
 8003786:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8003788:	4b12      	ldr	r3, [pc, #72]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 800378a:	2200      	movs	r2, #0
 800378c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 800378e:	4811      	ldr	r0, [pc, #68]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 8003790:	f001 fb06 	bl	8004da0 <HAL_DMA_Init>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 800379a:	f7ff fedb 	bl	8003554 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a0c      	ldr	r2, [pc, #48]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 80037a2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80037a4:	4a0b      	ldr	r2, [pc, #44]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a09      	ldr	r2, [pc, #36]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 80037ae:	629a      	str	r2, [r3, #40]	@ 0x28
 80037b0:	4a08      	ldr	r2, [pc, #32]	@ (80037d4 <HAL_DFSDM_FilterMspInit+0x150>)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6293      	str	r3, [r2, #40]	@ 0x28
  }

}
 80037b6:	bf00      	nop
 80037b8:	37b8      	adds	r7, #184	@ 0xb8
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	20099650 	.word	0x20099650
 80037c4:	2009964c 	.word	0x2009964c
 80037c8:	40021000 	.word	0x40021000
 80037cc:	48001000 	.word	0x48001000
 80037d0:	40016100 	.word	0x40016100
 80037d4:	20000318 	.word	0x20000318
 80037d8:	4002001c 	.word	0x4002001c

080037dc <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b0ae      	sub	sp, #184	@ 0xb8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80037e8:	2200      	movs	r2, #0
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	605a      	str	r2, [r3, #4]
 80037ee:	609a      	str	r2, [r3, #8]
 80037f0:	60da      	str	r2, [r3, #12]
 80037f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80037f4:	f107 0310 	add.w	r3, r7, #16
 80037f8:	2294      	movs	r2, #148	@ 0x94
 80037fa:	2100      	movs	r1, #0
 80037fc:	4618      	mov	r0, r3
 80037fe:	f008 f934 	bl	800ba6a <memset>
  if(DFSDM1_Init == 0)
 8003802:	4b2a      	ldr	r3, [pc, #168]	@ (80038ac <HAL_DFSDM_ChannelMspInit+0xd0>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d14b      	bne.n	80038a2 <HAL_DFSDM_ChannelMspInit+0xc6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800380a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800380e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8003810:	2300      	movs	r3, #0
 8003812:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003816:	f107 0310 	add.w	r3, r7, #16
 800381a:	4618      	mov	r0, r3
 800381c:	f002 ff4c 	bl	80066b8 <HAL_RCCEx_PeriphCLKConfig>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8003826:	f7ff fe95 	bl	8003554 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800382a:	4b21      	ldr	r3, [pc, #132]	@ (80038b0 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	3301      	adds	r3, #1
 8003830:	4a1f      	ldr	r2, [pc, #124]	@ (80038b0 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8003832:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003834:	4b1e      	ldr	r3, [pc, #120]	@ (80038b0 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d10b      	bne.n	8003854 <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 800383c:	4b1d      	ldr	r3, [pc, #116]	@ (80038b4 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800383e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003840:	4a1c      	ldr	r2, [pc, #112]	@ (80038b4 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003842:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003846:	6613      	str	r3, [r2, #96]	@ 0x60
 8003848:	4b1a      	ldr	r3, [pc, #104]	@ (80038b4 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800384a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800384c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003854:	4b17      	ldr	r3, [pc, #92]	@ (80038b4 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003856:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003858:	4a16      	ldr	r2, [pc, #88]	@ (80038b4 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800385a:	f043 0310 	orr.w	r3, r3, #16
 800385e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003860:	4b14      	ldr	r3, [pc, #80]	@ (80038b4 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8003862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003864:	f003 0310 	and.w	r3, r3, #16
 8003868:	60bb      	str	r3, [r7, #8]
 800386a:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 800386c:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8003870:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003874:	2302      	movs	r3, #2
 8003876:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800387a:	2300      	movs	r3, #0
 800387c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003880:	2300      	movs	r3, #0
 8003882:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003886:	2306      	movs	r3, #6
 8003888:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800388c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003890:	4619      	mov	r1, r3
 8003892:	4809      	ldr	r0, [pc, #36]	@ (80038b8 <HAL_DFSDM_ChannelMspInit+0xdc>)
 8003894:	f001 fdb2 	bl	80053fc <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8003898:	4b04      	ldr	r3, [pc, #16]	@ (80038ac <HAL_DFSDM_ChannelMspInit+0xd0>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	3301      	adds	r3, #1
 800389e:	4a03      	ldr	r2, [pc, #12]	@ (80038ac <HAL_DFSDM_ChannelMspInit+0xd0>)
 80038a0:	6013      	str	r3, [r2, #0]
  }

}
 80038a2:	bf00      	nop
 80038a4:	37b8      	adds	r7, #184	@ 0xb8
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	20099650 	.word	0x20099650
 80038b0:	2009964c 	.word	0x2009964c
 80038b4:	40021000 	.word	0x40021000
 80038b8:	48001000 	.word	0x48001000

080038bc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038cc:	d113      	bne.n	80038f6 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80038ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003900 <HAL_TIM_Base_MspInit+0x44>)
 80038d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d2:	4a0b      	ldr	r2, [pc, #44]	@ (8003900 <HAL_TIM_Base_MspInit+0x44>)
 80038d4:	f043 0301 	orr.w	r3, r3, #1
 80038d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80038da:	4b09      	ldr	r3, [pc, #36]	@ (8003900 <HAL_TIM_Base_MspInit+0x44>)
 80038dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	60fb      	str	r3, [r7, #12]
 80038e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80038e6:	2200      	movs	r2, #0
 80038e8:	2100      	movs	r1, #0
 80038ea:	201c      	movs	r0, #28
 80038ec:	f000 fb45 	bl	8003f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80038f0:	201c      	movs	r0, #28
 80038f2:	f000 fb5e 	bl	8003fb2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80038f6:	bf00      	nop
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	40021000 	.word	0x40021000

08003904 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b0ae      	sub	sp, #184	@ 0xb8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800390c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003910:	2200      	movs	r2, #0
 8003912:	601a      	str	r2, [r3, #0]
 8003914:	605a      	str	r2, [r3, #4]
 8003916:	609a      	str	r2, [r3, #8]
 8003918:	60da      	str	r2, [r3, #12]
 800391a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800391c:	f107 0310 	add.w	r3, r7, #16
 8003920:	2294      	movs	r2, #148	@ 0x94
 8003922:	2100      	movs	r1, #0
 8003924:	4618      	mov	r0, r3
 8003926:	f008 f8a0 	bl	800ba6a <memset>
  if(huart->Instance==USART1)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a25      	ldr	r2, [pc, #148]	@ (80039c4 <HAL_UART_MspInit+0xc0>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d142      	bne.n	80039ba <HAL_UART_MspInit+0xb6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003934:	2301      	movs	r3, #1
 8003936:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003938:	2300      	movs	r3, #0
 800393a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800393c:	f107 0310 	add.w	r3, r7, #16
 8003940:	4618      	mov	r0, r3
 8003942:	f002 feb9 	bl	80066b8 <HAL_RCCEx_PeriphCLKConfig>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d001      	beq.n	8003950 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800394c:	f7ff fe02 	bl	8003554 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003950:	4b1d      	ldr	r3, [pc, #116]	@ (80039c8 <HAL_UART_MspInit+0xc4>)
 8003952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003954:	4a1c      	ldr	r2, [pc, #112]	@ (80039c8 <HAL_UART_MspInit+0xc4>)
 8003956:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800395a:	6613      	str	r3, [r2, #96]	@ 0x60
 800395c:	4b1a      	ldr	r3, [pc, #104]	@ (80039c8 <HAL_UART_MspInit+0xc4>)
 800395e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003960:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003964:	60fb      	str	r3, [r7, #12]
 8003966:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003968:	4b17      	ldr	r3, [pc, #92]	@ (80039c8 <HAL_UART_MspInit+0xc4>)
 800396a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800396c:	4a16      	ldr	r2, [pc, #88]	@ (80039c8 <HAL_UART_MspInit+0xc4>)
 800396e:	f043 0302 	orr.w	r3, r3, #2
 8003972:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003974:	4b14      	ldr	r3, [pc, #80]	@ (80039c8 <HAL_UART_MspInit+0xc4>)
 8003976:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003978:	f003 0302 	and.w	r3, r3, #2
 800397c:	60bb      	str	r3, [r7, #8]
 800397e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003980:	23c0      	movs	r3, #192	@ 0xc0
 8003982:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003986:	2302      	movs	r3, #2
 8003988:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800398c:	2300      	movs	r3, #0
 800398e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003992:	2303      	movs	r3, #3
 8003994:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003998:	2307      	movs	r3, #7
 800399a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800399e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80039a2:	4619      	mov	r1, r3
 80039a4:	4809      	ldr	r0, [pc, #36]	@ (80039cc <HAL_UART_MspInit+0xc8>)
 80039a6:	f001 fd29 	bl	80053fc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80039aa:	2200      	movs	r2, #0
 80039ac:	2100      	movs	r1, #0
 80039ae:	2025      	movs	r0, #37	@ 0x25
 80039b0:	f000 fae3 	bl	8003f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80039b4:	2025      	movs	r0, #37	@ 0x25
 80039b6:	f000 fafc 	bl	8003fb2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80039ba:	bf00      	nop
 80039bc:	37b8      	adds	r7, #184	@ 0xb8
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	40013800 	.word	0x40013800
 80039c8:	40021000 	.word	0x40021000
 80039cc:	48000400 	.word	0x48000400

080039d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80039d4:	bf00      	nop
 80039d6:	e7fd      	b.n	80039d4 <NMI_Handler+0x4>

080039d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039d8:	b480      	push	{r7}
 80039da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039dc:	bf00      	nop
 80039de:	e7fd      	b.n	80039dc <HardFault_Handler+0x4>

080039e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039e0:	b480      	push	{r7}
 80039e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039e4:	bf00      	nop
 80039e6:	e7fd      	b.n	80039e4 <MemManage_Handler+0x4>

080039e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039e8:	b480      	push	{r7}
 80039ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039ec:	bf00      	nop
 80039ee:	e7fd      	b.n	80039ec <BusFault_Handler+0x4>

080039f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80039f0:	b480      	push	{r7}
 80039f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039f4:	bf00      	nop
 80039f6:	e7fd      	b.n	80039f4 <UsageFault_Handler+0x4>

080039f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80039fc:	bf00      	nop
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr

08003a06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a06:	b480      	push	{r7}
 8003a08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a0a:	bf00      	nop
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr

08003a14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a18:	bf00      	nop
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr

08003a22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a22:	b580      	push	{r7, lr}
 8003a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a26:	f000 f989 	bl	8003d3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a2a:	bf00      	nop
 8003a2c:	bd80      	pop	{r7, pc}
	...

08003a30 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003a34:	4802      	ldr	r0, [pc, #8]	@ (8003a40 <DMA1_Channel1_IRQHandler+0x10>)
 8003a36:	f001 fb91 	bl	800515c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003a3a:	bf00      	nop
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	2000022c 	.word	0x2000022c

08003a44 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8003a48:	4802      	ldr	r0, [pc, #8]	@ (8003a54 <DMA1_Channel2_IRQHandler+0x10>)
 8003a4a:	f001 fb87 	bl	800515c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003a4e:	bf00      	nop
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	20000318 	.word	0x20000318

08003a58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003a5c:	4802      	ldr	r0, [pc, #8]	@ (8003a68 <TIM2_IRQHandler+0x10>)
 8003a5e:	f003 fc03 	bl	8007268 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003a62:	bf00      	nop
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	20000378 	.word	0x20000378

08003a6c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003a70:	4802      	ldr	r0, [pc, #8]	@ (8003a7c <USART1_IRQHandler+0x10>)
 8003a72:	f004 f90b 	bl	8007c8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003a76:	bf00      	nop
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	200003c4 	.word	0x200003c4

08003a80 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(bluePB_Pin);
 8003a84:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003a88:	f001 fe62 	bl	8005750 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003a8c:	bf00      	nop
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	af00      	add	r7, sp, #0
  return 1;
 8003a94:	2301      	movs	r3, #1
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <_kill>:

int _kill(int pid, int sig)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003aaa:	f008 f831 	bl	800bb10 <__errno>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2216      	movs	r2, #22
 8003ab2:	601a      	str	r2, [r3, #0]
  return -1;
 8003ab4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3708      	adds	r7, #8
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <_exit>:

void _exit (int status)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003ac8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	f7ff ffe7 	bl	8003aa0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003ad2:	bf00      	nop
 8003ad4:	e7fd      	b.n	8003ad2 <_exit+0x12>

08003ad6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b086      	sub	sp, #24
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	60f8      	str	r0, [r7, #12]
 8003ade:	60b9      	str	r1, [r7, #8]
 8003ae0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	617b      	str	r3, [r7, #20]
 8003ae6:	e00a      	b.n	8003afe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003ae8:	f3af 8000 	nop.w
 8003aec:	4601      	mov	r1, r0
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	1c5a      	adds	r2, r3, #1
 8003af2:	60ba      	str	r2, [r7, #8]
 8003af4:	b2ca      	uxtb	r2, r1
 8003af6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	3301      	adds	r3, #1
 8003afc:	617b      	str	r3, [r7, #20]
 8003afe:	697a      	ldr	r2, [r7, #20]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	dbf0      	blt.n	8003ae8 <_read+0x12>
  }

  return len;
 8003b06:	687b      	ldr	r3, [r7, #4]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3718      	adds	r7, #24
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b086      	sub	sp, #24
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	617b      	str	r3, [r7, #20]
 8003b20:	e009      	b.n	8003b36 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	1c5a      	adds	r2, r3, #1
 8003b26:	60ba      	str	r2, [r7, #8]
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	3301      	adds	r3, #1
 8003b34:	617b      	str	r3, [r7, #20]
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	dbf1      	blt.n	8003b22 <_write+0x12>
  }
  return len;
 8003b3e:	687b      	ldr	r3, [r7, #4]
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3718      	adds	r7, #24
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <_close>:

int _close(int file)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b50:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b70:	605a      	str	r2, [r3, #4]
  return 0;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <_isatty>:

int _isatty(int file)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b88:	2301      	movs	r3, #1
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b96:	b480      	push	{r7}
 8003b98:	b085      	sub	sp, #20
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	60f8      	str	r0, [r7, #12]
 8003b9e:	60b9      	str	r1, [r7, #8]
 8003ba0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3714      	adds	r7, #20
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b086      	sub	sp, #24
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003bb8:	4a14      	ldr	r2, [pc, #80]	@ (8003c0c <_sbrk+0x5c>)
 8003bba:	4b15      	ldr	r3, [pc, #84]	@ (8003c10 <_sbrk+0x60>)
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003bc4:	4b13      	ldr	r3, [pc, #76]	@ (8003c14 <_sbrk+0x64>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d102      	bne.n	8003bd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003bcc:	4b11      	ldr	r3, [pc, #68]	@ (8003c14 <_sbrk+0x64>)
 8003bce:	4a12      	ldr	r2, [pc, #72]	@ (8003c18 <_sbrk+0x68>)
 8003bd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003bd2:	4b10      	ldr	r3, [pc, #64]	@ (8003c14 <_sbrk+0x64>)
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4413      	add	r3, r2
 8003bda:	693a      	ldr	r2, [r7, #16]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d207      	bcs.n	8003bf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003be0:	f007 ff96 	bl	800bb10 <__errno>
 8003be4:	4603      	mov	r3, r0
 8003be6:	220c      	movs	r2, #12
 8003be8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003bea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003bee:	e009      	b.n	8003c04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003bf0:	4b08      	ldr	r3, [pc, #32]	@ (8003c14 <_sbrk+0x64>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bf6:	4b07      	ldr	r3, [pc, #28]	@ (8003c14 <_sbrk+0x64>)
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4413      	add	r3, r2
 8003bfe:	4a05      	ldr	r2, [pc, #20]	@ (8003c14 <_sbrk+0x64>)
 8003c00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c02:	68fb      	ldr	r3, [r7, #12]
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3718      	adds	r7, #24
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	200a0000 	.word	0x200a0000
 8003c10:	00000400 	.word	0x00000400
 8003c14:	20099654 	.word	0x20099654
 8003c18:	200997d0 	.word	0x200997d0

08003c1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003c20:	4b06      	ldr	r3, [pc, #24]	@ (8003c3c <SystemInit+0x20>)
 8003c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c26:	4a05      	ldr	r2, [pc, #20]	@ (8003c3c <SystemInit+0x20>)
 8003c28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003c30:	bf00      	nop
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop
 8003c3c:	e000ed00 	.word	0xe000ed00

08003c40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003c40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003c78 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003c44:	f7ff ffea 	bl	8003c1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c48:	480c      	ldr	r0, [pc, #48]	@ (8003c7c <LoopForever+0x6>)
  ldr r1, =_edata
 8003c4a:	490d      	ldr	r1, [pc, #52]	@ (8003c80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8003c84 <LoopForever+0xe>)
  movs r3, #0
 8003c4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c50:	e002      	b.n	8003c58 <LoopCopyDataInit>

08003c52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c56:	3304      	adds	r3, #4

08003c58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c5c:	d3f9      	bcc.n	8003c52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8003c88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003c60:	4c0a      	ldr	r4, [pc, #40]	@ (8003c8c <LoopForever+0x16>)
  movs r3, #0
 8003c62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c64:	e001      	b.n	8003c6a <LoopFillZerobss>

08003c66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c68:	3204      	adds	r2, #4

08003c6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c6c:	d3fb      	bcc.n	8003c66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003c6e:	f007 ff55 	bl	800bb1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003c72:	f7ff f857 	bl	8002d24 <main>

08003c76 <LoopForever>:

LoopForever:
    b LoopForever
 8003c76:	e7fe      	b.n	8003c76 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003c78:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003c7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c80:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8003c84:	0802256c 	.word	0x0802256c
  ldr r2, =_sbss
 8003c88:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8003c8c:	200997cc 	.word	0x200997cc

08003c90 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003c90:	e7fe      	b.n	8003c90 <ADC1_IRQHandler>

08003c92 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c92:	b580      	push	{r7, lr}
 8003c94:	b082      	sub	sp, #8
 8003c96:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c9c:	2003      	movs	r0, #3
 8003c9e:	f000 f961 	bl	8003f64 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003ca2:	2000      	movs	r0, #0
 8003ca4:	f000 f80e 	bl	8003cc4 <HAL_InitTick>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d002      	beq.n	8003cb4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	71fb      	strb	r3, [r7, #7]
 8003cb2:	e001      	b.n	8003cb8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003cb4:	f7ff fc54 	bl	8003560 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003cb8:	79fb      	ldrb	r3, [r7, #7]
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3708      	adds	r7, #8
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
	...

08003cc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b084      	sub	sp, #16
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003cd0:	4b17      	ldr	r3, [pc, #92]	@ (8003d30 <HAL_InitTick+0x6c>)
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d023      	beq.n	8003d20 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003cd8:	4b16      	ldr	r3, [pc, #88]	@ (8003d34 <HAL_InitTick+0x70>)
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	4b14      	ldr	r3, [pc, #80]	@ (8003d30 <HAL_InitTick+0x6c>)
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	4619      	mov	r1, r3
 8003ce2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ce6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f000 f96d 	bl	8003fce <HAL_SYSTICK_Config>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d10f      	bne.n	8003d1a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2b0f      	cmp	r3, #15
 8003cfe:	d809      	bhi.n	8003d14 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d00:	2200      	movs	r2, #0
 8003d02:	6879      	ldr	r1, [r7, #4]
 8003d04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003d08:	f000 f937 	bl	8003f7a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d0c:	4a0a      	ldr	r2, [pc, #40]	@ (8003d38 <HAL_InitTick+0x74>)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6013      	str	r3, [r2, #0]
 8003d12:	e007      	b.n	8003d24 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	73fb      	strb	r3, [r7, #15]
 8003d18:	e004      	b.n	8003d24 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	73fb      	strb	r3, [r7, #15]
 8003d1e:	e001      	b.n	8003d24 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	20000030 	.word	0x20000030
 8003d34:	20000028 	.word	0x20000028
 8003d38:	2000002c 	.word	0x2000002c

08003d3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003d40:	4b06      	ldr	r3, [pc, #24]	@ (8003d5c <HAL_IncTick+0x20>)
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	461a      	mov	r2, r3
 8003d46:	4b06      	ldr	r3, [pc, #24]	@ (8003d60 <HAL_IncTick+0x24>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	4a04      	ldr	r2, [pc, #16]	@ (8003d60 <HAL_IncTick+0x24>)
 8003d4e:	6013      	str	r3, [r2, #0]
}
 8003d50:	bf00      	nop
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	20000030 	.word	0x20000030
 8003d60:	20099658 	.word	0x20099658

08003d64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
  return uwTick;
 8003d68:	4b03      	ldr	r3, [pc, #12]	@ (8003d78 <HAL_GetTick+0x14>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	20099658 	.word	0x20099658

08003d7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d84:	f7ff ffee 	bl	8003d64 <HAL_GetTick>
 8003d88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d94:	d005      	beq.n	8003da2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003d96:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc0 <HAL_Delay+0x44>)
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	4413      	add	r3, r2
 8003da0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003da2:	bf00      	nop
 8003da4:	f7ff ffde 	bl	8003d64 <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	68fa      	ldr	r2, [r7, #12]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d8f7      	bhi.n	8003da4 <HAL_Delay+0x28>
  {
  }
}
 8003db4:	bf00      	nop
 8003db6:	bf00      	nop
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	20000030 	.word	0x20000030

08003dc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	f003 0307 	and.w	r3, r3, #7
 8003dd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8003e08 <__NVIC_SetPriorityGrouping+0x44>)
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003de0:	4013      	ands	r3, r2
 8003de2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003df0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003df4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003df6:	4a04      	ldr	r2, [pc, #16]	@ (8003e08 <__NVIC_SetPriorityGrouping+0x44>)
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	60d3      	str	r3, [r2, #12]
}
 8003dfc:	bf00      	nop
 8003dfe:	3714      	adds	r7, #20
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr
 8003e08:	e000ed00 	.word	0xe000ed00

08003e0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e10:	4b04      	ldr	r3, [pc, #16]	@ (8003e24 <__NVIC_GetPriorityGrouping+0x18>)
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	0a1b      	lsrs	r3, r3, #8
 8003e16:	f003 0307 	and.w	r3, r3, #7
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr
 8003e24:	e000ed00 	.word	0xe000ed00

08003e28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	4603      	mov	r3, r0
 8003e30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	db0b      	blt.n	8003e52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e3a:	79fb      	ldrb	r3, [r7, #7]
 8003e3c:	f003 021f 	and.w	r2, r3, #31
 8003e40:	4907      	ldr	r1, [pc, #28]	@ (8003e60 <__NVIC_EnableIRQ+0x38>)
 8003e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e46:	095b      	lsrs	r3, r3, #5
 8003e48:	2001      	movs	r0, #1
 8003e4a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	e000e100 	.word	0xe000e100

08003e64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	6039      	str	r1, [r7, #0]
 8003e6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	db0a      	blt.n	8003e8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	b2da      	uxtb	r2, r3
 8003e7c:	490c      	ldr	r1, [pc, #48]	@ (8003eb0 <__NVIC_SetPriority+0x4c>)
 8003e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e82:	0112      	lsls	r2, r2, #4
 8003e84:	b2d2      	uxtb	r2, r2
 8003e86:	440b      	add	r3, r1
 8003e88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e8c:	e00a      	b.n	8003ea4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	4908      	ldr	r1, [pc, #32]	@ (8003eb4 <__NVIC_SetPriority+0x50>)
 8003e94:	79fb      	ldrb	r3, [r7, #7]
 8003e96:	f003 030f 	and.w	r3, r3, #15
 8003e9a:	3b04      	subs	r3, #4
 8003e9c:	0112      	lsls	r2, r2, #4
 8003e9e:	b2d2      	uxtb	r2, r2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	761a      	strb	r2, [r3, #24]
}
 8003ea4:	bf00      	nop
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr
 8003eb0:	e000e100 	.word	0xe000e100
 8003eb4:	e000ed00 	.word	0xe000ed00

08003eb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b089      	sub	sp, #36	@ 0x24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f003 0307 	and.w	r3, r3, #7
 8003eca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	f1c3 0307 	rsb	r3, r3, #7
 8003ed2:	2b04      	cmp	r3, #4
 8003ed4:	bf28      	it	cs
 8003ed6:	2304      	movcs	r3, #4
 8003ed8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	3304      	adds	r3, #4
 8003ede:	2b06      	cmp	r3, #6
 8003ee0:	d902      	bls.n	8003ee8 <NVIC_EncodePriority+0x30>
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	3b03      	subs	r3, #3
 8003ee6:	e000      	b.n	8003eea <NVIC_EncodePriority+0x32>
 8003ee8:	2300      	movs	r3, #0
 8003eea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef6:	43da      	mvns	r2, r3
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	401a      	ands	r2, r3
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f00:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	fa01 f303 	lsl.w	r3, r1, r3
 8003f0a:	43d9      	mvns	r1, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f10:	4313      	orrs	r3, r2
         );
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3724      	adds	r7, #36	@ 0x24
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
	...

08003f20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f30:	d301      	bcc.n	8003f36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f32:	2301      	movs	r3, #1
 8003f34:	e00f      	b.n	8003f56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f36:	4a0a      	ldr	r2, [pc, #40]	@ (8003f60 <SysTick_Config+0x40>)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f3e:	210f      	movs	r1, #15
 8003f40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f44:	f7ff ff8e 	bl	8003e64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f48:	4b05      	ldr	r3, [pc, #20]	@ (8003f60 <SysTick_Config+0x40>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f4e:	4b04      	ldr	r3, [pc, #16]	@ (8003f60 <SysTick_Config+0x40>)
 8003f50:	2207      	movs	r2, #7
 8003f52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f54:	2300      	movs	r3, #0
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	e000e010 	.word	0xe000e010

08003f64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f7ff ff29 	bl	8003dc4 <__NVIC_SetPriorityGrouping>
}
 8003f72:	bf00      	nop
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b086      	sub	sp, #24
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	4603      	mov	r3, r0
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	607a      	str	r2, [r7, #4]
 8003f86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f8c:	f7ff ff3e 	bl	8003e0c <__NVIC_GetPriorityGrouping>
 8003f90:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	68b9      	ldr	r1, [r7, #8]
 8003f96:	6978      	ldr	r0, [r7, #20]
 8003f98:	f7ff ff8e 	bl	8003eb8 <NVIC_EncodePriority>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fa2:	4611      	mov	r1, r2
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7ff ff5d 	bl	8003e64 <__NVIC_SetPriority>
}
 8003faa:	bf00      	nop
 8003fac:	3718      	adds	r7, #24
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b082      	sub	sp, #8
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	4603      	mov	r3, r0
 8003fba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7ff ff31 	bl	8003e28 <__NVIC_EnableIRQ>
}
 8003fc6:	bf00      	nop
 8003fc8:	3708      	adds	r7, #8
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b082      	sub	sp, #8
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f7ff ffa2 	bl	8003f20 <SysTick_Config>
 8003fdc:	4603      	mov	r3, r0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}

08003fe6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003fe6:	b580      	push	{r7, lr}
 8003fe8:	b082      	sub	sp, #8
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d101      	bne.n	8003ff8 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e014      	b.n	8004022 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	791b      	ldrb	r3, [r3, #4]
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d105      	bne.n	800400e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f7ff facd 	bl	80035a8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2202      	movs	r2, #2
 8004012:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3708      	adds	r7, #8
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
	...

0800402c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
 8004038:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800403a:	2300      	movs	r3, #0
 800403c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	795b      	ldrb	r3, [r3, #5]
 8004042:	2b01      	cmp	r3, #1
 8004044:	d101      	bne.n	800404a <HAL_DAC_Start_DMA+0x1e>
 8004046:	2302      	movs	r3, #2
 8004048:	e0ab      	b.n	80041a2 <HAL_DAC_Start_DMA+0x176>
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2201      	movs	r2, #1
 800404e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2202      	movs	r2, #2
 8004054:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d12f      	bne.n	80040bc <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	4a52      	ldr	r2, [pc, #328]	@ (80041ac <HAL_DAC_Start_DMA+0x180>)
 8004062:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	4a51      	ldr	r2, [pc, #324]	@ (80041b0 <HAL_DAC_Start_DMA+0x184>)
 800406a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	4a50      	ldr	r2, [pc, #320]	@ (80041b4 <HAL_DAC_Start_DMA+0x188>)
 8004072:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004082:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004084:	6a3b      	ldr	r3, [r7, #32]
 8004086:	2b08      	cmp	r3, #8
 8004088:	d013      	beq.n	80040b2 <HAL_DAC_Start_DMA+0x86>
 800408a:	6a3b      	ldr	r3, [r7, #32]
 800408c:	2b08      	cmp	r3, #8
 800408e:	d845      	bhi.n	800411c <HAL_DAC_Start_DMA+0xf0>
 8004090:	6a3b      	ldr	r3, [r7, #32]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d003      	beq.n	800409e <HAL_DAC_Start_DMA+0x72>
 8004096:	6a3b      	ldr	r3, [r7, #32]
 8004098:	2b04      	cmp	r3, #4
 800409a:	d005      	beq.n	80040a8 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800409c:	e03e      	b.n	800411c <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	3308      	adds	r3, #8
 80040a4:	613b      	str	r3, [r7, #16]
        break;
 80040a6:	e03c      	b.n	8004122 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	330c      	adds	r3, #12
 80040ae:	613b      	str	r3, [r7, #16]
        break;
 80040b0:	e037      	b.n	8004122 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	3310      	adds	r3, #16
 80040b8:	613b      	str	r3, [r7, #16]
        break;
 80040ba:	e032      	b.n	8004122 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	4a3d      	ldr	r2, [pc, #244]	@ (80041b8 <HAL_DAC_Start_DMA+0x18c>)
 80040c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	4a3c      	ldr	r2, [pc, #240]	@ (80041bc <HAL_DAC_Start_DMA+0x190>)
 80040ca:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	4a3b      	ldr	r2, [pc, #236]	@ (80041c0 <HAL_DAC_Start_DMA+0x194>)
 80040d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80040e2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80040e4:	6a3b      	ldr	r3, [r7, #32]
 80040e6:	2b08      	cmp	r3, #8
 80040e8:	d013      	beq.n	8004112 <HAL_DAC_Start_DMA+0xe6>
 80040ea:	6a3b      	ldr	r3, [r7, #32]
 80040ec:	2b08      	cmp	r3, #8
 80040ee:	d817      	bhi.n	8004120 <HAL_DAC_Start_DMA+0xf4>
 80040f0:	6a3b      	ldr	r3, [r7, #32]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d003      	beq.n	80040fe <HAL_DAC_Start_DMA+0xd2>
 80040f6:	6a3b      	ldr	r3, [r7, #32]
 80040f8:	2b04      	cmp	r3, #4
 80040fa:	d005      	beq.n	8004108 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80040fc:	e010      	b.n	8004120 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	3314      	adds	r3, #20
 8004104:	613b      	str	r3, [r7, #16]
        break;
 8004106:	e00c      	b.n	8004122 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	3318      	adds	r3, #24
 800410e:	613b      	str	r3, [r7, #16]
        break;
 8004110:	e007      	b.n	8004122 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	331c      	adds	r3, #28
 8004118:	613b      	str	r3, [r7, #16]
        break;
 800411a:	e002      	b.n	8004122 <HAL_DAC_Start_DMA+0xf6>
        break;
 800411c:	bf00      	nop
 800411e:	e000      	b.n	8004122 <HAL_DAC_Start_DMA+0xf6>
        break;
 8004120:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d111      	bne.n	800414c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004136:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6898      	ldr	r0, [r3, #8]
 800413c:	6879      	ldr	r1, [r7, #4]
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	f000 fed5 	bl	8004ef0 <HAL_DMA_Start_IT>
 8004146:	4603      	mov	r3, r0
 8004148:	75fb      	strb	r3, [r7, #23]
 800414a:	e010      	b.n	800416e <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800415a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	68d8      	ldr	r0, [r3, #12]
 8004160:	6879      	ldr	r1, [r7, #4]
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	f000 fec3 	bl	8004ef0 <HAL_DMA_Start_IT>
 800416a:	4603      	mov	r3, r0
 800416c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8004174:	7dfb      	ldrb	r3, [r7, #23]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d10c      	bne.n	8004194 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	6819      	ldr	r1, [r3, #0]
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	f003 0310 	and.w	r3, r3, #16
 8004186:	2201      	movs	r2, #1
 8004188:	409a      	lsls	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	430a      	orrs	r2, r1
 8004190:	601a      	str	r2, [r3, #0]
 8004192:	e005      	b.n	80041a0 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	691b      	ldr	r3, [r3, #16]
 8004198:	f043 0204 	orr.w	r2, r3, #4
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80041a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3718      	adds	r7, #24
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	08004525 	.word	0x08004525
 80041b0:	08004547 	.word	0x08004547
 80041b4:	08004563 	.word	0x08004563
 80041b8:	080045cd 	.word	0x080045cd
 80041bc:	080045ef 	.word	0x080045ef
 80041c0:	0800460b 	.word	0x0800460b

080041c4 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	6819      	ldr	r1, [r3, #0]
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	f003 0310 	and.w	r3, r3, #16
 80041da:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80041de:	fa02 f303 	lsl.w	r3, r2, r3
 80041e2:	43da      	mvns	r2, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	400a      	ands	r2, r1
 80041ea:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	6819      	ldr	r1, [r3, #0]
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	f003 0310 	and.w	r3, r3, #16
 80041f8:	2201      	movs	r2, #1
 80041fa:	fa02 f303 	lsl.w	r3, r2, r3
 80041fe:	43da      	mvns	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	400a      	ands	r2, r1
 8004206:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10d      	bne.n	800422a <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	4618      	mov	r0, r3
 8004214:	f000 fee7 	bl	8004fe6 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004226:	601a      	str	r2, [r3, #0]
 8004228:	e00c      	b.n	8004244 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	4618      	mov	r0, r3
 8004230:	f000 fed9 	bl	8004fe6 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8004242:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800424e:	b480      	push	{r7}
 8004250:	b083      	sub	sp, #12
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8004256:	bf00      	nop
 8004258:	370c      	adds	r7, #12
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr

08004262 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004262:	b480      	push	{r7}
 8004264:	b083      	sub	sp, #12
 8004266:	af00      	add	r7, sp, #0
 8004268:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800426a:	bf00      	nop
 800426c:	370c      	adds	r7, #12
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr

08004276 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004276:	b480      	push	{r7}
 8004278:	b083      	sub	sp, #12
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800427e:	bf00      	nop
 8004280:	370c      	adds	r7, #12
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr
	...

0800428c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b088      	sub	sp, #32
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8004298:	2300      	movs	r3, #0
 800429a:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	795b      	ldrb	r3, [r3, #5]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d101      	bne.n	80042a8 <HAL_DAC_ConfigChannel+0x1c>
 80042a4:	2302      	movs	r3, #2
 80042a6:	e137      	b.n	8004518 <HAL_DAC_ConfigChannel+0x28c>
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2201      	movs	r2, #1
 80042ac:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2202      	movs	r2, #2
 80042b2:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	2b04      	cmp	r3, #4
 80042ba:	f040 8081 	bne.w	80043c0 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80042be:	f7ff fd51 	bl	8003d64 <HAL_GetTick>
 80042c2:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d140      	bne.n	800434c <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80042ca:	e018      	b.n	80042fe <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80042cc:	f7ff fd4a 	bl	8003d64 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d911      	bls.n	80042fe <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d00a      	beq.n	80042fe <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	f043 0208 	orr.w	r2, r3, #8
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2203      	movs	r2, #3
 80042f8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e10c      	b.n	8004518 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004304:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1df      	bne.n	80042cc <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 800430c:	2001      	movs	r0, #1
 800430e:	f7ff fd35 	bl	8003d7c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68ba      	ldr	r2, [r7, #8]
 8004318:	69d2      	ldr	r2, [r2, #28]
 800431a:	641a      	str	r2, [r3, #64]	@ 0x40
 800431c:	e023      	b.n	8004366 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800431e:	f7ff fd21 	bl	8003d64 <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	2b01      	cmp	r3, #1
 800432a:	d90f      	bls.n	800434c <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004332:	2b00      	cmp	r3, #0
 8004334:	da0a      	bge.n	800434c <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	f043 0208 	orr.w	r2, r3, #8
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2203      	movs	r2, #3
 8004346:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	e0e5      	b.n	8004518 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004352:	2b00      	cmp	r3, #0
 8004354:	dbe3      	blt.n	800431e <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8004356:	2001      	movs	r0, #1
 8004358:	f7ff fd10 	bl	8003d7c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68ba      	ldr	r2, [r7, #8]
 8004362:	69d2      	ldr	r2, [r2, #28]
 8004364:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f003 0310 	and.w	r3, r3, #16
 8004372:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004376:	fa01 f303 	lsl.w	r3, r1, r3
 800437a:	43db      	mvns	r3, r3
 800437c:	ea02 0103 	and.w	r1, r2, r3
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	6a1a      	ldr	r2, [r3, #32]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f003 0310 	and.w	r3, r3, #16
 800438a:	409a      	lsls	r2, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	430a      	orrs	r2, r1
 8004392:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f003 0310 	and.w	r3, r3, #16
 80043a0:	21ff      	movs	r1, #255	@ 0xff
 80043a2:	fa01 f303 	lsl.w	r3, r1, r3
 80043a6:	43db      	mvns	r3, r3
 80043a8:	ea02 0103 	and.w	r1, r2, r3
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f003 0310 	and.w	r3, r3, #16
 80043b6:	409a      	lsls	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	430a      	orrs	r2, r1
 80043be:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	695b      	ldr	r3, [r3, #20]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d11d      	bne.n	8004404 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ce:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f003 0310 	and.w	r3, r3, #16
 80043d6:	221f      	movs	r2, #31
 80043d8:	fa02 f303 	lsl.w	r3, r2, r3
 80043dc:	43db      	mvns	r3, r3
 80043de:	69fa      	ldr	r2, [r7, #28]
 80043e0:	4013      	ands	r3, r2
 80043e2:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	699b      	ldr	r3, [r3, #24]
 80043e8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f003 0310 	and.w	r3, r3, #16
 80043f0:	697a      	ldr	r2, [r7, #20]
 80043f2:	fa02 f303 	lsl.w	r3, r2, r3
 80043f6:	69fa      	ldr	r2, [r7, #28]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	69fa      	ldr	r2, [r7, #28]
 8004402:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800440a:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f003 0310 	and.w	r3, r3, #16
 8004412:	2207      	movs	r2, #7
 8004414:	fa02 f303 	lsl.w	r3, r2, r3
 8004418:	43db      	mvns	r3, r3
 800441a:	69fa      	ldr	r2, [r7, #28]
 800441c:	4013      	ands	r3, r2
 800441e:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	685a      	ldr	r2, [r3, #4]
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	431a      	orrs	r2, r3
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	4313      	orrs	r3, r2
 8004430:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f003 0310 	and.w	r3, r3, #16
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	fa02 f303 	lsl.w	r3, r2, r3
 800443e:	69fa      	ldr	r2, [r7, #28]
 8004440:	4313      	orrs	r3, r2
 8004442:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	69fa      	ldr	r2, [r7, #28]
 800444a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	6819      	ldr	r1, [r3, #0]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f003 0310 	and.w	r3, r3, #16
 8004458:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	43da      	mvns	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	400a      	ands	r2, r1
 8004468:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f003 0310 	and.w	r3, r3, #16
 8004478:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800447c:	fa02 f303 	lsl.w	r3, r2, r3
 8004480:	43db      	mvns	r3, r3
 8004482:	69fa      	ldr	r2, [r7, #28]
 8004484:	4013      	ands	r3, r2
 8004486:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f003 0310 	and.w	r3, r3, #16
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	fa02 f303 	lsl.w	r3, r2, r3
 800449a:	69fa      	ldr	r2, [r7, #28]
 800449c:	4313      	orrs	r3, r2
 800449e:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044a8:	d104      	bne.n	80044b4 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044b0:	61fb      	str	r3, [r7, #28]
 80044b2:	e018      	b.n	80044e6 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d104      	bne.n	80044c6 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80044c2:	61fb      	str	r3, [r7, #28]
 80044c4:	e00f      	b.n	80044e6 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80044c6:	f001 ffff 	bl	80064c8 <HAL_RCC_GetHCLKFreq>
 80044ca:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	4a14      	ldr	r2, [pc, #80]	@ (8004520 <HAL_DAC_ConfigChannel+0x294>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d904      	bls.n	80044de <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044da:	61fb      	str	r3, [r7, #28]
 80044dc:	e003      	b.n	80044e6 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80044e4:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	69fa      	ldr	r2, [r7, #28]
 80044ec:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	6819      	ldr	r1, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f003 0310 	and.w	r3, r3, #16
 80044fa:	22c0      	movs	r2, #192	@ 0xc0
 80044fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004500:	43da      	mvns	r2, r3
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	400a      	ands	r2, r1
 8004508:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2201      	movs	r2, #1
 800450e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004516:	2300      	movs	r3, #0
}
 8004518:	4618      	mov	r0, r3
 800451a:	3720      	adds	r7, #32
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	04c4b400 	.word	0x04c4b400

08004524 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004530:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f7ff fe8b 	bl	800424e <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2201      	movs	r2, #1
 800453c:	711a      	strb	r2, [r3, #4]
}
 800453e:	bf00      	nop
 8004540:	3710      	adds	r7, #16
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}

08004546 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004546:	b580      	push	{r7, lr}
 8004548:	b084      	sub	sp, #16
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004552:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f7ff fe84 	bl	8004262 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800455a:	bf00      	nop
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}

08004562 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8004562:	b580      	push	{r7, lr}
 8004564:	b084      	sub	sp, #16
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800456e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	f043 0204 	orr.w	r2, r3, #4
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800457c:	68f8      	ldr	r0, [r7, #12]
 800457e:	f7ff fe7a 	bl	8004276 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2201      	movs	r2, #1
 8004586:	711a      	strb	r2, [r3, #4]
}
 8004588:	bf00      	nop
 800458a:	3710      	adds	r7, #16
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80045c0:	bf00      	nop
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045d8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f7ff ffd8 	bl	8004590 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2201      	movs	r2, #1
 80045e4:	711a      	strb	r2, [r3, #4]
}
 80045e6:	bf00      	nop
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}

080045ee <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80045ee:	b580      	push	{r7, lr}
 80045f0:	b084      	sub	sp, #16
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045fa:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80045fc:	68f8      	ldr	r0, [r7, #12]
 80045fe:	f7ff ffd1 	bl	80045a4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004602:	bf00      	nop
 8004604:	3710      	adds	r7, #16
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}

0800460a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800460a:	b580      	push	{r7, lr}
 800460c:	b084      	sub	sp, #16
 800460e:	af00      	add	r7, sp, #0
 8004610:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004616:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	f043 0204 	orr.w	r2, r3, #4
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	f7ff ffc7 	bl	80045b8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2201      	movs	r2, #1
 800462e:	711a      	strb	r2, [r3, #4]
}
 8004630:	bf00      	nop
 8004632:	3710      	adds	r7, #16
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d101      	bne.n	800464a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e0ac      	b.n	80047a4 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4618      	mov	r0, r3
 8004650:	f000 fab6 	bl	8004bc0 <DFSDM_GetChannelFromInstance>
 8004654:	4603      	mov	r3, r0
 8004656:	4a55      	ldr	r2, [pc, #340]	@ (80047ac <HAL_DFSDM_ChannelInit+0x174>)
 8004658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d001      	beq.n	8004664 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e09f      	b.n	80047a4 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f7ff f8b9 	bl	80037dc <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800466a:	4b51      	ldr	r3, [pc, #324]	@ (80047b0 <HAL_DFSDM_ChannelInit+0x178>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	3301      	adds	r3, #1
 8004670:	4a4f      	ldr	r2, [pc, #316]	@ (80047b0 <HAL_DFSDM_ChannelInit+0x178>)
 8004672:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8004674:	4b4e      	ldr	r3, [pc, #312]	@ (80047b0 <HAL_DFSDM_ChannelInit+0x178>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2b01      	cmp	r3, #1
 800467a:	d125      	bne.n	80046c8 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800467c:	4b4d      	ldr	r3, [pc, #308]	@ (80047b4 <HAL_DFSDM_ChannelInit+0x17c>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a4c      	ldr	r2, [pc, #304]	@ (80047b4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004682:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004686:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8004688:	4b4a      	ldr	r3, [pc, #296]	@ (80047b4 <HAL_DFSDM_ChannelInit+0x17c>)
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	4948      	ldr	r1, [pc, #288]	@ (80047b4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004692:	4313      	orrs	r3, r2
 8004694:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8004696:	4b47      	ldr	r3, [pc, #284]	@ (80047b4 <HAL_DFSDM_ChannelInit+0x17c>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a46      	ldr	r2, [pc, #280]	@ (80047b4 <HAL_DFSDM_ChannelInit+0x17c>)
 800469c:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80046a0:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	791b      	ldrb	r3, [r3, #4]
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d108      	bne.n	80046bc <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80046aa:	4b42      	ldr	r3, [pc, #264]	@ (80047b4 <HAL_DFSDM_ChannelInit+0x17c>)
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	3b01      	subs	r3, #1
 80046b4:	041b      	lsls	r3, r3, #16
 80046b6:	493f      	ldr	r1, [pc, #252]	@ (80047b4 <HAL_DFSDM_ChannelInit+0x17c>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80046bc:	4b3d      	ldr	r3, [pc, #244]	@ (80047b4 <HAL_DFSDM_ChannelInit+0x17c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a3c      	ldr	r2, [pc, #240]	@ (80047b4 <HAL_DFSDM_ChannelInit+0x17c>)
 80046c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80046c6:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 80046d6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	6819      	ldr	r1, [r3, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80046e6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80046ec:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	430a      	orrs	r2, r1
 80046f4:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f022 020f 	bic.w	r2, r2, #15
 8004704:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	6819      	ldr	r1, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004714:	431a      	orrs	r2, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	430a      	orrs	r2, r1
 800471c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	689a      	ldr	r2, [r3, #8]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 800472c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	6899      	ldr	r1, [r3, #8]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800473c:	3b01      	subs	r3, #1
 800473e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8004740:	431a      	orrs	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	430a      	orrs	r2, r1
 8004748:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	685a      	ldr	r2, [r3, #4]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f002 0207 	and.w	r2, r2, #7
 8004758:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	6859      	ldr	r1, [r3, #4]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004764:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800476a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800476c:	431a      	orrs	r2, r3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	430a      	orrs	r2, r1
 8004774:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004784:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2201      	movs	r2, #1
 800478a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4618      	mov	r0, r3
 8004794:	f000 fa14 	bl	8004bc0 <DFSDM_GetChannelFromInstance>
 8004798:	4602      	mov	r2, r0
 800479a:	4904      	ldr	r1, [pc, #16]	@ (80047ac <HAL_DFSDM_ChannelInit+0x174>)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3708      	adds	r7, #8
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	20099660 	.word	0x20099660
 80047b0:	2009965c 	.word	0x2009965c
 80047b4:	40016000 	.word	0x40016000

080047b8 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e0ca      	b.n	8004960 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a66      	ldr	r2, [pc, #408]	@ (8004968 <HAL_DFSDM_FilterInit+0x1b0>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d109      	bne.n	80047e8 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d003      	beq.n	80047e4 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d101      	bne.n	80047e8 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e0bb      	b.n	8004960 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2201      	movs	r2, #1
 80047f2:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f7fe ff3f 	bl	8003684 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8004814:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	7a1b      	ldrb	r3, [r3, #8]
 800481a:	2b01      	cmp	r3, #1
 800481c:	d108      	bne.n	8004830 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800482c:	601a      	str	r2, [r3, #0]
 800482e:	e007      	b.n	8004840 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 800483e:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	7a5b      	ldrb	r3, [r3, #9]
 8004844:	2b01      	cmp	r3, #1
 8004846:	d108      	bne.n	800485a <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8004856:	601a      	str	r2, [r3, #0]
 8004858:	e007      	b.n	800486a <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8004868:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	6812      	ldr	r2, [r2, #0]
 8004874:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004878:	f023 0308 	bic.w	r3, r3, #8
 800487c:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	2b02      	cmp	r3, #2
 8004884:	d108      	bne.n	8004898 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	6819      	ldr	r1, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	695a      	ldr	r2, [r3, #20]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	430a      	orrs	r2, r1
 8004896:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	7c1b      	ldrb	r3, [r3, #16]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d108      	bne.n	80048b2 <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0210 	orr.w	r2, r2, #16
 80048ae:	601a      	str	r2, [r3, #0]
 80048b0:	e007      	b.n	80048c2 <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f022 0210 	bic.w	r2, r2, #16
 80048c0:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	7c5b      	ldrb	r3, [r3, #17]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d108      	bne.n	80048dc <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f042 0220 	orr.w	r2, r2, #32
 80048d8:	601a      	str	r2, [r3, #0]
 80048da:	e007      	b.n	80048ec <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f022 0220 	bic.w	r2, r2, #32
 80048ea:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	695b      	ldr	r3, [r3, #20]
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	6812      	ldr	r2, [r2, #0]
 80048f6:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 80048fa:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 80048fe:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6959      	ldr	r1, [r3, #20]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a1b      	ldr	r3, [r3, #32]
 800490e:	3b01      	subs	r3, #1
 8004910:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8004912:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004918:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 800491a:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	430a      	orrs	r2, r1
 8004922:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	685a      	ldr	r2, [r3, #4]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	68da      	ldr	r2, [r3, #12]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	699a      	ldr	r2, [r3, #24]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	7c1a      	ldrb	r2, [r3, #16]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f042 0201 	orr.w	r2, r2, #1
 8004954:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2201      	movs	r2, #1
 800495a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 800495e:	2300      	movs	r3, #0
}
 8004960:	4618      	mov	r0, r3
 8004962:	3708      	adds	r7, #8
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}
 8004968:	40016100 	.word	0x40016100

0800496c <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 800496c:	b480      	push	{r7}
 800496e:	b087      	sub	sp, #28
 8004970:	af00      	add	r7, sp, #0
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	60b9      	str	r1, [r7, #8]
 8004976:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004978:	2300      	movs	r3, #0
 800497a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004982:	2b00      	cmp	r3, #0
 8004984:	d02e      	beq.n	80049e4 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 800498c:	2bff      	cmp	r3, #255	@ 0xff
 800498e:	d029      	beq.n	80049e4 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68fa      	ldr	r2, [r7, #12]
 8004998:	6812      	ldr	r2, [r2, #0]
 800499a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800499e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049a2:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d10d      	bne.n	80049c6 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	021b      	lsls	r3, r3, #8
 80049b4:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80049b8:	431a      	orrs	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80049c2:	601a      	str	r2, [r3, #0]
 80049c4:	e00a      	b.n	80049dc <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	6819      	ldr	r1, [r3, #0]
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	021b      	lsls	r3, r3, #8
 80049d0:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	430a      	orrs	r2, r1
 80049da:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80049e2:	e001      	b.n	80049e8 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 80049e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	371c      	adds	r7, #28
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr
	...

080049f8 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a04:	2300      	movs	r3, #0
 8004a06:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d002      	beq.n	8004a14 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d102      	bne.n	8004a1a <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	75fb      	strb	r3, [r7, #23]
 8004a18:	e064      	b.n	8004ae4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a28:	d002      	beq.n	8004a30 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	75fb      	strb	r3, [r7, #23]
 8004a2e:	e059      	b.n	8004ae4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d10e      	bne.n	8004a56 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d10a      	bne.n	8004a56 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a44:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d105      	bne.n	8004a56 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d002      	beq.n	8004a56 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	75fb      	strb	r3, [r7, #23]
 8004a54:	e046      	b.n	8004ae4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d10b      	bne.n	8004a76 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d107      	bne.n	8004a76 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a6a:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004a6c:	2b20      	cmp	r3, #32
 8004a6e:	d102      	bne.n	8004a76 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	75fb      	strb	r3, [r7, #23]
 8004a74:	e036      	b.n	8004ae4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d004      	beq.n	8004a8a <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8004a86:	2b03      	cmp	r3, #3
 8004a88:	d12a      	bne.n	8004ae0 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a8e:	4a18      	ldr	r2, [pc, #96]	@ (8004af0 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8004a90:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a96:	4a17      	ldr	r2, [pc, #92]	@ (8004af4 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8004a98:	635a      	str	r2, [r3, #52]	@ 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a9e:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8004aa0:	2b20      	cmp	r3, #32
 8004aa2:	d101      	bne.n	8004aa8 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8004aa4:	4a14      	ldr	r2, [pc, #80]	@ (8004af8 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8004aa6:	e000      	b.n	8004aaa <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8004aa8:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aae:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	331c      	adds	r3, #28
 8004aba:	4619      	mov	r1, r3
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f000 fa16 	bl	8004ef0 <HAL_DMA_Start_IT>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d006      	beq.n	8004ad8 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	22ff      	movs	r2, #255	@ 0xff
 8004ace:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      status = HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8004ad6:	e005      	b.n	8004ae4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8004ad8:	68f8      	ldr	r0, [r7, #12]
 8004ada:	f000 f8bd 	bl	8004c58 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8004ade:	e001      	b.n	8004ae4 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8004ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3718      	adds	r7, #24
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	bf00      	nop
 8004af0:	08004b81 	.word	0x08004b81
 8004af4:	08004b9d 	.word	0x08004b9d
 8004af8:	08004b65 	.word	0x08004b65

08004afc <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b04:	2300      	movs	r3, #0
 8004b06:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d007      	beq.n	8004b22 <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8004b18:	2b04      	cmp	r3, #4
 8004b1a:	d002      	beq.n	8004b22 <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	73fb      	strb	r3, [r7, #15]
 8004b20:	e007      	b.n	8004b32 <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b26:	4618      	mov	r0, r3
 8004b28:	f000 fa5d 	bl	8004fe6 <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f000 f8e9 	bl	8004d04 <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 8004b32:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3710      	adds	r7, #16
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8004b58:	bf00      	nop
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b70:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8004b72:	68f8      	ldr	r0, [r7, #12]
 8004b74:	f7ff ffe2 	bl	8004b3c <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 8004b78:	bf00      	nop
 8004b7a:	3710      	adds	r7, #16
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b8c:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8004b8e:	68f8      	ldr	r0, [r7, #12]
 8004b90:	f7fe fc7c 	bl	800348c <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 8004b94:	bf00      	nop
 8004b96:	3710      	adds	r7, #16
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba8:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2203      	movs	r2, #3
 8004bae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8004bb0:	68f8      	ldr	r0, [r7, #12]
 8004bb2:	f7ff ffcd 	bl	8004b50 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 8004bb6:	bf00      	nop
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
	...

08004bc0 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a1c      	ldr	r2, [pc, #112]	@ (8004c3c <DFSDM_GetChannelFromInstance+0x7c>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d102      	bne.n	8004bd6 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	60fb      	str	r3, [r7, #12]
 8004bd4:	e02b      	b.n	8004c2e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a19      	ldr	r2, [pc, #100]	@ (8004c40 <DFSDM_GetChannelFromInstance+0x80>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d102      	bne.n	8004be4 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8004bde:	2301      	movs	r3, #1
 8004be0:	60fb      	str	r3, [r7, #12]
 8004be2:	e024      	b.n	8004c2e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a17      	ldr	r2, [pc, #92]	@ (8004c44 <DFSDM_GetChannelFromInstance+0x84>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d102      	bne.n	8004bf2 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004bec:	2302      	movs	r3, #2
 8004bee:	60fb      	str	r3, [r7, #12]
 8004bf0:	e01d      	b.n	8004c2e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a14      	ldr	r2, [pc, #80]	@ (8004c48 <DFSDM_GetChannelFromInstance+0x88>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d102      	bne.n	8004c00 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8004bfa:	2304      	movs	r3, #4
 8004bfc:	60fb      	str	r3, [r7, #12]
 8004bfe:	e016      	b.n	8004c2e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a12      	ldr	r2, [pc, #72]	@ (8004c4c <DFSDM_GetChannelFromInstance+0x8c>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d102      	bne.n	8004c0e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8004c08:	2305      	movs	r3, #5
 8004c0a:	60fb      	str	r3, [r7, #12]
 8004c0c:	e00f      	b.n	8004c2e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a0f      	ldr	r2, [pc, #60]	@ (8004c50 <DFSDM_GetChannelFromInstance+0x90>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d102      	bne.n	8004c1c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8004c16:	2306      	movs	r3, #6
 8004c18:	60fb      	str	r3, [r7, #12]
 8004c1a:	e008      	b.n	8004c2e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a0d      	ldr	r2, [pc, #52]	@ (8004c54 <DFSDM_GetChannelFromInstance+0x94>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d102      	bne.n	8004c2a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8004c24:	2307      	movs	r3, #7
 8004c26:	60fb      	str	r3, [r7, #12]
 8004c28:	e001      	b.n	8004c2e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3714      	adds	r7, #20
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr
 8004c3c:	40016000 	.word	0x40016000
 8004c40:	40016020 	.word	0x40016020
 8004c44:	40016040 	.word	0x40016040
 8004c48:	40016080 	.word	0x40016080
 8004c4c:	400160a0 	.word	0x400160a0
 8004c50:	400160c0 	.word	0x400160c0
 8004c54:	400160e0 	.word	0x400160e0

08004c58 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d108      	bne.n	8004c7a <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004c76:	601a      	str	r2, [r3, #0]
 8004c78:	e033      	b.n	8004ce2 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f022 0201 	bic.w	r2, r2, #1
 8004c88:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8004c98:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f042 0201 	orr.w	r2, r2, #1
 8004ca8:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004cb0:	2b03      	cmp	r3, #3
 8004cb2:	d116      	bne.n	8004ce2 <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d107      	bne.n	8004ccc <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f042 0202 	orr.w	r2, r2, #2
 8004cca:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d102      	bne.n	8004cdc <DFSDM_RegConvStart+0x84>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cda:	e000      	b.n	8004cde <DFSDM_RegConvStart+0x86>
 8004cdc:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	6493      	str	r3, [r2, #72]	@ 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d101      	bne.n	8004cf0 <DFSDM_RegConvStart+0x98>
 8004cec:	2202      	movs	r2, #2
 8004cee:	e000      	b.n	8004cf2 <DFSDM_RegConvStart+0x9a>
 8004cf0:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8004cf8:	bf00      	nop
 8004cfa:	370c      	adds	r7, #12
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr

08004d04 <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b083      	sub	sp, #12
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0201 	bic.w	r2, r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d107      	bne.n	8004d34 <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8004d32:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f042 0201 	orr.w	r2, r2, #1
 8004d42:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004d4a:	2b04      	cmp	r3, #4
 8004d4c:	d116      	bne.n	8004d7c <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d107      	bne.n	8004d66 <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f042 0202 	orr.w	r2, r2, #2
 8004d64:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d102      	bne.n	8004d76 <DFSDM_RegConvStop+0x72>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d74:	e000      	b.n	8004d78 <DFSDM_RegConvStop+0x74>
 8004d76:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d101      	bne.n	8004d8a <DFSDM_RegConvStop+0x86>
 8004d86:	2201      	movs	r2, #1
 8004d88:	e000      	b.n	8004d8c <DFSDM_RegConvStop+0x88>
 8004d8a:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8004d92:	bf00      	nop
 8004d94:	370c      	adds	r7, #12
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr
	...

08004da0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d101      	bne.n	8004db2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e08d      	b.n	8004ece <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	461a      	mov	r2, r3
 8004db8:	4b47      	ldr	r3, [pc, #284]	@ (8004ed8 <HAL_DMA_Init+0x138>)
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d80f      	bhi.n	8004dde <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	4b45      	ldr	r3, [pc, #276]	@ (8004edc <HAL_DMA_Init+0x13c>)
 8004dc6:	4413      	add	r3, r2
 8004dc8:	4a45      	ldr	r2, [pc, #276]	@ (8004ee0 <HAL_DMA_Init+0x140>)
 8004dca:	fba2 2303 	umull	r2, r3, r2, r3
 8004dce:	091b      	lsrs	r3, r3, #4
 8004dd0:	009a      	lsls	r2, r3, #2
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a42      	ldr	r2, [pc, #264]	@ (8004ee4 <HAL_DMA_Init+0x144>)
 8004dda:	641a      	str	r2, [r3, #64]	@ 0x40
 8004ddc:	e00e      	b.n	8004dfc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	461a      	mov	r2, r3
 8004de4:	4b40      	ldr	r3, [pc, #256]	@ (8004ee8 <HAL_DMA_Init+0x148>)
 8004de6:	4413      	add	r3, r2
 8004de8:	4a3d      	ldr	r2, [pc, #244]	@ (8004ee0 <HAL_DMA_Init+0x140>)
 8004dea:	fba2 2303 	umull	r2, r3, r2, r3
 8004dee:	091b      	lsrs	r3, r3, #4
 8004df0:	009a      	lsls	r2, r3, #2
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a3c      	ldr	r2, [pc, #240]	@ (8004eec <HAL_DMA_Init+0x14c>)
 8004dfa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2202      	movs	r2, #2
 8004e00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e16:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004e20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a1b      	ldr	r3, [r3, #32]
 8004e3e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004e40:	68fa      	ldr	r2, [r7, #12]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68fa      	ldr	r2, [r7, #12]
 8004e4c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 fa72 	bl	8005338 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e5c:	d102      	bne.n	8004e64 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	685a      	ldr	r2, [r3, #4]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e6c:	b2d2      	uxtb	r2, r2
 8004e6e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004e78:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d010      	beq.n	8004ea4 <HAL_DMA_Init+0x104>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	2b04      	cmp	r3, #4
 8004e88:	d80c      	bhi.n	8004ea4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 fa92 	bl	80053b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e94:	2200      	movs	r2, #0
 8004e96:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004ea0:	605a      	str	r2, [r3, #4]
 8004ea2:	e008      	b.n	8004eb6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3710      	adds	r7, #16
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	40020407 	.word	0x40020407
 8004edc:	bffdfff8 	.word	0xbffdfff8
 8004ee0:	cccccccd 	.word	0xcccccccd
 8004ee4:	40020000 	.word	0x40020000
 8004ee8:	bffdfbf8 	.word	0xbffdfbf8
 8004eec:	40020400 	.word	0x40020400

08004ef0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b086      	sub	sp, #24
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]
 8004efc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004efe:	2300      	movs	r3, #0
 8004f00:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d101      	bne.n	8004f10 <HAL_DMA_Start_IT+0x20>
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	e066      	b.n	8004fde <HAL_DMA_Start_IT+0xee>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d155      	bne.n	8004fd0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2202      	movs	r2, #2
 8004f28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 0201 	bic.w	r2, r2, #1
 8004f40:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	68b9      	ldr	r1, [r7, #8]
 8004f48:	68f8      	ldr	r0, [r7, #12]
 8004f4a:	f000 f9b6 	bl	80052ba <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d008      	beq.n	8004f68 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f042 020e 	orr.w	r2, r2, #14
 8004f64:	601a      	str	r2, [r3, #0]
 8004f66:	e00f      	b.n	8004f88 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f022 0204 	bic.w	r2, r2, #4
 8004f76:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f042 020a 	orr.w	r2, r2, #10
 8004f86:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d007      	beq.n	8004fa6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fa0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004fa4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d007      	beq.n	8004fbe <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004fbc:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f042 0201 	orr.w	r2, r2, #1
 8004fcc:	601a      	str	r2, [r3, #0]
 8004fce:	e005      	b.n	8004fdc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004fd8:	2302      	movs	r3, #2
 8004fda:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3718      	adds	r7, #24
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}

08004fe6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004fe6:	b480      	push	{r7}
 8004fe8:	b085      	sub	sp, #20
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d008      	beq.n	8005010 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2204      	movs	r2, #4
 8005002:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e040      	b.n	8005092 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f022 020e 	bic.w	r2, r2, #14
 800501e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800502a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800502e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f022 0201 	bic.w	r2, r2, #1
 800503e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005044:	f003 021c 	and.w	r2, r3, #28
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504c:	2101      	movs	r1, #1
 800504e:	fa01 f202 	lsl.w	r2, r1, r2
 8005052:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800505c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005062:	2b00      	cmp	r3, #0
 8005064:	d00c      	beq.n	8005080 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005070:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005074:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800507e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8005090:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005092:	4618      	mov	r0, r3
 8005094:	3714      	adds	r7, #20
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr

0800509e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b084      	sub	sp, #16
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050a6:	2300      	movs	r3, #0
 80050a8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d005      	beq.n	80050c2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2204      	movs	r2, #4
 80050ba:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	73fb      	strb	r3, [r7, #15]
 80050c0:	e047      	b.n	8005152 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f022 020e 	bic.w	r2, r2, #14
 80050d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f022 0201 	bic.w	r2, r2, #1
 80050e0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80050f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050f6:	f003 021c 	and.w	r2, r3, #28
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fe:	2101      	movs	r1, #1
 8005100:	fa01 f202 	lsl.w	r2, r1, r2
 8005104:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800510e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005114:	2b00      	cmp	r3, #0
 8005116:	d00c      	beq.n	8005132 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005122:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005126:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005130:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005146:	2b00      	cmp	r3, #0
 8005148:	d003      	beq.n	8005152 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	4798      	blx	r3
    }
  }
  return status;
 8005152:	7bfb      	ldrb	r3, [r7, #15]
}
 8005154:	4618      	mov	r0, r3
 8005156:	3710      	adds	r7, #16
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}

0800515c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005178:	f003 031c 	and.w	r3, r3, #28
 800517c:	2204      	movs	r2, #4
 800517e:	409a      	lsls	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	4013      	ands	r3, r2
 8005184:	2b00      	cmp	r3, #0
 8005186:	d026      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x7a>
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	f003 0304 	and.w	r3, r3, #4
 800518e:	2b00      	cmp	r3, #0
 8005190:	d021      	beq.n	80051d6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0320 	and.w	r3, r3, #32
 800519c:	2b00      	cmp	r3, #0
 800519e:	d107      	bne.n	80051b0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f022 0204 	bic.w	r2, r2, #4
 80051ae:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051b4:	f003 021c 	and.w	r2, r3, #28
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051bc:	2104      	movs	r1, #4
 80051be:	fa01 f202 	lsl.w	r2, r1, r2
 80051c2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d071      	beq.n	80052b0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80051d4:	e06c      	b.n	80052b0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051da:	f003 031c 	and.w	r3, r3, #28
 80051de:	2202      	movs	r2, #2
 80051e0:	409a      	lsls	r2, r3
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	4013      	ands	r3, r2
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d02e      	beq.n	8005248 <HAL_DMA_IRQHandler+0xec>
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	f003 0302 	and.w	r3, r3, #2
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d029      	beq.n	8005248 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0320 	and.w	r3, r3, #32
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10b      	bne.n	800521a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 020a 	bic.w	r2, r2, #10
 8005210:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800521e:	f003 021c 	and.w	r2, r3, #28
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005226:	2102      	movs	r1, #2
 8005228:	fa01 f202 	lsl.w	r2, r1, r2
 800522c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523a:	2b00      	cmp	r3, #0
 800523c:	d038      	beq.n	80052b0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005246:	e033      	b.n	80052b0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800524c:	f003 031c 	and.w	r3, r3, #28
 8005250:	2208      	movs	r2, #8
 8005252:	409a      	lsls	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	4013      	ands	r3, r2
 8005258:	2b00      	cmp	r3, #0
 800525a:	d02a      	beq.n	80052b2 <HAL_DMA_IRQHandler+0x156>
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	f003 0308 	and.w	r3, r3, #8
 8005262:	2b00      	cmp	r3, #0
 8005264:	d025      	beq.n	80052b2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f022 020e 	bic.w	r2, r2, #14
 8005274:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800527a:	f003 021c 	and.w	r2, r3, #28
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005282:	2101      	movs	r1, #1
 8005284:	fa01 f202 	lsl.w	r2, r1, r2
 8005288:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2201      	movs	r2, #1
 800528e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d004      	beq.n	80052b2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80052b0:	bf00      	nop
 80052b2:	bf00      	nop
}
 80052b4:	3710      	adds	r7, #16
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}

080052ba <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052ba:	b480      	push	{r7}
 80052bc:	b085      	sub	sp, #20
 80052be:	af00      	add	r7, sp, #0
 80052c0:	60f8      	str	r0, [r7, #12]
 80052c2:	60b9      	str	r1, [r7, #8]
 80052c4:	607a      	str	r2, [r7, #4]
 80052c6:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052cc:	68fa      	ldr	r2, [r7, #12]
 80052ce:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80052d0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d004      	beq.n	80052e4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052de:	68fa      	ldr	r2, [r7, #12]
 80052e0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80052e2:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052e8:	f003 021c 	and.w	r2, r3, #28
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f0:	2101      	movs	r1, #1
 80052f2:	fa01 f202 	lsl.w	r2, r1, r2
 80052f6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	683a      	ldr	r2, [r7, #0]
 80052fe:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	2b10      	cmp	r3, #16
 8005306:	d108      	bne.n	800531a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68ba      	ldr	r2, [r7, #8]
 8005316:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005318:	e007      	b.n	800532a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	60da      	str	r2, [r3, #12]
}
 800532a:	bf00      	nop
 800532c:	3714      	adds	r7, #20
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
	...

08005338 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	461a      	mov	r2, r3
 8005346:	4b17      	ldr	r3, [pc, #92]	@ (80053a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005348:	429a      	cmp	r2, r3
 800534a:	d80a      	bhi.n	8005362 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005350:	089b      	lsrs	r3, r3, #2
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005358:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	6493      	str	r3, [r2, #72]	@ 0x48
 8005360:	e007      	b.n	8005372 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005366:	089b      	lsrs	r3, r3, #2
 8005368:	009a      	lsls	r2, r3, #2
 800536a:	4b0f      	ldr	r3, [pc, #60]	@ (80053a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800536c:	4413      	add	r3, r2
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	b2db      	uxtb	r3, r3
 8005378:	3b08      	subs	r3, #8
 800537a:	4a0c      	ldr	r2, [pc, #48]	@ (80053ac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800537c:	fba2 2303 	umull	r2, r3, r2, r3
 8005380:	091b      	lsrs	r3, r3, #4
 8005382:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a0a      	ldr	r2, [pc, #40]	@ (80053b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005388:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f003 031f 	and.w	r3, r3, #31
 8005390:	2201      	movs	r2, #1
 8005392:	409a      	lsls	r2, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005398:	bf00      	nop
 800539a:	3714      	adds	r7, #20
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr
 80053a4:	40020407 	.word	0x40020407
 80053a8:	4002081c 	.word	0x4002081c
 80053ac:	cccccccd 	.word	0xcccccccd
 80053b0:	40020880 	.word	0x40020880

080053b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b085      	sub	sp, #20
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	4b0b      	ldr	r3, [pc, #44]	@ (80053f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80053c8:	4413      	add	r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	461a      	mov	r2, r3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a08      	ldr	r2, [pc, #32]	@ (80053f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80053d6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	3b01      	subs	r3, #1
 80053dc:	f003 0303 	and.w	r3, r3, #3
 80053e0:	2201      	movs	r2, #1
 80053e2:	409a      	lsls	r2, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80053e8:	bf00      	nop
 80053ea:	3714      	adds	r7, #20
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr
 80053f4:	1000823f 	.word	0x1000823f
 80053f8:	40020940 	.word	0x40020940

080053fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b087      	sub	sp, #28
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005406:	2300      	movs	r3, #0
 8005408:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800540a:	e166      	b.n	80056da <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	2101      	movs	r1, #1
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	fa01 f303 	lsl.w	r3, r1, r3
 8005418:	4013      	ands	r3, r2
 800541a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2b00      	cmp	r3, #0
 8005420:	f000 8158 	beq.w	80056d4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f003 0303 	and.w	r3, r3, #3
 800542c:	2b01      	cmp	r3, #1
 800542e:	d005      	beq.n	800543c <HAL_GPIO_Init+0x40>
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	f003 0303 	and.w	r3, r3, #3
 8005438:	2b02      	cmp	r3, #2
 800543a:	d130      	bne.n	800549e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	005b      	lsls	r3, r3, #1
 8005446:	2203      	movs	r2, #3
 8005448:	fa02 f303 	lsl.w	r3, r2, r3
 800544c:	43db      	mvns	r3, r3
 800544e:	693a      	ldr	r2, [r7, #16]
 8005450:	4013      	ands	r3, r2
 8005452:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	68da      	ldr	r2, [r3, #12]
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	005b      	lsls	r3, r3, #1
 800545c:	fa02 f303 	lsl.w	r3, r2, r3
 8005460:	693a      	ldr	r2, [r7, #16]
 8005462:	4313      	orrs	r3, r2
 8005464:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005472:	2201      	movs	r2, #1
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	fa02 f303 	lsl.w	r3, r2, r3
 800547a:	43db      	mvns	r3, r3
 800547c:	693a      	ldr	r2, [r7, #16]
 800547e:	4013      	ands	r3, r2
 8005480:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	091b      	lsrs	r3, r3, #4
 8005488:	f003 0201 	and.w	r2, r3, #1
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	fa02 f303 	lsl.w	r3, r2, r3
 8005492:	693a      	ldr	r2, [r7, #16]
 8005494:	4313      	orrs	r3, r2
 8005496:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	f003 0303 	and.w	r3, r3, #3
 80054a6:	2b03      	cmp	r3, #3
 80054a8:	d017      	beq.n	80054da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	2203      	movs	r2, #3
 80054b6:	fa02 f303 	lsl.w	r3, r2, r3
 80054ba:	43db      	mvns	r3, r3
 80054bc:	693a      	ldr	r2, [r7, #16]
 80054be:	4013      	ands	r3, r2
 80054c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	689a      	ldr	r2, [r3, #8]
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	005b      	lsls	r3, r3, #1
 80054ca:	fa02 f303 	lsl.w	r3, r2, r3
 80054ce:	693a      	ldr	r2, [r7, #16]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	693a      	ldr	r2, [r7, #16]
 80054d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f003 0303 	and.w	r3, r3, #3
 80054e2:	2b02      	cmp	r3, #2
 80054e4:	d123      	bne.n	800552e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	08da      	lsrs	r2, r3, #3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	3208      	adds	r2, #8
 80054ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	f003 0307 	and.w	r3, r3, #7
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	220f      	movs	r2, #15
 80054fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005502:	43db      	mvns	r3, r3
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	4013      	ands	r3, r2
 8005508:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	691a      	ldr	r2, [r3, #16]
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f003 0307 	and.w	r3, r3, #7
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	fa02 f303 	lsl.w	r3, r2, r3
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	4313      	orrs	r3, r2
 800551e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	08da      	lsrs	r2, r3, #3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	3208      	adds	r2, #8
 8005528:	6939      	ldr	r1, [r7, #16]
 800552a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	005b      	lsls	r3, r3, #1
 8005538:	2203      	movs	r2, #3
 800553a:	fa02 f303 	lsl.w	r3, r2, r3
 800553e:	43db      	mvns	r3, r3
 8005540:	693a      	ldr	r2, [r7, #16]
 8005542:	4013      	ands	r3, r2
 8005544:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	f003 0203 	and.w	r2, r3, #3
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	005b      	lsls	r3, r3, #1
 8005552:	fa02 f303 	lsl.w	r3, r2, r3
 8005556:	693a      	ldr	r2, [r7, #16]
 8005558:	4313      	orrs	r3, r2
 800555a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	693a      	ldr	r2, [r7, #16]
 8005560:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800556a:	2b00      	cmp	r3, #0
 800556c:	f000 80b2 	beq.w	80056d4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005570:	4b61      	ldr	r3, [pc, #388]	@ (80056f8 <HAL_GPIO_Init+0x2fc>)
 8005572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005574:	4a60      	ldr	r2, [pc, #384]	@ (80056f8 <HAL_GPIO_Init+0x2fc>)
 8005576:	f043 0301 	orr.w	r3, r3, #1
 800557a:	6613      	str	r3, [r2, #96]	@ 0x60
 800557c:	4b5e      	ldr	r3, [pc, #376]	@ (80056f8 <HAL_GPIO_Init+0x2fc>)
 800557e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	60bb      	str	r3, [r7, #8]
 8005586:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005588:	4a5c      	ldr	r2, [pc, #368]	@ (80056fc <HAL_GPIO_Init+0x300>)
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	089b      	lsrs	r3, r3, #2
 800558e:	3302      	adds	r3, #2
 8005590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005594:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	f003 0303 	and.w	r3, r3, #3
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	220f      	movs	r2, #15
 80055a0:	fa02 f303 	lsl.w	r3, r2, r3
 80055a4:	43db      	mvns	r3, r3
 80055a6:	693a      	ldr	r2, [r7, #16]
 80055a8:	4013      	ands	r3, r2
 80055aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80055b2:	d02b      	beq.n	800560c <HAL_GPIO_Init+0x210>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	4a52      	ldr	r2, [pc, #328]	@ (8005700 <HAL_GPIO_Init+0x304>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d025      	beq.n	8005608 <HAL_GPIO_Init+0x20c>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	4a51      	ldr	r2, [pc, #324]	@ (8005704 <HAL_GPIO_Init+0x308>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d01f      	beq.n	8005604 <HAL_GPIO_Init+0x208>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	4a50      	ldr	r2, [pc, #320]	@ (8005708 <HAL_GPIO_Init+0x30c>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d019      	beq.n	8005600 <HAL_GPIO_Init+0x204>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a4f      	ldr	r2, [pc, #316]	@ (800570c <HAL_GPIO_Init+0x310>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d013      	beq.n	80055fc <HAL_GPIO_Init+0x200>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a4e      	ldr	r2, [pc, #312]	@ (8005710 <HAL_GPIO_Init+0x314>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d00d      	beq.n	80055f8 <HAL_GPIO_Init+0x1fc>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a4d      	ldr	r2, [pc, #308]	@ (8005714 <HAL_GPIO_Init+0x318>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d007      	beq.n	80055f4 <HAL_GPIO_Init+0x1f8>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a4c      	ldr	r2, [pc, #304]	@ (8005718 <HAL_GPIO_Init+0x31c>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d101      	bne.n	80055f0 <HAL_GPIO_Init+0x1f4>
 80055ec:	2307      	movs	r3, #7
 80055ee:	e00e      	b.n	800560e <HAL_GPIO_Init+0x212>
 80055f0:	2308      	movs	r3, #8
 80055f2:	e00c      	b.n	800560e <HAL_GPIO_Init+0x212>
 80055f4:	2306      	movs	r3, #6
 80055f6:	e00a      	b.n	800560e <HAL_GPIO_Init+0x212>
 80055f8:	2305      	movs	r3, #5
 80055fa:	e008      	b.n	800560e <HAL_GPIO_Init+0x212>
 80055fc:	2304      	movs	r3, #4
 80055fe:	e006      	b.n	800560e <HAL_GPIO_Init+0x212>
 8005600:	2303      	movs	r3, #3
 8005602:	e004      	b.n	800560e <HAL_GPIO_Init+0x212>
 8005604:	2302      	movs	r3, #2
 8005606:	e002      	b.n	800560e <HAL_GPIO_Init+0x212>
 8005608:	2301      	movs	r3, #1
 800560a:	e000      	b.n	800560e <HAL_GPIO_Init+0x212>
 800560c:	2300      	movs	r3, #0
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	f002 0203 	and.w	r2, r2, #3
 8005614:	0092      	lsls	r2, r2, #2
 8005616:	4093      	lsls	r3, r2
 8005618:	693a      	ldr	r2, [r7, #16]
 800561a:	4313      	orrs	r3, r2
 800561c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800561e:	4937      	ldr	r1, [pc, #220]	@ (80056fc <HAL_GPIO_Init+0x300>)
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	089b      	lsrs	r3, r3, #2
 8005624:	3302      	adds	r3, #2
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800562c:	4b3b      	ldr	r3, [pc, #236]	@ (800571c <HAL_GPIO_Init+0x320>)
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	43db      	mvns	r3, r3
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	4013      	ands	r3, r2
 800563a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d003      	beq.n	8005650 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005648:	693a      	ldr	r2, [r7, #16]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	4313      	orrs	r3, r2
 800564e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005650:	4a32      	ldr	r2, [pc, #200]	@ (800571c <HAL_GPIO_Init+0x320>)
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005656:	4b31      	ldr	r3, [pc, #196]	@ (800571c <HAL_GPIO_Init+0x320>)
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	43db      	mvns	r3, r3
 8005660:	693a      	ldr	r2, [r7, #16]
 8005662:	4013      	ands	r3, r2
 8005664:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800566e:	2b00      	cmp	r3, #0
 8005670:	d003      	beq.n	800567a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8005672:	693a      	ldr	r2, [r7, #16]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	4313      	orrs	r3, r2
 8005678:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800567a:	4a28      	ldr	r2, [pc, #160]	@ (800571c <HAL_GPIO_Init+0x320>)
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005680:	4b26      	ldr	r3, [pc, #152]	@ (800571c <HAL_GPIO_Init+0x320>)
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	43db      	mvns	r3, r3
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	4013      	ands	r3, r2
 800568e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005698:	2b00      	cmp	r3, #0
 800569a:	d003      	beq.n	80056a4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80056a4:	4a1d      	ldr	r2, [pc, #116]	@ (800571c <HAL_GPIO_Init+0x320>)
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80056aa:	4b1c      	ldr	r3, [pc, #112]	@ (800571c <HAL_GPIO_Init+0x320>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	43db      	mvns	r3, r3
 80056b4:	693a      	ldr	r2, [r7, #16]
 80056b6:	4013      	ands	r3, r2
 80056b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d003      	beq.n	80056ce <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80056c6:	693a      	ldr	r2, [r7, #16]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80056ce:	4a13      	ldr	r2, [pc, #76]	@ (800571c <HAL_GPIO_Init+0x320>)
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	3301      	adds	r3, #1
 80056d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	fa22 f303 	lsr.w	r3, r2, r3
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	f47f ae91 	bne.w	800540c <HAL_GPIO_Init+0x10>
  }
}
 80056ea:	bf00      	nop
 80056ec:	bf00      	nop
 80056ee:	371c      	adds	r7, #28
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	40021000 	.word	0x40021000
 80056fc:	40010000 	.word	0x40010000
 8005700:	48000400 	.word	0x48000400
 8005704:	48000800 	.word	0x48000800
 8005708:	48000c00 	.word	0x48000c00
 800570c:	48001000 	.word	0x48001000
 8005710:	48001400 	.word	0x48001400
 8005714:	48001800 	.word	0x48001800
 8005718:	48001c00 	.word	0x48001c00
 800571c:	40010400 	.word	0x40010400

08005720 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	460b      	mov	r3, r1
 800572a:	807b      	strh	r3, [r7, #2]
 800572c:	4613      	mov	r3, r2
 800572e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005730:	787b      	ldrb	r3, [r7, #1]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d003      	beq.n	800573e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005736:	887a      	ldrh	r2, [r7, #2]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800573c:	e002      	b.n	8005744 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800573e:	887a      	ldrh	r2, [r7, #2]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005744:	bf00      	nop
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr

08005750 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b082      	sub	sp, #8
 8005754:	af00      	add	r7, sp, #0
 8005756:	4603      	mov	r3, r0
 8005758:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800575a:	4b08      	ldr	r3, [pc, #32]	@ (800577c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800575c:	695a      	ldr	r2, [r3, #20]
 800575e:	88fb      	ldrh	r3, [r7, #6]
 8005760:	4013      	ands	r3, r2
 8005762:	2b00      	cmp	r3, #0
 8005764:	d006      	beq.n	8005774 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005766:	4a05      	ldr	r2, [pc, #20]	@ (800577c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005768:	88fb      	ldrh	r3, [r7, #6]
 800576a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800576c:	88fb      	ldrh	r3, [r7, #6]
 800576e:	4618      	mov	r0, r3
 8005770:	f7fd fe80 	bl	8003474 <HAL_GPIO_EXTI_Callback>
  }
}
 8005774:	bf00      	nop
 8005776:	3708      	adds	r7, #8
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	40010400 	.word	0x40010400

08005780 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005780:	b480      	push	{r7}
 8005782:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005784:	4b0d      	ldr	r3, [pc, #52]	@ (80057bc <HAL_PWREx_GetVoltageRange+0x3c>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800578c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005790:	d102      	bne.n	8005798 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005792:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005796:	e00b      	b.n	80057b0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005798:	4b08      	ldr	r3, [pc, #32]	@ (80057bc <HAL_PWREx_GetVoltageRange+0x3c>)
 800579a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800579e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057a6:	d102      	bne.n	80057ae <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80057a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80057ac:	e000      	b.n	80057b0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80057ae:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
 80057ba:	bf00      	nop
 80057bc:	40007000 	.word	0x40007000

080057c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b085      	sub	sp, #20
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d141      	bne.n	8005852 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80057ce:	4b4b      	ldr	r3, [pc, #300]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80057d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057da:	d131      	bne.n	8005840 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80057dc:	4b47      	ldr	r3, [pc, #284]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057e2:	4a46      	ldr	r2, [pc, #280]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80057ec:	4b43      	ldr	r3, [pc, #268]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80057f4:	4a41      	ldr	r2, [pc, #260]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80057fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80057fc:	4b40      	ldr	r3, [pc, #256]	@ (8005900 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2232      	movs	r2, #50	@ 0x32
 8005802:	fb02 f303 	mul.w	r3, r2, r3
 8005806:	4a3f      	ldr	r2, [pc, #252]	@ (8005904 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005808:	fba2 2303 	umull	r2, r3, r2, r3
 800580c:	0c9b      	lsrs	r3, r3, #18
 800580e:	3301      	adds	r3, #1
 8005810:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005812:	e002      	b.n	800581a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	3b01      	subs	r3, #1
 8005818:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800581a:	4b38      	ldr	r3, [pc, #224]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800581c:	695b      	ldr	r3, [r3, #20]
 800581e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005822:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005826:	d102      	bne.n	800582e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1f2      	bne.n	8005814 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800582e:	4b33      	ldr	r3, [pc, #204]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800583a:	d158      	bne.n	80058ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800583c:	2303      	movs	r3, #3
 800583e:	e057      	b.n	80058f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005840:	4b2e      	ldr	r3, [pc, #184]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005846:	4a2d      	ldr	r2, [pc, #180]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005848:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800584c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005850:	e04d      	b.n	80058ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005858:	d141      	bne.n	80058de <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800585a:	4b28      	ldr	r3, [pc, #160]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005866:	d131      	bne.n	80058cc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005868:	4b24      	ldr	r3, [pc, #144]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800586a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800586e:	4a23      	ldr	r2, [pc, #140]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005874:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005878:	4b20      	ldr	r3, [pc, #128]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005880:	4a1e      	ldr	r2, [pc, #120]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005882:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005886:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005888:	4b1d      	ldr	r3, [pc, #116]	@ (8005900 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2232      	movs	r2, #50	@ 0x32
 800588e:	fb02 f303 	mul.w	r3, r2, r3
 8005892:	4a1c      	ldr	r2, [pc, #112]	@ (8005904 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005894:	fba2 2303 	umull	r2, r3, r2, r3
 8005898:	0c9b      	lsrs	r3, r3, #18
 800589a:	3301      	adds	r3, #1
 800589c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800589e:	e002      	b.n	80058a6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	3b01      	subs	r3, #1
 80058a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80058a6:	4b15      	ldr	r3, [pc, #84]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058b2:	d102      	bne.n	80058ba <HAL_PWREx_ControlVoltageScaling+0xfa>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1f2      	bne.n	80058a0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80058ba:	4b10      	ldr	r3, [pc, #64]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058c6:	d112      	bne.n	80058ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e011      	b.n	80058f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80058cc:	4b0b      	ldr	r3, [pc, #44]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058d2:	4a0a      	ldr	r2, [pc, #40]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80058dc:	e007      	b.n	80058ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80058de:	4b07      	ldr	r3, [pc, #28]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80058e6:	4a05      	ldr	r2, [pc, #20]	@ (80058fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80058ec:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3714      	adds	r7, #20
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr
 80058fc:	40007000 	.word	0x40007000
 8005900:	20000028 	.word	0x20000028
 8005904:	431bde83 	.word	0x431bde83

08005908 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b088      	sub	sp, #32
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d102      	bne.n	800591c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	f000 bc08 	b.w	800612c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800591c:	4b96      	ldr	r3, [pc, #600]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f003 030c 	and.w	r3, r3, #12
 8005924:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005926:	4b94      	ldr	r3, [pc, #592]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	f003 0303 	and.w	r3, r3, #3
 800592e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0310 	and.w	r3, r3, #16
 8005938:	2b00      	cmp	r3, #0
 800593a:	f000 80e4 	beq.w	8005b06 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800593e:	69bb      	ldr	r3, [r7, #24]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d007      	beq.n	8005954 <HAL_RCC_OscConfig+0x4c>
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	2b0c      	cmp	r3, #12
 8005948:	f040 808b 	bne.w	8005a62 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	2b01      	cmp	r3, #1
 8005950:	f040 8087 	bne.w	8005a62 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005954:	4b88      	ldr	r3, [pc, #544]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0302 	and.w	r3, r3, #2
 800595c:	2b00      	cmp	r3, #0
 800595e:	d005      	beq.n	800596c <HAL_RCC_OscConfig+0x64>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	699b      	ldr	r3, [r3, #24]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d101      	bne.n	800596c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005968:	2301      	movs	r3, #1
 800596a:	e3df      	b.n	800612c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a1a      	ldr	r2, [r3, #32]
 8005970:	4b81      	ldr	r3, [pc, #516]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f003 0308 	and.w	r3, r3, #8
 8005978:	2b00      	cmp	r3, #0
 800597a:	d004      	beq.n	8005986 <HAL_RCC_OscConfig+0x7e>
 800597c:	4b7e      	ldr	r3, [pc, #504]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005984:	e005      	b.n	8005992 <HAL_RCC_OscConfig+0x8a>
 8005986:	4b7c      	ldr	r3, [pc, #496]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005988:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800598c:	091b      	lsrs	r3, r3, #4
 800598e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005992:	4293      	cmp	r3, r2
 8005994:	d223      	bcs.n	80059de <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6a1b      	ldr	r3, [r3, #32]
 800599a:	4618      	mov	r0, r3
 800599c:	f000 fdcc 	bl	8006538 <RCC_SetFlashLatencyFromMSIRange>
 80059a0:	4603      	mov	r3, r0
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d001      	beq.n	80059aa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e3c0      	b.n	800612c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80059aa:	4b73      	ldr	r3, [pc, #460]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a72      	ldr	r2, [pc, #456]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 80059b0:	f043 0308 	orr.w	r3, r3, #8
 80059b4:	6013      	str	r3, [r2, #0]
 80059b6:	4b70      	ldr	r3, [pc, #448]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a1b      	ldr	r3, [r3, #32]
 80059c2:	496d      	ldr	r1, [pc, #436]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 80059c4:	4313      	orrs	r3, r2
 80059c6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80059c8:	4b6b      	ldr	r3, [pc, #428]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	69db      	ldr	r3, [r3, #28]
 80059d4:	021b      	lsls	r3, r3, #8
 80059d6:	4968      	ldr	r1, [pc, #416]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	604b      	str	r3, [r1, #4]
 80059dc:	e025      	b.n	8005a2a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80059de:	4b66      	ldr	r3, [pc, #408]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a65      	ldr	r2, [pc, #404]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 80059e4:	f043 0308 	orr.w	r3, r3, #8
 80059e8:	6013      	str	r3, [r2, #0]
 80059ea:	4b63      	ldr	r3, [pc, #396]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a1b      	ldr	r3, [r3, #32]
 80059f6:	4960      	ldr	r1, [pc, #384]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80059fc:	4b5e      	ldr	r3, [pc, #376]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	69db      	ldr	r3, [r3, #28]
 8005a08:	021b      	lsls	r3, r3, #8
 8005a0a:	495b      	ldr	r1, [pc, #364]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d109      	bne.n	8005a2a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a1b      	ldr	r3, [r3, #32]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 fd8c 	bl	8006538 <RCC_SetFlashLatencyFromMSIRange>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e380      	b.n	800612c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a2a:	f000 fcc1 	bl	80063b0 <HAL_RCC_GetSysClockFreq>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	4b51      	ldr	r3, [pc, #324]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	091b      	lsrs	r3, r3, #4
 8005a36:	f003 030f 	and.w	r3, r3, #15
 8005a3a:	4950      	ldr	r1, [pc, #320]	@ (8005b7c <HAL_RCC_OscConfig+0x274>)
 8005a3c:	5ccb      	ldrb	r3, [r1, r3]
 8005a3e:	f003 031f 	and.w	r3, r3, #31
 8005a42:	fa22 f303 	lsr.w	r3, r2, r3
 8005a46:	4a4e      	ldr	r2, [pc, #312]	@ (8005b80 <HAL_RCC_OscConfig+0x278>)
 8005a48:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005a4a:	4b4e      	ldr	r3, [pc, #312]	@ (8005b84 <HAL_RCC_OscConfig+0x27c>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f7fe f938 	bl	8003cc4 <HAL_InitTick>
 8005a54:	4603      	mov	r3, r0
 8005a56:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005a58:	7bfb      	ldrb	r3, [r7, #15]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d052      	beq.n	8005b04 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005a5e:	7bfb      	ldrb	r3, [r7, #15]
 8005a60:	e364      	b.n	800612c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	699b      	ldr	r3, [r3, #24]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d032      	beq.n	8005ad0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005a6a:	4b43      	ldr	r3, [pc, #268]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a42      	ldr	r2, [pc, #264]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005a70:	f043 0301 	orr.w	r3, r3, #1
 8005a74:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005a76:	f7fe f975 	bl	8003d64 <HAL_GetTick>
 8005a7a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a7c:	e008      	b.n	8005a90 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005a7e:	f7fe f971 	bl	8003d64 <HAL_GetTick>
 8005a82:	4602      	mov	r2, r0
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	1ad3      	subs	r3, r2, r3
 8005a88:	2b02      	cmp	r3, #2
 8005a8a:	d901      	bls.n	8005a90 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	e34d      	b.n	800612c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a90:	4b39      	ldr	r3, [pc, #228]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f003 0302 	and.w	r3, r3, #2
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d0f0      	beq.n	8005a7e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a9c:	4b36      	ldr	r3, [pc, #216]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a35      	ldr	r2, [pc, #212]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005aa2:	f043 0308 	orr.w	r3, r3, #8
 8005aa6:	6013      	str	r3, [r2, #0]
 8005aa8:	4b33      	ldr	r3, [pc, #204]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a1b      	ldr	r3, [r3, #32]
 8005ab4:	4930      	ldr	r1, [pc, #192]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005aba:	4b2f      	ldr	r3, [pc, #188]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	69db      	ldr	r3, [r3, #28]
 8005ac6:	021b      	lsls	r3, r3, #8
 8005ac8:	492b      	ldr	r1, [pc, #172]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005aca:	4313      	orrs	r3, r2
 8005acc:	604b      	str	r3, [r1, #4]
 8005ace:	e01a      	b.n	8005b06 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005ad0:	4b29      	ldr	r3, [pc, #164]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a28      	ldr	r2, [pc, #160]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005ad6:	f023 0301 	bic.w	r3, r3, #1
 8005ada:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005adc:	f7fe f942 	bl	8003d64 <HAL_GetTick>
 8005ae0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005ae2:	e008      	b.n	8005af6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005ae4:	f7fe f93e 	bl	8003d64 <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	2b02      	cmp	r3, #2
 8005af0:	d901      	bls.n	8005af6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005af2:	2303      	movs	r3, #3
 8005af4:	e31a      	b.n	800612c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005af6:	4b20      	ldr	r3, [pc, #128]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0302 	and.w	r3, r3, #2
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d1f0      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x1dc>
 8005b02:	e000      	b.n	8005b06 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005b04:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d073      	beq.n	8005bfa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	2b08      	cmp	r3, #8
 8005b16:	d005      	beq.n	8005b24 <HAL_RCC_OscConfig+0x21c>
 8005b18:	69bb      	ldr	r3, [r7, #24]
 8005b1a:	2b0c      	cmp	r3, #12
 8005b1c:	d10e      	bne.n	8005b3c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	2b03      	cmp	r3, #3
 8005b22:	d10b      	bne.n	8005b3c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b24:	4b14      	ldr	r3, [pc, #80]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d063      	beq.n	8005bf8 <HAL_RCC_OscConfig+0x2f0>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d15f      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e2f7      	b.n	800612c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b44:	d106      	bne.n	8005b54 <HAL_RCC_OscConfig+0x24c>
 8005b46:	4b0c      	ldr	r3, [pc, #48]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a0b      	ldr	r2, [pc, #44]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005b4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b50:	6013      	str	r3, [r2, #0]
 8005b52:	e025      	b.n	8005ba0 <HAL_RCC_OscConfig+0x298>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b5c:	d114      	bne.n	8005b88 <HAL_RCC_OscConfig+0x280>
 8005b5e:	4b06      	ldr	r3, [pc, #24]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a05      	ldr	r2, [pc, #20]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005b64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b68:	6013      	str	r3, [r2, #0]
 8005b6a:	4b03      	ldr	r3, [pc, #12]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a02      	ldr	r2, [pc, #8]	@ (8005b78 <HAL_RCC_OscConfig+0x270>)
 8005b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b74:	6013      	str	r3, [r2, #0]
 8005b76:	e013      	b.n	8005ba0 <HAL_RCC_OscConfig+0x298>
 8005b78:	40021000 	.word	0x40021000
 8005b7c:	0800e930 	.word	0x0800e930
 8005b80:	20000028 	.word	0x20000028
 8005b84:	2000002c 	.word	0x2000002c
 8005b88:	4ba0      	ldr	r3, [pc, #640]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a9f      	ldr	r2, [pc, #636]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005b8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b92:	6013      	str	r3, [r2, #0]
 8005b94:	4b9d      	ldr	r3, [pc, #628]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a9c      	ldr	r2, [pc, #624]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005b9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d013      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ba8:	f7fe f8dc 	bl	8003d64 <HAL_GetTick>
 8005bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005bae:	e008      	b.n	8005bc2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bb0:	f7fe f8d8 	bl	8003d64 <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	2b64      	cmp	r3, #100	@ 0x64
 8005bbc:	d901      	bls.n	8005bc2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e2b4      	b.n	800612c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005bc2:	4b92      	ldr	r3, [pc, #584]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d0f0      	beq.n	8005bb0 <HAL_RCC_OscConfig+0x2a8>
 8005bce:	e014      	b.n	8005bfa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bd0:	f7fe f8c8 	bl	8003d64 <HAL_GetTick>
 8005bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005bd6:	e008      	b.n	8005bea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bd8:	f7fe f8c4 	bl	8003d64 <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	2b64      	cmp	r3, #100	@ 0x64
 8005be4:	d901      	bls.n	8005bea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005be6:	2303      	movs	r3, #3
 8005be8:	e2a0      	b.n	800612c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005bea:	4b88      	ldr	r3, [pc, #544]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d1f0      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x2d0>
 8005bf6:	e000      	b.n	8005bfa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 0302 	and.w	r3, r3, #2
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d060      	beq.n	8005cc8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	2b04      	cmp	r3, #4
 8005c0a:	d005      	beq.n	8005c18 <HAL_RCC_OscConfig+0x310>
 8005c0c:	69bb      	ldr	r3, [r7, #24]
 8005c0e:	2b0c      	cmp	r3, #12
 8005c10:	d119      	bne.n	8005c46 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d116      	bne.n	8005c46 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c18:	4b7c      	ldr	r3, [pc, #496]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d005      	beq.n	8005c30 <HAL_RCC_OscConfig+0x328>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d101      	bne.n	8005c30 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e27d      	b.n	800612c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c30:	4b76      	ldr	r3, [pc, #472]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	691b      	ldr	r3, [r3, #16]
 8005c3c:	061b      	lsls	r3, r3, #24
 8005c3e:	4973      	ldr	r1, [pc, #460]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c44:	e040      	b.n	8005cc8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d023      	beq.n	8005c96 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c4e:	4b6f      	ldr	r3, [pc, #444]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a6e      	ldr	r2, [pc, #440]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005c54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c5a:	f7fe f883 	bl	8003d64 <HAL_GetTick>
 8005c5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c60:	e008      	b.n	8005c74 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c62:	f7fe f87f 	bl	8003d64 <HAL_GetTick>
 8005c66:	4602      	mov	r2, r0
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	1ad3      	subs	r3, r2, r3
 8005c6c:	2b02      	cmp	r3, #2
 8005c6e:	d901      	bls.n	8005c74 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005c70:	2303      	movs	r3, #3
 8005c72:	e25b      	b.n	800612c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c74:	4b65      	ldr	r3, [pc, #404]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d0f0      	beq.n	8005c62 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c80:	4b62      	ldr	r3, [pc, #392]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	061b      	lsls	r3, r3, #24
 8005c8e:	495f      	ldr	r1, [pc, #380]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005c90:	4313      	orrs	r3, r2
 8005c92:	604b      	str	r3, [r1, #4]
 8005c94:	e018      	b.n	8005cc8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c96:	4b5d      	ldr	r3, [pc, #372]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a5c      	ldr	r2, [pc, #368]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005c9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ca0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ca2:	f7fe f85f 	bl	8003d64 <HAL_GetTick>
 8005ca6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005ca8:	e008      	b.n	8005cbc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005caa:	f7fe f85b 	bl	8003d64 <HAL_GetTick>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	1ad3      	subs	r3, r2, r3
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d901      	bls.n	8005cbc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005cb8:	2303      	movs	r3, #3
 8005cba:	e237      	b.n	800612c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005cbc:	4b53      	ldr	r3, [pc, #332]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1f0      	bne.n	8005caa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0308 	and.w	r3, r3, #8
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d03c      	beq.n	8005d4e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d01c      	beq.n	8005d16 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005cdc:	4b4b      	ldr	r3, [pc, #300]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005cde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ce2:	4a4a      	ldr	r2, [pc, #296]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005ce4:	f043 0301 	orr.w	r3, r3, #1
 8005ce8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cec:	f7fe f83a 	bl	8003d64 <HAL_GetTick>
 8005cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005cf2:	e008      	b.n	8005d06 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cf4:	f7fe f836 	bl	8003d64 <HAL_GetTick>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	2b02      	cmp	r3, #2
 8005d00:	d901      	bls.n	8005d06 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005d02:	2303      	movs	r3, #3
 8005d04:	e212      	b.n	800612c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005d06:	4b41      	ldr	r3, [pc, #260]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005d08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d0c:	f003 0302 	and.w	r3, r3, #2
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d0ef      	beq.n	8005cf4 <HAL_RCC_OscConfig+0x3ec>
 8005d14:	e01b      	b.n	8005d4e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d16:	4b3d      	ldr	r3, [pc, #244]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005d18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d1c:	4a3b      	ldr	r2, [pc, #236]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005d1e:	f023 0301 	bic.w	r3, r3, #1
 8005d22:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d26:	f7fe f81d 	bl	8003d64 <HAL_GetTick>
 8005d2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005d2c:	e008      	b.n	8005d40 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d2e:	f7fe f819 	bl	8003d64 <HAL_GetTick>
 8005d32:	4602      	mov	r2, r0
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	1ad3      	subs	r3, r2, r3
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	d901      	bls.n	8005d40 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e1f5      	b.n	800612c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005d40:	4b32      	ldr	r3, [pc, #200]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005d42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d46:	f003 0302 	and.w	r3, r3, #2
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1ef      	bne.n	8005d2e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 0304 	and.w	r3, r3, #4
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	f000 80a6 	beq.w	8005ea8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005d60:	4b2a      	ldr	r3, [pc, #168]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d10d      	bne.n	8005d88 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d6c:	4b27      	ldr	r3, [pc, #156]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d70:	4a26      	ldr	r2, [pc, #152]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005d72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d76:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d78:	4b24      	ldr	r3, [pc, #144]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d80:	60bb      	str	r3, [r7, #8]
 8005d82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d84:	2301      	movs	r3, #1
 8005d86:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d88:	4b21      	ldr	r3, [pc, #132]	@ (8005e10 <HAL_RCC_OscConfig+0x508>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d118      	bne.n	8005dc6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d94:	4b1e      	ldr	r3, [pc, #120]	@ (8005e10 <HAL_RCC_OscConfig+0x508>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a1d      	ldr	r2, [pc, #116]	@ (8005e10 <HAL_RCC_OscConfig+0x508>)
 8005d9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d9e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005da0:	f7fd ffe0 	bl	8003d64 <HAL_GetTick>
 8005da4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005da6:	e008      	b.n	8005dba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005da8:	f7fd ffdc 	bl	8003d64 <HAL_GetTick>
 8005dac:	4602      	mov	r2, r0
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	d901      	bls.n	8005dba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	e1b8      	b.n	800612c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005dba:	4b15      	ldr	r3, [pc, #84]	@ (8005e10 <HAL_RCC_OscConfig+0x508>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d0f0      	beq.n	8005da8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d108      	bne.n	8005de0 <HAL_RCC_OscConfig+0x4d8>
 8005dce:	4b0f      	ldr	r3, [pc, #60]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dd4:	4a0d      	ldr	r2, [pc, #52]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005dd6:	f043 0301 	orr.w	r3, r3, #1
 8005dda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005dde:	e029      	b.n	8005e34 <HAL_RCC_OscConfig+0x52c>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	2b05      	cmp	r3, #5
 8005de6:	d115      	bne.n	8005e14 <HAL_RCC_OscConfig+0x50c>
 8005de8:	4b08      	ldr	r3, [pc, #32]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dee:	4a07      	ldr	r2, [pc, #28]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005df0:	f043 0304 	orr.w	r3, r3, #4
 8005df4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005df8:	4b04      	ldr	r3, [pc, #16]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dfe:	4a03      	ldr	r2, [pc, #12]	@ (8005e0c <HAL_RCC_OscConfig+0x504>)
 8005e00:	f043 0301 	orr.w	r3, r3, #1
 8005e04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005e08:	e014      	b.n	8005e34 <HAL_RCC_OscConfig+0x52c>
 8005e0a:	bf00      	nop
 8005e0c:	40021000 	.word	0x40021000
 8005e10:	40007000 	.word	0x40007000
 8005e14:	4b9d      	ldr	r3, [pc, #628]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e1a:	4a9c      	ldr	r2, [pc, #624]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005e1c:	f023 0301 	bic.w	r3, r3, #1
 8005e20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005e24:	4b99      	ldr	r3, [pc, #612]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e2a:	4a98      	ldr	r2, [pc, #608]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005e2c:	f023 0304 	bic.w	r3, r3, #4
 8005e30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d016      	beq.n	8005e6a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e3c:	f7fd ff92 	bl	8003d64 <HAL_GetTick>
 8005e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e42:	e00a      	b.n	8005e5a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e44:	f7fd ff8e 	bl	8003d64 <HAL_GetTick>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d901      	bls.n	8005e5a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e168      	b.n	800612c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e5a:	4b8c      	ldr	r3, [pc, #560]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e60:	f003 0302 	and.w	r3, r3, #2
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d0ed      	beq.n	8005e44 <HAL_RCC_OscConfig+0x53c>
 8005e68:	e015      	b.n	8005e96 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e6a:	f7fd ff7b 	bl	8003d64 <HAL_GetTick>
 8005e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e70:	e00a      	b.n	8005e88 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e72:	f7fd ff77 	bl	8003d64 <HAL_GetTick>
 8005e76:	4602      	mov	r2, r0
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	1ad3      	subs	r3, r2, r3
 8005e7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d901      	bls.n	8005e88 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e151      	b.n	800612c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e88:	4b80      	ldr	r3, [pc, #512]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e8e:	f003 0302 	and.w	r3, r3, #2
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d1ed      	bne.n	8005e72 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e96:	7ffb      	ldrb	r3, [r7, #31]
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d105      	bne.n	8005ea8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e9c:	4b7b      	ldr	r3, [pc, #492]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ea0:	4a7a      	ldr	r2, [pc, #488]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005ea2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ea6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 0320 	and.w	r3, r3, #32
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d03c      	beq.n	8005f2e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d01c      	beq.n	8005ef6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005ebc:	4b73      	ldr	r3, [pc, #460]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005ebe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ec2:	4a72      	ldr	r2, [pc, #456]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005ec4:	f043 0301 	orr.w	r3, r3, #1
 8005ec8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ecc:	f7fd ff4a 	bl	8003d64 <HAL_GetTick>
 8005ed0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005ed2:	e008      	b.n	8005ee6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ed4:	f7fd ff46 	bl	8003d64 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d901      	bls.n	8005ee6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e122      	b.n	800612c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005ee6:	4b69      	ldr	r3, [pc, #420]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005ee8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005eec:	f003 0302 	and.w	r3, r3, #2
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d0ef      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x5cc>
 8005ef4:	e01b      	b.n	8005f2e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ef6:	4b65      	ldr	r3, [pc, #404]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005ef8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005efc:	4a63      	ldr	r2, [pc, #396]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005efe:	f023 0301 	bic.w	r3, r3, #1
 8005f02:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f06:	f7fd ff2d 	bl	8003d64 <HAL_GetTick>
 8005f0a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005f0c:	e008      	b.n	8005f20 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f0e:	f7fd ff29 	bl	8003d64 <HAL_GetTick>
 8005f12:	4602      	mov	r2, r0
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	1ad3      	subs	r3, r2, r3
 8005f18:	2b02      	cmp	r3, #2
 8005f1a:	d901      	bls.n	8005f20 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005f1c:	2303      	movs	r3, #3
 8005f1e:	e105      	b.n	800612c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005f20:	4b5a      	ldr	r3, [pc, #360]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005f22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f26:	f003 0302 	and.w	r3, r3, #2
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d1ef      	bne.n	8005f0e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f000 80f9 	beq.w	800612a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	f040 80cf 	bne.w	80060e0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005f42:	4b52      	ldr	r3, [pc, #328]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	f003 0203 	and.w	r2, r3, #3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d12c      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f60:	3b01      	subs	r3, #1
 8005f62:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d123      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f72:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d11b      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f82:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d113      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f92:	085b      	lsrs	r3, r3, #1
 8005f94:	3b01      	subs	r3, #1
 8005f96:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d109      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa6:	085b      	lsrs	r3, r3, #1
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d071      	beq.n	8006094 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	2b0c      	cmp	r3, #12
 8005fb4:	d068      	beq.n	8006088 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005fb6:	4b35      	ldr	r3, [pc, #212]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d105      	bne.n	8005fce <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005fc2:	4b32      	ldr	r3, [pc, #200]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d001      	beq.n	8005fd2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e0ac      	b.n	800612c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005fd2:	4b2e      	ldr	r3, [pc, #184]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a2d      	ldr	r2, [pc, #180]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005fd8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fdc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005fde:	f7fd fec1 	bl	8003d64 <HAL_GetTick>
 8005fe2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fe4:	e008      	b.n	8005ff8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fe6:	f7fd febd 	bl	8003d64 <HAL_GetTick>
 8005fea:	4602      	mov	r2, r0
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	1ad3      	subs	r3, r2, r3
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	d901      	bls.n	8005ff8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005ff4:	2303      	movs	r3, #3
 8005ff6:	e099      	b.n	800612c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ff8:	4b24      	ldr	r3, [pc, #144]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006000:	2b00      	cmp	r3, #0
 8006002:	d1f0      	bne.n	8005fe6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006004:	4b21      	ldr	r3, [pc, #132]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8006006:	68da      	ldr	r2, [r3, #12]
 8006008:	4b21      	ldr	r3, [pc, #132]	@ (8006090 <HAL_RCC_OscConfig+0x788>)
 800600a:	4013      	ands	r3, r2
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006010:	687a      	ldr	r2, [r7, #4]
 8006012:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006014:	3a01      	subs	r2, #1
 8006016:	0112      	lsls	r2, r2, #4
 8006018:	4311      	orrs	r1, r2
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800601e:	0212      	lsls	r2, r2, #8
 8006020:	4311      	orrs	r1, r2
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006026:	0852      	lsrs	r2, r2, #1
 8006028:	3a01      	subs	r2, #1
 800602a:	0552      	lsls	r2, r2, #21
 800602c:	4311      	orrs	r1, r2
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006032:	0852      	lsrs	r2, r2, #1
 8006034:	3a01      	subs	r2, #1
 8006036:	0652      	lsls	r2, r2, #25
 8006038:	4311      	orrs	r1, r2
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800603e:	06d2      	lsls	r2, r2, #27
 8006040:	430a      	orrs	r2, r1
 8006042:	4912      	ldr	r1, [pc, #72]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8006044:	4313      	orrs	r3, r2
 8006046:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006048:	4b10      	ldr	r3, [pc, #64]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a0f      	ldr	r2, [pc, #60]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 800604e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006052:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006054:	4b0d      	ldr	r3, [pc, #52]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 8006056:	68db      	ldr	r3, [r3, #12]
 8006058:	4a0c      	ldr	r2, [pc, #48]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 800605a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800605e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006060:	f7fd fe80 	bl	8003d64 <HAL_GetTick>
 8006064:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006066:	e008      	b.n	800607a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006068:	f7fd fe7c 	bl	8003d64 <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	2b02      	cmp	r3, #2
 8006074:	d901      	bls.n	800607a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8006076:	2303      	movs	r3, #3
 8006078:	e058      	b.n	800612c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800607a:	4b04      	ldr	r3, [pc, #16]	@ (800608c <HAL_RCC_OscConfig+0x784>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d0f0      	beq.n	8006068 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006086:	e050      	b.n	800612a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	e04f      	b.n	800612c <HAL_RCC_OscConfig+0x824>
 800608c:	40021000 	.word	0x40021000
 8006090:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006094:	4b27      	ldr	r3, [pc, #156]	@ (8006134 <HAL_RCC_OscConfig+0x82c>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800609c:	2b00      	cmp	r3, #0
 800609e:	d144      	bne.n	800612a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80060a0:	4b24      	ldr	r3, [pc, #144]	@ (8006134 <HAL_RCC_OscConfig+0x82c>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a23      	ldr	r2, [pc, #140]	@ (8006134 <HAL_RCC_OscConfig+0x82c>)
 80060a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80060aa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80060ac:	4b21      	ldr	r3, [pc, #132]	@ (8006134 <HAL_RCC_OscConfig+0x82c>)
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	4a20      	ldr	r2, [pc, #128]	@ (8006134 <HAL_RCC_OscConfig+0x82c>)
 80060b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80060b6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80060b8:	f7fd fe54 	bl	8003d64 <HAL_GetTick>
 80060bc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80060be:	e008      	b.n	80060d2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060c0:	f7fd fe50 	bl	8003d64 <HAL_GetTick>
 80060c4:	4602      	mov	r2, r0
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	1ad3      	subs	r3, r2, r3
 80060ca:	2b02      	cmp	r3, #2
 80060cc:	d901      	bls.n	80060d2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	e02c      	b.n	800612c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80060d2:	4b18      	ldr	r3, [pc, #96]	@ (8006134 <HAL_RCC_OscConfig+0x82c>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d0f0      	beq.n	80060c0 <HAL_RCC_OscConfig+0x7b8>
 80060de:	e024      	b.n	800612a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80060e0:	69bb      	ldr	r3, [r7, #24]
 80060e2:	2b0c      	cmp	r3, #12
 80060e4:	d01f      	beq.n	8006126 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060e6:	4b13      	ldr	r3, [pc, #76]	@ (8006134 <HAL_RCC_OscConfig+0x82c>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a12      	ldr	r2, [pc, #72]	@ (8006134 <HAL_RCC_OscConfig+0x82c>)
 80060ec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060f2:	f7fd fe37 	bl	8003d64 <HAL_GetTick>
 80060f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060f8:	e008      	b.n	800610c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060fa:	f7fd fe33 	bl	8003d64 <HAL_GetTick>
 80060fe:	4602      	mov	r2, r0
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	1ad3      	subs	r3, r2, r3
 8006104:	2b02      	cmp	r3, #2
 8006106:	d901      	bls.n	800610c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8006108:	2303      	movs	r3, #3
 800610a:	e00f      	b.n	800612c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800610c:	4b09      	ldr	r3, [pc, #36]	@ (8006134 <HAL_RCC_OscConfig+0x82c>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006114:	2b00      	cmp	r3, #0
 8006116:	d1f0      	bne.n	80060fa <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006118:	4b06      	ldr	r3, [pc, #24]	@ (8006134 <HAL_RCC_OscConfig+0x82c>)
 800611a:	68da      	ldr	r2, [r3, #12]
 800611c:	4905      	ldr	r1, [pc, #20]	@ (8006134 <HAL_RCC_OscConfig+0x82c>)
 800611e:	4b06      	ldr	r3, [pc, #24]	@ (8006138 <HAL_RCC_OscConfig+0x830>)
 8006120:	4013      	ands	r3, r2
 8006122:	60cb      	str	r3, [r1, #12]
 8006124:	e001      	b.n	800612a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e000      	b.n	800612c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3720      	adds	r7, #32
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}
 8006134:	40021000 	.word	0x40021000
 8006138:	feeefffc 	.word	0xfeeefffc

0800613c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b086      	sub	sp, #24
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006146:	2300      	movs	r3, #0
 8006148:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d101      	bne.n	8006154 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e11d      	b.n	8006390 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006154:	4b90      	ldr	r3, [pc, #576]	@ (8006398 <HAL_RCC_ClockConfig+0x25c>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 030f 	and.w	r3, r3, #15
 800615c:	683a      	ldr	r2, [r7, #0]
 800615e:	429a      	cmp	r2, r3
 8006160:	d910      	bls.n	8006184 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006162:	4b8d      	ldr	r3, [pc, #564]	@ (8006398 <HAL_RCC_ClockConfig+0x25c>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f023 020f 	bic.w	r2, r3, #15
 800616a:	498b      	ldr	r1, [pc, #556]	@ (8006398 <HAL_RCC_ClockConfig+0x25c>)
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	4313      	orrs	r3, r2
 8006170:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006172:	4b89      	ldr	r3, [pc, #548]	@ (8006398 <HAL_RCC_ClockConfig+0x25c>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 030f 	and.w	r3, r3, #15
 800617a:	683a      	ldr	r2, [r7, #0]
 800617c:	429a      	cmp	r2, r3
 800617e:	d001      	beq.n	8006184 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	e105      	b.n	8006390 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 0302 	and.w	r3, r3, #2
 800618c:	2b00      	cmp	r3, #0
 800618e:	d010      	beq.n	80061b2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	689a      	ldr	r2, [r3, #8]
 8006194:	4b81      	ldr	r3, [pc, #516]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800619c:	429a      	cmp	r2, r3
 800619e:	d908      	bls.n	80061b2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061a0:	4b7e      	ldr	r3, [pc, #504]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	497b      	ldr	r1, [pc, #492]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 80061ae:	4313      	orrs	r3, r2
 80061b0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f003 0301 	and.w	r3, r3, #1
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d079      	beq.n	80062b2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	2b03      	cmp	r3, #3
 80061c4:	d11e      	bne.n	8006204 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80061c6:	4b75      	ldr	r3, [pc, #468]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d101      	bne.n	80061d6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e0dc      	b.n	8006390 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80061d6:	f000 fa09 	bl	80065ec <RCC_GetSysClockFreqFromPLLSource>
 80061da:	4603      	mov	r3, r0
 80061dc:	4a70      	ldr	r2, [pc, #448]	@ (80063a0 <HAL_RCC_ClockConfig+0x264>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d946      	bls.n	8006270 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80061e2:	4b6e      	ldr	r3, [pc, #440]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d140      	bne.n	8006270 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80061ee:	4b6b      	ldr	r3, [pc, #428]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061f6:	4a69      	ldr	r2, [pc, #420]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 80061f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061fc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80061fe:	2380      	movs	r3, #128	@ 0x80
 8006200:	617b      	str	r3, [r7, #20]
 8006202:	e035      	b.n	8006270 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	2b02      	cmp	r3, #2
 800620a:	d107      	bne.n	800621c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800620c:	4b63      	ldr	r3, [pc, #396]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006214:	2b00      	cmp	r3, #0
 8006216:	d115      	bne.n	8006244 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e0b9      	b.n	8006390 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d107      	bne.n	8006234 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006224:	4b5d      	ldr	r3, [pc, #372]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f003 0302 	and.w	r3, r3, #2
 800622c:	2b00      	cmp	r3, #0
 800622e:	d109      	bne.n	8006244 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	e0ad      	b.n	8006390 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006234:	4b59      	ldr	r3, [pc, #356]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800623c:	2b00      	cmp	r3, #0
 800623e:	d101      	bne.n	8006244 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e0a5      	b.n	8006390 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8006244:	f000 f8b4 	bl	80063b0 <HAL_RCC_GetSysClockFreq>
 8006248:	4603      	mov	r3, r0
 800624a:	4a55      	ldr	r2, [pc, #340]	@ (80063a0 <HAL_RCC_ClockConfig+0x264>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d90f      	bls.n	8006270 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006250:	4b52      	ldr	r3, [pc, #328]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006258:	2b00      	cmp	r3, #0
 800625a:	d109      	bne.n	8006270 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800625c:	4b4f      	ldr	r3, [pc, #316]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006264:	4a4d      	ldr	r2, [pc, #308]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 8006266:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800626a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800626c:	2380      	movs	r3, #128	@ 0x80
 800626e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006270:	4b4a      	ldr	r3, [pc, #296]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	f023 0203 	bic.w	r2, r3, #3
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	4947      	ldr	r1, [pc, #284]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 800627e:	4313      	orrs	r3, r2
 8006280:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006282:	f7fd fd6f 	bl	8003d64 <HAL_GetTick>
 8006286:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006288:	e00a      	b.n	80062a0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800628a:	f7fd fd6b 	bl	8003d64 <HAL_GetTick>
 800628e:	4602      	mov	r2, r0
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	1ad3      	subs	r3, r2, r3
 8006294:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006298:	4293      	cmp	r3, r2
 800629a:	d901      	bls.n	80062a0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800629c:	2303      	movs	r3, #3
 800629e:	e077      	b.n	8006390 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062a0:	4b3e      	ldr	r3, [pc, #248]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f003 020c 	and.w	r2, r3, #12
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d1eb      	bne.n	800628a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	2b80      	cmp	r3, #128	@ 0x80
 80062b6:	d105      	bne.n	80062c4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80062b8:	4b38      	ldr	r3, [pc, #224]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	4a37      	ldr	r2, [pc, #220]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 80062be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062c2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f003 0302 	and.w	r3, r3, #2
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d010      	beq.n	80062f2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	689a      	ldr	r2, [r3, #8]
 80062d4:	4b31      	ldr	r3, [pc, #196]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062dc:	429a      	cmp	r2, r3
 80062de:	d208      	bcs.n	80062f2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062e0:	4b2e      	ldr	r3, [pc, #184]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	492b      	ldr	r1, [pc, #172]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 80062ee:	4313      	orrs	r3, r2
 80062f0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80062f2:	4b29      	ldr	r3, [pc, #164]	@ (8006398 <HAL_RCC_ClockConfig+0x25c>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 030f 	and.w	r3, r3, #15
 80062fa:	683a      	ldr	r2, [r7, #0]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d210      	bcs.n	8006322 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006300:	4b25      	ldr	r3, [pc, #148]	@ (8006398 <HAL_RCC_ClockConfig+0x25c>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f023 020f 	bic.w	r2, r3, #15
 8006308:	4923      	ldr	r1, [pc, #140]	@ (8006398 <HAL_RCC_ClockConfig+0x25c>)
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	4313      	orrs	r3, r2
 800630e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006310:	4b21      	ldr	r3, [pc, #132]	@ (8006398 <HAL_RCC_ClockConfig+0x25c>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 030f 	and.w	r3, r3, #15
 8006318:	683a      	ldr	r2, [r7, #0]
 800631a:	429a      	cmp	r2, r3
 800631c:	d001      	beq.n	8006322 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e036      	b.n	8006390 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 0304 	and.w	r3, r3, #4
 800632a:	2b00      	cmp	r3, #0
 800632c:	d008      	beq.n	8006340 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800632e:	4b1b      	ldr	r3, [pc, #108]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	4918      	ldr	r1, [pc, #96]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 800633c:	4313      	orrs	r3, r2
 800633e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 0308 	and.w	r3, r3, #8
 8006348:	2b00      	cmp	r3, #0
 800634a:	d009      	beq.n	8006360 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800634c:	4b13      	ldr	r3, [pc, #76]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	691b      	ldr	r3, [r3, #16]
 8006358:	00db      	lsls	r3, r3, #3
 800635a:	4910      	ldr	r1, [pc, #64]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 800635c:	4313      	orrs	r3, r2
 800635e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006360:	f000 f826 	bl	80063b0 <HAL_RCC_GetSysClockFreq>
 8006364:	4602      	mov	r2, r0
 8006366:	4b0d      	ldr	r3, [pc, #52]	@ (800639c <HAL_RCC_ClockConfig+0x260>)
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	091b      	lsrs	r3, r3, #4
 800636c:	f003 030f 	and.w	r3, r3, #15
 8006370:	490c      	ldr	r1, [pc, #48]	@ (80063a4 <HAL_RCC_ClockConfig+0x268>)
 8006372:	5ccb      	ldrb	r3, [r1, r3]
 8006374:	f003 031f 	and.w	r3, r3, #31
 8006378:	fa22 f303 	lsr.w	r3, r2, r3
 800637c:	4a0a      	ldr	r2, [pc, #40]	@ (80063a8 <HAL_RCC_ClockConfig+0x26c>)
 800637e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006380:	4b0a      	ldr	r3, [pc, #40]	@ (80063ac <HAL_RCC_ClockConfig+0x270>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4618      	mov	r0, r3
 8006386:	f7fd fc9d 	bl	8003cc4 <HAL_InitTick>
 800638a:	4603      	mov	r3, r0
 800638c:	73fb      	strb	r3, [r7, #15]

  return status;
 800638e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006390:	4618      	mov	r0, r3
 8006392:	3718      	adds	r7, #24
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}
 8006398:	40022000 	.word	0x40022000
 800639c:	40021000 	.word	0x40021000
 80063a0:	04c4b400 	.word	0x04c4b400
 80063a4:	0800e930 	.word	0x0800e930
 80063a8:	20000028 	.word	0x20000028
 80063ac:	2000002c 	.word	0x2000002c

080063b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b089      	sub	sp, #36	@ 0x24
 80063b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80063b6:	2300      	movs	r3, #0
 80063b8:	61fb      	str	r3, [r7, #28]
 80063ba:	2300      	movs	r3, #0
 80063bc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80063be:	4b3e      	ldr	r3, [pc, #248]	@ (80064b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f003 030c 	and.w	r3, r3, #12
 80063c6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80063c8:	4b3b      	ldr	r3, [pc, #236]	@ (80064b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	f003 0303 	and.w	r3, r3, #3
 80063d0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d005      	beq.n	80063e4 <HAL_RCC_GetSysClockFreq+0x34>
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	2b0c      	cmp	r3, #12
 80063dc:	d121      	bne.n	8006422 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	d11e      	bne.n	8006422 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80063e4:	4b34      	ldr	r3, [pc, #208]	@ (80064b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f003 0308 	and.w	r3, r3, #8
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d107      	bne.n	8006400 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80063f0:	4b31      	ldr	r3, [pc, #196]	@ (80064b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80063f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063f6:	0a1b      	lsrs	r3, r3, #8
 80063f8:	f003 030f 	and.w	r3, r3, #15
 80063fc:	61fb      	str	r3, [r7, #28]
 80063fe:	e005      	b.n	800640c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006400:	4b2d      	ldr	r3, [pc, #180]	@ (80064b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	091b      	lsrs	r3, r3, #4
 8006406:	f003 030f 	and.w	r3, r3, #15
 800640a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800640c:	4a2b      	ldr	r2, [pc, #172]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006414:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d10d      	bne.n	8006438 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006420:	e00a      	b.n	8006438 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	2b04      	cmp	r3, #4
 8006426:	d102      	bne.n	800642e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006428:	4b25      	ldr	r3, [pc, #148]	@ (80064c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800642a:	61bb      	str	r3, [r7, #24]
 800642c:	e004      	b.n	8006438 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	2b08      	cmp	r3, #8
 8006432:	d101      	bne.n	8006438 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006434:	4b23      	ldr	r3, [pc, #140]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x114>)
 8006436:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	2b0c      	cmp	r3, #12
 800643c:	d134      	bne.n	80064a8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800643e:	4b1e      	ldr	r3, [pc, #120]	@ (80064b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	f003 0303 	and.w	r3, r3, #3
 8006446:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	2b02      	cmp	r3, #2
 800644c:	d003      	beq.n	8006456 <HAL_RCC_GetSysClockFreq+0xa6>
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	2b03      	cmp	r3, #3
 8006452:	d003      	beq.n	800645c <HAL_RCC_GetSysClockFreq+0xac>
 8006454:	e005      	b.n	8006462 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006456:	4b1a      	ldr	r3, [pc, #104]	@ (80064c0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006458:	617b      	str	r3, [r7, #20]
      break;
 800645a:	e005      	b.n	8006468 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800645c:	4b19      	ldr	r3, [pc, #100]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x114>)
 800645e:	617b      	str	r3, [r7, #20]
      break;
 8006460:	e002      	b.n	8006468 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	617b      	str	r3, [r7, #20]
      break;
 8006466:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006468:	4b13      	ldr	r3, [pc, #76]	@ (80064b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	091b      	lsrs	r3, r3, #4
 800646e:	f003 030f 	and.w	r3, r3, #15
 8006472:	3301      	adds	r3, #1
 8006474:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006476:	4b10      	ldr	r3, [pc, #64]	@ (80064b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	0a1b      	lsrs	r3, r3, #8
 800647c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006480:	697a      	ldr	r2, [r7, #20]
 8006482:	fb03 f202 	mul.w	r2, r3, r2
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	fbb2 f3f3 	udiv	r3, r2, r3
 800648c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800648e:	4b0a      	ldr	r3, [pc, #40]	@ (80064b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	0e5b      	lsrs	r3, r3, #25
 8006494:	f003 0303 	and.w	r3, r3, #3
 8006498:	3301      	adds	r3, #1
 800649a:	005b      	lsls	r3, r3, #1
 800649c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800649e:	697a      	ldr	r2, [r7, #20]
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064a6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80064a8:	69bb      	ldr	r3, [r7, #24]
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3724      	adds	r7, #36	@ 0x24
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	40021000 	.word	0x40021000
 80064bc:	0800e948 	.word	0x0800e948
 80064c0:	00f42400 	.word	0x00f42400
 80064c4:	007a1200 	.word	0x007a1200

080064c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064c8:	b480      	push	{r7}
 80064ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80064cc:	4b03      	ldr	r3, [pc, #12]	@ (80064dc <HAL_RCC_GetHCLKFreq+0x14>)
 80064ce:	681b      	ldr	r3, [r3, #0]
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr
 80064da:	bf00      	nop
 80064dc:	20000028 	.word	0x20000028

080064e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80064e4:	f7ff fff0 	bl	80064c8 <HAL_RCC_GetHCLKFreq>
 80064e8:	4602      	mov	r2, r0
 80064ea:	4b06      	ldr	r3, [pc, #24]	@ (8006504 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	0a1b      	lsrs	r3, r3, #8
 80064f0:	f003 0307 	and.w	r3, r3, #7
 80064f4:	4904      	ldr	r1, [pc, #16]	@ (8006508 <HAL_RCC_GetPCLK1Freq+0x28>)
 80064f6:	5ccb      	ldrb	r3, [r1, r3]
 80064f8:	f003 031f 	and.w	r3, r3, #31
 80064fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006500:	4618      	mov	r0, r3
 8006502:	bd80      	pop	{r7, pc}
 8006504:	40021000 	.word	0x40021000
 8006508:	0800e940 	.word	0x0800e940

0800650c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006510:	f7ff ffda 	bl	80064c8 <HAL_RCC_GetHCLKFreq>
 8006514:	4602      	mov	r2, r0
 8006516:	4b06      	ldr	r3, [pc, #24]	@ (8006530 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	0adb      	lsrs	r3, r3, #11
 800651c:	f003 0307 	and.w	r3, r3, #7
 8006520:	4904      	ldr	r1, [pc, #16]	@ (8006534 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006522:	5ccb      	ldrb	r3, [r1, r3]
 8006524:	f003 031f 	and.w	r3, r3, #31
 8006528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800652c:	4618      	mov	r0, r3
 800652e:	bd80      	pop	{r7, pc}
 8006530:	40021000 	.word	0x40021000
 8006534:	0800e940 	.word	0x0800e940

08006538 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b086      	sub	sp, #24
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006540:	2300      	movs	r3, #0
 8006542:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006544:	4b27      	ldr	r3, [pc, #156]	@ (80065e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800654c:	2b00      	cmp	r3, #0
 800654e:	d003      	beq.n	8006558 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006550:	f7ff f916 	bl	8005780 <HAL_PWREx_GetVoltageRange>
 8006554:	6178      	str	r0, [r7, #20]
 8006556:	e014      	b.n	8006582 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006558:	4b22      	ldr	r3, [pc, #136]	@ (80065e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800655a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800655c:	4a21      	ldr	r2, [pc, #132]	@ (80065e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800655e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006562:	6593      	str	r3, [r2, #88]	@ 0x58
 8006564:	4b1f      	ldr	r3, [pc, #124]	@ (80065e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006568:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800656c:	60fb      	str	r3, [r7, #12]
 800656e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006570:	f7ff f906 	bl	8005780 <HAL_PWREx_GetVoltageRange>
 8006574:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006576:	4b1b      	ldr	r3, [pc, #108]	@ (80065e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800657a:	4a1a      	ldr	r2, [pc, #104]	@ (80065e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800657c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006580:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006588:	d10b      	bne.n	80065a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2b80      	cmp	r3, #128	@ 0x80
 800658e:	d913      	bls.n	80065b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2ba0      	cmp	r3, #160	@ 0xa0
 8006594:	d902      	bls.n	800659c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006596:	2302      	movs	r3, #2
 8006598:	613b      	str	r3, [r7, #16]
 800659a:	e00d      	b.n	80065b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800659c:	2301      	movs	r3, #1
 800659e:	613b      	str	r3, [r7, #16]
 80065a0:	e00a      	b.n	80065b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80065a6:	d902      	bls.n	80065ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80065a8:	2302      	movs	r3, #2
 80065aa:	613b      	str	r3, [r7, #16]
 80065ac:	e004      	b.n	80065b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2b70      	cmp	r3, #112	@ 0x70
 80065b2:	d101      	bne.n	80065b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80065b4:	2301      	movs	r3, #1
 80065b6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80065b8:	4b0b      	ldr	r3, [pc, #44]	@ (80065e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f023 020f 	bic.w	r2, r3, #15
 80065c0:	4909      	ldr	r1, [pc, #36]	@ (80065e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	4313      	orrs	r3, r2
 80065c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80065c8:	4b07      	ldr	r3, [pc, #28]	@ (80065e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 030f 	and.w	r3, r3, #15
 80065d0:	693a      	ldr	r2, [r7, #16]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d001      	beq.n	80065da <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e000      	b.n	80065dc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3718      	adds	r7, #24
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	40021000 	.word	0x40021000
 80065e8:	40022000 	.word	0x40022000

080065ec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b087      	sub	sp, #28
 80065f0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80065f2:	4b2d      	ldr	r3, [pc, #180]	@ (80066a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80065f4:	68db      	ldr	r3, [r3, #12]
 80065f6:	f003 0303 	and.w	r3, r3, #3
 80065fa:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2b03      	cmp	r3, #3
 8006600:	d00b      	beq.n	800661a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2b03      	cmp	r3, #3
 8006606:	d825      	bhi.n	8006654 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2b01      	cmp	r3, #1
 800660c:	d008      	beq.n	8006620 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2b02      	cmp	r3, #2
 8006612:	d11f      	bne.n	8006654 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006614:	4b25      	ldr	r3, [pc, #148]	@ (80066ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006616:	613b      	str	r3, [r7, #16]
    break;
 8006618:	e01f      	b.n	800665a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800661a:	4b25      	ldr	r3, [pc, #148]	@ (80066b0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800661c:	613b      	str	r3, [r7, #16]
    break;
 800661e:	e01c      	b.n	800665a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006620:	4b21      	ldr	r3, [pc, #132]	@ (80066a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f003 0308 	and.w	r3, r3, #8
 8006628:	2b00      	cmp	r3, #0
 800662a:	d107      	bne.n	800663c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800662c:	4b1e      	ldr	r3, [pc, #120]	@ (80066a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800662e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006632:	0a1b      	lsrs	r3, r3, #8
 8006634:	f003 030f 	and.w	r3, r3, #15
 8006638:	617b      	str	r3, [r7, #20]
 800663a:	e005      	b.n	8006648 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800663c:	4b1a      	ldr	r3, [pc, #104]	@ (80066a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	091b      	lsrs	r3, r3, #4
 8006642:	f003 030f 	and.w	r3, r3, #15
 8006646:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006648:	4a1a      	ldr	r2, [pc, #104]	@ (80066b4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006650:	613b      	str	r3, [r7, #16]
    break;
 8006652:	e002      	b.n	800665a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006654:	2300      	movs	r3, #0
 8006656:	613b      	str	r3, [r7, #16]
    break;
 8006658:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800665a:	4b13      	ldr	r3, [pc, #76]	@ (80066a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	091b      	lsrs	r3, r3, #4
 8006660:	f003 030f 	and.w	r3, r3, #15
 8006664:	3301      	adds	r3, #1
 8006666:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006668:	4b0f      	ldr	r3, [pc, #60]	@ (80066a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800666a:	68db      	ldr	r3, [r3, #12]
 800666c:	0a1b      	lsrs	r3, r3, #8
 800666e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006672:	693a      	ldr	r2, [r7, #16]
 8006674:	fb03 f202 	mul.w	r2, r3, r2
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	fbb2 f3f3 	udiv	r3, r2, r3
 800667e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006680:	4b09      	ldr	r3, [pc, #36]	@ (80066a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	0e5b      	lsrs	r3, r3, #25
 8006686:	f003 0303 	and.w	r3, r3, #3
 800668a:	3301      	adds	r3, #1
 800668c:	005b      	lsls	r3, r3, #1
 800668e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006690:	693a      	ldr	r2, [r7, #16]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	fbb2 f3f3 	udiv	r3, r2, r3
 8006698:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800669a:	683b      	ldr	r3, [r7, #0]
}
 800669c:	4618      	mov	r0, r3
 800669e:	371c      	adds	r7, #28
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr
 80066a8:	40021000 	.word	0x40021000
 80066ac:	00f42400 	.word	0x00f42400
 80066b0:	007a1200 	.word	0x007a1200
 80066b4:	0800e948 	.word	0x0800e948

080066b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b086      	sub	sp, #24
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80066c0:	2300      	movs	r3, #0
 80066c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80066c4:	2300      	movs	r3, #0
 80066c6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d040      	beq.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066d8:	2b80      	cmp	r3, #128	@ 0x80
 80066da:	d02a      	beq.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80066dc:	2b80      	cmp	r3, #128	@ 0x80
 80066de:	d825      	bhi.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80066e0:	2b60      	cmp	r3, #96	@ 0x60
 80066e2:	d026      	beq.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80066e4:	2b60      	cmp	r3, #96	@ 0x60
 80066e6:	d821      	bhi.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80066e8:	2b40      	cmp	r3, #64	@ 0x40
 80066ea:	d006      	beq.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x42>
 80066ec:	2b40      	cmp	r3, #64	@ 0x40
 80066ee:	d81d      	bhi.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d009      	beq.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80066f4:	2b20      	cmp	r3, #32
 80066f6:	d010      	beq.n	800671a <HAL_RCCEx_PeriphCLKConfig+0x62>
 80066f8:	e018      	b.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80066fa:	4b89      	ldr	r3, [pc, #548]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	4a88      	ldr	r2, [pc, #544]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006700:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006704:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006706:	e015      	b.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	3304      	adds	r3, #4
 800670c:	2100      	movs	r1, #0
 800670e:	4618      	mov	r0, r3
 8006710:	f000 fb02 	bl	8006d18 <RCCEx_PLLSAI1_Config>
 8006714:	4603      	mov	r3, r0
 8006716:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006718:	e00c      	b.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	3320      	adds	r3, #32
 800671e:	2100      	movs	r1, #0
 8006720:	4618      	mov	r0, r3
 8006722:	f000 fbed 	bl	8006f00 <RCCEx_PLLSAI2_Config>
 8006726:	4603      	mov	r3, r0
 8006728:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800672a:	e003      	b.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800672c:	2301      	movs	r3, #1
 800672e:	74fb      	strb	r3, [r7, #19]
      break;
 8006730:	e000      	b.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8006732:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006734:	7cfb      	ldrb	r3, [r7, #19]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d10b      	bne.n	8006752 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800673a:	4b79      	ldr	r3, [pc, #484]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800673c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006740:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006748:	4975      	ldr	r1, [pc, #468]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800674a:	4313      	orrs	r3, r2
 800674c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006750:	e001      	b.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006752:	7cfb      	ldrb	r3, [r7, #19]
 8006754:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d047      	beq.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006766:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800676a:	d030      	beq.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x116>
 800676c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006770:	d82a      	bhi.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006772:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006776:	d02a      	beq.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006778:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800677c:	d824      	bhi.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800677e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006782:	d008      	beq.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006788:	d81e      	bhi.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800678a:	2b00      	cmp	r3, #0
 800678c:	d00a      	beq.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800678e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006792:	d010      	beq.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006794:	e018      	b.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006796:	4b62      	ldr	r3, [pc, #392]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006798:	68db      	ldr	r3, [r3, #12]
 800679a:	4a61      	ldr	r2, [pc, #388]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800679c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067a0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80067a2:	e015      	b.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	3304      	adds	r3, #4
 80067a8:	2100      	movs	r1, #0
 80067aa:	4618      	mov	r0, r3
 80067ac:	f000 fab4 	bl	8006d18 <RCCEx_PLLSAI1_Config>
 80067b0:	4603      	mov	r3, r0
 80067b2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80067b4:	e00c      	b.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	3320      	adds	r3, #32
 80067ba:	2100      	movs	r1, #0
 80067bc:	4618      	mov	r0, r3
 80067be:	f000 fb9f 	bl	8006f00 <RCCEx_PLLSAI2_Config>
 80067c2:	4603      	mov	r3, r0
 80067c4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80067c6:	e003      	b.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	74fb      	strb	r3, [r7, #19]
      break;
 80067cc:	e000      	b.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80067ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80067d0:	7cfb      	ldrb	r3, [r7, #19]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d10b      	bne.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80067d6:	4b52      	ldr	r3, [pc, #328]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80067d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067e4:	494e      	ldr	r1, [pc, #312]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80067e6:	4313      	orrs	r3, r2
 80067e8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80067ec:	e001      	b.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067ee:	7cfb      	ldrb	r3, [r7, #19]
 80067f0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f000 809f 	beq.w	800693e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006800:	2300      	movs	r3, #0
 8006802:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006804:	4b46      	ldr	r3, [pc, #280]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006808:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800680c:	2b00      	cmp	r3, #0
 800680e:	d101      	bne.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006810:	2301      	movs	r3, #1
 8006812:	e000      	b.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006814:	2300      	movs	r3, #0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d00d      	beq.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800681a:	4b41      	ldr	r3, [pc, #260]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800681c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800681e:	4a40      	ldr	r2, [pc, #256]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006820:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006824:	6593      	str	r3, [r2, #88]	@ 0x58
 8006826:	4b3e      	ldr	r3, [pc, #248]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800682a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800682e:	60bb      	str	r3, [r7, #8]
 8006830:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006832:	2301      	movs	r3, #1
 8006834:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006836:	4b3b      	ldr	r3, [pc, #236]	@ (8006924 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a3a      	ldr	r2, [pc, #232]	@ (8006924 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800683c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006840:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006842:	f7fd fa8f 	bl	8003d64 <HAL_GetTick>
 8006846:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006848:	e009      	b.n	800685e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800684a:	f7fd fa8b 	bl	8003d64 <HAL_GetTick>
 800684e:	4602      	mov	r2, r0
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	1ad3      	subs	r3, r2, r3
 8006854:	2b02      	cmp	r3, #2
 8006856:	d902      	bls.n	800685e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006858:	2303      	movs	r3, #3
 800685a:	74fb      	strb	r3, [r7, #19]
        break;
 800685c:	e005      	b.n	800686a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800685e:	4b31      	ldr	r3, [pc, #196]	@ (8006924 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006866:	2b00      	cmp	r3, #0
 8006868:	d0ef      	beq.n	800684a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800686a:	7cfb      	ldrb	r3, [r7, #19]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d15b      	bne.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006870:	4b2b      	ldr	r3, [pc, #172]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006876:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800687a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d01f      	beq.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006888:	697a      	ldr	r2, [r7, #20]
 800688a:	429a      	cmp	r2, r3
 800688c:	d019      	beq.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800688e:	4b24      	ldr	r3, [pc, #144]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006894:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006898:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800689a:	4b21      	ldr	r3, [pc, #132]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800689c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068a0:	4a1f      	ldr	r2, [pc, #124]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80068a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80068aa:	4b1d      	ldr	r3, [pc, #116]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80068ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068b0:	4a1b      	ldr	r2, [pc, #108]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80068b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80068ba:	4a19      	ldr	r2, [pc, #100]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	f003 0301 	and.w	r3, r3, #1
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d016      	beq.n	80068fa <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068cc:	f7fd fa4a 	bl	8003d64 <HAL_GetTick>
 80068d0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068d2:	e00b      	b.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068d4:	f7fd fa46 	bl	8003d64 <HAL_GetTick>
 80068d8:	4602      	mov	r2, r0
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d902      	bls.n	80068ec <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	74fb      	strb	r3, [r7, #19]
            break;
 80068ea:	e006      	b.n	80068fa <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068ec:	4b0c      	ldr	r3, [pc, #48]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80068ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068f2:	f003 0302 	and.w	r3, r3, #2
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d0ec      	beq.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80068fa:	7cfb      	ldrb	r3, [r7, #19]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10c      	bne.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006900:	4b07      	ldr	r3, [pc, #28]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006902:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006906:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006910:	4903      	ldr	r1, [pc, #12]	@ (8006920 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006912:	4313      	orrs	r3, r2
 8006914:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006918:	e008      	b.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800691a:	7cfb      	ldrb	r3, [r7, #19]
 800691c:	74bb      	strb	r3, [r7, #18]
 800691e:	e005      	b.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006920:	40021000 	.word	0x40021000
 8006924:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006928:	7cfb      	ldrb	r3, [r7, #19]
 800692a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800692c:	7c7b      	ldrb	r3, [r7, #17]
 800692e:	2b01      	cmp	r3, #1
 8006930:	d105      	bne.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006932:	4ba0      	ldr	r3, [pc, #640]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006936:	4a9f      	ldr	r2, [pc, #636]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006938:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800693c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d00a      	beq.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800694a:	4b9a      	ldr	r3, [pc, #616]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800694c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006950:	f023 0203 	bic.w	r2, r3, #3
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006958:	4996      	ldr	r1, [pc, #600]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800695a:	4313      	orrs	r3, r2
 800695c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 0302 	and.w	r3, r3, #2
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00a      	beq.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800696c:	4b91      	ldr	r3, [pc, #580]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800696e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006972:	f023 020c 	bic.w	r2, r3, #12
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697a:	498e      	ldr	r1, [pc, #568]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800697c:	4313      	orrs	r3, r2
 800697e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 0304 	and.w	r3, r3, #4
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00a      	beq.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800698e:	4b89      	ldr	r3, [pc, #548]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006994:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800699c:	4985      	ldr	r1, [pc, #532]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800699e:	4313      	orrs	r3, r2
 80069a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 0308 	and.w	r3, r3, #8
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d00a      	beq.n	80069c6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80069b0:	4b80      	ldr	r3, [pc, #512]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069be:	497d      	ldr	r1, [pc, #500]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069c0:	4313      	orrs	r3, r2
 80069c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f003 0310 	and.w	r3, r3, #16
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d00a      	beq.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80069d2:	4b78      	ldr	r3, [pc, #480]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069e0:	4974      	ldr	r1, [pc, #464]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069e2:	4313      	orrs	r3, r2
 80069e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f003 0320 	and.w	r3, r3, #32
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d00a      	beq.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80069f4:	4b6f      	ldr	r3, [pc, #444]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a02:	496c      	ldr	r1, [pc, #432]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a04:	4313      	orrs	r3, r2
 8006a06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d00a      	beq.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006a16:	4b67      	ldr	r3, [pc, #412]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a1c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a24:	4963      	ldr	r1, [pc, #396]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a26:	4313      	orrs	r3, r2
 8006a28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d00a      	beq.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006a38:	4b5e      	ldr	r3, [pc, #376]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a46:	495b      	ldr	r1, [pc, #364]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d00a      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006a5a:	4b56      	ldr	r3, [pc, #344]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a60:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a68:	4952      	ldr	r1, [pc, #328]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d00a      	beq.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006a7c:	4b4d      	ldr	r3, [pc, #308]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a82:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a8a:	494a      	ldr	r1, [pc, #296]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d00a      	beq.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006a9e:	4b45      	ldr	r3, [pc, #276]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aa4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aac:	4941      	ldr	r1, [pc, #260]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d00a      	beq.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006ac0:	4b3c      	ldr	r3, [pc, #240]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ac2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ac6:	f023 0203 	bic.w	r2, r3, #3
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ace:	4939      	ldr	r1, [pc, #228]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d028      	beq.n	8006b34 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006ae2:	4b34      	ldr	r3, [pc, #208]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ae8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006af0:	4930      	ldr	r1, [pc, #192]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006af2:	4313      	orrs	r3, r2
 8006af4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006afc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b00:	d106      	bne.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b02:	4b2c      	ldr	r3, [pc, #176]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b04:	68db      	ldr	r3, [r3, #12]
 8006b06:	4a2b      	ldr	r2, [pc, #172]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b08:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b0c:	60d3      	str	r3, [r2, #12]
 8006b0e:	e011      	b.n	8006b34 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b14:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b18:	d10c      	bne.n	8006b34 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	3304      	adds	r3, #4
 8006b1e:	2101      	movs	r1, #1
 8006b20:	4618      	mov	r0, r3
 8006b22:	f000 f8f9 	bl	8006d18 <RCCEx_PLLSAI1_Config>
 8006b26:	4603      	mov	r3, r0
 8006b28:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006b2a:	7cfb      	ldrb	r3, [r7, #19]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d001      	beq.n	8006b34 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006b30:	7cfb      	ldrb	r3, [r7, #19]
 8006b32:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d04d      	beq.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b48:	d108      	bne.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006b4a:	4b1a      	ldr	r3, [pc, #104]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b50:	4a18      	ldr	r2, [pc, #96]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b56:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006b5a:	e012      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006b5c:	4b15      	ldr	r3, [pc, #84]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b62:	4a14      	ldr	r2, [pc, #80]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b68:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006b6c:	4b11      	ldr	r3, [pc, #68]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b72:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b7a:	490e      	ldr	r1, [pc, #56]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b8a:	d106      	bne.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b8c:	4b09      	ldr	r3, [pc, #36]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	4a08      	ldr	r2, [pc, #32]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006b92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b96:	60d3      	str	r3, [r2, #12]
 8006b98:	e020      	b.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ba2:	d109      	bne.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006ba4:	4b03      	ldr	r3, [pc, #12]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	4a02      	ldr	r2, [pc, #8]	@ (8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006baa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bae:	60d3      	str	r3, [r2, #12]
 8006bb0:	e014      	b.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006bb2:	bf00      	nop
 8006bb4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006bbc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006bc0:	d10c      	bne.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	3304      	adds	r3, #4
 8006bc6:	2101      	movs	r1, #1
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f000 f8a5 	bl	8006d18 <RCCEx_PLLSAI1_Config>
 8006bce:	4603      	mov	r3, r0
 8006bd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006bd2:	7cfb      	ldrb	r3, [r7, #19]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d001      	beq.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006bd8:	7cfb      	ldrb	r3, [r7, #19]
 8006bda:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d028      	beq.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006be8:	4b4a      	ldr	r3, [pc, #296]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006bf6:	4947      	ldr	r1, [pc, #284]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c06:	d106      	bne.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c08:	4b42      	ldr	r3, [pc, #264]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	4a41      	ldr	r2, [pc, #260]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c12:	60d3      	str	r3, [r2, #12]
 8006c14:	e011      	b.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006c1e:	d10c      	bne.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	3304      	adds	r3, #4
 8006c24:	2101      	movs	r1, #1
 8006c26:	4618      	mov	r0, r3
 8006c28:	f000 f876 	bl	8006d18 <RCCEx_PLLSAI1_Config>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006c30:	7cfb      	ldrb	r3, [r7, #19]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d001      	beq.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006c36:	7cfb      	ldrb	r3, [r7, #19]
 8006c38:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d01e      	beq.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006c46:	4b33      	ldr	r3, [pc, #204]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c4c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c56:	492f      	ldr	r1, [pc, #188]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c68:	d10c      	bne.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	3304      	adds	r3, #4
 8006c6e:	2102      	movs	r1, #2
 8006c70:	4618      	mov	r0, r3
 8006c72:	f000 f851 	bl	8006d18 <RCCEx_PLLSAI1_Config>
 8006c76:	4603      	mov	r3, r0
 8006c78:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006c7a:	7cfb      	ldrb	r3, [r7, #19]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d001      	beq.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006c80:	7cfb      	ldrb	r3, [r7, #19]
 8006c82:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00b      	beq.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006c90:	4b20      	ldr	r3, [pc, #128]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006c92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c96:	f023 0204 	bic.w	r2, r3, #4
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ca0:	491c      	ldr	r1, [pc, #112]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d00b      	beq.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006cb4:	4b17      	ldr	r3, [pc, #92]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006cba:	f023 0218 	bic.w	r2, r3, #24
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cc4:	4913      	ldr	r1, [pc, #76]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d017      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006cd8:	4b0e      	ldr	r3, [pc, #56]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cda:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006cde:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ce8:	490a      	ldr	r1, [pc, #40]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cea:	4313      	orrs	r3, r2
 8006cec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006cf6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006cfa:	d105      	bne.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006cfc:	4b05      	ldr	r3, [pc, #20]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	4a04      	ldr	r2, [pc, #16]	@ (8006d14 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006d02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d06:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006d08:	7cbb      	ldrb	r3, [r7, #18]
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3718      	adds	r7, #24
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	40021000 	.word	0x40021000

08006d18 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b084      	sub	sp, #16
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006d22:	2300      	movs	r3, #0
 8006d24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006d26:	4b72      	ldr	r3, [pc, #456]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	f003 0303 	and.w	r3, r3, #3
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00e      	beq.n	8006d50 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006d32:	4b6f      	ldr	r3, [pc, #444]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d34:	68db      	ldr	r3, [r3, #12]
 8006d36:	f003 0203 	and.w	r2, r3, #3
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d103      	bne.n	8006d4a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
       ||
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d142      	bne.n	8006dd0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	73fb      	strb	r3, [r7, #15]
 8006d4e:	e03f      	b.n	8006dd0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	2b03      	cmp	r3, #3
 8006d56:	d018      	beq.n	8006d8a <RCCEx_PLLSAI1_Config+0x72>
 8006d58:	2b03      	cmp	r3, #3
 8006d5a:	d825      	bhi.n	8006da8 <RCCEx_PLLSAI1_Config+0x90>
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d002      	beq.n	8006d66 <RCCEx_PLLSAI1_Config+0x4e>
 8006d60:	2b02      	cmp	r3, #2
 8006d62:	d009      	beq.n	8006d78 <RCCEx_PLLSAI1_Config+0x60>
 8006d64:	e020      	b.n	8006da8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006d66:	4b62      	ldr	r3, [pc, #392]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f003 0302 	and.w	r3, r3, #2
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d11d      	bne.n	8006dae <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d76:	e01a      	b.n	8006dae <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006d78:	4b5d      	ldr	r3, [pc, #372]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d116      	bne.n	8006db2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006d84:	2301      	movs	r3, #1
 8006d86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d88:	e013      	b.n	8006db2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006d8a:	4b59      	ldr	r3, [pc, #356]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d10f      	bne.n	8006db6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006d96:	4b56      	ldr	r3, [pc, #344]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d109      	bne.n	8006db6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006da6:	e006      	b.n	8006db6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	73fb      	strb	r3, [r7, #15]
      break;
 8006dac:	e004      	b.n	8006db8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006dae:	bf00      	nop
 8006db0:	e002      	b.n	8006db8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006db2:	bf00      	nop
 8006db4:	e000      	b.n	8006db8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006db6:	bf00      	nop
    }

    if(status == HAL_OK)
 8006db8:	7bfb      	ldrb	r3, [r7, #15]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d108      	bne.n	8006dd0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006dbe:	4b4c      	ldr	r3, [pc, #304]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006dc0:	68db      	ldr	r3, [r3, #12]
 8006dc2:	f023 0203 	bic.w	r2, r3, #3
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4949      	ldr	r1, [pc, #292]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006dd0:	7bfb      	ldrb	r3, [r7, #15]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	f040 8086 	bne.w	8006ee4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006dd8:	4b45      	ldr	r3, [pc, #276]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a44      	ldr	r2, [pc, #272]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006dde:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006de2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006de4:	f7fc ffbe 	bl	8003d64 <HAL_GetTick>
 8006de8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006dea:	e009      	b.n	8006e00 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006dec:	f7fc ffba 	bl	8003d64 <HAL_GetTick>
 8006df0:	4602      	mov	r2, r0
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	1ad3      	subs	r3, r2, r3
 8006df6:	2b02      	cmp	r3, #2
 8006df8:	d902      	bls.n	8006e00 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006dfa:	2303      	movs	r3, #3
 8006dfc:	73fb      	strb	r3, [r7, #15]
        break;
 8006dfe:	e005      	b.n	8006e0c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006e00:	4b3b      	ldr	r3, [pc, #236]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d1ef      	bne.n	8006dec <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006e0c:	7bfb      	ldrb	r3, [r7, #15]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d168      	bne.n	8006ee4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d113      	bne.n	8006e40 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e18:	4b35      	ldr	r3, [pc, #212]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e1a:	691a      	ldr	r2, [r3, #16]
 8006e1c:	4b35      	ldr	r3, [pc, #212]	@ (8006ef4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006e1e:	4013      	ands	r3, r2
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	6892      	ldr	r2, [r2, #8]
 8006e24:	0211      	lsls	r1, r2, #8
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	68d2      	ldr	r2, [r2, #12]
 8006e2a:	06d2      	lsls	r2, r2, #27
 8006e2c:	4311      	orrs	r1, r2
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	6852      	ldr	r2, [r2, #4]
 8006e32:	3a01      	subs	r2, #1
 8006e34:	0112      	lsls	r2, r2, #4
 8006e36:	430a      	orrs	r2, r1
 8006e38:	492d      	ldr	r1, [pc, #180]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	610b      	str	r3, [r1, #16]
 8006e3e:	e02d      	b.n	8006e9c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d115      	bne.n	8006e72 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e46:	4b2a      	ldr	r3, [pc, #168]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e48:	691a      	ldr	r2, [r3, #16]
 8006e4a:	4b2b      	ldr	r3, [pc, #172]	@ (8006ef8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006e4c:	4013      	ands	r3, r2
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	6892      	ldr	r2, [r2, #8]
 8006e52:	0211      	lsls	r1, r2, #8
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	6912      	ldr	r2, [r2, #16]
 8006e58:	0852      	lsrs	r2, r2, #1
 8006e5a:	3a01      	subs	r2, #1
 8006e5c:	0552      	lsls	r2, r2, #21
 8006e5e:	4311      	orrs	r1, r2
 8006e60:	687a      	ldr	r2, [r7, #4]
 8006e62:	6852      	ldr	r2, [r2, #4]
 8006e64:	3a01      	subs	r2, #1
 8006e66:	0112      	lsls	r2, r2, #4
 8006e68:	430a      	orrs	r2, r1
 8006e6a:	4921      	ldr	r1, [pc, #132]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	610b      	str	r3, [r1, #16]
 8006e70:	e014      	b.n	8006e9c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e72:	4b1f      	ldr	r3, [pc, #124]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e74:	691a      	ldr	r2, [r3, #16]
 8006e76:	4b21      	ldr	r3, [pc, #132]	@ (8006efc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006e78:	4013      	ands	r3, r2
 8006e7a:	687a      	ldr	r2, [r7, #4]
 8006e7c:	6892      	ldr	r2, [r2, #8]
 8006e7e:	0211      	lsls	r1, r2, #8
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	6952      	ldr	r2, [r2, #20]
 8006e84:	0852      	lsrs	r2, r2, #1
 8006e86:	3a01      	subs	r2, #1
 8006e88:	0652      	lsls	r2, r2, #25
 8006e8a:	4311      	orrs	r1, r2
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	6852      	ldr	r2, [r2, #4]
 8006e90:	3a01      	subs	r2, #1
 8006e92:	0112      	lsls	r2, r2, #4
 8006e94:	430a      	orrs	r2, r1
 8006e96:	4916      	ldr	r1, [pc, #88]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006e9c:	4b14      	ldr	r3, [pc, #80]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a13      	ldr	r2, [pc, #76]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ea2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006ea6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ea8:	f7fc ff5c 	bl	8003d64 <HAL_GetTick>
 8006eac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006eae:	e009      	b.n	8006ec4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006eb0:	f7fc ff58 	bl	8003d64 <HAL_GetTick>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	1ad3      	subs	r3, r2, r3
 8006eba:	2b02      	cmp	r3, #2
 8006ebc:	d902      	bls.n	8006ec4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	73fb      	strb	r3, [r7, #15]
          break;
 8006ec2:	e005      	b.n	8006ed0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d0ef      	beq.n	8006eb0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006ed0:	7bfb      	ldrb	r3, [r7, #15]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d106      	bne.n	8006ee4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006ed6:	4b06      	ldr	r3, [pc, #24]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ed8:	691a      	ldr	r2, [r3, #16]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	699b      	ldr	r3, [r3, #24]
 8006ede:	4904      	ldr	r1, [pc, #16]	@ (8006ef0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3710      	adds	r7, #16
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	40021000 	.word	0x40021000
 8006ef4:	07ff800f 	.word	0x07ff800f
 8006ef8:	ff9f800f 	.word	0xff9f800f
 8006efc:	f9ff800f 	.word	0xf9ff800f

08006f00 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b084      	sub	sp, #16
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006f0e:	4b72      	ldr	r3, [pc, #456]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	f003 0303 	and.w	r3, r3, #3
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d00e      	beq.n	8006f38 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006f1a:	4b6f      	ldr	r3, [pc, #444]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f1c:	68db      	ldr	r3, [r3, #12]
 8006f1e:	f003 0203 	and.w	r2, r3, #3
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d103      	bne.n	8006f32 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
       ||
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d142      	bne.n	8006fb8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	73fb      	strb	r3, [r7, #15]
 8006f36:	e03f      	b.n	8006fb8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2b03      	cmp	r3, #3
 8006f3e:	d018      	beq.n	8006f72 <RCCEx_PLLSAI2_Config+0x72>
 8006f40:	2b03      	cmp	r3, #3
 8006f42:	d825      	bhi.n	8006f90 <RCCEx_PLLSAI2_Config+0x90>
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d002      	beq.n	8006f4e <RCCEx_PLLSAI2_Config+0x4e>
 8006f48:	2b02      	cmp	r3, #2
 8006f4a:	d009      	beq.n	8006f60 <RCCEx_PLLSAI2_Config+0x60>
 8006f4c:	e020      	b.n	8006f90 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006f4e:	4b62      	ldr	r3, [pc, #392]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f003 0302 	and.w	r3, r3, #2
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d11d      	bne.n	8006f96 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f5e:	e01a      	b.n	8006f96 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006f60:	4b5d      	ldr	r3, [pc, #372]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d116      	bne.n	8006f9a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006f70:	e013      	b.n	8006f9a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006f72:	4b59      	ldr	r3, [pc, #356]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d10f      	bne.n	8006f9e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006f7e:	4b56      	ldr	r3, [pc, #344]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d109      	bne.n	8006f9e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006f8e:	e006      	b.n	8006f9e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	73fb      	strb	r3, [r7, #15]
      break;
 8006f94:	e004      	b.n	8006fa0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006f96:	bf00      	nop
 8006f98:	e002      	b.n	8006fa0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006f9a:	bf00      	nop
 8006f9c:	e000      	b.n	8006fa0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006f9e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006fa0:	7bfb      	ldrb	r3, [r7, #15]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d108      	bne.n	8006fb8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006fa6:	4b4c      	ldr	r3, [pc, #304]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	f023 0203 	bic.w	r2, r3, #3
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4949      	ldr	r1, [pc, #292]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006fb8:	7bfb      	ldrb	r3, [r7, #15]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	f040 8086 	bne.w	80070cc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006fc0:	4b45      	ldr	r3, [pc, #276]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a44      	ldr	r2, [pc, #272]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fcc:	f7fc feca 	bl	8003d64 <HAL_GetTick>
 8006fd0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006fd2:	e009      	b.n	8006fe8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006fd4:	f7fc fec6 	bl	8003d64 <HAL_GetTick>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	1ad3      	subs	r3, r2, r3
 8006fde:	2b02      	cmp	r3, #2
 8006fe0:	d902      	bls.n	8006fe8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006fe2:	2303      	movs	r3, #3
 8006fe4:	73fb      	strb	r3, [r7, #15]
        break;
 8006fe6:	e005      	b.n	8006ff4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006fe8:	4b3b      	ldr	r3, [pc, #236]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d1ef      	bne.n	8006fd4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006ff4:	7bfb      	ldrb	r3, [r7, #15]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d168      	bne.n	80070cc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d113      	bne.n	8007028 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007000:	4b35      	ldr	r3, [pc, #212]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007002:	695a      	ldr	r2, [r3, #20]
 8007004:	4b35      	ldr	r3, [pc, #212]	@ (80070dc <RCCEx_PLLSAI2_Config+0x1dc>)
 8007006:	4013      	ands	r3, r2
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	6892      	ldr	r2, [r2, #8]
 800700c:	0211      	lsls	r1, r2, #8
 800700e:	687a      	ldr	r2, [r7, #4]
 8007010:	68d2      	ldr	r2, [r2, #12]
 8007012:	06d2      	lsls	r2, r2, #27
 8007014:	4311      	orrs	r1, r2
 8007016:	687a      	ldr	r2, [r7, #4]
 8007018:	6852      	ldr	r2, [r2, #4]
 800701a:	3a01      	subs	r2, #1
 800701c:	0112      	lsls	r2, r2, #4
 800701e:	430a      	orrs	r2, r1
 8007020:	492d      	ldr	r1, [pc, #180]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007022:	4313      	orrs	r3, r2
 8007024:	614b      	str	r3, [r1, #20]
 8007026:	e02d      	b.n	8007084 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	2b01      	cmp	r3, #1
 800702c:	d115      	bne.n	800705a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800702e:	4b2a      	ldr	r3, [pc, #168]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007030:	695a      	ldr	r2, [r3, #20]
 8007032:	4b2b      	ldr	r3, [pc, #172]	@ (80070e0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8007034:	4013      	ands	r3, r2
 8007036:	687a      	ldr	r2, [r7, #4]
 8007038:	6892      	ldr	r2, [r2, #8]
 800703a:	0211      	lsls	r1, r2, #8
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	6912      	ldr	r2, [r2, #16]
 8007040:	0852      	lsrs	r2, r2, #1
 8007042:	3a01      	subs	r2, #1
 8007044:	0552      	lsls	r2, r2, #21
 8007046:	4311      	orrs	r1, r2
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	6852      	ldr	r2, [r2, #4]
 800704c:	3a01      	subs	r2, #1
 800704e:	0112      	lsls	r2, r2, #4
 8007050:	430a      	orrs	r2, r1
 8007052:	4921      	ldr	r1, [pc, #132]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007054:	4313      	orrs	r3, r2
 8007056:	614b      	str	r3, [r1, #20]
 8007058:	e014      	b.n	8007084 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800705a:	4b1f      	ldr	r3, [pc, #124]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800705c:	695a      	ldr	r2, [r3, #20]
 800705e:	4b21      	ldr	r3, [pc, #132]	@ (80070e4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8007060:	4013      	ands	r3, r2
 8007062:	687a      	ldr	r2, [r7, #4]
 8007064:	6892      	ldr	r2, [r2, #8]
 8007066:	0211      	lsls	r1, r2, #8
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	6952      	ldr	r2, [r2, #20]
 800706c:	0852      	lsrs	r2, r2, #1
 800706e:	3a01      	subs	r2, #1
 8007070:	0652      	lsls	r2, r2, #25
 8007072:	4311      	orrs	r1, r2
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	6852      	ldr	r2, [r2, #4]
 8007078:	3a01      	subs	r2, #1
 800707a:	0112      	lsls	r2, r2, #4
 800707c:	430a      	orrs	r2, r1
 800707e:	4916      	ldr	r1, [pc, #88]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007080:	4313      	orrs	r3, r2
 8007082:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007084:	4b14      	ldr	r3, [pc, #80]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a13      	ldr	r2, [pc, #76]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800708a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800708e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007090:	f7fc fe68 	bl	8003d64 <HAL_GetTick>
 8007094:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007096:	e009      	b.n	80070ac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007098:	f7fc fe64 	bl	8003d64 <HAL_GetTick>
 800709c:	4602      	mov	r2, r0
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	2b02      	cmp	r3, #2
 80070a4:	d902      	bls.n	80070ac <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	73fb      	strb	r3, [r7, #15]
          break;
 80070aa:	e005      	b.n	80070b8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80070ac:	4b0a      	ldr	r3, [pc, #40]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d0ef      	beq.n	8007098 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80070b8:	7bfb      	ldrb	r3, [r7, #15]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d106      	bne.n	80070cc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80070be:	4b06      	ldr	r3, [pc, #24]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80070c0:	695a      	ldr	r2, [r3, #20]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	699b      	ldr	r3, [r3, #24]
 80070c6:	4904      	ldr	r1, [pc, #16]	@ (80070d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80070c8:	4313      	orrs	r3, r2
 80070ca:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80070cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3710      	adds	r7, #16
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	40021000 	.word	0x40021000
 80070dc:	07ff800f 	.word	0x07ff800f
 80070e0:	ff9f800f 	.word	0xff9f800f
 80070e4:	f9ff800f 	.word	0xf9ff800f

080070e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b082      	sub	sp, #8
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d101      	bne.n	80070fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80070f6:	2301      	movs	r3, #1
 80070f8:	e049      	b.n	800718e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007100:	b2db      	uxtb	r3, r3
 8007102:	2b00      	cmp	r3, #0
 8007104:	d106      	bne.n	8007114 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2200      	movs	r2, #0
 800710a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f7fc fbd4 	bl	80038bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2202      	movs	r2, #2
 8007118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	3304      	adds	r3, #4
 8007124:	4619      	mov	r1, r3
 8007126:	4610      	mov	r0, r2
 8007128:	f000 faa0 	bl	800766c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2201      	movs	r2, #1
 8007138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2201      	movs	r2, #1
 8007140:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800718c:	2300      	movs	r3, #0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3708      	adds	r7, #8
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
	...

08007198 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007198:	b480      	push	{r7}
 800719a:	b085      	sub	sp, #20
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071a6:	b2db      	uxtb	r3, r3
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d001      	beq.n	80071b0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80071ac:	2301      	movs	r3, #1
 80071ae:	e047      	b.n	8007240 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2202      	movs	r2, #2
 80071b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a23      	ldr	r2, [pc, #140]	@ (800724c <HAL_TIM_Base_Start+0xb4>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d01d      	beq.n	80071fe <HAL_TIM_Base_Start+0x66>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071ca:	d018      	beq.n	80071fe <HAL_TIM_Base_Start+0x66>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a1f      	ldr	r2, [pc, #124]	@ (8007250 <HAL_TIM_Base_Start+0xb8>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d013      	beq.n	80071fe <HAL_TIM_Base_Start+0x66>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a1e      	ldr	r2, [pc, #120]	@ (8007254 <HAL_TIM_Base_Start+0xbc>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d00e      	beq.n	80071fe <HAL_TIM_Base_Start+0x66>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a1c      	ldr	r2, [pc, #112]	@ (8007258 <HAL_TIM_Base_Start+0xc0>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d009      	beq.n	80071fe <HAL_TIM_Base_Start+0x66>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a1b      	ldr	r2, [pc, #108]	@ (800725c <HAL_TIM_Base_Start+0xc4>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d004      	beq.n	80071fe <HAL_TIM_Base_Start+0x66>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a19      	ldr	r2, [pc, #100]	@ (8007260 <HAL_TIM_Base_Start+0xc8>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d115      	bne.n	800722a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	689a      	ldr	r2, [r3, #8]
 8007204:	4b17      	ldr	r3, [pc, #92]	@ (8007264 <HAL_TIM_Base_Start+0xcc>)
 8007206:	4013      	ands	r3, r2
 8007208:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2b06      	cmp	r3, #6
 800720e:	d015      	beq.n	800723c <HAL_TIM_Base_Start+0xa4>
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007216:	d011      	beq.n	800723c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f042 0201 	orr.w	r2, r2, #1
 8007226:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007228:	e008      	b.n	800723c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f042 0201 	orr.w	r2, r2, #1
 8007238:	601a      	str	r2, [r3, #0]
 800723a:	e000      	b.n	800723e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800723c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	3714      	adds	r7, #20
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr
 800724c:	40012c00 	.word	0x40012c00
 8007250:	40000400 	.word	0x40000400
 8007254:	40000800 	.word	0x40000800
 8007258:	40000c00 	.word	0x40000c00
 800725c:	40013400 	.word	0x40013400
 8007260:	40014000 	.word	0x40014000
 8007264:	00010007 	.word	0x00010007

08007268 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b084      	sub	sp, #16
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	691b      	ldr	r3, [r3, #16]
 800727e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	f003 0302 	and.w	r3, r3, #2
 8007286:	2b00      	cmp	r3, #0
 8007288:	d020      	beq.n	80072cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f003 0302 	and.w	r3, r3, #2
 8007290:	2b00      	cmp	r3, #0
 8007292:	d01b      	beq.n	80072cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f06f 0202 	mvn.w	r2, #2
 800729c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2201      	movs	r2, #1
 80072a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	699b      	ldr	r3, [r3, #24]
 80072aa:	f003 0303 	and.w	r3, r3, #3
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d003      	beq.n	80072ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 f9bc 	bl	8007630 <HAL_TIM_IC_CaptureCallback>
 80072b8:	e005      	b.n	80072c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 f9ae 	bl	800761c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 f9bf 	bl	8007644 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	f003 0304 	and.w	r3, r3, #4
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d020      	beq.n	8007318 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f003 0304 	and.w	r3, r3, #4
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d01b      	beq.n	8007318 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f06f 0204 	mvn.w	r2, #4
 80072e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2202      	movs	r2, #2
 80072ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	699b      	ldr	r3, [r3, #24]
 80072f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d003      	beq.n	8007306 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 f996 	bl	8007630 <HAL_TIM_IC_CaptureCallback>
 8007304:	e005      	b.n	8007312 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 f988 	bl	800761c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 f999 	bl	8007644 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	f003 0308 	and.w	r3, r3, #8
 800731e:	2b00      	cmp	r3, #0
 8007320:	d020      	beq.n	8007364 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f003 0308 	and.w	r3, r3, #8
 8007328:	2b00      	cmp	r3, #0
 800732a:	d01b      	beq.n	8007364 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f06f 0208 	mvn.w	r2, #8
 8007334:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2204      	movs	r2, #4
 800733a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	69db      	ldr	r3, [r3, #28]
 8007342:	f003 0303 	and.w	r3, r3, #3
 8007346:	2b00      	cmp	r3, #0
 8007348:	d003      	beq.n	8007352 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f000 f970 	bl	8007630 <HAL_TIM_IC_CaptureCallback>
 8007350:	e005      	b.n	800735e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 f962 	bl	800761c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 f973 	bl	8007644 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	f003 0310 	and.w	r3, r3, #16
 800736a:	2b00      	cmp	r3, #0
 800736c:	d020      	beq.n	80073b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f003 0310 	and.w	r3, r3, #16
 8007374:	2b00      	cmp	r3, #0
 8007376:	d01b      	beq.n	80073b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f06f 0210 	mvn.w	r2, #16
 8007380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2208      	movs	r2, #8
 8007386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	69db      	ldr	r3, [r3, #28]
 800738e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007392:	2b00      	cmp	r3, #0
 8007394:	d003      	beq.n	800739e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 f94a 	bl	8007630 <HAL_TIM_IC_CaptureCallback>
 800739c:	e005      	b.n	80073aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f000 f93c 	bl	800761c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 f94d 	bl	8007644 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	f003 0301 	and.w	r3, r3, #1
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d00c      	beq.n	80073d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	f003 0301 	and.w	r3, r3, #1
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d007      	beq.n	80073d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f06f 0201 	mvn.w	r2, #1
 80073cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 f91a 	bl	8007608 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d104      	bne.n	80073e8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d00c      	beq.n	8007402 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d007      	beq.n	8007402 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80073fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f000 fb07 	bl	8007a10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007408:	2b00      	cmp	r3, #0
 800740a:	d00c      	beq.n	8007426 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007412:	2b00      	cmp	r3, #0
 8007414:	d007      	beq.n	8007426 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800741e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f000 faff 	bl	8007a24 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800742c:	2b00      	cmp	r3, #0
 800742e:	d00c      	beq.n	800744a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007436:	2b00      	cmp	r3, #0
 8007438:	d007      	beq.n	800744a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007442:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 f907 	bl	8007658 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	f003 0320 	and.w	r3, r3, #32
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00c      	beq.n	800746e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f003 0320 	and.w	r3, r3, #32
 800745a:	2b00      	cmp	r3, #0
 800745c:	d007      	beq.n	800746e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f06f 0220 	mvn.w	r2, #32
 8007466:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f000 fac7 	bl	80079fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800746e:	bf00      	nop
 8007470:	3710      	adds	r7, #16
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}

08007476 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007476:	b580      	push	{r7, lr}
 8007478:	b084      	sub	sp, #16
 800747a:	af00      	add	r7, sp, #0
 800747c:	6078      	str	r0, [r7, #4]
 800747e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007480:	2300      	movs	r3, #0
 8007482:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800748a:	2b01      	cmp	r3, #1
 800748c:	d101      	bne.n	8007492 <HAL_TIM_ConfigClockSource+0x1c>
 800748e:	2302      	movs	r3, #2
 8007490:	e0b6      	b.n	8007600 <HAL_TIM_ConfigClockSource+0x18a>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2201      	movs	r2, #1
 8007496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2202      	movs	r2, #2
 800749e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80074b0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80074b4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074bc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	68ba      	ldr	r2, [r7, #8]
 80074c4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074ce:	d03e      	beq.n	800754e <HAL_TIM_ConfigClockSource+0xd8>
 80074d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074d4:	f200 8087 	bhi.w	80075e6 <HAL_TIM_ConfigClockSource+0x170>
 80074d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074dc:	f000 8086 	beq.w	80075ec <HAL_TIM_ConfigClockSource+0x176>
 80074e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074e4:	d87f      	bhi.n	80075e6 <HAL_TIM_ConfigClockSource+0x170>
 80074e6:	2b70      	cmp	r3, #112	@ 0x70
 80074e8:	d01a      	beq.n	8007520 <HAL_TIM_ConfigClockSource+0xaa>
 80074ea:	2b70      	cmp	r3, #112	@ 0x70
 80074ec:	d87b      	bhi.n	80075e6 <HAL_TIM_ConfigClockSource+0x170>
 80074ee:	2b60      	cmp	r3, #96	@ 0x60
 80074f0:	d050      	beq.n	8007594 <HAL_TIM_ConfigClockSource+0x11e>
 80074f2:	2b60      	cmp	r3, #96	@ 0x60
 80074f4:	d877      	bhi.n	80075e6 <HAL_TIM_ConfigClockSource+0x170>
 80074f6:	2b50      	cmp	r3, #80	@ 0x50
 80074f8:	d03c      	beq.n	8007574 <HAL_TIM_ConfigClockSource+0xfe>
 80074fa:	2b50      	cmp	r3, #80	@ 0x50
 80074fc:	d873      	bhi.n	80075e6 <HAL_TIM_ConfigClockSource+0x170>
 80074fe:	2b40      	cmp	r3, #64	@ 0x40
 8007500:	d058      	beq.n	80075b4 <HAL_TIM_ConfigClockSource+0x13e>
 8007502:	2b40      	cmp	r3, #64	@ 0x40
 8007504:	d86f      	bhi.n	80075e6 <HAL_TIM_ConfigClockSource+0x170>
 8007506:	2b30      	cmp	r3, #48	@ 0x30
 8007508:	d064      	beq.n	80075d4 <HAL_TIM_ConfigClockSource+0x15e>
 800750a:	2b30      	cmp	r3, #48	@ 0x30
 800750c:	d86b      	bhi.n	80075e6 <HAL_TIM_ConfigClockSource+0x170>
 800750e:	2b20      	cmp	r3, #32
 8007510:	d060      	beq.n	80075d4 <HAL_TIM_ConfigClockSource+0x15e>
 8007512:	2b20      	cmp	r3, #32
 8007514:	d867      	bhi.n	80075e6 <HAL_TIM_ConfigClockSource+0x170>
 8007516:	2b00      	cmp	r3, #0
 8007518:	d05c      	beq.n	80075d4 <HAL_TIM_ConfigClockSource+0x15e>
 800751a:	2b10      	cmp	r3, #16
 800751c:	d05a      	beq.n	80075d4 <HAL_TIM_ConfigClockSource+0x15e>
 800751e:	e062      	b.n	80075e6 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007530:	f000 f9bc 	bl	80078ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007542:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68ba      	ldr	r2, [r7, #8]
 800754a:	609a      	str	r2, [r3, #8]
      break;
 800754c:	e04f      	b.n	80075ee <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800755e:	f000 f9a5 	bl	80078ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	689a      	ldr	r2, [r3, #8]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007570:	609a      	str	r2, [r3, #8]
      break;
 8007572:	e03c      	b.n	80075ee <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007580:	461a      	mov	r2, r3
 8007582:	f000 f919 	bl	80077b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	2150      	movs	r1, #80	@ 0x50
 800758c:	4618      	mov	r0, r3
 800758e:	f000 f972 	bl	8007876 <TIM_ITRx_SetConfig>
      break;
 8007592:	e02c      	b.n	80075ee <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80075a0:	461a      	mov	r2, r3
 80075a2:	f000 f938 	bl	8007816 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	2160      	movs	r1, #96	@ 0x60
 80075ac:	4618      	mov	r0, r3
 80075ae:	f000 f962 	bl	8007876 <TIM_ITRx_SetConfig>
      break;
 80075b2:	e01c      	b.n	80075ee <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075c0:	461a      	mov	r2, r3
 80075c2:	f000 f8f9 	bl	80077b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2140      	movs	r1, #64	@ 0x40
 80075cc:	4618      	mov	r0, r3
 80075ce:	f000 f952 	bl	8007876 <TIM_ITRx_SetConfig>
      break;
 80075d2:	e00c      	b.n	80075ee <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681a      	ldr	r2, [r3, #0]
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4619      	mov	r1, r3
 80075de:	4610      	mov	r0, r2
 80075e0:	f000 f949 	bl	8007876 <TIM_ITRx_SetConfig>
      break;
 80075e4:	e003      	b.n	80075ee <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	73fb      	strb	r3, [r7, #15]
      break;
 80075ea:	e000      	b.n	80075ee <HAL_TIM_ConfigClockSource+0x178>
      break;
 80075ec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2201      	movs	r2, #1
 80075f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80075fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007600:	4618      	mov	r0, r3
 8007602:	3710      	adds	r7, #16
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007610:	bf00      	nop
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800761c:	b480      	push	{r7}
 800761e:	b083      	sub	sp, #12
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007624:	bf00      	nop
 8007626:	370c      	adds	r7, #12
 8007628:	46bd      	mov	sp, r7
 800762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762e:	4770      	bx	lr

08007630 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007630:	b480      	push	{r7}
 8007632:	b083      	sub	sp, #12
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007638:	bf00      	nop
 800763a:	370c      	adds	r7, #12
 800763c:	46bd      	mov	sp, r7
 800763e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007642:	4770      	bx	lr

08007644 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007644:	b480      	push	{r7}
 8007646:	b083      	sub	sp, #12
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800764c:	bf00      	nop
 800764e:	370c      	adds	r7, #12
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr

08007658 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007658:	b480      	push	{r7}
 800765a:	b083      	sub	sp, #12
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007660:	bf00      	nop
 8007662:	370c      	adds	r7, #12
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr

0800766c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800766c:	b480      	push	{r7}
 800766e:	b085      	sub	sp, #20
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	4a46      	ldr	r2, [pc, #280]	@ (8007798 <TIM_Base_SetConfig+0x12c>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d013      	beq.n	80076ac <TIM_Base_SetConfig+0x40>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800768a:	d00f      	beq.n	80076ac <TIM_Base_SetConfig+0x40>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	4a43      	ldr	r2, [pc, #268]	@ (800779c <TIM_Base_SetConfig+0x130>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d00b      	beq.n	80076ac <TIM_Base_SetConfig+0x40>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	4a42      	ldr	r2, [pc, #264]	@ (80077a0 <TIM_Base_SetConfig+0x134>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d007      	beq.n	80076ac <TIM_Base_SetConfig+0x40>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	4a41      	ldr	r2, [pc, #260]	@ (80077a4 <TIM_Base_SetConfig+0x138>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d003      	beq.n	80076ac <TIM_Base_SetConfig+0x40>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4a40      	ldr	r2, [pc, #256]	@ (80077a8 <TIM_Base_SetConfig+0x13c>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d108      	bne.n	80076be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	68fa      	ldr	r2, [r7, #12]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	4a35      	ldr	r2, [pc, #212]	@ (8007798 <TIM_Base_SetConfig+0x12c>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d01f      	beq.n	8007706 <TIM_Base_SetConfig+0x9a>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076cc:	d01b      	beq.n	8007706 <TIM_Base_SetConfig+0x9a>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a32      	ldr	r2, [pc, #200]	@ (800779c <TIM_Base_SetConfig+0x130>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d017      	beq.n	8007706 <TIM_Base_SetConfig+0x9a>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	4a31      	ldr	r2, [pc, #196]	@ (80077a0 <TIM_Base_SetConfig+0x134>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d013      	beq.n	8007706 <TIM_Base_SetConfig+0x9a>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4a30      	ldr	r2, [pc, #192]	@ (80077a4 <TIM_Base_SetConfig+0x138>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d00f      	beq.n	8007706 <TIM_Base_SetConfig+0x9a>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a2f      	ldr	r2, [pc, #188]	@ (80077a8 <TIM_Base_SetConfig+0x13c>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d00b      	beq.n	8007706 <TIM_Base_SetConfig+0x9a>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a2e      	ldr	r2, [pc, #184]	@ (80077ac <TIM_Base_SetConfig+0x140>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d007      	beq.n	8007706 <TIM_Base_SetConfig+0x9a>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a2d      	ldr	r2, [pc, #180]	@ (80077b0 <TIM_Base_SetConfig+0x144>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d003      	beq.n	8007706 <TIM_Base_SetConfig+0x9a>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a2c      	ldr	r2, [pc, #176]	@ (80077b4 <TIM_Base_SetConfig+0x148>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d108      	bne.n	8007718 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800770c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	68fa      	ldr	r2, [r7, #12]
 8007714:	4313      	orrs	r3, r2
 8007716:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	4313      	orrs	r3, r2
 8007724:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	68fa      	ldr	r2, [r7, #12]
 800772a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	689a      	ldr	r2, [r3, #8]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4a16      	ldr	r2, [pc, #88]	@ (8007798 <TIM_Base_SetConfig+0x12c>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d00f      	beq.n	8007764 <TIM_Base_SetConfig+0xf8>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4a18      	ldr	r2, [pc, #96]	@ (80077a8 <TIM_Base_SetConfig+0x13c>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d00b      	beq.n	8007764 <TIM_Base_SetConfig+0xf8>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a17      	ldr	r2, [pc, #92]	@ (80077ac <TIM_Base_SetConfig+0x140>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d007      	beq.n	8007764 <TIM_Base_SetConfig+0xf8>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4a16      	ldr	r2, [pc, #88]	@ (80077b0 <TIM_Base_SetConfig+0x144>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d003      	beq.n	8007764 <TIM_Base_SetConfig+0xf8>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4a15      	ldr	r2, [pc, #84]	@ (80077b4 <TIM_Base_SetConfig+0x148>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d103      	bne.n	800776c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	691a      	ldr	r2, [r3, #16]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2201      	movs	r2, #1
 8007770:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	691b      	ldr	r3, [r3, #16]
 8007776:	f003 0301 	and.w	r3, r3, #1
 800777a:	2b01      	cmp	r3, #1
 800777c:	d105      	bne.n	800778a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	691b      	ldr	r3, [r3, #16]
 8007782:	f023 0201 	bic.w	r2, r3, #1
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	611a      	str	r2, [r3, #16]
  }
}
 800778a:	bf00      	nop
 800778c:	3714      	adds	r7, #20
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr
 8007796:	bf00      	nop
 8007798:	40012c00 	.word	0x40012c00
 800779c:	40000400 	.word	0x40000400
 80077a0:	40000800 	.word	0x40000800
 80077a4:	40000c00 	.word	0x40000c00
 80077a8:	40013400 	.word	0x40013400
 80077ac:	40014000 	.word	0x40014000
 80077b0:	40014400 	.word	0x40014400
 80077b4:	40014800 	.word	0x40014800

080077b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b087      	sub	sp, #28
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6a1b      	ldr	r3, [r3, #32]
 80077c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	6a1b      	ldr	r3, [r3, #32]
 80077ce:	f023 0201 	bic.w	r2, r3, #1
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	699b      	ldr	r3, [r3, #24]
 80077da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80077e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	011b      	lsls	r3, r3, #4
 80077e8:	693a      	ldr	r2, [r7, #16]
 80077ea:	4313      	orrs	r3, r2
 80077ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	f023 030a 	bic.w	r3, r3, #10
 80077f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80077f6:	697a      	ldr	r2, [r7, #20]
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	693a      	ldr	r2, [r7, #16]
 8007802:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	697a      	ldr	r2, [r7, #20]
 8007808:	621a      	str	r2, [r3, #32]
}
 800780a:	bf00      	nop
 800780c:	371c      	adds	r7, #28
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr

08007816 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007816:	b480      	push	{r7}
 8007818:	b087      	sub	sp, #28
 800781a:	af00      	add	r7, sp, #0
 800781c:	60f8      	str	r0, [r7, #12]
 800781e:	60b9      	str	r1, [r7, #8]
 8007820:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	6a1b      	ldr	r3, [r3, #32]
 8007826:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6a1b      	ldr	r3, [r3, #32]
 800782c:	f023 0210 	bic.w	r2, r3, #16
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	699b      	ldr	r3, [r3, #24]
 8007838:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007840:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	031b      	lsls	r3, r3, #12
 8007846:	693a      	ldr	r2, [r7, #16]
 8007848:	4313      	orrs	r3, r2
 800784a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007852:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	011b      	lsls	r3, r3, #4
 8007858:	697a      	ldr	r2, [r7, #20]
 800785a:	4313      	orrs	r3, r2
 800785c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	693a      	ldr	r2, [r7, #16]
 8007862:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	697a      	ldr	r2, [r7, #20]
 8007868:	621a      	str	r2, [r3, #32]
}
 800786a:	bf00      	nop
 800786c:	371c      	adds	r7, #28
 800786e:	46bd      	mov	sp, r7
 8007870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007874:	4770      	bx	lr

08007876 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007876:	b480      	push	{r7}
 8007878:	b085      	sub	sp, #20
 800787a:	af00      	add	r7, sp, #0
 800787c:	6078      	str	r0, [r7, #4]
 800787e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	689b      	ldr	r3, [r3, #8]
 8007884:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800788c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800788e:	683a      	ldr	r2, [r7, #0]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	4313      	orrs	r3, r2
 8007894:	f043 0307 	orr.w	r3, r3, #7
 8007898:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	68fa      	ldr	r2, [r7, #12]
 800789e:	609a      	str	r2, [r3, #8]
}
 80078a0:	bf00      	nop
 80078a2:	3714      	adds	r7, #20
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b087      	sub	sp, #28
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	60f8      	str	r0, [r7, #12]
 80078b4:	60b9      	str	r1, [r7, #8]
 80078b6:	607a      	str	r2, [r7, #4]
 80078b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80078c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	021a      	lsls	r2, r3, #8
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	431a      	orrs	r2, r3
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	697a      	ldr	r2, [r7, #20]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	697a      	ldr	r2, [r7, #20]
 80078de:	609a      	str	r2, [r3, #8]
}
 80078e0:	bf00      	nop
 80078e2:	371c      	adds	r7, #28
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr

080078ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b085      	sub	sp, #20
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d101      	bne.n	8007904 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007900:	2302      	movs	r3, #2
 8007902:	e068      	b.n	80079d6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2202      	movs	r2, #2
 8007910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4a2e      	ldr	r2, [pc, #184]	@ (80079e4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d004      	beq.n	8007938 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4a2d      	ldr	r2, [pc, #180]	@ (80079e8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d108      	bne.n	800794a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800793e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	4313      	orrs	r3, r2
 8007948:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007950:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	68fa      	ldr	r2, [r7, #12]
 8007958:	4313      	orrs	r3, r2
 800795a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a1e      	ldr	r2, [pc, #120]	@ (80079e4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d01d      	beq.n	80079aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007976:	d018      	beq.n	80079aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4a1b      	ldr	r2, [pc, #108]	@ (80079ec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d013      	beq.n	80079aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a1a      	ldr	r2, [pc, #104]	@ (80079f0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d00e      	beq.n	80079aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a18      	ldr	r2, [pc, #96]	@ (80079f4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d009      	beq.n	80079aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a13      	ldr	r2, [pc, #76]	@ (80079e8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d004      	beq.n	80079aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a14      	ldr	r2, [pc, #80]	@ (80079f8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d10c      	bne.n	80079c4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	68ba      	ldr	r2, [r7, #8]
 80079b8:	4313      	orrs	r3, r2
 80079ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	68ba      	ldr	r2, [r7, #8]
 80079c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2201      	movs	r2, #1
 80079c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80079d4:	2300      	movs	r3, #0
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	3714      	adds	r7, #20
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr
 80079e2:	bf00      	nop
 80079e4:	40012c00 	.word	0x40012c00
 80079e8:	40013400 	.word	0x40013400
 80079ec:	40000400 	.word	0x40000400
 80079f0:	40000800 	.word	0x40000800
 80079f4:	40000c00 	.word	0x40000c00
 80079f8:	40014000 	.word	0x40014000

080079fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b083      	sub	sp, #12
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a04:	bf00      	nop
 8007a06:	370c      	adds	r7, #12
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr

08007a10 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a18:	bf00      	nop
 8007a1a:	370c      	adds	r7, #12
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a22:	4770      	bx	lr

08007a24 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007a2c:	bf00      	nop
 8007a2e:	370c      	adds	r7, #12
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b082      	sub	sp, #8
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d101      	bne.n	8007a4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a46:	2301      	movs	r3, #1
 8007a48:	e042      	b.n	8007ad0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d106      	bne.n	8007a62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f7fb ff51 	bl	8003904 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2224      	movs	r2, #36	@ 0x24
 8007a66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f022 0201 	bic.w	r2, r2, #1
 8007a78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d002      	beq.n	8007a88 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f000 ff60 	bl	8008948 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f000 fc61 	bl	8008350 <UART_SetConfig>
 8007a8e:	4603      	mov	r3, r0
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d101      	bne.n	8007a98 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	e01b      	b.n	8007ad0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	685a      	ldr	r2, [r3, #4]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007aa6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	689a      	ldr	r2, [r3, #8]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007ab6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f042 0201 	orr.w	r2, r2, #1
 8007ac6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f000 ffdf 	bl	8008a8c <UART_CheckIdleState>
 8007ace:	4603      	mov	r3, r0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3708      	adds	r7, #8
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}

08007ad8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b08a      	sub	sp, #40	@ 0x28
 8007adc:	af02      	add	r7, sp, #8
 8007ade:	60f8      	str	r0, [r7, #12]
 8007ae0:	60b9      	str	r1, [r7, #8]
 8007ae2:	603b      	str	r3, [r7, #0]
 8007ae4:	4613      	mov	r3, r2
 8007ae6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007aee:	2b20      	cmp	r3, #32
 8007af0:	d17b      	bne.n	8007bea <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d002      	beq.n	8007afe <HAL_UART_Transmit+0x26>
 8007af8:	88fb      	ldrh	r3, [r7, #6]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d101      	bne.n	8007b02 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	e074      	b.n	8007bec <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2221      	movs	r2, #33	@ 0x21
 8007b0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007b12:	f7fc f927 	bl	8003d64 <HAL_GetTick>
 8007b16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	88fa      	ldrh	r2, [r7, #6]
 8007b1c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	88fa      	ldrh	r2, [r7, #6]
 8007b24:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b30:	d108      	bne.n	8007b44 <HAL_UART_Transmit+0x6c>
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	691b      	ldr	r3, [r3, #16]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d104      	bne.n	8007b44 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	61bb      	str	r3, [r7, #24]
 8007b42:	e003      	b.n	8007b4c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007b4c:	e030      	b.n	8007bb0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	9300      	str	r3, [sp, #0]
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	2200      	movs	r2, #0
 8007b56:	2180      	movs	r1, #128	@ 0x80
 8007b58:	68f8      	ldr	r0, [r7, #12]
 8007b5a:	f001 f841 	bl	8008be0 <UART_WaitOnFlagUntilTimeout>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d005      	beq.n	8007b70 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	2220      	movs	r2, #32
 8007b68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007b6c:	2303      	movs	r3, #3
 8007b6e:	e03d      	b.n	8007bec <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007b70:	69fb      	ldr	r3, [r7, #28]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d10b      	bne.n	8007b8e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007b76:	69bb      	ldr	r3, [r7, #24]
 8007b78:	881a      	ldrh	r2, [r3, #0]
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b82:	b292      	uxth	r2, r2
 8007b84:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007b86:	69bb      	ldr	r3, [r7, #24]
 8007b88:	3302      	adds	r3, #2
 8007b8a:	61bb      	str	r3, [r7, #24]
 8007b8c:	e007      	b.n	8007b9e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007b8e:	69fb      	ldr	r3, [r7, #28]
 8007b90:	781a      	ldrb	r2, [r3, #0]
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007b98:	69fb      	ldr	r3, [r7, #28]
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	3b01      	subs	r3, #1
 8007ba8:	b29a      	uxth	r2, r3
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d1c8      	bne.n	8007b4e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	9300      	str	r3, [sp, #0]
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	2140      	movs	r1, #64	@ 0x40
 8007bc6:	68f8      	ldr	r0, [r7, #12]
 8007bc8:	f001 f80a 	bl	8008be0 <UART_WaitOnFlagUntilTimeout>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d005      	beq.n	8007bde <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2220      	movs	r2, #32
 8007bd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007bda:	2303      	movs	r3, #3
 8007bdc:	e006      	b.n	8007bec <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2220      	movs	r2, #32
 8007be2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007be6:	2300      	movs	r3, #0
 8007be8:	e000      	b.n	8007bec <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007bea:	2302      	movs	r3, #2
  }
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3720      	adds	r7, #32
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b08a      	sub	sp, #40	@ 0x28
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	60f8      	str	r0, [r7, #12]
 8007bfc:	60b9      	str	r1, [r7, #8]
 8007bfe:	4613      	mov	r3, r2
 8007c00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c08:	2b20      	cmp	r3, #32
 8007c0a:	d137      	bne.n	8007c7c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d002      	beq.n	8007c18 <HAL_UART_Receive_IT+0x24>
 8007c12:	88fb      	ldrh	r3, [r7, #6]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d101      	bne.n	8007c1c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007c18:	2301      	movs	r3, #1
 8007c1a:	e030      	b.n	8007c7e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a18      	ldr	r2, [pc, #96]	@ (8007c88 <HAL_UART_Receive_IT+0x94>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d01f      	beq.n	8007c6c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d018      	beq.n	8007c6c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	e853 3f00 	ldrex	r3, [r3]
 8007c46:	613b      	str	r3, [r7, #16]
   return(result);
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007c4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	461a      	mov	r2, r3
 8007c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c58:	623b      	str	r3, [r7, #32]
 8007c5a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5c:	69f9      	ldr	r1, [r7, #28]
 8007c5e:	6a3a      	ldr	r2, [r7, #32]
 8007c60:	e841 2300 	strex	r3, r2, [r1]
 8007c64:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d1e6      	bne.n	8007c3a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007c6c:	88fb      	ldrh	r3, [r7, #6]
 8007c6e:	461a      	mov	r2, r3
 8007c70:	68b9      	ldr	r1, [r7, #8]
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f001 f822 	bl	8008cbc <UART_Start_Receive_IT>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	e000      	b.n	8007c7e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007c7c:	2302      	movs	r3, #2
  }
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3728      	adds	r7, #40	@ 0x28
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
 8007c86:	bf00      	nop
 8007c88:	40008000 	.word	0x40008000

08007c8c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b0ba      	sub	sp, #232	@ 0xe8
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	69db      	ldr	r3, [r3, #28]
 8007c9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	689b      	ldr	r3, [r3, #8]
 8007cae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007cb2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007cb6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007cba:	4013      	ands	r3, r2
 8007cbc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007cc0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d11b      	bne.n	8007d00 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ccc:	f003 0320 	and.w	r3, r3, #32
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d015      	beq.n	8007d00 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cd8:	f003 0320 	and.w	r3, r3, #32
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d105      	bne.n	8007cec <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007ce0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ce4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d009      	beq.n	8007d00 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f000 8300 	beq.w	80082f6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	4798      	blx	r3
      }
      return;
 8007cfe:	e2fa      	b.n	80082f6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8007d00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	f000 8123 	beq.w	8007f50 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007d0a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007d0e:	4b8d      	ldr	r3, [pc, #564]	@ (8007f44 <HAL_UART_IRQHandler+0x2b8>)
 8007d10:	4013      	ands	r3, r2
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d106      	bne.n	8007d24 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007d16:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007d1a:	4b8b      	ldr	r3, [pc, #556]	@ (8007f48 <HAL_UART_IRQHandler+0x2bc>)
 8007d1c:	4013      	ands	r3, r2
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	f000 8116 	beq.w	8007f50 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007d24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d28:	f003 0301 	and.w	r3, r3, #1
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d011      	beq.n	8007d54 <HAL_UART_IRQHandler+0xc8>
 8007d30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d00b      	beq.n	8007d54 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	2201      	movs	r2, #1
 8007d42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d4a:	f043 0201 	orr.w	r2, r3, #1
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d58:	f003 0302 	and.w	r3, r3, #2
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d011      	beq.n	8007d84 <HAL_UART_IRQHandler+0xf8>
 8007d60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d64:	f003 0301 	and.w	r3, r3, #1
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d00b      	beq.n	8007d84 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2202      	movs	r2, #2
 8007d72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d7a:	f043 0204 	orr.w	r2, r3, #4
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d88:	f003 0304 	and.w	r3, r3, #4
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d011      	beq.n	8007db4 <HAL_UART_IRQHandler+0x128>
 8007d90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d94:	f003 0301 	and.w	r3, r3, #1
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00b      	beq.n	8007db4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2204      	movs	r2, #4
 8007da2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007daa:	f043 0202 	orr.w	r2, r3, #2
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007db4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007db8:	f003 0308 	and.w	r3, r3, #8
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d017      	beq.n	8007df0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007dc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dc4:	f003 0320 	and.w	r3, r3, #32
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d105      	bne.n	8007dd8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007dcc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007dd0:	4b5c      	ldr	r3, [pc, #368]	@ (8007f44 <HAL_UART_IRQHandler+0x2b8>)
 8007dd2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d00b      	beq.n	8007df0 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	2208      	movs	r2, #8
 8007dde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007de6:	f043 0208 	orr.w	r2, r3, #8
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007df0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007df4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d012      	beq.n	8007e22 <HAL_UART_IRQHandler+0x196>
 8007dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e00:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d00c      	beq.n	8007e22 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007e10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e18:	f043 0220 	orr.w	r2, r3, #32
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	f000 8266 	beq.w	80082fa <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e32:	f003 0320 	and.w	r3, r3, #32
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d013      	beq.n	8007e62 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007e3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e3e:	f003 0320 	and.w	r3, r3, #32
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d105      	bne.n	8007e52 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007e46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d007      	beq.n	8007e62 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d003      	beq.n	8007e62 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e68:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e76:	2b40      	cmp	r3, #64	@ 0x40
 8007e78:	d005      	beq.n	8007e86 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007e7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e7e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d054      	beq.n	8007f30 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f001 f83a 	bl	8008f00 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e96:	2b40      	cmp	r3, #64	@ 0x40
 8007e98:	d146      	bne.n	8007f28 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	3308      	adds	r3, #8
 8007ea0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007ea8:	e853 3f00 	ldrex	r3, [r3]
 8007eac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007eb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007eb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007eb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	3308      	adds	r3, #8
 8007ec2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007ec6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007eca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ece:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007ed2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007ed6:	e841 2300 	strex	r3, r2, [r1]
 8007eda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007ede:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d1d9      	bne.n	8007e9a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d017      	beq.n	8007f20 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ef6:	4a15      	ldr	r2, [pc, #84]	@ (8007f4c <HAL_UART_IRQHandler+0x2c0>)
 8007ef8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f00:	4618      	mov	r0, r3
 8007f02:	f7fd f8cc 	bl	800509e <HAL_DMA_Abort_IT>
 8007f06:	4603      	mov	r3, r0
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d019      	beq.n	8007f40 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f14:	687a      	ldr	r2, [r7, #4]
 8007f16:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007f1a:	4610      	mov	r0, r2
 8007f1c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f1e:	e00f      	b.n	8007f40 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f000 f9ff 	bl	8008324 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f26:	e00b      	b.n	8007f40 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f000 f9fb 	bl	8008324 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f2e:	e007      	b.n	8007f40 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f000 f9f7 	bl	8008324 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007f3e:	e1dc      	b.n	80082fa <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f40:	bf00      	nop
    return;
 8007f42:	e1da      	b.n	80082fa <HAL_UART_IRQHandler+0x66e>
 8007f44:	10000001 	.word	0x10000001
 8007f48:	04000120 	.word	0x04000120
 8007f4c:	08008fcd 	.word	0x08008fcd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	f040 8170 	bne.w	800823a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f5e:	f003 0310 	and.w	r3, r3, #16
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	f000 8169 	beq.w	800823a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f6c:	f003 0310 	and.w	r3, r3, #16
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	f000 8162 	beq.w	800823a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	2210      	movs	r2, #16
 8007f7c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f88:	2b40      	cmp	r3, #64	@ 0x40
 8007f8a:	f040 80d8 	bne.w	800813e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007f9c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	f000 80af 	beq.w	8008104 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007fac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	f080 80a7 	bcs.w	8008104 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007fbc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f003 0320 	and.w	r3, r3, #32
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	f040 8087 	bne.w	80080e2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fdc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007fe0:	e853 3f00 	ldrex	r3, [r3]
 8007fe4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007fe8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007fec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ff0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007ffe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008002:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008006:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800800a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800800e:	e841 2300 	strex	r3, r2, [r1]
 8008012:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008016:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800801a:	2b00      	cmp	r3, #0
 800801c:	d1da      	bne.n	8007fd4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	3308      	adds	r3, #8
 8008024:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008026:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008028:	e853 3f00 	ldrex	r3, [r3]
 800802c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800802e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008030:	f023 0301 	bic.w	r3, r3, #1
 8008034:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	3308      	adds	r3, #8
 800803e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008042:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008046:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008048:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800804a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800804e:	e841 2300 	strex	r3, r2, [r1]
 8008052:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008054:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008056:	2b00      	cmp	r3, #0
 8008058:	d1e1      	bne.n	800801e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	3308      	adds	r3, #8
 8008060:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008062:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008064:	e853 3f00 	ldrex	r3, [r3]
 8008068:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800806a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800806c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008070:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	3308      	adds	r3, #8
 800807a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800807e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008080:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008082:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008084:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008086:	e841 2300 	strex	r3, r2, [r1]
 800808a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800808c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800808e:	2b00      	cmp	r3, #0
 8008090:	d1e3      	bne.n	800805a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2220      	movs	r2, #32
 8008096:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2200      	movs	r2, #0
 800809e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080a8:	e853 3f00 	ldrex	r3, [r3]
 80080ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80080ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80080b0:	f023 0310 	bic.w	r3, r3, #16
 80080b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	461a      	mov	r2, r3
 80080be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80080c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80080c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80080c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80080ca:	e841 2300 	strex	r3, r2, [r1]
 80080ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80080d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d1e4      	bne.n	80080a0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080dc:	4618      	mov	r0, r3
 80080de:	f7fc ff82 	bl	8004fe6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2202      	movs	r2, #2
 80080e6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	1ad3      	subs	r3, r2, r3
 80080f8:	b29b      	uxth	r3, r3
 80080fa:	4619      	mov	r1, r3
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 f91b 	bl	8008338 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008102:	e0fc      	b.n	80082fe <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800810a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800810e:	429a      	cmp	r2, r3
 8008110:	f040 80f5 	bne.w	80082fe <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f003 0320 	and.w	r3, r3, #32
 8008122:	2b20      	cmp	r3, #32
 8008124:	f040 80eb 	bne.w	80082fe <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2202      	movs	r2, #2
 800812c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008134:	4619      	mov	r1, r3
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f000 f8fe 	bl	8008338 <HAL_UARTEx_RxEventCallback>
      return;
 800813c:	e0df      	b.n	80082fe <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800814a:	b29b      	uxth	r3, r3
 800814c:	1ad3      	subs	r3, r2, r3
 800814e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008158:	b29b      	uxth	r3, r3
 800815a:	2b00      	cmp	r3, #0
 800815c:	f000 80d1 	beq.w	8008302 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008160:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008164:	2b00      	cmp	r3, #0
 8008166:	f000 80cc 	beq.w	8008302 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008172:	e853 3f00 	ldrex	r3, [r3]
 8008176:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800817a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800817e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	461a      	mov	r2, r3
 8008188:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800818c:	647b      	str	r3, [r7, #68]	@ 0x44
 800818e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008190:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008192:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008194:	e841 2300 	strex	r3, r2, [r1]
 8008198:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800819a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800819c:	2b00      	cmp	r3, #0
 800819e:	d1e4      	bne.n	800816a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	3308      	adds	r3, #8
 80081a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081aa:	e853 3f00 	ldrex	r3, [r3]
 80081ae:	623b      	str	r3, [r7, #32]
   return(result);
 80081b0:	6a3b      	ldr	r3, [r7, #32]
 80081b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081b6:	f023 0301 	bic.w	r3, r3, #1
 80081ba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	3308      	adds	r3, #8
 80081c4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80081c8:	633a      	str	r2, [r7, #48]	@ 0x30
 80081ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081d0:	e841 2300 	strex	r3, r2, [r1]
 80081d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80081d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d1e1      	bne.n	80081a0 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2220      	movs	r2, #32
 80081e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2200      	movs	r2, #0
 80081ee:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f6:	693b      	ldr	r3, [r7, #16]
 80081f8:	e853 3f00 	ldrex	r3, [r3]
 80081fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f023 0310 	bic.w	r3, r3, #16
 8008204:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	461a      	mov	r2, r3
 800820e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008212:	61fb      	str	r3, [r7, #28]
 8008214:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008216:	69b9      	ldr	r1, [r7, #24]
 8008218:	69fa      	ldr	r2, [r7, #28]
 800821a:	e841 2300 	strex	r3, r2, [r1]
 800821e:	617b      	str	r3, [r7, #20]
   return(result);
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d1e4      	bne.n	80081f0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2202      	movs	r2, #2
 800822a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800822c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008230:	4619      	mov	r1, r3
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f000 f880 	bl	8008338 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008238:	e063      	b.n	8008302 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800823a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800823e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008242:	2b00      	cmp	r3, #0
 8008244:	d00e      	beq.n	8008264 <HAL_UART_IRQHandler+0x5d8>
 8008246:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800824a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800824e:	2b00      	cmp	r3, #0
 8008250:	d008      	beq.n	8008264 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800825a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f001 fc1f 	bl	8009aa0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008262:	e051      	b.n	8008308 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008268:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800826c:	2b00      	cmp	r3, #0
 800826e:	d014      	beq.n	800829a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008270:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008274:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008278:	2b00      	cmp	r3, #0
 800827a:	d105      	bne.n	8008288 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800827c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008280:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008284:	2b00      	cmp	r3, #0
 8008286:	d008      	beq.n	800829a <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800828c:	2b00      	cmp	r3, #0
 800828e:	d03a      	beq.n	8008306 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	4798      	blx	r3
    }
    return;
 8008298:	e035      	b.n	8008306 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800829a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800829e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d009      	beq.n	80082ba <HAL_UART_IRQHandler+0x62e>
 80082a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d003      	beq.n	80082ba <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f000 fea0 	bl	8008ff8 <UART_EndTransmit_IT>
    return;
 80082b8:	e026      	b.n	8008308 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80082ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d009      	beq.n	80082da <HAL_UART_IRQHandler+0x64e>
 80082c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082ca:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d003      	beq.n	80082da <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f001 fbf8 	bl	8009ac8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80082d8:	e016      	b.n	8008308 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80082da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d010      	beq.n	8008308 <HAL_UART_IRQHandler+0x67c>
 80082e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	da0c      	bge.n	8008308 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f001 fbe0 	bl	8009ab4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80082f4:	e008      	b.n	8008308 <HAL_UART_IRQHandler+0x67c>
      return;
 80082f6:	bf00      	nop
 80082f8:	e006      	b.n	8008308 <HAL_UART_IRQHandler+0x67c>
    return;
 80082fa:	bf00      	nop
 80082fc:	e004      	b.n	8008308 <HAL_UART_IRQHandler+0x67c>
      return;
 80082fe:	bf00      	nop
 8008300:	e002      	b.n	8008308 <HAL_UART_IRQHandler+0x67c>
      return;
 8008302:	bf00      	nop
 8008304:	e000      	b.n	8008308 <HAL_UART_IRQHandler+0x67c>
    return;
 8008306:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8008308:	37e8      	adds	r7, #232	@ 0xe8
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}
 800830e:	bf00      	nop

08008310 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008310:	b480      	push	{r7}
 8008312:	b083      	sub	sp, #12
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008318:	bf00      	nop
 800831a:	370c      	adds	r7, #12
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr

08008324 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008324:	b480      	push	{r7}
 8008326:	b083      	sub	sp, #12
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800832c:	bf00      	nop
 800832e:	370c      	adds	r7, #12
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr

08008338 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
 8008340:	460b      	mov	r3, r1
 8008342:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008344:	bf00      	nop
 8008346:	370c      	adds	r7, #12
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr

08008350 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008350:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008354:	b08c      	sub	sp, #48	@ 0x30
 8008356:	af00      	add	r7, sp, #0
 8008358:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800835a:	2300      	movs	r3, #0
 800835c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	689a      	ldr	r2, [r3, #8]
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	691b      	ldr	r3, [r3, #16]
 8008368:	431a      	orrs	r2, r3
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	695b      	ldr	r3, [r3, #20]
 800836e:	431a      	orrs	r2, r3
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	69db      	ldr	r3, [r3, #28]
 8008374:	4313      	orrs	r3, r2
 8008376:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	4baa      	ldr	r3, [pc, #680]	@ (8008628 <UART_SetConfig+0x2d8>)
 8008380:	4013      	ands	r3, r2
 8008382:	697a      	ldr	r2, [r7, #20]
 8008384:	6812      	ldr	r2, [r2, #0]
 8008386:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008388:	430b      	orrs	r3, r1
 800838a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	68da      	ldr	r2, [r3, #12]
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	430a      	orrs	r2, r1
 80083a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	699b      	ldr	r3, [r3, #24]
 80083a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a9f      	ldr	r2, [pc, #636]	@ (800862c <UART_SetConfig+0x2dc>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d004      	beq.n	80083bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	6a1b      	ldr	r3, [r3, #32]
 80083b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083b8:	4313      	orrs	r3, r2
 80083ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80083bc:	697b      	ldr	r3, [r7, #20]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	689b      	ldr	r3, [r3, #8]
 80083c2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80083c6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80083ca:	697a      	ldr	r2, [r7, #20]
 80083cc:	6812      	ldr	r2, [r2, #0]
 80083ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083d0:	430b      	orrs	r3, r1
 80083d2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083da:	f023 010f 	bic.w	r1, r3, #15
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80083e2:	697b      	ldr	r3, [r7, #20]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	430a      	orrs	r2, r1
 80083e8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4a90      	ldr	r2, [pc, #576]	@ (8008630 <UART_SetConfig+0x2e0>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d125      	bne.n	8008440 <UART_SetConfig+0xf0>
 80083f4:	4b8f      	ldr	r3, [pc, #572]	@ (8008634 <UART_SetConfig+0x2e4>)
 80083f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083fa:	f003 0303 	and.w	r3, r3, #3
 80083fe:	2b03      	cmp	r3, #3
 8008400:	d81a      	bhi.n	8008438 <UART_SetConfig+0xe8>
 8008402:	a201      	add	r2, pc, #4	@ (adr r2, 8008408 <UART_SetConfig+0xb8>)
 8008404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008408:	08008419 	.word	0x08008419
 800840c:	08008429 	.word	0x08008429
 8008410:	08008421 	.word	0x08008421
 8008414:	08008431 	.word	0x08008431
 8008418:	2301      	movs	r3, #1
 800841a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800841e:	e116      	b.n	800864e <UART_SetConfig+0x2fe>
 8008420:	2302      	movs	r3, #2
 8008422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008426:	e112      	b.n	800864e <UART_SetConfig+0x2fe>
 8008428:	2304      	movs	r3, #4
 800842a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800842e:	e10e      	b.n	800864e <UART_SetConfig+0x2fe>
 8008430:	2308      	movs	r3, #8
 8008432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008436:	e10a      	b.n	800864e <UART_SetConfig+0x2fe>
 8008438:	2310      	movs	r3, #16
 800843a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800843e:	e106      	b.n	800864e <UART_SetConfig+0x2fe>
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a7c      	ldr	r2, [pc, #496]	@ (8008638 <UART_SetConfig+0x2e8>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d138      	bne.n	80084bc <UART_SetConfig+0x16c>
 800844a:	4b7a      	ldr	r3, [pc, #488]	@ (8008634 <UART_SetConfig+0x2e4>)
 800844c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008450:	f003 030c 	and.w	r3, r3, #12
 8008454:	2b0c      	cmp	r3, #12
 8008456:	d82d      	bhi.n	80084b4 <UART_SetConfig+0x164>
 8008458:	a201      	add	r2, pc, #4	@ (adr r2, 8008460 <UART_SetConfig+0x110>)
 800845a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800845e:	bf00      	nop
 8008460:	08008495 	.word	0x08008495
 8008464:	080084b5 	.word	0x080084b5
 8008468:	080084b5 	.word	0x080084b5
 800846c:	080084b5 	.word	0x080084b5
 8008470:	080084a5 	.word	0x080084a5
 8008474:	080084b5 	.word	0x080084b5
 8008478:	080084b5 	.word	0x080084b5
 800847c:	080084b5 	.word	0x080084b5
 8008480:	0800849d 	.word	0x0800849d
 8008484:	080084b5 	.word	0x080084b5
 8008488:	080084b5 	.word	0x080084b5
 800848c:	080084b5 	.word	0x080084b5
 8008490:	080084ad 	.word	0x080084ad
 8008494:	2300      	movs	r3, #0
 8008496:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800849a:	e0d8      	b.n	800864e <UART_SetConfig+0x2fe>
 800849c:	2302      	movs	r3, #2
 800849e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084a2:	e0d4      	b.n	800864e <UART_SetConfig+0x2fe>
 80084a4:	2304      	movs	r3, #4
 80084a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084aa:	e0d0      	b.n	800864e <UART_SetConfig+0x2fe>
 80084ac:	2308      	movs	r3, #8
 80084ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084b2:	e0cc      	b.n	800864e <UART_SetConfig+0x2fe>
 80084b4:	2310      	movs	r3, #16
 80084b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084ba:	e0c8      	b.n	800864e <UART_SetConfig+0x2fe>
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a5e      	ldr	r2, [pc, #376]	@ (800863c <UART_SetConfig+0x2ec>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d125      	bne.n	8008512 <UART_SetConfig+0x1c2>
 80084c6:	4b5b      	ldr	r3, [pc, #364]	@ (8008634 <UART_SetConfig+0x2e4>)
 80084c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084cc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80084d0:	2b30      	cmp	r3, #48	@ 0x30
 80084d2:	d016      	beq.n	8008502 <UART_SetConfig+0x1b2>
 80084d4:	2b30      	cmp	r3, #48	@ 0x30
 80084d6:	d818      	bhi.n	800850a <UART_SetConfig+0x1ba>
 80084d8:	2b20      	cmp	r3, #32
 80084da:	d00a      	beq.n	80084f2 <UART_SetConfig+0x1a2>
 80084dc:	2b20      	cmp	r3, #32
 80084de:	d814      	bhi.n	800850a <UART_SetConfig+0x1ba>
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d002      	beq.n	80084ea <UART_SetConfig+0x19a>
 80084e4:	2b10      	cmp	r3, #16
 80084e6:	d008      	beq.n	80084fa <UART_SetConfig+0x1aa>
 80084e8:	e00f      	b.n	800850a <UART_SetConfig+0x1ba>
 80084ea:	2300      	movs	r3, #0
 80084ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084f0:	e0ad      	b.n	800864e <UART_SetConfig+0x2fe>
 80084f2:	2302      	movs	r3, #2
 80084f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80084f8:	e0a9      	b.n	800864e <UART_SetConfig+0x2fe>
 80084fa:	2304      	movs	r3, #4
 80084fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008500:	e0a5      	b.n	800864e <UART_SetConfig+0x2fe>
 8008502:	2308      	movs	r3, #8
 8008504:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008508:	e0a1      	b.n	800864e <UART_SetConfig+0x2fe>
 800850a:	2310      	movs	r3, #16
 800850c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008510:	e09d      	b.n	800864e <UART_SetConfig+0x2fe>
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a4a      	ldr	r2, [pc, #296]	@ (8008640 <UART_SetConfig+0x2f0>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d125      	bne.n	8008568 <UART_SetConfig+0x218>
 800851c:	4b45      	ldr	r3, [pc, #276]	@ (8008634 <UART_SetConfig+0x2e4>)
 800851e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008522:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008526:	2bc0      	cmp	r3, #192	@ 0xc0
 8008528:	d016      	beq.n	8008558 <UART_SetConfig+0x208>
 800852a:	2bc0      	cmp	r3, #192	@ 0xc0
 800852c:	d818      	bhi.n	8008560 <UART_SetConfig+0x210>
 800852e:	2b80      	cmp	r3, #128	@ 0x80
 8008530:	d00a      	beq.n	8008548 <UART_SetConfig+0x1f8>
 8008532:	2b80      	cmp	r3, #128	@ 0x80
 8008534:	d814      	bhi.n	8008560 <UART_SetConfig+0x210>
 8008536:	2b00      	cmp	r3, #0
 8008538:	d002      	beq.n	8008540 <UART_SetConfig+0x1f0>
 800853a:	2b40      	cmp	r3, #64	@ 0x40
 800853c:	d008      	beq.n	8008550 <UART_SetConfig+0x200>
 800853e:	e00f      	b.n	8008560 <UART_SetConfig+0x210>
 8008540:	2300      	movs	r3, #0
 8008542:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008546:	e082      	b.n	800864e <UART_SetConfig+0x2fe>
 8008548:	2302      	movs	r3, #2
 800854a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800854e:	e07e      	b.n	800864e <UART_SetConfig+0x2fe>
 8008550:	2304      	movs	r3, #4
 8008552:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008556:	e07a      	b.n	800864e <UART_SetConfig+0x2fe>
 8008558:	2308      	movs	r3, #8
 800855a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800855e:	e076      	b.n	800864e <UART_SetConfig+0x2fe>
 8008560:	2310      	movs	r3, #16
 8008562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008566:	e072      	b.n	800864e <UART_SetConfig+0x2fe>
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a35      	ldr	r2, [pc, #212]	@ (8008644 <UART_SetConfig+0x2f4>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d12a      	bne.n	80085c8 <UART_SetConfig+0x278>
 8008572:	4b30      	ldr	r3, [pc, #192]	@ (8008634 <UART_SetConfig+0x2e4>)
 8008574:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008578:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800857c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008580:	d01a      	beq.n	80085b8 <UART_SetConfig+0x268>
 8008582:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008586:	d81b      	bhi.n	80085c0 <UART_SetConfig+0x270>
 8008588:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800858c:	d00c      	beq.n	80085a8 <UART_SetConfig+0x258>
 800858e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008592:	d815      	bhi.n	80085c0 <UART_SetConfig+0x270>
 8008594:	2b00      	cmp	r3, #0
 8008596:	d003      	beq.n	80085a0 <UART_SetConfig+0x250>
 8008598:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800859c:	d008      	beq.n	80085b0 <UART_SetConfig+0x260>
 800859e:	e00f      	b.n	80085c0 <UART_SetConfig+0x270>
 80085a0:	2300      	movs	r3, #0
 80085a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085a6:	e052      	b.n	800864e <UART_SetConfig+0x2fe>
 80085a8:	2302      	movs	r3, #2
 80085aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085ae:	e04e      	b.n	800864e <UART_SetConfig+0x2fe>
 80085b0:	2304      	movs	r3, #4
 80085b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085b6:	e04a      	b.n	800864e <UART_SetConfig+0x2fe>
 80085b8:	2308      	movs	r3, #8
 80085ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085be:	e046      	b.n	800864e <UART_SetConfig+0x2fe>
 80085c0:	2310      	movs	r3, #16
 80085c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085c6:	e042      	b.n	800864e <UART_SetConfig+0x2fe>
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	4a17      	ldr	r2, [pc, #92]	@ (800862c <UART_SetConfig+0x2dc>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d13a      	bne.n	8008648 <UART_SetConfig+0x2f8>
 80085d2:	4b18      	ldr	r3, [pc, #96]	@ (8008634 <UART_SetConfig+0x2e4>)
 80085d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085d8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80085dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80085e0:	d01a      	beq.n	8008618 <UART_SetConfig+0x2c8>
 80085e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80085e6:	d81b      	bhi.n	8008620 <UART_SetConfig+0x2d0>
 80085e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80085ec:	d00c      	beq.n	8008608 <UART_SetConfig+0x2b8>
 80085ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80085f2:	d815      	bhi.n	8008620 <UART_SetConfig+0x2d0>
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d003      	beq.n	8008600 <UART_SetConfig+0x2b0>
 80085f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085fc:	d008      	beq.n	8008610 <UART_SetConfig+0x2c0>
 80085fe:	e00f      	b.n	8008620 <UART_SetConfig+0x2d0>
 8008600:	2300      	movs	r3, #0
 8008602:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008606:	e022      	b.n	800864e <UART_SetConfig+0x2fe>
 8008608:	2302      	movs	r3, #2
 800860a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800860e:	e01e      	b.n	800864e <UART_SetConfig+0x2fe>
 8008610:	2304      	movs	r3, #4
 8008612:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008616:	e01a      	b.n	800864e <UART_SetConfig+0x2fe>
 8008618:	2308      	movs	r3, #8
 800861a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800861e:	e016      	b.n	800864e <UART_SetConfig+0x2fe>
 8008620:	2310      	movs	r3, #16
 8008622:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008626:	e012      	b.n	800864e <UART_SetConfig+0x2fe>
 8008628:	cfff69f3 	.word	0xcfff69f3
 800862c:	40008000 	.word	0x40008000
 8008630:	40013800 	.word	0x40013800
 8008634:	40021000 	.word	0x40021000
 8008638:	40004400 	.word	0x40004400
 800863c:	40004800 	.word	0x40004800
 8008640:	40004c00 	.word	0x40004c00
 8008644:	40005000 	.word	0x40005000
 8008648:	2310      	movs	r3, #16
 800864a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800864e:	697b      	ldr	r3, [r7, #20]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4aae      	ldr	r2, [pc, #696]	@ (800890c <UART_SetConfig+0x5bc>)
 8008654:	4293      	cmp	r3, r2
 8008656:	f040 8097 	bne.w	8008788 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800865a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800865e:	2b08      	cmp	r3, #8
 8008660:	d823      	bhi.n	80086aa <UART_SetConfig+0x35a>
 8008662:	a201      	add	r2, pc, #4	@ (adr r2, 8008668 <UART_SetConfig+0x318>)
 8008664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008668:	0800868d 	.word	0x0800868d
 800866c:	080086ab 	.word	0x080086ab
 8008670:	08008695 	.word	0x08008695
 8008674:	080086ab 	.word	0x080086ab
 8008678:	0800869b 	.word	0x0800869b
 800867c:	080086ab 	.word	0x080086ab
 8008680:	080086ab 	.word	0x080086ab
 8008684:	080086ab 	.word	0x080086ab
 8008688:	080086a3 	.word	0x080086a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800868c:	f7fd ff28 	bl	80064e0 <HAL_RCC_GetPCLK1Freq>
 8008690:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008692:	e010      	b.n	80086b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008694:	4b9e      	ldr	r3, [pc, #632]	@ (8008910 <UART_SetConfig+0x5c0>)
 8008696:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008698:	e00d      	b.n	80086b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800869a:	f7fd fe89 	bl	80063b0 <HAL_RCC_GetSysClockFreq>
 800869e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80086a0:	e009      	b.n	80086b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80086a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80086a8:	e005      	b.n	80086b6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80086aa:	2300      	movs	r3, #0
 80086ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80086b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80086b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	f000 8130 	beq.w	800891e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c2:	4a94      	ldr	r2, [pc, #592]	@ (8008914 <UART_SetConfig+0x5c4>)
 80086c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086c8:	461a      	mov	r2, r3
 80086ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80086d0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	685a      	ldr	r2, [r3, #4]
 80086d6:	4613      	mov	r3, r2
 80086d8:	005b      	lsls	r3, r3, #1
 80086da:	4413      	add	r3, r2
 80086dc:	69ba      	ldr	r2, [r7, #24]
 80086de:	429a      	cmp	r2, r3
 80086e0:	d305      	bcc.n	80086ee <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80086e8:	69ba      	ldr	r2, [r7, #24]
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d903      	bls.n	80086f6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80086ee:	2301      	movs	r3, #1
 80086f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80086f4:	e113      	b.n	800891e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80086f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f8:	2200      	movs	r2, #0
 80086fa:	60bb      	str	r3, [r7, #8]
 80086fc:	60fa      	str	r2, [r7, #12]
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008702:	4a84      	ldr	r2, [pc, #528]	@ (8008914 <UART_SetConfig+0x5c4>)
 8008704:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008708:	b29b      	uxth	r3, r3
 800870a:	2200      	movs	r2, #0
 800870c:	603b      	str	r3, [r7, #0]
 800870e:	607a      	str	r2, [r7, #4]
 8008710:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008714:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008718:	f7f8 fbcc 	bl	8000eb4 <__aeabi_uldivmod>
 800871c:	4602      	mov	r2, r0
 800871e:	460b      	mov	r3, r1
 8008720:	4610      	mov	r0, r2
 8008722:	4619      	mov	r1, r3
 8008724:	f04f 0200 	mov.w	r2, #0
 8008728:	f04f 0300 	mov.w	r3, #0
 800872c:	020b      	lsls	r3, r1, #8
 800872e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008732:	0202      	lsls	r2, r0, #8
 8008734:	6979      	ldr	r1, [r7, #20]
 8008736:	6849      	ldr	r1, [r1, #4]
 8008738:	0849      	lsrs	r1, r1, #1
 800873a:	2000      	movs	r0, #0
 800873c:	460c      	mov	r4, r1
 800873e:	4605      	mov	r5, r0
 8008740:	eb12 0804 	adds.w	r8, r2, r4
 8008744:	eb43 0905 	adc.w	r9, r3, r5
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	2200      	movs	r2, #0
 800874e:	469a      	mov	sl, r3
 8008750:	4693      	mov	fp, r2
 8008752:	4652      	mov	r2, sl
 8008754:	465b      	mov	r3, fp
 8008756:	4640      	mov	r0, r8
 8008758:	4649      	mov	r1, r9
 800875a:	f7f8 fbab 	bl	8000eb4 <__aeabi_uldivmod>
 800875e:	4602      	mov	r2, r0
 8008760:	460b      	mov	r3, r1
 8008762:	4613      	mov	r3, r2
 8008764:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008766:	6a3b      	ldr	r3, [r7, #32]
 8008768:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800876c:	d308      	bcc.n	8008780 <UART_SetConfig+0x430>
 800876e:	6a3b      	ldr	r3, [r7, #32]
 8008770:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008774:	d204      	bcs.n	8008780 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	6a3a      	ldr	r2, [r7, #32]
 800877c:	60da      	str	r2, [r3, #12]
 800877e:	e0ce      	b.n	800891e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008780:	2301      	movs	r3, #1
 8008782:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008786:	e0ca      	b.n	800891e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	69db      	ldr	r3, [r3, #28]
 800878c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008790:	d166      	bne.n	8008860 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008792:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008796:	2b08      	cmp	r3, #8
 8008798:	d827      	bhi.n	80087ea <UART_SetConfig+0x49a>
 800879a:	a201      	add	r2, pc, #4	@ (adr r2, 80087a0 <UART_SetConfig+0x450>)
 800879c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087a0:	080087c5 	.word	0x080087c5
 80087a4:	080087cd 	.word	0x080087cd
 80087a8:	080087d5 	.word	0x080087d5
 80087ac:	080087eb 	.word	0x080087eb
 80087b0:	080087db 	.word	0x080087db
 80087b4:	080087eb 	.word	0x080087eb
 80087b8:	080087eb 	.word	0x080087eb
 80087bc:	080087eb 	.word	0x080087eb
 80087c0:	080087e3 	.word	0x080087e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087c4:	f7fd fe8c 	bl	80064e0 <HAL_RCC_GetPCLK1Freq>
 80087c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80087ca:	e014      	b.n	80087f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087cc:	f7fd fe9e 	bl	800650c <HAL_RCC_GetPCLK2Freq>
 80087d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80087d2:	e010      	b.n	80087f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80087d4:	4b4e      	ldr	r3, [pc, #312]	@ (8008910 <UART_SetConfig+0x5c0>)
 80087d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80087d8:	e00d      	b.n	80087f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80087da:	f7fd fde9 	bl	80063b0 <HAL_RCC_GetSysClockFreq>
 80087de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80087e0:	e009      	b.n	80087f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80087e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80087e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80087e8:	e005      	b.n	80087f6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80087ea:	2300      	movs	r3, #0
 80087ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80087ee:	2301      	movs	r3, #1
 80087f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80087f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80087f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	f000 8090 	beq.w	800891e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008802:	4a44      	ldr	r2, [pc, #272]	@ (8008914 <UART_SetConfig+0x5c4>)
 8008804:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008808:	461a      	mov	r2, r3
 800880a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800880c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008810:	005a      	lsls	r2, r3, #1
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	685b      	ldr	r3, [r3, #4]
 8008816:	085b      	lsrs	r3, r3, #1
 8008818:	441a      	add	r2, r3
 800881a:	697b      	ldr	r3, [r7, #20]
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008822:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008824:	6a3b      	ldr	r3, [r7, #32]
 8008826:	2b0f      	cmp	r3, #15
 8008828:	d916      	bls.n	8008858 <UART_SetConfig+0x508>
 800882a:	6a3b      	ldr	r3, [r7, #32]
 800882c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008830:	d212      	bcs.n	8008858 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008832:	6a3b      	ldr	r3, [r7, #32]
 8008834:	b29b      	uxth	r3, r3
 8008836:	f023 030f 	bic.w	r3, r3, #15
 800883a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800883c:	6a3b      	ldr	r3, [r7, #32]
 800883e:	085b      	lsrs	r3, r3, #1
 8008840:	b29b      	uxth	r3, r3
 8008842:	f003 0307 	and.w	r3, r3, #7
 8008846:	b29a      	uxth	r2, r3
 8008848:	8bfb      	ldrh	r3, [r7, #30]
 800884a:	4313      	orrs	r3, r2
 800884c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	8bfa      	ldrh	r2, [r7, #30]
 8008854:	60da      	str	r2, [r3, #12]
 8008856:	e062      	b.n	800891e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008858:	2301      	movs	r3, #1
 800885a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800885e:	e05e      	b.n	800891e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008860:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008864:	2b08      	cmp	r3, #8
 8008866:	d828      	bhi.n	80088ba <UART_SetConfig+0x56a>
 8008868:	a201      	add	r2, pc, #4	@ (adr r2, 8008870 <UART_SetConfig+0x520>)
 800886a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800886e:	bf00      	nop
 8008870:	08008895 	.word	0x08008895
 8008874:	0800889d 	.word	0x0800889d
 8008878:	080088a5 	.word	0x080088a5
 800887c:	080088bb 	.word	0x080088bb
 8008880:	080088ab 	.word	0x080088ab
 8008884:	080088bb 	.word	0x080088bb
 8008888:	080088bb 	.word	0x080088bb
 800888c:	080088bb 	.word	0x080088bb
 8008890:	080088b3 	.word	0x080088b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008894:	f7fd fe24 	bl	80064e0 <HAL_RCC_GetPCLK1Freq>
 8008898:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800889a:	e014      	b.n	80088c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800889c:	f7fd fe36 	bl	800650c <HAL_RCC_GetPCLK2Freq>
 80088a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80088a2:	e010      	b.n	80088c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80088a4:	4b1a      	ldr	r3, [pc, #104]	@ (8008910 <UART_SetConfig+0x5c0>)
 80088a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80088a8:	e00d      	b.n	80088c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80088aa:	f7fd fd81 	bl	80063b0 <HAL_RCC_GetSysClockFreq>
 80088ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80088b0:	e009      	b.n	80088c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80088b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80088b8:	e005      	b.n	80088c6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80088ba:	2300      	movs	r3, #0
 80088bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80088be:	2301      	movs	r3, #1
 80088c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80088c4:	bf00      	nop
    }

    if (pclk != 0U)
 80088c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d028      	beq.n	800891e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088d0:	4a10      	ldr	r2, [pc, #64]	@ (8008914 <UART_SetConfig+0x5c4>)
 80088d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088d6:	461a      	mov	r2, r3
 80088d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088da:	fbb3 f2f2 	udiv	r2, r3, r2
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	685b      	ldr	r3, [r3, #4]
 80088e2:	085b      	lsrs	r3, r3, #1
 80088e4:	441a      	add	r2, r3
 80088e6:	697b      	ldr	r3, [r7, #20]
 80088e8:	685b      	ldr	r3, [r3, #4]
 80088ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80088ee:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80088f0:	6a3b      	ldr	r3, [r7, #32]
 80088f2:	2b0f      	cmp	r3, #15
 80088f4:	d910      	bls.n	8008918 <UART_SetConfig+0x5c8>
 80088f6:	6a3b      	ldr	r3, [r7, #32]
 80088f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088fc:	d20c      	bcs.n	8008918 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80088fe:	6a3b      	ldr	r3, [r7, #32]
 8008900:	b29a      	uxth	r2, r3
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	60da      	str	r2, [r3, #12]
 8008908:	e009      	b.n	800891e <UART_SetConfig+0x5ce>
 800890a:	bf00      	nop
 800890c:	40008000 	.word	0x40008000
 8008910:	00f42400 	.word	0x00f42400
 8008914:	0800e978 	.word	0x0800e978
      }
      else
      {
        ret = HAL_ERROR;
 8008918:	2301      	movs	r3, #1
 800891a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	2201      	movs	r2, #1
 8008922:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	2201      	movs	r2, #1
 800892a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	2200      	movs	r2, #0
 8008932:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	2200      	movs	r2, #0
 8008938:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800893a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800893e:	4618      	mov	r0, r3
 8008940:	3730      	adds	r7, #48	@ 0x30
 8008942:	46bd      	mov	sp, r7
 8008944:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008948 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008948:	b480      	push	{r7}
 800894a:	b083      	sub	sp, #12
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008954:	f003 0308 	and.w	r3, r3, #8
 8008958:	2b00      	cmp	r3, #0
 800895a:	d00a      	beq.n	8008972 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	685b      	ldr	r3, [r3, #4]
 8008962:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	430a      	orrs	r2, r1
 8008970:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008976:	f003 0301 	and.w	r3, r3, #1
 800897a:	2b00      	cmp	r3, #0
 800897c:	d00a      	beq.n	8008994 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	430a      	orrs	r2, r1
 8008992:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008998:	f003 0302 	and.w	r3, r3, #2
 800899c:	2b00      	cmp	r3, #0
 800899e:	d00a      	beq.n	80089b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	430a      	orrs	r2, r1
 80089b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089ba:	f003 0304 	and.w	r3, r3, #4
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d00a      	beq.n	80089d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	685b      	ldr	r3, [r3, #4]
 80089c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	430a      	orrs	r2, r1
 80089d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089dc:	f003 0310 	and.w	r3, r3, #16
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d00a      	beq.n	80089fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	689b      	ldr	r3, [r3, #8]
 80089ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	430a      	orrs	r2, r1
 80089f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089fe:	f003 0320 	and.w	r3, r3, #32
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d00a      	beq.n	8008a1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	689b      	ldr	r3, [r3, #8]
 8008a0c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	430a      	orrs	r2, r1
 8008a1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d01a      	beq.n	8008a5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	430a      	orrs	r2, r1
 8008a3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a46:	d10a      	bne.n	8008a5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	430a      	orrs	r2, r1
 8008a5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d00a      	beq.n	8008a80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	685b      	ldr	r3, [r3, #4]
 8008a70:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	430a      	orrs	r2, r1
 8008a7e:	605a      	str	r2, [r3, #4]
  }
}
 8008a80:	bf00      	nop
 8008a82:	370c      	adds	r7, #12
 8008a84:	46bd      	mov	sp, r7
 8008a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8a:	4770      	bx	lr

08008a8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b098      	sub	sp, #96	@ 0x60
 8008a90:	af02      	add	r7, sp, #8
 8008a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2200      	movs	r2, #0
 8008a98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008a9c:	f7fb f962 	bl	8003d64 <HAL_GetTick>
 8008aa0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f003 0308 	and.w	r3, r3, #8
 8008aac:	2b08      	cmp	r3, #8
 8008aae:	d12f      	bne.n	8008b10 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ab0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008ab4:	9300      	str	r3, [sp, #0]
 8008ab6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ab8:	2200      	movs	r2, #0
 8008aba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f000 f88e 	bl	8008be0 <UART_WaitOnFlagUntilTimeout>
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d022      	beq.n	8008b10 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ad2:	e853 3f00 	ldrex	r3, [r3]
 8008ad6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ada:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ade:	653b      	str	r3, [r7, #80]	@ 0x50
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ae8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008aea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008aee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008af0:	e841 2300 	strex	r3, r2, [r1]
 8008af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008af6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d1e6      	bne.n	8008aca <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2220      	movs	r2, #32
 8008b00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2200      	movs	r2, #0
 8008b08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b0c:	2303      	movs	r3, #3
 8008b0e:	e063      	b.n	8008bd8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f003 0304 	and.w	r3, r3, #4
 8008b1a:	2b04      	cmp	r3, #4
 8008b1c:	d149      	bne.n	8008bb2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b1e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008b22:	9300      	str	r3, [sp, #0]
 8008b24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b26:	2200      	movs	r2, #0
 8008b28:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f000 f857 	bl	8008be0 <UART_WaitOnFlagUntilTimeout>
 8008b32:	4603      	mov	r3, r0
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d03c      	beq.n	8008bb2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b40:	e853 3f00 	ldrex	r3, [r3]
 8008b44:	623b      	str	r3, [r7, #32]
   return(result);
 8008b46:	6a3b      	ldr	r3, [r7, #32]
 8008b48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	461a      	mov	r2, r3
 8008b54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b56:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b58:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b5a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b5e:	e841 2300 	strex	r3, r2, [r1]
 8008b62:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d1e6      	bne.n	8008b38 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	3308      	adds	r3, #8
 8008b70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b72:	693b      	ldr	r3, [r7, #16]
 8008b74:	e853 3f00 	ldrex	r3, [r3]
 8008b78:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	f023 0301 	bic.w	r3, r3, #1
 8008b80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	3308      	adds	r3, #8
 8008b88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b8a:	61fa      	str	r2, [r7, #28]
 8008b8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8e:	69b9      	ldr	r1, [r7, #24]
 8008b90:	69fa      	ldr	r2, [r7, #28]
 8008b92:	e841 2300 	strex	r3, r2, [r1]
 8008b96:	617b      	str	r3, [r7, #20]
   return(result);
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d1e5      	bne.n	8008b6a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2220      	movs	r2, #32
 8008ba2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008bae:	2303      	movs	r3, #3
 8008bb0:	e012      	b.n	8008bd8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2220      	movs	r2, #32
 8008bb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2220      	movs	r2, #32
 8008bbe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3758      	adds	r7, #88	@ 0x58
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b084      	sub	sp, #16
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	60f8      	str	r0, [r7, #12]
 8008be8:	60b9      	str	r1, [r7, #8]
 8008bea:	603b      	str	r3, [r7, #0]
 8008bec:	4613      	mov	r3, r2
 8008bee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bf0:	e04f      	b.n	8008c92 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008bf2:	69bb      	ldr	r3, [r7, #24]
 8008bf4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008bf8:	d04b      	beq.n	8008c92 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008bfa:	f7fb f8b3 	bl	8003d64 <HAL_GetTick>
 8008bfe:	4602      	mov	r2, r0
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	1ad3      	subs	r3, r2, r3
 8008c04:	69ba      	ldr	r2, [r7, #24]
 8008c06:	429a      	cmp	r2, r3
 8008c08:	d302      	bcc.n	8008c10 <UART_WaitOnFlagUntilTimeout+0x30>
 8008c0a:	69bb      	ldr	r3, [r7, #24]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d101      	bne.n	8008c14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008c10:	2303      	movs	r3, #3
 8008c12:	e04e      	b.n	8008cb2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f003 0304 	and.w	r3, r3, #4
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d037      	beq.n	8008c92 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	2b80      	cmp	r3, #128	@ 0x80
 8008c26:	d034      	beq.n	8008c92 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	2b40      	cmp	r3, #64	@ 0x40
 8008c2c:	d031      	beq.n	8008c92 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	69db      	ldr	r3, [r3, #28]
 8008c34:	f003 0308 	and.w	r3, r3, #8
 8008c38:	2b08      	cmp	r3, #8
 8008c3a:	d110      	bne.n	8008c5e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	2208      	movs	r2, #8
 8008c42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008c44:	68f8      	ldr	r0, [r7, #12]
 8008c46:	f000 f95b 	bl	8008f00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	2208      	movs	r2, #8
 8008c4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	2200      	movs	r2, #0
 8008c56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	e029      	b.n	8008cb2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	69db      	ldr	r3, [r3, #28]
 8008c64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008c68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c6c:	d111      	bne.n	8008c92 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008c76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008c78:	68f8      	ldr	r0, [r7, #12]
 8008c7a:	f000 f941 	bl	8008f00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	2220      	movs	r2, #32
 8008c82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008c8e:	2303      	movs	r3, #3
 8008c90:	e00f      	b.n	8008cb2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	69da      	ldr	r2, [r3, #28]
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	4013      	ands	r3, r2
 8008c9c:	68ba      	ldr	r2, [r7, #8]
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	bf0c      	ite	eq
 8008ca2:	2301      	moveq	r3, #1
 8008ca4:	2300      	movne	r3, #0
 8008ca6:	b2db      	uxtb	r3, r3
 8008ca8:	461a      	mov	r2, r3
 8008caa:	79fb      	ldrb	r3, [r7, #7]
 8008cac:	429a      	cmp	r2, r3
 8008cae:	d0a0      	beq.n	8008bf2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008cb0:	2300      	movs	r3, #0
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3710      	adds	r7, #16
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}
	...

08008cbc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b0a3      	sub	sp, #140	@ 0x8c
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	60f8      	str	r0, [r7, #12]
 8008cc4:	60b9      	str	r1, [r7, #8]
 8008cc6:	4613      	mov	r3, r2
 8008cc8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	68ba      	ldr	r2, [r7, #8]
 8008cce:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	88fa      	ldrh	r2, [r7, #6]
 8008cd4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	88fa      	ldrh	r2, [r7, #6]
 8008cdc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	689b      	ldr	r3, [r3, #8]
 8008cea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008cee:	d10e      	bne.n	8008d0e <UART_Start_Receive_IT+0x52>
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	691b      	ldr	r3, [r3, #16]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d105      	bne.n	8008d04 <UART_Start_Receive_IT+0x48>
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008cfe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008d02:	e02d      	b.n	8008d60 <UART_Start_Receive_IT+0xa4>
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	22ff      	movs	r2, #255	@ 0xff
 8008d08:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008d0c:	e028      	b.n	8008d60 <UART_Start_Receive_IT+0xa4>
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d10d      	bne.n	8008d32 <UART_Start_Receive_IT+0x76>
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	691b      	ldr	r3, [r3, #16]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d104      	bne.n	8008d28 <UART_Start_Receive_IT+0x6c>
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	22ff      	movs	r2, #255	@ 0xff
 8008d22:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008d26:	e01b      	b.n	8008d60 <UART_Start_Receive_IT+0xa4>
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	227f      	movs	r2, #127	@ 0x7f
 8008d2c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008d30:	e016      	b.n	8008d60 <UART_Start_Receive_IT+0xa4>
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	689b      	ldr	r3, [r3, #8]
 8008d36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d3a:	d10d      	bne.n	8008d58 <UART_Start_Receive_IT+0x9c>
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	691b      	ldr	r3, [r3, #16]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d104      	bne.n	8008d4e <UART_Start_Receive_IT+0x92>
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	227f      	movs	r2, #127	@ 0x7f
 8008d48:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008d4c:	e008      	b.n	8008d60 <UART_Start_Receive_IT+0xa4>
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	223f      	movs	r2, #63	@ 0x3f
 8008d52:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008d56:	e003      	b.n	8008d60 <UART_Start_Receive_IT+0xa4>
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2200      	movs	r2, #0
 8008d64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2222      	movs	r2, #34	@ 0x22
 8008d6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	3308      	adds	r3, #8
 8008d76:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d7a:	e853 3f00 	ldrex	r3, [r3]
 8008d7e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008d80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d82:	f043 0301 	orr.w	r3, r3, #1
 8008d86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	3308      	adds	r3, #8
 8008d90:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008d94:	673a      	str	r2, [r7, #112]	@ 0x70
 8008d96:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d98:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008d9a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008d9c:	e841 2300 	strex	r3, r2, [r1]
 8008da0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008da2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d1e3      	bne.n	8008d70 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008dac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008db0:	d14f      	bne.n	8008e52 <UART_Start_Receive_IT+0x196>
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008db8:	88fa      	ldrh	r2, [r7, #6]
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d349      	bcc.n	8008e52 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	689b      	ldr	r3, [r3, #8]
 8008dc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008dc6:	d107      	bne.n	8008dd8 <UART_Start_Receive_IT+0x11c>
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	691b      	ldr	r3, [r3, #16]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d103      	bne.n	8008dd8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	4a47      	ldr	r2, [pc, #284]	@ (8008ef0 <UART_Start_Receive_IT+0x234>)
 8008dd4:	675a      	str	r2, [r3, #116]	@ 0x74
 8008dd6:	e002      	b.n	8008dde <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	4a46      	ldr	r2, [pc, #280]	@ (8008ef4 <UART_Start_Receive_IT+0x238>)
 8008ddc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	691b      	ldr	r3, [r3, #16]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d01a      	beq.n	8008e1c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008dee:	e853 3f00 	ldrex	r3, [r3]
 8008df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008df4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008df6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008dfa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	461a      	mov	r2, r3
 8008e04:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008e08:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008e0a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e0c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008e0e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008e10:	e841 2300 	strex	r3, r2, [r1]
 8008e14:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008e16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d1e4      	bne.n	8008de6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	3308      	adds	r3, #8
 8008e22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e26:	e853 3f00 	ldrex	r3, [r3]
 8008e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e32:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	3308      	adds	r3, #8
 8008e3a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008e3c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008e3e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e40:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008e42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e44:	e841 2300 	strex	r3, r2, [r1]
 8008e48:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008e4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d1e5      	bne.n	8008e1c <UART_Start_Receive_IT+0x160>
 8008e50:	e046      	b.n	8008ee0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	689b      	ldr	r3, [r3, #8]
 8008e56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e5a:	d107      	bne.n	8008e6c <UART_Start_Receive_IT+0x1b0>
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	691b      	ldr	r3, [r3, #16]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d103      	bne.n	8008e6c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	4a24      	ldr	r2, [pc, #144]	@ (8008ef8 <UART_Start_Receive_IT+0x23c>)
 8008e68:	675a      	str	r2, [r3, #116]	@ 0x74
 8008e6a:	e002      	b.n	8008e72 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	4a23      	ldr	r2, [pc, #140]	@ (8008efc <UART_Start_Receive_IT+0x240>)
 8008e70:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	691b      	ldr	r3, [r3, #16]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d019      	beq.n	8008eae <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e82:	e853 3f00 	ldrex	r3, [r3]
 8008e86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e8a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008e8e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	461a      	mov	r2, r3
 8008e96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e98:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e9a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e9c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008e9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ea0:	e841 2300 	strex	r3, r2, [r1]
 8008ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d1e6      	bne.n	8008e7a <UART_Start_Receive_IT+0x1be>
 8008eac:	e018      	b.n	8008ee0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	e853 3f00 	ldrex	r3, [r3]
 8008eba:	613b      	str	r3, [r7, #16]
   return(result);
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	f043 0320 	orr.w	r3, r3, #32
 8008ec2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	461a      	mov	r2, r3
 8008eca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ecc:	623b      	str	r3, [r7, #32]
 8008ece:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed0:	69f9      	ldr	r1, [r7, #28]
 8008ed2:	6a3a      	ldr	r2, [r7, #32]
 8008ed4:	e841 2300 	strex	r3, r2, [r1]
 8008ed8:	61bb      	str	r3, [r7, #24]
   return(result);
 8008eda:	69bb      	ldr	r3, [r7, #24]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d1e6      	bne.n	8008eae <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008ee0:	2300      	movs	r3, #0
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	378c      	adds	r7, #140	@ 0x8c
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop
 8008ef0:	08009731 	.word	0x08009731
 8008ef4:	080093c9 	.word	0x080093c9
 8008ef8:	0800920d 	.word	0x0800920d
 8008efc:	08009051 	.word	0x08009051

08008f00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b095      	sub	sp, #84	@ 0x54
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f10:	e853 3f00 	ldrex	r3, [r3]
 8008f14:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	461a      	mov	r2, r3
 8008f24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f26:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f28:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f2a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f2c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f2e:	e841 2300 	strex	r3, r2, [r1]
 8008f32:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d1e6      	bne.n	8008f08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	3308      	adds	r3, #8
 8008f40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f42:	6a3b      	ldr	r3, [r7, #32]
 8008f44:	e853 3f00 	ldrex	r3, [r3]
 8008f48:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f4a:	69fb      	ldr	r3, [r7, #28]
 8008f4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f50:	f023 0301 	bic.w	r3, r3, #1
 8008f54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	3308      	adds	r3, #8
 8008f5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f60:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f66:	e841 2300 	strex	r3, r2, [r1]
 8008f6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d1e3      	bne.n	8008f3a <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f76:	2b01      	cmp	r3, #1
 8008f78:	d118      	bne.n	8008fac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	e853 3f00 	ldrex	r3, [r3]
 8008f86:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	f023 0310 	bic.w	r3, r3, #16
 8008f8e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	461a      	mov	r2, r3
 8008f96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f98:	61bb      	str	r3, [r7, #24]
 8008f9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f9c:	6979      	ldr	r1, [r7, #20]
 8008f9e:	69ba      	ldr	r2, [r7, #24]
 8008fa0:	e841 2300 	strex	r3, r2, [r1]
 8008fa4:	613b      	str	r3, [r7, #16]
   return(result);
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d1e6      	bne.n	8008f7a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2220      	movs	r2, #32
 8008fb0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008fc0:	bf00      	nop
 8008fc2:	3754      	adds	r7, #84	@ 0x54
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr

08008fcc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b084      	sub	sp, #16
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fd8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008fea:	68f8      	ldr	r0, [r7, #12]
 8008fec:	f7ff f99a 	bl	8008324 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ff0:	bf00      	nop
 8008ff2:	3710      	adds	r7, #16
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b088      	sub	sp, #32
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	e853 3f00 	ldrex	r3, [r3]
 800900c:	60bb      	str	r3, [r7, #8]
   return(result);
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009014:	61fb      	str	r3, [r7, #28]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	461a      	mov	r2, r3
 800901c:	69fb      	ldr	r3, [r7, #28]
 800901e:	61bb      	str	r3, [r7, #24]
 8009020:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009022:	6979      	ldr	r1, [r7, #20]
 8009024:	69ba      	ldr	r2, [r7, #24]
 8009026:	e841 2300 	strex	r3, r2, [r1]
 800902a:	613b      	str	r3, [r7, #16]
   return(result);
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d1e6      	bne.n	8009000 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2220      	movs	r2, #32
 8009036:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2200      	movs	r2, #0
 800903e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f7ff f965 	bl	8008310 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009046:	bf00      	nop
 8009048:	3720      	adds	r7, #32
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
	...

08009050 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b09c      	sub	sp, #112	@ 0x70
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800905e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009068:	2b22      	cmp	r3, #34	@ 0x22
 800906a:	f040 80be 	bne.w	80091ea <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009074:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009078:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800907c:	b2d9      	uxtb	r1, r3
 800907e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009082:	b2da      	uxtb	r2, r3
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009088:	400a      	ands	r2, r1
 800908a:	b2d2      	uxtb	r2, r2
 800908c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009092:	1c5a      	adds	r2, r3, #1
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800909e:	b29b      	uxth	r3, r3
 80090a0:	3b01      	subs	r3, #1
 80090a2:	b29a      	uxth	r2, r3
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	f040 80a3 	bne.w	80091fe <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090c0:	e853 3f00 	ldrex	r3, [r3]
 80090c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80090c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	461a      	mov	r2, r3
 80090d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80090d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80090d8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80090dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80090de:	e841 2300 	strex	r3, r2, [r1]
 80090e2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80090e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d1e6      	bne.n	80090b8 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	3308      	adds	r3, #8
 80090f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090f4:	e853 3f00 	ldrex	r3, [r3]
 80090f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80090fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090fc:	f023 0301 	bic.w	r3, r3, #1
 8009100:	667b      	str	r3, [r7, #100]	@ 0x64
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	3308      	adds	r3, #8
 8009108:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800910a:	647a      	str	r2, [r7, #68]	@ 0x44
 800910c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800910e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009110:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009112:	e841 2300 	strex	r3, r2, [r1]
 8009116:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009118:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800911a:	2b00      	cmp	r3, #0
 800911c:	d1e5      	bne.n	80090ea <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2220      	movs	r2, #32
 8009122:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2200      	movs	r2, #0
 800912a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2200      	movs	r2, #0
 8009130:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a34      	ldr	r2, [pc, #208]	@ (8009208 <UART_RxISR_8BIT+0x1b8>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d01f      	beq.n	800917c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	685b      	ldr	r3, [r3, #4]
 8009142:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009146:	2b00      	cmp	r3, #0
 8009148:	d018      	beq.n	800917c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009152:	e853 3f00 	ldrex	r3, [r3]
 8009156:	623b      	str	r3, [r7, #32]
   return(result);
 8009158:	6a3b      	ldr	r3, [r7, #32]
 800915a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800915e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	461a      	mov	r2, r3
 8009166:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009168:	633b      	str	r3, [r7, #48]	@ 0x30
 800916a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800916c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800916e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009170:	e841 2300 	strex	r3, r2, [r1]
 8009174:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009178:	2b00      	cmp	r3, #0
 800917a:	d1e6      	bne.n	800914a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009180:	2b01      	cmp	r3, #1
 8009182:	d12e      	bne.n	80091e2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2200      	movs	r2, #0
 8009188:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009190:	693b      	ldr	r3, [r7, #16]
 8009192:	e853 3f00 	ldrex	r3, [r3]
 8009196:	60fb      	str	r3, [r7, #12]
   return(result);
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	f023 0310 	bic.w	r3, r3, #16
 800919e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	461a      	mov	r2, r3
 80091a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80091a8:	61fb      	str	r3, [r7, #28]
 80091aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ac:	69b9      	ldr	r1, [r7, #24]
 80091ae:	69fa      	ldr	r2, [r7, #28]
 80091b0:	e841 2300 	strex	r3, r2, [r1]
 80091b4:	617b      	str	r3, [r7, #20]
   return(result);
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d1e6      	bne.n	800918a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	69db      	ldr	r3, [r3, #28]
 80091c2:	f003 0310 	and.w	r3, r3, #16
 80091c6:	2b10      	cmp	r3, #16
 80091c8:	d103      	bne.n	80091d2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	2210      	movs	r2, #16
 80091d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80091d8:	4619      	mov	r1, r3
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f7ff f8ac 	bl	8008338 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80091e0:	e00d      	b.n	80091fe <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f7f9 fc8a 	bl	8002afc <HAL_UART_RxCpltCallback>
}
 80091e8:	e009      	b.n	80091fe <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	8b1b      	ldrh	r3, [r3, #24]
 80091f0:	b29a      	uxth	r2, r3
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f042 0208 	orr.w	r2, r2, #8
 80091fa:	b292      	uxth	r2, r2
 80091fc:	831a      	strh	r2, [r3, #24]
}
 80091fe:	bf00      	nop
 8009200:	3770      	adds	r7, #112	@ 0x70
 8009202:	46bd      	mov	sp, r7
 8009204:	bd80      	pop	{r7, pc}
 8009206:	bf00      	nop
 8009208:	40008000 	.word	0x40008000

0800920c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b09c      	sub	sp, #112	@ 0x70
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800921a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009224:	2b22      	cmp	r3, #34	@ 0x22
 8009226:	f040 80be 	bne.w	80093a6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009230:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009238:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800923a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800923e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009242:	4013      	ands	r3, r2
 8009244:	b29a      	uxth	r2, r3
 8009246:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009248:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800924e:	1c9a      	adds	r2, r3, #2
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800925a:	b29b      	uxth	r3, r3
 800925c:	3b01      	subs	r3, #1
 800925e:	b29a      	uxth	r2, r3
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800926c:	b29b      	uxth	r3, r3
 800926e:	2b00      	cmp	r3, #0
 8009270:	f040 80a3 	bne.w	80093ba <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800927a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800927c:	e853 3f00 	ldrex	r3, [r3]
 8009280:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009282:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009284:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009288:	667b      	str	r3, [r7, #100]	@ 0x64
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	461a      	mov	r2, r3
 8009290:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009292:	657b      	str	r3, [r7, #84]	@ 0x54
 8009294:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009296:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009298:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800929a:	e841 2300 	strex	r3, r2, [r1]
 800929e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80092a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d1e6      	bne.n	8009274 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	3308      	adds	r3, #8
 80092ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092b0:	e853 3f00 	ldrex	r3, [r3]
 80092b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80092b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092b8:	f023 0301 	bic.w	r3, r3, #1
 80092bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	3308      	adds	r3, #8
 80092c4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80092c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80092c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80092cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80092ce:	e841 2300 	strex	r3, r2, [r1]
 80092d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80092d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d1e5      	bne.n	80092a6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2220      	movs	r2, #32
 80092de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2200      	movs	r2, #0
 80092ec:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	4a34      	ldr	r2, [pc, #208]	@ (80093c4 <UART_RxISR_16BIT+0x1b8>)
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d01f      	beq.n	8009338 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009302:	2b00      	cmp	r3, #0
 8009304:	d018      	beq.n	8009338 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800930c:	6a3b      	ldr	r3, [r7, #32]
 800930e:	e853 3f00 	ldrex	r3, [r3]
 8009312:	61fb      	str	r3, [r7, #28]
   return(result);
 8009314:	69fb      	ldr	r3, [r7, #28]
 8009316:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800931a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	461a      	mov	r2, r3
 8009322:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009324:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009326:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009328:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800932a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800932c:	e841 2300 	strex	r3, r2, [r1]
 8009330:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009334:	2b00      	cmp	r3, #0
 8009336:	d1e6      	bne.n	8009306 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800933c:	2b01      	cmp	r3, #1
 800933e:	d12e      	bne.n	800939e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2200      	movs	r2, #0
 8009344:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	e853 3f00 	ldrex	r3, [r3]
 8009352:	60bb      	str	r3, [r7, #8]
   return(result);
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	f023 0310 	bic.w	r3, r3, #16
 800935a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	461a      	mov	r2, r3
 8009362:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009364:	61bb      	str	r3, [r7, #24]
 8009366:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009368:	6979      	ldr	r1, [r7, #20]
 800936a:	69ba      	ldr	r2, [r7, #24]
 800936c:	e841 2300 	strex	r3, r2, [r1]
 8009370:	613b      	str	r3, [r7, #16]
   return(result);
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d1e6      	bne.n	8009346 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	69db      	ldr	r3, [r3, #28]
 800937e:	f003 0310 	and.w	r3, r3, #16
 8009382:	2b10      	cmp	r3, #16
 8009384:	d103      	bne.n	800938e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	2210      	movs	r2, #16
 800938c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009394:	4619      	mov	r1, r3
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	f7fe ffce 	bl	8008338 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800939c:	e00d      	b.n	80093ba <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800939e:	6878      	ldr	r0, [r7, #4]
 80093a0:	f7f9 fbac 	bl	8002afc <HAL_UART_RxCpltCallback>
}
 80093a4:	e009      	b.n	80093ba <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	8b1b      	ldrh	r3, [r3, #24]
 80093ac:	b29a      	uxth	r2, r3
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f042 0208 	orr.w	r2, r2, #8
 80093b6:	b292      	uxth	r2, r2
 80093b8:	831a      	strh	r2, [r3, #24]
}
 80093ba:	bf00      	nop
 80093bc:	3770      	adds	r7, #112	@ 0x70
 80093be:	46bd      	mov	sp, r7
 80093c0:	bd80      	pop	{r7, pc}
 80093c2:	bf00      	nop
 80093c4:	40008000 	.word	0x40008000

080093c8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b0ac      	sub	sp, #176	@ 0xb0
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80093d6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	69db      	ldr	r3, [r3, #28]
 80093e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	689b      	ldr	r3, [r3, #8]
 80093f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80093fe:	2b22      	cmp	r3, #34	@ 0x22
 8009400:	f040 8183 	bne.w	800970a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800940a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800940e:	e126      	b.n	800965e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009416:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800941a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800941e:	b2d9      	uxtb	r1, r3
 8009420:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009424:	b2da      	uxtb	r2, r3
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800942a:	400a      	ands	r2, r1
 800942c:	b2d2      	uxtb	r2, r2
 800942e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009434:	1c5a      	adds	r2, r3, #1
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009440:	b29b      	uxth	r3, r3
 8009442:	3b01      	subs	r3, #1
 8009444:	b29a      	uxth	r2, r3
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	69db      	ldr	r3, [r3, #28]
 8009452:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009456:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800945a:	f003 0307 	and.w	r3, r3, #7
 800945e:	2b00      	cmp	r3, #0
 8009460:	d053      	beq.n	800950a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009462:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009466:	f003 0301 	and.w	r3, r3, #1
 800946a:	2b00      	cmp	r3, #0
 800946c:	d011      	beq.n	8009492 <UART_RxISR_8BIT_FIFOEN+0xca>
 800946e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009476:	2b00      	cmp	r3, #0
 8009478:	d00b      	beq.n	8009492 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	2201      	movs	r2, #1
 8009480:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009488:	f043 0201 	orr.w	r2, r3, #1
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009492:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009496:	f003 0302 	and.w	r3, r3, #2
 800949a:	2b00      	cmp	r3, #0
 800949c:	d011      	beq.n	80094c2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800949e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80094a2:	f003 0301 	and.w	r3, r3, #1
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d00b      	beq.n	80094c2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	2202      	movs	r2, #2
 80094b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094b8:	f043 0204 	orr.w	r2, r3, #4
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80094c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094c6:	f003 0304 	and.w	r3, r3, #4
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d011      	beq.n	80094f2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80094ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80094d2:	f003 0301 	and.w	r3, r3, #1
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d00b      	beq.n	80094f2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	2204      	movs	r2, #4
 80094e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094e8:	f043 0202 	orr.w	r2, r3, #2
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d006      	beq.n	800950a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80094fc:	6878      	ldr	r0, [r7, #4]
 80094fe:	f7fe ff11 	bl	8008324 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2200      	movs	r2, #0
 8009506:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009510:	b29b      	uxth	r3, r3
 8009512:	2b00      	cmp	r3, #0
 8009514:	f040 80a3 	bne.w	800965e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800951e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009520:	e853 3f00 	ldrex	r3, [r3]
 8009524:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009526:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009528:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800952c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	461a      	mov	r2, r3
 8009536:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800953a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800953c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800953e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009540:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009542:	e841 2300 	strex	r3, r2, [r1]
 8009546:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009548:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800954a:	2b00      	cmp	r3, #0
 800954c:	d1e4      	bne.n	8009518 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	3308      	adds	r3, #8
 8009554:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009556:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009558:	e853 3f00 	ldrex	r3, [r3]
 800955c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800955e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009560:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009564:	f023 0301 	bic.w	r3, r3, #1
 8009568:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	3308      	adds	r3, #8
 8009572:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009576:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009578:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800957a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800957c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800957e:	e841 2300 	strex	r3, r2, [r1]
 8009582:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009584:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009586:	2b00      	cmp	r3, #0
 8009588:	d1e1      	bne.n	800954e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2220      	movs	r2, #32
 800958e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2200      	movs	r2, #0
 8009596:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2200      	movs	r2, #0
 800959c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a61      	ldr	r2, [pc, #388]	@ (8009728 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d021      	beq.n	80095ec <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d01a      	beq.n	80095ec <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80095be:	e853 3f00 	ldrex	r3, [r3]
 80095c2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80095c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80095c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80095ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	461a      	mov	r2, r3
 80095d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80095d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80095da:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095dc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80095de:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80095e0:	e841 2300 	strex	r3, r2, [r1]
 80095e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80095e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d1e4      	bne.n	80095b6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80095f0:	2b01      	cmp	r3, #1
 80095f2:	d130      	bne.n	8009656 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009602:	e853 3f00 	ldrex	r3, [r3]
 8009606:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800960a:	f023 0310 	bic.w	r3, r3, #16
 800960e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	461a      	mov	r2, r3
 8009618:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800961c:	643b      	str	r3, [r7, #64]	@ 0x40
 800961e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009620:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009622:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009624:	e841 2300 	strex	r3, r2, [r1]
 8009628:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800962a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800962c:	2b00      	cmp	r3, #0
 800962e:	d1e4      	bne.n	80095fa <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	69db      	ldr	r3, [r3, #28]
 8009636:	f003 0310 	and.w	r3, r3, #16
 800963a:	2b10      	cmp	r3, #16
 800963c:	d103      	bne.n	8009646 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	2210      	movs	r2, #16
 8009644:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800964c:	4619      	mov	r1, r3
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f7fe fe72 	bl	8008338 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009654:	e00e      	b.n	8009674 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f7f9 fa50 	bl	8002afc <HAL_UART_RxCpltCallback>
        break;
 800965c:	e00a      	b.n	8009674 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800965e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009662:	2b00      	cmp	r3, #0
 8009664:	d006      	beq.n	8009674 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8009666:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800966a:	f003 0320 	and.w	r3, r3, #32
 800966e:	2b00      	cmp	r3, #0
 8009670:	f47f aece 	bne.w	8009410 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800967a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800967e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009682:	2b00      	cmp	r3, #0
 8009684:	d04b      	beq.n	800971e <UART_RxISR_8BIT_FIFOEN+0x356>
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800968c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009690:	429a      	cmp	r2, r3
 8009692:	d244      	bcs.n	800971e <UART_RxISR_8BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	3308      	adds	r3, #8
 800969a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800969c:	6a3b      	ldr	r3, [r7, #32]
 800969e:	e853 3f00 	ldrex	r3, [r3]
 80096a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80096a4:	69fb      	ldr	r3, [r7, #28]
 80096a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80096aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	3308      	adds	r3, #8
 80096b4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80096b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80096ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096c0:	e841 2300 	strex	r3, r2, [r1]
 80096c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80096c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d1e3      	bne.n	8009694 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	4a17      	ldr	r2, [pc, #92]	@ (800972c <UART_RxISR_8BIT_FIFOEN+0x364>)
 80096d0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	e853 3f00 	ldrex	r3, [r3]
 80096de:	60bb      	str	r3, [r7, #8]
   return(result);
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	f043 0320 	orr.w	r3, r3, #32
 80096e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	461a      	mov	r2, r3
 80096f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80096f4:	61bb      	str	r3, [r7, #24]
 80096f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f8:	6979      	ldr	r1, [r7, #20]
 80096fa:	69ba      	ldr	r2, [r7, #24]
 80096fc:	e841 2300 	strex	r3, r2, [r1]
 8009700:	613b      	str	r3, [r7, #16]
   return(result);
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d1e4      	bne.n	80096d2 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009708:	e009      	b.n	800971e <UART_RxISR_8BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	8b1b      	ldrh	r3, [r3, #24]
 8009710:	b29a      	uxth	r2, r3
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f042 0208 	orr.w	r2, r2, #8
 800971a:	b292      	uxth	r2, r2
 800971c:	831a      	strh	r2, [r3, #24]
}
 800971e:	bf00      	nop
 8009720:	37b0      	adds	r7, #176	@ 0xb0
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
 8009726:	bf00      	nop
 8009728:	40008000 	.word	0x40008000
 800972c:	08009051 	.word	0x08009051

08009730 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b0ae      	sub	sp, #184	@ 0xb8
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800973e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	69db      	ldr	r3, [r3, #28]
 8009748:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009766:	2b22      	cmp	r3, #34	@ 0x22
 8009768:	f040 8187 	bne.w	8009a7a <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009772:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009776:	e12a      	b.n	80099ce <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800977e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009786:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800978a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800978e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009792:	4013      	ands	r3, r2
 8009794:	b29a      	uxth	r2, r3
 8009796:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800979a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097a0:	1c9a      	adds	r2, r3, #2
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097ac:	b29b      	uxth	r3, r3
 80097ae:	3b01      	subs	r3, #1
 80097b0:	b29a      	uxth	r2, r3
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	69db      	ldr	r3, [r3, #28]
 80097be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80097c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80097c6:	f003 0307 	and.w	r3, r3, #7
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d053      	beq.n	8009876 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80097ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80097d2:	f003 0301 	and.w	r3, r3, #1
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d011      	beq.n	80097fe <UART_RxISR_16BIT_FIFOEN+0xce>
 80097da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80097de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d00b      	beq.n	80097fe <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	2201      	movs	r2, #1
 80097ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097f4:	f043 0201 	orr.w	r2, r3, #1
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80097fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009802:	f003 0302 	and.w	r3, r3, #2
 8009806:	2b00      	cmp	r3, #0
 8009808:	d011      	beq.n	800982e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800980a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800980e:	f003 0301 	and.w	r3, r3, #1
 8009812:	2b00      	cmp	r3, #0
 8009814:	d00b      	beq.n	800982e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	2202      	movs	r2, #2
 800981c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009824:	f043 0204 	orr.w	r2, r3, #4
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800982e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009832:	f003 0304 	and.w	r3, r3, #4
 8009836:	2b00      	cmp	r3, #0
 8009838:	d011      	beq.n	800985e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800983a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800983e:	f003 0301 	and.w	r3, r3, #1
 8009842:	2b00      	cmp	r3, #0
 8009844:	d00b      	beq.n	800985e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	2204      	movs	r2, #4
 800984c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009854:	f043 0202 	orr.w	r2, r3, #2
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009864:	2b00      	cmp	r3, #0
 8009866:	d006      	beq.n	8009876 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f7fe fd5b 	bl	8008324 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2200      	movs	r2, #0
 8009872:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800987c:	b29b      	uxth	r3, r3
 800987e:	2b00      	cmp	r3, #0
 8009880:	f040 80a5 	bne.w	80099ce <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800988a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800988c:	e853 3f00 	ldrex	r3, [r3]
 8009890:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009892:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009894:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009898:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	461a      	mov	r2, r3
 80098a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80098a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80098aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80098ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80098b2:	e841 2300 	strex	r3, r2, [r1]
 80098b6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80098b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d1e2      	bne.n	8009884 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	3308      	adds	r3, #8
 80098c4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80098c8:	e853 3f00 	ldrex	r3, [r3]
 80098cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80098ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80098d4:	f023 0301 	bic.w	r3, r3, #1
 80098d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	3308      	adds	r3, #8
 80098e2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80098e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80098e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80098ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80098ee:	e841 2300 	strex	r3, r2, [r1]
 80098f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80098f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d1e1      	bne.n	80098be <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2220      	movs	r2, #32
 80098fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2200      	movs	r2, #0
 8009906:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2200      	movs	r2, #0
 800990c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	4a61      	ldr	r2, [pc, #388]	@ (8009a98 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009914:	4293      	cmp	r3, r2
 8009916:	d021      	beq.n	800995c <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	685b      	ldr	r3, [r3, #4]
 800991e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009922:	2b00      	cmp	r3, #0
 8009924:	d01a      	beq.n	800995c <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800992c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800992e:	e853 3f00 	ldrex	r3, [r3]
 8009932:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009934:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009936:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800993a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	461a      	mov	r2, r3
 8009944:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009948:	65bb      	str	r3, [r7, #88]	@ 0x58
 800994a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800994c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800994e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009950:	e841 2300 	strex	r3, r2, [r1]
 8009954:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009956:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009958:	2b00      	cmp	r3, #0
 800995a:	d1e4      	bne.n	8009926 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009960:	2b01      	cmp	r3, #1
 8009962:	d130      	bne.n	80099c6 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2200      	movs	r2, #0
 8009968:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009972:	e853 3f00 	ldrex	r3, [r3]
 8009976:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800997a:	f023 0310 	bic.w	r3, r3, #16
 800997e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	461a      	mov	r2, r3
 8009988:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800998c:	647b      	str	r3, [r7, #68]	@ 0x44
 800998e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009990:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009992:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009994:	e841 2300 	strex	r3, r2, [r1]
 8009998:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800999a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800999c:	2b00      	cmp	r3, #0
 800999e:	d1e4      	bne.n	800996a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	69db      	ldr	r3, [r3, #28]
 80099a6:	f003 0310 	and.w	r3, r3, #16
 80099aa:	2b10      	cmp	r3, #16
 80099ac:	d103      	bne.n	80099b6 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	2210      	movs	r2, #16
 80099b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80099bc:	4619      	mov	r1, r3
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f7fe fcba 	bl	8008338 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80099c4:	e00e      	b.n	80099e4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80099c6:	6878      	ldr	r0, [r7, #4]
 80099c8:	f7f9 f898 	bl	8002afc <HAL_UART_RxCpltCallback>
        break;
 80099cc:	e00a      	b.n	80099e4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80099ce:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d006      	beq.n	80099e4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80099d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80099da:	f003 0320 	and.w	r3, r3, #32
 80099de:	2b00      	cmp	r3, #0
 80099e0:	f47f aeca 	bne.w	8009778 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80099ea:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80099ee:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d04b      	beq.n	8009a8e <UART_RxISR_16BIT_FIFOEN+0x35e>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80099fc:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009a00:	429a      	cmp	r2, r3
 8009a02:	d244      	bcs.n	8009a8e <UART_RxISR_16BIT_FIFOEN+0x35e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	3308      	adds	r3, #8
 8009a0a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a0e:	e853 3f00 	ldrex	r3, [r3]
 8009a12:	623b      	str	r3, [r7, #32]
   return(result);
 8009a14:	6a3b      	ldr	r3, [r7, #32]
 8009a16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a1a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	3308      	adds	r3, #8
 8009a24:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009a28:	633a      	str	r2, [r7, #48]	@ 0x30
 8009a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a30:	e841 2300 	strex	r3, r2, [r1]
 8009a34:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d1e3      	bne.n	8009a04 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	4a17      	ldr	r2, [pc, #92]	@ (8009a9c <UART_RxISR_16BIT_FIFOEN+0x36c>)
 8009a40:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a48:	693b      	ldr	r3, [r7, #16]
 8009a4a:	e853 3f00 	ldrex	r3, [r3]
 8009a4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	f043 0320 	orr.w	r3, r3, #32
 8009a56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	461a      	mov	r2, r3
 8009a60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009a64:	61fb      	str	r3, [r7, #28]
 8009a66:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a68:	69b9      	ldr	r1, [r7, #24]
 8009a6a:	69fa      	ldr	r2, [r7, #28]
 8009a6c:	e841 2300 	strex	r3, r2, [r1]
 8009a70:	617b      	str	r3, [r7, #20]
   return(result);
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d1e4      	bne.n	8009a42 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009a78:	e009      	b.n	8009a8e <UART_RxISR_16BIT_FIFOEN+0x35e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	8b1b      	ldrh	r3, [r3, #24]
 8009a80:	b29a      	uxth	r2, r3
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f042 0208 	orr.w	r2, r2, #8
 8009a8a:	b292      	uxth	r2, r2
 8009a8c:	831a      	strh	r2, [r3, #24]
}
 8009a8e:	bf00      	nop
 8009a90:	37b8      	adds	r7, #184	@ 0xb8
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}
 8009a96:	bf00      	nop
 8009a98:	40008000 	.word	0x40008000
 8009a9c:	0800920d 	.word	0x0800920d

08009aa0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b083      	sub	sp, #12
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009aa8:	bf00      	nop
 8009aaa:	370c      	adds	r7, #12
 8009aac:	46bd      	mov	sp, r7
 8009aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab2:	4770      	bx	lr

08009ab4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b083      	sub	sp, #12
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009abc:	bf00      	nop
 8009abe:	370c      	adds	r7, #12
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac6:	4770      	bx	lr

08009ac8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b083      	sub	sp, #12
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009ad0:	bf00      	nop
 8009ad2:	370c      	adds	r7, #12
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ada:	4770      	bx	lr

08009adc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b085      	sub	sp, #20
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009aea:	2b01      	cmp	r3, #1
 8009aec:	d101      	bne.n	8009af2 <HAL_UARTEx_DisableFifoMode+0x16>
 8009aee:	2302      	movs	r3, #2
 8009af0:	e027      	b.n	8009b42 <HAL_UARTEx_DisableFifoMode+0x66>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2201      	movs	r2, #1
 8009af6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2224      	movs	r2, #36	@ 0x24
 8009afe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	681a      	ldr	r2, [r3, #0]
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f022 0201 	bic.w	r2, r2, #1
 8009b18:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009b20:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2200      	movs	r2, #0
 8009b26:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	68fa      	ldr	r2, [r7, #12]
 8009b2e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2220      	movs	r2, #32
 8009b34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b40:	2300      	movs	r3, #0
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	3714      	adds	r7, #20
 8009b46:	46bd      	mov	sp, r7
 8009b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4c:	4770      	bx	lr

08009b4e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b4e:	b580      	push	{r7, lr}
 8009b50:	b084      	sub	sp, #16
 8009b52:	af00      	add	r7, sp, #0
 8009b54:	6078      	str	r0, [r7, #4]
 8009b56:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009b5e:	2b01      	cmp	r3, #1
 8009b60:	d101      	bne.n	8009b66 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009b62:	2302      	movs	r3, #2
 8009b64:	e02d      	b.n	8009bc2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2201      	movs	r2, #1
 8009b6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2224      	movs	r2, #36	@ 0x24
 8009b72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	681a      	ldr	r2, [r3, #0]
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f022 0201 	bic.w	r2, r2, #1
 8009b8c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	689b      	ldr	r3, [r3, #8]
 8009b94:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	683a      	ldr	r2, [r7, #0]
 8009b9e:	430a      	orrs	r2, r1
 8009ba0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f000 f850 	bl	8009c48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	68fa      	ldr	r2, [r7, #12]
 8009bae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2220      	movs	r2, #32
 8009bb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009bc0:	2300      	movs	r3, #0
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3710      	adds	r7, #16
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}

08009bca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009bca:	b580      	push	{r7, lr}
 8009bcc:	b084      	sub	sp, #16
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	6078      	str	r0, [r7, #4]
 8009bd2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009bda:	2b01      	cmp	r3, #1
 8009bdc:	d101      	bne.n	8009be2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009bde:	2302      	movs	r3, #2
 8009be0:	e02d      	b.n	8009c3e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2201      	movs	r2, #1
 8009be6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2224      	movs	r2, #36	@ 0x24
 8009bee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	681a      	ldr	r2, [r3, #0]
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f022 0201 	bic.w	r2, r2, #1
 8009c08:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	689b      	ldr	r3, [r3, #8]
 8009c10:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	683a      	ldr	r2, [r7, #0]
 8009c1a:	430a      	orrs	r2, r1
 8009c1c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f000 f812 	bl	8009c48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	68fa      	ldr	r2, [r7, #12]
 8009c2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2220      	movs	r2, #32
 8009c30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c3c:	2300      	movs	r3, #0
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	3710      	adds	r7, #16
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}
	...

08009c48 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b085      	sub	sp, #20
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d108      	bne.n	8009c6a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2201      	movs	r2, #1
 8009c5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2201      	movs	r2, #1
 8009c64:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009c68:	e031      	b.n	8009cce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009c6a:	2308      	movs	r3, #8
 8009c6c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009c6e:	2308      	movs	r3, #8
 8009c70:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	689b      	ldr	r3, [r3, #8]
 8009c78:	0e5b      	lsrs	r3, r3, #25
 8009c7a:	b2db      	uxtb	r3, r3
 8009c7c:	f003 0307 	and.w	r3, r3, #7
 8009c80:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	689b      	ldr	r3, [r3, #8]
 8009c88:	0f5b      	lsrs	r3, r3, #29
 8009c8a:	b2db      	uxtb	r3, r3
 8009c8c:	f003 0307 	and.w	r3, r3, #7
 8009c90:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c92:	7bbb      	ldrb	r3, [r7, #14]
 8009c94:	7b3a      	ldrb	r2, [r7, #12]
 8009c96:	4911      	ldr	r1, [pc, #68]	@ (8009cdc <UARTEx_SetNbDataToProcess+0x94>)
 8009c98:	5c8a      	ldrb	r2, [r1, r2]
 8009c9a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009c9e:	7b3a      	ldrb	r2, [r7, #12]
 8009ca0:	490f      	ldr	r1, [pc, #60]	@ (8009ce0 <UARTEx_SetNbDataToProcess+0x98>)
 8009ca2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009ca4:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ca8:	b29a      	uxth	r2, r3
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009cb0:	7bfb      	ldrb	r3, [r7, #15]
 8009cb2:	7b7a      	ldrb	r2, [r7, #13]
 8009cb4:	4909      	ldr	r1, [pc, #36]	@ (8009cdc <UARTEx_SetNbDataToProcess+0x94>)
 8009cb6:	5c8a      	ldrb	r2, [r1, r2]
 8009cb8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009cbc:	7b7a      	ldrb	r2, [r7, #13]
 8009cbe:	4908      	ldr	r1, [pc, #32]	@ (8009ce0 <UARTEx_SetNbDataToProcess+0x98>)
 8009cc0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009cc2:	fb93 f3f2 	sdiv	r3, r3, r2
 8009cc6:	b29a      	uxth	r2, r3
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009cce:	bf00      	nop
 8009cd0:	3714      	adds	r7, #20
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd8:	4770      	bx	lr
 8009cda:	bf00      	nop
 8009cdc:	0800e990 	.word	0x0800e990
 8009ce0:	0800e998 	.word	0x0800e998

08009ce4 <arm_rfft_32_fast_init_f32>:
 8009ce4:	b178      	cbz	r0, 8009d06 <arm_rfft_32_fast_init_f32+0x22>
 8009ce6:	b430      	push	{r4, r5}
 8009ce8:	4908      	ldr	r1, [pc, #32]	@ (8009d0c <arm_rfft_32_fast_init_f32+0x28>)
 8009cea:	4a09      	ldr	r2, [pc, #36]	@ (8009d10 <arm_rfft_32_fast_init_f32+0x2c>)
 8009cec:	2310      	movs	r3, #16
 8009cee:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009cf2:	8003      	strh	r3, [r0, #0]
 8009cf4:	2520      	movs	r5, #32
 8009cf6:	2414      	movs	r4, #20
 8009cf8:	4b06      	ldr	r3, [pc, #24]	@ (8009d14 <arm_rfft_32_fast_init_f32+0x30>)
 8009cfa:	8205      	strh	r5, [r0, #16]
 8009cfc:	8184      	strh	r4, [r0, #12]
 8009cfe:	6143      	str	r3, [r0, #20]
 8009d00:	bc30      	pop	{r4, r5}
 8009d02:	2000      	movs	r0, #0
 8009d04:	4770      	bx	lr
 8009d06:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d0a:	4770      	bx	lr
 8009d0c:	0800f950 	.word	0x0800f950
 8009d10:	08014a8c 	.word	0x08014a8c
 8009d14:	0801d80c 	.word	0x0801d80c

08009d18 <arm_rfft_64_fast_init_f32>:
 8009d18:	b178      	cbz	r0, 8009d3a <arm_rfft_64_fast_init_f32+0x22>
 8009d1a:	b430      	push	{r4, r5}
 8009d1c:	4908      	ldr	r1, [pc, #32]	@ (8009d40 <arm_rfft_64_fast_init_f32+0x28>)
 8009d1e:	4a09      	ldr	r2, [pc, #36]	@ (8009d44 <arm_rfft_64_fast_init_f32+0x2c>)
 8009d20:	2320      	movs	r3, #32
 8009d22:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009d26:	8003      	strh	r3, [r0, #0]
 8009d28:	2540      	movs	r5, #64	@ 0x40
 8009d2a:	2430      	movs	r4, #48	@ 0x30
 8009d2c:	4b06      	ldr	r3, [pc, #24]	@ (8009d48 <arm_rfft_64_fast_init_f32+0x30>)
 8009d2e:	8205      	strh	r5, [r0, #16]
 8009d30:	8184      	strh	r4, [r0, #12]
 8009d32:	6143      	str	r3, [r0, #20]
 8009d34:	bc30      	pop	{r4, r5}
 8009d36:	2000      	movs	r0, #0
 8009d38:	4770      	bx	lr
 8009d3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d3e:	4770      	bx	lr
 8009d40:	08011aa8 	.word	0x08011aa8
 8009d44:	0801930c 	.word	0x0801930c
 8009d48:	0802208c 	.word	0x0802208c

08009d4c <arm_rfft_256_fast_init_f32>:
 8009d4c:	b180      	cbz	r0, 8009d70 <arm_rfft_256_fast_init_f32+0x24>
 8009d4e:	b430      	push	{r4, r5}
 8009d50:	4909      	ldr	r1, [pc, #36]	@ (8009d78 <arm_rfft_256_fast_init_f32+0x2c>)
 8009d52:	4a0a      	ldr	r2, [pc, #40]	@ (8009d7c <arm_rfft_256_fast_init_f32+0x30>)
 8009d54:	2380      	movs	r3, #128	@ 0x80
 8009d56:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009d5a:	8003      	strh	r3, [r0, #0]
 8009d5c:	f44f 7580 	mov.w	r5, #256	@ 0x100
 8009d60:	24d0      	movs	r4, #208	@ 0xd0
 8009d62:	4b07      	ldr	r3, [pc, #28]	@ (8009d80 <arm_rfft_256_fast_init_f32+0x34>)
 8009d64:	8205      	strh	r5, [r0, #16]
 8009d66:	8184      	strh	r4, [r0, #12]
 8009d68:	6143      	str	r3, [r0, #20]
 8009d6a:	bc30      	pop	{r4, r5}
 8009d6c:	2000      	movs	r0, #0
 8009d6e:	4770      	bx	lr
 8009d70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d74:	4770      	bx	lr
 8009d76:	bf00      	nop
 8009d78:	0800f7b0 	.word	0x0800f7b0
 8009d7c:	0801468c 	.word	0x0801468c
 8009d80:	0801d40c 	.word	0x0801d40c

08009d84 <arm_rfft_512_fast_init_f32>:
 8009d84:	b190      	cbz	r0, 8009dac <arm_rfft_512_fast_init_f32+0x28>
 8009d86:	b430      	push	{r4, r5}
 8009d88:	490a      	ldr	r1, [pc, #40]	@ (8009db4 <arm_rfft_512_fast_init_f32+0x30>)
 8009d8a:	4a0b      	ldr	r2, [pc, #44]	@ (8009db8 <arm_rfft_512_fast_init_f32+0x34>)
 8009d8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009d90:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009d94:	8003      	strh	r3, [r0, #0]
 8009d96:	f44f 7500 	mov.w	r5, #512	@ 0x200
 8009d9a:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 8009d9e:	4b07      	ldr	r3, [pc, #28]	@ (8009dbc <arm_rfft_512_fast_init_f32+0x38>)
 8009da0:	8205      	strh	r5, [r0, #16]
 8009da2:	8184      	strh	r4, [r0, #12]
 8009da4:	6143      	str	r3, [r0, #20]
 8009da6:	bc30      	pop	{r4, r5}
 8009da8:	2000      	movs	r0, #0
 8009daa:	4770      	bx	lr
 8009dac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009db0:	4770      	bx	lr
 8009db2:	bf00      	nop
 8009db4:	08011738 	.word	0x08011738
 8009db8:	08018b0c 	.word	0x08018b0c
 8009dbc:	0802188c 	.word	0x0802188c

08009dc0 <arm_rfft_1024_fast_init_f32>:
 8009dc0:	b190      	cbz	r0, 8009de8 <arm_rfft_1024_fast_init_f32+0x28>
 8009dc2:	b430      	push	{r4, r5}
 8009dc4:	490a      	ldr	r1, [pc, #40]	@ (8009df0 <arm_rfft_1024_fast_init_f32+0x30>)
 8009dc6:	4a0b      	ldr	r2, [pc, #44]	@ (8009df4 <arm_rfft_1024_fast_init_f32+0x34>)
 8009dc8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009dcc:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009dd0:	8003      	strh	r3, [r0, #0]
 8009dd2:	f44f 6580 	mov.w	r5, #1024	@ 0x400
 8009dd6:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 8009dda:	4b07      	ldr	r3, [pc, #28]	@ (8009df8 <arm_rfft_1024_fast_init_f32+0x38>)
 8009ddc:	8205      	strh	r5, [r0, #16]
 8009dde:	8184      	strh	r4, [r0, #12]
 8009de0:	6143      	str	r3, [r0, #20]
 8009de2:	bc30      	pop	{r4, r5}
 8009de4:	2000      	movs	r0, #0
 8009de6:	4770      	bx	lr
 8009de8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009dec:	4770      	bx	lr
 8009dee:	bf00      	nop
 8009df0:	08011b08 	.word	0x08011b08
 8009df4:	0801940c 	.word	0x0801940c
 8009df8:	0801a40c 	.word	0x0801a40c

08009dfc <arm_rfft_2048_fast_init_f32>:
 8009dfc:	b190      	cbz	r0, 8009e24 <arm_rfft_2048_fast_init_f32+0x28>
 8009dfe:	b430      	push	{r4, r5}
 8009e00:	490a      	ldr	r1, [pc, #40]	@ (8009e2c <arm_rfft_2048_fast_init_f32+0x30>)
 8009e02:	4a0b      	ldr	r2, [pc, #44]	@ (8009e30 <arm_rfft_2048_fast_init_f32+0x34>)
 8009e04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e08:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009e0c:	8003      	strh	r3, [r0, #0]
 8009e0e:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 8009e12:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 8009e16:	4b07      	ldr	r3, [pc, #28]	@ (8009e34 <arm_rfft_2048_fast_init_f32+0x38>)
 8009e18:	8205      	strh	r5, [r0, #16]
 8009e1a:	8184      	strh	r4, [r0, #12]
 8009e1c:	6143      	str	r3, [r0, #20]
 8009e1e:	bc30      	pop	{r4, r5}
 8009e20:	2000      	movs	r0, #0
 8009e22:	4770      	bx	lr
 8009e24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e28:	4770      	bx	lr
 8009e2a:	bf00      	nop
 8009e2c:	0800e9a0 	.word	0x0800e9a0
 8009e30:	0801268c 	.word	0x0801268c
 8009e34:	0801b40c 	.word	0x0801b40c

08009e38 <arm_rfft_4096_fast_init_f32>:
 8009e38:	b190      	cbz	r0, 8009e60 <arm_rfft_4096_fast_init_f32+0x28>
 8009e3a:	b430      	push	{r4, r5}
 8009e3c:	490a      	ldr	r1, [pc, #40]	@ (8009e68 <arm_rfft_4096_fast_init_f32+0x30>)
 8009e3e:	4a0b      	ldr	r2, [pc, #44]	@ (8009e6c <arm_rfft_4096_fast_init_f32+0x34>)
 8009e40:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009e44:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009e48:	8003      	strh	r3, [r0, #0]
 8009e4a:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 8009e4e:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 8009e52:	4b07      	ldr	r3, [pc, #28]	@ (8009e70 <arm_rfft_4096_fast_init_f32+0x38>)
 8009e54:	8205      	strh	r5, [r0, #16]
 8009e56:	8184      	strh	r4, [r0, #12]
 8009e58:	6143      	str	r3, [r0, #20]
 8009e5a:	bc30      	pop	{r4, r5}
 8009e5c:	2000      	movs	r0, #0
 8009e5e:	4770      	bx	lr
 8009e60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e64:	4770      	bx	lr
 8009e66:	bf00      	nop
 8009e68:	0800f978 	.word	0x0800f978
 8009e6c:	08014b0c 	.word	0x08014b0c
 8009e70:	0801d88c 	.word	0x0801d88c

08009e74 <arm_rfft_fast_init_f32>:
 8009e74:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8009e78:	d01f      	beq.n	8009eba <arm_rfft_fast_init_f32+0x46>
 8009e7a:	d90b      	bls.n	8009e94 <arm_rfft_fast_init_f32+0x20>
 8009e7c:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8009e80:	d019      	beq.n	8009eb6 <arm_rfft_fast_init_f32+0x42>
 8009e82:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8009e86:	d012      	beq.n	8009eae <arm_rfft_fast_init_f32+0x3a>
 8009e88:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009e8c:	d00d      	beq.n	8009eaa <arm_rfft_fast_init_f32+0x36>
 8009e8e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e92:	4770      	bx	lr
 8009e94:	2940      	cmp	r1, #64	@ 0x40
 8009e96:	d00c      	beq.n	8009eb2 <arm_rfft_fast_init_f32+0x3e>
 8009e98:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8009e9c:	d003      	beq.n	8009ea6 <arm_rfft_fast_init_f32+0x32>
 8009e9e:	2920      	cmp	r1, #32
 8009ea0:	d1f5      	bne.n	8009e8e <arm_rfft_fast_init_f32+0x1a>
 8009ea2:	4b07      	ldr	r3, [pc, #28]	@ (8009ec0 <arm_rfft_fast_init_f32+0x4c>)
 8009ea4:	4718      	bx	r3
 8009ea6:	4b07      	ldr	r3, [pc, #28]	@ (8009ec4 <arm_rfft_fast_init_f32+0x50>)
 8009ea8:	4718      	bx	r3
 8009eaa:	4b07      	ldr	r3, [pc, #28]	@ (8009ec8 <arm_rfft_fast_init_f32+0x54>)
 8009eac:	4718      	bx	r3
 8009eae:	4b07      	ldr	r3, [pc, #28]	@ (8009ecc <arm_rfft_fast_init_f32+0x58>)
 8009eb0:	4718      	bx	r3
 8009eb2:	4b07      	ldr	r3, [pc, #28]	@ (8009ed0 <arm_rfft_fast_init_f32+0x5c>)
 8009eb4:	e7f6      	b.n	8009ea4 <arm_rfft_fast_init_f32+0x30>
 8009eb6:	4b07      	ldr	r3, [pc, #28]	@ (8009ed4 <arm_rfft_fast_init_f32+0x60>)
 8009eb8:	e7f4      	b.n	8009ea4 <arm_rfft_fast_init_f32+0x30>
 8009eba:	4b07      	ldr	r3, [pc, #28]	@ (8009ed8 <arm_rfft_fast_init_f32+0x64>)
 8009ebc:	e7f2      	b.n	8009ea4 <arm_rfft_fast_init_f32+0x30>
 8009ebe:	bf00      	nop
 8009ec0:	08009ce5 	.word	0x08009ce5
 8009ec4:	08009d4d 	.word	0x08009d4d
 8009ec8:	08009dc1 	.word	0x08009dc1
 8009ecc:	08009e39 	.word	0x08009e39
 8009ed0:	08009d19 	.word	0x08009d19
 8009ed4:	08009dfd 	.word	0x08009dfd
 8009ed8:	08009d85 	.word	0x08009d85

08009edc <stage_rfft_f32>:
 8009edc:	b410      	push	{r4}
 8009ede:	edd1 7a00 	vldr	s15, [r1]
 8009ee2:	ed91 7a01 	vldr	s14, [r1, #4]
 8009ee6:	8804      	ldrh	r4, [r0, #0]
 8009ee8:	6940      	ldr	r0, [r0, #20]
 8009eea:	ee37 7a07 	vadd.f32	s14, s14, s14
 8009eee:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009ef2:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8009ef6:	ee77 6a87 	vadd.f32	s13, s15, s14
 8009efa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009efe:	3c01      	subs	r4, #1
 8009f00:	ee26 7a84 	vmul.f32	s14, s13, s8
 8009f04:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009f08:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8009f0c:	ed82 7a00 	vstr	s14, [r2]
 8009f10:	edc2 7a01 	vstr	s15, [r2, #4]
 8009f14:	3010      	adds	r0, #16
 8009f16:	3210      	adds	r2, #16
 8009f18:	3b08      	subs	r3, #8
 8009f1a:	3110      	adds	r1, #16
 8009f1c:	ed11 5a02 	vldr	s10, [r1, #-8]
 8009f20:	ed93 7a02 	vldr	s14, [r3, #8]
 8009f24:	ed50 6a02 	vldr	s13, [r0, #-8]
 8009f28:	edd3 4a03 	vldr	s9, [r3, #12]
 8009f2c:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009f30:	ed10 6a01 	vldr	s12, [r0, #-4]
 8009f34:	ee77 5a45 	vsub.f32	s11, s14, s10
 8009f38:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009f3c:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8009f40:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8009f44:	ee66 5a25 	vmul.f32	s11, s12, s11
 8009f48:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8009f4c:	ee37 7a23 	vadd.f32	s14, s14, s7
 8009f50:	ee66 6a85 	vmul.f32	s13, s13, s10
 8009f54:	ee26 6a05 	vmul.f32	s12, s12, s10
 8009f58:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8009f5c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009f60:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009f64:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009f68:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009f6c:	3c01      	subs	r4, #1
 8009f6e:	ed02 7a02 	vstr	s14, [r2, #-8]
 8009f72:	ed42 7a01 	vstr	s15, [r2, #-4]
 8009f76:	f1a3 0308 	sub.w	r3, r3, #8
 8009f7a:	f101 0108 	add.w	r1, r1, #8
 8009f7e:	f100 0008 	add.w	r0, r0, #8
 8009f82:	f102 0208 	add.w	r2, r2, #8
 8009f86:	d1c9      	bne.n	8009f1c <stage_rfft_f32+0x40>
 8009f88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f8c:	4770      	bx	lr
 8009f8e:	bf00      	nop

08009f90 <merge_rfft_f32>:
 8009f90:	b410      	push	{r4}
 8009f92:	edd1 7a00 	vldr	s15, [r1]
 8009f96:	edd1 6a01 	vldr	s13, [r1, #4]
 8009f9a:	8804      	ldrh	r4, [r0, #0]
 8009f9c:	6940      	ldr	r0, [r0, #20]
 8009f9e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009fa2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009fa6:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8009faa:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009fae:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009fb2:	3c01      	subs	r4, #1
 8009fb4:	ed82 7a00 	vstr	s14, [r2]
 8009fb8:	edc2 7a01 	vstr	s15, [r2, #4]
 8009fbc:	b3dc      	cbz	r4, 800a036 <merge_rfft_f32+0xa6>
 8009fbe:	00e3      	lsls	r3, r4, #3
 8009fc0:	3b08      	subs	r3, #8
 8009fc2:	440b      	add	r3, r1
 8009fc4:	3010      	adds	r0, #16
 8009fc6:	3210      	adds	r2, #16
 8009fc8:	3110      	adds	r1, #16
 8009fca:	ed11 5a02 	vldr	s10, [r1, #-8]
 8009fce:	ed93 7a02 	vldr	s14, [r3, #8]
 8009fd2:	ed50 6a02 	vldr	s13, [r0, #-8]
 8009fd6:	edd3 4a03 	vldr	s9, [r3, #12]
 8009fda:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009fde:	ed10 6a01 	vldr	s12, [r0, #-4]
 8009fe2:	ee75 5a47 	vsub.f32	s11, s10, s14
 8009fe6:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009fea:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8009fee:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8009ff2:	ee66 5a25 	vmul.f32	s11, s12, s11
 8009ff6:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8009ffa:	ee37 7a63 	vsub.f32	s14, s14, s7
 8009ffe:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a002:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a006:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a00a:	ee37 7a46 	vsub.f32	s14, s14, s12
 800a00e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a012:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a016:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a01a:	3c01      	subs	r4, #1
 800a01c:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a020:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a024:	f1a3 0308 	sub.w	r3, r3, #8
 800a028:	f101 0108 	add.w	r1, r1, #8
 800a02c:	f100 0008 	add.w	r0, r0, #8
 800a030:	f102 0208 	add.w	r2, r2, #8
 800a034:	d1c9      	bne.n	8009fca <merge_rfft_f32+0x3a>
 800a036:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a03a:	4770      	bx	lr

0800a03c <arm_rfft_fast_f32>:
 800a03c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a040:	8a05      	ldrh	r5, [r0, #16]
 800a042:	086d      	lsrs	r5, r5, #1
 800a044:	8005      	strh	r5, [r0, #0]
 800a046:	4604      	mov	r4, r0
 800a048:	4616      	mov	r6, r2
 800a04a:	461d      	mov	r5, r3
 800a04c:	b14b      	cbz	r3, 800a062 <arm_rfft_fast_f32+0x26>
 800a04e:	f7ff ff9f 	bl	8009f90 <merge_rfft_f32>
 800a052:	462a      	mov	r2, r5
 800a054:	4631      	mov	r1, r6
 800a056:	4620      	mov	r0, r4
 800a058:	2301      	movs	r3, #1
 800a05a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a05e:	f000 bb33 	b.w	800a6c8 <arm_cfft_f32>
 800a062:	460f      	mov	r7, r1
 800a064:	461a      	mov	r2, r3
 800a066:	2301      	movs	r3, #1
 800a068:	f000 fb2e 	bl	800a6c8 <arm_cfft_f32>
 800a06c:	4632      	mov	r2, r6
 800a06e:	4639      	mov	r1, r7
 800a070:	4620      	mov	r0, r4
 800a072:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a076:	f7ff bf31 	b.w	8009edc <stage_rfft_f32>
 800a07a:	bf00      	nop

0800a07c <arm_cfft_radix8by2_f32>:
 800a07c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a080:	ed2d 8b08 	vpush	{d8-d11}
 800a084:	4607      	mov	r7, r0
 800a086:	4608      	mov	r0, r1
 800a088:	f8b7 c000 	ldrh.w	ip, [r7]
 800a08c:	687a      	ldr	r2, [r7, #4]
 800a08e:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800a092:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800a096:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800a09a:	f000 80b0 	beq.w	800a1fe <arm_cfft_radix8by2_f32+0x182>
 800a09e:	008c      	lsls	r4, r1, #2
 800a0a0:	3410      	adds	r4, #16
 800a0a2:	f100 0310 	add.w	r3, r0, #16
 800a0a6:	1906      	adds	r6, r0, r4
 800a0a8:	3210      	adds	r2, #16
 800a0aa:	4444      	add	r4, r8
 800a0ac:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800a0b0:	f108 0510 	add.w	r5, r8, #16
 800a0b4:	ed15 2a04 	vldr	s4, [r5, #-16]
 800a0b8:	ed55 2a03 	vldr	s5, [r5, #-12]
 800a0bc:	ed54 4a04 	vldr	s9, [r4, #-16]
 800a0c0:	ed14 4a03 	vldr	s8, [r4, #-12]
 800a0c4:	ed14 6a02 	vldr	s12, [r4, #-8]
 800a0c8:	ed54 5a01 	vldr	s11, [r4, #-4]
 800a0cc:	ed53 3a04 	vldr	s7, [r3, #-16]
 800a0d0:	ed15 0a02 	vldr	s0, [r5, #-8]
 800a0d4:	ed55 0a01 	vldr	s1, [r5, #-4]
 800a0d8:	ed56 6a04 	vldr	s13, [r6, #-16]
 800a0dc:	ed16 3a03 	vldr	s6, [r6, #-12]
 800a0e0:	ed13 7a03 	vldr	s14, [r3, #-12]
 800a0e4:	ed13 5a02 	vldr	s10, [r3, #-8]
 800a0e8:	ed53 7a01 	vldr	s15, [r3, #-4]
 800a0ec:	ed16 1a02 	vldr	s2, [r6, #-8]
 800a0f0:	ed56 1a01 	vldr	s3, [r6, #-4]
 800a0f4:	ee73 ba82 	vadd.f32	s23, s7, s4
 800a0f8:	ee37 ba22 	vadd.f32	s22, s14, s5
 800a0fc:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800a100:	ee33 9a04 	vadd.f32	s18, s6, s8
 800a104:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800a108:	ee75 aa00 	vadd.f32	s21, s10, s0
 800a10c:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800a110:	ee71 8a06 	vadd.f32	s17, s2, s12
 800a114:	ed43 ba04 	vstr	s23, [r3, #-16]
 800a118:	ed03 ba03 	vstr	s22, [r3, #-12]
 800a11c:	ed43 aa02 	vstr	s21, [r3, #-8]
 800a120:	ed03 aa01 	vstr	s20, [r3, #-4]
 800a124:	ed06 8a01 	vstr	s16, [r6, #-4]
 800a128:	ed46 9a04 	vstr	s19, [r6, #-16]
 800a12c:	ed06 9a03 	vstr	s18, [r6, #-12]
 800a130:	ed46 8a02 	vstr	s17, [r6, #-8]
 800a134:	ee37 7a62 	vsub.f32	s14, s14, s5
 800a138:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800a13c:	ee34 4a43 	vsub.f32	s8, s8, s6
 800a140:	ed52 6a03 	vldr	s13, [r2, #-12]
 800a144:	ed12 3a04 	vldr	s6, [r2, #-16]
 800a148:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800a14c:	ee27 8a26 	vmul.f32	s16, s14, s13
 800a150:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800a154:	ee23 2a83 	vmul.f32	s4, s7, s6
 800a158:	ee64 4a83 	vmul.f32	s9, s9, s6
 800a15c:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800a160:	ee27 7a03 	vmul.f32	s14, s14, s6
 800a164:	ee64 6a26 	vmul.f32	s13, s8, s13
 800a168:	ee24 4a03 	vmul.f32	s8, s8, s6
 800a16c:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a170:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800a174:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800a178:	ee32 3a08 	vadd.f32	s6, s4, s16
 800a17c:	ed05 7a03 	vstr	s14, [r5, #-12]
 800a180:	ed05 3a04 	vstr	s6, [r5, #-16]
 800a184:	ed04 4a04 	vstr	s8, [r4, #-16]
 800a188:	ed44 6a03 	vstr	s13, [r4, #-12]
 800a18c:	ed12 7a01 	vldr	s14, [r2, #-4]
 800a190:	ee76 6a41 	vsub.f32	s13, s12, s2
 800a194:	ee35 5a40 	vsub.f32	s10, s10, s0
 800a198:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800a19c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a1a0:	ed52 5a02 	vldr	s11, [r2, #-8]
 800a1a4:	ee67 3a87 	vmul.f32	s7, s15, s14
 800a1a8:	ee66 4a87 	vmul.f32	s9, s13, s14
 800a1ac:	ee25 4a25 	vmul.f32	s8, s10, s11
 800a1b0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a1b4:	ee25 5a07 	vmul.f32	s10, s10, s14
 800a1b8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800a1bc:	ee26 7a07 	vmul.f32	s14, s12, s14
 800a1c0:	ee26 6a25 	vmul.f32	s12, s12, s11
 800a1c4:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800a1c8:	ee74 5a23 	vadd.f32	s11, s8, s7
 800a1cc:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800a1d0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a1d4:	3310      	adds	r3, #16
 800a1d6:	4563      	cmp	r3, ip
 800a1d8:	ed45 5a02 	vstr	s11, [r5, #-8]
 800a1dc:	f106 0610 	add.w	r6, r6, #16
 800a1e0:	ed45 7a01 	vstr	s15, [r5, #-4]
 800a1e4:	f102 0210 	add.w	r2, r2, #16
 800a1e8:	ed04 6a02 	vstr	s12, [r4, #-8]
 800a1ec:	ed04 7a01 	vstr	s14, [r4, #-4]
 800a1f0:	f105 0510 	add.w	r5, r5, #16
 800a1f4:	f104 0410 	add.w	r4, r4, #16
 800a1f8:	f47f af5c 	bne.w	800a0b4 <arm_cfft_radix8by2_f32+0x38>
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	b28c      	uxth	r4, r1
 800a200:	4621      	mov	r1, r4
 800a202:	2302      	movs	r3, #2
 800a204:	f000 fb88 	bl	800a918 <arm_radix8_butterfly_f32>
 800a208:	ecbd 8b08 	vpop	{d8-d11}
 800a20c:	4621      	mov	r1, r4
 800a20e:	687a      	ldr	r2, [r7, #4]
 800a210:	4640      	mov	r0, r8
 800a212:	2302      	movs	r3, #2
 800a214:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a218:	f000 bb7e 	b.w	800a918 <arm_radix8_butterfly_f32>

0800a21c <arm_cfft_radix8by4_f32>:
 800a21c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a220:	ed2d 8b0a 	vpush	{d8-d12}
 800a224:	b08d      	sub	sp, #52	@ 0x34
 800a226:	460d      	mov	r5, r1
 800a228:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a22a:	8801      	ldrh	r1, [r0, #0]
 800a22c:	6842      	ldr	r2, [r0, #4]
 800a22e:	900a      	str	r0, [sp, #40]	@ 0x28
 800a230:	0849      	lsrs	r1, r1, #1
 800a232:	008b      	lsls	r3, r1, #2
 800a234:	18ee      	adds	r6, r5, r3
 800a236:	18f0      	adds	r0, r6, r3
 800a238:	edd0 5a00 	vldr	s11, [r0]
 800a23c:	edd5 7a00 	vldr	s15, [r5]
 800a240:	ed96 7a00 	vldr	s14, [r6]
 800a244:	edd0 3a01 	vldr	s7, [r0, #4]
 800a248:	ed96 4a01 	vldr	s8, [r6, #4]
 800a24c:	ed95 5a01 	vldr	s10, [r5, #4]
 800a250:	9008      	str	r0, [sp, #32]
 800a252:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800a256:	18c7      	adds	r7, r0, r3
 800a258:	edd7 4a00 	vldr	s9, [r7]
 800a25c:	ed97 3a01 	vldr	s6, [r7, #4]
 800a260:	9701      	str	r7, [sp, #4]
 800a262:	ee77 6a06 	vadd.f32	s13, s14, s12
 800a266:	462c      	mov	r4, r5
 800a268:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800a26c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800a270:	ee16 ca90 	vmov	ip, s13
 800a274:	f844 cb08 	str.w	ip, [r4], #8
 800a278:	ee75 6a23 	vadd.f32	s13, s10, s7
 800a27c:	edd6 5a01 	vldr	s11, [r6, #4]
 800a280:	edd7 2a01 	vldr	s5, [r7, #4]
 800a284:	9404      	str	r4, [sp, #16]
 800a286:	ee35 5a63 	vsub.f32	s10, s10, s7
 800a28a:	ee74 3a27 	vadd.f32	s7, s8, s15
 800a28e:	ee36 6a47 	vsub.f32	s12, s12, s14
 800a292:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800a296:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800a29a:	0849      	lsrs	r1, r1, #1
 800a29c:	f102 0e08 	add.w	lr, r2, #8
 800a2a0:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800a2a4:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800a2a8:	9109      	str	r1, [sp, #36]	@ 0x24
 800a2aa:	ee35 4a47 	vsub.f32	s8, s10, s14
 800a2ae:	f1a1 0902 	sub.w	r9, r1, #2
 800a2b2:	f8cd e00c 	str.w	lr, [sp, #12]
 800a2b6:	4631      	mov	r1, r6
 800a2b8:	ee13 ea90 	vmov	lr, s7
 800a2bc:	ee36 6a64 	vsub.f32	s12, s12, s9
 800a2c0:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800a2c4:	4604      	mov	r4, r0
 800a2c6:	edc5 5a01 	vstr	s11, [r5, #4]
 800a2ca:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a2ce:	f841 eb08 	str.w	lr, [r1], #8
 800a2d2:	ee34 5a24 	vadd.f32	s10, s8, s9
 800a2d6:	ee16 ea10 	vmov	lr, s12
 800a2da:	ed86 5a01 	vstr	s10, [r6, #4]
 800a2de:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800a2e2:	f844 eb08 	str.w	lr, [r4], #8
 800a2e6:	ee77 7a83 	vadd.f32	s15, s15, s6
 800a2ea:	edc0 6a01 	vstr	s13, [r0, #4]
 800a2ee:	9405      	str	r4, [sp, #20]
 800a2f0:	4604      	mov	r4, r0
 800a2f2:	ee17 0a90 	vmov	r0, s15
 800a2f6:	9106      	str	r1, [sp, #24]
 800a2f8:	ee37 7a64 	vsub.f32	s14, s14, s9
 800a2fc:	f102 0110 	add.w	r1, r2, #16
 800a300:	46bc      	mov	ip, r7
 800a302:	9100      	str	r1, [sp, #0]
 800a304:	f847 0b08 	str.w	r0, [r7], #8
 800a308:	f102 0118 	add.w	r1, r2, #24
 800a30c:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800a310:	9102      	str	r1, [sp, #8]
 800a312:	ed8c 7a01 	vstr	s14, [ip, #4]
 800a316:	9007      	str	r0, [sp, #28]
 800a318:	f000 8134 	beq.w	800a584 <arm_cfft_radix8by4_f32+0x368>
 800a31c:	f102 0920 	add.w	r9, r2, #32
 800a320:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 800a324:	9a01      	ldr	r2, [sp, #4]
 800a326:	f8dd a000 	ldr.w	sl, [sp]
 800a32a:	3b0c      	subs	r3, #12
 800a32c:	4683      	mov	fp, r0
 800a32e:	4463      	add	r3, ip
 800a330:	f105 0e10 	add.w	lr, r5, #16
 800a334:	f1a4 010c 	sub.w	r1, r4, #12
 800a338:	f104 0510 	add.w	r5, r4, #16
 800a33c:	f1a6 0c0c 	sub.w	ip, r6, #12
 800a340:	f1a2 040c 	sub.w	r4, r2, #12
 800a344:	f106 0010 	add.w	r0, r6, #16
 800a348:	3210      	adds	r2, #16
 800a34a:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800a34e:	ed55 5a02 	vldr	s11, [r5, #-8]
 800a352:	ed50 7a02 	vldr	s15, [r0, #-8]
 800a356:	ed52 1a02 	vldr	s3, [r2, #-8]
 800a35a:	ed55 6a01 	vldr	s13, [r5, #-4]
 800a35e:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800a362:	ed12 1a01 	vldr	s2, [r2, #-4]
 800a366:	ed10 8a01 	vldr	s16, [r0, #-4]
 800a36a:	ee35 4a25 	vadd.f32	s8, s10, s11
 800a36e:	ee30 6a26 	vadd.f32	s12, s0, s13
 800a372:	ee37 7a84 	vadd.f32	s14, s15, s8
 800a376:	ee30 0a66 	vsub.f32	s0, s0, s13
 800a37a:	ee37 7a21 	vadd.f32	s14, s14, s3
 800a37e:	ee75 5a65 	vsub.f32	s11, s10, s11
 800a382:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800a386:	ed10 7a01 	vldr	s14, [r0, #-4]
 800a38a:	ed52 6a01 	vldr	s13, [r2, #-4]
 800a38e:	ee36 7a07 	vadd.f32	s14, s12, s14
 800a392:	ee78 aa25 	vadd.f32	s21, s16, s11
 800a396:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a39a:	ee70 3a67 	vsub.f32	s7, s0, s15
 800a39e:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800a3a2:	ed94 7a02 	vldr	s14, [r4, #8]
 800a3a6:	ed9c 2a02 	vldr	s4, [ip, #8]
 800a3aa:	ed91 ba02 	vldr	s22, [r1, #8]
 800a3ae:	edd3 9a02 	vldr	s19, [r3, #8]
 800a3b2:	edd4 2a01 	vldr	s5, [r4, #4]
 800a3b6:	ed9c 9a01 	vldr	s18, [ip, #4]
 800a3ba:	ed93 5a01 	vldr	s10, [r3, #4]
 800a3be:	edd1 0a01 	vldr	s1, [r1, #4]
 800a3c2:	ee72 6a07 	vadd.f32	s13, s4, s14
 800a3c6:	ee32 2a47 	vsub.f32	s4, s4, s14
 800a3ca:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800a3ce:	ee79 4a22 	vadd.f32	s9, s18, s5
 800a3d2:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800a3d6:	ee79 2a62 	vsub.f32	s5, s18, s5
 800a3da:	ed8c 7a02 	vstr	s14, [ip, #8]
 800a3de:	ed91 7a01 	vldr	s14, [r1, #4]
 800a3e2:	edd3 8a01 	vldr	s17, [r3, #4]
 800a3e6:	ee34 7a87 	vadd.f32	s14, s9, s14
 800a3ea:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800a3ee:	ee37 7a28 	vadd.f32	s14, s14, s17
 800a3f2:	ee32 9a60 	vsub.f32	s18, s4, s1
 800a3f6:	ed8c 7a01 	vstr	s14, [ip, #4]
 800a3fa:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800a3fe:	ed1a aa02 	vldr	s20, [sl, #-8]
 800a402:	ee73 8a22 	vadd.f32	s17, s6, s5
 800a406:	ee39 9a05 	vadd.f32	s18, s18, s10
 800a40a:	ee7a aac1 	vsub.f32	s21, s21, s2
 800a40e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800a412:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800a416:	ee69 ba07 	vmul.f32	s23, s18, s14
 800a41a:	ee6a aa87 	vmul.f32	s21, s21, s14
 800a41e:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800a422:	ee63 ca87 	vmul.f32	s25, s7, s14
 800a426:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800a42a:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800a42e:	ee68 8a87 	vmul.f32	s17, s17, s14
 800a432:	ee73 3aea 	vsub.f32	s7, s7, s21
 800a436:	ee78 8a89 	vadd.f32	s17, s17, s18
 800a43a:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800a43e:	ee3b aaca 	vsub.f32	s20, s23, s20
 800a442:	ee34 4a67 	vsub.f32	s8, s8, s15
 800a446:	ee76 6acb 	vsub.f32	s13, s13, s22
 800a44a:	ee36 6a48 	vsub.f32	s12, s12, s16
 800a44e:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800a452:	ed00 7a02 	vstr	s14, [r0, #-8]
 800a456:	ed40 3a01 	vstr	s7, [r0, #-4]
 800a45a:	edc1 8a01 	vstr	s17, [r1, #4]
 800a45e:	ed81 aa02 	vstr	s20, [r1, #8]
 800a462:	ed59 3a04 	vldr	s7, [r9, #-16]
 800a466:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800a46a:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800a46e:	ed59 6a03 	vldr	s13, [r9, #-12]
 800a472:	ee34 4a61 	vsub.f32	s8, s8, s3
 800a476:	ee36 6a41 	vsub.f32	s12, s12, s2
 800a47a:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800a47e:	ee66 9a26 	vmul.f32	s19, s12, s13
 800a482:	ee24 9a23 	vmul.f32	s18, s8, s7
 800a486:	ee26 6a23 	vmul.f32	s12, s12, s7
 800a48a:	ee24 4a26 	vmul.f32	s8, s8, s13
 800a48e:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a492:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800a496:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800a49a:	ee36 6a44 	vsub.f32	s12, s12, s8
 800a49e:	ee37 7a64 	vsub.f32	s14, s14, s9
 800a4a2:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800a4a6:	ee79 3a29 	vadd.f32	s7, s18, s19
 800a4aa:	ee75 6a60 	vsub.f32	s13, s10, s1
 800a4ae:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800a4b2:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a4b6:	ed45 3a02 	vstr	s7, [r5, #-8]
 800a4ba:	ed05 6a01 	vstr	s12, [r5, #-4]
 800a4be:	ed84 7a01 	vstr	s14, [r4, #4]
 800a4c2:	ed84 4a02 	vstr	s8, [r4, #8]
 800a4c6:	ee35 6a81 	vadd.f32	s12, s11, s2
 800a4ca:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800a4ce:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 800a4d2:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 800a4d6:	ee33 3a62 	vsub.f32	s6, s6, s5
 800a4da:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800a4de:	ee67 2a26 	vmul.f32	s5, s14, s13
 800a4e2:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800a4e6:	ee26 5a25 	vmul.f32	s10, s12, s11
 800a4ea:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a4ee:	ee26 6a26 	vmul.f32	s12, s12, s13
 800a4f2:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a4f6:	ee63 6a26 	vmul.f32	s13, s6, s13
 800a4fa:	ee23 3a25 	vmul.f32	s6, s6, s11
 800a4fe:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800a502:	ee75 5a24 	vadd.f32	s11, s10, s9
 800a506:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800a50a:	ee36 7a87 	vadd.f32	s14, s13, s14
 800a50e:	f1bb 0b01 	subs.w	fp, fp, #1
 800a512:	ed42 5a02 	vstr	s11, [r2, #-8]
 800a516:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a51a:	f10e 0e08 	add.w	lr, lr, #8
 800a51e:	ed83 3a02 	vstr	s6, [r3, #8]
 800a522:	ed83 7a01 	vstr	s14, [r3, #4]
 800a526:	f1ac 0c08 	sub.w	ip, ip, #8
 800a52a:	f10a 0a08 	add.w	sl, sl, #8
 800a52e:	f100 0008 	add.w	r0, r0, #8
 800a532:	f1a1 0108 	sub.w	r1, r1, #8
 800a536:	f109 0910 	add.w	r9, r9, #16
 800a53a:	f105 0508 	add.w	r5, r5, #8
 800a53e:	f1a4 0408 	sub.w	r4, r4, #8
 800a542:	f108 0818 	add.w	r8, r8, #24
 800a546:	f102 0208 	add.w	r2, r2, #8
 800a54a:	f1a3 0308 	sub.w	r3, r3, #8
 800a54e:	f47f aefc 	bne.w	800a34a <arm_cfft_radix8by4_f32+0x12e>
 800a552:	9907      	ldr	r1, [sp, #28]
 800a554:	9800      	ldr	r0, [sp, #0]
 800a556:	00cb      	lsls	r3, r1, #3
 800a558:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800a55c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800a560:	9100      	str	r1, [sp, #0]
 800a562:	9904      	ldr	r1, [sp, #16]
 800a564:	4419      	add	r1, r3
 800a566:	9104      	str	r1, [sp, #16]
 800a568:	9903      	ldr	r1, [sp, #12]
 800a56a:	4419      	add	r1, r3
 800a56c:	9103      	str	r1, [sp, #12]
 800a56e:	9906      	ldr	r1, [sp, #24]
 800a570:	4419      	add	r1, r3
 800a572:	9106      	str	r1, [sp, #24]
 800a574:	9905      	ldr	r1, [sp, #20]
 800a576:	441f      	add	r7, r3
 800a578:	4419      	add	r1, r3
 800a57a:	9b02      	ldr	r3, [sp, #8]
 800a57c:	9105      	str	r1, [sp, #20]
 800a57e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a582:	9302      	str	r3, [sp, #8]
 800a584:	9904      	ldr	r1, [sp, #16]
 800a586:	9805      	ldr	r0, [sp, #20]
 800a588:	ed91 4a00 	vldr	s8, [r1]
 800a58c:	edd0 6a00 	vldr	s13, [r0]
 800a590:	9b06      	ldr	r3, [sp, #24]
 800a592:	ed97 3a00 	vldr	s6, [r7]
 800a596:	edd3 7a00 	vldr	s15, [r3]
 800a59a:	edd0 4a01 	vldr	s9, [r0, #4]
 800a59e:	edd1 3a01 	vldr	s7, [r1, #4]
 800a5a2:	ed97 2a01 	vldr	s4, [r7, #4]
 800a5a6:	ed93 7a01 	vldr	s14, [r3, #4]
 800a5aa:	9a03      	ldr	r2, [sp, #12]
 800a5ac:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 800a5b0:	ee34 6a26 	vadd.f32	s12, s8, s13
 800a5b4:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800a5b8:	ee37 5a86 	vadd.f32	s10, s15, s12
 800a5bc:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800a5c0:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a5c4:	ee74 6a66 	vsub.f32	s13, s8, s13
 800a5c8:	ed81 5a00 	vstr	s10, [r1]
 800a5cc:	ed93 5a01 	vldr	s10, [r3, #4]
 800a5d0:	edd7 4a01 	vldr	s9, [r7, #4]
 800a5d4:	ee35 5a85 	vadd.f32	s10, s11, s10
 800a5d8:	ee37 4a26 	vadd.f32	s8, s14, s13
 800a5dc:	ee35 5a24 	vadd.f32	s10, s10, s9
 800a5e0:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800a5e4:	ed81 5a01 	vstr	s10, [r1, #4]
 800a5e8:	edd2 1a00 	vldr	s3, [r2]
 800a5ec:	edd2 2a01 	vldr	s5, [r2, #4]
 800a5f0:	ee34 5a83 	vadd.f32	s10, s9, s6
 800a5f4:	ee34 4a42 	vsub.f32	s8, s8, s4
 800a5f8:	ee36 6a67 	vsub.f32	s12, s12, s15
 800a5fc:	ee64 4a21 	vmul.f32	s9, s8, s3
 800a600:	ee24 4a22 	vmul.f32	s8, s8, s5
 800a604:	ee65 2a22 	vmul.f32	s5, s10, s5
 800a608:	ee25 5a21 	vmul.f32	s10, s10, s3
 800a60c:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800a610:	ee35 5a44 	vsub.f32	s10, s10, s8
 800a614:	edc3 2a00 	vstr	s5, [r3]
 800a618:	ed83 5a01 	vstr	s10, [r3, #4]
 800a61c:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800a620:	9b00      	ldr	r3, [sp, #0]
 800a622:	ee36 6a43 	vsub.f32	s12, s12, s6
 800a626:	ed93 4a01 	vldr	s8, [r3, #4]
 800a62a:	ed93 5a00 	vldr	s10, [r3]
 800a62e:	9b02      	ldr	r3, [sp, #8]
 800a630:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800a634:	ee66 4a05 	vmul.f32	s9, s12, s10
 800a638:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a63c:	ee26 6a04 	vmul.f32	s12, s12, s8
 800a640:	ee65 5a84 	vmul.f32	s11, s11, s8
 800a644:	ee35 6a46 	vsub.f32	s12, s10, s12
 800a648:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800a64c:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800a650:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a654:	ed80 6a01 	vstr	s12, [r0, #4]
 800a658:	edc0 5a00 	vstr	s11, [r0]
 800a65c:	edd3 5a01 	vldr	s11, [r3, #4]
 800a660:	edd3 6a00 	vldr	s13, [r3]
 800a664:	ee37 7a02 	vadd.f32	s14, s14, s4
 800a668:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800a66c:	ee27 6a26 	vmul.f32	s12, s14, s13
 800a670:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800a674:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a678:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a67c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a680:	ee76 7a27 	vadd.f32	s15, s12, s15
 800a684:	ed87 7a01 	vstr	s14, [r7, #4]
 800a688:	edc7 7a00 	vstr	s15, [r7]
 800a68c:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 800a690:	4621      	mov	r1, r4
 800a692:	686a      	ldr	r2, [r5, #4]
 800a694:	2304      	movs	r3, #4
 800a696:	f000 f93f 	bl	800a918 <arm_radix8_butterfly_f32>
 800a69a:	4630      	mov	r0, r6
 800a69c:	4621      	mov	r1, r4
 800a69e:	686a      	ldr	r2, [r5, #4]
 800a6a0:	2304      	movs	r3, #4
 800a6a2:	f000 f939 	bl	800a918 <arm_radix8_butterfly_f32>
 800a6a6:	9808      	ldr	r0, [sp, #32]
 800a6a8:	686a      	ldr	r2, [r5, #4]
 800a6aa:	4621      	mov	r1, r4
 800a6ac:	2304      	movs	r3, #4
 800a6ae:	f000 f933 	bl	800a918 <arm_radix8_butterfly_f32>
 800a6b2:	686a      	ldr	r2, [r5, #4]
 800a6b4:	9801      	ldr	r0, [sp, #4]
 800a6b6:	4621      	mov	r1, r4
 800a6b8:	2304      	movs	r3, #4
 800a6ba:	b00d      	add	sp, #52	@ 0x34
 800a6bc:	ecbd 8b0a 	vpop	{d8-d12}
 800a6c0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6c4:	f000 b928 	b.w	800a918 <arm_radix8_butterfly_f32>

0800a6c8 <arm_cfft_f32>:
 800a6c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6cc:	2a01      	cmp	r2, #1
 800a6ce:	4606      	mov	r6, r0
 800a6d0:	4617      	mov	r7, r2
 800a6d2:	460c      	mov	r4, r1
 800a6d4:	4698      	mov	r8, r3
 800a6d6:	8805      	ldrh	r5, [r0, #0]
 800a6d8:	d056      	beq.n	800a788 <arm_cfft_f32+0xc0>
 800a6da:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800a6de:	d063      	beq.n	800a7a8 <arm_cfft_f32+0xe0>
 800a6e0:	d916      	bls.n	800a710 <arm_cfft_f32+0x48>
 800a6e2:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800a6e6:	d01a      	beq.n	800a71e <arm_cfft_f32+0x56>
 800a6e8:	d947      	bls.n	800a77a <arm_cfft_f32+0xb2>
 800a6ea:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800a6ee:	d05b      	beq.n	800a7a8 <arm_cfft_f32+0xe0>
 800a6f0:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800a6f4:	d105      	bne.n	800a702 <arm_cfft_f32+0x3a>
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	6872      	ldr	r2, [r6, #4]
 800a6fa:	4629      	mov	r1, r5
 800a6fc:	4620      	mov	r0, r4
 800a6fe:	f000 f90b 	bl	800a918 <arm_radix8_butterfly_f32>
 800a702:	f1b8 0f00 	cmp.w	r8, #0
 800a706:	d111      	bne.n	800a72c <arm_cfft_f32+0x64>
 800a708:	2f01      	cmp	r7, #1
 800a70a:	d016      	beq.n	800a73a <arm_cfft_f32+0x72>
 800a70c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a710:	2d20      	cmp	r5, #32
 800a712:	d049      	beq.n	800a7a8 <arm_cfft_f32+0xe0>
 800a714:	d935      	bls.n	800a782 <arm_cfft_f32+0xba>
 800a716:	2d40      	cmp	r5, #64	@ 0x40
 800a718:	d0ed      	beq.n	800a6f6 <arm_cfft_f32+0x2e>
 800a71a:	2d80      	cmp	r5, #128	@ 0x80
 800a71c:	d1f1      	bne.n	800a702 <arm_cfft_f32+0x3a>
 800a71e:	4621      	mov	r1, r4
 800a720:	4630      	mov	r0, r6
 800a722:	f7ff fcab 	bl	800a07c <arm_cfft_radix8by2_f32>
 800a726:	f1b8 0f00 	cmp.w	r8, #0
 800a72a:	d0ed      	beq.n	800a708 <arm_cfft_f32+0x40>
 800a72c:	68b2      	ldr	r2, [r6, #8]
 800a72e:	89b1      	ldrh	r1, [r6, #12]
 800a730:	4620      	mov	r0, r4
 800a732:	f000 f841 	bl	800a7b8 <arm_bitreversal_32>
 800a736:	2f01      	cmp	r7, #1
 800a738:	d1e8      	bne.n	800a70c <arm_cfft_f32+0x44>
 800a73a:	ee07 5a90 	vmov	s15, r5
 800a73e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a742:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a746:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a74a:	2d00      	cmp	r5, #0
 800a74c:	d0de      	beq.n	800a70c <arm_cfft_f32+0x44>
 800a74e:	f104 0108 	add.w	r1, r4, #8
 800a752:	2300      	movs	r3, #0
 800a754:	3301      	adds	r3, #1
 800a756:	429d      	cmp	r5, r3
 800a758:	f101 0108 	add.w	r1, r1, #8
 800a75c:	ed11 7a04 	vldr	s14, [r1, #-16]
 800a760:	ed51 7a03 	vldr	s15, [r1, #-12]
 800a764:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a768:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800a76c:	ed01 7a04 	vstr	s14, [r1, #-16]
 800a770:	ed41 7a03 	vstr	s15, [r1, #-12]
 800a774:	d1ee      	bne.n	800a754 <arm_cfft_f32+0x8c>
 800a776:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a77a:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800a77e:	d0ba      	beq.n	800a6f6 <arm_cfft_f32+0x2e>
 800a780:	e7bf      	b.n	800a702 <arm_cfft_f32+0x3a>
 800a782:	2d10      	cmp	r5, #16
 800a784:	d0cb      	beq.n	800a71e <arm_cfft_f32+0x56>
 800a786:	e7bc      	b.n	800a702 <arm_cfft_f32+0x3a>
 800a788:	b19d      	cbz	r5, 800a7b2 <arm_cfft_f32+0xea>
 800a78a:	f101 030c 	add.w	r3, r1, #12
 800a78e:	2200      	movs	r2, #0
 800a790:	ed53 7a02 	vldr	s15, [r3, #-8]
 800a794:	3201      	adds	r2, #1
 800a796:	eef1 7a67 	vneg.f32	s15, s15
 800a79a:	4295      	cmp	r5, r2
 800a79c:	ed43 7a02 	vstr	s15, [r3, #-8]
 800a7a0:	f103 0308 	add.w	r3, r3, #8
 800a7a4:	d1f4      	bne.n	800a790 <arm_cfft_f32+0xc8>
 800a7a6:	e798      	b.n	800a6da <arm_cfft_f32+0x12>
 800a7a8:	4621      	mov	r1, r4
 800a7aa:	4630      	mov	r0, r6
 800a7ac:	f7ff fd36 	bl	800a21c <arm_cfft_radix8by4_f32>
 800a7b0:	e7a7      	b.n	800a702 <arm_cfft_f32+0x3a>
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d0aa      	beq.n	800a70c <arm_cfft_f32+0x44>
 800a7b6:	e7b9      	b.n	800a72c <arm_cfft_f32+0x64>

0800a7b8 <arm_bitreversal_32>:
 800a7b8:	b1e9      	cbz	r1, 800a7f6 <arm_bitreversal_32+0x3e>
 800a7ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7bc:	2500      	movs	r5, #0
 800a7be:	f102 0e02 	add.w	lr, r2, #2
 800a7c2:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800a7c6:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800a7ca:	08a4      	lsrs	r4, r4, #2
 800a7cc:	089b      	lsrs	r3, r3, #2
 800a7ce:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800a7d2:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800a7d6:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800a7da:	00a6      	lsls	r6, r4, #2
 800a7dc:	009b      	lsls	r3, r3, #2
 800a7de:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800a7e2:	3304      	adds	r3, #4
 800a7e4:	1d34      	adds	r4, r6, #4
 800a7e6:	3502      	adds	r5, #2
 800a7e8:	58c6      	ldr	r6, [r0, r3]
 800a7ea:	5907      	ldr	r7, [r0, r4]
 800a7ec:	50c7      	str	r7, [r0, r3]
 800a7ee:	428d      	cmp	r5, r1
 800a7f0:	5106      	str	r6, [r0, r4]
 800a7f2:	d3e6      	bcc.n	800a7c2 <arm_bitreversal_32+0xa>
 800a7f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7f6:	4770      	bx	lr

0800a7f8 <arm_sin_f32>:
 800a7f8:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800a878 <arm_sin_f32+0x80>
 800a7fc:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a800:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a808:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a80c:	d504      	bpl.n	800a818 <arm_sin_f32+0x20>
 800a80e:	ee17 3a90 	vmov	r3, s15
 800a812:	3b01      	subs	r3, #1
 800a814:	ee07 3a90 	vmov	s15, r3
 800a818:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a81c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800a87c <arm_sin_f32+0x84>
 800a820:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a824:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a828:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800a82c:	ee17 3a90 	vmov	r3, s15
 800a830:	b29b      	uxth	r3, r3
 800a832:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a836:	d21a      	bcs.n	800a86e <arm_sin_f32+0x76>
 800a838:	ee07 3a90 	vmov	s15, r3
 800a83c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a840:	1c59      	adds	r1, r3, #1
 800a842:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a846:	4a0e      	ldr	r2, [pc, #56]	@ (800a880 <arm_sin_f32+0x88>)
 800a848:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800a84c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a850:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800a854:	ed93 7a00 	vldr	s14, [r3]
 800a858:	edd2 6a00 	vldr	s13, [r2]
 800a85c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a860:	ee20 0a26 	vmul.f32	s0, s0, s13
 800a864:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a868:	ee37 0a80 	vadd.f32	s0, s15, s0
 800a86c:	4770      	bx	lr
 800a86e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a872:	2101      	movs	r1, #1
 800a874:	2300      	movs	r3, #0
 800a876:	e7e6      	b.n	800a846 <arm_sin_f32+0x4e>
 800a878:	3e22f983 	.word	0x3e22f983
 800a87c:	44000000 	.word	0x44000000
 800a880:	08011e88 	.word	0x08011e88

0800a884 <arm_cos_f32>:
 800a884:	eddf 7a21 	vldr	s15, [pc, #132]	@ 800a90c <arm_cos_f32+0x88>
 800a888:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a88c:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800a890:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a894:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a89c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a8a0:	d504      	bpl.n	800a8ac <arm_cos_f32+0x28>
 800a8a2:	ee17 3a90 	vmov	r3, s15
 800a8a6:	3b01      	subs	r3, #1
 800a8a8:	ee07 3a90 	vmov	s15, r3
 800a8ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a8b0:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800a910 <arm_cos_f32+0x8c>
 800a8b4:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a8b8:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a8bc:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800a8c0:	ee17 3a90 	vmov	r3, s15
 800a8c4:	b29b      	uxth	r3, r3
 800a8c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a8ca:	d21a      	bcs.n	800a902 <arm_cos_f32+0x7e>
 800a8cc:	ee07 3a90 	vmov	s15, r3
 800a8d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8d4:	1c59      	adds	r1, r3, #1
 800a8d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a8da:	4a0e      	ldr	r2, [pc, #56]	@ (800a914 <arm_cos_f32+0x90>)
 800a8dc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800a8e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a8e4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800a8e8:	ed93 7a00 	vldr	s14, [r3]
 800a8ec:	edd2 6a00 	vldr	s13, [r2]
 800a8f0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a8f4:	ee20 0a26 	vmul.f32	s0, s0, s13
 800a8f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a8fc:	ee37 0a80 	vadd.f32	s0, s15, s0
 800a900:	4770      	bx	lr
 800a902:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a906:	2101      	movs	r1, #1
 800a908:	2300      	movs	r3, #0
 800a90a:	e7e6      	b.n	800a8da <arm_cos_f32+0x56>
 800a90c:	3e22f983 	.word	0x3e22f983
 800a910:	44000000 	.word	0x44000000
 800a914:	08011e88 	.word	0x08011e88

0800a918 <arm_radix8_butterfly_f32>:
 800a918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a91c:	ed2d 8b10 	vpush	{d8-d15}
 800a920:	b095      	sub	sp, #84	@ 0x54
 800a922:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 800a926:	4603      	mov	r3, r0
 800a928:	3304      	adds	r3, #4
 800a92a:	ed9f bab9 	vldr	s22, [pc, #740]	@ 800ac10 <arm_radix8_butterfly_f32+0x2f8>
 800a92e:	9012      	str	r0, [sp, #72]	@ 0x48
 800a930:	468b      	mov	fp, r1
 800a932:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a934:	4689      	mov	r9, r1
 800a936:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800a93a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a93c:	960f      	str	r6, [sp, #60]	@ 0x3c
 800a93e:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800a942:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800a946:	eb03 0508 	add.w	r5, r3, r8
 800a94a:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800a94e:	eb05 040e 	add.w	r4, r5, lr
 800a952:	0137      	lsls	r7, r6, #4
 800a954:	eba6 030a 	sub.w	r3, r6, sl
 800a958:	eb04 000e 	add.w	r0, r4, lr
 800a95c:	44b2      	add	sl, r6
 800a95e:	1d3a      	adds	r2, r7, #4
 800a960:	9702      	str	r7, [sp, #8]
 800a962:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800a966:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800a96a:	ebae 0c06 	sub.w	ip, lr, r6
 800a96e:	9703      	str	r7, [sp, #12]
 800a970:	eb03 0708 	add.w	r7, r3, r8
 800a974:	9701      	str	r7, [sp, #4]
 800a976:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800a97a:	9706      	str	r7, [sp, #24]
 800a97c:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800a97e:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800a982:	f10e 0104 	add.w	r1, lr, #4
 800a986:	4439      	add	r1, r7
 800a988:	443a      	add	r2, r7
 800a98a:	0137      	lsls	r7, r6, #4
 800a98c:	00f6      	lsls	r6, r6, #3
 800a98e:	9704      	str	r7, [sp, #16]
 800a990:	9605      	str	r6, [sp, #20]
 800a992:	9f01      	ldr	r7, [sp, #4]
 800a994:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a996:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800a99a:	f04f 0c00 	mov.w	ip, #0
 800a99e:	edd4 6a00 	vldr	s13, [r4]
 800a9a2:	edd7 1a00 	vldr	s3, [r7]
 800a9a6:	ed16 aa01 	vldr	s20, [r6, #-4]
 800a9aa:	edd5 5a00 	vldr	s11, [r5]
 800a9ae:	ed52 9a01 	vldr	s19, [r2, #-4]
 800a9b2:	ed90 6a00 	vldr	s12, [r0]
 800a9b6:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a9ba:	ed93 3a00 	vldr	s6, [r3]
 800a9be:	ee39 0a86 	vadd.f32	s0, s19, s12
 800a9c2:	ee33 2a21 	vadd.f32	s4, s6, s3
 800a9c6:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800a9ca:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800a9ce:	ee35 7a02 	vadd.f32	s14, s10, s4
 800a9d2:	ee34 4a80 	vadd.f32	s8, s9, s0
 800a9d6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a9da:	ee74 6a07 	vadd.f32	s13, s8, s14
 800a9de:	ee34 4a47 	vsub.f32	s8, s8, s14
 800a9e2:	ed46 6a01 	vstr	s13, [r6, #-4]
 800a9e6:	ed85 4a00 	vstr	s8, [r5]
 800a9ea:	edd1 6a00 	vldr	s13, [r1]
 800a9ee:	ed94 9a01 	vldr	s18, [r4, #4]
 800a9f2:	edd3 2a01 	vldr	s5, [r3, #4]
 800a9f6:	edd7 8a01 	vldr	s17, [r7, #4]
 800a9fa:	edd6 0a00 	vldr	s1, [r6]
 800a9fe:	edd5 3a01 	vldr	s7, [r5, #4]
 800aa02:	ed90 8a01 	vldr	s16, [r0, #4]
 800aa06:	ed92 7a00 	vldr	s14, [r2]
 800aa0a:	ee33 3a61 	vsub.f32	s6, s6, s3
 800aa0e:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800aa12:	ee72 aae8 	vsub.f32	s21, s5, s17
 800aa16:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800aa1a:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800aa1e:	ee77 7a83 	vadd.f32	s15, s15, s6
 800aa22:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800aa26:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800aa2a:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800aa2e:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800aa32:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800aa36:	ee77 0a08 	vadd.f32	s1, s14, s16
 800aa3a:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800aa3e:	ee37 7a48 	vsub.f32	s14, s14, s16
 800aa42:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800aa46:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800aa4a:	ee76 6a89 	vadd.f32	s13, s13, s18
 800aa4e:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800aa52:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800aa56:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800aa5a:	ee35 5a42 	vsub.f32	s10, s10, s4
 800aa5e:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800aa62:	ee33 2a20 	vadd.f32	s4, s6, s1
 800aa66:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800aa6a:	ee33 3a60 	vsub.f32	s6, s6, s1
 800aa6e:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800aa72:	ee77 0a01 	vadd.f32	s1, s14, s2
 800aa76:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800aa7a:	ee37 7a41 	vsub.f32	s14, s14, s2
 800aa7e:	ee73 1a84 	vadd.f32	s3, s7, s8
 800aa82:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800aa86:	ee76 3a27 	vadd.f32	s7, s12, s15
 800aa8a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800aa8e:	ee32 8a00 	vadd.f32	s16, s4, s0
 800aa92:	ee33 1a45 	vsub.f32	s2, s6, s10
 800aa96:	ee32 2a40 	vsub.f32	s4, s4, s0
 800aa9a:	ee35 5a03 	vadd.f32	s10, s10, s6
 800aa9e:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800aaa2:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800aaa6:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800aaaa:	ee34 6a67 	vsub.f32	s12, s8, s15
 800aaae:	ee75 4a87 	vadd.f32	s9, s11, s14
 800aab2:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800aab6:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800aaba:	ee77 7a84 	vadd.f32	s15, s15, s8
 800aabe:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800aac2:	44dc      	add	ip, fp
 800aac4:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800aac8:	45e1      	cmp	r9, ip
 800aaca:	ed86 8a00 	vstr	s16, [r6]
 800aace:	ed85 2a01 	vstr	s4, [r5, #4]
 800aad2:	4456      	add	r6, sl
 800aad4:	ed02 0a01 	vstr	s0, [r2, #-4]
 800aad8:	4455      	add	r5, sl
 800aada:	edc0 6a00 	vstr	s13, [r0]
 800aade:	ed82 1a00 	vstr	s2, [r2]
 800aae2:	ed80 5a01 	vstr	s10, [r0, #4]
 800aae6:	4452      	add	r2, sl
 800aae8:	ed01 3a01 	vstr	s6, [r1, #-4]
 800aaec:	4450      	add	r0, sl
 800aaee:	edc7 2a00 	vstr	s5, [r7]
 800aaf2:	edc4 4a00 	vstr	s9, [r4]
 800aaf6:	ed83 7a00 	vstr	s14, [r3]
 800aafa:	edc1 5a00 	vstr	s11, [r1]
 800aafe:	edc7 3a01 	vstr	s7, [r7, #4]
 800ab02:	4451      	add	r1, sl
 800ab04:	ed84 6a01 	vstr	s12, [r4, #4]
 800ab08:	4457      	add	r7, sl
 800ab0a:	edc3 7a01 	vstr	s15, [r3, #4]
 800ab0e:	4454      	add	r4, sl
 800ab10:	4453      	add	r3, sl
 800ab12:	f63f af44 	bhi.w	800a99e <arm_radix8_butterfly_f32+0x86>
 800ab16:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab18:	2b07      	cmp	r3, #7
 800ab1a:	f240 81b7 	bls.w	800ae8c <arm_radix8_butterfly_f32+0x574>
 800ab1e:	9b06      	ldr	r3, [sp, #24]
 800ab20:	9903      	ldr	r1, [sp, #12]
 800ab22:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ab24:	9e05      	ldr	r6, [sp, #20]
 800ab26:	9a04      	ldr	r2, [sp, #16]
 800ab28:	f103 0c08 	add.w	ip, r3, #8
 800ab2c:	9b02      	ldr	r3, [sp, #8]
 800ab2e:	3108      	adds	r1, #8
 800ab30:	f108 0808 	add.w	r8, r8, #8
 800ab34:	1841      	adds	r1, r0, r1
 800ab36:	3608      	adds	r6, #8
 800ab38:	330c      	adds	r3, #12
 800ab3a:	4604      	mov	r4, r0
 800ab3c:	4444      	add	r4, r8
 800ab3e:	18c3      	adds	r3, r0, r3
 800ab40:	9109      	str	r1, [sp, #36]	@ 0x24
 800ab42:	1981      	adds	r1, r0, r6
 800ab44:	f10e 0e08 	add.w	lr, lr, #8
 800ab48:	3208      	adds	r2, #8
 800ab4a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ab4c:	9107      	str	r1, [sp, #28]
 800ab4e:	4604      	mov	r4, r0
 800ab50:	4601      	mov	r1, r0
 800ab52:	9304      	str	r3, [sp, #16]
 800ab54:	f100 030c 	add.w	r3, r0, #12
 800ab58:	4474      	add	r4, lr
 800ab5a:	f04f 0801 	mov.w	r8, #1
 800ab5e:	1882      	adds	r2, r0, r2
 800ab60:	4461      	add	r1, ip
 800ab62:	9305      	str	r3, [sp, #20]
 800ab64:	464b      	mov	r3, r9
 800ab66:	940a      	str	r4, [sp, #40]	@ 0x28
 800ab68:	46c1      	mov	r9, r8
 800ab6a:	9208      	str	r2, [sp, #32]
 800ab6c:	46d8      	mov	r8, fp
 800ab6e:	9106      	str	r1, [sp, #24]
 800ab70:	f04f 0e00 	mov.w	lr, #0
 800ab74:	469b      	mov	fp, r3
 800ab76:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ab78:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ab7a:	449e      	add	lr, r3
 800ab7c:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800ab80:	441a      	add	r2, r3
 800ab82:	920e      	str	r2, [sp, #56]	@ 0x38
 800ab84:	441a      	add	r2, r3
 800ab86:	18d4      	adds	r4, r2, r3
 800ab88:	18e5      	adds	r5, r4, r3
 800ab8a:	18ee      	adds	r6, r5, r3
 800ab8c:	18f7      	adds	r7, r6, r3
 800ab8e:	eb07 0c03 	add.w	ip, r7, r3
 800ab92:	920d      	str	r2, [sp, #52]	@ 0x34
 800ab94:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800ab98:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800ab9c:	910c      	str	r1, [sp, #48]	@ 0x30
 800ab9e:	4419      	add	r1, r3
 800aba0:	9103      	str	r1, [sp, #12]
 800aba2:	4419      	add	r1, r3
 800aba4:	18ca      	adds	r2, r1, r3
 800aba6:	9202      	str	r2, [sp, #8]
 800aba8:	441a      	add	r2, r3
 800abaa:	18d0      	adds	r0, r2, r3
 800abac:	ed92 ea01 	vldr	s28, [r2, #4]
 800abb0:	9a02      	ldr	r2, [sp, #8]
 800abb2:	edd4 7a00 	vldr	s15, [r4]
 800abb6:	edd2 da01 	vldr	s27, [r2, #4]
 800abba:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800abbc:	ed91 da01 	vldr	s26, [r1, #4]
 800abc0:	ed92 ca01 	vldr	s24, [r2, #4]
 800abc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800abc6:	9903      	ldr	r1, [sp, #12]
 800abc8:	edcd 7a03 	vstr	s15, [sp, #12]
 800abcc:	edd2 7a00 	vldr	s15, [r2]
 800abd0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800abd2:	edcd 7a02 	vstr	s15, [sp, #8]
 800abd6:	edd2 7a00 	vldr	s15, [r2]
 800abda:	edd0 ea01 	vldr	s29, [r0, #4]
 800abde:	edd1 ca01 	vldr	s25, [r1, #4]
 800abe2:	eddc ba00 	vldr	s23, [ip]
 800abe6:	edd7 aa00 	vldr	s21, [r7]
 800abea:	ed96 aa00 	vldr	s20, [r6]
 800abee:	edd5 9a00 	vldr	s19, [r5]
 800abf2:	edcd 7a01 	vstr	s15, [sp, #4]
 800abf6:	4403      	add	r3, r0
 800abf8:	ed93 fa01 	vldr	s30, [r3, #4]
 800abfc:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800ac00:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800ac04:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ac08:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800ac0c:	46cc      	mov	ip, r9
 800ac0e:	e001      	b.n	800ac14 <arm_radix8_butterfly_f32+0x2fc>
 800ac10:	3f3504f3 	.word	0x3f3504f3
 800ac14:	ed91 6a00 	vldr	s12, [r1]
 800ac18:	ed93 5a00 	vldr	s10, [r3]
 800ac1c:	edd0 fa00 	vldr	s31, [r0]
 800ac20:	edd4 7a00 	vldr	s15, [r4]
 800ac24:	ed95 7a00 	vldr	s14, [r5]
 800ac28:	ed56 3a01 	vldr	s7, [r6, #-4]
 800ac2c:	ed17 3a01 	vldr	s6, [r7, #-4]
 800ac30:	ed92 2a00 	vldr	s4, [r2]
 800ac34:	ed96 0a00 	vldr	s0, [r6]
 800ac38:	ee33 8a85 	vadd.f32	s16, s7, s10
 800ac3c:	ee32 1a06 	vadd.f32	s2, s4, s12
 800ac40:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800ac44:	ee77 4a87 	vadd.f32	s9, s15, s14
 800ac48:	ee78 1a04 	vadd.f32	s3, s16, s8
 800ac4c:	ee71 6a24 	vadd.f32	s13, s2, s9
 800ac50:	ee32 2a46 	vsub.f32	s4, s4, s12
 800ac54:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800ac58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ac5c:	ed06 6a01 	vstr	s12, [r6, #-4]
 800ac60:	edd4 8a01 	vldr	s17, [r4, #4]
 800ac64:	ed92 9a01 	vldr	s18, [r2, #4]
 800ac68:	edd7 0a00 	vldr	s1, [r7]
 800ac6c:	edd1 2a01 	vldr	s5, [r1, #4]
 800ac70:	ed95 7a01 	vldr	s14, [r5, #4]
 800ac74:	ed93 6a01 	vldr	s12, [r3, #4]
 800ac78:	edd0 5a01 	vldr	s11, [r0, #4]
 800ac7c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800ac80:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800ac84:	ee39 5a62 	vsub.f32	s10, s18, s5
 800ac88:	ee78 fac7 	vsub.f32	s31, s17, s14
 800ac8c:	ee38 4a44 	vsub.f32	s8, s16, s8
 800ac90:	ee38 7a87 	vadd.f32	s14, s17, s14
 800ac94:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800ac98:	ee79 2a22 	vadd.f32	s5, s18, s5
 800ac9c:	ee32 9a27 	vadd.f32	s18, s4, s15
 800aca0:	ee72 7a67 	vsub.f32	s15, s4, s15
 800aca4:	ee30 2a06 	vadd.f32	s4, s0, s12
 800aca8:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800acac:	ee71 4a64 	vsub.f32	s9, s2, s9
 800acb0:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800acb4:	ee32 1a08 	vadd.f32	s2, s4, s16
 800acb8:	ee72 fa87 	vadd.f32	s31, s5, s14
 800acbc:	ee32 2a48 	vsub.f32	s4, s4, s16
 800acc0:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800acc4:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800acc8:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800accc:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800acd0:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800acd4:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800acd8:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800acdc:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800ace0:	ee30 6a46 	vsub.f32	s12, s0, s12
 800ace4:	ee74 0a22 	vadd.f32	s1, s8, s5
 800ace8:	ee36 0a28 	vadd.f32	s0, s12, s17
 800acec:	ee74 2a62 	vsub.f32	s5, s8, s5
 800acf0:	ee36 6a68 	vsub.f32	s12, s12, s17
 800acf4:	ee32 4a64 	vsub.f32	s8, s4, s9
 800acf8:	ee73 8a09 	vadd.f32	s17, s6, s18
 800acfc:	ee74 4a82 	vadd.f32	s9, s9, s4
 800ad00:	ee33 9a49 	vsub.f32	s18, s6, s18
 800ad04:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800ad08:	ee35 3a85 	vadd.f32	s6, s11, s10
 800ad0c:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800ad10:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800ad14:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800ad18:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800ad1c:	ee30 7a68 	vsub.f32	s14, s0, s17
 800ad20:	ee35 8a03 	vadd.f32	s16, s10, s6
 800ad24:	ee38 0a80 	vadd.f32	s0, s17, s0
 800ad28:	ee73 3a82 	vadd.f32	s7, s7, s4
 800ad2c:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800ad30:	ed9d 2a01 	vldr	s4, [sp, #4]
 800ad34:	eddd 1a02 	vldr	s3, [sp, #8]
 800ad38:	ee35 5a43 	vsub.f32	s10, s10, s6
 800ad3c:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800ad40:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800ad44:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800ad48:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800ad4c:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800ad50:	ee76 5a49 	vsub.f32	s11, s12, s18
 800ad54:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800ad58:	ee39 6a06 	vadd.f32	s12, s18, s12
 800ad5c:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800ad60:	ee21 4a84 	vmul.f32	s8, s3, s8
 800ad64:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800ad68:	ee22 7a07 	vmul.f32	s14, s4, s14
 800ad6c:	ee22 2a08 	vmul.f32	s4, s4, s16
 800ad70:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800ad74:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800ad78:	ee31 1a09 	vadd.f32	s2, s2, s18
 800ad7c:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800ad80:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800ad84:	ee74 0a60 	vsub.f32	s1, s8, s1
 800ad88:	ee37 7a48 	vsub.f32	s14, s14, s16
 800ad8c:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800ad90:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800ad94:	ee72 1a21 	vadd.f32	s3, s4, s3
 800ad98:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800ad9c:	ee38 2a89 	vadd.f32	s4, s17, s18
 800ada0:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800ada4:	ee38 8a04 	vadd.f32	s16, s16, s8
 800ada8:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800adac:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800adb0:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800adb4:	eddd 5a03 	vldr	s11, [sp, #12]
 800adb8:	edc6 fa00 	vstr	s31, [r6]
 800adbc:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800adc0:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800adc4:	ee30 0a45 	vsub.f32	s0, s0, s10
 800adc8:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800adcc:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800add0:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800add4:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800add8:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800addc:	ee25 6a86 	vmul.f32	s12, s11, s12
 800ade0:	ee74 4a89 	vadd.f32	s9, s9, s18
 800ade4:	ee34 3a43 	vsub.f32	s6, s8, s6
 800ade8:	ee78 8a85 	vadd.f32	s17, s17, s10
 800adec:	ee36 6a67 	vsub.f32	s12, s12, s15
 800adf0:	44c4      	add	ip, r8
 800adf2:	45e3      	cmp	fp, ip
 800adf4:	edc3 3a00 	vstr	s7, [r3]
 800adf8:	edc3 6a01 	vstr	s13, [r3, #4]
 800adfc:	4456      	add	r6, sl
 800adfe:	ed07 1a01 	vstr	s2, [r7, #-4]
 800ae02:	edc7 0a00 	vstr	s1, [r7]
 800ae06:	4453      	add	r3, sl
 800ae08:	ed80 2a00 	vstr	s4, [r0]
 800ae0c:	edc0 2a01 	vstr	s5, [r0, #4]
 800ae10:	4457      	add	r7, sl
 800ae12:	edc2 1a00 	vstr	s3, [r2]
 800ae16:	ed82 7a01 	vstr	s14, [r2, #4]
 800ae1a:	4450      	add	r0, sl
 800ae1c:	ed85 8a00 	vstr	s16, [r5]
 800ae20:	ed85 0a01 	vstr	s0, [r5, #4]
 800ae24:	4452      	add	r2, sl
 800ae26:	edc1 4a00 	vstr	s9, [r1]
 800ae2a:	4455      	add	r5, sl
 800ae2c:	ed81 3a01 	vstr	s6, [r1, #4]
 800ae30:	edc4 8a00 	vstr	s17, [r4]
 800ae34:	ed84 6a01 	vstr	s12, [r4, #4]
 800ae38:	4451      	add	r1, sl
 800ae3a:	4454      	add	r4, sl
 800ae3c:	f63f aeea 	bhi.w	800ac14 <arm_radix8_butterfly_f32+0x2fc>
 800ae40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae42:	3308      	adds	r3, #8
 800ae44:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ae46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae48:	3308      	adds	r3, #8
 800ae4a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae4e:	3308      	adds	r3, #8
 800ae50:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae52:	9b08      	ldr	r3, [sp, #32]
 800ae54:	3308      	adds	r3, #8
 800ae56:	9308      	str	r3, [sp, #32]
 800ae58:	9b07      	ldr	r3, [sp, #28]
 800ae5a:	3308      	adds	r3, #8
 800ae5c:	9307      	str	r3, [sp, #28]
 800ae5e:	9b06      	ldr	r3, [sp, #24]
 800ae60:	3308      	adds	r3, #8
 800ae62:	9306      	str	r3, [sp, #24]
 800ae64:	9b05      	ldr	r3, [sp, #20]
 800ae66:	3308      	adds	r3, #8
 800ae68:	9305      	str	r3, [sp, #20]
 800ae6a:	9b04      	ldr	r3, [sp, #16]
 800ae6c:	3308      	adds	r3, #8
 800ae6e:	9304      	str	r3, [sp, #16]
 800ae70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae72:	f109 0901 	add.w	r9, r9, #1
 800ae76:	454b      	cmp	r3, r9
 800ae78:	f47f ae7d 	bne.w	800ab76 <arm_radix8_butterfly_f32+0x25e>
 800ae7c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ae7e:	00db      	lsls	r3, r3, #3
 800ae80:	b29b      	uxth	r3, r3
 800ae82:	46d9      	mov	r9, fp
 800ae84:	9310      	str	r3, [sp, #64]	@ 0x40
 800ae86:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 800ae8a:	e554      	b.n	800a936 <arm_radix8_butterfly_f32+0x1e>
 800ae8c:	b015      	add	sp, #84	@ 0x54
 800ae8e:	ecbd 8b10 	vpop	{d8-d15}
 800ae92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae96:	bf00      	nop

0800ae98 <srand>:
 800ae98:	b538      	push	{r3, r4, r5, lr}
 800ae9a:	4b10      	ldr	r3, [pc, #64]	@ (800aedc <srand+0x44>)
 800ae9c:	681d      	ldr	r5, [r3, #0]
 800ae9e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800aea0:	4604      	mov	r4, r0
 800aea2:	b9b3      	cbnz	r3, 800aed2 <srand+0x3a>
 800aea4:	2018      	movs	r0, #24
 800aea6:	f001 fd31 	bl	800c90c <malloc>
 800aeaa:	4602      	mov	r2, r0
 800aeac:	6328      	str	r0, [r5, #48]	@ 0x30
 800aeae:	b920      	cbnz	r0, 800aeba <srand+0x22>
 800aeb0:	4b0b      	ldr	r3, [pc, #44]	@ (800aee0 <srand+0x48>)
 800aeb2:	480c      	ldr	r0, [pc, #48]	@ (800aee4 <srand+0x4c>)
 800aeb4:	2146      	movs	r1, #70	@ 0x46
 800aeb6:	f000 fe67 	bl	800bb88 <__assert_func>
 800aeba:	490b      	ldr	r1, [pc, #44]	@ (800aee8 <srand+0x50>)
 800aebc:	4b0b      	ldr	r3, [pc, #44]	@ (800aeec <srand+0x54>)
 800aebe:	e9c0 1300 	strd	r1, r3, [r0]
 800aec2:	4b0b      	ldr	r3, [pc, #44]	@ (800aef0 <srand+0x58>)
 800aec4:	6083      	str	r3, [r0, #8]
 800aec6:	230b      	movs	r3, #11
 800aec8:	8183      	strh	r3, [r0, #12]
 800aeca:	2100      	movs	r1, #0
 800aecc:	2001      	movs	r0, #1
 800aece:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800aed2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800aed4:	2200      	movs	r2, #0
 800aed6:	611c      	str	r4, [r3, #16]
 800aed8:	615a      	str	r2, [r3, #20]
 800aeda:	bd38      	pop	{r3, r4, r5, pc}
 800aedc:	20000040 	.word	0x20000040
 800aee0:	0802218c 	.word	0x0802218c
 800aee4:	080221a3 	.word	0x080221a3
 800aee8:	abcd330e 	.word	0xabcd330e
 800aeec:	e66d1234 	.word	0xe66d1234
 800aef0:	0005deec 	.word	0x0005deec

0800aef4 <rand>:
 800aef4:	4b16      	ldr	r3, [pc, #88]	@ (800af50 <rand+0x5c>)
 800aef6:	b510      	push	{r4, lr}
 800aef8:	681c      	ldr	r4, [r3, #0]
 800aefa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800aefc:	b9b3      	cbnz	r3, 800af2c <rand+0x38>
 800aefe:	2018      	movs	r0, #24
 800af00:	f001 fd04 	bl	800c90c <malloc>
 800af04:	4602      	mov	r2, r0
 800af06:	6320      	str	r0, [r4, #48]	@ 0x30
 800af08:	b920      	cbnz	r0, 800af14 <rand+0x20>
 800af0a:	4b12      	ldr	r3, [pc, #72]	@ (800af54 <rand+0x60>)
 800af0c:	4812      	ldr	r0, [pc, #72]	@ (800af58 <rand+0x64>)
 800af0e:	2152      	movs	r1, #82	@ 0x52
 800af10:	f000 fe3a 	bl	800bb88 <__assert_func>
 800af14:	4911      	ldr	r1, [pc, #68]	@ (800af5c <rand+0x68>)
 800af16:	4b12      	ldr	r3, [pc, #72]	@ (800af60 <rand+0x6c>)
 800af18:	e9c0 1300 	strd	r1, r3, [r0]
 800af1c:	4b11      	ldr	r3, [pc, #68]	@ (800af64 <rand+0x70>)
 800af1e:	6083      	str	r3, [r0, #8]
 800af20:	230b      	movs	r3, #11
 800af22:	8183      	strh	r3, [r0, #12]
 800af24:	2100      	movs	r1, #0
 800af26:	2001      	movs	r0, #1
 800af28:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800af2c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800af2e:	480e      	ldr	r0, [pc, #56]	@ (800af68 <rand+0x74>)
 800af30:	690b      	ldr	r3, [r1, #16]
 800af32:	694c      	ldr	r4, [r1, #20]
 800af34:	4a0d      	ldr	r2, [pc, #52]	@ (800af6c <rand+0x78>)
 800af36:	4358      	muls	r0, r3
 800af38:	fb02 0004 	mla	r0, r2, r4, r0
 800af3c:	fba3 3202 	umull	r3, r2, r3, r2
 800af40:	3301      	adds	r3, #1
 800af42:	eb40 0002 	adc.w	r0, r0, r2
 800af46:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800af4a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800af4e:	bd10      	pop	{r4, pc}
 800af50:	20000040 	.word	0x20000040
 800af54:	0802218c 	.word	0x0802218c
 800af58:	080221a3 	.word	0x080221a3
 800af5c:	abcd330e 	.word	0xabcd330e
 800af60:	e66d1234 	.word	0xe66d1234
 800af64:	0005deec 	.word	0x0005deec
 800af68:	5851f42d 	.word	0x5851f42d
 800af6c:	4c957f2d 	.word	0x4c957f2d

0800af70 <__cvt>:
 800af70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af74:	ec57 6b10 	vmov	r6, r7, d0
 800af78:	2f00      	cmp	r7, #0
 800af7a:	460c      	mov	r4, r1
 800af7c:	4619      	mov	r1, r3
 800af7e:	463b      	mov	r3, r7
 800af80:	bfbb      	ittet	lt
 800af82:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800af86:	461f      	movlt	r7, r3
 800af88:	2300      	movge	r3, #0
 800af8a:	232d      	movlt	r3, #45	@ 0x2d
 800af8c:	700b      	strb	r3, [r1, #0]
 800af8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800af90:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800af94:	4691      	mov	r9, r2
 800af96:	f023 0820 	bic.w	r8, r3, #32
 800af9a:	bfbc      	itt	lt
 800af9c:	4632      	movlt	r2, r6
 800af9e:	4616      	movlt	r6, r2
 800afa0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800afa4:	d005      	beq.n	800afb2 <__cvt+0x42>
 800afa6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800afaa:	d100      	bne.n	800afae <__cvt+0x3e>
 800afac:	3401      	adds	r4, #1
 800afae:	2102      	movs	r1, #2
 800afb0:	e000      	b.n	800afb4 <__cvt+0x44>
 800afb2:	2103      	movs	r1, #3
 800afb4:	ab03      	add	r3, sp, #12
 800afb6:	9301      	str	r3, [sp, #4]
 800afb8:	ab02      	add	r3, sp, #8
 800afba:	9300      	str	r3, [sp, #0]
 800afbc:	ec47 6b10 	vmov	d0, r6, r7
 800afc0:	4653      	mov	r3, sl
 800afc2:	4622      	mov	r2, r4
 800afc4:	f000 fe88 	bl	800bcd8 <_dtoa_r>
 800afc8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800afcc:	4605      	mov	r5, r0
 800afce:	d119      	bne.n	800b004 <__cvt+0x94>
 800afd0:	f019 0f01 	tst.w	r9, #1
 800afd4:	d00e      	beq.n	800aff4 <__cvt+0x84>
 800afd6:	eb00 0904 	add.w	r9, r0, r4
 800afda:	2200      	movs	r2, #0
 800afdc:	2300      	movs	r3, #0
 800afde:	4630      	mov	r0, r6
 800afe0:	4639      	mov	r1, r7
 800afe2:	f7f5 fd99 	bl	8000b18 <__aeabi_dcmpeq>
 800afe6:	b108      	cbz	r0, 800afec <__cvt+0x7c>
 800afe8:	f8cd 900c 	str.w	r9, [sp, #12]
 800afec:	2230      	movs	r2, #48	@ 0x30
 800afee:	9b03      	ldr	r3, [sp, #12]
 800aff0:	454b      	cmp	r3, r9
 800aff2:	d31e      	bcc.n	800b032 <__cvt+0xc2>
 800aff4:	9b03      	ldr	r3, [sp, #12]
 800aff6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aff8:	1b5b      	subs	r3, r3, r5
 800affa:	4628      	mov	r0, r5
 800affc:	6013      	str	r3, [r2, #0]
 800affe:	b004      	add	sp, #16
 800b000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b004:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b008:	eb00 0904 	add.w	r9, r0, r4
 800b00c:	d1e5      	bne.n	800afda <__cvt+0x6a>
 800b00e:	7803      	ldrb	r3, [r0, #0]
 800b010:	2b30      	cmp	r3, #48	@ 0x30
 800b012:	d10a      	bne.n	800b02a <__cvt+0xba>
 800b014:	2200      	movs	r2, #0
 800b016:	2300      	movs	r3, #0
 800b018:	4630      	mov	r0, r6
 800b01a:	4639      	mov	r1, r7
 800b01c:	f7f5 fd7c 	bl	8000b18 <__aeabi_dcmpeq>
 800b020:	b918      	cbnz	r0, 800b02a <__cvt+0xba>
 800b022:	f1c4 0401 	rsb	r4, r4, #1
 800b026:	f8ca 4000 	str.w	r4, [sl]
 800b02a:	f8da 3000 	ldr.w	r3, [sl]
 800b02e:	4499      	add	r9, r3
 800b030:	e7d3      	b.n	800afda <__cvt+0x6a>
 800b032:	1c59      	adds	r1, r3, #1
 800b034:	9103      	str	r1, [sp, #12]
 800b036:	701a      	strb	r2, [r3, #0]
 800b038:	e7d9      	b.n	800afee <__cvt+0x7e>

0800b03a <__exponent>:
 800b03a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b03c:	2900      	cmp	r1, #0
 800b03e:	bfba      	itte	lt
 800b040:	4249      	neglt	r1, r1
 800b042:	232d      	movlt	r3, #45	@ 0x2d
 800b044:	232b      	movge	r3, #43	@ 0x2b
 800b046:	2909      	cmp	r1, #9
 800b048:	7002      	strb	r2, [r0, #0]
 800b04a:	7043      	strb	r3, [r0, #1]
 800b04c:	dd29      	ble.n	800b0a2 <__exponent+0x68>
 800b04e:	f10d 0307 	add.w	r3, sp, #7
 800b052:	461d      	mov	r5, r3
 800b054:	270a      	movs	r7, #10
 800b056:	461a      	mov	r2, r3
 800b058:	fbb1 f6f7 	udiv	r6, r1, r7
 800b05c:	fb07 1416 	mls	r4, r7, r6, r1
 800b060:	3430      	adds	r4, #48	@ 0x30
 800b062:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b066:	460c      	mov	r4, r1
 800b068:	2c63      	cmp	r4, #99	@ 0x63
 800b06a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b06e:	4631      	mov	r1, r6
 800b070:	dcf1      	bgt.n	800b056 <__exponent+0x1c>
 800b072:	3130      	adds	r1, #48	@ 0x30
 800b074:	1e94      	subs	r4, r2, #2
 800b076:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b07a:	1c41      	adds	r1, r0, #1
 800b07c:	4623      	mov	r3, r4
 800b07e:	42ab      	cmp	r3, r5
 800b080:	d30a      	bcc.n	800b098 <__exponent+0x5e>
 800b082:	f10d 0309 	add.w	r3, sp, #9
 800b086:	1a9b      	subs	r3, r3, r2
 800b088:	42ac      	cmp	r4, r5
 800b08a:	bf88      	it	hi
 800b08c:	2300      	movhi	r3, #0
 800b08e:	3302      	adds	r3, #2
 800b090:	4403      	add	r3, r0
 800b092:	1a18      	subs	r0, r3, r0
 800b094:	b003      	add	sp, #12
 800b096:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b098:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b09c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b0a0:	e7ed      	b.n	800b07e <__exponent+0x44>
 800b0a2:	2330      	movs	r3, #48	@ 0x30
 800b0a4:	3130      	adds	r1, #48	@ 0x30
 800b0a6:	7083      	strb	r3, [r0, #2]
 800b0a8:	70c1      	strb	r1, [r0, #3]
 800b0aa:	1d03      	adds	r3, r0, #4
 800b0ac:	e7f1      	b.n	800b092 <__exponent+0x58>
	...

0800b0b0 <_printf_float>:
 800b0b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0b4:	b08d      	sub	sp, #52	@ 0x34
 800b0b6:	460c      	mov	r4, r1
 800b0b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b0bc:	4616      	mov	r6, r2
 800b0be:	461f      	mov	r7, r3
 800b0c0:	4605      	mov	r5, r0
 800b0c2:	f000 fcdb 	bl	800ba7c <_localeconv_r>
 800b0c6:	6803      	ldr	r3, [r0, #0]
 800b0c8:	9304      	str	r3, [sp, #16]
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	f7f5 f8f8 	bl	80002c0 <strlen>
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0d4:	f8d8 3000 	ldr.w	r3, [r8]
 800b0d8:	9005      	str	r0, [sp, #20]
 800b0da:	3307      	adds	r3, #7
 800b0dc:	f023 0307 	bic.w	r3, r3, #7
 800b0e0:	f103 0208 	add.w	r2, r3, #8
 800b0e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b0e8:	f8d4 b000 	ldr.w	fp, [r4]
 800b0ec:	f8c8 2000 	str.w	r2, [r8]
 800b0f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b0f4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b0f8:	9307      	str	r3, [sp, #28]
 800b0fa:	f8cd 8018 	str.w	r8, [sp, #24]
 800b0fe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b102:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b106:	4b9c      	ldr	r3, [pc, #624]	@ (800b378 <_printf_float+0x2c8>)
 800b108:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b10c:	f7f5 fd36 	bl	8000b7c <__aeabi_dcmpun>
 800b110:	bb70      	cbnz	r0, 800b170 <_printf_float+0xc0>
 800b112:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b116:	4b98      	ldr	r3, [pc, #608]	@ (800b378 <_printf_float+0x2c8>)
 800b118:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b11c:	f7f5 fd10 	bl	8000b40 <__aeabi_dcmple>
 800b120:	bb30      	cbnz	r0, 800b170 <_printf_float+0xc0>
 800b122:	2200      	movs	r2, #0
 800b124:	2300      	movs	r3, #0
 800b126:	4640      	mov	r0, r8
 800b128:	4649      	mov	r1, r9
 800b12a:	f7f5 fcff 	bl	8000b2c <__aeabi_dcmplt>
 800b12e:	b110      	cbz	r0, 800b136 <_printf_float+0x86>
 800b130:	232d      	movs	r3, #45	@ 0x2d
 800b132:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b136:	4a91      	ldr	r2, [pc, #580]	@ (800b37c <_printf_float+0x2cc>)
 800b138:	4b91      	ldr	r3, [pc, #580]	@ (800b380 <_printf_float+0x2d0>)
 800b13a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b13e:	bf8c      	ite	hi
 800b140:	4690      	movhi	r8, r2
 800b142:	4698      	movls	r8, r3
 800b144:	2303      	movs	r3, #3
 800b146:	6123      	str	r3, [r4, #16]
 800b148:	f02b 0304 	bic.w	r3, fp, #4
 800b14c:	6023      	str	r3, [r4, #0]
 800b14e:	f04f 0900 	mov.w	r9, #0
 800b152:	9700      	str	r7, [sp, #0]
 800b154:	4633      	mov	r3, r6
 800b156:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b158:	4621      	mov	r1, r4
 800b15a:	4628      	mov	r0, r5
 800b15c:	f000 f9d2 	bl	800b504 <_printf_common>
 800b160:	3001      	adds	r0, #1
 800b162:	f040 808d 	bne.w	800b280 <_printf_float+0x1d0>
 800b166:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b16a:	b00d      	add	sp, #52	@ 0x34
 800b16c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b170:	4642      	mov	r2, r8
 800b172:	464b      	mov	r3, r9
 800b174:	4640      	mov	r0, r8
 800b176:	4649      	mov	r1, r9
 800b178:	f7f5 fd00 	bl	8000b7c <__aeabi_dcmpun>
 800b17c:	b140      	cbz	r0, 800b190 <_printf_float+0xe0>
 800b17e:	464b      	mov	r3, r9
 800b180:	2b00      	cmp	r3, #0
 800b182:	bfbc      	itt	lt
 800b184:	232d      	movlt	r3, #45	@ 0x2d
 800b186:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b18a:	4a7e      	ldr	r2, [pc, #504]	@ (800b384 <_printf_float+0x2d4>)
 800b18c:	4b7e      	ldr	r3, [pc, #504]	@ (800b388 <_printf_float+0x2d8>)
 800b18e:	e7d4      	b.n	800b13a <_printf_float+0x8a>
 800b190:	6863      	ldr	r3, [r4, #4]
 800b192:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b196:	9206      	str	r2, [sp, #24]
 800b198:	1c5a      	adds	r2, r3, #1
 800b19a:	d13b      	bne.n	800b214 <_printf_float+0x164>
 800b19c:	2306      	movs	r3, #6
 800b19e:	6063      	str	r3, [r4, #4]
 800b1a0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	6022      	str	r2, [r4, #0]
 800b1a8:	9303      	str	r3, [sp, #12]
 800b1aa:	ab0a      	add	r3, sp, #40	@ 0x28
 800b1ac:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b1b0:	ab09      	add	r3, sp, #36	@ 0x24
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	6861      	ldr	r1, [r4, #4]
 800b1b6:	ec49 8b10 	vmov	d0, r8, r9
 800b1ba:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b1be:	4628      	mov	r0, r5
 800b1c0:	f7ff fed6 	bl	800af70 <__cvt>
 800b1c4:	9b06      	ldr	r3, [sp, #24]
 800b1c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b1c8:	2b47      	cmp	r3, #71	@ 0x47
 800b1ca:	4680      	mov	r8, r0
 800b1cc:	d129      	bne.n	800b222 <_printf_float+0x172>
 800b1ce:	1cc8      	adds	r0, r1, #3
 800b1d0:	db02      	blt.n	800b1d8 <_printf_float+0x128>
 800b1d2:	6863      	ldr	r3, [r4, #4]
 800b1d4:	4299      	cmp	r1, r3
 800b1d6:	dd41      	ble.n	800b25c <_printf_float+0x1ac>
 800b1d8:	f1aa 0a02 	sub.w	sl, sl, #2
 800b1dc:	fa5f fa8a 	uxtb.w	sl, sl
 800b1e0:	3901      	subs	r1, #1
 800b1e2:	4652      	mov	r2, sl
 800b1e4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b1e8:	9109      	str	r1, [sp, #36]	@ 0x24
 800b1ea:	f7ff ff26 	bl	800b03a <__exponent>
 800b1ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b1f0:	1813      	adds	r3, r2, r0
 800b1f2:	2a01      	cmp	r2, #1
 800b1f4:	4681      	mov	r9, r0
 800b1f6:	6123      	str	r3, [r4, #16]
 800b1f8:	dc02      	bgt.n	800b200 <_printf_float+0x150>
 800b1fa:	6822      	ldr	r2, [r4, #0]
 800b1fc:	07d2      	lsls	r2, r2, #31
 800b1fe:	d501      	bpl.n	800b204 <_printf_float+0x154>
 800b200:	3301      	adds	r3, #1
 800b202:	6123      	str	r3, [r4, #16]
 800b204:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d0a2      	beq.n	800b152 <_printf_float+0xa2>
 800b20c:	232d      	movs	r3, #45	@ 0x2d
 800b20e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b212:	e79e      	b.n	800b152 <_printf_float+0xa2>
 800b214:	9a06      	ldr	r2, [sp, #24]
 800b216:	2a47      	cmp	r2, #71	@ 0x47
 800b218:	d1c2      	bne.n	800b1a0 <_printf_float+0xf0>
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d1c0      	bne.n	800b1a0 <_printf_float+0xf0>
 800b21e:	2301      	movs	r3, #1
 800b220:	e7bd      	b.n	800b19e <_printf_float+0xee>
 800b222:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b226:	d9db      	bls.n	800b1e0 <_printf_float+0x130>
 800b228:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b22c:	d118      	bne.n	800b260 <_printf_float+0x1b0>
 800b22e:	2900      	cmp	r1, #0
 800b230:	6863      	ldr	r3, [r4, #4]
 800b232:	dd0b      	ble.n	800b24c <_printf_float+0x19c>
 800b234:	6121      	str	r1, [r4, #16]
 800b236:	b913      	cbnz	r3, 800b23e <_printf_float+0x18e>
 800b238:	6822      	ldr	r2, [r4, #0]
 800b23a:	07d0      	lsls	r0, r2, #31
 800b23c:	d502      	bpl.n	800b244 <_printf_float+0x194>
 800b23e:	3301      	adds	r3, #1
 800b240:	440b      	add	r3, r1
 800b242:	6123      	str	r3, [r4, #16]
 800b244:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b246:	f04f 0900 	mov.w	r9, #0
 800b24a:	e7db      	b.n	800b204 <_printf_float+0x154>
 800b24c:	b913      	cbnz	r3, 800b254 <_printf_float+0x1a4>
 800b24e:	6822      	ldr	r2, [r4, #0]
 800b250:	07d2      	lsls	r2, r2, #31
 800b252:	d501      	bpl.n	800b258 <_printf_float+0x1a8>
 800b254:	3302      	adds	r3, #2
 800b256:	e7f4      	b.n	800b242 <_printf_float+0x192>
 800b258:	2301      	movs	r3, #1
 800b25a:	e7f2      	b.n	800b242 <_printf_float+0x192>
 800b25c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b260:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b262:	4299      	cmp	r1, r3
 800b264:	db05      	blt.n	800b272 <_printf_float+0x1c2>
 800b266:	6823      	ldr	r3, [r4, #0]
 800b268:	6121      	str	r1, [r4, #16]
 800b26a:	07d8      	lsls	r0, r3, #31
 800b26c:	d5ea      	bpl.n	800b244 <_printf_float+0x194>
 800b26e:	1c4b      	adds	r3, r1, #1
 800b270:	e7e7      	b.n	800b242 <_printf_float+0x192>
 800b272:	2900      	cmp	r1, #0
 800b274:	bfd4      	ite	le
 800b276:	f1c1 0202 	rsble	r2, r1, #2
 800b27a:	2201      	movgt	r2, #1
 800b27c:	4413      	add	r3, r2
 800b27e:	e7e0      	b.n	800b242 <_printf_float+0x192>
 800b280:	6823      	ldr	r3, [r4, #0]
 800b282:	055a      	lsls	r2, r3, #21
 800b284:	d407      	bmi.n	800b296 <_printf_float+0x1e6>
 800b286:	6923      	ldr	r3, [r4, #16]
 800b288:	4642      	mov	r2, r8
 800b28a:	4631      	mov	r1, r6
 800b28c:	4628      	mov	r0, r5
 800b28e:	47b8      	blx	r7
 800b290:	3001      	adds	r0, #1
 800b292:	d12b      	bne.n	800b2ec <_printf_float+0x23c>
 800b294:	e767      	b.n	800b166 <_printf_float+0xb6>
 800b296:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b29a:	f240 80dd 	bls.w	800b458 <_printf_float+0x3a8>
 800b29e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	f7f5 fc37 	bl	8000b18 <__aeabi_dcmpeq>
 800b2aa:	2800      	cmp	r0, #0
 800b2ac:	d033      	beq.n	800b316 <_printf_float+0x266>
 800b2ae:	4a37      	ldr	r2, [pc, #220]	@ (800b38c <_printf_float+0x2dc>)
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	4631      	mov	r1, r6
 800b2b4:	4628      	mov	r0, r5
 800b2b6:	47b8      	blx	r7
 800b2b8:	3001      	adds	r0, #1
 800b2ba:	f43f af54 	beq.w	800b166 <_printf_float+0xb6>
 800b2be:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b2c2:	4543      	cmp	r3, r8
 800b2c4:	db02      	blt.n	800b2cc <_printf_float+0x21c>
 800b2c6:	6823      	ldr	r3, [r4, #0]
 800b2c8:	07d8      	lsls	r0, r3, #31
 800b2ca:	d50f      	bpl.n	800b2ec <_printf_float+0x23c>
 800b2cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2d0:	4631      	mov	r1, r6
 800b2d2:	4628      	mov	r0, r5
 800b2d4:	47b8      	blx	r7
 800b2d6:	3001      	adds	r0, #1
 800b2d8:	f43f af45 	beq.w	800b166 <_printf_float+0xb6>
 800b2dc:	f04f 0900 	mov.w	r9, #0
 800b2e0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800b2e4:	f104 0a1a 	add.w	sl, r4, #26
 800b2e8:	45c8      	cmp	r8, r9
 800b2ea:	dc09      	bgt.n	800b300 <_printf_float+0x250>
 800b2ec:	6823      	ldr	r3, [r4, #0]
 800b2ee:	079b      	lsls	r3, r3, #30
 800b2f0:	f100 8103 	bmi.w	800b4fa <_printf_float+0x44a>
 800b2f4:	68e0      	ldr	r0, [r4, #12]
 800b2f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2f8:	4298      	cmp	r0, r3
 800b2fa:	bfb8      	it	lt
 800b2fc:	4618      	movlt	r0, r3
 800b2fe:	e734      	b.n	800b16a <_printf_float+0xba>
 800b300:	2301      	movs	r3, #1
 800b302:	4652      	mov	r2, sl
 800b304:	4631      	mov	r1, r6
 800b306:	4628      	mov	r0, r5
 800b308:	47b8      	blx	r7
 800b30a:	3001      	adds	r0, #1
 800b30c:	f43f af2b 	beq.w	800b166 <_printf_float+0xb6>
 800b310:	f109 0901 	add.w	r9, r9, #1
 800b314:	e7e8      	b.n	800b2e8 <_printf_float+0x238>
 800b316:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b318:	2b00      	cmp	r3, #0
 800b31a:	dc39      	bgt.n	800b390 <_printf_float+0x2e0>
 800b31c:	4a1b      	ldr	r2, [pc, #108]	@ (800b38c <_printf_float+0x2dc>)
 800b31e:	2301      	movs	r3, #1
 800b320:	4631      	mov	r1, r6
 800b322:	4628      	mov	r0, r5
 800b324:	47b8      	blx	r7
 800b326:	3001      	adds	r0, #1
 800b328:	f43f af1d 	beq.w	800b166 <_printf_float+0xb6>
 800b32c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b330:	ea59 0303 	orrs.w	r3, r9, r3
 800b334:	d102      	bne.n	800b33c <_printf_float+0x28c>
 800b336:	6823      	ldr	r3, [r4, #0]
 800b338:	07d9      	lsls	r1, r3, #31
 800b33a:	d5d7      	bpl.n	800b2ec <_printf_float+0x23c>
 800b33c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b340:	4631      	mov	r1, r6
 800b342:	4628      	mov	r0, r5
 800b344:	47b8      	blx	r7
 800b346:	3001      	adds	r0, #1
 800b348:	f43f af0d 	beq.w	800b166 <_printf_float+0xb6>
 800b34c:	f04f 0a00 	mov.w	sl, #0
 800b350:	f104 0b1a 	add.w	fp, r4, #26
 800b354:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b356:	425b      	negs	r3, r3
 800b358:	4553      	cmp	r3, sl
 800b35a:	dc01      	bgt.n	800b360 <_printf_float+0x2b0>
 800b35c:	464b      	mov	r3, r9
 800b35e:	e793      	b.n	800b288 <_printf_float+0x1d8>
 800b360:	2301      	movs	r3, #1
 800b362:	465a      	mov	r2, fp
 800b364:	4631      	mov	r1, r6
 800b366:	4628      	mov	r0, r5
 800b368:	47b8      	blx	r7
 800b36a:	3001      	adds	r0, #1
 800b36c:	f43f aefb 	beq.w	800b166 <_printf_float+0xb6>
 800b370:	f10a 0a01 	add.w	sl, sl, #1
 800b374:	e7ee      	b.n	800b354 <_printf_float+0x2a4>
 800b376:	bf00      	nop
 800b378:	7fefffff 	.word	0x7fefffff
 800b37c:	080221ff 	.word	0x080221ff
 800b380:	080221fb 	.word	0x080221fb
 800b384:	08022207 	.word	0x08022207
 800b388:	08022203 	.word	0x08022203
 800b38c:	0802220b 	.word	0x0802220b
 800b390:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b392:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b396:	4553      	cmp	r3, sl
 800b398:	bfa8      	it	ge
 800b39a:	4653      	movge	r3, sl
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	4699      	mov	r9, r3
 800b3a0:	dc36      	bgt.n	800b410 <_printf_float+0x360>
 800b3a2:	f04f 0b00 	mov.w	fp, #0
 800b3a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b3aa:	f104 021a 	add.w	r2, r4, #26
 800b3ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b3b0:	9306      	str	r3, [sp, #24]
 800b3b2:	eba3 0309 	sub.w	r3, r3, r9
 800b3b6:	455b      	cmp	r3, fp
 800b3b8:	dc31      	bgt.n	800b41e <_printf_float+0x36e>
 800b3ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3bc:	459a      	cmp	sl, r3
 800b3be:	dc3a      	bgt.n	800b436 <_printf_float+0x386>
 800b3c0:	6823      	ldr	r3, [r4, #0]
 800b3c2:	07da      	lsls	r2, r3, #31
 800b3c4:	d437      	bmi.n	800b436 <_printf_float+0x386>
 800b3c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3c8:	ebaa 0903 	sub.w	r9, sl, r3
 800b3cc:	9b06      	ldr	r3, [sp, #24]
 800b3ce:	ebaa 0303 	sub.w	r3, sl, r3
 800b3d2:	4599      	cmp	r9, r3
 800b3d4:	bfa8      	it	ge
 800b3d6:	4699      	movge	r9, r3
 800b3d8:	f1b9 0f00 	cmp.w	r9, #0
 800b3dc:	dc33      	bgt.n	800b446 <_printf_float+0x396>
 800b3de:	f04f 0800 	mov.w	r8, #0
 800b3e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b3e6:	f104 0b1a 	add.w	fp, r4, #26
 800b3ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3ec:	ebaa 0303 	sub.w	r3, sl, r3
 800b3f0:	eba3 0309 	sub.w	r3, r3, r9
 800b3f4:	4543      	cmp	r3, r8
 800b3f6:	f77f af79 	ble.w	800b2ec <_printf_float+0x23c>
 800b3fa:	2301      	movs	r3, #1
 800b3fc:	465a      	mov	r2, fp
 800b3fe:	4631      	mov	r1, r6
 800b400:	4628      	mov	r0, r5
 800b402:	47b8      	blx	r7
 800b404:	3001      	adds	r0, #1
 800b406:	f43f aeae 	beq.w	800b166 <_printf_float+0xb6>
 800b40a:	f108 0801 	add.w	r8, r8, #1
 800b40e:	e7ec      	b.n	800b3ea <_printf_float+0x33a>
 800b410:	4642      	mov	r2, r8
 800b412:	4631      	mov	r1, r6
 800b414:	4628      	mov	r0, r5
 800b416:	47b8      	blx	r7
 800b418:	3001      	adds	r0, #1
 800b41a:	d1c2      	bne.n	800b3a2 <_printf_float+0x2f2>
 800b41c:	e6a3      	b.n	800b166 <_printf_float+0xb6>
 800b41e:	2301      	movs	r3, #1
 800b420:	4631      	mov	r1, r6
 800b422:	4628      	mov	r0, r5
 800b424:	9206      	str	r2, [sp, #24]
 800b426:	47b8      	blx	r7
 800b428:	3001      	adds	r0, #1
 800b42a:	f43f ae9c 	beq.w	800b166 <_printf_float+0xb6>
 800b42e:	9a06      	ldr	r2, [sp, #24]
 800b430:	f10b 0b01 	add.w	fp, fp, #1
 800b434:	e7bb      	b.n	800b3ae <_printf_float+0x2fe>
 800b436:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b43a:	4631      	mov	r1, r6
 800b43c:	4628      	mov	r0, r5
 800b43e:	47b8      	blx	r7
 800b440:	3001      	adds	r0, #1
 800b442:	d1c0      	bne.n	800b3c6 <_printf_float+0x316>
 800b444:	e68f      	b.n	800b166 <_printf_float+0xb6>
 800b446:	9a06      	ldr	r2, [sp, #24]
 800b448:	464b      	mov	r3, r9
 800b44a:	4442      	add	r2, r8
 800b44c:	4631      	mov	r1, r6
 800b44e:	4628      	mov	r0, r5
 800b450:	47b8      	blx	r7
 800b452:	3001      	adds	r0, #1
 800b454:	d1c3      	bne.n	800b3de <_printf_float+0x32e>
 800b456:	e686      	b.n	800b166 <_printf_float+0xb6>
 800b458:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b45c:	f1ba 0f01 	cmp.w	sl, #1
 800b460:	dc01      	bgt.n	800b466 <_printf_float+0x3b6>
 800b462:	07db      	lsls	r3, r3, #31
 800b464:	d536      	bpl.n	800b4d4 <_printf_float+0x424>
 800b466:	2301      	movs	r3, #1
 800b468:	4642      	mov	r2, r8
 800b46a:	4631      	mov	r1, r6
 800b46c:	4628      	mov	r0, r5
 800b46e:	47b8      	blx	r7
 800b470:	3001      	adds	r0, #1
 800b472:	f43f ae78 	beq.w	800b166 <_printf_float+0xb6>
 800b476:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b47a:	4631      	mov	r1, r6
 800b47c:	4628      	mov	r0, r5
 800b47e:	47b8      	blx	r7
 800b480:	3001      	adds	r0, #1
 800b482:	f43f ae70 	beq.w	800b166 <_printf_float+0xb6>
 800b486:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b48a:	2200      	movs	r2, #0
 800b48c:	2300      	movs	r3, #0
 800b48e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b492:	f7f5 fb41 	bl	8000b18 <__aeabi_dcmpeq>
 800b496:	b9c0      	cbnz	r0, 800b4ca <_printf_float+0x41a>
 800b498:	4653      	mov	r3, sl
 800b49a:	f108 0201 	add.w	r2, r8, #1
 800b49e:	4631      	mov	r1, r6
 800b4a0:	4628      	mov	r0, r5
 800b4a2:	47b8      	blx	r7
 800b4a4:	3001      	adds	r0, #1
 800b4a6:	d10c      	bne.n	800b4c2 <_printf_float+0x412>
 800b4a8:	e65d      	b.n	800b166 <_printf_float+0xb6>
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	465a      	mov	r2, fp
 800b4ae:	4631      	mov	r1, r6
 800b4b0:	4628      	mov	r0, r5
 800b4b2:	47b8      	blx	r7
 800b4b4:	3001      	adds	r0, #1
 800b4b6:	f43f ae56 	beq.w	800b166 <_printf_float+0xb6>
 800b4ba:	f108 0801 	add.w	r8, r8, #1
 800b4be:	45d0      	cmp	r8, sl
 800b4c0:	dbf3      	blt.n	800b4aa <_printf_float+0x3fa>
 800b4c2:	464b      	mov	r3, r9
 800b4c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b4c8:	e6df      	b.n	800b28a <_printf_float+0x1da>
 800b4ca:	f04f 0800 	mov.w	r8, #0
 800b4ce:	f104 0b1a 	add.w	fp, r4, #26
 800b4d2:	e7f4      	b.n	800b4be <_printf_float+0x40e>
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	4642      	mov	r2, r8
 800b4d8:	e7e1      	b.n	800b49e <_printf_float+0x3ee>
 800b4da:	2301      	movs	r3, #1
 800b4dc:	464a      	mov	r2, r9
 800b4de:	4631      	mov	r1, r6
 800b4e0:	4628      	mov	r0, r5
 800b4e2:	47b8      	blx	r7
 800b4e4:	3001      	adds	r0, #1
 800b4e6:	f43f ae3e 	beq.w	800b166 <_printf_float+0xb6>
 800b4ea:	f108 0801 	add.w	r8, r8, #1
 800b4ee:	68e3      	ldr	r3, [r4, #12]
 800b4f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b4f2:	1a5b      	subs	r3, r3, r1
 800b4f4:	4543      	cmp	r3, r8
 800b4f6:	dcf0      	bgt.n	800b4da <_printf_float+0x42a>
 800b4f8:	e6fc      	b.n	800b2f4 <_printf_float+0x244>
 800b4fa:	f04f 0800 	mov.w	r8, #0
 800b4fe:	f104 0919 	add.w	r9, r4, #25
 800b502:	e7f4      	b.n	800b4ee <_printf_float+0x43e>

0800b504 <_printf_common>:
 800b504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b508:	4616      	mov	r6, r2
 800b50a:	4698      	mov	r8, r3
 800b50c:	688a      	ldr	r2, [r1, #8]
 800b50e:	690b      	ldr	r3, [r1, #16]
 800b510:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b514:	4293      	cmp	r3, r2
 800b516:	bfb8      	it	lt
 800b518:	4613      	movlt	r3, r2
 800b51a:	6033      	str	r3, [r6, #0]
 800b51c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b520:	4607      	mov	r7, r0
 800b522:	460c      	mov	r4, r1
 800b524:	b10a      	cbz	r2, 800b52a <_printf_common+0x26>
 800b526:	3301      	adds	r3, #1
 800b528:	6033      	str	r3, [r6, #0]
 800b52a:	6823      	ldr	r3, [r4, #0]
 800b52c:	0699      	lsls	r1, r3, #26
 800b52e:	bf42      	ittt	mi
 800b530:	6833      	ldrmi	r3, [r6, #0]
 800b532:	3302      	addmi	r3, #2
 800b534:	6033      	strmi	r3, [r6, #0]
 800b536:	6825      	ldr	r5, [r4, #0]
 800b538:	f015 0506 	ands.w	r5, r5, #6
 800b53c:	d106      	bne.n	800b54c <_printf_common+0x48>
 800b53e:	f104 0a19 	add.w	sl, r4, #25
 800b542:	68e3      	ldr	r3, [r4, #12]
 800b544:	6832      	ldr	r2, [r6, #0]
 800b546:	1a9b      	subs	r3, r3, r2
 800b548:	42ab      	cmp	r3, r5
 800b54a:	dc26      	bgt.n	800b59a <_printf_common+0x96>
 800b54c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b550:	6822      	ldr	r2, [r4, #0]
 800b552:	3b00      	subs	r3, #0
 800b554:	bf18      	it	ne
 800b556:	2301      	movne	r3, #1
 800b558:	0692      	lsls	r2, r2, #26
 800b55a:	d42b      	bmi.n	800b5b4 <_printf_common+0xb0>
 800b55c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b560:	4641      	mov	r1, r8
 800b562:	4638      	mov	r0, r7
 800b564:	47c8      	blx	r9
 800b566:	3001      	adds	r0, #1
 800b568:	d01e      	beq.n	800b5a8 <_printf_common+0xa4>
 800b56a:	6823      	ldr	r3, [r4, #0]
 800b56c:	6922      	ldr	r2, [r4, #16]
 800b56e:	f003 0306 	and.w	r3, r3, #6
 800b572:	2b04      	cmp	r3, #4
 800b574:	bf02      	ittt	eq
 800b576:	68e5      	ldreq	r5, [r4, #12]
 800b578:	6833      	ldreq	r3, [r6, #0]
 800b57a:	1aed      	subeq	r5, r5, r3
 800b57c:	68a3      	ldr	r3, [r4, #8]
 800b57e:	bf0c      	ite	eq
 800b580:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b584:	2500      	movne	r5, #0
 800b586:	4293      	cmp	r3, r2
 800b588:	bfc4      	itt	gt
 800b58a:	1a9b      	subgt	r3, r3, r2
 800b58c:	18ed      	addgt	r5, r5, r3
 800b58e:	2600      	movs	r6, #0
 800b590:	341a      	adds	r4, #26
 800b592:	42b5      	cmp	r5, r6
 800b594:	d11a      	bne.n	800b5cc <_printf_common+0xc8>
 800b596:	2000      	movs	r0, #0
 800b598:	e008      	b.n	800b5ac <_printf_common+0xa8>
 800b59a:	2301      	movs	r3, #1
 800b59c:	4652      	mov	r2, sl
 800b59e:	4641      	mov	r1, r8
 800b5a0:	4638      	mov	r0, r7
 800b5a2:	47c8      	blx	r9
 800b5a4:	3001      	adds	r0, #1
 800b5a6:	d103      	bne.n	800b5b0 <_printf_common+0xac>
 800b5a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b5ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5b0:	3501      	adds	r5, #1
 800b5b2:	e7c6      	b.n	800b542 <_printf_common+0x3e>
 800b5b4:	18e1      	adds	r1, r4, r3
 800b5b6:	1c5a      	adds	r2, r3, #1
 800b5b8:	2030      	movs	r0, #48	@ 0x30
 800b5ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b5be:	4422      	add	r2, r4
 800b5c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b5c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b5c8:	3302      	adds	r3, #2
 800b5ca:	e7c7      	b.n	800b55c <_printf_common+0x58>
 800b5cc:	2301      	movs	r3, #1
 800b5ce:	4622      	mov	r2, r4
 800b5d0:	4641      	mov	r1, r8
 800b5d2:	4638      	mov	r0, r7
 800b5d4:	47c8      	blx	r9
 800b5d6:	3001      	adds	r0, #1
 800b5d8:	d0e6      	beq.n	800b5a8 <_printf_common+0xa4>
 800b5da:	3601      	adds	r6, #1
 800b5dc:	e7d9      	b.n	800b592 <_printf_common+0x8e>
	...

0800b5e0 <_printf_i>:
 800b5e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5e4:	7e0f      	ldrb	r7, [r1, #24]
 800b5e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b5e8:	2f78      	cmp	r7, #120	@ 0x78
 800b5ea:	4691      	mov	r9, r2
 800b5ec:	4680      	mov	r8, r0
 800b5ee:	460c      	mov	r4, r1
 800b5f0:	469a      	mov	sl, r3
 800b5f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b5f6:	d807      	bhi.n	800b608 <_printf_i+0x28>
 800b5f8:	2f62      	cmp	r7, #98	@ 0x62
 800b5fa:	d80a      	bhi.n	800b612 <_printf_i+0x32>
 800b5fc:	2f00      	cmp	r7, #0
 800b5fe:	f000 80d1 	beq.w	800b7a4 <_printf_i+0x1c4>
 800b602:	2f58      	cmp	r7, #88	@ 0x58
 800b604:	f000 80b8 	beq.w	800b778 <_printf_i+0x198>
 800b608:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b60c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b610:	e03a      	b.n	800b688 <_printf_i+0xa8>
 800b612:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b616:	2b15      	cmp	r3, #21
 800b618:	d8f6      	bhi.n	800b608 <_printf_i+0x28>
 800b61a:	a101      	add	r1, pc, #4	@ (adr r1, 800b620 <_printf_i+0x40>)
 800b61c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b620:	0800b679 	.word	0x0800b679
 800b624:	0800b68d 	.word	0x0800b68d
 800b628:	0800b609 	.word	0x0800b609
 800b62c:	0800b609 	.word	0x0800b609
 800b630:	0800b609 	.word	0x0800b609
 800b634:	0800b609 	.word	0x0800b609
 800b638:	0800b68d 	.word	0x0800b68d
 800b63c:	0800b609 	.word	0x0800b609
 800b640:	0800b609 	.word	0x0800b609
 800b644:	0800b609 	.word	0x0800b609
 800b648:	0800b609 	.word	0x0800b609
 800b64c:	0800b78b 	.word	0x0800b78b
 800b650:	0800b6b7 	.word	0x0800b6b7
 800b654:	0800b745 	.word	0x0800b745
 800b658:	0800b609 	.word	0x0800b609
 800b65c:	0800b609 	.word	0x0800b609
 800b660:	0800b7ad 	.word	0x0800b7ad
 800b664:	0800b609 	.word	0x0800b609
 800b668:	0800b6b7 	.word	0x0800b6b7
 800b66c:	0800b609 	.word	0x0800b609
 800b670:	0800b609 	.word	0x0800b609
 800b674:	0800b74d 	.word	0x0800b74d
 800b678:	6833      	ldr	r3, [r6, #0]
 800b67a:	1d1a      	adds	r2, r3, #4
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	6032      	str	r2, [r6, #0]
 800b680:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b684:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b688:	2301      	movs	r3, #1
 800b68a:	e09c      	b.n	800b7c6 <_printf_i+0x1e6>
 800b68c:	6833      	ldr	r3, [r6, #0]
 800b68e:	6820      	ldr	r0, [r4, #0]
 800b690:	1d19      	adds	r1, r3, #4
 800b692:	6031      	str	r1, [r6, #0]
 800b694:	0606      	lsls	r6, r0, #24
 800b696:	d501      	bpl.n	800b69c <_printf_i+0xbc>
 800b698:	681d      	ldr	r5, [r3, #0]
 800b69a:	e003      	b.n	800b6a4 <_printf_i+0xc4>
 800b69c:	0645      	lsls	r5, r0, #25
 800b69e:	d5fb      	bpl.n	800b698 <_printf_i+0xb8>
 800b6a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b6a4:	2d00      	cmp	r5, #0
 800b6a6:	da03      	bge.n	800b6b0 <_printf_i+0xd0>
 800b6a8:	232d      	movs	r3, #45	@ 0x2d
 800b6aa:	426d      	negs	r5, r5
 800b6ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6b0:	4858      	ldr	r0, [pc, #352]	@ (800b814 <_printf_i+0x234>)
 800b6b2:	230a      	movs	r3, #10
 800b6b4:	e011      	b.n	800b6da <_printf_i+0xfa>
 800b6b6:	6821      	ldr	r1, [r4, #0]
 800b6b8:	6833      	ldr	r3, [r6, #0]
 800b6ba:	0608      	lsls	r0, r1, #24
 800b6bc:	f853 5b04 	ldr.w	r5, [r3], #4
 800b6c0:	d402      	bmi.n	800b6c8 <_printf_i+0xe8>
 800b6c2:	0649      	lsls	r1, r1, #25
 800b6c4:	bf48      	it	mi
 800b6c6:	b2ad      	uxthmi	r5, r5
 800b6c8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b6ca:	4852      	ldr	r0, [pc, #328]	@ (800b814 <_printf_i+0x234>)
 800b6cc:	6033      	str	r3, [r6, #0]
 800b6ce:	bf14      	ite	ne
 800b6d0:	230a      	movne	r3, #10
 800b6d2:	2308      	moveq	r3, #8
 800b6d4:	2100      	movs	r1, #0
 800b6d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b6da:	6866      	ldr	r6, [r4, #4]
 800b6dc:	60a6      	str	r6, [r4, #8]
 800b6de:	2e00      	cmp	r6, #0
 800b6e0:	db05      	blt.n	800b6ee <_printf_i+0x10e>
 800b6e2:	6821      	ldr	r1, [r4, #0]
 800b6e4:	432e      	orrs	r6, r5
 800b6e6:	f021 0104 	bic.w	r1, r1, #4
 800b6ea:	6021      	str	r1, [r4, #0]
 800b6ec:	d04b      	beq.n	800b786 <_printf_i+0x1a6>
 800b6ee:	4616      	mov	r6, r2
 800b6f0:	fbb5 f1f3 	udiv	r1, r5, r3
 800b6f4:	fb03 5711 	mls	r7, r3, r1, r5
 800b6f8:	5dc7      	ldrb	r7, [r0, r7]
 800b6fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b6fe:	462f      	mov	r7, r5
 800b700:	42bb      	cmp	r3, r7
 800b702:	460d      	mov	r5, r1
 800b704:	d9f4      	bls.n	800b6f0 <_printf_i+0x110>
 800b706:	2b08      	cmp	r3, #8
 800b708:	d10b      	bne.n	800b722 <_printf_i+0x142>
 800b70a:	6823      	ldr	r3, [r4, #0]
 800b70c:	07df      	lsls	r7, r3, #31
 800b70e:	d508      	bpl.n	800b722 <_printf_i+0x142>
 800b710:	6923      	ldr	r3, [r4, #16]
 800b712:	6861      	ldr	r1, [r4, #4]
 800b714:	4299      	cmp	r1, r3
 800b716:	bfde      	ittt	le
 800b718:	2330      	movle	r3, #48	@ 0x30
 800b71a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b71e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b722:	1b92      	subs	r2, r2, r6
 800b724:	6122      	str	r2, [r4, #16]
 800b726:	f8cd a000 	str.w	sl, [sp]
 800b72a:	464b      	mov	r3, r9
 800b72c:	aa03      	add	r2, sp, #12
 800b72e:	4621      	mov	r1, r4
 800b730:	4640      	mov	r0, r8
 800b732:	f7ff fee7 	bl	800b504 <_printf_common>
 800b736:	3001      	adds	r0, #1
 800b738:	d14a      	bne.n	800b7d0 <_printf_i+0x1f0>
 800b73a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b73e:	b004      	add	sp, #16
 800b740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b744:	6823      	ldr	r3, [r4, #0]
 800b746:	f043 0320 	orr.w	r3, r3, #32
 800b74a:	6023      	str	r3, [r4, #0]
 800b74c:	4832      	ldr	r0, [pc, #200]	@ (800b818 <_printf_i+0x238>)
 800b74e:	2778      	movs	r7, #120	@ 0x78
 800b750:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b754:	6823      	ldr	r3, [r4, #0]
 800b756:	6831      	ldr	r1, [r6, #0]
 800b758:	061f      	lsls	r7, r3, #24
 800b75a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b75e:	d402      	bmi.n	800b766 <_printf_i+0x186>
 800b760:	065f      	lsls	r7, r3, #25
 800b762:	bf48      	it	mi
 800b764:	b2ad      	uxthmi	r5, r5
 800b766:	6031      	str	r1, [r6, #0]
 800b768:	07d9      	lsls	r1, r3, #31
 800b76a:	bf44      	itt	mi
 800b76c:	f043 0320 	orrmi.w	r3, r3, #32
 800b770:	6023      	strmi	r3, [r4, #0]
 800b772:	b11d      	cbz	r5, 800b77c <_printf_i+0x19c>
 800b774:	2310      	movs	r3, #16
 800b776:	e7ad      	b.n	800b6d4 <_printf_i+0xf4>
 800b778:	4826      	ldr	r0, [pc, #152]	@ (800b814 <_printf_i+0x234>)
 800b77a:	e7e9      	b.n	800b750 <_printf_i+0x170>
 800b77c:	6823      	ldr	r3, [r4, #0]
 800b77e:	f023 0320 	bic.w	r3, r3, #32
 800b782:	6023      	str	r3, [r4, #0]
 800b784:	e7f6      	b.n	800b774 <_printf_i+0x194>
 800b786:	4616      	mov	r6, r2
 800b788:	e7bd      	b.n	800b706 <_printf_i+0x126>
 800b78a:	6833      	ldr	r3, [r6, #0]
 800b78c:	6825      	ldr	r5, [r4, #0]
 800b78e:	6961      	ldr	r1, [r4, #20]
 800b790:	1d18      	adds	r0, r3, #4
 800b792:	6030      	str	r0, [r6, #0]
 800b794:	062e      	lsls	r6, r5, #24
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	d501      	bpl.n	800b79e <_printf_i+0x1be>
 800b79a:	6019      	str	r1, [r3, #0]
 800b79c:	e002      	b.n	800b7a4 <_printf_i+0x1c4>
 800b79e:	0668      	lsls	r0, r5, #25
 800b7a0:	d5fb      	bpl.n	800b79a <_printf_i+0x1ba>
 800b7a2:	8019      	strh	r1, [r3, #0]
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	6123      	str	r3, [r4, #16]
 800b7a8:	4616      	mov	r6, r2
 800b7aa:	e7bc      	b.n	800b726 <_printf_i+0x146>
 800b7ac:	6833      	ldr	r3, [r6, #0]
 800b7ae:	1d1a      	adds	r2, r3, #4
 800b7b0:	6032      	str	r2, [r6, #0]
 800b7b2:	681e      	ldr	r6, [r3, #0]
 800b7b4:	6862      	ldr	r2, [r4, #4]
 800b7b6:	2100      	movs	r1, #0
 800b7b8:	4630      	mov	r0, r6
 800b7ba:	f7f4 fd31 	bl	8000220 <memchr>
 800b7be:	b108      	cbz	r0, 800b7c4 <_printf_i+0x1e4>
 800b7c0:	1b80      	subs	r0, r0, r6
 800b7c2:	6060      	str	r0, [r4, #4]
 800b7c4:	6863      	ldr	r3, [r4, #4]
 800b7c6:	6123      	str	r3, [r4, #16]
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7ce:	e7aa      	b.n	800b726 <_printf_i+0x146>
 800b7d0:	6923      	ldr	r3, [r4, #16]
 800b7d2:	4632      	mov	r2, r6
 800b7d4:	4649      	mov	r1, r9
 800b7d6:	4640      	mov	r0, r8
 800b7d8:	47d0      	blx	sl
 800b7da:	3001      	adds	r0, #1
 800b7dc:	d0ad      	beq.n	800b73a <_printf_i+0x15a>
 800b7de:	6823      	ldr	r3, [r4, #0]
 800b7e0:	079b      	lsls	r3, r3, #30
 800b7e2:	d413      	bmi.n	800b80c <_printf_i+0x22c>
 800b7e4:	68e0      	ldr	r0, [r4, #12]
 800b7e6:	9b03      	ldr	r3, [sp, #12]
 800b7e8:	4298      	cmp	r0, r3
 800b7ea:	bfb8      	it	lt
 800b7ec:	4618      	movlt	r0, r3
 800b7ee:	e7a6      	b.n	800b73e <_printf_i+0x15e>
 800b7f0:	2301      	movs	r3, #1
 800b7f2:	4632      	mov	r2, r6
 800b7f4:	4649      	mov	r1, r9
 800b7f6:	4640      	mov	r0, r8
 800b7f8:	47d0      	blx	sl
 800b7fa:	3001      	adds	r0, #1
 800b7fc:	d09d      	beq.n	800b73a <_printf_i+0x15a>
 800b7fe:	3501      	adds	r5, #1
 800b800:	68e3      	ldr	r3, [r4, #12]
 800b802:	9903      	ldr	r1, [sp, #12]
 800b804:	1a5b      	subs	r3, r3, r1
 800b806:	42ab      	cmp	r3, r5
 800b808:	dcf2      	bgt.n	800b7f0 <_printf_i+0x210>
 800b80a:	e7eb      	b.n	800b7e4 <_printf_i+0x204>
 800b80c:	2500      	movs	r5, #0
 800b80e:	f104 0619 	add.w	r6, r4, #25
 800b812:	e7f5      	b.n	800b800 <_printf_i+0x220>
 800b814:	0802220d 	.word	0x0802220d
 800b818:	0802221e 	.word	0x0802221e

0800b81c <std>:
 800b81c:	2300      	movs	r3, #0
 800b81e:	b510      	push	{r4, lr}
 800b820:	4604      	mov	r4, r0
 800b822:	e9c0 3300 	strd	r3, r3, [r0]
 800b826:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b82a:	6083      	str	r3, [r0, #8]
 800b82c:	8181      	strh	r1, [r0, #12]
 800b82e:	6643      	str	r3, [r0, #100]	@ 0x64
 800b830:	81c2      	strh	r2, [r0, #14]
 800b832:	6183      	str	r3, [r0, #24]
 800b834:	4619      	mov	r1, r3
 800b836:	2208      	movs	r2, #8
 800b838:	305c      	adds	r0, #92	@ 0x5c
 800b83a:	f000 f916 	bl	800ba6a <memset>
 800b83e:	4b0d      	ldr	r3, [pc, #52]	@ (800b874 <std+0x58>)
 800b840:	6263      	str	r3, [r4, #36]	@ 0x24
 800b842:	4b0d      	ldr	r3, [pc, #52]	@ (800b878 <std+0x5c>)
 800b844:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b846:	4b0d      	ldr	r3, [pc, #52]	@ (800b87c <std+0x60>)
 800b848:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b84a:	4b0d      	ldr	r3, [pc, #52]	@ (800b880 <std+0x64>)
 800b84c:	6323      	str	r3, [r4, #48]	@ 0x30
 800b84e:	4b0d      	ldr	r3, [pc, #52]	@ (800b884 <std+0x68>)
 800b850:	6224      	str	r4, [r4, #32]
 800b852:	429c      	cmp	r4, r3
 800b854:	d006      	beq.n	800b864 <std+0x48>
 800b856:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b85a:	4294      	cmp	r4, r2
 800b85c:	d002      	beq.n	800b864 <std+0x48>
 800b85e:	33d0      	adds	r3, #208	@ 0xd0
 800b860:	429c      	cmp	r4, r3
 800b862:	d105      	bne.n	800b870 <std+0x54>
 800b864:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b86c:	f000 b97a 	b.w	800bb64 <__retarget_lock_init_recursive>
 800b870:	bd10      	pop	{r4, pc}
 800b872:	bf00      	nop
 800b874:	0800b9e5 	.word	0x0800b9e5
 800b878:	0800ba07 	.word	0x0800ba07
 800b87c:	0800ba3f 	.word	0x0800ba3f
 800b880:	0800ba63 	.word	0x0800ba63
 800b884:	20099680 	.word	0x20099680

0800b888 <stdio_exit_handler>:
 800b888:	4a02      	ldr	r2, [pc, #8]	@ (800b894 <stdio_exit_handler+0xc>)
 800b88a:	4903      	ldr	r1, [pc, #12]	@ (800b898 <stdio_exit_handler+0x10>)
 800b88c:	4803      	ldr	r0, [pc, #12]	@ (800b89c <stdio_exit_handler+0x14>)
 800b88e:	f000 b869 	b.w	800b964 <_fwalk_sglue>
 800b892:	bf00      	nop
 800b894:	20000034 	.word	0x20000034
 800b898:	0800d525 	.word	0x0800d525
 800b89c:	20000044 	.word	0x20000044

0800b8a0 <cleanup_stdio>:
 800b8a0:	6841      	ldr	r1, [r0, #4]
 800b8a2:	4b0c      	ldr	r3, [pc, #48]	@ (800b8d4 <cleanup_stdio+0x34>)
 800b8a4:	4299      	cmp	r1, r3
 800b8a6:	b510      	push	{r4, lr}
 800b8a8:	4604      	mov	r4, r0
 800b8aa:	d001      	beq.n	800b8b0 <cleanup_stdio+0x10>
 800b8ac:	f001 fe3a 	bl	800d524 <_fflush_r>
 800b8b0:	68a1      	ldr	r1, [r4, #8]
 800b8b2:	4b09      	ldr	r3, [pc, #36]	@ (800b8d8 <cleanup_stdio+0x38>)
 800b8b4:	4299      	cmp	r1, r3
 800b8b6:	d002      	beq.n	800b8be <cleanup_stdio+0x1e>
 800b8b8:	4620      	mov	r0, r4
 800b8ba:	f001 fe33 	bl	800d524 <_fflush_r>
 800b8be:	68e1      	ldr	r1, [r4, #12]
 800b8c0:	4b06      	ldr	r3, [pc, #24]	@ (800b8dc <cleanup_stdio+0x3c>)
 800b8c2:	4299      	cmp	r1, r3
 800b8c4:	d004      	beq.n	800b8d0 <cleanup_stdio+0x30>
 800b8c6:	4620      	mov	r0, r4
 800b8c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8cc:	f001 be2a 	b.w	800d524 <_fflush_r>
 800b8d0:	bd10      	pop	{r4, pc}
 800b8d2:	bf00      	nop
 800b8d4:	20099680 	.word	0x20099680
 800b8d8:	200996e8 	.word	0x200996e8
 800b8dc:	20099750 	.word	0x20099750

0800b8e0 <global_stdio_init.part.0>:
 800b8e0:	b510      	push	{r4, lr}
 800b8e2:	4b0b      	ldr	r3, [pc, #44]	@ (800b910 <global_stdio_init.part.0+0x30>)
 800b8e4:	4c0b      	ldr	r4, [pc, #44]	@ (800b914 <global_stdio_init.part.0+0x34>)
 800b8e6:	4a0c      	ldr	r2, [pc, #48]	@ (800b918 <global_stdio_init.part.0+0x38>)
 800b8e8:	601a      	str	r2, [r3, #0]
 800b8ea:	4620      	mov	r0, r4
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	2104      	movs	r1, #4
 800b8f0:	f7ff ff94 	bl	800b81c <std>
 800b8f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b8f8:	2201      	movs	r2, #1
 800b8fa:	2109      	movs	r1, #9
 800b8fc:	f7ff ff8e 	bl	800b81c <std>
 800b900:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b904:	2202      	movs	r2, #2
 800b906:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b90a:	2112      	movs	r1, #18
 800b90c:	f7ff bf86 	b.w	800b81c <std>
 800b910:	200997b8 	.word	0x200997b8
 800b914:	20099680 	.word	0x20099680
 800b918:	0800b889 	.word	0x0800b889

0800b91c <__sfp_lock_acquire>:
 800b91c:	4801      	ldr	r0, [pc, #4]	@ (800b924 <__sfp_lock_acquire+0x8>)
 800b91e:	f000 b922 	b.w	800bb66 <__retarget_lock_acquire_recursive>
 800b922:	bf00      	nop
 800b924:	200997c1 	.word	0x200997c1

0800b928 <__sfp_lock_release>:
 800b928:	4801      	ldr	r0, [pc, #4]	@ (800b930 <__sfp_lock_release+0x8>)
 800b92a:	f000 b91d 	b.w	800bb68 <__retarget_lock_release_recursive>
 800b92e:	bf00      	nop
 800b930:	200997c1 	.word	0x200997c1

0800b934 <__sinit>:
 800b934:	b510      	push	{r4, lr}
 800b936:	4604      	mov	r4, r0
 800b938:	f7ff fff0 	bl	800b91c <__sfp_lock_acquire>
 800b93c:	6a23      	ldr	r3, [r4, #32]
 800b93e:	b11b      	cbz	r3, 800b948 <__sinit+0x14>
 800b940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b944:	f7ff bff0 	b.w	800b928 <__sfp_lock_release>
 800b948:	4b04      	ldr	r3, [pc, #16]	@ (800b95c <__sinit+0x28>)
 800b94a:	6223      	str	r3, [r4, #32]
 800b94c:	4b04      	ldr	r3, [pc, #16]	@ (800b960 <__sinit+0x2c>)
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d1f5      	bne.n	800b940 <__sinit+0xc>
 800b954:	f7ff ffc4 	bl	800b8e0 <global_stdio_init.part.0>
 800b958:	e7f2      	b.n	800b940 <__sinit+0xc>
 800b95a:	bf00      	nop
 800b95c:	0800b8a1 	.word	0x0800b8a1
 800b960:	200997b8 	.word	0x200997b8

0800b964 <_fwalk_sglue>:
 800b964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b968:	4607      	mov	r7, r0
 800b96a:	4688      	mov	r8, r1
 800b96c:	4614      	mov	r4, r2
 800b96e:	2600      	movs	r6, #0
 800b970:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b974:	f1b9 0901 	subs.w	r9, r9, #1
 800b978:	d505      	bpl.n	800b986 <_fwalk_sglue+0x22>
 800b97a:	6824      	ldr	r4, [r4, #0]
 800b97c:	2c00      	cmp	r4, #0
 800b97e:	d1f7      	bne.n	800b970 <_fwalk_sglue+0xc>
 800b980:	4630      	mov	r0, r6
 800b982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b986:	89ab      	ldrh	r3, [r5, #12]
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d907      	bls.n	800b99c <_fwalk_sglue+0x38>
 800b98c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b990:	3301      	adds	r3, #1
 800b992:	d003      	beq.n	800b99c <_fwalk_sglue+0x38>
 800b994:	4629      	mov	r1, r5
 800b996:	4638      	mov	r0, r7
 800b998:	47c0      	blx	r8
 800b99a:	4306      	orrs	r6, r0
 800b99c:	3568      	adds	r5, #104	@ 0x68
 800b99e:	e7e9      	b.n	800b974 <_fwalk_sglue+0x10>

0800b9a0 <siprintf>:
 800b9a0:	b40e      	push	{r1, r2, r3}
 800b9a2:	b510      	push	{r4, lr}
 800b9a4:	b09d      	sub	sp, #116	@ 0x74
 800b9a6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b9a8:	9002      	str	r0, [sp, #8]
 800b9aa:	9006      	str	r0, [sp, #24]
 800b9ac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b9b0:	480a      	ldr	r0, [pc, #40]	@ (800b9dc <siprintf+0x3c>)
 800b9b2:	9107      	str	r1, [sp, #28]
 800b9b4:	9104      	str	r1, [sp, #16]
 800b9b6:	490a      	ldr	r1, [pc, #40]	@ (800b9e0 <siprintf+0x40>)
 800b9b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9bc:	9105      	str	r1, [sp, #20]
 800b9be:	2400      	movs	r4, #0
 800b9c0:	a902      	add	r1, sp, #8
 800b9c2:	6800      	ldr	r0, [r0, #0]
 800b9c4:	9301      	str	r3, [sp, #4]
 800b9c6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b9c8:	f001 fc2c 	bl	800d224 <_svfiprintf_r>
 800b9cc:	9b02      	ldr	r3, [sp, #8]
 800b9ce:	701c      	strb	r4, [r3, #0]
 800b9d0:	b01d      	add	sp, #116	@ 0x74
 800b9d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9d6:	b003      	add	sp, #12
 800b9d8:	4770      	bx	lr
 800b9da:	bf00      	nop
 800b9dc:	20000040 	.word	0x20000040
 800b9e0:	ffff0208 	.word	0xffff0208

0800b9e4 <__sread>:
 800b9e4:	b510      	push	{r4, lr}
 800b9e6:	460c      	mov	r4, r1
 800b9e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9ec:	f000 f86c 	bl	800bac8 <_read_r>
 800b9f0:	2800      	cmp	r0, #0
 800b9f2:	bfab      	itete	ge
 800b9f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b9f6:	89a3      	ldrhlt	r3, [r4, #12]
 800b9f8:	181b      	addge	r3, r3, r0
 800b9fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b9fe:	bfac      	ite	ge
 800ba00:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ba02:	81a3      	strhlt	r3, [r4, #12]
 800ba04:	bd10      	pop	{r4, pc}

0800ba06 <__swrite>:
 800ba06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba0a:	461f      	mov	r7, r3
 800ba0c:	898b      	ldrh	r3, [r1, #12]
 800ba0e:	05db      	lsls	r3, r3, #23
 800ba10:	4605      	mov	r5, r0
 800ba12:	460c      	mov	r4, r1
 800ba14:	4616      	mov	r6, r2
 800ba16:	d505      	bpl.n	800ba24 <__swrite+0x1e>
 800ba18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba1c:	2302      	movs	r3, #2
 800ba1e:	2200      	movs	r2, #0
 800ba20:	f000 f840 	bl	800baa4 <_lseek_r>
 800ba24:	89a3      	ldrh	r3, [r4, #12]
 800ba26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ba2e:	81a3      	strh	r3, [r4, #12]
 800ba30:	4632      	mov	r2, r6
 800ba32:	463b      	mov	r3, r7
 800ba34:	4628      	mov	r0, r5
 800ba36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba3a:	f000 b857 	b.w	800baec <_write_r>

0800ba3e <__sseek>:
 800ba3e:	b510      	push	{r4, lr}
 800ba40:	460c      	mov	r4, r1
 800ba42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba46:	f000 f82d 	bl	800baa4 <_lseek_r>
 800ba4a:	1c43      	adds	r3, r0, #1
 800ba4c:	89a3      	ldrh	r3, [r4, #12]
 800ba4e:	bf15      	itete	ne
 800ba50:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ba52:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ba56:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ba5a:	81a3      	strheq	r3, [r4, #12]
 800ba5c:	bf18      	it	ne
 800ba5e:	81a3      	strhne	r3, [r4, #12]
 800ba60:	bd10      	pop	{r4, pc}

0800ba62 <__sclose>:
 800ba62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba66:	f000 b80d 	b.w	800ba84 <_close_r>

0800ba6a <memset>:
 800ba6a:	4402      	add	r2, r0
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	4293      	cmp	r3, r2
 800ba70:	d100      	bne.n	800ba74 <memset+0xa>
 800ba72:	4770      	bx	lr
 800ba74:	f803 1b01 	strb.w	r1, [r3], #1
 800ba78:	e7f9      	b.n	800ba6e <memset+0x4>
	...

0800ba7c <_localeconv_r>:
 800ba7c:	4800      	ldr	r0, [pc, #0]	@ (800ba80 <_localeconv_r+0x4>)
 800ba7e:	4770      	bx	lr
 800ba80:	20000180 	.word	0x20000180

0800ba84 <_close_r>:
 800ba84:	b538      	push	{r3, r4, r5, lr}
 800ba86:	4d06      	ldr	r5, [pc, #24]	@ (800baa0 <_close_r+0x1c>)
 800ba88:	2300      	movs	r3, #0
 800ba8a:	4604      	mov	r4, r0
 800ba8c:	4608      	mov	r0, r1
 800ba8e:	602b      	str	r3, [r5, #0]
 800ba90:	f7f8 f85a 	bl	8003b48 <_close>
 800ba94:	1c43      	adds	r3, r0, #1
 800ba96:	d102      	bne.n	800ba9e <_close_r+0x1a>
 800ba98:	682b      	ldr	r3, [r5, #0]
 800ba9a:	b103      	cbz	r3, 800ba9e <_close_r+0x1a>
 800ba9c:	6023      	str	r3, [r4, #0]
 800ba9e:	bd38      	pop	{r3, r4, r5, pc}
 800baa0:	200997bc 	.word	0x200997bc

0800baa4 <_lseek_r>:
 800baa4:	b538      	push	{r3, r4, r5, lr}
 800baa6:	4d07      	ldr	r5, [pc, #28]	@ (800bac4 <_lseek_r+0x20>)
 800baa8:	4604      	mov	r4, r0
 800baaa:	4608      	mov	r0, r1
 800baac:	4611      	mov	r1, r2
 800baae:	2200      	movs	r2, #0
 800bab0:	602a      	str	r2, [r5, #0]
 800bab2:	461a      	mov	r2, r3
 800bab4:	f7f8 f86f 	bl	8003b96 <_lseek>
 800bab8:	1c43      	adds	r3, r0, #1
 800baba:	d102      	bne.n	800bac2 <_lseek_r+0x1e>
 800babc:	682b      	ldr	r3, [r5, #0]
 800babe:	b103      	cbz	r3, 800bac2 <_lseek_r+0x1e>
 800bac0:	6023      	str	r3, [r4, #0]
 800bac2:	bd38      	pop	{r3, r4, r5, pc}
 800bac4:	200997bc 	.word	0x200997bc

0800bac8 <_read_r>:
 800bac8:	b538      	push	{r3, r4, r5, lr}
 800baca:	4d07      	ldr	r5, [pc, #28]	@ (800bae8 <_read_r+0x20>)
 800bacc:	4604      	mov	r4, r0
 800bace:	4608      	mov	r0, r1
 800bad0:	4611      	mov	r1, r2
 800bad2:	2200      	movs	r2, #0
 800bad4:	602a      	str	r2, [r5, #0]
 800bad6:	461a      	mov	r2, r3
 800bad8:	f7f7 fffd 	bl	8003ad6 <_read>
 800badc:	1c43      	adds	r3, r0, #1
 800bade:	d102      	bne.n	800bae6 <_read_r+0x1e>
 800bae0:	682b      	ldr	r3, [r5, #0]
 800bae2:	b103      	cbz	r3, 800bae6 <_read_r+0x1e>
 800bae4:	6023      	str	r3, [r4, #0]
 800bae6:	bd38      	pop	{r3, r4, r5, pc}
 800bae8:	200997bc 	.word	0x200997bc

0800baec <_write_r>:
 800baec:	b538      	push	{r3, r4, r5, lr}
 800baee:	4d07      	ldr	r5, [pc, #28]	@ (800bb0c <_write_r+0x20>)
 800baf0:	4604      	mov	r4, r0
 800baf2:	4608      	mov	r0, r1
 800baf4:	4611      	mov	r1, r2
 800baf6:	2200      	movs	r2, #0
 800baf8:	602a      	str	r2, [r5, #0]
 800bafa:	461a      	mov	r2, r3
 800bafc:	f7f8 f808 	bl	8003b10 <_write>
 800bb00:	1c43      	adds	r3, r0, #1
 800bb02:	d102      	bne.n	800bb0a <_write_r+0x1e>
 800bb04:	682b      	ldr	r3, [r5, #0]
 800bb06:	b103      	cbz	r3, 800bb0a <_write_r+0x1e>
 800bb08:	6023      	str	r3, [r4, #0]
 800bb0a:	bd38      	pop	{r3, r4, r5, pc}
 800bb0c:	200997bc 	.word	0x200997bc

0800bb10 <__errno>:
 800bb10:	4b01      	ldr	r3, [pc, #4]	@ (800bb18 <__errno+0x8>)
 800bb12:	6818      	ldr	r0, [r3, #0]
 800bb14:	4770      	bx	lr
 800bb16:	bf00      	nop
 800bb18:	20000040 	.word	0x20000040

0800bb1c <__libc_init_array>:
 800bb1c:	b570      	push	{r4, r5, r6, lr}
 800bb1e:	4d0d      	ldr	r5, [pc, #52]	@ (800bb54 <__libc_init_array+0x38>)
 800bb20:	4c0d      	ldr	r4, [pc, #52]	@ (800bb58 <__libc_init_array+0x3c>)
 800bb22:	1b64      	subs	r4, r4, r5
 800bb24:	10a4      	asrs	r4, r4, #2
 800bb26:	2600      	movs	r6, #0
 800bb28:	42a6      	cmp	r6, r4
 800bb2a:	d109      	bne.n	800bb40 <__libc_init_array+0x24>
 800bb2c:	4d0b      	ldr	r5, [pc, #44]	@ (800bb5c <__libc_init_array+0x40>)
 800bb2e:	4c0c      	ldr	r4, [pc, #48]	@ (800bb60 <__libc_init_array+0x44>)
 800bb30:	f002 f88c 	bl	800dc4c <_init>
 800bb34:	1b64      	subs	r4, r4, r5
 800bb36:	10a4      	asrs	r4, r4, #2
 800bb38:	2600      	movs	r6, #0
 800bb3a:	42a6      	cmp	r6, r4
 800bb3c:	d105      	bne.n	800bb4a <__libc_init_array+0x2e>
 800bb3e:	bd70      	pop	{r4, r5, r6, pc}
 800bb40:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb44:	4798      	blx	r3
 800bb46:	3601      	adds	r6, #1
 800bb48:	e7ee      	b.n	800bb28 <__libc_init_array+0xc>
 800bb4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb4e:	4798      	blx	r3
 800bb50:	3601      	adds	r6, #1
 800bb52:	e7f2      	b.n	800bb3a <__libc_init_array+0x1e>
 800bb54:	08022564 	.word	0x08022564
 800bb58:	08022564 	.word	0x08022564
 800bb5c:	08022564 	.word	0x08022564
 800bb60:	08022568 	.word	0x08022568

0800bb64 <__retarget_lock_init_recursive>:
 800bb64:	4770      	bx	lr

0800bb66 <__retarget_lock_acquire_recursive>:
 800bb66:	4770      	bx	lr

0800bb68 <__retarget_lock_release_recursive>:
 800bb68:	4770      	bx	lr

0800bb6a <memcpy>:
 800bb6a:	440a      	add	r2, r1
 800bb6c:	4291      	cmp	r1, r2
 800bb6e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800bb72:	d100      	bne.n	800bb76 <memcpy+0xc>
 800bb74:	4770      	bx	lr
 800bb76:	b510      	push	{r4, lr}
 800bb78:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb7c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb80:	4291      	cmp	r1, r2
 800bb82:	d1f9      	bne.n	800bb78 <memcpy+0xe>
 800bb84:	bd10      	pop	{r4, pc}
	...

0800bb88 <__assert_func>:
 800bb88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bb8a:	4614      	mov	r4, r2
 800bb8c:	461a      	mov	r2, r3
 800bb8e:	4b09      	ldr	r3, [pc, #36]	@ (800bbb4 <__assert_func+0x2c>)
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	4605      	mov	r5, r0
 800bb94:	68d8      	ldr	r0, [r3, #12]
 800bb96:	b14c      	cbz	r4, 800bbac <__assert_func+0x24>
 800bb98:	4b07      	ldr	r3, [pc, #28]	@ (800bbb8 <__assert_func+0x30>)
 800bb9a:	9100      	str	r1, [sp, #0]
 800bb9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bba0:	4906      	ldr	r1, [pc, #24]	@ (800bbbc <__assert_func+0x34>)
 800bba2:	462b      	mov	r3, r5
 800bba4:	f001 fce6 	bl	800d574 <fiprintf>
 800bba8:	f001 fd20 	bl	800d5ec <abort>
 800bbac:	4b04      	ldr	r3, [pc, #16]	@ (800bbc0 <__assert_func+0x38>)
 800bbae:	461c      	mov	r4, r3
 800bbb0:	e7f3      	b.n	800bb9a <__assert_func+0x12>
 800bbb2:	bf00      	nop
 800bbb4:	20000040 	.word	0x20000040
 800bbb8:	0802222f 	.word	0x0802222f
 800bbbc:	0802223c 	.word	0x0802223c
 800bbc0:	0802226a 	.word	0x0802226a

0800bbc4 <quorem>:
 800bbc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbc8:	6903      	ldr	r3, [r0, #16]
 800bbca:	690c      	ldr	r4, [r1, #16]
 800bbcc:	42a3      	cmp	r3, r4
 800bbce:	4607      	mov	r7, r0
 800bbd0:	db7e      	blt.n	800bcd0 <quorem+0x10c>
 800bbd2:	3c01      	subs	r4, #1
 800bbd4:	f101 0814 	add.w	r8, r1, #20
 800bbd8:	00a3      	lsls	r3, r4, #2
 800bbda:	f100 0514 	add.w	r5, r0, #20
 800bbde:	9300      	str	r3, [sp, #0]
 800bbe0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bbe4:	9301      	str	r3, [sp, #4]
 800bbe6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bbea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bbee:	3301      	adds	r3, #1
 800bbf0:	429a      	cmp	r2, r3
 800bbf2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bbf6:	fbb2 f6f3 	udiv	r6, r2, r3
 800bbfa:	d32e      	bcc.n	800bc5a <quorem+0x96>
 800bbfc:	f04f 0a00 	mov.w	sl, #0
 800bc00:	46c4      	mov	ip, r8
 800bc02:	46ae      	mov	lr, r5
 800bc04:	46d3      	mov	fp, sl
 800bc06:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bc0a:	b298      	uxth	r0, r3
 800bc0c:	fb06 a000 	mla	r0, r6, r0, sl
 800bc10:	0c02      	lsrs	r2, r0, #16
 800bc12:	0c1b      	lsrs	r3, r3, #16
 800bc14:	fb06 2303 	mla	r3, r6, r3, r2
 800bc18:	f8de 2000 	ldr.w	r2, [lr]
 800bc1c:	b280      	uxth	r0, r0
 800bc1e:	b292      	uxth	r2, r2
 800bc20:	1a12      	subs	r2, r2, r0
 800bc22:	445a      	add	r2, fp
 800bc24:	f8de 0000 	ldr.w	r0, [lr]
 800bc28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc2c:	b29b      	uxth	r3, r3
 800bc2e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bc32:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bc36:	b292      	uxth	r2, r2
 800bc38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bc3c:	45e1      	cmp	r9, ip
 800bc3e:	f84e 2b04 	str.w	r2, [lr], #4
 800bc42:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bc46:	d2de      	bcs.n	800bc06 <quorem+0x42>
 800bc48:	9b00      	ldr	r3, [sp, #0]
 800bc4a:	58eb      	ldr	r3, [r5, r3]
 800bc4c:	b92b      	cbnz	r3, 800bc5a <quorem+0x96>
 800bc4e:	9b01      	ldr	r3, [sp, #4]
 800bc50:	3b04      	subs	r3, #4
 800bc52:	429d      	cmp	r5, r3
 800bc54:	461a      	mov	r2, r3
 800bc56:	d32f      	bcc.n	800bcb8 <quorem+0xf4>
 800bc58:	613c      	str	r4, [r7, #16]
 800bc5a:	4638      	mov	r0, r7
 800bc5c:	f001 f97e 	bl	800cf5c <__mcmp>
 800bc60:	2800      	cmp	r0, #0
 800bc62:	db25      	blt.n	800bcb0 <quorem+0xec>
 800bc64:	4629      	mov	r1, r5
 800bc66:	2000      	movs	r0, #0
 800bc68:	f858 2b04 	ldr.w	r2, [r8], #4
 800bc6c:	f8d1 c000 	ldr.w	ip, [r1]
 800bc70:	fa1f fe82 	uxth.w	lr, r2
 800bc74:	fa1f f38c 	uxth.w	r3, ip
 800bc78:	eba3 030e 	sub.w	r3, r3, lr
 800bc7c:	4403      	add	r3, r0
 800bc7e:	0c12      	lsrs	r2, r2, #16
 800bc80:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bc84:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bc88:	b29b      	uxth	r3, r3
 800bc8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc8e:	45c1      	cmp	r9, r8
 800bc90:	f841 3b04 	str.w	r3, [r1], #4
 800bc94:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bc98:	d2e6      	bcs.n	800bc68 <quorem+0xa4>
 800bc9a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bca2:	b922      	cbnz	r2, 800bcae <quorem+0xea>
 800bca4:	3b04      	subs	r3, #4
 800bca6:	429d      	cmp	r5, r3
 800bca8:	461a      	mov	r2, r3
 800bcaa:	d30b      	bcc.n	800bcc4 <quorem+0x100>
 800bcac:	613c      	str	r4, [r7, #16]
 800bcae:	3601      	adds	r6, #1
 800bcb0:	4630      	mov	r0, r6
 800bcb2:	b003      	add	sp, #12
 800bcb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcb8:	6812      	ldr	r2, [r2, #0]
 800bcba:	3b04      	subs	r3, #4
 800bcbc:	2a00      	cmp	r2, #0
 800bcbe:	d1cb      	bne.n	800bc58 <quorem+0x94>
 800bcc0:	3c01      	subs	r4, #1
 800bcc2:	e7c6      	b.n	800bc52 <quorem+0x8e>
 800bcc4:	6812      	ldr	r2, [r2, #0]
 800bcc6:	3b04      	subs	r3, #4
 800bcc8:	2a00      	cmp	r2, #0
 800bcca:	d1ef      	bne.n	800bcac <quorem+0xe8>
 800bccc:	3c01      	subs	r4, #1
 800bcce:	e7ea      	b.n	800bca6 <quorem+0xe2>
 800bcd0:	2000      	movs	r0, #0
 800bcd2:	e7ee      	b.n	800bcb2 <quorem+0xee>
 800bcd4:	0000      	movs	r0, r0
	...

0800bcd8 <_dtoa_r>:
 800bcd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcdc:	69c7      	ldr	r7, [r0, #28]
 800bcde:	b097      	sub	sp, #92	@ 0x5c
 800bce0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800bce4:	ec55 4b10 	vmov	r4, r5, d0
 800bce8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800bcea:	9107      	str	r1, [sp, #28]
 800bcec:	4681      	mov	r9, r0
 800bcee:	920c      	str	r2, [sp, #48]	@ 0x30
 800bcf0:	9311      	str	r3, [sp, #68]	@ 0x44
 800bcf2:	b97f      	cbnz	r7, 800bd14 <_dtoa_r+0x3c>
 800bcf4:	2010      	movs	r0, #16
 800bcf6:	f000 fe09 	bl	800c90c <malloc>
 800bcfa:	4602      	mov	r2, r0
 800bcfc:	f8c9 001c 	str.w	r0, [r9, #28]
 800bd00:	b920      	cbnz	r0, 800bd0c <_dtoa_r+0x34>
 800bd02:	4ba9      	ldr	r3, [pc, #676]	@ (800bfa8 <_dtoa_r+0x2d0>)
 800bd04:	21ef      	movs	r1, #239	@ 0xef
 800bd06:	48a9      	ldr	r0, [pc, #676]	@ (800bfac <_dtoa_r+0x2d4>)
 800bd08:	f7ff ff3e 	bl	800bb88 <__assert_func>
 800bd0c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bd10:	6007      	str	r7, [r0, #0]
 800bd12:	60c7      	str	r7, [r0, #12]
 800bd14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bd18:	6819      	ldr	r1, [r3, #0]
 800bd1a:	b159      	cbz	r1, 800bd34 <_dtoa_r+0x5c>
 800bd1c:	685a      	ldr	r2, [r3, #4]
 800bd1e:	604a      	str	r2, [r1, #4]
 800bd20:	2301      	movs	r3, #1
 800bd22:	4093      	lsls	r3, r2
 800bd24:	608b      	str	r3, [r1, #8]
 800bd26:	4648      	mov	r0, r9
 800bd28:	f000 fee6 	bl	800caf8 <_Bfree>
 800bd2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bd30:	2200      	movs	r2, #0
 800bd32:	601a      	str	r2, [r3, #0]
 800bd34:	1e2b      	subs	r3, r5, #0
 800bd36:	bfb9      	ittee	lt
 800bd38:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bd3c:	9305      	strlt	r3, [sp, #20]
 800bd3e:	2300      	movge	r3, #0
 800bd40:	6033      	strge	r3, [r6, #0]
 800bd42:	9f05      	ldr	r7, [sp, #20]
 800bd44:	4b9a      	ldr	r3, [pc, #616]	@ (800bfb0 <_dtoa_r+0x2d8>)
 800bd46:	bfbc      	itt	lt
 800bd48:	2201      	movlt	r2, #1
 800bd4a:	6032      	strlt	r2, [r6, #0]
 800bd4c:	43bb      	bics	r3, r7
 800bd4e:	d112      	bne.n	800bd76 <_dtoa_r+0x9e>
 800bd50:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bd52:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bd56:	6013      	str	r3, [r2, #0]
 800bd58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bd5c:	4323      	orrs	r3, r4
 800bd5e:	f000 855a 	beq.w	800c816 <_dtoa_r+0xb3e>
 800bd62:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bd64:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bfc4 <_dtoa_r+0x2ec>
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	f000 855c 	beq.w	800c826 <_dtoa_r+0xb4e>
 800bd6e:	f10a 0303 	add.w	r3, sl, #3
 800bd72:	f000 bd56 	b.w	800c822 <_dtoa_r+0xb4a>
 800bd76:	ed9d 7b04 	vldr	d7, [sp, #16]
 800bd7a:	2200      	movs	r2, #0
 800bd7c:	ec51 0b17 	vmov	r0, r1, d7
 800bd80:	2300      	movs	r3, #0
 800bd82:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800bd86:	f7f4 fec7 	bl	8000b18 <__aeabi_dcmpeq>
 800bd8a:	4680      	mov	r8, r0
 800bd8c:	b158      	cbz	r0, 800bda6 <_dtoa_r+0xce>
 800bd8e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bd90:	2301      	movs	r3, #1
 800bd92:	6013      	str	r3, [r2, #0]
 800bd94:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bd96:	b113      	cbz	r3, 800bd9e <_dtoa_r+0xc6>
 800bd98:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bd9a:	4b86      	ldr	r3, [pc, #536]	@ (800bfb4 <_dtoa_r+0x2dc>)
 800bd9c:	6013      	str	r3, [r2, #0]
 800bd9e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bfc8 <_dtoa_r+0x2f0>
 800bda2:	f000 bd40 	b.w	800c826 <_dtoa_r+0xb4e>
 800bda6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800bdaa:	aa14      	add	r2, sp, #80	@ 0x50
 800bdac:	a915      	add	r1, sp, #84	@ 0x54
 800bdae:	4648      	mov	r0, r9
 800bdb0:	f001 f984 	bl	800d0bc <__d2b>
 800bdb4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bdb8:	9002      	str	r0, [sp, #8]
 800bdba:	2e00      	cmp	r6, #0
 800bdbc:	d078      	beq.n	800beb0 <_dtoa_r+0x1d8>
 800bdbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bdc0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800bdc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bdc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bdcc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bdd0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bdd4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bdd8:	4619      	mov	r1, r3
 800bdda:	2200      	movs	r2, #0
 800bddc:	4b76      	ldr	r3, [pc, #472]	@ (800bfb8 <_dtoa_r+0x2e0>)
 800bdde:	f7f4 fa7b 	bl	80002d8 <__aeabi_dsub>
 800bde2:	a36b      	add	r3, pc, #428	@ (adr r3, 800bf90 <_dtoa_r+0x2b8>)
 800bde4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde8:	f7f4 fc2e 	bl	8000648 <__aeabi_dmul>
 800bdec:	a36a      	add	r3, pc, #424	@ (adr r3, 800bf98 <_dtoa_r+0x2c0>)
 800bdee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf2:	f7f4 fa73 	bl	80002dc <__adddf3>
 800bdf6:	4604      	mov	r4, r0
 800bdf8:	4630      	mov	r0, r6
 800bdfa:	460d      	mov	r5, r1
 800bdfc:	f7f4 fbba 	bl	8000574 <__aeabi_i2d>
 800be00:	a367      	add	r3, pc, #412	@ (adr r3, 800bfa0 <_dtoa_r+0x2c8>)
 800be02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be06:	f7f4 fc1f 	bl	8000648 <__aeabi_dmul>
 800be0a:	4602      	mov	r2, r0
 800be0c:	460b      	mov	r3, r1
 800be0e:	4620      	mov	r0, r4
 800be10:	4629      	mov	r1, r5
 800be12:	f7f4 fa63 	bl	80002dc <__adddf3>
 800be16:	4604      	mov	r4, r0
 800be18:	460d      	mov	r5, r1
 800be1a:	f7f4 fec5 	bl	8000ba8 <__aeabi_d2iz>
 800be1e:	2200      	movs	r2, #0
 800be20:	4607      	mov	r7, r0
 800be22:	2300      	movs	r3, #0
 800be24:	4620      	mov	r0, r4
 800be26:	4629      	mov	r1, r5
 800be28:	f7f4 fe80 	bl	8000b2c <__aeabi_dcmplt>
 800be2c:	b140      	cbz	r0, 800be40 <_dtoa_r+0x168>
 800be2e:	4638      	mov	r0, r7
 800be30:	f7f4 fba0 	bl	8000574 <__aeabi_i2d>
 800be34:	4622      	mov	r2, r4
 800be36:	462b      	mov	r3, r5
 800be38:	f7f4 fe6e 	bl	8000b18 <__aeabi_dcmpeq>
 800be3c:	b900      	cbnz	r0, 800be40 <_dtoa_r+0x168>
 800be3e:	3f01      	subs	r7, #1
 800be40:	2f16      	cmp	r7, #22
 800be42:	d852      	bhi.n	800beea <_dtoa_r+0x212>
 800be44:	4b5d      	ldr	r3, [pc, #372]	@ (800bfbc <_dtoa_r+0x2e4>)
 800be46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800be4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800be52:	f7f4 fe6b 	bl	8000b2c <__aeabi_dcmplt>
 800be56:	2800      	cmp	r0, #0
 800be58:	d049      	beq.n	800beee <_dtoa_r+0x216>
 800be5a:	3f01      	subs	r7, #1
 800be5c:	2300      	movs	r3, #0
 800be5e:	9310      	str	r3, [sp, #64]	@ 0x40
 800be60:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800be62:	1b9b      	subs	r3, r3, r6
 800be64:	1e5a      	subs	r2, r3, #1
 800be66:	bf45      	ittet	mi
 800be68:	f1c3 0301 	rsbmi	r3, r3, #1
 800be6c:	9300      	strmi	r3, [sp, #0]
 800be6e:	2300      	movpl	r3, #0
 800be70:	2300      	movmi	r3, #0
 800be72:	9206      	str	r2, [sp, #24]
 800be74:	bf54      	ite	pl
 800be76:	9300      	strpl	r3, [sp, #0]
 800be78:	9306      	strmi	r3, [sp, #24]
 800be7a:	2f00      	cmp	r7, #0
 800be7c:	db39      	blt.n	800bef2 <_dtoa_r+0x21a>
 800be7e:	9b06      	ldr	r3, [sp, #24]
 800be80:	970d      	str	r7, [sp, #52]	@ 0x34
 800be82:	443b      	add	r3, r7
 800be84:	9306      	str	r3, [sp, #24]
 800be86:	2300      	movs	r3, #0
 800be88:	9308      	str	r3, [sp, #32]
 800be8a:	9b07      	ldr	r3, [sp, #28]
 800be8c:	2b09      	cmp	r3, #9
 800be8e:	d863      	bhi.n	800bf58 <_dtoa_r+0x280>
 800be90:	2b05      	cmp	r3, #5
 800be92:	bfc4      	itt	gt
 800be94:	3b04      	subgt	r3, #4
 800be96:	9307      	strgt	r3, [sp, #28]
 800be98:	9b07      	ldr	r3, [sp, #28]
 800be9a:	f1a3 0302 	sub.w	r3, r3, #2
 800be9e:	bfcc      	ite	gt
 800bea0:	2400      	movgt	r4, #0
 800bea2:	2401      	movle	r4, #1
 800bea4:	2b03      	cmp	r3, #3
 800bea6:	d863      	bhi.n	800bf70 <_dtoa_r+0x298>
 800bea8:	e8df f003 	tbb	[pc, r3]
 800beac:	2b375452 	.word	0x2b375452
 800beb0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800beb4:	441e      	add	r6, r3
 800beb6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800beba:	2b20      	cmp	r3, #32
 800bebc:	bfc1      	itttt	gt
 800bebe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bec2:	409f      	lslgt	r7, r3
 800bec4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bec8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800becc:	bfd6      	itet	le
 800bece:	f1c3 0320 	rsble	r3, r3, #32
 800bed2:	ea47 0003 	orrgt.w	r0, r7, r3
 800bed6:	fa04 f003 	lslle.w	r0, r4, r3
 800beda:	f7f4 fb3b 	bl	8000554 <__aeabi_ui2d>
 800bede:	2201      	movs	r2, #1
 800bee0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bee4:	3e01      	subs	r6, #1
 800bee6:	9212      	str	r2, [sp, #72]	@ 0x48
 800bee8:	e776      	b.n	800bdd8 <_dtoa_r+0x100>
 800beea:	2301      	movs	r3, #1
 800beec:	e7b7      	b.n	800be5e <_dtoa_r+0x186>
 800beee:	9010      	str	r0, [sp, #64]	@ 0x40
 800bef0:	e7b6      	b.n	800be60 <_dtoa_r+0x188>
 800bef2:	9b00      	ldr	r3, [sp, #0]
 800bef4:	1bdb      	subs	r3, r3, r7
 800bef6:	9300      	str	r3, [sp, #0]
 800bef8:	427b      	negs	r3, r7
 800befa:	9308      	str	r3, [sp, #32]
 800befc:	2300      	movs	r3, #0
 800befe:	930d      	str	r3, [sp, #52]	@ 0x34
 800bf00:	e7c3      	b.n	800be8a <_dtoa_r+0x1b2>
 800bf02:	2301      	movs	r3, #1
 800bf04:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bf08:	eb07 0b03 	add.w	fp, r7, r3
 800bf0c:	f10b 0301 	add.w	r3, fp, #1
 800bf10:	2b01      	cmp	r3, #1
 800bf12:	9303      	str	r3, [sp, #12]
 800bf14:	bfb8      	it	lt
 800bf16:	2301      	movlt	r3, #1
 800bf18:	e006      	b.n	800bf28 <_dtoa_r+0x250>
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	dd28      	ble.n	800bf76 <_dtoa_r+0x29e>
 800bf24:	469b      	mov	fp, r3
 800bf26:	9303      	str	r3, [sp, #12]
 800bf28:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bf2c:	2100      	movs	r1, #0
 800bf2e:	2204      	movs	r2, #4
 800bf30:	f102 0514 	add.w	r5, r2, #20
 800bf34:	429d      	cmp	r5, r3
 800bf36:	d926      	bls.n	800bf86 <_dtoa_r+0x2ae>
 800bf38:	6041      	str	r1, [r0, #4]
 800bf3a:	4648      	mov	r0, r9
 800bf3c:	f000 fd9c 	bl	800ca78 <_Balloc>
 800bf40:	4682      	mov	sl, r0
 800bf42:	2800      	cmp	r0, #0
 800bf44:	d142      	bne.n	800bfcc <_dtoa_r+0x2f4>
 800bf46:	4b1e      	ldr	r3, [pc, #120]	@ (800bfc0 <_dtoa_r+0x2e8>)
 800bf48:	4602      	mov	r2, r0
 800bf4a:	f240 11af 	movw	r1, #431	@ 0x1af
 800bf4e:	e6da      	b.n	800bd06 <_dtoa_r+0x2e>
 800bf50:	2300      	movs	r3, #0
 800bf52:	e7e3      	b.n	800bf1c <_dtoa_r+0x244>
 800bf54:	2300      	movs	r3, #0
 800bf56:	e7d5      	b.n	800bf04 <_dtoa_r+0x22c>
 800bf58:	2401      	movs	r4, #1
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	9307      	str	r3, [sp, #28]
 800bf5e:	9409      	str	r4, [sp, #36]	@ 0x24
 800bf60:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800bf64:	2200      	movs	r2, #0
 800bf66:	f8cd b00c 	str.w	fp, [sp, #12]
 800bf6a:	2312      	movs	r3, #18
 800bf6c:	920c      	str	r2, [sp, #48]	@ 0x30
 800bf6e:	e7db      	b.n	800bf28 <_dtoa_r+0x250>
 800bf70:	2301      	movs	r3, #1
 800bf72:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf74:	e7f4      	b.n	800bf60 <_dtoa_r+0x288>
 800bf76:	f04f 0b01 	mov.w	fp, #1
 800bf7a:	f8cd b00c 	str.w	fp, [sp, #12]
 800bf7e:	465b      	mov	r3, fp
 800bf80:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bf84:	e7d0      	b.n	800bf28 <_dtoa_r+0x250>
 800bf86:	3101      	adds	r1, #1
 800bf88:	0052      	lsls	r2, r2, #1
 800bf8a:	e7d1      	b.n	800bf30 <_dtoa_r+0x258>
 800bf8c:	f3af 8000 	nop.w
 800bf90:	636f4361 	.word	0x636f4361
 800bf94:	3fd287a7 	.word	0x3fd287a7
 800bf98:	8b60c8b3 	.word	0x8b60c8b3
 800bf9c:	3fc68a28 	.word	0x3fc68a28
 800bfa0:	509f79fb 	.word	0x509f79fb
 800bfa4:	3fd34413 	.word	0x3fd34413
 800bfa8:	0802218c 	.word	0x0802218c
 800bfac:	08022278 	.word	0x08022278
 800bfb0:	7ff00000 	.word	0x7ff00000
 800bfb4:	0802220c 	.word	0x0802220c
 800bfb8:	3ff80000 	.word	0x3ff80000
 800bfbc:	08022390 	.word	0x08022390
 800bfc0:	080222d0 	.word	0x080222d0
 800bfc4:	08022274 	.word	0x08022274
 800bfc8:	0802220b 	.word	0x0802220b
 800bfcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bfd0:	6018      	str	r0, [r3, #0]
 800bfd2:	9b03      	ldr	r3, [sp, #12]
 800bfd4:	2b0e      	cmp	r3, #14
 800bfd6:	f200 80a1 	bhi.w	800c11c <_dtoa_r+0x444>
 800bfda:	2c00      	cmp	r4, #0
 800bfdc:	f000 809e 	beq.w	800c11c <_dtoa_r+0x444>
 800bfe0:	2f00      	cmp	r7, #0
 800bfe2:	dd33      	ble.n	800c04c <_dtoa_r+0x374>
 800bfe4:	4b9c      	ldr	r3, [pc, #624]	@ (800c258 <_dtoa_r+0x580>)
 800bfe6:	f007 020f 	and.w	r2, r7, #15
 800bfea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bfee:	ed93 7b00 	vldr	d7, [r3]
 800bff2:	05f8      	lsls	r0, r7, #23
 800bff4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bff8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bffc:	d516      	bpl.n	800c02c <_dtoa_r+0x354>
 800bffe:	4b97      	ldr	r3, [pc, #604]	@ (800c25c <_dtoa_r+0x584>)
 800c000:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c004:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c008:	f7f4 fc48 	bl	800089c <__aeabi_ddiv>
 800c00c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c010:	f004 040f 	and.w	r4, r4, #15
 800c014:	2603      	movs	r6, #3
 800c016:	4d91      	ldr	r5, [pc, #580]	@ (800c25c <_dtoa_r+0x584>)
 800c018:	b954      	cbnz	r4, 800c030 <_dtoa_r+0x358>
 800c01a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c01e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c022:	f7f4 fc3b 	bl	800089c <__aeabi_ddiv>
 800c026:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c02a:	e028      	b.n	800c07e <_dtoa_r+0x3a6>
 800c02c:	2602      	movs	r6, #2
 800c02e:	e7f2      	b.n	800c016 <_dtoa_r+0x33e>
 800c030:	07e1      	lsls	r1, r4, #31
 800c032:	d508      	bpl.n	800c046 <_dtoa_r+0x36e>
 800c034:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c038:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c03c:	f7f4 fb04 	bl	8000648 <__aeabi_dmul>
 800c040:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c044:	3601      	adds	r6, #1
 800c046:	1064      	asrs	r4, r4, #1
 800c048:	3508      	adds	r5, #8
 800c04a:	e7e5      	b.n	800c018 <_dtoa_r+0x340>
 800c04c:	f000 80af 	beq.w	800c1ae <_dtoa_r+0x4d6>
 800c050:	427c      	negs	r4, r7
 800c052:	4b81      	ldr	r3, [pc, #516]	@ (800c258 <_dtoa_r+0x580>)
 800c054:	4d81      	ldr	r5, [pc, #516]	@ (800c25c <_dtoa_r+0x584>)
 800c056:	f004 020f 	and.w	r2, r4, #15
 800c05a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c062:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c066:	f7f4 faef 	bl	8000648 <__aeabi_dmul>
 800c06a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c06e:	1124      	asrs	r4, r4, #4
 800c070:	2300      	movs	r3, #0
 800c072:	2602      	movs	r6, #2
 800c074:	2c00      	cmp	r4, #0
 800c076:	f040 808f 	bne.w	800c198 <_dtoa_r+0x4c0>
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d1d3      	bne.n	800c026 <_dtoa_r+0x34e>
 800c07e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c080:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c084:	2b00      	cmp	r3, #0
 800c086:	f000 8094 	beq.w	800c1b2 <_dtoa_r+0x4da>
 800c08a:	4b75      	ldr	r3, [pc, #468]	@ (800c260 <_dtoa_r+0x588>)
 800c08c:	2200      	movs	r2, #0
 800c08e:	4620      	mov	r0, r4
 800c090:	4629      	mov	r1, r5
 800c092:	f7f4 fd4b 	bl	8000b2c <__aeabi_dcmplt>
 800c096:	2800      	cmp	r0, #0
 800c098:	f000 808b 	beq.w	800c1b2 <_dtoa_r+0x4da>
 800c09c:	9b03      	ldr	r3, [sp, #12]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	f000 8087 	beq.w	800c1b2 <_dtoa_r+0x4da>
 800c0a4:	f1bb 0f00 	cmp.w	fp, #0
 800c0a8:	dd34      	ble.n	800c114 <_dtoa_r+0x43c>
 800c0aa:	4620      	mov	r0, r4
 800c0ac:	4b6d      	ldr	r3, [pc, #436]	@ (800c264 <_dtoa_r+0x58c>)
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	4629      	mov	r1, r5
 800c0b2:	f7f4 fac9 	bl	8000648 <__aeabi_dmul>
 800c0b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c0ba:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c0be:	3601      	adds	r6, #1
 800c0c0:	465c      	mov	r4, fp
 800c0c2:	4630      	mov	r0, r6
 800c0c4:	f7f4 fa56 	bl	8000574 <__aeabi_i2d>
 800c0c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c0cc:	f7f4 fabc 	bl	8000648 <__aeabi_dmul>
 800c0d0:	4b65      	ldr	r3, [pc, #404]	@ (800c268 <_dtoa_r+0x590>)
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	f7f4 f902 	bl	80002dc <__adddf3>
 800c0d8:	4605      	mov	r5, r0
 800c0da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c0de:	2c00      	cmp	r4, #0
 800c0e0:	d16a      	bne.n	800c1b8 <_dtoa_r+0x4e0>
 800c0e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c0e6:	4b61      	ldr	r3, [pc, #388]	@ (800c26c <_dtoa_r+0x594>)
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	f7f4 f8f5 	bl	80002d8 <__aeabi_dsub>
 800c0ee:	4602      	mov	r2, r0
 800c0f0:	460b      	mov	r3, r1
 800c0f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c0f6:	462a      	mov	r2, r5
 800c0f8:	4633      	mov	r3, r6
 800c0fa:	f7f4 fd35 	bl	8000b68 <__aeabi_dcmpgt>
 800c0fe:	2800      	cmp	r0, #0
 800c100:	f040 8298 	bne.w	800c634 <_dtoa_r+0x95c>
 800c104:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c108:	462a      	mov	r2, r5
 800c10a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c10e:	f7f4 fd0d 	bl	8000b2c <__aeabi_dcmplt>
 800c112:	bb38      	cbnz	r0, 800c164 <_dtoa_r+0x48c>
 800c114:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c118:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c11c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c11e:	2b00      	cmp	r3, #0
 800c120:	f2c0 8157 	blt.w	800c3d2 <_dtoa_r+0x6fa>
 800c124:	2f0e      	cmp	r7, #14
 800c126:	f300 8154 	bgt.w	800c3d2 <_dtoa_r+0x6fa>
 800c12a:	4b4b      	ldr	r3, [pc, #300]	@ (800c258 <_dtoa_r+0x580>)
 800c12c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c130:	ed93 7b00 	vldr	d7, [r3]
 800c134:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c136:	2b00      	cmp	r3, #0
 800c138:	ed8d 7b00 	vstr	d7, [sp]
 800c13c:	f280 80e5 	bge.w	800c30a <_dtoa_r+0x632>
 800c140:	9b03      	ldr	r3, [sp, #12]
 800c142:	2b00      	cmp	r3, #0
 800c144:	f300 80e1 	bgt.w	800c30a <_dtoa_r+0x632>
 800c148:	d10c      	bne.n	800c164 <_dtoa_r+0x48c>
 800c14a:	4b48      	ldr	r3, [pc, #288]	@ (800c26c <_dtoa_r+0x594>)
 800c14c:	2200      	movs	r2, #0
 800c14e:	ec51 0b17 	vmov	r0, r1, d7
 800c152:	f7f4 fa79 	bl	8000648 <__aeabi_dmul>
 800c156:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c15a:	f7f4 fcfb 	bl	8000b54 <__aeabi_dcmpge>
 800c15e:	2800      	cmp	r0, #0
 800c160:	f000 8266 	beq.w	800c630 <_dtoa_r+0x958>
 800c164:	2400      	movs	r4, #0
 800c166:	4625      	mov	r5, r4
 800c168:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c16a:	4656      	mov	r6, sl
 800c16c:	ea6f 0803 	mvn.w	r8, r3
 800c170:	2700      	movs	r7, #0
 800c172:	4621      	mov	r1, r4
 800c174:	4648      	mov	r0, r9
 800c176:	f000 fcbf 	bl	800caf8 <_Bfree>
 800c17a:	2d00      	cmp	r5, #0
 800c17c:	f000 80bd 	beq.w	800c2fa <_dtoa_r+0x622>
 800c180:	b12f      	cbz	r7, 800c18e <_dtoa_r+0x4b6>
 800c182:	42af      	cmp	r7, r5
 800c184:	d003      	beq.n	800c18e <_dtoa_r+0x4b6>
 800c186:	4639      	mov	r1, r7
 800c188:	4648      	mov	r0, r9
 800c18a:	f000 fcb5 	bl	800caf8 <_Bfree>
 800c18e:	4629      	mov	r1, r5
 800c190:	4648      	mov	r0, r9
 800c192:	f000 fcb1 	bl	800caf8 <_Bfree>
 800c196:	e0b0      	b.n	800c2fa <_dtoa_r+0x622>
 800c198:	07e2      	lsls	r2, r4, #31
 800c19a:	d505      	bpl.n	800c1a8 <_dtoa_r+0x4d0>
 800c19c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c1a0:	f7f4 fa52 	bl	8000648 <__aeabi_dmul>
 800c1a4:	3601      	adds	r6, #1
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	1064      	asrs	r4, r4, #1
 800c1aa:	3508      	adds	r5, #8
 800c1ac:	e762      	b.n	800c074 <_dtoa_r+0x39c>
 800c1ae:	2602      	movs	r6, #2
 800c1b0:	e765      	b.n	800c07e <_dtoa_r+0x3a6>
 800c1b2:	9c03      	ldr	r4, [sp, #12]
 800c1b4:	46b8      	mov	r8, r7
 800c1b6:	e784      	b.n	800c0c2 <_dtoa_r+0x3ea>
 800c1b8:	4b27      	ldr	r3, [pc, #156]	@ (800c258 <_dtoa_r+0x580>)
 800c1ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c1bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c1c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c1c4:	4454      	add	r4, sl
 800c1c6:	2900      	cmp	r1, #0
 800c1c8:	d054      	beq.n	800c274 <_dtoa_r+0x59c>
 800c1ca:	4929      	ldr	r1, [pc, #164]	@ (800c270 <_dtoa_r+0x598>)
 800c1cc:	2000      	movs	r0, #0
 800c1ce:	f7f4 fb65 	bl	800089c <__aeabi_ddiv>
 800c1d2:	4633      	mov	r3, r6
 800c1d4:	462a      	mov	r2, r5
 800c1d6:	f7f4 f87f 	bl	80002d8 <__aeabi_dsub>
 800c1da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c1de:	4656      	mov	r6, sl
 800c1e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c1e4:	f7f4 fce0 	bl	8000ba8 <__aeabi_d2iz>
 800c1e8:	4605      	mov	r5, r0
 800c1ea:	f7f4 f9c3 	bl	8000574 <__aeabi_i2d>
 800c1ee:	4602      	mov	r2, r0
 800c1f0:	460b      	mov	r3, r1
 800c1f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c1f6:	f7f4 f86f 	bl	80002d8 <__aeabi_dsub>
 800c1fa:	3530      	adds	r5, #48	@ 0x30
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	460b      	mov	r3, r1
 800c200:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c204:	f806 5b01 	strb.w	r5, [r6], #1
 800c208:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c20c:	f7f4 fc8e 	bl	8000b2c <__aeabi_dcmplt>
 800c210:	2800      	cmp	r0, #0
 800c212:	d172      	bne.n	800c2fa <_dtoa_r+0x622>
 800c214:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c218:	4911      	ldr	r1, [pc, #68]	@ (800c260 <_dtoa_r+0x588>)
 800c21a:	2000      	movs	r0, #0
 800c21c:	f7f4 f85c 	bl	80002d8 <__aeabi_dsub>
 800c220:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c224:	f7f4 fc82 	bl	8000b2c <__aeabi_dcmplt>
 800c228:	2800      	cmp	r0, #0
 800c22a:	f040 80b4 	bne.w	800c396 <_dtoa_r+0x6be>
 800c22e:	42a6      	cmp	r6, r4
 800c230:	f43f af70 	beq.w	800c114 <_dtoa_r+0x43c>
 800c234:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c238:	4b0a      	ldr	r3, [pc, #40]	@ (800c264 <_dtoa_r+0x58c>)
 800c23a:	2200      	movs	r2, #0
 800c23c:	f7f4 fa04 	bl	8000648 <__aeabi_dmul>
 800c240:	4b08      	ldr	r3, [pc, #32]	@ (800c264 <_dtoa_r+0x58c>)
 800c242:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c246:	2200      	movs	r2, #0
 800c248:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c24c:	f7f4 f9fc 	bl	8000648 <__aeabi_dmul>
 800c250:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c254:	e7c4      	b.n	800c1e0 <_dtoa_r+0x508>
 800c256:	bf00      	nop
 800c258:	08022390 	.word	0x08022390
 800c25c:	08022368 	.word	0x08022368
 800c260:	3ff00000 	.word	0x3ff00000
 800c264:	40240000 	.word	0x40240000
 800c268:	401c0000 	.word	0x401c0000
 800c26c:	40140000 	.word	0x40140000
 800c270:	3fe00000 	.word	0x3fe00000
 800c274:	4631      	mov	r1, r6
 800c276:	4628      	mov	r0, r5
 800c278:	f7f4 f9e6 	bl	8000648 <__aeabi_dmul>
 800c27c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c280:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c282:	4656      	mov	r6, sl
 800c284:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c288:	f7f4 fc8e 	bl	8000ba8 <__aeabi_d2iz>
 800c28c:	4605      	mov	r5, r0
 800c28e:	f7f4 f971 	bl	8000574 <__aeabi_i2d>
 800c292:	4602      	mov	r2, r0
 800c294:	460b      	mov	r3, r1
 800c296:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c29a:	f7f4 f81d 	bl	80002d8 <__aeabi_dsub>
 800c29e:	3530      	adds	r5, #48	@ 0x30
 800c2a0:	f806 5b01 	strb.w	r5, [r6], #1
 800c2a4:	4602      	mov	r2, r0
 800c2a6:	460b      	mov	r3, r1
 800c2a8:	42a6      	cmp	r6, r4
 800c2aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c2ae:	f04f 0200 	mov.w	r2, #0
 800c2b2:	d124      	bne.n	800c2fe <_dtoa_r+0x626>
 800c2b4:	4baf      	ldr	r3, [pc, #700]	@ (800c574 <_dtoa_r+0x89c>)
 800c2b6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c2ba:	f7f4 f80f 	bl	80002dc <__adddf3>
 800c2be:	4602      	mov	r2, r0
 800c2c0:	460b      	mov	r3, r1
 800c2c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c2c6:	f7f4 fc4f 	bl	8000b68 <__aeabi_dcmpgt>
 800c2ca:	2800      	cmp	r0, #0
 800c2cc:	d163      	bne.n	800c396 <_dtoa_r+0x6be>
 800c2ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c2d2:	49a8      	ldr	r1, [pc, #672]	@ (800c574 <_dtoa_r+0x89c>)
 800c2d4:	2000      	movs	r0, #0
 800c2d6:	f7f3 ffff 	bl	80002d8 <__aeabi_dsub>
 800c2da:	4602      	mov	r2, r0
 800c2dc:	460b      	mov	r3, r1
 800c2de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c2e2:	f7f4 fc23 	bl	8000b2c <__aeabi_dcmplt>
 800c2e6:	2800      	cmp	r0, #0
 800c2e8:	f43f af14 	beq.w	800c114 <_dtoa_r+0x43c>
 800c2ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c2ee:	1e73      	subs	r3, r6, #1
 800c2f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c2f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c2f6:	2b30      	cmp	r3, #48	@ 0x30
 800c2f8:	d0f8      	beq.n	800c2ec <_dtoa_r+0x614>
 800c2fa:	4647      	mov	r7, r8
 800c2fc:	e03b      	b.n	800c376 <_dtoa_r+0x69e>
 800c2fe:	4b9e      	ldr	r3, [pc, #632]	@ (800c578 <_dtoa_r+0x8a0>)
 800c300:	f7f4 f9a2 	bl	8000648 <__aeabi_dmul>
 800c304:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c308:	e7bc      	b.n	800c284 <_dtoa_r+0x5ac>
 800c30a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c30e:	4656      	mov	r6, sl
 800c310:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c314:	4620      	mov	r0, r4
 800c316:	4629      	mov	r1, r5
 800c318:	f7f4 fac0 	bl	800089c <__aeabi_ddiv>
 800c31c:	f7f4 fc44 	bl	8000ba8 <__aeabi_d2iz>
 800c320:	4680      	mov	r8, r0
 800c322:	f7f4 f927 	bl	8000574 <__aeabi_i2d>
 800c326:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c32a:	f7f4 f98d 	bl	8000648 <__aeabi_dmul>
 800c32e:	4602      	mov	r2, r0
 800c330:	460b      	mov	r3, r1
 800c332:	4620      	mov	r0, r4
 800c334:	4629      	mov	r1, r5
 800c336:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c33a:	f7f3 ffcd 	bl	80002d8 <__aeabi_dsub>
 800c33e:	f806 4b01 	strb.w	r4, [r6], #1
 800c342:	9d03      	ldr	r5, [sp, #12]
 800c344:	eba6 040a 	sub.w	r4, r6, sl
 800c348:	42a5      	cmp	r5, r4
 800c34a:	4602      	mov	r2, r0
 800c34c:	460b      	mov	r3, r1
 800c34e:	d133      	bne.n	800c3b8 <_dtoa_r+0x6e0>
 800c350:	f7f3 ffc4 	bl	80002dc <__adddf3>
 800c354:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c358:	4604      	mov	r4, r0
 800c35a:	460d      	mov	r5, r1
 800c35c:	f7f4 fc04 	bl	8000b68 <__aeabi_dcmpgt>
 800c360:	b9c0      	cbnz	r0, 800c394 <_dtoa_r+0x6bc>
 800c362:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c366:	4620      	mov	r0, r4
 800c368:	4629      	mov	r1, r5
 800c36a:	f7f4 fbd5 	bl	8000b18 <__aeabi_dcmpeq>
 800c36e:	b110      	cbz	r0, 800c376 <_dtoa_r+0x69e>
 800c370:	f018 0f01 	tst.w	r8, #1
 800c374:	d10e      	bne.n	800c394 <_dtoa_r+0x6bc>
 800c376:	9902      	ldr	r1, [sp, #8]
 800c378:	4648      	mov	r0, r9
 800c37a:	f000 fbbd 	bl	800caf8 <_Bfree>
 800c37e:	2300      	movs	r3, #0
 800c380:	7033      	strb	r3, [r6, #0]
 800c382:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c384:	3701      	adds	r7, #1
 800c386:	601f      	str	r7, [r3, #0]
 800c388:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	f000 824b 	beq.w	800c826 <_dtoa_r+0xb4e>
 800c390:	601e      	str	r6, [r3, #0]
 800c392:	e248      	b.n	800c826 <_dtoa_r+0xb4e>
 800c394:	46b8      	mov	r8, r7
 800c396:	4633      	mov	r3, r6
 800c398:	461e      	mov	r6, r3
 800c39a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c39e:	2a39      	cmp	r2, #57	@ 0x39
 800c3a0:	d106      	bne.n	800c3b0 <_dtoa_r+0x6d8>
 800c3a2:	459a      	cmp	sl, r3
 800c3a4:	d1f8      	bne.n	800c398 <_dtoa_r+0x6c0>
 800c3a6:	2230      	movs	r2, #48	@ 0x30
 800c3a8:	f108 0801 	add.w	r8, r8, #1
 800c3ac:	f88a 2000 	strb.w	r2, [sl]
 800c3b0:	781a      	ldrb	r2, [r3, #0]
 800c3b2:	3201      	adds	r2, #1
 800c3b4:	701a      	strb	r2, [r3, #0]
 800c3b6:	e7a0      	b.n	800c2fa <_dtoa_r+0x622>
 800c3b8:	4b6f      	ldr	r3, [pc, #444]	@ (800c578 <_dtoa_r+0x8a0>)
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	f7f4 f944 	bl	8000648 <__aeabi_dmul>
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	4604      	mov	r4, r0
 800c3c6:	460d      	mov	r5, r1
 800c3c8:	f7f4 fba6 	bl	8000b18 <__aeabi_dcmpeq>
 800c3cc:	2800      	cmp	r0, #0
 800c3ce:	d09f      	beq.n	800c310 <_dtoa_r+0x638>
 800c3d0:	e7d1      	b.n	800c376 <_dtoa_r+0x69e>
 800c3d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c3d4:	2a00      	cmp	r2, #0
 800c3d6:	f000 80ea 	beq.w	800c5ae <_dtoa_r+0x8d6>
 800c3da:	9a07      	ldr	r2, [sp, #28]
 800c3dc:	2a01      	cmp	r2, #1
 800c3de:	f300 80cd 	bgt.w	800c57c <_dtoa_r+0x8a4>
 800c3e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c3e4:	2a00      	cmp	r2, #0
 800c3e6:	f000 80c1 	beq.w	800c56c <_dtoa_r+0x894>
 800c3ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c3ee:	9c08      	ldr	r4, [sp, #32]
 800c3f0:	9e00      	ldr	r6, [sp, #0]
 800c3f2:	9a00      	ldr	r2, [sp, #0]
 800c3f4:	441a      	add	r2, r3
 800c3f6:	9200      	str	r2, [sp, #0]
 800c3f8:	9a06      	ldr	r2, [sp, #24]
 800c3fa:	2101      	movs	r1, #1
 800c3fc:	441a      	add	r2, r3
 800c3fe:	4648      	mov	r0, r9
 800c400:	9206      	str	r2, [sp, #24]
 800c402:	f000 fc2d 	bl	800cc60 <__i2b>
 800c406:	4605      	mov	r5, r0
 800c408:	b166      	cbz	r6, 800c424 <_dtoa_r+0x74c>
 800c40a:	9b06      	ldr	r3, [sp, #24]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	dd09      	ble.n	800c424 <_dtoa_r+0x74c>
 800c410:	42b3      	cmp	r3, r6
 800c412:	9a00      	ldr	r2, [sp, #0]
 800c414:	bfa8      	it	ge
 800c416:	4633      	movge	r3, r6
 800c418:	1ad2      	subs	r2, r2, r3
 800c41a:	9200      	str	r2, [sp, #0]
 800c41c:	9a06      	ldr	r2, [sp, #24]
 800c41e:	1af6      	subs	r6, r6, r3
 800c420:	1ad3      	subs	r3, r2, r3
 800c422:	9306      	str	r3, [sp, #24]
 800c424:	9b08      	ldr	r3, [sp, #32]
 800c426:	b30b      	cbz	r3, 800c46c <_dtoa_r+0x794>
 800c428:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	f000 80c6 	beq.w	800c5bc <_dtoa_r+0x8e4>
 800c430:	2c00      	cmp	r4, #0
 800c432:	f000 80c0 	beq.w	800c5b6 <_dtoa_r+0x8de>
 800c436:	4629      	mov	r1, r5
 800c438:	4622      	mov	r2, r4
 800c43a:	4648      	mov	r0, r9
 800c43c:	f000 fcc8 	bl	800cdd0 <__pow5mult>
 800c440:	9a02      	ldr	r2, [sp, #8]
 800c442:	4601      	mov	r1, r0
 800c444:	4605      	mov	r5, r0
 800c446:	4648      	mov	r0, r9
 800c448:	f000 fc20 	bl	800cc8c <__multiply>
 800c44c:	9902      	ldr	r1, [sp, #8]
 800c44e:	4680      	mov	r8, r0
 800c450:	4648      	mov	r0, r9
 800c452:	f000 fb51 	bl	800caf8 <_Bfree>
 800c456:	9b08      	ldr	r3, [sp, #32]
 800c458:	1b1b      	subs	r3, r3, r4
 800c45a:	9308      	str	r3, [sp, #32]
 800c45c:	f000 80b1 	beq.w	800c5c2 <_dtoa_r+0x8ea>
 800c460:	9a08      	ldr	r2, [sp, #32]
 800c462:	4641      	mov	r1, r8
 800c464:	4648      	mov	r0, r9
 800c466:	f000 fcb3 	bl	800cdd0 <__pow5mult>
 800c46a:	9002      	str	r0, [sp, #8]
 800c46c:	2101      	movs	r1, #1
 800c46e:	4648      	mov	r0, r9
 800c470:	f000 fbf6 	bl	800cc60 <__i2b>
 800c474:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c476:	4604      	mov	r4, r0
 800c478:	2b00      	cmp	r3, #0
 800c47a:	f000 81d8 	beq.w	800c82e <_dtoa_r+0xb56>
 800c47e:	461a      	mov	r2, r3
 800c480:	4601      	mov	r1, r0
 800c482:	4648      	mov	r0, r9
 800c484:	f000 fca4 	bl	800cdd0 <__pow5mult>
 800c488:	9b07      	ldr	r3, [sp, #28]
 800c48a:	2b01      	cmp	r3, #1
 800c48c:	4604      	mov	r4, r0
 800c48e:	f300 809f 	bgt.w	800c5d0 <_dtoa_r+0x8f8>
 800c492:	9b04      	ldr	r3, [sp, #16]
 800c494:	2b00      	cmp	r3, #0
 800c496:	f040 8097 	bne.w	800c5c8 <_dtoa_r+0x8f0>
 800c49a:	9b05      	ldr	r3, [sp, #20]
 800c49c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	f040 8093 	bne.w	800c5cc <_dtoa_r+0x8f4>
 800c4a6:	9b05      	ldr	r3, [sp, #20]
 800c4a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c4ac:	0d1b      	lsrs	r3, r3, #20
 800c4ae:	051b      	lsls	r3, r3, #20
 800c4b0:	b133      	cbz	r3, 800c4c0 <_dtoa_r+0x7e8>
 800c4b2:	9b00      	ldr	r3, [sp, #0]
 800c4b4:	3301      	adds	r3, #1
 800c4b6:	9300      	str	r3, [sp, #0]
 800c4b8:	9b06      	ldr	r3, [sp, #24]
 800c4ba:	3301      	adds	r3, #1
 800c4bc:	9306      	str	r3, [sp, #24]
 800c4be:	2301      	movs	r3, #1
 800c4c0:	9308      	str	r3, [sp, #32]
 800c4c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	f000 81b8 	beq.w	800c83a <_dtoa_r+0xb62>
 800c4ca:	6923      	ldr	r3, [r4, #16]
 800c4cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c4d0:	6918      	ldr	r0, [r3, #16]
 800c4d2:	f000 fb79 	bl	800cbc8 <__hi0bits>
 800c4d6:	f1c0 0020 	rsb	r0, r0, #32
 800c4da:	9b06      	ldr	r3, [sp, #24]
 800c4dc:	4418      	add	r0, r3
 800c4de:	f010 001f 	ands.w	r0, r0, #31
 800c4e2:	f000 8082 	beq.w	800c5ea <_dtoa_r+0x912>
 800c4e6:	f1c0 0320 	rsb	r3, r0, #32
 800c4ea:	2b04      	cmp	r3, #4
 800c4ec:	dd73      	ble.n	800c5d6 <_dtoa_r+0x8fe>
 800c4ee:	9b00      	ldr	r3, [sp, #0]
 800c4f0:	f1c0 001c 	rsb	r0, r0, #28
 800c4f4:	4403      	add	r3, r0
 800c4f6:	9300      	str	r3, [sp, #0]
 800c4f8:	9b06      	ldr	r3, [sp, #24]
 800c4fa:	4403      	add	r3, r0
 800c4fc:	4406      	add	r6, r0
 800c4fe:	9306      	str	r3, [sp, #24]
 800c500:	9b00      	ldr	r3, [sp, #0]
 800c502:	2b00      	cmp	r3, #0
 800c504:	dd05      	ble.n	800c512 <_dtoa_r+0x83a>
 800c506:	9902      	ldr	r1, [sp, #8]
 800c508:	461a      	mov	r2, r3
 800c50a:	4648      	mov	r0, r9
 800c50c:	f000 fcba 	bl	800ce84 <__lshift>
 800c510:	9002      	str	r0, [sp, #8]
 800c512:	9b06      	ldr	r3, [sp, #24]
 800c514:	2b00      	cmp	r3, #0
 800c516:	dd05      	ble.n	800c524 <_dtoa_r+0x84c>
 800c518:	4621      	mov	r1, r4
 800c51a:	461a      	mov	r2, r3
 800c51c:	4648      	mov	r0, r9
 800c51e:	f000 fcb1 	bl	800ce84 <__lshift>
 800c522:	4604      	mov	r4, r0
 800c524:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c526:	2b00      	cmp	r3, #0
 800c528:	d061      	beq.n	800c5ee <_dtoa_r+0x916>
 800c52a:	9802      	ldr	r0, [sp, #8]
 800c52c:	4621      	mov	r1, r4
 800c52e:	f000 fd15 	bl	800cf5c <__mcmp>
 800c532:	2800      	cmp	r0, #0
 800c534:	da5b      	bge.n	800c5ee <_dtoa_r+0x916>
 800c536:	2300      	movs	r3, #0
 800c538:	9902      	ldr	r1, [sp, #8]
 800c53a:	220a      	movs	r2, #10
 800c53c:	4648      	mov	r0, r9
 800c53e:	f000 fafd 	bl	800cb3c <__multadd>
 800c542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c544:	9002      	str	r0, [sp, #8]
 800c546:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	f000 8177 	beq.w	800c83e <_dtoa_r+0xb66>
 800c550:	4629      	mov	r1, r5
 800c552:	2300      	movs	r3, #0
 800c554:	220a      	movs	r2, #10
 800c556:	4648      	mov	r0, r9
 800c558:	f000 faf0 	bl	800cb3c <__multadd>
 800c55c:	f1bb 0f00 	cmp.w	fp, #0
 800c560:	4605      	mov	r5, r0
 800c562:	dc6f      	bgt.n	800c644 <_dtoa_r+0x96c>
 800c564:	9b07      	ldr	r3, [sp, #28]
 800c566:	2b02      	cmp	r3, #2
 800c568:	dc49      	bgt.n	800c5fe <_dtoa_r+0x926>
 800c56a:	e06b      	b.n	800c644 <_dtoa_r+0x96c>
 800c56c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c56e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c572:	e73c      	b.n	800c3ee <_dtoa_r+0x716>
 800c574:	3fe00000 	.word	0x3fe00000
 800c578:	40240000 	.word	0x40240000
 800c57c:	9b03      	ldr	r3, [sp, #12]
 800c57e:	1e5c      	subs	r4, r3, #1
 800c580:	9b08      	ldr	r3, [sp, #32]
 800c582:	42a3      	cmp	r3, r4
 800c584:	db09      	blt.n	800c59a <_dtoa_r+0x8c2>
 800c586:	1b1c      	subs	r4, r3, r4
 800c588:	9b03      	ldr	r3, [sp, #12]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	f6bf af30 	bge.w	800c3f0 <_dtoa_r+0x718>
 800c590:	9b00      	ldr	r3, [sp, #0]
 800c592:	9a03      	ldr	r2, [sp, #12]
 800c594:	1a9e      	subs	r6, r3, r2
 800c596:	2300      	movs	r3, #0
 800c598:	e72b      	b.n	800c3f2 <_dtoa_r+0x71a>
 800c59a:	9b08      	ldr	r3, [sp, #32]
 800c59c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c59e:	9408      	str	r4, [sp, #32]
 800c5a0:	1ae3      	subs	r3, r4, r3
 800c5a2:	441a      	add	r2, r3
 800c5a4:	9e00      	ldr	r6, [sp, #0]
 800c5a6:	9b03      	ldr	r3, [sp, #12]
 800c5a8:	920d      	str	r2, [sp, #52]	@ 0x34
 800c5aa:	2400      	movs	r4, #0
 800c5ac:	e721      	b.n	800c3f2 <_dtoa_r+0x71a>
 800c5ae:	9c08      	ldr	r4, [sp, #32]
 800c5b0:	9e00      	ldr	r6, [sp, #0]
 800c5b2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c5b4:	e728      	b.n	800c408 <_dtoa_r+0x730>
 800c5b6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c5ba:	e751      	b.n	800c460 <_dtoa_r+0x788>
 800c5bc:	9a08      	ldr	r2, [sp, #32]
 800c5be:	9902      	ldr	r1, [sp, #8]
 800c5c0:	e750      	b.n	800c464 <_dtoa_r+0x78c>
 800c5c2:	f8cd 8008 	str.w	r8, [sp, #8]
 800c5c6:	e751      	b.n	800c46c <_dtoa_r+0x794>
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	e779      	b.n	800c4c0 <_dtoa_r+0x7e8>
 800c5cc:	9b04      	ldr	r3, [sp, #16]
 800c5ce:	e777      	b.n	800c4c0 <_dtoa_r+0x7e8>
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	9308      	str	r3, [sp, #32]
 800c5d4:	e779      	b.n	800c4ca <_dtoa_r+0x7f2>
 800c5d6:	d093      	beq.n	800c500 <_dtoa_r+0x828>
 800c5d8:	9a00      	ldr	r2, [sp, #0]
 800c5da:	331c      	adds	r3, #28
 800c5dc:	441a      	add	r2, r3
 800c5de:	9200      	str	r2, [sp, #0]
 800c5e0:	9a06      	ldr	r2, [sp, #24]
 800c5e2:	441a      	add	r2, r3
 800c5e4:	441e      	add	r6, r3
 800c5e6:	9206      	str	r2, [sp, #24]
 800c5e8:	e78a      	b.n	800c500 <_dtoa_r+0x828>
 800c5ea:	4603      	mov	r3, r0
 800c5ec:	e7f4      	b.n	800c5d8 <_dtoa_r+0x900>
 800c5ee:	9b03      	ldr	r3, [sp, #12]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	46b8      	mov	r8, r7
 800c5f4:	dc20      	bgt.n	800c638 <_dtoa_r+0x960>
 800c5f6:	469b      	mov	fp, r3
 800c5f8:	9b07      	ldr	r3, [sp, #28]
 800c5fa:	2b02      	cmp	r3, #2
 800c5fc:	dd1e      	ble.n	800c63c <_dtoa_r+0x964>
 800c5fe:	f1bb 0f00 	cmp.w	fp, #0
 800c602:	f47f adb1 	bne.w	800c168 <_dtoa_r+0x490>
 800c606:	4621      	mov	r1, r4
 800c608:	465b      	mov	r3, fp
 800c60a:	2205      	movs	r2, #5
 800c60c:	4648      	mov	r0, r9
 800c60e:	f000 fa95 	bl	800cb3c <__multadd>
 800c612:	4601      	mov	r1, r0
 800c614:	4604      	mov	r4, r0
 800c616:	9802      	ldr	r0, [sp, #8]
 800c618:	f000 fca0 	bl	800cf5c <__mcmp>
 800c61c:	2800      	cmp	r0, #0
 800c61e:	f77f ada3 	ble.w	800c168 <_dtoa_r+0x490>
 800c622:	4656      	mov	r6, sl
 800c624:	2331      	movs	r3, #49	@ 0x31
 800c626:	f806 3b01 	strb.w	r3, [r6], #1
 800c62a:	f108 0801 	add.w	r8, r8, #1
 800c62e:	e59f      	b.n	800c170 <_dtoa_r+0x498>
 800c630:	9c03      	ldr	r4, [sp, #12]
 800c632:	46b8      	mov	r8, r7
 800c634:	4625      	mov	r5, r4
 800c636:	e7f4      	b.n	800c622 <_dtoa_r+0x94a>
 800c638:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c63c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c63e:	2b00      	cmp	r3, #0
 800c640:	f000 8101 	beq.w	800c846 <_dtoa_r+0xb6e>
 800c644:	2e00      	cmp	r6, #0
 800c646:	dd05      	ble.n	800c654 <_dtoa_r+0x97c>
 800c648:	4629      	mov	r1, r5
 800c64a:	4632      	mov	r2, r6
 800c64c:	4648      	mov	r0, r9
 800c64e:	f000 fc19 	bl	800ce84 <__lshift>
 800c652:	4605      	mov	r5, r0
 800c654:	9b08      	ldr	r3, [sp, #32]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d05c      	beq.n	800c714 <_dtoa_r+0xa3c>
 800c65a:	6869      	ldr	r1, [r5, #4]
 800c65c:	4648      	mov	r0, r9
 800c65e:	f000 fa0b 	bl	800ca78 <_Balloc>
 800c662:	4606      	mov	r6, r0
 800c664:	b928      	cbnz	r0, 800c672 <_dtoa_r+0x99a>
 800c666:	4b82      	ldr	r3, [pc, #520]	@ (800c870 <_dtoa_r+0xb98>)
 800c668:	4602      	mov	r2, r0
 800c66a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c66e:	f7ff bb4a 	b.w	800bd06 <_dtoa_r+0x2e>
 800c672:	692a      	ldr	r2, [r5, #16]
 800c674:	3202      	adds	r2, #2
 800c676:	0092      	lsls	r2, r2, #2
 800c678:	f105 010c 	add.w	r1, r5, #12
 800c67c:	300c      	adds	r0, #12
 800c67e:	f7ff fa74 	bl	800bb6a <memcpy>
 800c682:	2201      	movs	r2, #1
 800c684:	4631      	mov	r1, r6
 800c686:	4648      	mov	r0, r9
 800c688:	f000 fbfc 	bl	800ce84 <__lshift>
 800c68c:	f10a 0301 	add.w	r3, sl, #1
 800c690:	9300      	str	r3, [sp, #0]
 800c692:	eb0a 030b 	add.w	r3, sl, fp
 800c696:	9308      	str	r3, [sp, #32]
 800c698:	9b04      	ldr	r3, [sp, #16]
 800c69a:	f003 0301 	and.w	r3, r3, #1
 800c69e:	462f      	mov	r7, r5
 800c6a0:	9306      	str	r3, [sp, #24]
 800c6a2:	4605      	mov	r5, r0
 800c6a4:	9b00      	ldr	r3, [sp, #0]
 800c6a6:	9802      	ldr	r0, [sp, #8]
 800c6a8:	4621      	mov	r1, r4
 800c6aa:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800c6ae:	f7ff fa89 	bl	800bbc4 <quorem>
 800c6b2:	4603      	mov	r3, r0
 800c6b4:	3330      	adds	r3, #48	@ 0x30
 800c6b6:	9003      	str	r0, [sp, #12]
 800c6b8:	4639      	mov	r1, r7
 800c6ba:	9802      	ldr	r0, [sp, #8]
 800c6bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6be:	f000 fc4d 	bl	800cf5c <__mcmp>
 800c6c2:	462a      	mov	r2, r5
 800c6c4:	9004      	str	r0, [sp, #16]
 800c6c6:	4621      	mov	r1, r4
 800c6c8:	4648      	mov	r0, r9
 800c6ca:	f000 fc63 	bl	800cf94 <__mdiff>
 800c6ce:	68c2      	ldr	r2, [r0, #12]
 800c6d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6d2:	4606      	mov	r6, r0
 800c6d4:	bb02      	cbnz	r2, 800c718 <_dtoa_r+0xa40>
 800c6d6:	4601      	mov	r1, r0
 800c6d8:	9802      	ldr	r0, [sp, #8]
 800c6da:	f000 fc3f 	bl	800cf5c <__mcmp>
 800c6de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6e0:	4602      	mov	r2, r0
 800c6e2:	4631      	mov	r1, r6
 800c6e4:	4648      	mov	r0, r9
 800c6e6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c6e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6ea:	f000 fa05 	bl	800caf8 <_Bfree>
 800c6ee:	9b07      	ldr	r3, [sp, #28]
 800c6f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c6f2:	9e00      	ldr	r6, [sp, #0]
 800c6f4:	ea42 0103 	orr.w	r1, r2, r3
 800c6f8:	9b06      	ldr	r3, [sp, #24]
 800c6fa:	4319      	orrs	r1, r3
 800c6fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6fe:	d10d      	bne.n	800c71c <_dtoa_r+0xa44>
 800c700:	2b39      	cmp	r3, #57	@ 0x39
 800c702:	d027      	beq.n	800c754 <_dtoa_r+0xa7c>
 800c704:	9a04      	ldr	r2, [sp, #16]
 800c706:	2a00      	cmp	r2, #0
 800c708:	dd01      	ble.n	800c70e <_dtoa_r+0xa36>
 800c70a:	9b03      	ldr	r3, [sp, #12]
 800c70c:	3331      	adds	r3, #49	@ 0x31
 800c70e:	f88b 3000 	strb.w	r3, [fp]
 800c712:	e52e      	b.n	800c172 <_dtoa_r+0x49a>
 800c714:	4628      	mov	r0, r5
 800c716:	e7b9      	b.n	800c68c <_dtoa_r+0x9b4>
 800c718:	2201      	movs	r2, #1
 800c71a:	e7e2      	b.n	800c6e2 <_dtoa_r+0xa0a>
 800c71c:	9904      	ldr	r1, [sp, #16]
 800c71e:	2900      	cmp	r1, #0
 800c720:	db04      	blt.n	800c72c <_dtoa_r+0xa54>
 800c722:	9807      	ldr	r0, [sp, #28]
 800c724:	4301      	orrs	r1, r0
 800c726:	9806      	ldr	r0, [sp, #24]
 800c728:	4301      	orrs	r1, r0
 800c72a:	d120      	bne.n	800c76e <_dtoa_r+0xa96>
 800c72c:	2a00      	cmp	r2, #0
 800c72e:	ddee      	ble.n	800c70e <_dtoa_r+0xa36>
 800c730:	9902      	ldr	r1, [sp, #8]
 800c732:	9300      	str	r3, [sp, #0]
 800c734:	2201      	movs	r2, #1
 800c736:	4648      	mov	r0, r9
 800c738:	f000 fba4 	bl	800ce84 <__lshift>
 800c73c:	4621      	mov	r1, r4
 800c73e:	9002      	str	r0, [sp, #8]
 800c740:	f000 fc0c 	bl	800cf5c <__mcmp>
 800c744:	2800      	cmp	r0, #0
 800c746:	9b00      	ldr	r3, [sp, #0]
 800c748:	dc02      	bgt.n	800c750 <_dtoa_r+0xa78>
 800c74a:	d1e0      	bne.n	800c70e <_dtoa_r+0xa36>
 800c74c:	07da      	lsls	r2, r3, #31
 800c74e:	d5de      	bpl.n	800c70e <_dtoa_r+0xa36>
 800c750:	2b39      	cmp	r3, #57	@ 0x39
 800c752:	d1da      	bne.n	800c70a <_dtoa_r+0xa32>
 800c754:	2339      	movs	r3, #57	@ 0x39
 800c756:	f88b 3000 	strb.w	r3, [fp]
 800c75a:	4633      	mov	r3, r6
 800c75c:	461e      	mov	r6, r3
 800c75e:	3b01      	subs	r3, #1
 800c760:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c764:	2a39      	cmp	r2, #57	@ 0x39
 800c766:	d04e      	beq.n	800c806 <_dtoa_r+0xb2e>
 800c768:	3201      	adds	r2, #1
 800c76a:	701a      	strb	r2, [r3, #0]
 800c76c:	e501      	b.n	800c172 <_dtoa_r+0x49a>
 800c76e:	2a00      	cmp	r2, #0
 800c770:	dd03      	ble.n	800c77a <_dtoa_r+0xaa2>
 800c772:	2b39      	cmp	r3, #57	@ 0x39
 800c774:	d0ee      	beq.n	800c754 <_dtoa_r+0xa7c>
 800c776:	3301      	adds	r3, #1
 800c778:	e7c9      	b.n	800c70e <_dtoa_r+0xa36>
 800c77a:	9a00      	ldr	r2, [sp, #0]
 800c77c:	9908      	ldr	r1, [sp, #32]
 800c77e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c782:	428a      	cmp	r2, r1
 800c784:	d028      	beq.n	800c7d8 <_dtoa_r+0xb00>
 800c786:	9902      	ldr	r1, [sp, #8]
 800c788:	2300      	movs	r3, #0
 800c78a:	220a      	movs	r2, #10
 800c78c:	4648      	mov	r0, r9
 800c78e:	f000 f9d5 	bl	800cb3c <__multadd>
 800c792:	42af      	cmp	r7, r5
 800c794:	9002      	str	r0, [sp, #8]
 800c796:	f04f 0300 	mov.w	r3, #0
 800c79a:	f04f 020a 	mov.w	r2, #10
 800c79e:	4639      	mov	r1, r7
 800c7a0:	4648      	mov	r0, r9
 800c7a2:	d107      	bne.n	800c7b4 <_dtoa_r+0xadc>
 800c7a4:	f000 f9ca 	bl	800cb3c <__multadd>
 800c7a8:	4607      	mov	r7, r0
 800c7aa:	4605      	mov	r5, r0
 800c7ac:	9b00      	ldr	r3, [sp, #0]
 800c7ae:	3301      	adds	r3, #1
 800c7b0:	9300      	str	r3, [sp, #0]
 800c7b2:	e777      	b.n	800c6a4 <_dtoa_r+0x9cc>
 800c7b4:	f000 f9c2 	bl	800cb3c <__multadd>
 800c7b8:	4629      	mov	r1, r5
 800c7ba:	4607      	mov	r7, r0
 800c7bc:	2300      	movs	r3, #0
 800c7be:	220a      	movs	r2, #10
 800c7c0:	4648      	mov	r0, r9
 800c7c2:	f000 f9bb 	bl	800cb3c <__multadd>
 800c7c6:	4605      	mov	r5, r0
 800c7c8:	e7f0      	b.n	800c7ac <_dtoa_r+0xad4>
 800c7ca:	f1bb 0f00 	cmp.w	fp, #0
 800c7ce:	bfcc      	ite	gt
 800c7d0:	465e      	movgt	r6, fp
 800c7d2:	2601      	movle	r6, #1
 800c7d4:	4456      	add	r6, sl
 800c7d6:	2700      	movs	r7, #0
 800c7d8:	9902      	ldr	r1, [sp, #8]
 800c7da:	9300      	str	r3, [sp, #0]
 800c7dc:	2201      	movs	r2, #1
 800c7de:	4648      	mov	r0, r9
 800c7e0:	f000 fb50 	bl	800ce84 <__lshift>
 800c7e4:	4621      	mov	r1, r4
 800c7e6:	9002      	str	r0, [sp, #8]
 800c7e8:	f000 fbb8 	bl	800cf5c <__mcmp>
 800c7ec:	2800      	cmp	r0, #0
 800c7ee:	dcb4      	bgt.n	800c75a <_dtoa_r+0xa82>
 800c7f0:	d102      	bne.n	800c7f8 <_dtoa_r+0xb20>
 800c7f2:	9b00      	ldr	r3, [sp, #0]
 800c7f4:	07db      	lsls	r3, r3, #31
 800c7f6:	d4b0      	bmi.n	800c75a <_dtoa_r+0xa82>
 800c7f8:	4633      	mov	r3, r6
 800c7fa:	461e      	mov	r6, r3
 800c7fc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c800:	2a30      	cmp	r2, #48	@ 0x30
 800c802:	d0fa      	beq.n	800c7fa <_dtoa_r+0xb22>
 800c804:	e4b5      	b.n	800c172 <_dtoa_r+0x49a>
 800c806:	459a      	cmp	sl, r3
 800c808:	d1a8      	bne.n	800c75c <_dtoa_r+0xa84>
 800c80a:	2331      	movs	r3, #49	@ 0x31
 800c80c:	f108 0801 	add.w	r8, r8, #1
 800c810:	f88a 3000 	strb.w	r3, [sl]
 800c814:	e4ad      	b.n	800c172 <_dtoa_r+0x49a>
 800c816:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c818:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c874 <_dtoa_r+0xb9c>
 800c81c:	b11b      	cbz	r3, 800c826 <_dtoa_r+0xb4e>
 800c81e:	f10a 0308 	add.w	r3, sl, #8
 800c822:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c824:	6013      	str	r3, [r2, #0]
 800c826:	4650      	mov	r0, sl
 800c828:	b017      	add	sp, #92	@ 0x5c
 800c82a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c82e:	9b07      	ldr	r3, [sp, #28]
 800c830:	2b01      	cmp	r3, #1
 800c832:	f77f ae2e 	ble.w	800c492 <_dtoa_r+0x7ba>
 800c836:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c838:	9308      	str	r3, [sp, #32]
 800c83a:	2001      	movs	r0, #1
 800c83c:	e64d      	b.n	800c4da <_dtoa_r+0x802>
 800c83e:	f1bb 0f00 	cmp.w	fp, #0
 800c842:	f77f aed9 	ble.w	800c5f8 <_dtoa_r+0x920>
 800c846:	4656      	mov	r6, sl
 800c848:	9802      	ldr	r0, [sp, #8]
 800c84a:	4621      	mov	r1, r4
 800c84c:	f7ff f9ba 	bl	800bbc4 <quorem>
 800c850:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c854:	f806 3b01 	strb.w	r3, [r6], #1
 800c858:	eba6 020a 	sub.w	r2, r6, sl
 800c85c:	4593      	cmp	fp, r2
 800c85e:	ddb4      	ble.n	800c7ca <_dtoa_r+0xaf2>
 800c860:	9902      	ldr	r1, [sp, #8]
 800c862:	2300      	movs	r3, #0
 800c864:	220a      	movs	r2, #10
 800c866:	4648      	mov	r0, r9
 800c868:	f000 f968 	bl	800cb3c <__multadd>
 800c86c:	9002      	str	r0, [sp, #8]
 800c86e:	e7eb      	b.n	800c848 <_dtoa_r+0xb70>
 800c870:	080222d0 	.word	0x080222d0
 800c874:	0802226b 	.word	0x0802226b

0800c878 <_free_r>:
 800c878:	b538      	push	{r3, r4, r5, lr}
 800c87a:	4605      	mov	r5, r0
 800c87c:	2900      	cmp	r1, #0
 800c87e:	d041      	beq.n	800c904 <_free_r+0x8c>
 800c880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c884:	1f0c      	subs	r4, r1, #4
 800c886:	2b00      	cmp	r3, #0
 800c888:	bfb8      	it	lt
 800c88a:	18e4      	addlt	r4, r4, r3
 800c88c:	f000 f8e8 	bl	800ca60 <__malloc_lock>
 800c890:	4a1d      	ldr	r2, [pc, #116]	@ (800c908 <_free_r+0x90>)
 800c892:	6813      	ldr	r3, [r2, #0]
 800c894:	b933      	cbnz	r3, 800c8a4 <_free_r+0x2c>
 800c896:	6063      	str	r3, [r4, #4]
 800c898:	6014      	str	r4, [r2, #0]
 800c89a:	4628      	mov	r0, r5
 800c89c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c8a0:	f000 b8e4 	b.w	800ca6c <__malloc_unlock>
 800c8a4:	42a3      	cmp	r3, r4
 800c8a6:	d908      	bls.n	800c8ba <_free_r+0x42>
 800c8a8:	6820      	ldr	r0, [r4, #0]
 800c8aa:	1821      	adds	r1, r4, r0
 800c8ac:	428b      	cmp	r3, r1
 800c8ae:	bf01      	itttt	eq
 800c8b0:	6819      	ldreq	r1, [r3, #0]
 800c8b2:	685b      	ldreq	r3, [r3, #4]
 800c8b4:	1809      	addeq	r1, r1, r0
 800c8b6:	6021      	streq	r1, [r4, #0]
 800c8b8:	e7ed      	b.n	800c896 <_free_r+0x1e>
 800c8ba:	461a      	mov	r2, r3
 800c8bc:	685b      	ldr	r3, [r3, #4]
 800c8be:	b10b      	cbz	r3, 800c8c4 <_free_r+0x4c>
 800c8c0:	42a3      	cmp	r3, r4
 800c8c2:	d9fa      	bls.n	800c8ba <_free_r+0x42>
 800c8c4:	6811      	ldr	r1, [r2, #0]
 800c8c6:	1850      	adds	r0, r2, r1
 800c8c8:	42a0      	cmp	r0, r4
 800c8ca:	d10b      	bne.n	800c8e4 <_free_r+0x6c>
 800c8cc:	6820      	ldr	r0, [r4, #0]
 800c8ce:	4401      	add	r1, r0
 800c8d0:	1850      	adds	r0, r2, r1
 800c8d2:	4283      	cmp	r3, r0
 800c8d4:	6011      	str	r1, [r2, #0]
 800c8d6:	d1e0      	bne.n	800c89a <_free_r+0x22>
 800c8d8:	6818      	ldr	r0, [r3, #0]
 800c8da:	685b      	ldr	r3, [r3, #4]
 800c8dc:	6053      	str	r3, [r2, #4]
 800c8de:	4408      	add	r0, r1
 800c8e0:	6010      	str	r0, [r2, #0]
 800c8e2:	e7da      	b.n	800c89a <_free_r+0x22>
 800c8e4:	d902      	bls.n	800c8ec <_free_r+0x74>
 800c8e6:	230c      	movs	r3, #12
 800c8e8:	602b      	str	r3, [r5, #0]
 800c8ea:	e7d6      	b.n	800c89a <_free_r+0x22>
 800c8ec:	6820      	ldr	r0, [r4, #0]
 800c8ee:	1821      	adds	r1, r4, r0
 800c8f0:	428b      	cmp	r3, r1
 800c8f2:	bf04      	itt	eq
 800c8f4:	6819      	ldreq	r1, [r3, #0]
 800c8f6:	685b      	ldreq	r3, [r3, #4]
 800c8f8:	6063      	str	r3, [r4, #4]
 800c8fa:	bf04      	itt	eq
 800c8fc:	1809      	addeq	r1, r1, r0
 800c8fe:	6021      	streq	r1, [r4, #0]
 800c900:	6054      	str	r4, [r2, #4]
 800c902:	e7ca      	b.n	800c89a <_free_r+0x22>
 800c904:	bd38      	pop	{r3, r4, r5, pc}
 800c906:	bf00      	nop
 800c908:	200997c8 	.word	0x200997c8

0800c90c <malloc>:
 800c90c:	4b02      	ldr	r3, [pc, #8]	@ (800c918 <malloc+0xc>)
 800c90e:	4601      	mov	r1, r0
 800c910:	6818      	ldr	r0, [r3, #0]
 800c912:	f000 b825 	b.w	800c960 <_malloc_r>
 800c916:	bf00      	nop
 800c918:	20000040 	.word	0x20000040

0800c91c <sbrk_aligned>:
 800c91c:	b570      	push	{r4, r5, r6, lr}
 800c91e:	4e0f      	ldr	r6, [pc, #60]	@ (800c95c <sbrk_aligned+0x40>)
 800c920:	460c      	mov	r4, r1
 800c922:	6831      	ldr	r1, [r6, #0]
 800c924:	4605      	mov	r5, r0
 800c926:	b911      	cbnz	r1, 800c92e <sbrk_aligned+0x12>
 800c928:	f000 fe50 	bl	800d5cc <_sbrk_r>
 800c92c:	6030      	str	r0, [r6, #0]
 800c92e:	4621      	mov	r1, r4
 800c930:	4628      	mov	r0, r5
 800c932:	f000 fe4b 	bl	800d5cc <_sbrk_r>
 800c936:	1c43      	adds	r3, r0, #1
 800c938:	d103      	bne.n	800c942 <sbrk_aligned+0x26>
 800c93a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c93e:	4620      	mov	r0, r4
 800c940:	bd70      	pop	{r4, r5, r6, pc}
 800c942:	1cc4      	adds	r4, r0, #3
 800c944:	f024 0403 	bic.w	r4, r4, #3
 800c948:	42a0      	cmp	r0, r4
 800c94a:	d0f8      	beq.n	800c93e <sbrk_aligned+0x22>
 800c94c:	1a21      	subs	r1, r4, r0
 800c94e:	4628      	mov	r0, r5
 800c950:	f000 fe3c 	bl	800d5cc <_sbrk_r>
 800c954:	3001      	adds	r0, #1
 800c956:	d1f2      	bne.n	800c93e <sbrk_aligned+0x22>
 800c958:	e7ef      	b.n	800c93a <sbrk_aligned+0x1e>
 800c95a:	bf00      	nop
 800c95c:	200997c4 	.word	0x200997c4

0800c960 <_malloc_r>:
 800c960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c964:	1ccd      	adds	r5, r1, #3
 800c966:	f025 0503 	bic.w	r5, r5, #3
 800c96a:	3508      	adds	r5, #8
 800c96c:	2d0c      	cmp	r5, #12
 800c96e:	bf38      	it	cc
 800c970:	250c      	movcc	r5, #12
 800c972:	2d00      	cmp	r5, #0
 800c974:	4606      	mov	r6, r0
 800c976:	db01      	blt.n	800c97c <_malloc_r+0x1c>
 800c978:	42a9      	cmp	r1, r5
 800c97a:	d904      	bls.n	800c986 <_malloc_r+0x26>
 800c97c:	230c      	movs	r3, #12
 800c97e:	6033      	str	r3, [r6, #0]
 800c980:	2000      	movs	r0, #0
 800c982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c986:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ca5c <_malloc_r+0xfc>
 800c98a:	f000 f869 	bl	800ca60 <__malloc_lock>
 800c98e:	f8d8 3000 	ldr.w	r3, [r8]
 800c992:	461c      	mov	r4, r3
 800c994:	bb44      	cbnz	r4, 800c9e8 <_malloc_r+0x88>
 800c996:	4629      	mov	r1, r5
 800c998:	4630      	mov	r0, r6
 800c99a:	f7ff ffbf 	bl	800c91c <sbrk_aligned>
 800c99e:	1c43      	adds	r3, r0, #1
 800c9a0:	4604      	mov	r4, r0
 800c9a2:	d158      	bne.n	800ca56 <_malloc_r+0xf6>
 800c9a4:	f8d8 4000 	ldr.w	r4, [r8]
 800c9a8:	4627      	mov	r7, r4
 800c9aa:	2f00      	cmp	r7, #0
 800c9ac:	d143      	bne.n	800ca36 <_malloc_r+0xd6>
 800c9ae:	2c00      	cmp	r4, #0
 800c9b0:	d04b      	beq.n	800ca4a <_malloc_r+0xea>
 800c9b2:	6823      	ldr	r3, [r4, #0]
 800c9b4:	4639      	mov	r1, r7
 800c9b6:	4630      	mov	r0, r6
 800c9b8:	eb04 0903 	add.w	r9, r4, r3
 800c9bc:	f000 fe06 	bl	800d5cc <_sbrk_r>
 800c9c0:	4581      	cmp	r9, r0
 800c9c2:	d142      	bne.n	800ca4a <_malloc_r+0xea>
 800c9c4:	6821      	ldr	r1, [r4, #0]
 800c9c6:	1a6d      	subs	r5, r5, r1
 800c9c8:	4629      	mov	r1, r5
 800c9ca:	4630      	mov	r0, r6
 800c9cc:	f7ff ffa6 	bl	800c91c <sbrk_aligned>
 800c9d0:	3001      	adds	r0, #1
 800c9d2:	d03a      	beq.n	800ca4a <_malloc_r+0xea>
 800c9d4:	6823      	ldr	r3, [r4, #0]
 800c9d6:	442b      	add	r3, r5
 800c9d8:	6023      	str	r3, [r4, #0]
 800c9da:	f8d8 3000 	ldr.w	r3, [r8]
 800c9de:	685a      	ldr	r2, [r3, #4]
 800c9e0:	bb62      	cbnz	r2, 800ca3c <_malloc_r+0xdc>
 800c9e2:	f8c8 7000 	str.w	r7, [r8]
 800c9e6:	e00f      	b.n	800ca08 <_malloc_r+0xa8>
 800c9e8:	6822      	ldr	r2, [r4, #0]
 800c9ea:	1b52      	subs	r2, r2, r5
 800c9ec:	d420      	bmi.n	800ca30 <_malloc_r+0xd0>
 800c9ee:	2a0b      	cmp	r2, #11
 800c9f0:	d917      	bls.n	800ca22 <_malloc_r+0xc2>
 800c9f2:	1961      	adds	r1, r4, r5
 800c9f4:	42a3      	cmp	r3, r4
 800c9f6:	6025      	str	r5, [r4, #0]
 800c9f8:	bf18      	it	ne
 800c9fa:	6059      	strne	r1, [r3, #4]
 800c9fc:	6863      	ldr	r3, [r4, #4]
 800c9fe:	bf08      	it	eq
 800ca00:	f8c8 1000 	streq.w	r1, [r8]
 800ca04:	5162      	str	r2, [r4, r5]
 800ca06:	604b      	str	r3, [r1, #4]
 800ca08:	4630      	mov	r0, r6
 800ca0a:	f000 f82f 	bl	800ca6c <__malloc_unlock>
 800ca0e:	f104 000b 	add.w	r0, r4, #11
 800ca12:	1d23      	adds	r3, r4, #4
 800ca14:	f020 0007 	bic.w	r0, r0, #7
 800ca18:	1ac2      	subs	r2, r0, r3
 800ca1a:	bf1c      	itt	ne
 800ca1c:	1a1b      	subne	r3, r3, r0
 800ca1e:	50a3      	strne	r3, [r4, r2]
 800ca20:	e7af      	b.n	800c982 <_malloc_r+0x22>
 800ca22:	6862      	ldr	r2, [r4, #4]
 800ca24:	42a3      	cmp	r3, r4
 800ca26:	bf0c      	ite	eq
 800ca28:	f8c8 2000 	streq.w	r2, [r8]
 800ca2c:	605a      	strne	r2, [r3, #4]
 800ca2e:	e7eb      	b.n	800ca08 <_malloc_r+0xa8>
 800ca30:	4623      	mov	r3, r4
 800ca32:	6864      	ldr	r4, [r4, #4]
 800ca34:	e7ae      	b.n	800c994 <_malloc_r+0x34>
 800ca36:	463c      	mov	r4, r7
 800ca38:	687f      	ldr	r7, [r7, #4]
 800ca3a:	e7b6      	b.n	800c9aa <_malloc_r+0x4a>
 800ca3c:	461a      	mov	r2, r3
 800ca3e:	685b      	ldr	r3, [r3, #4]
 800ca40:	42a3      	cmp	r3, r4
 800ca42:	d1fb      	bne.n	800ca3c <_malloc_r+0xdc>
 800ca44:	2300      	movs	r3, #0
 800ca46:	6053      	str	r3, [r2, #4]
 800ca48:	e7de      	b.n	800ca08 <_malloc_r+0xa8>
 800ca4a:	230c      	movs	r3, #12
 800ca4c:	6033      	str	r3, [r6, #0]
 800ca4e:	4630      	mov	r0, r6
 800ca50:	f000 f80c 	bl	800ca6c <__malloc_unlock>
 800ca54:	e794      	b.n	800c980 <_malloc_r+0x20>
 800ca56:	6005      	str	r5, [r0, #0]
 800ca58:	e7d6      	b.n	800ca08 <_malloc_r+0xa8>
 800ca5a:	bf00      	nop
 800ca5c:	200997c8 	.word	0x200997c8

0800ca60 <__malloc_lock>:
 800ca60:	4801      	ldr	r0, [pc, #4]	@ (800ca68 <__malloc_lock+0x8>)
 800ca62:	f7ff b880 	b.w	800bb66 <__retarget_lock_acquire_recursive>
 800ca66:	bf00      	nop
 800ca68:	200997c0 	.word	0x200997c0

0800ca6c <__malloc_unlock>:
 800ca6c:	4801      	ldr	r0, [pc, #4]	@ (800ca74 <__malloc_unlock+0x8>)
 800ca6e:	f7ff b87b 	b.w	800bb68 <__retarget_lock_release_recursive>
 800ca72:	bf00      	nop
 800ca74:	200997c0 	.word	0x200997c0

0800ca78 <_Balloc>:
 800ca78:	b570      	push	{r4, r5, r6, lr}
 800ca7a:	69c6      	ldr	r6, [r0, #28]
 800ca7c:	4604      	mov	r4, r0
 800ca7e:	460d      	mov	r5, r1
 800ca80:	b976      	cbnz	r6, 800caa0 <_Balloc+0x28>
 800ca82:	2010      	movs	r0, #16
 800ca84:	f7ff ff42 	bl	800c90c <malloc>
 800ca88:	4602      	mov	r2, r0
 800ca8a:	61e0      	str	r0, [r4, #28]
 800ca8c:	b920      	cbnz	r0, 800ca98 <_Balloc+0x20>
 800ca8e:	4b18      	ldr	r3, [pc, #96]	@ (800caf0 <_Balloc+0x78>)
 800ca90:	4818      	ldr	r0, [pc, #96]	@ (800caf4 <_Balloc+0x7c>)
 800ca92:	216b      	movs	r1, #107	@ 0x6b
 800ca94:	f7ff f878 	bl	800bb88 <__assert_func>
 800ca98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca9c:	6006      	str	r6, [r0, #0]
 800ca9e:	60c6      	str	r6, [r0, #12]
 800caa0:	69e6      	ldr	r6, [r4, #28]
 800caa2:	68f3      	ldr	r3, [r6, #12]
 800caa4:	b183      	cbz	r3, 800cac8 <_Balloc+0x50>
 800caa6:	69e3      	ldr	r3, [r4, #28]
 800caa8:	68db      	ldr	r3, [r3, #12]
 800caaa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800caae:	b9b8      	cbnz	r0, 800cae0 <_Balloc+0x68>
 800cab0:	2101      	movs	r1, #1
 800cab2:	fa01 f605 	lsl.w	r6, r1, r5
 800cab6:	1d72      	adds	r2, r6, #5
 800cab8:	0092      	lsls	r2, r2, #2
 800caba:	4620      	mov	r0, r4
 800cabc:	f000 fd9d 	bl	800d5fa <_calloc_r>
 800cac0:	b160      	cbz	r0, 800cadc <_Balloc+0x64>
 800cac2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cac6:	e00e      	b.n	800cae6 <_Balloc+0x6e>
 800cac8:	2221      	movs	r2, #33	@ 0x21
 800caca:	2104      	movs	r1, #4
 800cacc:	4620      	mov	r0, r4
 800cace:	f000 fd94 	bl	800d5fa <_calloc_r>
 800cad2:	69e3      	ldr	r3, [r4, #28]
 800cad4:	60f0      	str	r0, [r6, #12]
 800cad6:	68db      	ldr	r3, [r3, #12]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d1e4      	bne.n	800caa6 <_Balloc+0x2e>
 800cadc:	2000      	movs	r0, #0
 800cade:	bd70      	pop	{r4, r5, r6, pc}
 800cae0:	6802      	ldr	r2, [r0, #0]
 800cae2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cae6:	2300      	movs	r3, #0
 800cae8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800caec:	e7f7      	b.n	800cade <_Balloc+0x66>
 800caee:	bf00      	nop
 800caf0:	0802218c 	.word	0x0802218c
 800caf4:	080222e1 	.word	0x080222e1

0800caf8 <_Bfree>:
 800caf8:	b570      	push	{r4, r5, r6, lr}
 800cafa:	69c6      	ldr	r6, [r0, #28]
 800cafc:	4605      	mov	r5, r0
 800cafe:	460c      	mov	r4, r1
 800cb00:	b976      	cbnz	r6, 800cb20 <_Bfree+0x28>
 800cb02:	2010      	movs	r0, #16
 800cb04:	f7ff ff02 	bl	800c90c <malloc>
 800cb08:	4602      	mov	r2, r0
 800cb0a:	61e8      	str	r0, [r5, #28]
 800cb0c:	b920      	cbnz	r0, 800cb18 <_Bfree+0x20>
 800cb0e:	4b09      	ldr	r3, [pc, #36]	@ (800cb34 <_Bfree+0x3c>)
 800cb10:	4809      	ldr	r0, [pc, #36]	@ (800cb38 <_Bfree+0x40>)
 800cb12:	218f      	movs	r1, #143	@ 0x8f
 800cb14:	f7ff f838 	bl	800bb88 <__assert_func>
 800cb18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb1c:	6006      	str	r6, [r0, #0]
 800cb1e:	60c6      	str	r6, [r0, #12]
 800cb20:	b13c      	cbz	r4, 800cb32 <_Bfree+0x3a>
 800cb22:	69eb      	ldr	r3, [r5, #28]
 800cb24:	6862      	ldr	r2, [r4, #4]
 800cb26:	68db      	ldr	r3, [r3, #12]
 800cb28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cb2c:	6021      	str	r1, [r4, #0]
 800cb2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cb32:	bd70      	pop	{r4, r5, r6, pc}
 800cb34:	0802218c 	.word	0x0802218c
 800cb38:	080222e1 	.word	0x080222e1

0800cb3c <__multadd>:
 800cb3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb40:	690d      	ldr	r5, [r1, #16]
 800cb42:	4607      	mov	r7, r0
 800cb44:	460c      	mov	r4, r1
 800cb46:	461e      	mov	r6, r3
 800cb48:	f101 0c14 	add.w	ip, r1, #20
 800cb4c:	2000      	movs	r0, #0
 800cb4e:	f8dc 3000 	ldr.w	r3, [ip]
 800cb52:	b299      	uxth	r1, r3
 800cb54:	fb02 6101 	mla	r1, r2, r1, r6
 800cb58:	0c1e      	lsrs	r6, r3, #16
 800cb5a:	0c0b      	lsrs	r3, r1, #16
 800cb5c:	fb02 3306 	mla	r3, r2, r6, r3
 800cb60:	b289      	uxth	r1, r1
 800cb62:	3001      	adds	r0, #1
 800cb64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cb68:	4285      	cmp	r5, r0
 800cb6a:	f84c 1b04 	str.w	r1, [ip], #4
 800cb6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cb72:	dcec      	bgt.n	800cb4e <__multadd+0x12>
 800cb74:	b30e      	cbz	r6, 800cbba <__multadd+0x7e>
 800cb76:	68a3      	ldr	r3, [r4, #8]
 800cb78:	42ab      	cmp	r3, r5
 800cb7a:	dc19      	bgt.n	800cbb0 <__multadd+0x74>
 800cb7c:	6861      	ldr	r1, [r4, #4]
 800cb7e:	4638      	mov	r0, r7
 800cb80:	3101      	adds	r1, #1
 800cb82:	f7ff ff79 	bl	800ca78 <_Balloc>
 800cb86:	4680      	mov	r8, r0
 800cb88:	b928      	cbnz	r0, 800cb96 <__multadd+0x5a>
 800cb8a:	4602      	mov	r2, r0
 800cb8c:	4b0c      	ldr	r3, [pc, #48]	@ (800cbc0 <__multadd+0x84>)
 800cb8e:	480d      	ldr	r0, [pc, #52]	@ (800cbc4 <__multadd+0x88>)
 800cb90:	21ba      	movs	r1, #186	@ 0xba
 800cb92:	f7fe fff9 	bl	800bb88 <__assert_func>
 800cb96:	6922      	ldr	r2, [r4, #16]
 800cb98:	3202      	adds	r2, #2
 800cb9a:	f104 010c 	add.w	r1, r4, #12
 800cb9e:	0092      	lsls	r2, r2, #2
 800cba0:	300c      	adds	r0, #12
 800cba2:	f7fe ffe2 	bl	800bb6a <memcpy>
 800cba6:	4621      	mov	r1, r4
 800cba8:	4638      	mov	r0, r7
 800cbaa:	f7ff ffa5 	bl	800caf8 <_Bfree>
 800cbae:	4644      	mov	r4, r8
 800cbb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cbb4:	3501      	adds	r5, #1
 800cbb6:	615e      	str	r6, [r3, #20]
 800cbb8:	6125      	str	r5, [r4, #16]
 800cbba:	4620      	mov	r0, r4
 800cbbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbc0:	080222d0 	.word	0x080222d0
 800cbc4:	080222e1 	.word	0x080222e1

0800cbc8 <__hi0bits>:
 800cbc8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cbcc:	4603      	mov	r3, r0
 800cbce:	bf36      	itet	cc
 800cbd0:	0403      	lslcc	r3, r0, #16
 800cbd2:	2000      	movcs	r0, #0
 800cbd4:	2010      	movcc	r0, #16
 800cbd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cbda:	bf3c      	itt	cc
 800cbdc:	021b      	lslcc	r3, r3, #8
 800cbde:	3008      	addcc	r0, #8
 800cbe0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cbe4:	bf3c      	itt	cc
 800cbe6:	011b      	lslcc	r3, r3, #4
 800cbe8:	3004      	addcc	r0, #4
 800cbea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbee:	bf3c      	itt	cc
 800cbf0:	009b      	lslcc	r3, r3, #2
 800cbf2:	3002      	addcc	r0, #2
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	db05      	blt.n	800cc04 <__hi0bits+0x3c>
 800cbf8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cbfc:	f100 0001 	add.w	r0, r0, #1
 800cc00:	bf08      	it	eq
 800cc02:	2020      	moveq	r0, #32
 800cc04:	4770      	bx	lr

0800cc06 <__lo0bits>:
 800cc06:	6803      	ldr	r3, [r0, #0]
 800cc08:	4602      	mov	r2, r0
 800cc0a:	f013 0007 	ands.w	r0, r3, #7
 800cc0e:	d00b      	beq.n	800cc28 <__lo0bits+0x22>
 800cc10:	07d9      	lsls	r1, r3, #31
 800cc12:	d421      	bmi.n	800cc58 <__lo0bits+0x52>
 800cc14:	0798      	lsls	r0, r3, #30
 800cc16:	bf49      	itett	mi
 800cc18:	085b      	lsrmi	r3, r3, #1
 800cc1a:	089b      	lsrpl	r3, r3, #2
 800cc1c:	2001      	movmi	r0, #1
 800cc1e:	6013      	strmi	r3, [r2, #0]
 800cc20:	bf5c      	itt	pl
 800cc22:	6013      	strpl	r3, [r2, #0]
 800cc24:	2002      	movpl	r0, #2
 800cc26:	4770      	bx	lr
 800cc28:	b299      	uxth	r1, r3
 800cc2a:	b909      	cbnz	r1, 800cc30 <__lo0bits+0x2a>
 800cc2c:	0c1b      	lsrs	r3, r3, #16
 800cc2e:	2010      	movs	r0, #16
 800cc30:	b2d9      	uxtb	r1, r3
 800cc32:	b909      	cbnz	r1, 800cc38 <__lo0bits+0x32>
 800cc34:	3008      	adds	r0, #8
 800cc36:	0a1b      	lsrs	r3, r3, #8
 800cc38:	0719      	lsls	r1, r3, #28
 800cc3a:	bf04      	itt	eq
 800cc3c:	091b      	lsreq	r3, r3, #4
 800cc3e:	3004      	addeq	r0, #4
 800cc40:	0799      	lsls	r1, r3, #30
 800cc42:	bf04      	itt	eq
 800cc44:	089b      	lsreq	r3, r3, #2
 800cc46:	3002      	addeq	r0, #2
 800cc48:	07d9      	lsls	r1, r3, #31
 800cc4a:	d403      	bmi.n	800cc54 <__lo0bits+0x4e>
 800cc4c:	085b      	lsrs	r3, r3, #1
 800cc4e:	f100 0001 	add.w	r0, r0, #1
 800cc52:	d003      	beq.n	800cc5c <__lo0bits+0x56>
 800cc54:	6013      	str	r3, [r2, #0]
 800cc56:	4770      	bx	lr
 800cc58:	2000      	movs	r0, #0
 800cc5a:	4770      	bx	lr
 800cc5c:	2020      	movs	r0, #32
 800cc5e:	4770      	bx	lr

0800cc60 <__i2b>:
 800cc60:	b510      	push	{r4, lr}
 800cc62:	460c      	mov	r4, r1
 800cc64:	2101      	movs	r1, #1
 800cc66:	f7ff ff07 	bl	800ca78 <_Balloc>
 800cc6a:	4602      	mov	r2, r0
 800cc6c:	b928      	cbnz	r0, 800cc7a <__i2b+0x1a>
 800cc6e:	4b05      	ldr	r3, [pc, #20]	@ (800cc84 <__i2b+0x24>)
 800cc70:	4805      	ldr	r0, [pc, #20]	@ (800cc88 <__i2b+0x28>)
 800cc72:	f240 1145 	movw	r1, #325	@ 0x145
 800cc76:	f7fe ff87 	bl	800bb88 <__assert_func>
 800cc7a:	2301      	movs	r3, #1
 800cc7c:	6144      	str	r4, [r0, #20]
 800cc7e:	6103      	str	r3, [r0, #16]
 800cc80:	bd10      	pop	{r4, pc}
 800cc82:	bf00      	nop
 800cc84:	080222d0 	.word	0x080222d0
 800cc88:	080222e1 	.word	0x080222e1

0800cc8c <__multiply>:
 800cc8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc90:	4617      	mov	r7, r2
 800cc92:	690a      	ldr	r2, [r1, #16]
 800cc94:	693b      	ldr	r3, [r7, #16]
 800cc96:	429a      	cmp	r2, r3
 800cc98:	bfa8      	it	ge
 800cc9a:	463b      	movge	r3, r7
 800cc9c:	4689      	mov	r9, r1
 800cc9e:	bfa4      	itt	ge
 800cca0:	460f      	movge	r7, r1
 800cca2:	4699      	movge	r9, r3
 800cca4:	693d      	ldr	r5, [r7, #16]
 800cca6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ccaa:	68bb      	ldr	r3, [r7, #8]
 800ccac:	6879      	ldr	r1, [r7, #4]
 800ccae:	eb05 060a 	add.w	r6, r5, sl
 800ccb2:	42b3      	cmp	r3, r6
 800ccb4:	b085      	sub	sp, #20
 800ccb6:	bfb8      	it	lt
 800ccb8:	3101      	addlt	r1, #1
 800ccba:	f7ff fedd 	bl	800ca78 <_Balloc>
 800ccbe:	b930      	cbnz	r0, 800ccce <__multiply+0x42>
 800ccc0:	4602      	mov	r2, r0
 800ccc2:	4b41      	ldr	r3, [pc, #260]	@ (800cdc8 <__multiply+0x13c>)
 800ccc4:	4841      	ldr	r0, [pc, #260]	@ (800cdcc <__multiply+0x140>)
 800ccc6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ccca:	f7fe ff5d 	bl	800bb88 <__assert_func>
 800ccce:	f100 0414 	add.w	r4, r0, #20
 800ccd2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ccd6:	4623      	mov	r3, r4
 800ccd8:	2200      	movs	r2, #0
 800ccda:	4573      	cmp	r3, lr
 800ccdc:	d320      	bcc.n	800cd20 <__multiply+0x94>
 800ccde:	f107 0814 	add.w	r8, r7, #20
 800cce2:	f109 0114 	add.w	r1, r9, #20
 800cce6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ccea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ccee:	9302      	str	r3, [sp, #8]
 800ccf0:	1beb      	subs	r3, r5, r7
 800ccf2:	3b15      	subs	r3, #21
 800ccf4:	f023 0303 	bic.w	r3, r3, #3
 800ccf8:	3304      	adds	r3, #4
 800ccfa:	3715      	adds	r7, #21
 800ccfc:	42bd      	cmp	r5, r7
 800ccfe:	bf38      	it	cc
 800cd00:	2304      	movcc	r3, #4
 800cd02:	9301      	str	r3, [sp, #4]
 800cd04:	9b02      	ldr	r3, [sp, #8]
 800cd06:	9103      	str	r1, [sp, #12]
 800cd08:	428b      	cmp	r3, r1
 800cd0a:	d80c      	bhi.n	800cd26 <__multiply+0x9a>
 800cd0c:	2e00      	cmp	r6, #0
 800cd0e:	dd03      	ble.n	800cd18 <__multiply+0x8c>
 800cd10:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d055      	beq.n	800cdc4 <__multiply+0x138>
 800cd18:	6106      	str	r6, [r0, #16]
 800cd1a:	b005      	add	sp, #20
 800cd1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd20:	f843 2b04 	str.w	r2, [r3], #4
 800cd24:	e7d9      	b.n	800ccda <__multiply+0x4e>
 800cd26:	f8b1 a000 	ldrh.w	sl, [r1]
 800cd2a:	f1ba 0f00 	cmp.w	sl, #0
 800cd2e:	d01f      	beq.n	800cd70 <__multiply+0xe4>
 800cd30:	46c4      	mov	ip, r8
 800cd32:	46a1      	mov	r9, r4
 800cd34:	2700      	movs	r7, #0
 800cd36:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cd3a:	f8d9 3000 	ldr.w	r3, [r9]
 800cd3e:	fa1f fb82 	uxth.w	fp, r2
 800cd42:	b29b      	uxth	r3, r3
 800cd44:	fb0a 330b 	mla	r3, sl, fp, r3
 800cd48:	443b      	add	r3, r7
 800cd4a:	f8d9 7000 	ldr.w	r7, [r9]
 800cd4e:	0c12      	lsrs	r2, r2, #16
 800cd50:	0c3f      	lsrs	r7, r7, #16
 800cd52:	fb0a 7202 	mla	r2, sl, r2, r7
 800cd56:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cd5a:	b29b      	uxth	r3, r3
 800cd5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cd60:	4565      	cmp	r5, ip
 800cd62:	f849 3b04 	str.w	r3, [r9], #4
 800cd66:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cd6a:	d8e4      	bhi.n	800cd36 <__multiply+0xaa>
 800cd6c:	9b01      	ldr	r3, [sp, #4]
 800cd6e:	50e7      	str	r7, [r4, r3]
 800cd70:	9b03      	ldr	r3, [sp, #12]
 800cd72:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cd76:	3104      	adds	r1, #4
 800cd78:	f1b9 0f00 	cmp.w	r9, #0
 800cd7c:	d020      	beq.n	800cdc0 <__multiply+0x134>
 800cd7e:	6823      	ldr	r3, [r4, #0]
 800cd80:	4647      	mov	r7, r8
 800cd82:	46a4      	mov	ip, r4
 800cd84:	f04f 0a00 	mov.w	sl, #0
 800cd88:	f8b7 b000 	ldrh.w	fp, [r7]
 800cd8c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cd90:	fb09 220b 	mla	r2, r9, fp, r2
 800cd94:	4452      	add	r2, sl
 800cd96:	b29b      	uxth	r3, r3
 800cd98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cd9c:	f84c 3b04 	str.w	r3, [ip], #4
 800cda0:	f857 3b04 	ldr.w	r3, [r7], #4
 800cda4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cda8:	f8bc 3000 	ldrh.w	r3, [ip]
 800cdac:	fb09 330a 	mla	r3, r9, sl, r3
 800cdb0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cdb4:	42bd      	cmp	r5, r7
 800cdb6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cdba:	d8e5      	bhi.n	800cd88 <__multiply+0xfc>
 800cdbc:	9a01      	ldr	r2, [sp, #4]
 800cdbe:	50a3      	str	r3, [r4, r2]
 800cdc0:	3404      	adds	r4, #4
 800cdc2:	e79f      	b.n	800cd04 <__multiply+0x78>
 800cdc4:	3e01      	subs	r6, #1
 800cdc6:	e7a1      	b.n	800cd0c <__multiply+0x80>
 800cdc8:	080222d0 	.word	0x080222d0
 800cdcc:	080222e1 	.word	0x080222e1

0800cdd0 <__pow5mult>:
 800cdd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdd4:	4615      	mov	r5, r2
 800cdd6:	f012 0203 	ands.w	r2, r2, #3
 800cdda:	4607      	mov	r7, r0
 800cddc:	460e      	mov	r6, r1
 800cdde:	d007      	beq.n	800cdf0 <__pow5mult+0x20>
 800cde0:	4c25      	ldr	r4, [pc, #148]	@ (800ce78 <__pow5mult+0xa8>)
 800cde2:	3a01      	subs	r2, #1
 800cde4:	2300      	movs	r3, #0
 800cde6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cdea:	f7ff fea7 	bl	800cb3c <__multadd>
 800cdee:	4606      	mov	r6, r0
 800cdf0:	10ad      	asrs	r5, r5, #2
 800cdf2:	d03d      	beq.n	800ce70 <__pow5mult+0xa0>
 800cdf4:	69fc      	ldr	r4, [r7, #28]
 800cdf6:	b97c      	cbnz	r4, 800ce18 <__pow5mult+0x48>
 800cdf8:	2010      	movs	r0, #16
 800cdfa:	f7ff fd87 	bl	800c90c <malloc>
 800cdfe:	4602      	mov	r2, r0
 800ce00:	61f8      	str	r0, [r7, #28]
 800ce02:	b928      	cbnz	r0, 800ce10 <__pow5mult+0x40>
 800ce04:	4b1d      	ldr	r3, [pc, #116]	@ (800ce7c <__pow5mult+0xac>)
 800ce06:	481e      	ldr	r0, [pc, #120]	@ (800ce80 <__pow5mult+0xb0>)
 800ce08:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ce0c:	f7fe febc 	bl	800bb88 <__assert_func>
 800ce10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ce14:	6004      	str	r4, [r0, #0]
 800ce16:	60c4      	str	r4, [r0, #12]
 800ce18:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ce1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ce20:	b94c      	cbnz	r4, 800ce36 <__pow5mult+0x66>
 800ce22:	f240 2171 	movw	r1, #625	@ 0x271
 800ce26:	4638      	mov	r0, r7
 800ce28:	f7ff ff1a 	bl	800cc60 <__i2b>
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ce32:	4604      	mov	r4, r0
 800ce34:	6003      	str	r3, [r0, #0]
 800ce36:	f04f 0900 	mov.w	r9, #0
 800ce3a:	07eb      	lsls	r3, r5, #31
 800ce3c:	d50a      	bpl.n	800ce54 <__pow5mult+0x84>
 800ce3e:	4631      	mov	r1, r6
 800ce40:	4622      	mov	r2, r4
 800ce42:	4638      	mov	r0, r7
 800ce44:	f7ff ff22 	bl	800cc8c <__multiply>
 800ce48:	4631      	mov	r1, r6
 800ce4a:	4680      	mov	r8, r0
 800ce4c:	4638      	mov	r0, r7
 800ce4e:	f7ff fe53 	bl	800caf8 <_Bfree>
 800ce52:	4646      	mov	r6, r8
 800ce54:	106d      	asrs	r5, r5, #1
 800ce56:	d00b      	beq.n	800ce70 <__pow5mult+0xa0>
 800ce58:	6820      	ldr	r0, [r4, #0]
 800ce5a:	b938      	cbnz	r0, 800ce6c <__pow5mult+0x9c>
 800ce5c:	4622      	mov	r2, r4
 800ce5e:	4621      	mov	r1, r4
 800ce60:	4638      	mov	r0, r7
 800ce62:	f7ff ff13 	bl	800cc8c <__multiply>
 800ce66:	6020      	str	r0, [r4, #0]
 800ce68:	f8c0 9000 	str.w	r9, [r0]
 800ce6c:	4604      	mov	r4, r0
 800ce6e:	e7e4      	b.n	800ce3a <__pow5mult+0x6a>
 800ce70:	4630      	mov	r0, r6
 800ce72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce76:	bf00      	nop
 800ce78:	08022358 	.word	0x08022358
 800ce7c:	0802218c 	.word	0x0802218c
 800ce80:	080222e1 	.word	0x080222e1

0800ce84 <__lshift>:
 800ce84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce88:	460c      	mov	r4, r1
 800ce8a:	6849      	ldr	r1, [r1, #4]
 800ce8c:	6923      	ldr	r3, [r4, #16]
 800ce8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ce92:	68a3      	ldr	r3, [r4, #8]
 800ce94:	4607      	mov	r7, r0
 800ce96:	4691      	mov	r9, r2
 800ce98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ce9c:	f108 0601 	add.w	r6, r8, #1
 800cea0:	42b3      	cmp	r3, r6
 800cea2:	db0b      	blt.n	800cebc <__lshift+0x38>
 800cea4:	4638      	mov	r0, r7
 800cea6:	f7ff fde7 	bl	800ca78 <_Balloc>
 800ceaa:	4605      	mov	r5, r0
 800ceac:	b948      	cbnz	r0, 800cec2 <__lshift+0x3e>
 800ceae:	4602      	mov	r2, r0
 800ceb0:	4b28      	ldr	r3, [pc, #160]	@ (800cf54 <__lshift+0xd0>)
 800ceb2:	4829      	ldr	r0, [pc, #164]	@ (800cf58 <__lshift+0xd4>)
 800ceb4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ceb8:	f7fe fe66 	bl	800bb88 <__assert_func>
 800cebc:	3101      	adds	r1, #1
 800cebe:	005b      	lsls	r3, r3, #1
 800cec0:	e7ee      	b.n	800cea0 <__lshift+0x1c>
 800cec2:	2300      	movs	r3, #0
 800cec4:	f100 0114 	add.w	r1, r0, #20
 800cec8:	f100 0210 	add.w	r2, r0, #16
 800cecc:	4618      	mov	r0, r3
 800cece:	4553      	cmp	r3, sl
 800ced0:	db33      	blt.n	800cf3a <__lshift+0xb6>
 800ced2:	6920      	ldr	r0, [r4, #16]
 800ced4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ced8:	f104 0314 	add.w	r3, r4, #20
 800cedc:	f019 091f 	ands.w	r9, r9, #31
 800cee0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cee4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cee8:	d02b      	beq.n	800cf42 <__lshift+0xbe>
 800ceea:	f1c9 0e20 	rsb	lr, r9, #32
 800ceee:	468a      	mov	sl, r1
 800cef0:	2200      	movs	r2, #0
 800cef2:	6818      	ldr	r0, [r3, #0]
 800cef4:	fa00 f009 	lsl.w	r0, r0, r9
 800cef8:	4310      	orrs	r0, r2
 800cefa:	f84a 0b04 	str.w	r0, [sl], #4
 800cefe:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf02:	459c      	cmp	ip, r3
 800cf04:	fa22 f20e 	lsr.w	r2, r2, lr
 800cf08:	d8f3      	bhi.n	800cef2 <__lshift+0x6e>
 800cf0a:	ebac 0304 	sub.w	r3, ip, r4
 800cf0e:	3b15      	subs	r3, #21
 800cf10:	f023 0303 	bic.w	r3, r3, #3
 800cf14:	3304      	adds	r3, #4
 800cf16:	f104 0015 	add.w	r0, r4, #21
 800cf1a:	4560      	cmp	r0, ip
 800cf1c:	bf88      	it	hi
 800cf1e:	2304      	movhi	r3, #4
 800cf20:	50ca      	str	r2, [r1, r3]
 800cf22:	b10a      	cbz	r2, 800cf28 <__lshift+0xa4>
 800cf24:	f108 0602 	add.w	r6, r8, #2
 800cf28:	3e01      	subs	r6, #1
 800cf2a:	4638      	mov	r0, r7
 800cf2c:	612e      	str	r6, [r5, #16]
 800cf2e:	4621      	mov	r1, r4
 800cf30:	f7ff fde2 	bl	800caf8 <_Bfree>
 800cf34:	4628      	mov	r0, r5
 800cf36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf3a:	f842 0f04 	str.w	r0, [r2, #4]!
 800cf3e:	3301      	adds	r3, #1
 800cf40:	e7c5      	b.n	800cece <__lshift+0x4a>
 800cf42:	3904      	subs	r1, #4
 800cf44:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf48:	f841 2f04 	str.w	r2, [r1, #4]!
 800cf4c:	459c      	cmp	ip, r3
 800cf4e:	d8f9      	bhi.n	800cf44 <__lshift+0xc0>
 800cf50:	e7ea      	b.n	800cf28 <__lshift+0xa4>
 800cf52:	bf00      	nop
 800cf54:	080222d0 	.word	0x080222d0
 800cf58:	080222e1 	.word	0x080222e1

0800cf5c <__mcmp>:
 800cf5c:	690a      	ldr	r2, [r1, #16]
 800cf5e:	4603      	mov	r3, r0
 800cf60:	6900      	ldr	r0, [r0, #16]
 800cf62:	1a80      	subs	r0, r0, r2
 800cf64:	b530      	push	{r4, r5, lr}
 800cf66:	d10e      	bne.n	800cf86 <__mcmp+0x2a>
 800cf68:	3314      	adds	r3, #20
 800cf6a:	3114      	adds	r1, #20
 800cf6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cf70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cf74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cf78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cf7c:	4295      	cmp	r5, r2
 800cf7e:	d003      	beq.n	800cf88 <__mcmp+0x2c>
 800cf80:	d205      	bcs.n	800cf8e <__mcmp+0x32>
 800cf82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cf86:	bd30      	pop	{r4, r5, pc}
 800cf88:	42a3      	cmp	r3, r4
 800cf8a:	d3f3      	bcc.n	800cf74 <__mcmp+0x18>
 800cf8c:	e7fb      	b.n	800cf86 <__mcmp+0x2a>
 800cf8e:	2001      	movs	r0, #1
 800cf90:	e7f9      	b.n	800cf86 <__mcmp+0x2a>
	...

0800cf94 <__mdiff>:
 800cf94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf98:	4689      	mov	r9, r1
 800cf9a:	4606      	mov	r6, r0
 800cf9c:	4611      	mov	r1, r2
 800cf9e:	4648      	mov	r0, r9
 800cfa0:	4614      	mov	r4, r2
 800cfa2:	f7ff ffdb 	bl	800cf5c <__mcmp>
 800cfa6:	1e05      	subs	r5, r0, #0
 800cfa8:	d112      	bne.n	800cfd0 <__mdiff+0x3c>
 800cfaa:	4629      	mov	r1, r5
 800cfac:	4630      	mov	r0, r6
 800cfae:	f7ff fd63 	bl	800ca78 <_Balloc>
 800cfb2:	4602      	mov	r2, r0
 800cfb4:	b928      	cbnz	r0, 800cfc2 <__mdiff+0x2e>
 800cfb6:	4b3f      	ldr	r3, [pc, #252]	@ (800d0b4 <__mdiff+0x120>)
 800cfb8:	f240 2137 	movw	r1, #567	@ 0x237
 800cfbc:	483e      	ldr	r0, [pc, #248]	@ (800d0b8 <__mdiff+0x124>)
 800cfbe:	f7fe fde3 	bl	800bb88 <__assert_func>
 800cfc2:	2301      	movs	r3, #1
 800cfc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cfc8:	4610      	mov	r0, r2
 800cfca:	b003      	add	sp, #12
 800cfcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfd0:	bfbc      	itt	lt
 800cfd2:	464b      	movlt	r3, r9
 800cfd4:	46a1      	movlt	r9, r4
 800cfd6:	4630      	mov	r0, r6
 800cfd8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cfdc:	bfba      	itte	lt
 800cfde:	461c      	movlt	r4, r3
 800cfe0:	2501      	movlt	r5, #1
 800cfe2:	2500      	movge	r5, #0
 800cfe4:	f7ff fd48 	bl	800ca78 <_Balloc>
 800cfe8:	4602      	mov	r2, r0
 800cfea:	b918      	cbnz	r0, 800cff4 <__mdiff+0x60>
 800cfec:	4b31      	ldr	r3, [pc, #196]	@ (800d0b4 <__mdiff+0x120>)
 800cfee:	f240 2145 	movw	r1, #581	@ 0x245
 800cff2:	e7e3      	b.n	800cfbc <__mdiff+0x28>
 800cff4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cff8:	6926      	ldr	r6, [r4, #16]
 800cffa:	60c5      	str	r5, [r0, #12]
 800cffc:	f109 0310 	add.w	r3, r9, #16
 800d000:	f109 0514 	add.w	r5, r9, #20
 800d004:	f104 0e14 	add.w	lr, r4, #20
 800d008:	f100 0b14 	add.w	fp, r0, #20
 800d00c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d010:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d014:	9301      	str	r3, [sp, #4]
 800d016:	46d9      	mov	r9, fp
 800d018:	f04f 0c00 	mov.w	ip, #0
 800d01c:	9b01      	ldr	r3, [sp, #4]
 800d01e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d022:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d026:	9301      	str	r3, [sp, #4]
 800d028:	fa1f f38a 	uxth.w	r3, sl
 800d02c:	4619      	mov	r1, r3
 800d02e:	b283      	uxth	r3, r0
 800d030:	1acb      	subs	r3, r1, r3
 800d032:	0c00      	lsrs	r0, r0, #16
 800d034:	4463      	add	r3, ip
 800d036:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d03a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d03e:	b29b      	uxth	r3, r3
 800d040:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d044:	4576      	cmp	r6, lr
 800d046:	f849 3b04 	str.w	r3, [r9], #4
 800d04a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d04e:	d8e5      	bhi.n	800d01c <__mdiff+0x88>
 800d050:	1b33      	subs	r3, r6, r4
 800d052:	3b15      	subs	r3, #21
 800d054:	f023 0303 	bic.w	r3, r3, #3
 800d058:	3415      	adds	r4, #21
 800d05a:	3304      	adds	r3, #4
 800d05c:	42a6      	cmp	r6, r4
 800d05e:	bf38      	it	cc
 800d060:	2304      	movcc	r3, #4
 800d062:	441d      	add	r5, r3
 800d064:	445b      	add	r3, fp
 800d066:	461e      	mov	r6, r3
 800d068:	462c      	mov	r4, r5
 800d06a:	4544      	cmp	r4, r8
 800d06c:	d30e      	bcc.n	800d08c <__mdiff+0xf8>
 800d06e:	f108 0103 	add.w	r1, r8, #3
 800d072:	1b49      	subs	r1, r1, r5
 800d074:	f021 0103 	bic.w	r1, r1, #3
 800d078:	3d03      	subs	r5, #3
 800d07a:	45a8      	cmp	r8, r5
 800d07c:	bf38      	it	cc
 800d07e:	2100      	movcc	r1, #0
 800d080:	440b      	add	r3, r1
 800d082:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d086:	b191      	cbz	r1, 800d0ae <__mdiff+0x11a>
 800d088:	6117      	str	r7, [r2, #16]
 800d08a:	e79d      	b.n	800cfc8 <__mdiff+0x34>
 800d08c:	f854 1b04 	ldr.w	r1, [r4], #4
 800d090:	46e6      	mov	lr, ip
 800d092:	0c08      	lsrs	r0, r1, #16
 800d094:	fa1c fc81 	uxtah	ip, ip, r1
 800d098:	4471      	add	r1, lr
 800d09a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d09e:	b289      	uxth	r1, r1
 800d0a0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d0a4:	f846 1b04 	str.w	r1, [r6], #4
 800d0a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d0ac:	e7dd      	b.n	800d06a <__mdiff+0xd6>
 800d0ae:	3f01      	subs	r7, #1
 800d0b0:	e7e7      	b.n	800d082 <__mdiff+0xee>
 800d0b2:	bf00      	nop
 800d0b4:	080222d0 	.word	0x080222d0
 800d0b8:	080222e1 	.word	0x080222e1

0800d0bc <__d2b>:
 800d0bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d0c0:	460f      	mov	r7, r1
 800d0c2:	2101      	movs	r1, #1
 800d0c4:	ec59 8b10 	vmov	r8, r9, d0
 800d0c8:	4616      	mov	r6, r2
 800d0ca:	f7ff fcd5 	bl	800ca78 <_Balloc>
 800d0ce:	4604      	mov	r4, r0
 800d0d0:	b930      	cbnz	r0, 800d0e0 <__d2b+0x24>
 800d0d2:	4602      	mov	r2, r0
 800d0d4:	4b23      	ldr	r3, [pc, #140]	@ (800d164 <__d2b+0xa8>)
 800d0d6:	4824      	ldr	r0, [pc, #144]	@ (800d168 <__d2b+0xac>)
 800d0d8:	f240 310f 	movw	r1, #783	@ 0x30f
 800d0dc:	f7fe fd54 	bl	800bb88 <__assert_func>
 800d0e0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d0e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d0e8:	b10d      	cbz	r5, 800d0ee <__d2b+0x32>
 800d0ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d0ee:	9301      	str	r3, [sp, #4]
 800d0f0:	f1b8 0300 	subs.w	r3, r8, #0
 800d0f4:	d023      	beq.n	800d13e <__d2b+0x82>
 800d0f6:	4668      	mov	r0, sp
 800d0f8:	9300      	str	r3, [sp, #0]
 800d0fa:	f7ff fd84 	bl	800cc06 <__lo0bits>
 800d0fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d102:	b1d0      	cbz	r0, 800d13a <__d2b+0x7e>
 800d104:	f1c0 0320 	rsb	r3, r0, #32
 800d108:	fa02 f303 	lsl.w	r3, r2, r3
 800d10c:	430b      	orrs	r3, r1
 800d10e:	40c2      	lsrs	r2, r0
 800d110:	6163      	str	r3, [r4, #20]
 800d112:	9201      	str	r2, [sp, #4]
 800d114:	9b01      	ldr	r3, [sp, #4]
 800d116:	61a3      	str	r3, [r4, #24]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	bf0c      	ite	eq
 800d11c:	2201      	moveq	r2, #1
 800d11e:	2202      	movne	r2, #2
 800d120:	6122      	str	r2, [r4, #16]
 800d122:	b1a5      	cbz	r5, 800d14e <__d2b+0x92>
 800d124:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d128:	4405      	add	r5, r0
 800d12a:	603d      	str	r5, [r7, #0]
 800d12c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d130:	6030      	str	r0, [r6, #0]
 800d132:	4620      	mov	r0, r4
 800d134:	b003      	add	sp, #12
 800d136:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d13a:	6161      	str	r1, [r4, #20]
 800d13c:	e7ea      	b.n	800d114 <__d2b+0x58>
 800d13e:	a801      	add	r0, sp, #4
 800d140:	f7ff fd61 	bl	800cc06 <__lo0bits>
 800d144:	9b01      	ldr	r3, [sp, #4]
 800d146:	6163      	str	r3, [r4, #20]
 800d148:	3020      	adds	r0, #32
 800d14a:	2201      	movs	r2, #1
 800d14c:	e7e8      	b.n	800d120 <__d2b+0x64>
 800d14e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d152:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d156:	6038      	str	r0, [r7, #0]
 800d158:	6918      	ldr	r0, [r3, #16]
 800d15a:	f7ff fd35 	bl	800cbc8 <__hi0bits>
 800d15e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d162:	e7e5      	b.n	800d130 <__d2b+0x74>
 800d164:	080222d0 	.word	0x080222d0
 800d168:	080222e1 	.word	0x080222e1

0800d16c <__ssputs_r>:
 800d16c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d170:	688e      	ldr	r6, [r1, #8]
 800d172:	461f      	mov	r7, r3
 800d174:	42be      	cmp	r6, r7
 800d176:	680b      	ldr	r3, [r1, #0]
 800d178:	4682      	mov	sl, r0
 800d17a:	460c      	mov	r4, r1
 800d17c:	4690      	mov	r8, r2
 800d17e:	d82d      	bhi.n	800d1dc <__ssputs_r+0x70>
 800d180:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d184:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d188:	d026      	beq.n	800d1d8 <__ssputs_r+0x6c>
 800d18a:	6965      	ldr	r5, [r4, #20]
 800d18c:	6909      	ldr	r1, [r1, #16]
 800d18e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d192:	eba3 0901 	sub.w	r9, r3, r1
 800d196:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d19a:	1c7b      	adds	r3, r7, #1
 800d19c:	444b      	add	r3, r9
 800d19e:	106d      	asrs	r5, r5, #1
 800d1a0:	429d      	cmp	r5, r3
 800d1a2:	bf38      	it	cc
 800d1a4:	461d      	movcc	r5, r3
 800d1a6:	0553      	lsls	r3, r2, #21
 800d1a8:	d527      	bpl.n	800d1fa <__ssputs_r+0x8e>
 800d1aa:	4629      	mov	r1, r5
 800d1ac:	f7ff fbd8 	bl	800c960 <_malloc_r>
 800d1b0:	4606      	mov	r6, r0
 800d1b2:	b360      	cbz	r0, 800d20e <__ssputs_r+0xa2>
 800d1b4:	6921      	ldr	r1, [r4, #16]
 800d1b6:	464a      	mov	r2, r9
 800d1b8:	f7fe fcd7 	bl	800bb6a <memcpy>
 800d1bc:	89a3      	ldrh	r3, [r4, #12]
 800d1be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d1c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1c6:	81a3      	strh	r3, [r4, #12]
 800d1c8:	6126      	str	r6, [r4, #16]
 800d1ca:	6165      	str	r5, [r4, #20]
 800d1cc:	444e      	add	r6, r9
 800d1ce:	eba5 0509 	sub.w	r5, r5, r9
 800d1d2:	6026      	str	r6, [r4, #0]
 800d1d4:	60a5      	str	r5, [r4, #8]
 800d1d6:	463e      	mov	r6, r7
 800d1d8:	42be      	cmp	r6, r7
 800d1da:	d900      	bls.n	800d1de <__ssputs_r+0x72>
 800d1dc:	463e      	mov	r6, r7
 800d1de:	6820      	ldr	r0, [r4, #0]
 800d1e0:	4632      	mov	r2, r6
 800d1e2:	4641      	mov	r1, r8
 800d1e4:	f000 f9d8 	bl	800d598 <memmove>
 800d1e8:	68a3      	ldr	r3, [r4, #8]
 800d1ea:	1b9b      	subs	r3, r3, r6
 800d1ec:	60a3      	str	r3, [r4, #8]
 800d1ee:	6823      	ldr	r3, [r4, #0]
 800d1f0:	4433      	add	r3, r6
 800d1f2:	6023      	str	r3, [r4, #0]
 800d1f4:	2000      	movs	r0, #0
 800d1f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1fa:	462a      	mov	r2, r5
 800d1fc:	f000 fa23 	bl	800d646 <_realloc_r>
 800d200:	4606      	mov	r6, r0
 800d202:	2800      	cmp	r0, #0
 800d204:	d1e0      	bne.n	800d1c8 <__ssputs_r+0x5c>
 800d206:	6921      	ldr	r1, [r4, #16]
 800d208:	4650      	mov	r0, sl
 800d20a:	f7ff fb35 	bl	800c878 <_free_r>
 800d20e:	230c      	movs	r3, #12
 800d210:	f8ca 3000 	str.w	r3, [sl]
 800d214:	89a3      	ldrh	r3, [r4, #12]
 800d216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d21a:	81a3      	strh	r3, [r4, #12]
 800d21c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d220:	e7e9      	b.n	800d1f6 <__ssputs_r+0x8a>
	...

0800d224 <_svfiprintf_r>:
 800d224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d228:	4698      	mov	r8, r3
 800d22a:	898b      	ldrh	r3, [r1, #12]
 800d22c:	061b      	lsls	r3, r3, #24
 800d22e:	b09d      	sub	sp, #116	@ 0x74
 800d230:	4607      	mov	r7, r0
 800d232:	460d      	mov	r5, r1
 800d234:	4614      	mov	r4, r2
 800d236:	d510      	bpl.n	800d25a <_svfiprintf_r+0x36>
 800d238:	690b      	ldr	r3, [r1, #16]
 800d23a:	b973      	cbnz	r3, 800d25a <_svfiprintf_r+0x36>
 800d23c:	2140      	movs	r1, #64	@ 0x40
 800d23e:	f7ff fb8f 	bl	800c960 <_malloc_r>
 800d242:	6028      	str	r0, [r5, #0]
 800d244:	6128      	str	r0, [r5, #16]
 800d246:	b930      	cbnz	r0, 800d256 <_svfiprintf_r+0x32>
 800d248:	230c      	movs	r3, #12
 800d24a:	603b      	str	r3, [r7, #0]
 800d24c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d250:	b01d      	add	sp, #116	@ 0x74
 800d252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d256:	2340      	movs	r3, #64	@ 0x40
 800d258:	616b      	str	r3, [r5, #20]
 800d25a:	2300      	movs	r3, #0
 800d25c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d25e:	2320      	movs	r3, #32
 800d260:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d264:	f8cd 800c 	str.w	r8, [sp, #12]
 800d268:	2330      	movs	r3, #48	@ 0x30
 800d26a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d408 <_svfiprintf_r+0x1e4>
 800d26e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d272:	f04f 0901 	mov.w	r9, #1
 800d276:	4623      	mov	r3, r4
 800d278:	469a      	mov	sl, r3
 800d27a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d27e:	b10a      	cbz	r2, 800d284 <_svfiprintf_r+0x60>
 800d280:	2a25      	cmp	r2, #37	@ 0x25
 800d282:	d1f9      	bne.n	800d278 <_svfiprintf_r+0x54>
 800d284:	ebba 0b04 	subs.w	fp, sl, r4
 800d288:	d00b      	beq.n	800d2a2 <_svfiprintf_r+0x7e>
 800d28a:	465b      	mov	r3, fp
 800d28c:	4622      	mov	r2, r4
 800d28e:	4629      	mov	r1, r5
 800d290:	4638      	mov	r0, r7
 800d292:	f7ff ff6b 	bl	800d16c <__ssputs_r>
 800d296:	3001      	adds	r0, #1
 800d298:	f000 80a7 	beq.w	800d3ea <_svfiprintf_r+0x1c6>
 800d29c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d29e:	445a      	add	r2, fp
 800d2a0:	9209      	str	r2, [sp, #36]	@ 0x24
 800d2a2:	f89a 3000 	ldrb.w	r3, [sl]
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	f000 809f 	beq.w	800d3ea <_svfiprintf_r+0x1c6>
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d2b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d2b6:	f10a 0a01 	add.w	sl, sl, #1
 800d2ba:	9304      	str	r3, [sp, #16]
 800d2bc:	9307      	str	r3, [sp, #28]
 800d2be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d2c2:	931a      	str	r3, [sp, #104]	@ 0x68
 800d2c4:	4654      	mov	r4, sl
 800d2c6:	2205      	movs	r2, #5
 800d2c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2cc:	484e      	ldr	r0, [pc, #312]	@ (800d408 <_svfiprintf_r+0x1e4>)
 800d2ce:	f7f2 ffa7 	bl	8000220 <memchr>
 800d2d2:	9a04      	ldr	r2, [sp, #16]
 800d2d4:	b9d8      	cbnz	r0, 800d30e <_svfiprintf_r+0xea>
 800d2d6:	06d0      	lsls	r0, r2, #27
 800d2d8:	bf44      	itt	mi
 800d2da:	2320      	movmi	r3, #32
 800d2dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d2e0:	0711      	lsls	r1, r2, #28
 800d2e2:	bf44      	itt	mi
 800d2e4:	232b      	movmi	r3, #43	@ 0x2b
 800d2e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d2ea:	f89a 3000 	ldrb.w	r3, [sl]
 800d2ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2f0:	d015      	beq.n	800d31e <_svfiprintf_r+0xfa>
 800d2f2:	9a07      	ldr	r2, [sp, #28]
 800d2f4:	4654      	mov	r4, sl
 800d2f6:	2000      	movs	r0, #0
 800d2f8:	f04f 0c0a 	mov.w	ip, #10
 800d2fc:	4621      	mov	r1, r4
 800d2fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d302:	3b30      	subs	r3, #48	@ 0x30
 800d304:	2b09      	cmp	r3, #9
 800d306:	d94b      	bls.n	800d3a0 <_svfiprintf_r+0x17c>
 800d308:	b1b0      	cbz	r0, 800d338 <_svfiprintf_r+0x114>
 800d30a:	9207      	str	r2, [sp, #28]
 800d30c:	e014      	b.n	800d338 <_svfiprintf_r+0x114>
 800d30e:	eba0 0308 	sub.w	r3, r0, r8
 800d312:	fa09 f303 	lsl.w	r3, r9, r3
 800d316:	4313      	orrs	r3, r2
 800d318:	9304      	str	r3, [sp, #16]
 800d31a:	46a2      	mov	sl, r4
 800d31c:	e7d2      	b.n	800d2c4 <_svfiprintf_r+0xa0>
 800d31e:	9b03      	ldr	r3, [sp, #12]
 800d320:	1d19      	adds	r1, r3, #4
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	9103      	str	r1, [sp, #12]
 800d326:	2b00      	cmp	r3, #0
 800d328:	bfbb      	ittet	lt
 800d32a:	425b      	neglt	r3, r3
 800d32c:	f042 0202 	orrlt.w	r2, r2, #2
 800d330:	9307      	strge	r3, [sp, #28]
 800d332:	9307      	strlt	r3, [sp, #28]
 800d334:	bfb8      	it	lt
 800d336:	9204      	strlt	r2, [sp, #16]
 800d338:	7823      	ldrb	r3, [r4, #0]
 800d33a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d33c:	d10a      	bne.n	800d354 <_svfiprintf_r+0x130>
 800d33e:	7863      	ldrb	r3, [r4, #1]
 800d340:	2b2a      	cmp	r3, #42	@ 0x2a
 800d342:	d132      	bne.n	800d3aa <_svfiprintf_r+0x186>
 800d344:	9b03      	ldr	r3, [sp, #12]
 800d346:	1d1a      	adds	r2, r3, #4
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	9203      	str	r2, [sp, #12]
 800d34c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d350:	3402      	adds	r4, #2
 800d352:	9305      	str	r3, [sp, #20]
 800d354:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d418 <_svfiprintf_r+0x1f4>
 800d358:	7821      	ldrb	r1, [r4, #0]
 800d35a:	2203      	movs	r2, #3
 800d35c:	4650      	mov	r0, sl
 800d35e:	f7f2 ff5f 	bl	8000220 <memchr>
 800d362:	b138      	cbz	r0, 800d374 <_svfiprintf_r+0x150>
 800d364:	9b04      	ldr	r3, [sp, #16]
 800d366:	eba0 000a 	sub.w	r0, r0, sl
 800d36a:	2240      	movs	r2, #64	@ 0x40
 800d36c:	4082      	lsls	r2, r0
 800d36e:	4313      	orrs	r3, r2
 800d370:	3401      	adds	r4, #1
 800d372:	9304      	str	r3, [sp, #16]
 800d374:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d378:	4824      	ldr	r0, [pc, #144]	@ (800d40c <_svfiprintf_r+0x1e8>)
 800d37a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d37e:	2206      	movs	r2, #6
 800d380:	f7f2 ff4e 	bl	8000220 <memchr>
 800d384:	2800      	cmp	r0, #0
 800d386:	d036      	beq.n	800d3f6 <_svfiprintf_r+0x1d2>
 800d388:	4b21      	ldr	r3, [pc, #132]	@ (800d410 <_svfiprintf_r+0x1ec>)
 800d38a:	bb1b      	cbnz	r3, 800d3d4 <_svfiprintf_r+0x1b0>
 800d38c:	9b03      	ldr	r3, [sp, #12]
 800d38e:	3307      	adds	r3, #7
 800d390:	f023 0307 	bic.w	r3, r3, #7
 800d394:	3308      	adds	r3, #8
 800d396:	9303      	str	r3, [sp, #12]
 800d398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d39a:	4433      	add	r3, r6
 800d39c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d39e:	e76a      	b.n	800d276 <_svfiprintf_r+0x52>
 800d3a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d3a4:	460c      	mov	r4, r1
 800d3a6:	2001      	movs	r0, #1
 800d3a8:	e7a8      	b.n	800d2fc <_svfiprintf_r+0xd8>
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	3401      	adds	r4, #1
 800d3ae:	9305      	str	r3, [sp, #20]
 800d3b0:	4619      	mov	r1, r3
 800d3b2:	f04f 0c0a 	mov.w	ip, #10
 800d3b6:	4620      	mov	r0, r4
 800d3b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d3bc:	3a30      	subs	r2, #48	@ 0x30
 800d3be:	2a09      	cmp	r2, #9
 800d3c0:	d903      	bls.n	800d3ca <_svfiprintf_r+0x1a6>
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d0c6      	beq.n	800d354 <_svfiprintf_r+0x130>
 800d3c6:	9105      	str	r1, [sp, #20]
 800d3c8:	e7c4      	b.n	800d354 <_svfiprintf_r+0x130>
 800d3ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800d3ce:	4604      	mov	r4, r0
 800d3d0:	2301      	movs	r3, #1
 800d3d2:	e7f0      	b.n	800d3b6 <_svfiprintf_r+0x192>
 800d3d4:	ab03      	add	r3, sp, #12
 800d3d6:	9300      	str	r3, [sp, #0]
 800d3d8:	462a      	mov	r2, r5
 800d3da:	4b0e      	ldr	r3, [pc, #56]	@ (800d414 <_svfiprintf_r+0x1f0>)
 800d3dc:	a904      	add	r1, sp, #16
 800d3de:	4638      	mov	r0, r7
 800d3e0:	f7fd fe66 	bl	800b0b0 <_printf_float>
 800d3e4:	1c42      	adds	r2, r0, #1
 800d3e6:	4606      	mov	r6, r0
 800d3e8:	d1d6      	bne.n	800d398 <_svfiprintf_r+0x174>
 800d3ea:	89ab      	ldrh	r3, [r5, #12]
 800d3ec:	065b      	lsls	r3, r3, #25
 800d3ee:	f53f af2d 	bmi.w	800d24c <_svfiprintf_r+0x28>
 800d3f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3f4:	e72c      	b.n	800d250 <_svfiprintf_r+0x2c>
 800d3f6:	ab03      	add	r3, sp, #12
 800d3f8:	9300      	str	r3, [sp, #0]
 800d3fa:	462a      	mov	r2, r5
 800d3fc:	4b05      	ldr	r3, [pc, #20]	@ (800d414 <_svfiprintf_r+0x1f0>)
 800d3fe:	a904      	add	r1, sp, #16
 800d400:	4638      	mov	r0, r7
 800d402:	f7fe f8ed 	bl	800b5e0 <_printf_i>
 800d406:	e7ed      	b.n	800d3e4 <_svfiprintf_r+0x1c0>
 800d408:	0802233a 	.word	0x0802233a
 800d40c:	08022344 	.word	0x08022344
 800d410:	0800b0b1 	.word	0x0800b0b1
 800d414:	0800d16d 	.word	0x0800d16d
 800d418:	08022340 	.word	0x08022340

0800d41c <__sflush_r>:
 800d41c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d424:	0716      	lsls	r6, r2, #28
 800d426:	4605      	mov	r5, r0
 800d428:	460c      	mov	r4, r1
 800d42a:	d454      	bmi.n	800d4d6 <__sflush_r+0xba>
 800d42c:	684b      	ldr	r3, [r1, #4]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	dc02      	bgt.n	800d438 <__sflush_r+0x1c>
 800d432:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d434:	2b00      	cmp	r3, #0
 800d436:	dd48      	ble.n	800d4ca <__sflush_r+0xae>
 800d438:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d43a:	2e00      	cmp	r6, #0
 800d43c:	d045      	beq.n	800d4ca <__sflush_r+0xae>
 800d43e:	2300      	movs	r3, #0
 800d440:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d444:	682f      	ldr	r7, [r5, #0]
 800d446:	6a21      	ldr	r1, [r4, #32]
 800d448:	602b      	str	r3, [r5, #0]
 800d44a:	d030      	beq.n	800d4ae <__sflush_r+0x92>
 800d44c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d44e:	89a3      	ldrh	r3, [r4, #12]
 800d450:	0759      	lsls	r1, r3, #29
 800d452:	d505      	bpl.n	800d460 <__sflush_r+0x44>
 800d454:	6863      	ldr	r3, [r4, #4]
 800d456:	1ad2      	subs	r2, r2, r3
 800d458:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d45a:	b10b      	cbz	r3, 800d460 <__sflush_r+0x44>
 800d45c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d45e:	1ad2      	subs	r2, r2, r3
 800d460:	2300      	movs	r3, #0
 800d462:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d464:	6a21      	ldr	r1, [r4, #32]
 800d466:	4628      	mov	r0, r5
 800d468:	47b0      	blx	r6
 800d46a:	1c43      	adds	r3, r0, #1
 800d46c:	89a3      	ldrh	r3, [r4, #12]
 800d46e:	d106      	bne.n	800d47e <__sflush_r+0x62>
 800d470:	6829      	ldr	r1, [r5, #0]
 800d472:	291d      	cmp	r1, #29
 800d474:	d82b      	bhi.n	800d4ce <__sflush_r+0xb2>
 800d476:	4a2a      	ldr	r2, [pc, #168]	@ (800d520 <__sflush_r+0x104>)
 800d478:	40ca      	lsrs	r2, r1
 800d47a:	07d6      	lsls	r6, r2, #31
 800d47c:	d527      	bpl.n	800d4ce <__sflush_r+0xb2>
 800d47e:	2200      	movs	r2, #0
 800d480:	6062      	str	r2, [r4, #4]
 800d482:	04d9      	lsls	r1, r3, #19
 800d484:	6922      	ldr	r2, [r4, #16]
 800d486:	6022      	str	r2, [r4, #0]
 800d488:	d504      	bpl.n	800d494 <__sflush_r+0x78>
 800d48a:	1c42      	adds	r2, r0, #1
 800d48c:	d101      	bne.n	800d492 <__sflush_r+0x76>
 800d48e:	682b      	ldr	r3, [r5, #0]
 800d490:	b903      	cbnz	r3, 800d494 <__sflush_r+0x78>
 800d492:	6560      	str	r0, [r4, #84]	@ 0x54
 800d494:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d496:	602f      	str	r7, [r5, #0]
 800d498:	b1b9      	cbz	r1, 800d4ca <__sflush_r+0xae>
 800d49a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d49e:	4299      	cmp	r1, r3
 800d4a0:	d002      	beq.n	800d4a8 <__sflush_r+0x8c>
 800d4a2:	4628      	mov	r0, r5
 800d4a4:	f7ff f9e8 	bl	800c878 <_free_r>
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	6363      	str	r3, [r4, #52]	@ 0x34
 800d4ac:	e00d      	b.n	800d4ca <__sflush_r+0xae>
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	4628      	mov	r0, r5
 800d4b2:	47b0      	blx	r6
 800d4b4:	4602      	mov	r2, r0
 800d4b6:	1c50      	adds	r0, r2, #1
 800d4b8:	d1c9      	bne.n	800d44e <__sflush_r+0x32>
 800d4ba:	682b      	ldr	r3, [r5, #0]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d0c6      	beq.n	800d44e <__sflush_r+0x32>
 800d4c0:	2b1d      	cmp	r3, #29
 800d4c2:	d001      	beq.n	800d4c8 <__sflush_r+0xac>
 800d4c4:	2b16      	cmp	r3, #22
 800d4c6:	d11e      	bne.n	800d506 <__sflush_r+0xea>
 800d4c8:	602f      	str	r7, [r5, #0]
 800d4ca:	2000      	movs	r0, #0
 800d4cc:	e022      	b.n	800d514 <__sflush_r+0xf8>
 800d4ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4d2:	b21b      	sxth	r3, r3
 800d4d4:	e01b      	b.n	800d50e <__sflush_r+0xf2>
 800d4d6:	690f      	ldr	r7, [r1, #16]
 800d4d8:	2f00      	cmp	r7, #0
 800d4da:	d0f6      	beq.n	800d4ca <__sflush_r+0xae>
 800d4dc:	0793      	lsls	r3, r2, #30
 800d4de:	680e      	ldr	r6, [r1, #0]
 800d4e0:	bf08      	it	eq
 800d4e2:	694b      	ldreq	r3, [r1, #20]
 800d4e4:	600f      	str	r7, [r1, #0]
 800d4e6:	bf18      	it	ne
 800d4e8:	2300      	movne	r3, #0
 800d4ea:	eba6 0807 	sub.w	r8, r6, r7
 800d4ee:	608b      	str	r3, [r1, #8]
 800d4f0:	f1b8 0f00 	cmp.w	r8, #0
 800d4f4:	dde9      	ble.n	800d4ca <__sflush_r+0xae>
 800d4f6:	6a21      	ldr	r1, [r4, #32]
 800d4f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d4fa:	4643      	mov	r3, r8
 800d4fc:	463a      	mov	r2, r7
 800d4fe:	4628      	mov	r0, r5
 800d500:	47b0      	blx	r6
 800d502:	2800      	cmp	r0, #0
 800d504:	dc08      	bgt.n	800d518 <__sflush_r+0xfc>
 800d506:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d50a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d50e:	81a3      	strh	r3, [r4, #12]
 800d510:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d518:	4407      	add	r7, r0
 800d51a:	eba8 0800 	sub.w	r8, r8, r0
 800d51e:	e7e7      	b.n	800d4f0 <__sflush_r+0xd4>
 800d520:	20400001 	.word	0x20400001

0800d524 <_fflush_r>:
 800d524:	b538      	push	{r3, r4, r5, lr}
 800d526:	690b      	ldr	r3, [r1, #16]
 800d528:	4605      	mov	r5, r0
 800d52a:	460c      	mov	r4, r1
 800d52c:	b913      	cbnz	r3, 800d534 <_fflush_r+0x10>
 800d52e:	2500      	movs	r5, #0
 800d530:	4628      	mov	r0, r5
 800d532:	bd38      	pop	{r3, r4, r5, pc}
 800d534:	b118      	cbz	r0, 800d53e <_fflush_r+0x1a>
 800d536:	6a03      	ldr	r3, [r0, #32]
 800d538:	b90b      	cbnz	r3, 800d53e <_fflush_r+0x1a>
 800d53a:	f7fe f9fb 	bl	800b934 <__sinit>
 800d53e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d542:	2b00      	cmp	r3, #0
 800d544:	d0f3      	beq.n	800d52e <_fflush_r+0xa>
 800d546:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d548:	07d0      	lsls	r0, r2, #31
 800d54a:	d404      	bmi.n	800d556 <_fflush_r+0x32>
 800d54c:	0599      	lsls	r1, r3, #22
 800d54e:	d402      	bmi.n	800d556 <_fflush_r+0x32>
 800d550:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d552:	f7fe fb08 	bl	800bb66 <__retarget_lock_acquire_recursive>
 800d556:	4628      	mov	r0, r5
 800d558:	4621      	mov	r1, r4
 800d55a:	f7ff ff5f 	bl	800d41c <__sflush_r>
 800d55e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d560:	07da      	lsls	r2, r3, #31
 800d562:	4605      	mov	r5, r0
 800d564:	d4e4      	bmi.n	800d530 <_fflush_r+0xc>
 800d566:	89a3      	ldrh	r3, [r4, #12]
 800d568:	059b      	lsls	r3, r3, #22
 800d56a:	d4e1      	bmi.n	800d530 <_fflush_r+0xc>
 800d56c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d56e:	f7fe fafb 	bl	800bb68 <__retarget_lock_release_recursive>
 800d572:	e7dd      	b.n	800d530 <_fflush_r+0xc>

0800d574 <fiprintf>:
 800d574:	b40e      	push	{r1, r2, r3}
 800d576:	b503      	push	{r0, r1, lr}
 800d578:	4601      	mov	r1, r0
 800d57a:	ab03      	add	r3, sp, #12
 800d57c:	4805      	ldr	r0, [pc, #20]	@ (800d594 <fiprintf+0x20>)
 800d57e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d582:	6800      	ldr	r0, [r0, #0]
 800d584:	9301      	str	r3, [sp, #4]
 800d586:	f000 f8c3 	bl	800d710 <_vfiprintf_r>
 800d58a:	b002      	add	sp, #8
 800d58c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d590:	b003      	add	sp, #12
 800d592:	4770      	bx	lr
 800d594:	20000040 	.word	0x20000040

0800d598 <memmove>:
 800d598:	4288      	cmp	r0, r1
 800d59a:	b510      	push	{r4, lr}
 800d59c:	eb01 0402 	add.w	r4, r1, r2
 800d5a0:	d902      	bls.n	800d5a8 <memmove+0x10>
 800d5a2:	4284      	cmp	r4, r0
 800d5a4:	4623      	mov	r3, r4
 800d5a6:	d807      	bhi.n	800d5b8 <memmove+0x20>
 800d5a8:	1e43      	subs	r3, r0, #1
 800d5aa:	42a1      	cmp	r1, r4
 800d5ac:	d008      	beq.n	800d5c0 <memmove+0x28>
 800d5ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d5b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d5b6:	e7f8      	b.n	800d5aa <memmove+0x12>
 800d5b8:	4402      	add	r2, r0
 800d5ba:	4601      	mov	r1, r0
 800d5bc:	428a      	cmp	r2, r1
 800d5be:	d100      	bne.n	800d5c2 <memmove+0x2a>
 800d5c0:	bd10      	pop	{r4, pc}
 800d5c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d5c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d5ca:	e7f7      	b.n	800d5bc <memmove+0x24>

0800d5cc <_sbrk_r>:
 800d5cc:	b538      	push	{r3, r4, r5, lr}
 800d5ce:	4d06      	ldr	r5, [pc, #24]	@ (800d5e8 <_sbrk_r+0x1c>)
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	4604      	mov	r4, r0
 800d5d4:	4608      	mov	r0, r1
 800d5d6:	602b      	str	r3, [r5, #0]
 800d5d8:	f7f6 faea 	bl	8003bb0 <_sbrk>
 800d5dc:	1c43      	adds	r3, r0, #1
 800d5de:	d102      	bne.n	800d5e6 <_sbrk_r+0x1a>
 800d5e0:	682b      	ldr	r3, [r5, #0]
 800d5e2:	b103      	cbz	r3, 800d5e6 <_sbrk_r+0x1a>
 800d5e4:	6023      	str	r3, [r4, #0]
 800d5e6:	bd38      	pop	{r3, r4, r5, pc}
 800d5e8:	200997bc 	.word	0x200997bc

0800d5ec <abort>:
 800d5ec:	b508      	push	{r3, lr}
 800d5ee:	2006      	movs	r0, #6
 800d5f0:	f000 fa62 	bl	800dab8 <raise>
 800d5f4:	2001      	movs	r0, #1
 800d5f6:	f7f6 fa63 	bl	8003ac0 <_exit>

0800d5fa <_calloc_r>:
 800d5fa:	b570      	push	{r4, r5, r6, lr}
 800d5fc:	fba1 5402 	umull	r5, r4, r1, r2
 800d600:	b934      	cbnz	r4, 800d610 <_calloc_r+0x16>
 800d602:	4629      	mov	r1, r5
 800d604:	f7ff f9ac 	bl	800c960 <_malloc_r>
 800d608:	4606      	mov	r6, r0
 800d60a:	b928      	cbnz	r0, 800d618 <_calloc_r+0x1e>
 800d60c:	4630      	mov	r0, r6
 800d60e:	bd70      	pop	{r4, r5, r6, pc}
 800d610:	220c      	movs	r2, #12
 800d612:	6002      	str	r2, [r0, #0]
 800d614:	2600      	movs	r6, #0
 800d616:	e7f9      	b.n	800d60c <_calloc_r+0x12>
 800d618:	462a      	mov	r2, r5
 800d61a:	4621      	mov	r1, r4
 800d61c:	f7fe fa25 	bl	800ba6a <memset>
 800d620:	e7f4      	b.n	800d60c <_calloc_r+0x12>

0800d622 <__ascii_mbtowc>:
 800d622:	b082      	sub	sp, #8
 800d624:	b901      	cbnz	r1, 800d628 <__ascii_mbtowc+0x6>
 800d626:	a901      	add	r1, sp, #4
 800d628:	b142      	cbz	r2, 800d63c <__ascii_mbtowc+0x1a>
 800d62a:	b14b      	cbz	r3, 800d640 <__ascii_mbtowc+0x1e>
 800d62c:	7813      	ldrb	r3, [r2, #0]
 800d62e:	600b      	str	r3, [r1, #0]
 800d630:	7812      	ldrb	r2, [r2, #0]
 800d632:	1e10      	subs	r0, r2, #0
 800d634:	bf18      	it	ne
 800d636:	2001      	movne	r0, #1
 800d638:	b002      	add	sp, #8
 800d63a:	4770      	bx	lr
 800d63c:	4610      	mov	r0, r2
 800d63e:	e7fb      	b.n	800d638 <__ascii_mbtowc+0x16>
 800d640:	f06f 0001 	mvn.w	r0, #1
 800d644:	e7f8      	b.n	800d638 <__ascii_mbtowc+0x16>

0800d646 <_realloc_r>:
 800d646:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d64a:	4607      	mov	r7, r0
 800d64c:	4614      	mov	r4, r2
 800d64e:	460d      	mov	r5, r1
 800d650:	b921      	cbnz	r1, 800d65c <_realloc_r+0x16>
 800d652:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d656:	4611      	mov	r1, r2
 800d658:	f7ff b982 	b.w	800c960 <_malloc_r>
 800d65c:	b92a      	cbnz	r2, 800d66a <_realloc_r+0x24>
 800d65e:	f7ff f90b 	bl	800c878 <_free_r>
 800d662:	4625      	mov	r5, r4
 800d664:	4628      	mov	r0, r5
 800d666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d66a:	f000 fa41 	bl	800daf0 <_malloc_usable_size_r>
 800d66e:	4284      	cmp	r4, r0
 800d670:	4606      	mov	r6, r0
 800d672:	d802      	bhi.n	800d67a <_realloc_r+0x34>
 800d674:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d678:	d8f4      	bhi.n	800d664 <_realloc_r+0x1e>
 800d67a:	4621      	mov	r1, r4
 800d67c:	4638      	mov	r0, r7
 800d67e:	f7ff f96f 	bl	800c960 <_malloc_r>
 800d682:	4680      	mov	r8, r0
 800d684:	b908      	cbnz	r0, 800d68a <_realloc_r+0x44>
 800d686:	4645      	mov	r5, r8
 800d688:	e7ec      	b.n	800d664 <_realloc_r+0x1e>
 800d68a:	42b4      	cmp	r4, r6
 800d68c:	4622      	mov	r2, r4
 800d68e:	4629      	mov	r1, r5
 800d690:	bf28      	it	cs
 800d692:	4632      	movcs	r2, r6
 800d694:	f7fe fa69 	bl	800bb6a <memcpy>
 800d698:	4629      	mov	r1, r5
 800d69a:	4638      	mov	r0, r7
 800d69c:	f7ff f8ec 	bl	800c878 <_free_r>
 800d6a0:	e7f1      	b.n	800d686 <_realloc_r+0x40>

0800d6a2 <__ascii_wctomb>:
 800d6a2:	4603      	mov	r3, r0
 800d6a4:	4608      	mov	r0, r1
 800d6a6:	b141      	cbz	r1, 800d6ba <__ascii_wctomb+0x18>
 800d6a8:	2aff      	cmp	r2, #255	@ 0xff
 800d6aa:	d904      	bls.n	800d6b6 <__ascii_wctomb+0x14>
 800d6ac:	228a      	movs	r2, #138	@ 0x8a
 800d6ae:	601a      	str	r2, [r3, #0]
 800d6b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d6b4:	4770      	bx	lr
 800d6b6:	700a      	strb	r2, [r1, #0]
 800d6b8:	2001      	movs	r0, #1
 800d6ba:	4770      	bx	lr

0800d6bc <__sfputc_r>:
 800d6bc:	6893      	ldr	r3, [r2, #8]
 800d6be:	3b01      	subs	r3, #1
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	b410      	push	{r4}
 800d6c4:	6093      	str	r3, [r2, #8]
 800d6c6:	da08      	bge.n	800d6da <__sfputc_r+0x1e>
 800d6c8:	6994      	ldr	r4, [r2, #24]
 800d6ca:	42a3      	cmp	r3, r4
 800d6cc:	db01      	blt.n	800d6d2 <__sfputc_r+0x16>
 800d6ce:	290a      	cmp	r1, #10
 800d6d0:	d103      	bne.n	800d6da <__sfputc_r+0x1e>
 800d6d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6d6:	f000 b933 	b.w	800d940 <__swbuf_r>
 800d6da:	6813      	ldr	r3, [r2, #0]
 800d6dc:	1c58      	adds	r0, r3, #1
 800d6de:	6010      	str	r0, [r2, #0]
 800d6e0:	7019      	strb	r1, [r3, #0]
 800d6e2:	4608      	mov	r0, r1
 800d6e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6e8:	4770      	bx	lr

0800d6ea <__sfputs_r>:
 800d6ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6ec:	4606      	mov	r6, r0
 800d6ee:	460f      	mov	r7, r1
 800d6f0:	4614      	mov	r4, r2
 800d6f2:	18d5      	adds	r5, r2, r3
 800d6f4:	42ac      	cmp	r4, r5
 800d6f6:	d101      	bne.n	800d6fc <__sfputs_r+0x12>
 800d6f8:	2000      	movs	r0, #0
 800d6fa:	e007      	b.n	800d70c <__sfputs_r+0x22>
 800d6fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d700:	463a      	mov	r2, r7
 800d702:	4630      	mov	r0, r6
 800d704:	f7ff ffda 	bl	800d6bc <__sfputc_r>
 800d708:	1c43      	adds	r3, r0, #1
 800d70a:	d1f3      	bne.n	800d6f4 <__sfputs_r+0xa>
 800d70c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d710 <_vfiprintf_r>:
 800d710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d714:	460d      	mov	r5, r1
 800d716:	b09d      	sub	sp, #116	@ 0x74
 800d718:	4614      	mov	r4, r2
 800d71a:	4698      	mov	r8, r3
 800d71c:	4606      	mov	r6, r0
 800d71e:	b118      	cbz	r0, 800d728 <_vfiprintf_r+0x18>
 800d720:	6a03      	ldr	r3, [r0, #32]
 800d722:	b90b      	cbnz	r3, 800d728 <_vfiprintf_r+0x18>
 800d724:	f7fe f906 	bl	800b934 <__sinit>
 800d728:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d72a:	07d9      	lsls	r1, r3, #31
 800d72c:	d405      	bmi.n	800d73a <_vfiprintf_r+0x2a>
 800d72e:	89ab      	ldrh	r3, [r5, #12]
 800d730:	059a      	lsls	r2, r3, #22
 800d732:	d402      	bmi.n	800d73a <_vfiprintf_r+0x2a>
 800d734:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d736:	f7fe fa16 	bl	800bb66 <__retarget_lock_acquire_recursive>
 800d73a:	89ab      	ldrh	r3, [r5, #12]
 800d73c:	071b      	lsls	r3, r3, #28
 800d73e:	d501      	bpl.n	800d744 <_vfiprintf_r+0x34>
 800d740:	692b      	ldr	r3, [r5, #16]
 800d742:	b99b      	cbnz	r3, 800d76c <_vfiprintf_r+0x5c>
 800d744:	4629      	mov	r1, r5
 800d746:	4630      	mov	r0, r6
 800d748:	f000 f938 	bl	800d9bc <__swsetup_r>
 800d74c:	b170      	cbz	r0, 800d76c <_vfiprintf_r+0x5c>
 800d74e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d750:	07dc      	lsls	r4, r3, #31
 800d752:	d504      	bpl.n	800d75e <_vfiprintf_r+0x4e>
 800d754:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d758:	b01d      	add	sp, #116	@ 0x74
 800d75a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d75e:	89ab      	ldrh	r3, [r5, #12]
 800d760:	0598      	lsls	r0, r3, #22
 800d762:	d4f7      	bmi.n	800d754 <_vfiprintf_r+0x44>
 800d764:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d766:	f7fe f9ff 	bl	800bb68 <__retarget_lock_release_recursive>
 800d76a:	e7f3      	b.n	800d754 <_vfiprintf_r+0x44>
 800d76c:	2300      	movs	r3, #0
 800d76e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d770:	2320      	movs	r3, #32
 800d772:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d776:	f8cd 800c 	str.w	r8, [sp, #12]
 800d77a:	2330      	movs	r3, #48	@ 0x30
 800d77c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d92c <_vfiprintf_r+0x21c>
 800d780:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d784:	f04f 0901 	mov.w	r9, #1
 800d788:	4623      	mov	r3, r4
 800d78a:	469a      	mov	sl, r3
 800d78c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d790:	b10a      	cbz	r2, 800d796 <_vfiprintf_r+0x86>
 800d792:	2a25      	cmp	r2, #37	@ 0x25
 800d794:	d1f9      	bne.n	800d78a <_vfiprintf_r+0x7a>
 800d796:	ebba 0b04 	subs.w	fp, sl, r4
 800d79a:	d00b      	beq.n	800d7b4 <_vfiprintf_r+0xa4>
 800d79c:	465b      	mov	r3, fp
 800d79e:	4622      	mov	r2, r4
 800d7a0:	4629      	mov	r1, r5
 800d7a2:	4630      	mov	r0, r6
 800d7a4:	f7ff ffa1 	bl	800d6ea <__sfputs_r>
 800d7a8:	3001      	adds	r0, #1
 800d7aa:	f000 80a7 	beq.w	800d8fc <_vfiprintf_r+0x1ec>
 800d7ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d7b0:	445a      	add	r2, fp
 800d7b2:	9209      	str	r2, [sp, #36]	@ 0x24
 800d7b4:	f89a 3000 	ldrb.w	r3, [sl]
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	f000 809f 	beq.w	800d8fc <_vfiprintf_r+0x1ec>
 800d7be:	2300      	movs	r3, #0
 800d7c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d7c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d7c8:	f10a 0a01 	add.w	sl, sl, #1
 800d7cc:	9304      	str	r3, [sp, #16]
 800d7ce:	9307      	str	r3, [sp, #28]
 800d7d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d7d4:	931a      	str	r3, [sp, #104]	@ 0x68
 800d7d6:	4654      	mov	r4, sl
 800d7d8:	2205      	movs	r2, #5
 800d7da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7de:	4853      	ldr	r0, [pc, #332]	@ (800d92c <_vfiprintf_r+0x21c>)
 800d7e0:	f7f2 fd1e 	bl	8000220 <memchr>
 800d7e4:	9a04      	ldr	r2, [sp, #16]
 800d7e6:	b9d8      	cbnz	r0, 800d820 <_vfiprintf_r+0x110>
 800d7e8:	06d1      	lsls	r1, r2, #27
 800d7ea:	bf44      	itt	mi
 800d7ec:	2320      	movmi	r3, #32
 800d7ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7f2:	0713      	lsls	r3, r2, #28
 800d7f4:	bf44      	itt	mi
 800d7f6:	232b      	movmi	r3, #43	@ 0x2b
 800d7f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7fc:	f89a 3000 	ldrb.w	r3, [sl]
 800d800:	2b2a      	cmp	r3, #42	@ 0x2a
 800d802:	d015      	beq.n	800d830 <_vfiprintf_r+0x120>
 800d804:	9a07      	ldr	r2, [sp, #28]
 800d806:	4654      	mov	r4, sl
 800d808:	2000      	movs	r0, #0
 800d80a:	f04f 0c0a 	mov.w	ip, #10
 800d80e:	4621      	mov	r1, r4
 800d810:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d814:	3b30      	subs	r3, #48	@ 0x30
 800d816:	2b09      	cmp	r3, #9
 800d818:	d94b      	bls.n	800d8b2 <_vfiprintf_r+0x1a2>
 800d81a:	b1b0      	cbz	r0, 800d84a <_vfiprintf_r+0x13a>
 800d81c:	9207      	str	r2, [sp, #28]
 800d81e:	e014      	b.n	800d84a <_vfiprintf_r+0x13a>
 800d820:	eba0 0308 	sub.w	r3, r0, r8
 800d824:	fa09 f303 	lsl.w	r3, r9, r3
 800d828:	4313      	orrs	r3, r2
 800d82a:	9304      	str	r3, [sp, #16]
 800d82c:	46a2      	mov	sl, r4
 800d82e:	e7d2      	b.n	800d7d6 <_vfiprintf_r+0xc6>
 800d830:	9b03      	ldr	r3, [sp, #12]
 800d832:	1d19      	adds	r1, r3, #4
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	9103      	str	r1, [sp, #12]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	bfbb      	ittet	lt
 800d83c:	425b      	neglt	r3, r3
 800d83e:	f042 0202 	orrlt.w	r2, r2, #2
 800d842:	9307      	strge	r3, [sp, #28]
 800d844:	9307      	strlt	r3, [sp, #28]
 800d846:	bfb8      	it	lt
 800d848:	9204      	strlt	r2, [sp, #16]
 800d84a:	7823      	ldrb	r3, [r4, #0]
 800d84c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d84e:	d10a      	bne.n	800d866 <_vfiprintf_r+0x156>
 800d850:	7863      	ldrb	r3, [r4, #1]
 800d852:	2b2a      	cmp	r3, #42	@ 0x2a
 800d854:	d132      	bne.n	800d8bc <_vfiprintf_r+0x1ac>
 800d856:	9b03      	ldr	r3, [sp, #12]
 800d858:	1d1a      	adds	r2, r3, #4
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	9203      	str	r2, [sp, #12]
 800d85e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d862:	3402      	adds	r4, #2
 800d864:	9305      	str	r3, [sp, #20]
 800d866:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d93c <_vfiprintf_r+0x22c>
 800d86a:	7821      	ldrb	r1, [r4, #0]
 800d86c:	2203      	movs	r2, #3
 800d86e:	4650      	mov	r0, sl
 800d870:	f7f2 fcd6 	bl	8000220 <memchr>
 800d874:	b138      	cbz	r0, 800d886 <_vfiprintf_r+0x176>
 800d876:	9b04      	ldr	r3, [sp, #16]
 800d878:	eba0 000a 	sub.w	r0, r0, sl
 800d87c:	2240      	movs	r2, #64	@ 0x40
 800d87e:	4082      	lsls	r2, r0
 800d880:	4313      	orrs	r3, r2
 800d882:	3401      	adds	r4, #1
 800d884:	9304      	str	r3, [sp, #16]
 800d886:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d88a:	4829      	ldr	r0, [pc, #164]	@ (800d930 <_vfiprintf_r+0x220>)
 800d88c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d890:	2206      	movs	r2, #6
 800d892:	f7f2 fcc5 	bl	8000220 <memchr>
 800d896:	2800      	cmp	r0, #0
 800d898:	d03f      	beq.n	800d91a <_vfiprintf_r+0x20a>
 800d89a:	4b26      	ldr	r3, [pc, #152]	@ (800d934 <_vfiprintf_r+0x224>)
 800d89c:	bb1b      	cbnz	r3, 800d8e6 <_vfiprintf_r+0x1d6>
 800d89e:	9b03      	ldr	r3, [sp, #12]
 800d8a0:	3307      	adds	r3, #7
 800d8a2:	f023 0307 	bic.w	r3, r3, #7
 800d8a6:	3308      	adds	r3, #8
 800d8a8:	9303      	str	r3, [sp, #12]
 800d8aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8ac:	443b      	add	r3, r7
 800d8ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8b0:	e76a      	b.n	800d788 <_vfiprintf_r+0x78>
 800d8b2:	fb0c 3202 	mla	r2, ip, r2, r3
 800d8b6:	460c      	mov	r4, r1
 800d8b8:	2001      	movs	r0, #1
 800d8ba:	e7a8      	b.n	800d80e <_vfiprintf_r+0xfe>
 800d8bc:	2300      	movs	r3, #0
 800d8be:	3401      	adds	r4, #1
 800d8c0:	9305      	str	r3, [sp, #20]
 800d8c2:	4619      	mov	r1, r3
 800d8c4:	f04f 0c0a 	mov.w	ip, #10
 800d8c8:	4620      	mov	r0, r4
 800d8ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d8ce:	3a30      	subs	r2, #48	@ 0x30
 800d8d0:	2a09      	cmp	r2, #9
 800d8d2:	d903      	bls.n	800d8dc <_vfiprintf_r+0x1cc>
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d0c6      	beq.n	800d866 <_vfiprintf_r+0x156>
 800d8d8:	9105      	str	r1, [sp, #20]
 800d8da:	e7c4      	b.n	800d866 <_vfiprintf_r+0x156>
 800d8dc:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8e0:	4604      	mov	r4, r0
 800d8e2:	2301      	movs	r3, #1
 800d8e4:	e7f0      	b.n	800d8c8 <_vfiprintf_r+0x1b8>
 800d8e6:	ab03      	add	r3, sp, #12
 800d8e8:	9300      	str	r3, [sp, #0]
 800d8ea:	462a      	mov	r2, r5
 800d8ec:	4b12      	ldr	r3, [pc, #72]	@ (800d938 <_vfiprintf_r+0x228>)
 800d8ee:	a904      	add	r1, sp, #16
 800d8f0:	4630      	mov	r0, r6
 800d8f2:	f7fd fbdd 	bl	800b0b0 <_printf_float>
 800d8f6:	4607      	mov	r7, r0
 800d8f8:	1c78      	adds	r0, r7, #1
 800d8fa:	d1d6      	bne.n	800d8aa <_vfiprintf_r+0x19a>
 800d8fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8fe:	07d9      	lsls	r1, r3, #31
 800d900:	d405      	bmi.n	800d90e <_vfiprintf_r+0x1fe>
 800d902:	89ab      	ldrh	r3, [r5, #12]
 800d904:	059a      	lsls	r2, r3, #22
 800d906:	d402      	bmi.n	800d90e <_vfiprintf_r+0x1fe>
 800d908:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d90a:	f7fe f92d 	bl	800bb68 <__retarget_lock_release_recursive>
 800d90e:	89ab      	ldrh	r3, [r5, #12]
 800d910:	065b      	lsls	r3, r3, #25
 800d912:	f53f af1f 	bmi.w	800d754 <_vfiprintf_r+0x44>
 800d916:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d918:	e71e      	b.n	800d758 <_vfiprintf_r+0x48>
 800d91a:	ab03      	add	r3, sp, #12
 800d91c:	9300      	str	r3, [sp, #0]
 800d91e:	462a      	mov	r2, r5
 800d920:	4b05      	ldr	r3, [pc, #20]	@ (800d938 <_vfiprintf_r+0x228>)
 800d922:	a904      	add	r1, sp, #16
 800d924:	4630      	mov	r0, r6
 800d926:	f7fd fe5b 	bl	800b5e0 <_printf_i>
 800d92a:	e7e4      	b.n	800d8f6 <_vfiprintf_r+0x1e6>
 800d92c:	0802233a 	.word	0x0802233a
 800d930:	08022344 	.word	0x08022344
 800d934:	0800b0b1 	.word	0x0800b0b1
 800d938:	0800d6eb 	.word	0x0800d6eb
 800d93c:	08022340 	.word	0x08022340

0800d940 <__swbuf_r>:
 800d940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d942:	460e      	mov	r6, r1
 800d944:	4614      	mov	r4, r2
 800d946:	4605      	mov	r5, r0
 800d948:	b118      	cbz	r0, 800d952 <__swbuf_r+0x12>
 800d94a:	6a03      	ldr	r3, [r0, #32]
 800d94c:	b90b      	cbnz	r3, 800d952 <__swbuf_r+0x12>
 800d94e:	f7fd fff1 	bl	800b934 <__sinit>
 800d952:	69a3      	ldr	r3, [r4, #24]
 800d954:	60a3      	str	r3, [r4, #8]
 800d956:	89a3      	ldrh	r3, [r4, #12]
 800d958:	071a      	lsls	r2, r3, #28
 800d95a:	d501      	bpl.n	800d960 <__swbuf_r+0x20>
 800d95c:	6923      	ldr	r3, [r4, #16]
 800d95e:	b943      	cbnz	r3, 800d972 <__swbuf_r+0x32>
 800d960:	4621      	mov	r1, r4
 800d962:	4628      	mov	r0, r5
 800d964:	f000 f82a 	bl	800d9bc <__swsetup_r>
 800d968:	b118      	cbz	r0, 800d972 <__swbuf_r+0x32>
 800d96a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800d96e:	4638      	mov	r0, r7
 800d970:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d972:	6823      	ldr	r3, [r4, #0]
 800d974:	6922      	ldr	r2, [r4, #16]
 800d976:	1a98      	subs	r0, r3, r2
 800d978:	6963      	ldr	r3, [r4, #20]
 800d97a:	b2f6      	uxtb	r6, r6
 800d97c:	4283      	cmp	r3, r0
 800d97e:	4637      	mov	r7, r6
 800d980:	dc05      	bgt.n	800d98e <__swbuf_r+0x4e>
 800d982:	4621      	mov	r1, r4
 800d984:	4628      	mov	r0, r5
 800d986:	f7ff fdcd 	bl	800d524 <_fflush_r>
 800d98a:	2800      	cmp	r0, #0
 800d98c:	d1ed      	bne.n	800d96a <__swbuf_r+0x2a>
 800d98e:	68a3      	ldr	r3, [r4, #8]
 800d990:	3b01      	subs	r3, #1
 800d992:	60a3      	str	r3, [r4, #8]
 800d994:	6823      	ldr	r3, [r4, #0]
 800d996:	1c5a      	adds	r2, r3, #1
 800d998:	6022      	str	r2, [r4, #0]
 800d99a:	701e      	strb	r6, [r3, #0]
 800d99c:	6962      	ldr	r2, [r4, #20]
 800d99e:	1c43      	adds	r3, r0, #1
 800d9a0:	429a      	cmp	r2, r3
 800d9a2:	d004      	beq.n	800d9ae <__swbuf_r+0x6e>
 800d9a4:	89a3      	ldrh	r3, [r4, #12]
 800d9a6:	07db      	lsls	r3, r3, #31
 800d9a8:	d5e1      	bpl.n	800d96e <__swbuf_r+0x2e>
 800d9aa:	2e0a      	cmp	r6, #10
 800d9ac:	d1df      	bne.n	800d96e <__swbuf_r+0x2e>
 800d9ae:	4621      	mov	r1, r4
 800d9b0:	4628      	mov	r0, r5
 800d9b2:	f7ff fdb7 	bl	800d524 <_fflush_r>
 800d9b6:	2800      	cmp	r0, #0
 800d9b8:	d0d9      	beq.n	800d96e <__swbuf_r+0x2e>
 800d9ba:	e7d6      	b.n	800d96a <__swbuf_r+0x2a>

0800d9bc <__swsetup_r>:
 800d9bc:	b538      	push	{r3, r4, r5, lr}
 800d9be:	4b29      	ldr	r3, [pc, #164]	@ (800da64 <__swsetup_r+0xa8>)
 800d9c0:	4605      	mov	r5, r0
 800d9c2:	6818      	ldr	r0, [r3, #0]
 800d9c4:	460c      	mov	r4, r1
 800d9c6:	b118      	cbz	r0, 800d9d0 <__swsetup_r+0x14>
 800d9c8:	6a03      	ldr	r3, [r0, #32]
 800d9ca:	b90b      	cbnz	r3, 800d9d0 <__swsetup_r+0x14>
 800d9cc:	f7fd ffb2 	bl	800b934 <__sinit>
 800d9d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9d4:	0719      	lsls	r1, r3, #28
 800d9d6:	d422      	bmi.n	800da1e <__swsetup_r+0x62>
 800d9d8:	06da      	lsls	r2, r3, #27
 800d9da:	d407      	bmi.n	800d9ec <__swsetup_r+0x30>
 800d9dc:	2209      	movs	r2, #9
 800d9de:	602a      	str	r2, [r5, #0]
 800d9e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9e4:	81a3      	strh	r3, [r4, #12]
 800d9e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d9ea:	e033      	b.n	800da54 <__swsetup_r+0x98>
 800d9ec:	0758      	lsls	r0, r3, #29
 800d9ee:	d512      	bpl.n	800da16 <__swsetup_r+0x5a>
 800d9f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d9f2:	b141      	cbz	r1, 800da06 <__swsetup_r+0x4a>
 800d9f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d9f8:	4299      	cmp	r1, r3
 800d9fa:	d002      	beq.n	800da02 <__swsetup_r+0x46>
 800d9fc:	4628      	mov	r0, r5
 800d9fe:	f7fe ff3b 	bl	800c878 <_free_r>
 800da02:	2300      	movs	r3, #0
 800da04:	6363      	str	r3, [r4, #52]	@ 0x34
 800da06:	89a3      	ldrh	r3, [r4, #12]
 800da08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800da0c:	81a3      	strh	r3, [r4, #12]
 800da0e:	2300      	movs	r3, #0
 800da10:	6063      	str	r3, [r4, #4]
 800da12:	6923      	ldr	r3, [r4, #16]
 800da14:	6023      	str	r3, [r4, #0]
 800da16:	89a3      	ldrh	r3, [r4, #12]
 800da18:	f043 0308 	orr.w	r3, r3, #8
 800da1c:	81a3      	strh	r3, [r4, #12]
 800da1e:	6923      	ldr	r3, [r4, #16]
 800da20:	b94b      	cbnz	r3, 800da36 <__swsetup_r+0x7a>
 800da22:	89a3      	ldrh	r3, [r4, #12]
 800da24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800da28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da2c:	d003      	beq.n	800da36 <__swsetup_r+0x7a>
 800da2e:	4621      	mov	r1, r4
 800da30:	4628      	mov	r0, r5
 800da32:	f000 f88b 	bl	800db4c <__smakebuf_r>
 800da36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da3a:	f013 0201 	ands.w	r2, r3, #1
 800da3e:	d00a      	beq.n	800da56 <__swsetup_r+0x9a>
 800da40:	2200      	movs	r2, #0
 800da42:	60a2      	str	r2, [r4, #8]
 800da44:	6962      	ldr	r2, [r4, #20]
 800da46:	4252      	negs	r2, r2
 800da48:	61a2      	str	r2, [r4, #24]
 800da4a:	6922      	ldr	r2, [r4, #16]
 800da4c:	b942      	cbnz	r2, 800da60 <__swsetup_r+0xa4>
 800da4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800da52:	d1c5      	bne.n	800d9e0 <__swsetup_r+0x24>
 800da54:	bd38      	pop	{r3, r4, r5, pc}
 800da56:	0799      	lsls	r1, r3, #30
 800da58:	bf58      	it	pl
 800da5a:	6962      	ldrpl	r2, [r4, #20]
 800da5c:	60a2      	str	r2, [r4, #8]
 800da5e:	e7f4      	b.n	800da4a <__swsetup_r+0x8e>
 800da60:	2000      	movs	r0, #0
 800da62:	e7f7      	b.n	800da54 <__swsetup_r+0x98>
 800da64:	20000040 	.word	0x20000040

0800da68 <_raise_r>:
 800da68:	291f      	cmp	r1, #31
 800da6a:	b538      	push	{r3, r4, r5, lr}
 800da6c:	4605      	mov	r5, r0
 800da6e:	460c      	mov	r4, r1
 800da70:	d904      	bls.n	800da7c <_raise_r+0x14>
 800da72:	2316      	movs	r3, #22
 800da74:	6003      	str	r3, [r0, #0]
 800da76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800da7a:	bd38      	pop	{r3, r4, r5, pc}
 800da7c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800da7e:	b112      	cbz	r2, 800da86 <_raise_r+0x1e>
 800da80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800da84:	b94b      	cbnz	r3, 800da9a <_raise_r+0x32>
 800da86:	4628      	mov	r0, r5
 800da88:	f000 f830 	bl	800daec <_getpid_r>
 800da8c:	4622      	mov	r2, r4
 800da8e:	4601      	mov	r1, r0
 800da90:	4628      	mov	r0, r5
 800da92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da96:	f000 b817 	b.w	800dac8 <_kill_r>
 800da9a:	2b01      	cmp	r3, #1
 800da9c:	d00a      	beq.n	800dab4 <_raise_r+0x4c>
 800da9e:	1c59      	adds	r1, r3, #1
 800daa0:	d103      	bne.n	800daaa <_raise_r+0x42>
 800daa2:	2316      	movs	r3, #22
 800daa4:	6003      	str	r3, [r0, #0]
 800daa6:	2001      	movs	r0, #1
 800daa8:	e7e7      	b.n	800da7a <_raise_r+0x12>
 800daaa:	2100      	movs	r1, #0
 800daac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dab0:	4620      	mov	r0, r4
 800dab2:	4798      	blx	r3
 800dab4:	2000      	movs	r0, #0
 800dab6:	e7e0      	b.n	800da7a <_raise_r+0x12>

0800dab8 <raise>:
 800dab8:	4b02      	ldr	r3, [pc, #8]	@ (800dac4 <raise+0xc>)
 800daba:	4601      	mov	r1, r0
 800dabc:	6818      	ldr	r0, [r3, #0]
 800dabe:	f7ff bfd3 	b.w	800da68 <_raise_r>
 800dac2:	bf00      	nop
 800dac4:	20000040 	.word	0x20000040

0800dac8 <_kill_r>:
 800dac8:	b538      	push	{r3, r4, r5, lr}
 800daca:	4d07      	ldr	r5, [pc, #28]	@ (800dae8 <_kill_r+0x20>)
 800dacc:	2300      	movs	r3, #0
 800dace:	4604      	mov	r4, r0
 800dad0:	4608      	mov	r0, r1
 800dad2:	4611      	mov	r1, r2
 800dad4:	602b      	str	r3, [r5, #0]
 800dad6:	f7f5 ffe3 	bl	8003aa0 <_kill>
 800dada:	1c43      	adds	r3, r0, #1
 800dadc:	d102      	bne.n	800dae4 <_kill_r+0x1c>
 800dade:	682b      	ldr	r3, [r5, #0]
 800dae0:	b103      	cbz	r3, 800dae4 <_kill_r+0x1c>
 800dae2:	6023      	str	r3, [r4, #0]
 800dae4:	bd38      	pop	{r3, r4, r5, pc}
 800dae6:	bf00      	nop
 800dae8:	200997bc 	.word	0x200997bc

0800daec <_getpid_r>:
 800daec:	f7f5 bfd0 	b.w	8003a90 <_getpid>

0800daf0 <_malloc_usable_size_r>:
 800daf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800daf4:	1f18      	subs	r0, r3, #4
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	bfbc      	itt	lt
 800dafa:	580b      	ldrlt	r3, [r1, r0]
 800dafc:	18c0      	addlt	r0, r0, r3
 800dafe:	4770      	bx	lr

0800db00 <__swhatbuf_r>:
 800db00:	b570      	push	{r4, r5, r6, lr}
 800db02:	460c      	mov	r4, r1
 800db04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db08:	2900      	cmp	r1, #0
 800db0a:	b096      	sub	sp, #88	@ 0x58
 800db0c:	4615      	mov	r5, r2
 800db0e:	461e      	mov	r6, r3
 800db10:	da0d      	bge.n	800db2e <__swhatbuf_r+0x2e>
 800db12:	89a3      	ldrh	r3, [r4, #12]
 800db14:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800db18:	f04f 0100 	mov.w	r1, #0
 800db1c:	bf14      	ite	ne
 800db1e:	2340      	movne	r3, #64	@ 0x40
 800db20:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800db24:	2000      	movs	r0, #0
 800db26:	6031      	str	r1, [r6, #0]
 800db28:	602b      	str	r3, [r5, #0]
 800db2a:	b016      	add	sp, #88	@ 0x58
 800db2c:	bd70      	pop	{r4, r5, r6, pc}
 800db2e:	466a      	mov	r2, sp
 800db30:	f000 f848 	bl	800dbc4 <_fstat_r>
 800db34:	2800      	cmp	r0, #0
 800db36:	dbec      	blt.n	800db12 <__swhatbuf_r+0x12>
 800db38:	9901      	ldr	r1, [sp, #4]
 800db3a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800db3e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800db42:	4259      	negs	r1, r3
 800db44:	4159      	adcs	r1, r3
 800db46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800db4a:	e7eb      	b.n	800db24 <__swhatbuf_r+0x24>

0800db4c <__smakebuf_r>:
 800db4c:	898b      	ldrh	r3, [r1, #12]
 800db4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db50:	079d      	lsls	r5, r3, #30
 800db52:	4606      	mov	r6, r0
 800db54:	460c      	mov	r4, r1
 800db56:	d507      	bpl.n	800db68 <__smakebuf_r+0x1c>
 800db58:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800db5c:	6023      	str	r3, [r4, #0]
 800db5e:	6123      	str	r3, [r4, #16]
 800db60:	2301      	movs	r3, #1
 800db62:	6163      	str	r3, [r4, #20]
 800db64:	b003      	add	sp, #12
 800db66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db68:	ab01      	add	r3, sp, #4
 800db6a:	466a      	mov	r2, sp
 800db6c:	f7ff ffc8 	bl	800db00 <__swhatbuf_r>
 800db70:	9f00      	ldr	r7, [sp, #0]
 800db72:	4605      	mov	r5, r0
 800db74:	4639      	mov	r1, r7
 800db76:	4630      	mov	r0, r6
 800db78:	f7fe fef2 	bl	800c960 <_malloc_r>
 800db7c:	b948      	cbnz	r0, 800db92 <__smakebuf_r+0x46>
 800db7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db82:	059a      	lsls	r2, r3, #22
 800db84:	d4ee      	bmi.n	800db64 <__smakebuf_r+0x18>
 800db86:	f023 0303 	bic.w	r3, r3, #3
 800db8a:	f043 0302 	orr.w	r3, r3, #2
 800db8e:	81a3      	strh	r3, [r4, #12]
 800db90:	e7e2      	b.n	800db58 <__smakebuf_r+0xc>
 800db92:	89a3      	ldrh	r3, [r4, #12]
 800db94:	6020      	str	r0, [r4, #0]
 800db96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db9a:	81a3      	strh	r3, [r4, #12]
 800db9c:	9b01      	ldr	r3, [sp, #4]
 800db9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dba2:	b15b      	cbz	r3, 800dbbc <__smakebuf_r+0x70>
 800dba4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dba8:	4630      	mov	r0, r6
 800dbaa:	f000 f81d 	bl	800dbe8 <_isatty_r>
 800dbae:	b128      	cbz	r0, 800dbbc <__smakebuf_r+0x70>
 800dbb0:	89a3      	ldrh	r3, [r4, #12]
 800dbb2:	f023 0303 	bic.w	r3, r3, #3
 800dbb6:	f043 0301 	orr.w	r3, r3, #1
 800dbba:	81a3      	strh	r3, [r4, #12]
 800dbbc:	89a3      	ldrh	r3, [r4, #12]
 800dbbe:	431d      	orrs	r5, r3
 800dbc0:	81a5      	strh	r5, [r4, #12]
 800dbc2:	e7cf      	b.n	800db64 <__smakebuf_r+0x18>

0800dbc4 <_fstat_r>:
 800dbc4:	b538      	push	{r3, r4, r5, lr}
 800dbc6:	4d07      	ldr	r5, [pc, #28]	@ (800dbe4 <_fstat_r+0x20>)
 800dbc8:	2300      	movs	r3, #0
 800dbca:	4604      	mov	r4, r0
 800dbcc:	4608      	mov	r0, r1
 800dbce:	4611      	mov	r1, r2
 800dbd0:	602b      	str	r3, [r5, #0]
 800dbd2:	f7f5 ffc5 	bl	8003b60 <_fstat>
 800dbd6:	1c43      	adds	r3, r0, #1
 800dbd8:	d102      	bne.n	800dbe0 <_fstat_r+0x1c>
 800dbda:	682b      	ldr	r3, [r5, #0]
 800dbdc:	b103      	cbz	r3, 800dbe0 <_fstat_r+0x1c>
 800dbde:	6023      	str	r3, [r4, #0]
 800dbe0:	bd38      	pop	{r3, r4, r5, pc}
 800dbe2:	bf00      	nop
 800dbe4:	200997bc 	.word	0x200997bc

0800dbe8 <_isatty_r>:
 800dbe8:	b538      	push	{r3, r4, r5, lr}
 800dbea:	4d06      	ldr	r5, [pc, #24]	@ (800dc04 <_isatty_r+0x1c>)
 800dbec:	2300      	movs	r3, #0
 800dbee:	4604      	mov	r4, r0
 800dbf0:	4608      	mov	r0, r1
 800dbf2:	602b      	str	r3, [r5, #0]
 800dbf4:	f7f5 ffc4 	bl	8003b80 <_isatty>
 800dbf8:	1c43      	adds	r3, r0, #1
 800dbfa:	d102      	bne.n	800dc02 <_isatty_r+0x1a>
 800dbfc:	682b      	ldr	r3, [r5, #0]
 800dbfe:	b103      	cbz	r3, 800dc02 <_isatty_r+0x1a>
 800dc00:	6023      	str	r3, [r4, #0]
 800dc02:	bd38      	pop	{r3, r4, r5, pc}
 800dc04:	200997bc 	.word	0x200997bc

0800dc08 <sqrtf>:
 800dc08:	b508      	push	{r3, lr}
 800dc0a:	ed2d 8b02 	vpush	{d8}
 800dc0e:	eeb0 8a40 	vmov.f32	s16, s0
 800dc12:	f000 f817 	bl	800dc44 <__ieee754_sqrtf>
 800dc16:	eeb4 8a48 	vcmp.f32	s16, s16
 800dc1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc1e:	d60c      	bvs.n	800dc3a <sqrtf+0x32>
 800dc20:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800dc40 <sqrtf+0x38>
 800dc24:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800dc28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc2c:	d505      	bpl.n	800dc3a <sqrtf+0x32>
 800dc2e:	f7fd ff6f 	bl	800bb10 <__errno>
 800dc32:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800dc36:	2321      	movs	r3, #33	@ 0x21
 800dc38:	6003      	str	r3, [r0, #0]
 800dc3a:	ecbd 8b02 	vpop	{d8}
 800dc3e:	bd08      	pop	{r3, pc}
 800dc40:	00000000 	.word	0x00000000

0800dc44 <__ieee754_sqrtf>:
 800dc44:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800dc48:	4770      	bx	lr
	...

0800dc4c <_init>:
 800dc4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc4e:	bf00      	nop
 800dc50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc52:	bc08      	pop	{r3}
 800dc54:	469e      	mov	lr, r3
 800dc56:	4770      	bx	lr

0800dc58 <_fini>:
 800dc58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc5a:	bf00      	nop
 800dc5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc5e:	bc08      	pop	{r3}
 800dc60:	469e      	mov	lr, r3
 800dc62:	4770      	bx	lr
