<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2022.2.0.10</p>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</p>
        <p>Date: Wed Aug 23 16:53:43 2023
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>MPFS_ICICLE_KIT_BASE_DESIGN</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPFS250T_ES</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCVG484</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.0185 - 1.0815 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_lt,fast_hv_lt,slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>7.407</td>
                <td>135.007</td>
                <td>0.330</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td>7.407</td>
                <td>135.007</td>
                <td>1.272</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3</td>
                <td>19.753</td>
                <td>50.625</td>
                <td>0.972</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV</td>
                <td>12.500</td>
                <td>80.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK</td>
                <td>6.250</td>
                <td>160.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK</td>
                <td>8.000</td>
                <td>125.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>REF_CLK_50MHz</td>
                <td>20.000</td>
                <td>50.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>REF_CLK_PAD_P</td>
                <td>10.000</td>
                <td>100.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2</td>
                <td>7.407</td>
                <td>135.007</td>
                <td/>
                <td/>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td/>
            </tr>
        </table>
        <h2>Clock Domain CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__0_:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[35]</td>
                <td>5.494</td>
                <td>0.330</td>
                <td>12.245</td>
                <td>12.575</td>
                <td>1.516</td>
                <td>6.942</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__0_:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[21]</td>
                <td>5.468</td>
                <td>0.336</td>
                <td>12.219</td>
                <td>12.555</td>
                <td>1.536</td>
                <td>6.936</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__1_:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[35]</td>
                <td>5.408</td>
                <td>0.337</td>
                <td>12.159</td>
                <td>12.496</td>
                <td>1.516</td>
                <td>6.935</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/CS_rep_fast[8]:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[21]</td>
                <td>5.382</td>
                <td>0.344</td>
                <td>12.132</td>
                <td>12.476</td>
                <td>1.536</td>
                <td>6.928</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__0_:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[35]</td>
                <td>5.398</td>
                <td>0.347</td>
                <td>12.149</td>
                <td>12.496</td>
                <td>1.516</td>
                <td>6.925</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__0_:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[35]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.575</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>12.245</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.330</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.528</td>
                <td>4.528</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.203</td>
                <td>4.731</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>4.871</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.640</td>
                <td>5.511</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.173</td>
                <td>5.684</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.438</td>
                <td>6.122</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>6.178</td>
                <td>731</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__0_:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.573</td>
                <td>6.751</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__0_:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.206</td>
                <td>6.957</td>
                <td>284</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_0/bf2_a_3[1]:D</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/ntt_l[0]</td>
                <td/>
                <td>+</td>
                <td>0.840</td>
                <td>7.797</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_0/bf2_a_3[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.090</td>
                <td>7.887</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/ahbl_mult_m_0_2[1]:B</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/bf2_a[1]</td>
                <td/>
                <td>+</td>
                <td>0.573</td>
                <td>8.460</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/ahbl_mult_m_0_2[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.235</td>
                <td>8.695</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/ahbl_mult_m_0[1]:B</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/mr0_dinb_2[1]</td>
                <td/>
                <td>+</td>
                <td>0.151</td>
                <td>8.846</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/ahbl_mult_m_0[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.137</td>
                <td>8.983</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/ahbl_mult_muladd_0[22:0]/MACC_PHYS_INST/CFG_3:A</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/mr0_dinb[1]</td>
                <td/>
                <td>+</td>
                <td>0.751</td>
                <td>9.734</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/ahbl_mult_muladd_0[22:0]/MACC_PHYS_INST/CFG_3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4_IP_ABCD</td>
                <td>+</td>
                <td>0.077</td>
                <td>9.811</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/ahbl_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:B[1]</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/ahbl_mult_muladd_0[22_0]/MACC_PHYS_INST/B_net[1]</td>
                <td/>
                <td>+</td>
                <td>0.020</td>
                <td>9.831</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/ahbl_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDOUT[35]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MACC_IP</td>
                <td>+</td>
                <td>2.401</td>
                <td>12.232</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[35]</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/un2_d_0[35]</td>
                <td/>
                <td>+</td>
                <td>0.013</td>
                <td>12.245</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.245</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>7.407</td>
                <td>7.407</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.407</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.087</td>
                <td>11.494</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.185</td>
                <td>11.679</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>11.801</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.582</td>
                <td>12.383</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.158</td>
                <td>12.541</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.395</td>
                <td>12.936</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.050</td>
                <td>12.986</td>
                <td>731</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.628</td>
                <td>13.614</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.612</td>
                <td>14.226</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>14.091</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_0/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[35]</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:MACC_IP</td>
                <td>-</td>
                <td>1.516</td>
                <td>12.575</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.575</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[41]:ALn</td>
                <td>1.924</td>
                <td>5.016</td>
                <td>8.655</td>
                <td>13.671</td>
                <td>0.214</td>
                <td>2.256</td>
                <td>0.118</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[39]:ALn</td>
                <td>1.924</td>
                <td>5.016</td>
                <td>8.655</td>
                <td>13.671</td>
                <td>0.214</td>
                <td>2.256</td>
                <td>0.118</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[35]:ALn</td>
                <td>1.924</td>
                <td>5.016</td>
                <td>8.655</td>
                <td>13.671</td>
                <td>0.214</td>
                <td>2.256</td>
                <td>0.118</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[31]:ALn</td>
                <td>1.924</td>
                <td>5.016</td>
                <td>8.655</td>
                <td>13.671</td>
                <td>0.214</td>
                <td>2.256</td>
                <td>0.118</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[35]:ALn</td>
                <td>1.924</td>
                <td>5.016</td>
                <td>8.655</td>
                <td>13.671</td>
                <td>0.214</td>
                <td>2.256</td>
                <td>0.118</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[41]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.671</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.655</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.016</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.528</td>
                <td>4.528</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.203</td>
                <td>4.731</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>4.871</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.640</td>
                <td>5.511</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.173</td>
                <td>5.684</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.443</td>
                <td>6.127</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>6.183</td>
                <td>1143</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.548</td>
                <td>6.731</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.212</td>
                <td>6.943</td>
                <td>1914</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[41]:ALn</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/sysReset</td>
                <td/>
                <td>+</td>
                <td>1.712</td>
                <td>8.655</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.655</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>7.407</td>
                <td>7.407</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.407</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.087</td>
                <td>11.494</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.185</td>
                <td>11.679</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>11.801</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.582</td>
                <td>12.383</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.158</td>
                <td>12.541</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.401</td>
                <td>12.942</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.050</td>
                <td>12.992</td>
                <td>438</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[41]:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_FIC_0_CLK</td>
                <td/>
                <td>+</td>
                <td>0.472</td>
                <td>13.464</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.556</td>
                <td>14.020</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>13.885</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[41]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.214</td>
                <td>13.671</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.671</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_1_ACLK</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[18]:EN</td>
                <td>5.525</td>
                <td>1.272</td>
                <td>12.513</td>
                <td>13.785</td>
                <td>0.133</td>
                <td>6.000</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_1_ACLK</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[7]:EN</td>
                <td>5.523</td>
                <td>1.274</td>
                <td>12.511</td>
                <td>13.785</td>
                <td>0.133</td>
                <td>5.998</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_1_ACLK</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[3]:EN</td>
                <td>5.523</td>
                <td>1.274</td>
                <td>12.511</td>
                <td>13.785</td>
                <td>0.133</td>
                <td>5.998</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_1_ACLK</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[15]:EN</td>
                <td>5.524</td>
                <td>1.274</td>
                <td>12.512</td>
                <td>13.786</td>
                <td>0.133</td>
                <td>5.998</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_1_ACLK</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[14]:EN</td>
                <td>5.523</td>
                <td>1.274</td>
                <td>12.511</td>
                <td>13.785</td>
                <td>0.133</td>
                <td>5.998</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_1_ACLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[18]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.785</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>12.513</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.272</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.527</td>
                <td>4.527</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.206</td>
                <td>4.733</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>4.873</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.629</td>
                <td>5.502</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.174</td>
                <td>5.676</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.446</td>
                <td>6.122</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>6.178</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_1_ACLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_FIC_1_CLK</td>
                <td/>
                <td>+</td>
                <td>0.810</td>
                <td>6.988</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_1_AXI4_S_WREADY</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MSS</td>
                <td>+</td>
                <td>0.907</td>
                <td>7.895</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_RNI5O2V[1]:D</td>
                <td>net</td>
                <td>FIC_1_PERIPHERALS_1_AXI4mslave0_WREADY</td>
                <td/>
                <td>+</td>
                <td>3.340</td>
                <td>11.235</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_RNI5O2V[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.077</td>
                <td>11.312</td>
                <td>73</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[18]:EN</td>
                <td>net</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/N_141_i</td>
                <td/>
                <td>+</td>
                <td>1.201</td>
                <td>12.513</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.513</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>7.407</td>
                <td>7.407</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.407</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.086</td>
                <td>11.493</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.188</td>
                <td>11.681</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>11.803</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.572</td>
                <td>12.375</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.158</td>
                <td>12.533</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.401</td>
                <td>12.934</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.050</td>
                <td>12.984</td>
                <td>102</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[18]:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.513</td>
                <td>13.497</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.556</td>
                <td>14.053</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>13.918</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[18]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.133</td>
                <td>13.785</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.785</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[14]:ALn</td>
                <td>3.526</td>
                <td>3.400</td>
                <td>10.283</td>
                <td>13.683</td>
                <td>0.214</td>
                <td>3.872</td>
                <td>0.132</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[43]:ALn</td>
                <td>3.528</td>
                <td>3.401</td>
                <td>10.285</td>
                <td>13.686</td>
                <td>0.214</td>
                <td>3.871</td>
                <td>0.129</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[3]:ALn</td>
                <td>3.528</td>
                <td>3.401</td>
                <td>10.285</td>
                <td>13.686</td>
                <td>0.214</td>
                <td>3.871</td>
                <td>0.129</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[16]:ALn</td>
                <td>3.525</td>
                <td>3.401</td>
                <td>10.282</td>
                <td>13.683</td>
                <td>0.214</td>
                <td>3.871</td>
                <td>0.132</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[14]:ALn</td>
                <td>3.525</td>
                <td>3.401</td>
                <td>10.282</td>
                <td>13.683</td>
                <td>0.214</td>
                <td>3.871</td>
                <td>0.132</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[14]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.683</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.283</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3.400</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.527</td>
                <td>4.527</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.206</td>
                <td>4.733</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>4.873</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.629</td>
                <td>5.502</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.174</td>
                <td>5.676</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.443</td>
                <td>6.119</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>6.175</td>
                <td>102</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.582</td>
                <td>6.757</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.212</td>
                <td>6.969</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTB/U0_GB0:A</td>
                <td>net</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_Z</td>
                <td/>
                <td>+</td>
                <td>2.092</td>
                <td>9.061</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTB/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.126</td>
                <td>9.187</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTB/U0_RGB1:A</td>
                <td>net</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTB/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.441</td>
                <td>9.628</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_RNI0DTB/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>9.684</td>
                <td>114</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[14]:ALn</td>
                <td>net</td>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/sysReset_arst</td>
                <td/>
                <td>+</td>
                <td>0.599</td>
                <td>10.283</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.283</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>7.407</td>
                <td>7.407</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT1</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.407</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.086</td>
                <td>11.493</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_4</td>
                <td/>
                <td>+</td>
                <td>0.188</td>
                <td>11.681</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>11.803</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_GB0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4_NET</td>
                <td/>
                <td>+</td>
                <td>0.572</td>
                <td>12.375</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.158</td>
                <td>12.533</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.398</td>
                <td>12.931</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.050</td>
                <td>12.981</td>
                <td>114</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[14]:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.517</td>
                <td>13.498</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.534</td>
                <td>14.032</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>13.897</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[14]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.214</td>
                <td>13.683</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.683</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_PCLK</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[27]</td>
                <td>8.956</td>
                <td>0.972</td>
                <td>16.648</td>
                <td>17.620</td>
                <td>-0.250</td>
                <td>17.539</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_PCLK</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[28]</td>
                <td>8.998</td>
                <td>1.012</td>
                <td>16.690</td>
                <td>17.702</td>
                <td>-0.332</td>
                <td>17.459</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_PCLK</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[20]</td>
                <td>8.972</td>
                <td>1.024</td>
                <td>16.664</td>
                <td>17.688</td>
                <td>-0.318</td>
                <td>17.435</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_PCLK</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[13]</td>
                <td>8.905</td>
                <td>1.092</td>
                <td>16.597</td>
                <td>17.689</td>
                <td>-0.319</td>
                <td>17.299</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_PCLK</td>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[16]</td>
                <td>8.760</td>
                <td>1.237</td>
                <td>16.452</td>
                <td>17.689</td>
                <td>-0.319</td>
                <td>17.009</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_PCLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[27]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17.620</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>16.648</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.972</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.538</td>
                <td>4.538</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_12</td>
                <td/>
                <td>+</td>
                <td>0.886</td>
                <td>5.424</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>5.564</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_NET</td>
                <td/>
                <td>+</td>
                <td>0.647</td>
                <td>6.211</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.176</td>
                <td>6.387</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.439</td>
                <td>6.826</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>6.882</td>
                <td>1181</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_PCLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_FIC_3_CLK</td>
                <td/>
                <td>+</td>
                <td>0.810</td>
                <td>7.692</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_APB_M_PADDR[11]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MSS</td>
                <td>+</td>
                <td>1.707</td>
                <td>9.399</td>
                <td>286</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[27]:C</td>
                <td>net</td>
                <td>MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[11]</td>
                <td/>
                <td>+</td>
                <td>2.678</td>
                <td>12.077</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3_2[27]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.137</td>
                <td>12.214</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[27]:D</td>
                <td>net</td>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/N_366_2</td>
                <td/>
                <td>+</td>
                <td>0.134</td>
                <td>12.348</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_3[27]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.077</td>
                <td>12.425</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[27]:C</td>
                <td>net</td>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/N_366</td>
                <td/>
                <td>+</td>
                <td>0.173</td>
                <td>12.598</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux[27]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4A</td>
                <td>+</td>
                <td>0.168</td>
                <td>12.766</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux_0[27]:A</td>
                <td>net</td>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_y0[27]</td>
                <td/>
                <td>+</td>
                <td>0.089</td>
                <td>12.855</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/PRDATA_15_1_0_wmux_0[27]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4A</td>
                <td>+</td>
                <td>0.077</td>
                <td>12.932</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0[27]:A</td>
                <td>net</td>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/IHC_APB_0_IHC_APB_0_N_750</td>
                <td/>
                <td>+</td>
                <td>0.775</td>
                <td>13.707</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0[27]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>13.760</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_3[27]:B</td>
                <td>net</td>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_0_Z[27]</td>
                <td/>
                <td>+</td>
                <td>0.389</td>
                <td>14.149</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_3[27]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.090</td>
                <td>14.239</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[27]:C</td>
                <td>net</td>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0_3_Z[27]</td>
                <td/>
                <td>+</td>
                <td>0.419</td>
                <td>14.658</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/IHC_SUBSYSTEM_0/APB_ARBITER_0/in_prdata_0[27]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>14.711</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[27]:A</td>
                <td>net</td>
                <td>FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1_FIC_3_0x5xxx_xxxx_PRDATA[27]</td>
                <td/>
                <td>+</td>
                <td>0.564</td>
                <td>15.275</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/FIC_3_ADDRESS_GENERATION_1/APB_ARBITER_0/in_prdata[27]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.077</td>
                <td>15.352</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[27]</td>
                <td>net</td>
                <td>MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[27]</td>
                <td/>
                <td>+</td>
                <td>1.296</td>
                <td>16.648</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16.648</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>9.877</td>
                <td>9.877</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.877</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.088</td>
                <td>13.965</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_12</td>
                <td/>
                <td>+</td>
                <td>0.790</td>
                <td>14.755</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.133</td>
                <td>14.888</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_NET</td>
                <td/>
                <td>+</td>
                <td>0.576</td>
                <td>15.464</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.148</td>
                <td>15.612</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.401</td>
                <td>16.013</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.054</td>
                <td>16.067</td>
                <td>1181</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_PCLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_FIC_3_CLK</td>
                <td/>
                <td>+</td>
                <td>0.590</td>
                <td>16.657</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.848</td>
                <td>17.505</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>17.370</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[27]</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:MSS</td>
                <td>-</td>
                <td>-0.250</td>
                <td>17.620</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17.620</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</td>
                <td>LED3</td>
                <td>10.362</td>
                <td/>
                <td>17.781</td>
                <td/>
                <td>17.781</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>FIC_3_PERIPHERALS_1/fabric_sd_emmc_demux_select_0/register[0]:CLK</td>
                <td>SDIO_SW_SEL1</td>
                <td>9.349</td>
                <td/>
                <td>16.761</td>
                <td/>
                <td>16.761</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FIC_3_PERIPHERALS_1/fabric_sd_emmc_demux_select_0/register[0]:CLK</td>
                <td>SDIO_SW_SEL0</td>
                <td>9.307</td>
                <td/>
                <td>16.719</td>
                <td/>
                <td>16.719</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</td>
                <td>LED1</td>
                <td>9.163</td>
                <td/>
                <td>16.582</td>
                <td/>
                <td>16.582</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</td>
                <td>LED0</td>
                <td>9.146</td>
                <td/>
                <td>16.565</td>
                <td/>
                <td>16.565</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: LED3</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>17.781</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.538</td>
                <td>4.538</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_12</td>
                <td/>
                <td>+</td>
                <td>0.886</td>
                <td>5.424</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>5.564</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_NET</td>
                <td/>
                <td>+</td>
                <td>0.647</td>
                <td>6.211</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.176</td>
                <td>6.387</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.439</td>
                <td>6.826</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>6.882</td>
                <td>1181</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_FIC_3_CLK</td>
                <td/>
                <td>+</td>
                <td>0.537</td>
                <td>7.419</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.193</td>
                <td>7.612</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MSS_GPIO_2_19_OR_COREGPIO_C0_GPIO_OUT_3:B</td>
                <td>net</td>
                <td>FIC_3_PERIPHERALS_1_GPIO_OUT_3</td>
                <td/>
                <td>+</td>
                <td>1.076</td>
                <td>8.688</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MSS_GPIO_2_19_OR_COREGPIO_C0_GPIO_OUT_3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.052</td>
                <td>8.740</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED3_obuf/U_IOTRI:D</td>
                <td>net</td>
                <td>LED3_c</td>
                <td/>
                <td>+</td>
                <td>5.760</td>
                <td>14.500</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LED3_obuf/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>0.918</td>
                <td>15.418</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED3_obuf/U_IOPAD:D</td>
                <td>net</td>
                <td>LED3_obuf/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>15.418</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LED3_obuf/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.363</td>
                <td>17.781</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED3</td>
                <td>net</td>
                <td>LED3</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>17.781</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>17.781</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.096</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>LED3</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15:CLK</td>
                <td>FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/pcie_apblink_inst:S_ARST_N</td>
                <td>5.236</td>
                <td>13.272</td>
                <td>12.657</td>
                <td>25.929</td>
                <td>1.210</td>
                <td>6.346</td>
                <td>-0.100</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15:CLK</td>
                <td>FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:ALn</td>
                <td>2.378</td>
                <td>16.983</td>
                <td>9.799</td>
                <td>26.782</td>
                <td>0.199</td>
                <td>2.635</td>
                <td>0.058</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15:CLK</td>
                <td>FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:ALn</td>
                <td>2.378</td>
                <td>16.983</td>
                <td>9.799</td>
                <td>26.782</td>
                <td>0.199</td>
                <td>2.635</td>
                <td>0.058</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15:CLK</td>
                <td>FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:ALn</td>
                <td>2.378</td>
                <td>16.983</td>
                <td>9.799</td>
                <td>26.782</td>
                <td>0.199</td>
                <td>2.635</td>
                <td>0.058</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15:CLK</td>
                <td>FIC_3_PERIPHERALS_1/COREGPIO_C0/GPIO_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:ALn</td>
                <td>2.377</td>
                <td>16.984</td>
                <td>9.798</td>
                <td>26.782</td>
                <td>0.199</td>
                <td>2.634</td>
                <td>0.058</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/pcie_apblink_inst:S_ARST_N</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25.929</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>12.657</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.272</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.538</td>
                <td>4.538</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_12</td>
                <td/>
                <td>+</td>
                <td>0.886</td>
                <td>5.424</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>5.564</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_NET</td>
                <td/>
                <td>+</td>
                <td>0.647</td>
                <td>6.211</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.176</td>
                <td>6.387</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.439</td>
                <td>6.826</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>6.882</td>
                <td>1181</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_FIC_3_CLK</td>
                <td/>
                <td>+</td>
                <td>0.539</td>
                <td>7.421</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/RESET_FIC_3_CLK/CORERESET_0/dff_15:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.206</td>
                <td>7.627</td>
                <td>705</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/pcie_apblink_inst:S_ARST_N</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0_RESET_FIC_3_CLK_CORERESET_0_dff</td>
                <td/>
                <td>+</td>
                <td>5.030</td>
                <td>12.657</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.657</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>19.753</td>
                <td>19.753</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT3</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>19.753</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.096</td>
                <td>23.849</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_12</td>
                <td/>
                <td>+</td>
                <td>0.806</td>
                <td>24.655</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>24.777</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_GB0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12_NET</td>
                <td/>
                <td>+</td>
                <td>0.589</td>
                <td>25.366</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.161</td>
                <td>25.527</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.394</td>
                <td>25.921</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.050</td>
                <td>25.971</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/pcie_apblink_inst:S_CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_12/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.705</td>
                <td>26.676</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.598</td>
                <td>27.274</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>27.139</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FIC_1_PERIPHERALS_1/PCIE/PF_PCIE_C0_0/pcie_apblink_inst:S_ARST_N</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:XCVR_APB_LINK</td>
                <td>-</td>
                <td>1.210</td>
                <td>25.929</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25.929</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain REF_CLK_50MHz</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain REF_CLK_PAD_P</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
