<html>
<head>
<title>TriCore TC1766B (ADC0)</title>
<style type="text/css">
.url {text-decoration:none;}
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>ADC0</h2>

<h2><tt>#include &lt;tc1766b/adc0.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#ADC0_CLC">ADC0_CLC</a></td>
<td>ADC Clock Control Register</td>
<td>0xF0100400</td>
<td><a class="url" href="types/a.html#ADC0_CLC_t">ADC0_CLC_t</a></td>
<td>0x00000003</td>
<td>U,SV</td>
<td>SV,E</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_ID">ADC0_ID</a></td>
<td>ADC Module Identification Register</td>
<td>0xF0100408</td>
<td><a class="url" href="types/a.html#ADC0_ID_t">ADC0_ID_t</a></td>
<td>0x0030C001</td>
<td>U,SV</td>
<td>BE</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_FDR">ADC0_FDR</a></td>
<td>ADC Fractional Divider Register</td>
<td>0xF010040C</td>
<td><a class="url" href="types/a.html#ADC0_FDR_t">ADC0_FDR_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>SV,E</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON0">ADC0_CHCON0</a></td>
<td>ADC Channel Control Register 0</td>
<td>0xF0100410</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON1">ADC0_CHCON1</a></td>
<td>ADC Channel Control Register 1</td>
<td>0xF0100414</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON2">ADC0_CHCON2</a></td>
<td>ADC Channel Control Register 2</td>
<td>0xF0100418</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON3">ADC0_CHCON3</a></td>
<td>ADC Channel Control Register 3</td>
<td>0xF010041C</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON4">ADC0_CHCON4</a></td>
<td>ADC Channel Control Register 4</td>
<td>0xF0100420</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON5">ADC0_CHCON5</a></td>
<td>ADC Channel Control Register 5</td>
<td>0xF0100424</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON6">ADC0_CHCON6</a></td>
<td>ADC Channel Control Register 6</td>
<td>0xF0100428</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON7">ADC0_CHCON7</a></td>
<td>ADC Channel Control Register 7</td>
<td>0xF010042C</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON8">ADC0_CHCON8</a></td>
<td>ADC Channel Control Register 8</td>
<td>0xF0100430</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON9">ADC0_CHCON9</a></td>
<td>ADC Channel Control Register 9</td>
<td>0xF0100434</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON10">ADC0_CHCON10</a></td>
<td>ADC Channel Control Register 10</td>
<td>0xF0100438</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON11">ADC0_CHCON11</a></td>
<td>ADC Channel Control Register 11</td>
<td>0xF010043C</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON12">ADC0_CHCON12</a></td>
<td>ADC Channel Control Register 12</td>
<td>0xF0100440</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON13">ADC0_CHCON13</a></td>
<td>ADC Channel Control Register 13</td>
<td>0xF0100444</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON14">ADC0_CHCON14</a></td>
<td>ADC Channel Control Register 14</td>
<td>0xF0100448</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHCON15">ADC0_CHCON15</a></td>
<td>ADC Channel Control Register 15</td>
<td>0xF010044C</td>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_AP">ADC0_AP</a></td>
<td>ADC Arbitration Participation Register</td>
<td>0xF0100484</td>
<td><a class="url" href="types/a.html#ADC0_AP_t">ADC0_AP_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_SAL">ADC0_SAL</a></td>
<td>ADC Source Arbitration Level Register</td>
<td>0xF0100488</td>
<td><a class="url" href="types/a.html#ADC0_SAL_t">ADC0_SAL_t</a></td>
<td>0x01034067</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_TTC">ADC0_TTC</a></td>
<td>ADC Timer Trigger Control Register</td>
<td>0xF010048C</td>
<td><a class="url" href="types/a.html#ADC0_TTC_t">ADC0_TTC_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_EXTC">ADC0_EXTC</a></td>
<td>ADC External Trigger Control Register</td>
<td>0xF0100490</td>
<td><a class="url" href="types/a.html#ADC0_EXTC_t">ADC0_EXTC_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_SCON">ADC0_SCON</a></td>
<td>ADC Source Control Register</td>
<td>0xF0100498</td>
<td><a class="url" href="types/a.html#ADC0_SCON_t">ADC0_SCON_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET0">ADC0_QUEUET0</a></td>
<td>ADC Queue Test Register 0</td>
<td>0xF01004A0</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET1">ADC0_QUEUET1</a></td>
<td>ADC Queue Test Register 1</td>
<td>0xF01004A4</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET2">ADC0_QUEUET2</a></td>
<td>ADC Queue Test Register 2</td>
<td>0xF01004A8</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET3">ADC0_QUEUET3</a></td>
<td>ADC Queue Test Register 3</td>
<td>0xF01004AC</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET4">ADC0_QUEUET4</a></td>
<td>ADC Queue Test Register 4</td>
<td>0xF01004B0</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET5">ADC0_QUEUET5</a></td>
<td>ADC Queue Test Register 5</td>
<td>0xF01004B4</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET6">ADC0_QUEUET6</a></td>
<td>ADC Queue Test Register 6</td>
<td>0xF01004B8</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET7">ADC0_QUEUET7</a></td>
<td>ADC Queue Test Register 7</td>
<td>0xF01004BC</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET8">ADC0_QUEUET8</a></td>
<td>ADC Queue Test Register 8</td>
<td>0xF01004C0</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET9">ADC0_QUEUET9</a></td>
<td>ADC Queue Test Register 9</td>
<td>0xF01004C4</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET10">ADC0_QUEUET10</a></td>
<td>ADC Queue Test Register 10</td>
<td>0xF01004C8</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET11">ADC0_QUEUET11</a></td>
<td>ADC Queue Test Register 11</td>
<td>0xF01004CC</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET12">ADC0_QUEUET12</a></td>
<td>ADC Queue Test Register 12</td>
<td>0xF01004D0</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET13">ADC0_QUEUET13</a></td>
<td>ADC Queue Test Register 13</td>
<td>0xF01004D4</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET14">ADC0_QUEUET14</a></td>
<td>ADC Queue Test Register 14</td>
<td>0xF01004D8</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUET15">ADC0_QUEUET15</a></td>
<td>ADC Queue Test Register 15</td>
<td>0xF01004DC</td>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_LCCON0">ADC0_LCCON0</a></td>
<td>ADC Limit Check Control Register 0</td>
<td>0xF0100500</td>
<td><a class="url" href="types/a.html#ADC0_LCCONm_t">ADC0_LCCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_LCCON1">ADC0_LCCON1</a></td>
<td>ADC Limit Check Control Register 1</td>
<td>0xF0100504</td>
<td><a class="url" href="types/a.html#ADC0_LCCONm_t">ADC0_LCCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_LCCON2">ADC0_LCCON2</a></td>
<td>ADC Limit Check Control Register 2</td>
<td>0xF0100508</td>
<td><a class="url" href="types/a.html#ADC0_LCCONm_t">ADC0_LCCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_LCCON3">ADC0_LCCON3</a></td>
<td>ADC Limit Check Control Register 3</td>
<td>0xF010050C</td>
<td><a class="url" href="types/a.html#ADC0_LCCONm_t">ADC0_LCCONm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_TCON">ADC0_TCON</a></td>
<td>ADC Timer Control Register</td>
<td>0xF0100514</td>
<td><a class="url" href="types/a.html#ADC0_TCON_t">ADC0_TCON_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHIN">ADC0_CHIN</a></td>
<td>ADC Channel Injection Control Register</td>
<td>0xF0100518</td>
<td><a class="url" href="types/a.html#ADC0_CHIN_t">ADC0_CHIN_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QR">ADC0_QR</a></td>
<td>ADC Queue Register</td>
<td>0xF010051C</td>
<td><a class="url" href="types/a.html#ADC0_QR_t">ADC0_QR_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CON">ADC0_CON</a></td>
<td>ADC Converter Control Register</td>
<td>0xF0100520</td>
<td><a class="url" href="types/a.html#ADC0_CON_t">ADC0_CON_t</a></td>
<td>0x00000001</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_SCN">ADC0_SCN</a></td>
<td>ADC Auto Scan Control Register</td>
<td>0xF0100524</td>
<td><a class="url" href="types/a.html#ADC0_SCN_t">ADC0_SCN_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_REQ0">ADC0_REQ0</a></td>
<td>ADC Conversion Request Register SW0</td>
<td>0xF0100528</td>
<td><a class="url" href="types/a.html#ADC0_REQ0_t">ADC0_REQ0_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT0">ADC0_CHSTAT0</a></td>
<td>ADC Channel Status Register 0</td>
<td>0xF0100530</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT1">ADC0_CHSTAT1</a></td>
<td>ADC Channel Status Register 1</td>
<td>0xF0100534</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT2">ADC0_CHSTAT2</a></td>
<td>ADC Channel Status Register 2</td>
<td>0xF0100538</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT3">ADC0_CHSTAT3</a></td>
<td>ADC Channel Status Register 3</td>
<td>0xF010053C</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT4">ADC0_CHSTAT4</a></td>
<td>ADC Channel Status Register 4</td>
<td>0xF0100540</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT5">ADC0_CHSTAT5</a></td>
<td>ADC Channel Status Register 5</td>
<td>0xF0100544</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT6">ADC0_CHSTAT6</a></td>
<td>ADC Channel Status Register 6</td>
<td>0xF0100548</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT7">ADC0_CHSTAT7</a></td>
<td>ADC Channel Status Register 7</td>
<td>0xF010054C</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT8">ADC0_CHSTAT8</a></td>
<td>ADC Channel Status Register 8</td>
<td>0xF0100550</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT9">ADC0_CHSTAT9</a></td>
<td>ADC Channel Status Register 9</td>
<td>0xF0100554</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT10">ADC0_CHSTAT10</a></td>
<td>ADC Channel Status Register 10</td>
<td>0xF0100558</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT11">ADC0_CHSTAT11</a></td>
<td>ADC Channel Status Register 11</td>
<td>0xF010055C</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT12">ADC0_CHSTAT12</a></td>
<td>ADC Channel Status Register 12</td>
<td>0xF0100560</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT13">ADC0_CHSTAT13</a></td>
<td>ADC Channel Status Register 13</td>
<td>0xF0100564</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT14">ADC0_CHSTAT14</a></td>
<td>ADC Channel Status Register 14</td>
<td>0xF0100568</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_CHSTAT15">ADC0_CHSTAT15</a></td>
<td>ADC Channel Status Register 15</td>
<td>0xF010056C</td>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_QUEUE0">ADC0_QUEUE0</a></td>
<td>ADC Queue Status Register</td>
<td>0xF0100570</td>
<td><a class="url" href="types/a.html#ADC0_QUEUE0_t">ADC0_QUEUE0_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_SW0CRP">ADC0_SW0CRP</a></td>
<td>ADC Software SW0 Conversion Request Pending Register</td>
<td>0xF0100580</td>
<td><a class="url" href="types/a.html#ADC0_SW0CRP_t">ADC0_SW0CRP_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_ASCRP">ADC0_ASCRP</a></td>
<td>ADC Auto Scan Conversion Request Pending Register</td>
<td>0xF0100588</td>
<td><a class="url" href="types/a.html#ADC0_ASCRP_t">ADC0_ASCRP_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_BARRACUDAOUT">ADC0_BARRACUDAOUT</a></td>
<td>ADC Barracuda Out Test Register</td>
<td>0xF01005A0</td>
<td><a class="url" href="types/a.html#ADC0_BARRACUDAOUT_t">ADC0_BARRACUDAOUT_t</a></td>
<td>0xXXXXXXXX</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_BARRACUDAIN">ADC0_BARRACUDAIN</a></td>
<td>ADC Barracuda In Test Register</td>
<td>0xF01005A4</td>
<td><a class="url" href="types/a.html#ADC0_BARRACUDAIN_t">ADC0_BARRACUDAIN_t</a></td>
<td>0xXXXXXXXX</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_TSTAT">ADC0_TSTAT</a></td>
<td>ADC Timer Status Register</td>
<td>0xF01005B0</td>
<td><a class="url" href="types/a.html#ADC0_TSTAT_t">ADC0_TSTAT_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_STAT">ADC0_STAT</a></td>
<td>ADC Converter Status Register</td>
<td>0xF01005B4</td>
<td><a class="url" href="types/a.html#ADC0_STAT_t">ADC0_STAT_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_TCRP">ADC0_TCRP</a></td>
<td>ADC Timer Conversion Request Pending Register</td>
<td>0xF01005B8</td>
<td><a class="url" href="types/a.html#ADC0_TCRP_t">ADC0_TCRP_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_EXCRP">ADC0_EXCRP</a></td>
<td>ADC External Event Conversion Request Pending Register</td>
<td>0xF01005BC</td>
<td><a class="url" href="types/a.html#ADC0_EXCRP_t">ADC0_EXCRP_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_TEST">ADC0_TEST</a></td>
<td>ADC Test Register</td>
<td>0xF01005C0</td>
<td><a class="url" href="types/a.html#ADC0_TEST_t">ADC0_TEST_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_MSS0">ADC0_MSS0</a></td>
<td>ADC Module Service Request Status Register 0</td>
<td>0xF01005D0</td>
<td><a class="url" href="types/a.html#ADC0_MSS0_t">ADC0_MSS0_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_MSS1">ADC0_MSS1</a></td>
<td>ADC Module Service Request Status Register 1</td>
<td>0xF01005D4</td>
<td><a class="url" href="types/a.html#ADC0_MSS1_t">ADC0_MSS1_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_SRNP">ADC0_SRNP</a></td>
<td>ADC Service Request Node Pointer Register</td>
<td>0xF01005DC</td>
<td><a class="url" href="types/a.html#ADC0_SRNP_t">ADC0_SRNP_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_SRC3">ADC0_SRC3</a></td>
<td>ADC Service Request Control Register 3</td>
<td>0xF01005F0</td>
<td><a class="url" href="types/a.html#ADC0_SRCm_t">ADC0_SRCm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_SRC2">ADC0_SRC2</a></td>
<td>ADC Service Request Control Register 2</td>
<td>0xF01005F4</td>
<td><a class="url" href="types/a.html#ADC0_SRCm_t">ADC0_SRCm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_SRC1">ADC0_SRC1</a></td>
<td>ADC Service Request Control Register 1</td>
<td>0xF01005F8</td>
<td><a class="url" href="types/a.html#ADC0_SRCm_t">ADC0_SRCm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



<tr>
<td><a class="url" href="#ADC0_SRC0">ADC0_SRC0</a></td>
<td>ADC Service Request Control Register 0</td>
<td>0xF01005FC</td>
<td><a class="url" href="types/a.html#ADC0_SRCm_t">ADC0_SRCm_t</a></td>
<td>0x00000000</td>
<td>U,SV</td>
<td>U,SV</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_AP_t">ADC0_AP_t</a></td>
<td><a class="url" href="adc0.html#ADC0_AP">ADC0_AP</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_ASCRP_t">ADC0_ASCRP_t</a></td>
<td><a class="url" href="adc0.html#ADC0_ASCRP">ADC0_ASCRP</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_BARRACUDAIN_t">ADC0_BARRACUDAIN_t</a></td>
<td><a class="url" href="adc0.html#ADC0_BARRACUDAIN">ADC0_BARRACUDAIN</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_BARRACUDAOUT_t">ADC0_BARRACUDAOUT_t</a></td>
<td><a class="url" href="adc0.html#ADC0_BARRACUDAOUT">ADC0_BARRACUDAOUT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CHCON0">ADC0_CHCON0</a>,       
<a class="url" href="adc0.html#ADC0_CHCON1">ADC0_CHCON1</a>,       
<a class="url" href="adc0.html#ADC0_CHCON2">ADC0_CHCON2</a>,       
<a class="url" href="adc0.html#ADC0_CHCON3">ADC0_CHCON3</a>,       
<a class="url" href="adc0.html#ADC0_CHCON4">ADC0_CHCON4</a>,       
<a class="url" href="adc0.html#ADC0_CHCON5">ADC0_CHCON5</a>,       
<a class="url" href="adc0.html#ADC0_CHCON6">ADC0_CHCON6</a>,       
<a class="url" href="adc0.html#ADC0_CHCON7">ADC0_CHCON7</a>,       
<a class="url" href="adc0.html#ADC0_CHCON8">ADC0_CHCON8</a>,       
<a class="url" href="adc0.html#ADC0_CHCON9">ADC0_CHCON9</a>,       
<a class="url" href="adc0.html#ADC0_CHCON10">ADC0_CHCON10</a>,       
<a class="url" href="adc0.html#ADC0_CHCON11">ADC0_CHCON11</a>,       
<a class="url" href="adc0.html#ADC0_CHCON12">ADC0_CHCON12</a>,       
<a class="url" href="adc0.html#ADC0_CHCON13">ADC0_CHCON13</a>,       
<a class="url" href="adc0.html#ADC0_CHCON14">ADC0_CHCON14</a>,       
<a class="url" href="adc0.html#ADC0_CHCON15">ADC0_CHCON15</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_CHIN_t">ADC0_CHIN_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CHIN">ADC0_CHIN</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CHSTAT0">ADC0_CHSTAT0</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT1">ADC0_CHSTAT1</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT2">ADC0_CHSTAT2</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT3">ADC0_CHSTAT3</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT4">ADC0_CHSTAT4</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT5">ADC0_CHSTAT5</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT6">ADC0_CHSTAT6</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT7">ADC0_CHSTAT7</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT8">ADC0_CHSTAT8</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT9">ADC0_CHSTAT9</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT10">ADC0_CHSTAT10</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT11">ADC0_CHSTAT11</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT12">ADC0_CHSTAT12</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT13">ADC0_CHSTAT13</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT14">ADC0_CHSTAT14</a>,       
<a class="url" href="adc0.html#ADC0_CHSTAT15">ADC0_CHSTAT15</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_CLC_t">ADC0_CLC_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CLC">ADC0_CLC</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_CON_t">ADC0_CON_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CON">ADC0_CON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_EXCRP_t">ADC0_EXCRP_t</a></td>
<td><a class="url" href="adc0.html#ADC0_EXCRP">ADC0_EXCRP</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_EXTC_t">ADC0_EXTC_t</a></td>
<td><a class="url" href="adc0.html#ADC0_EXTC">ADC0_EXTC</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_FDR_t">ADC0_FDR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_FDR">ADC0_FDR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_ID_t">ADC0_ID_t</a></td>
<td><a class="url" href="adc0.html#ADC0_ID">ADC0_ID</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_LCCONm_t">ADC0_LCCONm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_LCCON0">ADC0_LCCON0</a>,       
<a class="url" href="adc0.html#ADC0_LCCON1">ADC0_LCCON1</a>,       
<a class="url" href="adc0.html#ADC0_LCCON2">ADC0_LCCON2</a>,       
<a class="url" href="adc0.html#ADC0_LCCON3">ADC0_LCCON3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_MSS0_t">ADC0_MSS0_t</a></td>
<td><a class="url" href="adc0.html#ADC0_MSS0">ADC0_MSS0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_MSS1_t">ADC0_MSS1_t</a></td>
<td><a class="url" href="adc0.html#ADC0_MSS1">ADC0_MSS1</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_QR_t">ADC0_QR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_QR">ADC0_QR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_QUEUE0_t">ADC0_QUEUE0_t</a></td>
<td><a class="url" href="adc0.html#ADC0_QUEUE0">ADC0_QUEUE0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_QUEUET0">ADC0_QUEUET0</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET1">ADC0_QUEUET1</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET2">ADC0_QUEUET2</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET3">ADC0_QUEUET3</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET4">ADC0_QUEUET4</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET5">ADC0_QUEUET5</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET6">ADC0_QUEUET6</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET7">ADC0_QUEUET7</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET8">ADC0_QUEUET8</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET9">ADC0_QUEUET9</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET10">ADC0_QUEUET10</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET11">ADC0_QUEUET11</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET12">ADC0_QUEUET12</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET13">ADC0_QUEUET13</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET14">ADC0_QUEUET14</a>,       
<a class="url" href="adc0.html#ADC0_QUEUET15">ADC0_QUEUET15</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_REQ0_t">ADC0_REQ0_t</a></td>
<td><a class="url" href="adc0.html#ADC0_REQ0">ADC0_REQ0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_SAL_t">ADC0_SAL_t</a></td>
<td><a class="url" href="adc0.html#ADC0_SAL">ADC0_SAL</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_SCN_t">ADC0_SCN_t</a></td>
<td><a class="url" href="adc0.html#ADC0_SCN">ADC0_SCN</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_SCON_t">ADC0_SCON_t</a></td>
<td><a class="url" href="adc0.html#ADC0_SCON">ADC0_SCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_SRCm_t">ADC0_SRCm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_SRC3">ADC0_SRC3</a>,       
<a class="url" href="adc0.html#ADC0_SRC2">ADC0_SRC2</a>,       
<a class="url" href="adc0.html#ADC0_SRC1">ADC0_SRC1</a>,       
<a class="url" href="adc0.html#ADC0_SRC0">ADC0_SRC0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_SRNP_t">ADC0_SRNP_t</a></td>
<td><a class="url" href="adc0.html#ADC0_SRNP">ADC0_SRNP</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_STAT_t">ADC0_STAT_t</a></td>
<td><a class="url" href="adc0.html#ADC0_STAT">ADC0_STAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_SW0CRP_t">ADC0_SW0CRP_t</a></td>
<td><a class="url" href="adc0.html#ADC0_SW0CRP">ADC0_SW0CRP</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_TCON_t">ADC0_TCON_t</a></td>
<td><a class="url" href="adc0.html#ADC0_TCON">ADC0_TCON</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_TCRP_t">ADC0_TCRP_t</a></td>
<td><a class="url" href="adc0.html#ADC0_TCRP">ADC0_TCRP</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_TEST_t">ADC0_TEST_t</a></td>
<td><a class="url" href="adc0.html#ADC0_TEST">ADC0_TEST</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_TSTAT_t">ADC0_TSTAT_t</a></td>
<td><a class="url" href="adc0.html#ADC0_TSTAT">ADC0_TSTAT</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC0_TTC_t">ADC0_TTC_t</a></td>
<td><a class="url" href="adc0.html#ADC0_TTC">ADC0_TTC</a>      
</td>
</tr>

</table>

<br><hr><br>

<a name="ADC0_CLC">&nbsp;</a>
<h3>ADC0_CLC</h3>
<h3>"ADC Clock Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CLC_ADDR = 0xF0100400</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CLC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CLC_t">ADC0_CLC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CLC.bits</b>&nbsp;&quot;ADC Clock Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DISR</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_CLC_DISR_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>ADC0_CLC_DISR_SHIFT</td>
</tr>
<tr>
<td>DISS</td>
<td>1</td>
<td>1 - 1</td>
<td>ADC0_CLC_DISS_MASK</td>
<td><tt>0x00000002</tt></td>
<td>r</td>
<td>ADC0_CLC_DISS_SHIFT</td>
</tr>
<tr>
<td>SPEN</td>
<td>1</td>
<td>2 - 2</td>
<td>ADC0_CLC_SPEN_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>ADC0_CLC_SPEN_SHIFT</td>
</tr>
<tr>
<td>EDIS</td>
<td>1</td>
<td>3 - 3</td>
<td>ADC0_CLC_EDIS_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>ADC0_CLC_EDIS_SHIFT</td>
</tr>
<tr>
<td>SBWE</td>
<td>1</td>
<td>4 - 4</td>
<td>ADC0_CLC_SBWE_MASK</td>
<td><tt>0x00000010</tt></td>
<td>w</td>
<td>ADC0_CLC_SBWE_SHIFT</td>
</tr>
<tr>
<td>FSOE</td>
<td>1</td>
<td>5 - 5</td>
<td>ADC0_CLC_FSOE_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADC0_CLC_FSOE_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CLC_MASK</td><td><tt>0x0000003f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000002f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000003d</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_ID">&nbsp;</a>
<h3>ADC0_ID</h3>
<h3>"ADC Module Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_ID_ADDR = 0xF0100408</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0030C001</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_ID_t">ADC0_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_ID.bits</b>&nbsp;&quot;ADC Module Identification Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>Mod_Rev</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_ID_Mod_Rev_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>r</td>
<td>ADC0_ID_Mod_Rev_SHIFT</td>
</tr>
<tr>
<td>Mod_Type</td>
<td>8</td>
<td>8 - 15</td>
<td>ADC0_ID_Mod_Type_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>r</td>
<td>ADC0_ID_Mod_Type_SHIFT</td>
</tr>
<tr>
<td>Mod_Number</td>
<td>16</td>
<td>16 - 31</td>
<td>ADC0_ID_Mod_Number_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>r</td>
<td>ADC0_ID_Mod_Number_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_ID_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_FDR">&nbsp;</a>
<h3>ADC0_FDR</h3>
<h3>"ADC Fractional Divider Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_FDR_ADDR = 0xF010040C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_FDR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_FDR_t">ADC0_FDR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_FDR.bits</b>&nbsp;&quot;ADC Fractional Divider Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STEP</td>
<td>10</td>
<td>0 - 9</td>
<td>ADC0_FDR_STEP_MASK</td>
<td><tt>0x000003ff</tt></td>
<td>rw</td>
<td>ADC0_FDR_STEP_SHIFT</td>
</tr>
<tr>
<td>SM</td>
<td>1</td>
<td>11 - 11</td>
<td>ADC0_FDR_SM_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>ADC0_FDR_SM_SHIFT</td>
</tr>
<tr>
<td>SC</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_FDR_SC_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_FDR_SC_SHIFT</td>
</tr>
<tr>
<td>DM</td>
<td>2</td>
<td>14 - 15</td>
<td>ADC0_FDR_DM_MASK</td>
<td><tt>0x0000c000</tt></td>
<td>rw</td>
<td>ADC0_FDR_DM_SHIFT</td>
</tr>
<tr>
<td>RESULT</td>
<td>10</td>
<td>16 - 25</td>
<td>ADC0_FDR_RESULT_MASK</td>
<td><tt>0x03ff0000</tt></td>
<td>rh</td>
<td>ADC0_FDR_RESULT_SHIFT</td>
</tr>
<tr>
<td>SUSACK</td>
<td>1</td>
<td>28 - 28</td>
<td>ADC0_FDR_SUSACK_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rh</td>
<td>ADC0_FDR_SUSACK_SHIFT</td>
</tr>
<tr>
<td>SUSREQ</td>
<td>1</td>
<td>29 - 29</td>
<td>ADC0_FDR_SUSREQ_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rh</td>
<td>ADC0_FDR_SUSREQ_SHIFT</td>
</tr>
<tr>
<td>ENHW</td>
<td>1</td>
<td>30 - 30</td>
<td>ADC0_FDR_ENHW_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rw</td>
<td>ADC0_FDR_ENHW_SHIFT</td>
</tr>
<tr>
<td>DISCLK</td>
<td>1</td>
<td>31 - 31</td>
<td>ADC0_FDR_DISCLK_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rwh</td>
<td>ADC0_FDR_DISCLK_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_FDR_MASK</td><td><tt>0xf3fffbff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xf3fffbff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xc000fbff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xb3ff0000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON0">&nbsp;</a>
<h3>ADC0_CHCON0</h3>
<h3>"ADC Channel Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON0_ADDR = 0xF0100410</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON0.bits</b>&nbsp;&quot;ADC Channel Control Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON1">&nbsp;</a>
<h3>ADC0_CHCON1</h3>
<h3>"ADC Channel Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON1_ADDR = 0xF0100414</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON1.bits</b>&nbsp;&quot;ADC Channel Control Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON2">&nbsp;</a>
<h3>ADC0_CHCON2</h3>
<h3>"ADC Channel Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON2_ADDR = 0xF0100418</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON2.bits</b>&nbsp;&quot;ADC Channel Control Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON3">&nbsp;</a>
<h3>ADC0_CHCON3</h3>
<h3>"ADC Channel Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON3_ADDR = 0xF010041C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON3.bits</b>&nbsp;&quot;ADC Channel Control Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON4">&nbsp;</a>
<h3>ADC0_CHCON4</h3>
<h3>"ADC Channel Control Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON4_ADDR = 0xF0100420</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON4.bits</b>&nbsp;&quot;ADC Channel Control Register 4&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON5">&nbsp;</a>
<h3>ADC0_CHCON5</h3>
<h3>"ADC Channel Control Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON5_ADDR = 0xF0100424</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON5.bits</b>&nbsp;&quot;ADC Channel Control Register 5&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON6">&nbsp;</a>
<h3>ADC0_CHCON6</h3>
<h3>"ADC Channel Control Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON6_ADDR = 0xF0100428</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON6.bits</b>&nbsp;&quot;ADC Channel Control Register 6&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON7">&nbsp;</a>
<h3>ADC0_CHCON7</h3>
<h3>"ADC Channel Control Register 7"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON7_ADDR = 0xF010042C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON7.bits</b>&nbsp;&quot;ADC Channel Control Register 7&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON8">&nbsp;</a>
<h3>ADC0_CHCON8</h3>
<h3>"ADC Channel Control Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON8_ADDR = 0xF0100430</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON8.bits</b>&nbsp;&quot;ADC Channel Control Register 8&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON9">&nbsp;</a>
<h3>ADC0_CHCON9</h3>
<h3>"ADC Channel Control Register 9"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON9_ADDR = 0xF0100434</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON9.bits</b>&nbsp;&quot;ADC Channel Control Register 9&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON10">&nbsp;</a>
<h3>ADC0_CHCON10</h3>
<h3>"ADC Channel Control Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON10_ADDR = 0xF0100438</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON10.bits</b>&nbsp;&quot;ADC Channel Control Register 10&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON11">&nbsp;</a>
<h3>ADC0_CHCON11</h3>
<h3>"ADC Channel Control Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON11_ADDR = 0xF010043C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON11.bits</b>&nbsp;&quot;ADC Channel Control Register 11&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON12">&nbsp;</a>
<h3>ADC0_CHCON12</h3>
<h3>"ADC Channel Control Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON12_ADDR = 0xF0100440</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON12.bits</b>&nbsp;&quot;ADC Channel Control Register 12&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON13">&nbsp;</a>
<h3>ADC0_CHCON13</h3>
<h3>"ADC Channel Control Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON13_ADDR = 0xF0100444</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON13.bits</b>&nbsp;&quot;ADC Channel Control Register 13&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON14">&nbsp;</a>
<h3>ADC0_CHCON14</h3>
<h3>"ADC Channel Control Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON14_ADDR = 0xF0100448</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON14.bits</b>&nbsp;&quot;ADC Channel Control Register 14&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHCON15">&nbsp;</a>
<h3>ADC0_CHCON15</h3>
<h3>"ADC Channel Control Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHCON15_ADDR = 0xF010044C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHCONm_t">ADC0_CHCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHCON15.bits</b>&nbsp;&quot;ADC Channel Control Register 15&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CHCONm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_STC_SHIFT</td>
</tr>
<tr>
<td>REF</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHCONm_REF_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_REF_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>10 - 11</td>
<td>ADC0_CHCONm_RES_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>12 - 13</td>
<td>ADC0_CHCONm_EMUX_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_CHCONm_GRPS_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_GRPS_SHIFT</td>
</tr>
<tr>
<td>BSELB</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHCONm_BSELB_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELB_SHIFT</td>
</tr>
<tr>
<td>BSELA</td>
<td>2</td>
<td>18 - 19</td>
<td>ADC0_CHCONm_BSELA_MASK</td>
<td><tt>0x000c0000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_BSELA_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHCONm_LCC_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_LCC_SHIFT</td>
</tr>
<tr>
<td>ENCH</td>
<td>1</td>
<td>23 - 23</td>
<td>ADC0_CHCONm_ENCH_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_ENCH_SHIFT</td>
</tr>
<tr>
<td>INP</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_CHCONm_INP_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_INP_SHIFT</td>
</tr>
<tr>
<td>SYM</td>
<td>2</td>
<td>28 - 29</td>
<td>ADC0_CHCONm_SYM_MASK</td>
<td><tt>0x30000000</tt></td>
<td>rw</td>
<td>ADC0_CHCONm_SYM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHCONm_MASK</td><td><tt>0x37ff7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x37ff7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_AP">&nbsp;</a>
<h3>ADC0_AP</h3>
<h3>"ADC Arbitration Participation Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_AP_ADDR = 0xF0100484</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_AP_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_AP_t">ADC0_AP_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_AP.bits</b>&nbsp;&quot;ADC Arbitration Participation Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ASP</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_AP_ASP_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>ADC0_AP_ASP_SHIFT</td>
</tr>
<tr>
<td>QP</td>
<td>1</td>
<td>1 - 1</td>
<td>ADC0_AP_QP_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>ADC0_AP_QP_SHIFT</td>
</tr>
<tr>
<td>SW0P</td>
<td>1</td>
<td>3 - 3</td>
<td>ADC0_AP_SW0P_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>ADC0_AP_SW0P_SHIFT</td>
</tr>
<tr>
<td>EXP</td>
<td>1</td>
<td>4 - 4</td>
<td>ADC0_AP_EXP_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>ADC0_AP_EXP_SHIFT</td>
</tr>
<tr>
<td>TP</td>
<td>1</td>
<td>6 - 6</td>
<td>ADC0_AP_TP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>ADC0_AP_TP_SHIFT</td>
</tr>
<tr>
<td>CHP</td>
<td>1</td>
<td>7 - 7</td>
<td>ADC0_AP_CHP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>ADC0_AP_CHP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_AP_MASK</td><td><tt>0x000000db</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000000db</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000000db</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000000db</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_SAL">&nbsp;</a>
<h3>ADC0_SAL</h3>
<h3>"ADC Source Arbitration Level Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_SAL_ADDR = 0xF0100488</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_SAL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x01034067</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_SAL_t">ADC0_SAL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_SAL.bits</b>&nbsp;&quot;ADC Source Arbitration Level Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SALAS</td>
<td>3</td>
<td>0 - 2</td>
<td>ADC0_SAL_SALAS_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>ADC0_SAL_SALAS_SHIFT</td>
</tr>
<tr>
<td>SALQ</td>
<td>3</td>
<td>4 - 6</td>
<td>ADC0_SAL_SALQ_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADC0_SAL_SALQ_SHIFT</td>
</tr>
<tr>
<td>SALSW0</td>
<td>3</td>
<td>12 - 14</td>
<td>ADC0_SAL_SALSW0_MASK</td>
<td><tt>0x00007000</tt></td>
<td>rw</td>
<td>ADC0_SAL_SALSW0_SHIFT</td>
</tr>
<tr>
<td>SALEXT</td>
<td>3</td>
<td>16 - 18</td>
<td>ADC0_SAL_SALEXT_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>ADC0_SAL_SALEXT_SHIFT</td>
</tr>
<tr>
<td>SALT</td>
<td>3</td>
<td>24 - 26</td>
<td>ADC0_SAL_SALT_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADC0_SAL_SALT_SHIFT</td>
</tr>
<tr>
<td>SALCHIN</td>
<td>3</td>
<td>28 - 30</td>
<td>ADC0_SAL_SALCHIN_MASK</td>
<td><tt>0x70000000</tt></td>
<td>rw</td>
<td>ADC0_SAL_SALCHIN_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_SAL_MASK</td><td><tt>0x77077077</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x77077077</tt></td></tr>
<tr><td>writeable</td><td><tt>0x77077077</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_TTC">&nbsp;</a>
<h3>ADC0_TTC</h3>
<h3>"ADC Timer Trigger Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_TTC_ADDR = 0xF010048C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_TTC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_TTC_t">ADC0_TTC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_TTC.bits</b>&nbsp;&quot;ADC Timer Trigger Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TTCCH0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_TTC_TTCCH0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH0_SHIFT</td>
</tr>
<tr>
<td>TTCCH1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADC0_TTC_TTCCH1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH1_SHIFT</td>
</tr>
<tr>
<td>TTCCH2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADC0_TTC_TTCCH2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH2_SHIFT</td>
</tr>
<tr>
<td>TTCCH3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADC0_TTC_TTCCH3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH3_SHIFT</td>
</tr>
<tr>
<td>TTCCH4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADC0_TTC_TTCCH4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH4_SHIFT</td>
</tr>
<tr>
<td>TTCCH5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADC0_TTC_TTCCH5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH5_SHIFT</td>
</tr>
<tr>
<td>TTCCH6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADC0_TTC_TTCCH6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH6_SHIFT</td>
</tr>
<tr>
<td>TTCCH7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADC0_TTC_TTCCH7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH7_SHIFT</td>
</tr>
<tr>
<td>TTCCH8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADC0_TTC_TTCCH8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH8_SHIFT</td>
</tr>
<tr>
<td>TTCCH9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADC0_TTC_TTCCH9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH9_SHIFT</td>
</tr>
<tr>
<td>TTCCH10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_TTC_TTCCH10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH10_SHIFT</td>
</tr>
<tr>
<td>TTCCH11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADC0_TTC_TTCCH11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH11_SHIFT</td>
</tr>
<tr>
<td>TTCCH12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_TTC_TTCCH12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH12_SHIFT</td>
</tr>
<tr>
<td>TTCCH13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_TTC_TTCCH13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH13_SHIFT</td>
</tr>
<tr>
<td>TTCCH14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_TTC_TTCCH14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH14_SHIFT</td>
</tr>
<tr>
<td>TTCCH15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_TTC_TTCCH15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>ADC0_TTC_TTCCH15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_TTC_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_EXTC">&nbsp;</a>
<h3>ADC0_EXTC</h3>
<h3>"ADC External Trigger Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_EXTC_ADDR = 0xF0100490</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_EXTC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_EXTC_t">ADC0_EXTC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_EXTC.bits</b>&nbsp;&quot;ADC External Trigger Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ETCCH0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_EXTC_ETCCH0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH0_SHIFT</td>
</tr>
<tr>
<td>ETCCH1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADC0_EXTC_ETCCH1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH1_SHIFT</td>
</tr>
<tr>
<td>ETCCH2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADC0_EXTC_ETCCH2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH2_SHIFT</td>
</tr>
<tr>
<td>ETCCH3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADC0_EXTC_ETCCH3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH3_SHIFT</td>
</tr>
<tr>
<td>ETCCH4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADC0_EXTC_ETCCH4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH4_SHIFT</td>
</tr>
<tr>
<td>ETCCH5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADC0_EXTC_ETCCH5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH5_SHIFT</td>
</tr>
<tr>
<td>ETCCH6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADC0_EXTC_ETCCH6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH6_SHIFT</td>
</tr>
<tr>
<td>ETCCH7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADC0_EXTC_ETCCH7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH7_SHIFT</td>
</tr>
<tr>
<td>ETCCH8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADC0_EXTC_ETCCH8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH8_SHIFT</td>
</tr>
<tr>
<td>ETCCH9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADC0_EXTC_ETCCH9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH9_SHIFT</td>
</tr>
<tr>
<td>ETCCH10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_EXTC_ETCCH10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH10_SHIFT</td>
</tr>
<tr>
<td>ETCCH11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADC0_EXTC_ETCCH11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH11_SHIFT</td>
</tr>
<tr>
<td>ETCCH12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_EXTC_ETCCH12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH12_SHIFT</td>
</tr>
<tr>
<td>ETCCH13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_EXTC_ETCCH13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH13_SHIFT</td>
</tr>
<tr>
<td>ETCCH14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_EXTC_ETCCH14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH14_SHIFT</td>
</tr>
<tr>
<td>ETCCH15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_EXTC_ETCCH15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>ADC0_EXTC_ETCCH15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_EXTC_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_SCON">&nbsp;</a>
<h3>ADC0_SCON</h3>
<h3>"ADC Source Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_SCON_ADDR = 0xF0100498</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_SCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_SCON_t">ADC0_SCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_SCON.bits</b>&nbsp;&quot;ADC Source Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>QENC</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_SCON_QENC_MASK</td>
<td><tt>0x00000001</tt></td>
<td>w</td>
<td>ADC0_SCON_QENC_SHIFT</td>
</tr>
<tr>
<td>QENS</td>
<td>1</td>
<td>1 - 1</td>
<td>ADC0_SCON_QENS_MASK</td>
<td><tt>0x00000002</tt></td>
<td>w</td>
<td>ADC0_SCON_QENS_SHIFT</td>
</tr>
<tr>
<td>TRC</td>
<td>1</td>
<td>2 - 2</td>
<td>ADC0_SCON_TRC_MASK</td>
<td><tt>0x00000004</tt></td>
<td>w</td>
<td>ADC0_SCON_TRC_SHIFT</td>
</tr>
<tr>
<td>TRS</td>
<td>1</td>
<td>3 - 3</td>
<td>ADC0_SCON_TRS_MASK</td>
<td><tt>0x00000008</tt></td>
<td>w</td>
<td>ADC0_SCON_TRS_SHIFT</td>
</tr>
<tr>
<td>QRS</td>
<td>1</td>
<td>4 - 4</td>
<td>ADC0_SCON_QRS_MASK</td>
<td><tt>0x00000010</tt></td>
<td>w</td>
<td>ADC0_SCON_QRS_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_SCON_MASK</td><td><tt>0x0000001f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET0">&nbsp;</a>
<h3>ADC0_QUEUET0</h3>
<h3>"ADC Queue Test Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET0_ADDR = 0xF01004A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET0.bits</b>&nbsp;&quot;ADC Queue Test Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET1">&nbsp;</a>
<h3>ADC0_QUEUET1</h3>
<h3>"ADC Queue Test Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET1_ADDR = 0xF01004A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET1.bits</b>&nbsp;&quot;ADC Queue Test Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET2">&nbsp;</a>
<h3>ADC0_QUEUET2</h3>
<h3>"ADC Queue Test Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET2_ADDR = 0xF01004A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET2.bits</b>&nbsp;&quot;ADC Queue Test Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET3">&nbsp;</a>
<h3>ADC0_QUEUET3</h3>
<h3>"ADC Queue Test Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET3_ADDR = 0xF01004AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET3.bits</b>&nbsp;&quot;ADC Queue Test Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET4">&nbsp;</a>
<h3>ADC0_QUEUET4</h3>
<h3>"ADC Queue Test Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET4_ADDR = 0xF01004B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET4.bits</b>&nbsp;&quot;ADC Queue Test Register 4&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET5">&nbsp;</a>
<h3>ADC0_QUEUET5</h3>
<h3>"ADC Queue Test Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET5_ADDR = 0xF01004B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET5.bits</b>&nbsp;&quot;ADC Queue Test Register 5&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET6">&nbsp;</a>
<h3>ADC0_QUEUET6</h3>
<h3>"ADC Queue Test Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET6_ADDR = 0xF01004B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET6.bits</b>&nbsp;&quot;ADC Queue Test Register 6&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET7">&nbsp;</a>
<h3>ADC0_QUEUET7</h3>
<h3>"ADC Queue Test Register 7"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET7_ADDR = 0xF01004BC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET7.bits</b>&nbsp;&quot;ADC Queue Test Register 7&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET8">&nbsp;</a>
<h3>ADC0_QUEUET8</h3>
<h3>"ADC Queue Test Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET8_ADDR = 0xF01004C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET8.bits</b>&nbsp;&quot;ADC Queue Test Register 8&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET9">&nbsp;</a>
<h3>ADC0_QUEUET9</h3>
<h3>"ADC Queue Test Register 9"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET9_ADDR = 0xF01004C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET9.bits</b>&nbsp;&quot;ADC Queue Test Register 9&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET10">&nbsp;</a>
<h3>ADC0_QUEUET10</h3>
<h3>"ADC Queue Test Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET10_ADDR = 0xF01004C8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET10.bits</b>&nbsp;&quot;ADC Queue Test Register 10&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET11">&nbsp;</a>
<h3>ADC0_QUEUET11</h3>
<h3>"ADC Queue Test Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET11_ADDR = 0xF01004CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET11.bits</b>&nbsp;&quot;ADC Queue Test Register 11&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET12">&nbsp;</a>
<h3>ADC0_QUEUET12</h3>
<h3>"ADC Queue Test Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET12_ADDR = 0xF01004D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET12.bits</b>&nbsp;&quot;ADC Queue Test Register 12&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET13">&nbsp;</a>
<h3>ADC0_QUEUET13</h3>
<h3>"ADC Queue Test Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET13_ADDR = 0xF01004D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET13.bits</b>&nbsp;&quot;ADC Queue Test Register 13&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET14">&nbsp;</a>
<h3>ADC0_QUEUET14</h3>
<h3>"ADC Queue Test Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET14_ADDR = 0xF01004D8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET14.bits</b>&nbsp;&quot;ADC Queue Test Register 14&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUET15">&nbsp;</a>
<h3>ADC0_QUEUET15</h3>
<h3>"ADC Queue Test Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUET15_ADDR = 0xF01004DC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUETm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUETm_t">ADC0_QUEUETm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUET15.bits</b>&nbsp;&quot;ADC Queue Test Register 15&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUETm_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUETm_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUETm_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUETm_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUETm_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QUEUETm_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUETm_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_LCCON0">&nbsp;</a>
<h3>ADC0_LCCON0</h3>
<h3>"ADC Limit Check Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_LCCON0_ADDR = 0xF0100500</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_LCCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_LCCONm_t">ADC0_LCCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_LCCON0.bits</b>&nbsp;&quot;ADC Limit Check Control Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BOUNDARY</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_LCCONm_BOUNDARY_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rw</td>
<td>ADC0_LCCONm_BOUNDARY_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_LCCONm_MASK</td><td><tt>0x00000fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_LCCON1">&nbsp;</a>
<h3>ADC0_LCCON1</h3>
<h3>"ADC Limit Check Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_LCCON1_ADDR = 0xF0100504</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_LCCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_LCCONm_t">ADC0_LCCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_LCCON1.bits</b>&nbsp;&quot;ADC Limit Check Control Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BOUNDARY</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_LCCONm_BOUNDARY_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rw</td>
<td>ADC0_LCCONm_BOUNDARY_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_LCCONm_MASK</td><td><tt>0x00000fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_LCCON2">&nbsp;</a>
<h3>ADC0_LCCON2</h3>
<h3>"ADC Limit Check Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_LCCON2_ADDR = 0xF0100508</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_LCCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_LCCONm_t">ADC0_LCCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_LCCON2.bits</b>&nbsp;&quot;ADC Limit Check Control Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BOUNDARY</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_LCCONm_BOUNDARY_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rw</td>
<td>ADC0_LCCONm_BOUNDARY_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_LCCONm_MASK</td><td><tt>0x00000fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_LCCON3">&nbsp;</a>
<h3>ADC0_LCCON3</h3>
<h3>"ADC Limit Check Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_LCCON3_ADDR = 0xF010050C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_LCCONm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_LCCONm_t">ADC0_LCCONm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_LCCON3.bits</b>&nbsp;&quot;ADC Limit Check Control Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BOUNDARY</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_LCCONm_BOUNDARY_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rw</td>
<td>ADC0_LCCONm_BOUNDARY_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_LCCONm_MASK</td><td><tt>0x00000fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_TCON">&nbsp;</a>
<h3>ADC0_TCON</h3>
<h3>"ADC Timer Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_TCON_ADDR = 0xF0100514</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_TCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_TCON_t">ADC0_TCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_TCON.bits</b>&nbsp;&quot;ADC Timer Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ALB</td>
<td>14</td>
<td>0 - 13</td>
<td>ADC0_TCON_ALB_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rw</td>
<td>ADC0_TCON_ALB_SHIFT</td>
</tr>
<tr>
<td>TRLD</td>
<td>14</td>
<td>16 - 29</td>
<td>ADC0_TCON_TRLD_MASK</td>
<td><tt>0x3fff0000</tt></td>
<td>rw</td>
<td>ADC0_TCON_TRLD_SHIFT</td>
</tr>
<tr>
<td>TSEN</td>
<td>1</td>
<td>30 - 30</td>
<td>ADC0_TCON_TSEN_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rw</td>
<td>ADC0_TCON_TSEN_SHIFT</td>
</tr>
<tr>
<td>TR</td>
<td>1</td>
<td>31 - 31</td>
<td>ADC0_TCON_TR_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADC0_TCON_TR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_TCON_MASK</td><td><tt>0xffff3fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffff3fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x7fff3fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x80000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHIN">&nbsp;</a>
<h3>ADC0_CHIN</h3>
<h3>"ADC Channel Injection Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHIN_ADDR = 0xF0100518</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHIN_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHIN_t">ADC0_CHIN_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHIN.bits</b>&nbsp;&quot;ADC Channel Injection Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNRIN</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_CHIN_CHNRIN_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rw</td>
<td>ADC0_CHIN_CHNRIN_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_CHIN_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rw</td>
<td>ADC0_CHIN_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CHIN_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CHIN_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_CHIN_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>ADC0_CHIN_GRPS_SHIFT</td>
</tr>
<tr>
<td>CIREN</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_CHIN_CIREN_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>ADC0_CHIN_CIREN_SHIFT</td>
</tr>
<tr>
<td>CINREQ</td>
<td>1</td>
<td>31 - 31</td>
<td>ADC0_CHIN_CINREQ_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>ADC0_CHIN_CINREQ_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHIN_MASK</td><td><tt>0x800087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x800087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x800087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QR">&nbsp;</a>
<h3>ADC0_QR</h3>
<h3>"ADC Queue Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QR_ADDR = 0xF010051C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QR_t">ADC0_QR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QR.bits</b>&nbsp;&quot;ADC Queue Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QR_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rw</td>
<td>ADC0_QR_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QR_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rw</td>
<td>ADC0_QR_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QR_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_QR_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QR_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>ADC0_QR_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QR_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_QR_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QR_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CON">&nbsp;</a>
<h3>ADC0_CON</h3>
<h3>"ADC Converter Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CON_ADDR = 0xF0100520</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000001</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CON_t">ADC0_CON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CON.bits</b>&nbsp;&quot;ADC Converter Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CTC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_CON_CTC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_CON_CTC_SHIFT</td>
</tr>
<tr>
<td>SCNM</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_CON_SCNM_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADC0_CON_SCNM_SHIFT</td>
</tr>
<tr>
<td>QEN</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_CON_QEN_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>ADC0_CON_QEN_SHIFT</td>
</tr>
<tr>
<td>QWLP</td>
<td>4</td>
<td>16 - 19</td>
<td>ADC0_CON_QWLP_MASK</td>
<td><tt>0x000f0000</tt></td>
<td>rw</td>
<td>ADC0_CON_QWLP_SHIFT</td>
</tr>
<tr>
<td>PCDIS</td>
<td>1</td>
<td>27 - 27</td>
<td>ADC0_CON_PCDIS_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rw</td>
<td>ADC0_CON_PCDIS_SHIFT</td>
</tr>
<tr>
<td>CPR</td>
<td>1</td>
<td>28 - 28</td>
<td>ADC0_CON_CPR_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rw</td>
<td>ADC0_CON_CPR_SHIFT</td>
</tr>
<tr>
<td>SRTEST</td>
<td>1</td>
<td>31 - 31</td>
<td>ADC0_CON_SRTEST_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>ADC0_CON_SRTEST_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CON_MASK</td><td><tt>0x980f83ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x980f83ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x980f03ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_SCN">&nbsp;</a>
<h3>ADC0_SCN</h3>
<h3>"ADC Auto Scan Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_SCN_ADDR = 0xF0100524</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_SCN_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_SCN_t">ADC0_SCN_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_SCN.bits</b>&nbsp;&quot;ADC Auto Scan Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRQ0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_SCN_SRQ0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ0_SHIFT</td>
</tr>
<tr>
<td>SRQ1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADC0_SCN_SRQ1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ1_SHIFT</td>
</tr>
<tr>
<td>SRQ2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADC0_SCN_SRQ2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ2_SHIFT</td>
</tr>
<tr>
<td>SRQ3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADC0_SCN_SRQ3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ3_SHIFT</td>
</tr>
<tr>
<td>SRQ4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADC0_SCN_SRQ4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ4_SHIFT</td>
</tr>
<tr>
<td>SRQ5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADC0_SCN_SRQ5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ5_SHIFT</td>
</tr>
<tr>
<td>SRQ6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADC0_SCN_SRQ6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ6_SHIFT</td>
</tr>
<tr>
<td>SRQ7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADC0_SCN_SRQ7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ7_SHIFT</td>
</tr>
<tr>
<td>SRQ8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADC0_SCN_SRQ8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ8_SHIFT</td>
</tr>
<tr>
<td>SRQ9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADC0_SCN_SRQ9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ9_SHIFT</td>
</tr>
<tr>
<td>SRQ10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_SCN_SRQ10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ10_SHIFT</td>
</tr>
<tr>
<td>SRQ11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADC0_SCN_SRQ11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ11_SHIFT</td>
</tr>
<tr>
<td>SRQ12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_SCN_SRQ12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ12_SHIFT</td>
</tr>
<tr>
<td>SRQ13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_SCN_SRQ13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ13_SHIFT</td>
</tr>
<tr>
<td>SRQ14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_SCN_SRQ14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ14_SHIFT</td>
</tr>
<tr>
<td>SRQ15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_SCN_SRQ15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>ADC0_SCN_SRQ15_SHIFT</td>
</tr>
<tr>
<td>GRPC</td>
<td>2</td>
<td>30 - 31</td>
<td>ADC0_SCN_GRPC_MASK</td>
<td><tt>0xc0000000</tt></td>
<td>rw</td>
<td>ADC0_SCN_GRPC_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_SCN_MASK</td><td><tt>0xc000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xc000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xc000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_REQ0">&nbsp;</a>
<h3>ADC0_REQ0</h3>
<h3>"ADC Conversion Request Register SW0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_REQ0_ADDR = 0xF0100528</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_REQ0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_REQ0_t">ADC0_REQ0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_REQ0.bits</b>&nbsp;&quot;ADC Conversion Request Register SW0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REQ00</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_REQ0_REQ00_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ00_SHIFT</td>
</tr>
<tr>
<td>REQ01</td>
<td>1</td>
<td>1 - 1</td>
<td>ADC0_REQ0_REQ01_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ01_SHIFT</td>
</tr>
<tr>
<td>REQ02</td>
<td>1</td>
<td>2 - 2</td>
<td>ADC0_REQ0_REQ02_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ02_SHIFT</td>
</tr>
<tr>
<td>REQ03</td>
<td>1</td>
<td>3 - 3</td>
<td>ADC0_REQ0_REQ03_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ03_SHIFT</td>
</tr>
<tr>
<td>REQ04</td>
<td>1</td>
<td>4 - 4</td>
<td>ADC0_REQ0_REQ04_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ04_SHIFT</td>
</tr>
<tr>
<td>REQ05</td>
<td>1</td>
<td>5 - 5</td>
<td>ADC0_REQ0_REQ05_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ05_SHIFT</td>
</tr>
<tr>
<td>REQ06</td>
<td>1</td>
<td>6 - 6</td>
<td>ADC0_REQ0_REQ06_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ06_SHIFT</td>
</tr>
<tr>
<td>REQ07</td>
<td>1</td>
<td>7 - 7</td>
<td>ADC0_REQ0_REQ07_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ07_SHIFT</td>
</tr>
<tr>
<td>REQ08</td>
<td>1</td>
<td>8 - 8</td>
<td>ADC0_REQ0_REQ08_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ08_SHIFT</td>
</tr>
<tr>
<td>REQ09</td>
<td>1</td>
<td>9 - 9</td>
<td>ADC0_REQ0_REQ09_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ09_SHIFT</td>
</tr>
<tr>
<td>REQ010</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_REQ0_REQ010_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ010_SHIFT</td>
</tr>
<tr>
<td>REQ011</td>
<td>1</td>
<td>11 - 11</td>
<td>ADC0_REQ0_REQ011_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ011_SHIFT</td>
</tr>
<tr>
<td>REQ012</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_REQ0_REQ012_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ012_SHIFT</td>
</tr>
<tr>
<td>REQ013</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_REQ0_REQ013_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ013_SHIFT</td>
</tr>
<tr>
<td>REQ014</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_REQ0_REQ014_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ014_SHIFT</td>
</tr>
<tr>
<td>REQ015</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_REQ0_REQ015_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>ADC0_REQ0_REQ015_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_REQ0_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT0">&nbsp;</a>
<h3>ADC0_CHSTAT0</h3>
<h3>"ADC Channel Status Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT0_ADDR = 0xF0100530</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT0.bits</b>&nbsp;&quot;ADC Channel Status Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT1">&nbsp;</a>
<h3>ADC0_CHSTAT1</h3>
<h3>"ADC Channel Status Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT1_ADDR = 0xF0100534</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT1.bits</b>&nbsp;&quot;ADC Channel Status Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT2">&nbsp;</a>
<h3>ADC0_CHSTAT2</h3>
<h3>"ADC Channel Status Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT2_ADDR = 0xF0100538</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT2.bits</b>&nbsp;&quot;ADC Channel Status Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT3">&nbsp;</a>
<h3>ADC0_CHSTAT3</h3>
<h3>"ADC Channel Status Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT3_ADDR = 0xF010053C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT3.bits</b>&nbsp;&quot;ADC Channel Status Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT4">&nbsp;</a>
<h3>ADC0_CHSTAT4</h3>
<h3>"ADC Channel Status Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT4_ADDR = 0xF0100540</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT4.bits</b>&nbsp;&quot;ADC Channel Status Register 4&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT5">&nbsp;</a>
<h3>ADC0_CHSTAT5</h3>
<h3>"ADC Channel Status Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT5_ADDR = 0xF0100544</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT5.bits</b>&nbsp;&quot;ADC Channel Status Register 5&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT6">&nbsp;</a>
<h3>ADC0_CHSTAT6</h3>
<h3>"ADC Channel Status Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT6_ADDR = 0xF0100548</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT6.bits</b>&nbsp;&quot;ADC Channel Status Register 6&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT7">&nbsp;</a>
<h3>ADC0_CHSTAT7</h3>
<h3>"ADC Channel Status Register 7"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT7_ADDR = 0xF010054C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT7.bits</b>&nbsp;&quot;ADC Channel Status Register 7&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT8">&nbsp;</a>
<h3>ADC0_CHSTAT8</h3>
<h3>"ADC Channel Status Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT8_ADDR = 0xF0100550</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT8.bits</b>&nbsp;&quot;ADC Channel Status Register 8&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT9">&nbsp;</a>
<h3>ADC0_CHSTAT9</h3>
<h3>"ADC Channel Status Register 9"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT9_ADDR = 0xF0100554</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT9.bits</b>&nbsp;&quot;ADC Channel Status Register 9&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT10">&nbsp;</a>
<h3>ADC0_CHSTAT10</h3>
<h3>"ADC Channel Status Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT10_ADDR = 0xF0100558</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT10.bits</b>&nbsp;&quot;ADC Channel Status Register 10&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT11">&nbsp;</a>
<h3>ADC0_CHSTAT11</h3>
<h3>"ADC Channel Status Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT11_ADDR = 0xF010055C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT11.bits</b>&nbsp;&quot;ADC Channel Status Register 11&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT12">&nbsp;</a>
<h3>ADC0_CHSTAT12</h3>
<h3>"ADC Channel Status Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT12_ADDR = 0xF0100560</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT12.bits</b>&nbsp;&quot;ADC Channel Status Register 12&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT13">&nbsp;</a>
<h3>ADC0_CHSTAT13</h3>
<h3>"ADC Channel Status Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT13_ADDR = 0xF0100564</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT13.bits</b>&nbsp;&quot;ADC Channel Status Register 13&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT14">&nbsp;</a>
<h3>ADC0_CHSTAT14</h3>
<h3>"ADC Channel Status Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT14_ADDR = 0xF0100568</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT14.bits</b>&nbsp;&quot;ADC Channel Status Register 14&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_CHSTAT15">&nbsp;</a>
<h3>ADC0_CHSTAT15</h3>
<h3>"ADC Channel Status Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_CHSTAT15_ADDR = 0xF010056C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_CHSTATm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_CHSTATm_t">ADC0_CHSTATm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_CHSTAT15.bits</b>&nbsp;&quot;ADC Channel Status Register 15&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>12</td>
<td>0 - 11</td>
<td>ADC0_CHSTATm_RESULT_MASK</td>
<td><tt>0x00000fff</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>16 - 17</td>
<td>ADC0_CHSTATm_EMUX_MASK</td>
<td><tt>0x00030000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>18 - 18</td>
<td>ADC0_CHSTATm_GRPS_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_GRPS_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADC0_CHSTATm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADC0_CHSTATm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADC0_CHSTATm_CHNR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_CHSTATm_MASK</td><td><tt>0x0f770fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0f770fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0f770fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_QUEUE0">&nbsp;</a>
<h3>ADC0_QUEUE0</h3>
<h3>"ADC Queue Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_QUEUE0_ADDR = 0xF0100570</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_QUEUE0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_QUEUE0_t">ADC0_QUEUE0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_QUEUE0.bits</b>&nbsp;&quot;ADC Queue Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_QUEUE0_CHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>ADC0_QUEUE0_CHNR_SHIFT</td>
</tr>
<tr>
<td>RES</td>
<td>2</td>
<td>6 - 7</td>
<td>ADC0_QUEUE0_RES_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rh</td>
<td>ADC0_QUEUE0_RES_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>2</td>
<td>8 - 9</td>
<td>ADC0_QUEUE0_EMUX_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rh</td>
<td>ADC0_QUEUE0_EMUX_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_QUEUE0_GRPS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>ADC0_QUEUE0_GRPS_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_QUEUE0_V_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>ADC0_QUEUE0_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_QUEUE0_MASK</td><td><tt>0x000087cf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000087cf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000087cf</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_SW0CRP">&nbsp;</a>
<h3>ADC0_SW0CRP</h3>
<h3>"ADC Software SW0 Conversion Request Pending Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_SW0CRP_ADDR = 0xF0100580</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_SW0CRP_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_SW0CRP_t">ADC0_SW0CRP_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_SW0CRP.bits</b>&nbsp;&quot;ADC Software SW0 Conversion Request Pending Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SW0CRP0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_SW0CRP_SW0CRP0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP0_SHIFT</td>
</tr>
<tr>
<td>SW0CRP1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADC0_SW0CRP_SW0CRP1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP1_SHIFT</td>
</tr>
<tr>
<td>SW0CRP2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADC0_SW0CRP_SW0CRP2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP2_SHIFT</td>
</tr>
<tr>
<td>SW0CRP3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADC0_SW0CRP_SW0CRP3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP3_SHIFT</td>
</tr>
<tr>
<td>SW0CRP4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADC0_SW0CRP_SW0CRP4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP4_SHIFT</td>
</tr>
<tr>
<td>SW0CRP5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADC0_SW0CRP_SW0CRP5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP5_SHIFT</td>
</tr>
<tr>
<td>SW0CRP6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADC0_SW0CRP_SW0CRP6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP6_SHIFT</td>
</tr>
<tr>
<td>SW0CRP7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADC0_SW0CRP_SW0CRP7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP7_SHIFT</td>
</tr>
<tr>
<td>SW0CRP8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADC0_SW0CRP_SW0CRP8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP8_SHIFT</td>
</tr>
<tr>
<td>SW0CRP9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADC0_SW0CRP_SW0CRP9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP9_SHIFT</td>
</tr>
<tr>
<td>SW0CRP10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_SW0CRP_SW0CRP10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP10_SHIFT</td>
</tr>
<tr>
<td>SW0CRP11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADC0_SW0CRP_SW0CRP11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP11_SHIFT</td>
</tr>
<tr>
<td>SW0CRP12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_SW0CRP_SW0CRP12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP12_SHIFT</td>
</tr>
<tr>
<td>SW0CRP13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_SW0CRP_SW0CRP13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP13_SHIFT</td>
</tr>
<tr>
<td>SW0CRP14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_SW0CRP_SW0CRP14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP14_SHIFT</td>
</tr>
<tr>
<td>SW0CRP15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_SW0CRP_SW0CRP15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>ADC0_SW0CRP_SW0CRP15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_SW0CRP_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_ASCRP">&nbsp;</a>
<h3>ADC0_ASCRP</h3>
<h3>"ADC Auto Scan Conversion Request Pending Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_ASCRP_ADDR = 0xF0100588</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_ASCRP_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_ASCRP_t">ADC0_ASCRP_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_ASCRP.bits</b>&nbsp;&quot;ADC Auto Scan Conversion Request Pending Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ASCRP0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_ASCRP_ASCRP0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP0_SHIFT</td>
</tr>
<tr>
<td>ASCRP1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADC0_ASCRP_ASCRP1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP1_SHIFT</td>
</tr>
<tr>
<td>ASCRP2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADC0_ASCRP_ASCRP2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP2_SHIFT</td>
</tr>
<tr>
<td>ASCRP3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADC0_ASCRP_ASCRP3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP3_SHIFT</td>
</tr>
<tr>
<td>ASCRP4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADC0_ASCRP_ASCRP4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP4_SHIFT</td>
</tr>
<tr>
<td>ASCRP5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADC0_ASCRP_ASCRP5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP5_SHIFT</td>
</tr>
<tr>
<td>ASCRP6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADC0_ASCRP_ASCRP6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP6_SHIFT</td>
</tr>
<tr>
<td>ASCRP7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADC0_ASCRP_ASCRP7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP7_SHIFT</td>
</tr>
<tr>
<td>ASCRP8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADC0_ASCRP_ASCRP8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP8_SHIFT</td>
</tr>
<tr>
<td>ASCRP9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADC0_ASCRP_ASCRP9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP9_SHIFT</td>
</tr>
<tr>
<td>ASCRP10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_ASCRP_ASCRP10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP10_SHIFT</td>
</tr>
<tr>
<td>ASCRP11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADC0_ASCRP_ASCRP11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP11_SHIFT</td>
</tr>
<tr>
<td>ASCRP12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_ASCRP_ASCRP12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP12_SHIFT</td>
</tr>
<tr>
<td>ASCRP13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_ASCRP_ASCRP13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP13_SHIFT</td>
</tr>
<tr>
<td>ASCRP14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_ASCRP_ASCRP14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP14_SHIFT</td>
</tr>
<tr>
<td>ASCRP15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_ASCRP_ASCRP15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_ASCRP15_SHIFT</td>
</tr>
<tr>
<td>GRPS</td>
<td>1</td>
<td>31 - 31</td>
<td>ADC0_ASCRP_GRPS_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADC0_ASCRP_GRPS_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_ASCRP_MASK</td><td><tt>0x8000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x8000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x8000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_BARRACUDAOUT">&nbsp;</a>
<h3>ADC0_BARRACUDAOUT</h3>
<h3>"ADC Barracuda Out Test Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_BARRACUDAOUT_ADDR = 0xF01005A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_BARRACUDAOUT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_BARRACUDAOUT_t">ADC0_BARRACUDAOUT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_BARRACUDAOUT.bits</b>&nbsp;&quot;ADC Barracuda Out Test Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_BARRACUDAOUT_MASK</td><td><tt>0x00000000</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_BARRACUDAIN">&nbsp;</a>
<h3>ADC0_BARRACUDAIN</h3>
<h3>"ADC Barracuda In Test Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_BARRACUDAIN_ADDR = 0xF01005A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_BARRACUDAIN_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_BARRACUDAIN_t">ADC0_BARRACUDAIN_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_BARRACUDAIN.bits</b>&nbsp;&quot;ADC Barracuda In Test Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_BARRACUDAIN_MASK</td><td><tt>0x00000000</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_TSTAT">&nbsp;</a>
<h3>ADC0_TSTAT</h3>
<h3>"ADC Timer Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_TSTAT_ADDR = 0xF01005B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_TSTAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_TSTAT_t">ADC0_TSTAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_TSTAT.bits</b>&nbsp;&quot;ADC Timer Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TIMER</td>
<td>14</td>
<td>0 - 13</td>
<td>ADC0_TSTAT_TIMER_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADC0_TSTAT_TIMER_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_TSTAT_MASK</td><td><tt>0x00003fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00003fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00003fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_STAT">&nbsp;</a>
<h3>ADC0_STAT</h3>
<h3>"ADC Converter Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_STAT_ADDR = 0xF01005B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_STAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_STAT_t">ADC0_STAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_STAT.bits</b>&nbsp;&quot;ADC Converter Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHNRCC</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC0_STAT_CHNRCC_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>ADC0_STAT_CHNRCC_SHIFT</td>
</tr>
<tr>
<td>CHTSCC</td>
<td>3</td>
<td>8 - 10</td>
<td>ADC0_STAT_CHTSCC_MASK</td>
<td><tt>0x00000700</tt></td>
<td>rh</td>
<td>ADC0_STAT_CHTSCC_SHIFT</td>
</tr>
<tr>
<td>DATAVAL</td>
<td>1</td>
<td>11 - 11</td>
<td>ADC0_STAT_DATAVAL_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rh</td>
<td>ADC0_STAT_DATAVAL_SHIFT</td>
</tr>
<tr>
<td>AL</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_STAT_AL_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rh</td>
<td>ADC0_STAT_AL_SHIFT</td>
</tr>
<tr>
<td>CAL</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_STAT_CAL_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>ADC0_STAT_CAL_SHIFT</td>
</tr>
<tr>
<td>SMPL</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_STAT_SMPL_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rh</td>
<td>ADC0_STAT_SMPL_SHIFT</td>
</tr>
<tr>
<td>BUSY</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_STAT_BUSY_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>ADC0_STAT_BUSY_SHIFT</td>
</tr>
<tr>
<td>QLP</td>
<td>4</td>
<td>16 - 19</td>
<td>ADC0_STAT_QLP_MASK</td>
<td><tt>0x000f0000</tt></td>
<td>rh</td>
<td>ADC0_STAT_QLP_SHIFT</td>
</tr>
<tr>
<td>QF</td>
<td>1</td>
<td>20 - 20</td>
<td>ADC0_STAT_QF_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rh</td>
<td>ADC0_STAT_QF_SHIFT</td>
</tr>
<tr>
<td>REQSY</td>
<td>1</td>
<td>24 - 24</td>
<td>ADC0_STAT_REQSY_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rh</td>
<td>ADC0_STAT_REQSY_SHIFT</td>
</tr>
<tr>
<td>PARSY</td>
<td>1</td>
<td>25 - 25</td>
<td>ADC0_STAT_PARSY_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rh</td>
<td>ADC0_STAT_PARSY_SHIFT</td>
</tr>
<tr>
<td>IENREQ</td>
<td>1</td>
<td>26 - 26</td>
<td>ADC0_STAT_IENREQ_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rh</td>
<td>ADC0_STAT_IENREQ_SHIFT</td>
</tr>
<tr>
<td>IENPAR</td>
<td>1</td>
<td>27 - 27</td>
<td>ADC0_STAT_IENPAR_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rh</td>
<td>ADC0_STAT_IENPAR_SHIFT</td>
</tr>
<tr>
<td>SYMS</td>
<td>1</td>
<td>28 - 28</td>
<td>ADC0_STAT_SYMS_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rh</td>
<td>ADC0_STAT_SYMS_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_STAT_MASK</td><td><tt>0x1f1fff0f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x1f1fff0f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x1f1fff0f</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_TCRP">&nbsp;</a>
<h3>ADC0_TCRP</h3>
<h3>"ADC Timer Conversion Request Pending Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_TCRP_ADDR = 0xF01005B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_TCRP_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_TCRP_t">ADC0_TCRP_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_TCRP.bits</b>&nbsp;&quot;ADC Timer Conversion Request Pending Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TRP0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_TCRP_TRP0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP0_SHIFT</td>
</tr>
<tr>
<td>TRP1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADC0_TCRP_TRP1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP1_SHIFT</td>
</tr>
<tr>
<td>TRP2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADC0_TCRP_TRP2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP2_SHIFT</td>
</tr>
<tr>
<td>TRP3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADC0_TCRP_TRP3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP3_SHIFT</td>
</tr>
<tr>
<td>TRP4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADC0_TCRP_TRP4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP4_SHIFT</td>
</tr>
<tr>
<td>TRP5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADC0_TCRP_TRP5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP5_SHIFT</td>
</tr>
<tr>
<td>TRP6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADC0_TCRP_TRP6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP6_SHIFT</td>
</tr>
<tr>
<td>TRP7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADC0_TCRP_TRP7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP7_SHIFT</td>
</tr>
<tr>
<td>TRP8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADC0_TCRP_TRP8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP8_SHIFT</td>
</tr>
<tr>
<td>TRP9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADC0_TCRP_TRP9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP9_SHIFT</td>
</tr>
<tr>
<td>TRP10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_TCRP_TRP10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP10_SHIFT</td>
</tr>
<tr>
<td>TRP11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADC0_TCRP_TRP11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP11_SHIFT</td>
</tr>
<tr>
<td>TRP12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_TCRP_TRP12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP12_SHIFT</td>
</tr>
<tr>
<td>TRP13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_TCRP_TRP13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP13_SHIFT</td>
</tr>
<tr>
<td>TRP14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_TCRP_TRP14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP14_SHIFT</td>
</tr>
<tr>
<td>TRP15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_TCRP_TRP15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>ADC0_TCRP_TRP15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_TCRP_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_EXCRP">&nbsp;</a>
<h3>ADC0_EXCRP</h3>
<h3>"ADC External Event Conversion Request Pending Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_EXCRP_ADDR = 0xF01005BC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_EXCRP_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_EXCRP_t">ADC0_EXCRP_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_EXCRP.bits</b>&nbsp;&quot;ADC External Event Conversion Request Pending Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>EXCRP0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_EXCRP_EXCRP0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP0_SHIFT</td>
</tr>
<tr>
<td>EXCRP1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADC0_EXCRP_EXCRP1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP1_SHIFT</td>
</tr>
<tr>
<td>EXCRP2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADC0_EXCRP_EXCRP2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP2_SHIFT</td>
</tr>
<tr>
<td>EXCRP3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADC0_EXCRP_EXCRP3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP3_SHIFT</td>
</tr>
<tr>
<td>EXCRP4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADC0_EXCRP_EXCRP4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP4_SHIFT</td>
</tr>
<tr>
<td>EXCRP5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADC0_EXCRP_EXCRP5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP5_SHIFT</td>
</tr>
<tr>
<td>EXCRP6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADC0_EXCRP_EXCRP6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP6_SHIFT</td>
</tr>
<tr>
<td>EXCRP7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADC0_EXCRP_EXCRP7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP7_SHIFT</td>
</tr>
<tr>
<td>EXCRP8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADC0_EXCRP_EXCRP8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP8_SHIFT</td>
</tr>
<tr>
<td>EXCRP9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADC0_EXCRP_EXCRP9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP9_SHIFT</td>
</tr>
<tr>
<td>EXCRP10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_EXCRP_EXCRP10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP10_SHIFT</td>
</tr>
<tr>
<td>EXCRP11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADC0_EXCRP_EXCRP11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP11_SHIFT</td>
</tr>
<tr>
<td>EXCRP12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_EXCRP_EXCRP12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP12_SHIFT</td>
</tr>
<tr>
<td>EXCRP13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_EXCRP_EXCRP13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP13_SHIFT</td>
</tr>
<tr>
<td>EXCRP14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_EXCRP_EXCRP14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP14_SHIFT</td>
</tr>
<tr>
<td>EXCRP15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_EXCRP_EXCRP15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>ADC0_EXCRP_EXCRP15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_EXCRP_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_TEST">&nbsp;</a>
<h3>ADC0_TEST</h3>
<h3>"ADC Test Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_TEST_ADDR = 0xF01005C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_TEST_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_TEST_t">ADC0_TEST_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_TEST.bits</b>&nbsp;&quot;ADC Test Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TEST14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_TEST_TEST14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>ADC0_TEST_TEST14_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_TEST_MASK</td><td><tt>0x00004000</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00004000</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00004000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_MSS0">&nbsp;</a>
<h3>ADC0_MSS0</h3>
<h3>"ADC Module Service Request Status Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_MSS0_ADDR = 0xF01005D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_MSS0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_MSS0_t">ADC0_MSS0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_MSS0.bits</b>&nbsp;&quot;ADC Module Service Request Status Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MSRCH0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_MSS0_MSRCH0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH0_SHIFT</td>
</tr>
<tr>
<td>MSRCH1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADC0_MSS0_MSRCH1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH1_SHIFT</td>
</tr>
<tr>
<td>MSRCH2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADC0_MSS0_MSRCH2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH2_SHIFT</td>
</tr>
<tr>
<td>MSRCH3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADC0_MSS0_MSRCH3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH3_SHIFT</td>
</tr>
<tr>
<td>MSRCH4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADC0_MSS0_MSRCH4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH4_SHIFT</td>
</tr>
<tr>
<td>MSRCH5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADC0_MSS0_MSRCH5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH5_SHIFT</td>
</tr>
<tr>
<td>MSRCH6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADC0_MSS0_MSRCH6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH6_SHIFT</td>
</tr>
<tr>
<td>MSRCH7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADC0_MSS0_MSRCH7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH7_SHIFT</td>
</tr>
<tr>
<td>MSRCH8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADC0_MSS0_MSRCH8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH8_SHIFT</td>
</tr>
<tr>
<td>MSRCH9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADC0_MSS0_MSRCH9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH9_SHIFT</td>
</tr>
<tr>
<td>MSRCH10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_MSS0_MSRCH10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH10_SHIFT</td>
</tr>
<tr>
<td>MSRCH11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADC0_MSS0_MSRCH11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH11_SHIFT</td>
</tr>
<tr>
<td>MSRCH12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_MSS0_MSRCH12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH12_SHIFT</td>
</tr>
<tr>
<td>MSRCH13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_MSS0_MSRCH13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH13_SHIFT</td>
</tr>
<tr>
<td>MSRCH14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_MSS0_MSRCH14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH14_SHIFT</td>
</tr>
<tr>
<td>MSRCH15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_MSS0_MSRCH15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADC0_MSS0_MSRCH15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_MSS0_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_MSS1">&nbsp;</a>
<h3>ADC0_MSS1</h3>
<h3>"ADC Module Service Request Status Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_MSS1_ADDR = 0xF01005D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_MSS1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_MSS1_t">ADC0_MSS1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_MSS1.bits</b>&nbsp;&quot;ADC Module Service Request Status Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MSRT</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_MSS1_MSRT_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>ADC0_MSS1_MSRT_SHIFT</td>
</tr>
<tr>
<td>MSRQR</td>
<td>1</td>
<td>2 - 2</td>
<td>ADC0_MSS1_MSRQR_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>ADC0_MSS1_MSRQR_SHIFT</td>
</tr>
<tr>
<td>MSRAS</td>
<td>1</td>
<td>3 - 3</td>
<td>ADC0_MSS1_MSRAS_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>ADC0_MSS1_MSRAS_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_MSS1_MASK</td><td><tt>0x0000000d</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000000d</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000000d</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000000d</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_SRNP">&nbsp;</a>
<h3>ADC0_SRNP</h3>
<h3>"ADC Service Request Node Pointer Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_SRNP_ADDR = 0xF01005DC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_SRNP_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_SRNP_t">ADC0_SRNP_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_SRNP.bits</b>&nbsp;&quot;ADC Service Request Node Pointer Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ENPT</td>
<td>1</td>
<td>0 - 0</td>
<td>ADC0_SRNP_ENPT_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>ADC0_SRNP_ENPT_SHIFT</td>
</tr>
<tr>
<td>PT</td>
<td>3</td>
<td>1 - 3</td>
<td>ADC0_SRNP_PT_MASK</td>
<td><tt>0x0000000e</tt></td>
<td>rw</td>
<td>ADC0_SRNP_PT_SHIFT</td>
</tr>
<tr>
<td>ENPQR</td>
<td>1</td>
<td>8 - 8</td>
<td>ADC0_SRNP_ENPQR_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>ADC0_SRNP_ENPQR_SHIFT</td>
</tr>
<tr>
<td>PQR</td>
<td>3</td>
<td>9 - 11</td>
<td>ADC0_SRNP_PQR_MASK</td>
<td><tt>0x00000e00</tt></td>
<td>rw</td>
<td>ADC0_SRNP_PQR_SHIFT</td>
</tr>
<tr>
<td>ENPAS</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_SRNP_ENPAS_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADC0_SRNP_ENPAS_SHIFT</td>
</tr>
<tr>
<td>PAS</td>
<td>3</td>
<td>13 - 15</td>
<td>ADC0_SRNP_PAS_MASK</td>
<td><tt>0x0000e000</tt></td>
<td>rw</td>
<td>ADC0_SRNP_PAS_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_SRNP_MASK</td><td><tt>0x0000ff0f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ff0f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ff0f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_SRC3">&nbsp;</a>
<h3>ADC0_SRC3</h3>
<h3>"ADC Service Request Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_SRC3_ADDR = 0xF01005F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_SRCm_t">ADC0_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_SRC3.bits</b>&nbsp;&quot;ADC Service Request Control Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>ADC0_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADC0_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>ADC0_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>ADC0_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>ADC0_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_SRC2">&nbsp;</a>
<h3>ADC0_SRC2</h3>
<h3>"ADC Service Request Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_SRC2_ADDR = 0xF01005F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_SRCm_t">ADC0_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_SRC2.bits</b>&nbsp;&quot;ADC Service Request Control Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>ADC0_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADC0_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>ADC0_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>ADC0_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>ADC0_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_SRC1">&nbsp;</a>
<h3>ADC0_SRC1</h3>
<h3>"ADC Service Request Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_SRC1_ADDR = 0xF01005F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_SRCm_t">ADC0_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_SRC1.bits</b>&nbsp;&quot;ADC Service Request Control Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>ADC0_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADC0_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>ADC0_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>ADC0_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>ADC0_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC0_SRC0">&nbsp;</a>
<h3>ADC0_SRC0</h3>
<h3>"ADC Service Request Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC0_SRC0_ADDR = 0xF01005FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC0_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC0_SRCm_t">ADC0_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC0_SRC0.bits</b>&nbsp;&quot;ADC Service Request Control Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>ADC0_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADC0_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>ADC0_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>ADC0_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>ADC0_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADC0_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>ADC0_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>ADC0_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>ADC0_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>ADC0_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>ADC0_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>ADC0_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC0_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


