module delay (
    aclr,          
    datain_h,      
    datain_l,      
    outclock,      
    dataout);      
    input   aclr;          
    input   [0:0] datain_h; 
    input   [0:0] datain_l; 
    input   outclock;      
    output  [0:0] dataout; 
endmodule 