Analysis & Synthesis report for avr
Thu Jan  1 21:57:59 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for dual_port_sram:frame_buffer|altsyncram:mem_rtl_0|altsyncram_aug1:auto_generated
 19. Source assignments for dual_port_sram:frame_buffer|altsyncram:mem_rtl_1|altsyncram_ldi1:auto_generated
 20. Parameter Settings for User Entity Instance: pll:p|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: VGA_Controller:vga
 22. Parameter Settings for User Entity Instance: dual_port_sram:frame_buffer
 23. Parameter Settings for User Entity Instance: cpu:avr
 24. Parameter Settings for User Entity Instance: cpu:avr|control_unit:control
 25. Parameter Settings for User Entity Instance: cpu:avr|control_unit:control|decode_unit:decode
 26. Parameter Settings for User Entity Instance: cpu:avr|control_unit:control|reg_file_interface_unit:rf_int
 27. Parameter Settings for User Entity Instance: cpu:avr|control_unit:control|bus_interface_unit:bus_int
 28. Parameter Settings for User Entity Instance: cpu:avr|alu:ual
 29. Parameter Settings for User Entity Instance: cpu:avr|dual_port_sram:reg_file
 30. Parameter Settings for User Entity Instance: cpu:avr|rom:instruction_mem
 31. Parameter Settings for User Entity Instance: cpu:avr|sram:data_mem
 32. Parameter Settings for User Entity Instance: cpu:avr|io_sram:io
 33. Parameter Settings for User Entity Instance: cpu:avr|io_sram:io|gpio_unit:gpio
 34. Parameter Settings for User Entity Instance: cpu:avr|io_sram:io|timer_unit:timer0
 35. Parameter Settings for User Entity Instance: cpu:avr|io_sram:io|interrupt_controller:pic
 36. Parameter Settings for Inferred Entity Instance: dual_port_sram:frame_buffer|altsyncram:mem_rtl_0
 37. Parameter Settings for Inferred Entity Instance: dual_port_sram:frame_buffer|altsyncram:mem_rtl_1
 38. Parameter Settings for Inferred Entity Instance: cpu:avr|alu:ual|lpm_mult:Mult1
 39. Parameter Settings for Inferred Entity Instance: cpu:avr|alu:ual|lpm_mult:Mult0
 40. Parameter Settings for Inferred Entity Instance: cpu:avr|alu:ual|lpm_mult:Mult2
 41. altpll Parameter Settings by Entity Instance
 42. altsyncram Parameter Settings by Entity Instance
 43. lpm_mult Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "cpu:avr"
 45. Port Connectivity Checks: "dual_port_sram:frame_buffer"
 46. Port Connectivity Checks: "VGA_Controller:vga"
 47. Port Connectivity Checks: "pll:p"
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan  1 21:57:59 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; avr                                             ;
; Top-level Entity Name              ; altera                                          ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,969                                           ;
;     Total combinational functions  ; 3,407                                           ;
;     Dedicated logic registers      ; 2,112                                           ;
; Total registers                    ; 2112                                            ;
; Total pins                         ; 425                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 28,672                                          ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; altera             ; avr                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; VGA_Param.h                      ; yes             ; User Unspecified File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/VGA_Param.h               ;         ;
; VGA_Controller.v                 ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/VGA_Controller.v          ;         ;
; timer_unit.v                     ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/timer_unit.v              ;         ;
; state_machine.v                  ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/state_machine.v           ;         ;
; sram.v                           ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/sram.v                    ;         ;
; signal_generation_unit.v         ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/signal_generation_unit.v  ;         ;
; rom.v                            ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/rom.v                     ;         ;
; register_file.v                  ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/register_file.v           ;         ;
; reg_file_interface_unit.v        ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/reg_file_interface_unit.v ;         ;
; interrupt_controller.v           ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/interrupt_controller.v    ;         ;
; gpio_unit.v                      ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/gpio_unit.v               ;         ;
; gpio.v                           ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/gpio.v                    ;         ;
; decode_unit.v                    ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/decode_unit.v             ;         ;
; cpu.v                            ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/cpu.v                     ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/control_unit.v            ;         ;
; bus_interface_unit.v             ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/bus_interface_unit.v      ;         ;
; alu.v                            ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/alu.v                     ;         ;
; altera.v                         ; yes             ; User Verilog HDL File        ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/altera.v                  ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/pll.v                     ;         ;
; defines.vh                       ; yes             ; Auto-Found Unspecified File  ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/defines.vh                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                              ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_aug1.tdf           ; yes             ; Auto-Generated Megafunction  ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/db/altsyncram_aug1.tdf    ;         ;
; db/altsyncram_ldi1.tdf           ; yes             ; Auto-Generated Megafunction  ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/db/altsyncram_ldi1.tdf    ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/aldi/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                            ;         ;
; db/mult_pus.tdf                  ; yes             ; Auto-Generated Megafunction  ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/db/mult_pus.tdf           ;         ;
; db/mult_o5t.tdf                  ; yes             ; Auto-Generated Megafunction  ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/db/mult_o5t.tdf           ;         ;
; db/mult_47t.tdf                  ; yes             ; Auto-Generated Megafunction  ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/db/mult_47t.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 4,969       ;
;                                             ;             ;
; Total combinational functions               ; 3407        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 2657        ;
;     -- 3 input functions                    ; 406         ;
;     -- <=2 input functions                  ; 344         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 3180        ;
;     -- arithmetic mode                      ; 227         ;
;                                             ;             ;
; Total registers                             ; 2112        ;
;     -- Dedicated logic registers            ; 2112        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 425         ;
; Total memory bits                           ; 28672       ;
; Embedded Multiplier 9-bit elements          ; 4           ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; cpu:avr|clk ;
; Maximum fan-out                             ; 1984        ;
; Total fan-out                               ; 19315       ;
; Average fan-out                             ; 3.24        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; |altera                                   ; 3407 (16)         ; 2112 (0)     ; 28672       ; 4            ; 2       ; 1         ; 425  ; 0            ; |altera                                                                                 ; work         ;
;    |VGA_Controller:vga|                   ; 65 (65)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|VGA_Controller:vga                                                              ; work         ;
;    |cpu:avr|                              ; 3270 (71)         ; 2031 (32)    ; 0           ; 4            ; 2       ; 1         ; 0    ; 0            ; |altera|cpu:avr                                                                         ; work         ;
;       |alu:ual|                           ; 266 (266)         ; 0 (0)        ; 0           ; 4            ; 2       ; 1         ; 0    ; 0            ; |altera|cpu:avr|alu:ual                                                                 ; work         ;
;          |lpm_mult:Mult0|                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |altera|cpu:avr|alu:ual|lpm_mult:Mult0                                                  ; work         ;
;             |mult_o5t:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |altera|cpu:avr|alu:ual|lpm_mult:Mult0|mult_o5t:auto_generated                          ; work         ;
;          |lpm_mult:Mult1|                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |altera|cpu:avr|alu:ual|lpm_mult:Mult1                                                  ; work         ;
;             |mult_pus:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |altera|cpu:avr|alu:ual|lpm_mult:Mult1|mult_pus:auto_generated                          ; work         ;
;          |lpm_mult:Mult2|                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |altera|cpu:avr|alu:ual|lpm_mult:Mult2                                                  ; work         ;
;             |mult_47t:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |altera|cpu:avr|alu:ual|lpm_mult:Mult2|mult_47t:auto_generated                          ; work         ;
;       |control_unit:control|              ; 816 (355)         ; 103 (99)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|cpu:avr|control_unit:control                                                    ; work         ;
;          |bus_interface_unit:bus_int|     ; 86 (86)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|cpu:avr|control_unit:control|bus_interface_unit:bus_int                         ; work         ;
;          |decode_unit:decode|             ; 284 (284)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|cpu:avr|control_unit:control|decode_unit:decode                                 ; work         ;
;          |reg_file_interface_unit:rf_int| ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|cpu:avr|control_unit:control|reg_file_interface_unit:rf_int                     ; work         ;
;          |signal_generation_unit:sig|     ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|cpu:avr|control_unit:control|signal_generation_unit:sig                         ; work         ;
;          |state_machine:fsm|              ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|cpu:avr|control_unit:control|state_machine:fsm                                  ; work         ;
;       |dual_port_sram:reg_file|           ; 676 (676)         ; 266 (266)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|cpu:avr|dual_port_sram:reg_file                                                 ; work         ;
;       |io_sram:io|                        ; 541 (449)         ; 583 (518)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|cpu:avr|io_sram:io                                                              ; work         ;
;          |gpio_unit:gpio|                 ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|cpu:avr|io_sram:io|gpio_unit:gpio                                               ; work         ;
;          |interrupt_controller:pic|       ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|cpu:avr|io_sram:io|interrupt_controller:pic                                     ; work         ;
;          |timer_unit:timer0|              ; 54 (54)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|cpu:avr|io_sram:io|timer_unit:timer0                                            ; work         ;
;       |rom:instruction_mem|               ; 65 (65)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|cpu:avr|rom:instruction_mem                                                     ; work         ;
;       |sram:data_mem|                     ; 835 (835)         ; 1031 (1031)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|cpu:avr|sram:data_mem                                                           ; work         ;
;    |dual_port_sram:frame_buffer|          ; 56 (56)           ; 42 (42)      ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|dual_port_sram:frame_buffer                                                     ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|dual_port_sram:frame_buffer|altsyncram:mem_rtl_0                                ; work         ;
;          |altsyncram_aug1:auto_generated| ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|dual_port_sram:frame_buffer|altsyncram:mem_rtl_0|altsyncram_aug1:auto_generated ; work         ;
;       |altsyncram:mem_rtl_1|              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|dual_port_sram:frame_buffer|altsyncram:mem_rtl_1                                ; work         ;
;          |altsyncram_ldi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|dual_port_sram:frame_buffer|altsyncram:mem_rtl_1|altsyncram_ldi1:auto_generated ; work         ;
;    |pll:p|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|pll:p                                                                           ; work         ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |altera|pll:p|altpll:altpll_component                                                   ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; dual_port_sram:frame_buffer|altsyncram:mem_rtl_0|altsyncram_aug1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 6            ; 2048         ; 6            ; 12288 ; None ;
; dual_port_sram:frame_buffer|altsyncram:mem_rtl_1|altsyncram_ldi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
+--------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------+-------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |altera|pll:p   ; /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/pll.v ;
+--------+--------------+---------+--------------+--------------+-----------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; cpu:avr|alu:ual|mul_out[0]                          ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[2]                          ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[1]                          ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[3]                          ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[6]                          ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[5]                          ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[4]                          ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[7]                          ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[15]                         ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[14]                         ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[13]                         ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[12]                         ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[11]                         ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[10]                         ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[9]                          ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; cpu:avr|alu:ual|mul_out[8]                          ; cpu:avr|alu:ual|mul_out[15] ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                        ;
+------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                           ;
+------------------------------------------------------------+--------------------------------------------------------------+
; cpu:avr|io_sram:io|interrupt_controller:pic|vector[2,4..9] ; Stuck at GND due to stuck port data_in                       ;
; cpu:avr|control_unit:control|state_machine:fsm|state[3..5] ; Stuck at GND due to stuck port data_in                       ;
; VGA_Controller:vga|Cur_Color_R[0..7]                       ; Stuck at GND due to stuck port data_in                       ;
; VGA_Controller:vga|Cur_Color_G[0..7]                       ; Stuck at GND due to stuck port data_in                       ;
; VGA_Controller:vga|Cur_Color_B[0..7]                       ; Stuck at GND due to stuck port data_in                       ;
; cpu:avr|io_sram:io|interrupt_controller:pic|vector[3]      ; Merged with cpu:avr|io_sram:io|interrupt_controller:pic|irq  ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[27]           ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[23] ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[0]            ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[0]  ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[1]            ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[1]  ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[3]            ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[3]  ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[5]            ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[5]  ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[7]            ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[7]  ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[9]            ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[9]  ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[11]           ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[11] ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[13]           ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[13] ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[15]           ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[15] ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[17]           ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[17] ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[19]           ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[19] ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[21]           ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[21] ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[26]           ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[24] ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[29]           ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[26] ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[28]           ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[25] ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[23]           ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[28] ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[30]           ; Merged with dual_port_sram:frame_buffer|mem_rtl_0_bypass[27] ;
; Total Number of Removed Registers = 53                     ;                                                              ;
+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2112  ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 239   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1923  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[0]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[1]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[2]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[3]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[4]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[5]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[6]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[7]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[0]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[1]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[2]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[3]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[4]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[5]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[6]~en ; 2       ;
; cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[7]~en ; 2       ;
; Total number of inverted registers = 16        ;         ;
+------------------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                               ;
+--------------------------------------------------+---------------------------------------+
; Register Name                                    ; RAM Name                              ;
+--------------------------------------------------+---------------------------------------+
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[0]  ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[1]  ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[2]  ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[3]  ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[4]  ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[5]  ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[6]  ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[7]  ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[8]  ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[9]  ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[10] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[11] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[12] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[13] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[14] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[15] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[16] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[17] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[18] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[19] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[20] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[21] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[22] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[23] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[24] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[25] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[26] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[27] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_0_bypass[28] ; dual_port_sram:frame_buffer|mem_rtl_0 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[0]  ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[1]  ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[2]  ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[3]  ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[4]  ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[5]  ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[6]  ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[7]  ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[8]  ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[9]  ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[10] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[11] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[12] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[13] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[14] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[15] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[16] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[17] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[18] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[19] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[20] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[21] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[22] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[23] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[24] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[25] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[26] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[27] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[28] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[29] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
; dual_port_sram:frame_buffer|mem_rtl_1_bypass[30] ; dual_port_sram:frame_buffer|mem_rtl_1 ;
+--------------------------------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                  ;
+------------------------------------------------+---------------------------------------+------+
; Register Name                                  ; Megafunction                          ; Type ;
+------------------------------------------------+---------------------------------------+------+
; dual_port_sram:frame_buffer|rd_addr_buf[0..10] ; dual_port_sram:frame_buffer|mem_rtl_0 ; RAM  ;
; dual_port_sram:frame_buffer|mem[0..2047][0..7] ; dual_port_sram:frame_buffer|mem_rtl_1 ; RAM  ;
; dual_port_sram:frame_buffer|rr_addr_buf[0..10] ; dual_port_sram:frame_buffer|mem_rtl_1 ; RAM  ;
+------------------------------------------------+---------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |altera|cpu:avr|control_unit:control|sreg[6]                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[63][5]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[62][5]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[61][5]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[60][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[59][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[58][5]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[57][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[56][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[55][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[54][5]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[53][7]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[52][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[51][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[50][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[49][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[48][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[47][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[46][2]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[45][6]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[44][6]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[43][2]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[42][0]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[41][0]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[40][4]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[39][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[38][4]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[36][0]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[35][4]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[34][7]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[33][3]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[32][6]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[31][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[30][3]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[29][2]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[28][4]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[27][4]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[26][6]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[25][0]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[24][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[22][0]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[21][5]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[20][7]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[19][6]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[18][0]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[17][2]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[16][1]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[15][2]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[14][3]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[13][6]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[12][6]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[11][7]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[10][4]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[9][3]                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[8][1]                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[7][5]                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[6][5]                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[5][5]                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[3][3]                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[2][3]                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|memory[1][0]                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[31][4]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[30][5]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[29][3]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[28][0]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[27][0]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[26][7]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[25][6]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[24][0]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[23][5]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[22][0]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[21][0]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[20][3]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[19][1]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[18][0]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[17][1]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[16][0]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[15][4]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[14][5]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[13][0]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[12][1]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[11][3]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[10][4]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[9][0]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[8][4]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[7][7]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[6][6]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[5][0]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[4][2]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[3][7]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[2][6]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[1][5]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |altera|cpu:avr|dual_port_sram:reg_file|mem[0][0]                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |altera|cpu:avr|control_unit:control|saved_pc[0]                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |altera|cpu:avr|control_unit:control|saved_pc[11]                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |altera|cpu:avr|control_unit:control|saved_pc[8]                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |altera|cpu:avr|io_sram:io|timer_unit:timer0|tcnt0[1]                          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |altera|cpu:avr|control_unit:control|indirect_addr[1]                          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |altera|cpu:avr|control_unit:control|indirect_addr[14]                         ;
; 70:1               ; 4 bits    ; 184 LEs       ; 8 LEs                ; 176 LEs                ; Yes        ; |altera|cpu:avr|control_unit:control|program_counter[2]                        ;
; 40:1               ; 6 bits    ; 156 LEs       ; 12 LEs               ; 144 LEs                ; Yes        ; |altera|cpu:avr|control_unit:control|program_counter[8]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |altera|cpu:avr|control_unit:control|alu_rd[0]                                 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |altera|cpu:avr|control_unit:control|alu_rr[6]                                 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |altera|cpu:avr|control_unit:control|alu_rr[0]                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |altera|cpu:avr|control_unit:control|bus_interface_unit:bus_int|bus_addr[13]   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |altera|cpu:avr|control_unit:control|reg_file_interface_unit:rf_int|rd_addr[0] ;
; 11:1               ; 15 bits   ; 105 LEs       ; 60 LEs               ; 45 LEs                 ; No         ; |altera|cpu:avr|alu:ual|Mux19                                                  ;
; 11:1               ; 7 bits    ; 49 LEs        ; 42 LEs               ; 7 LEs                  ; No         ; |altera|cpu:avr|alu:ual|Mux8                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |altera|cpu:avr|control_unit:control|bus_interface_unit:bus_int|bus_addr[5]    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |altera|cpu:avr|control_unit:control|bus_interface_unit:bus_int|bus_addr[7]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |altera|cpu:avr|control_unit:control|bus_interface_unit:bus_int|bus_addr[10]   ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |altera|cpu:avr|dual_port_sram:reg_file|Mux5                                   ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |altera|cpu:avr|dual_port_sram:reg_file|Mux9                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |altera|cpu:avr|control_unit:control|reg_file_interface_unit:rf_int|rd_addr[2] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |altera|cpu:avr|control_unit:control|writeback_value[13]                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |altera|cpu:avr|control_unit:control|writeback_value[6]                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |altera|cpu:avr|control_unit:control|bus_interface_unit:bus_int|bus_addr[0]    ;
; 64:1               ; 8 bits    ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |altera|cpu:avr|io_sram:io|Mux7                                                ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |altera|cpu:avr|control_unit:control|data_to_store[1]                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |altera|cpu:avr|control_unit:control|reg_file_interface_unit:rf_int|rr_addr[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |altera|cpu:avr|control_unit:control|decode_unit:decode|Selector16             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |altera|cpu:avr|control_unit:control|decode_unit:decode|Selector21             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |altera|cpu:avr|control_unit:control|decode_unit:decode|Selector10             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_sram:frame_buffer|altsyncram:mem_rtl_0|altsyncram_aug1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_sram:frame_buffer|altsyncram:mem_rtl_1|altsyncram_ldi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:p|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------+
; Parameter Name                ; Value                 ; Type               ;
+-------------------------------+-----------------------+--------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped            ;
; PLL_TYPE                      ; AUTO                  ; Untyped            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped            ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped            ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped            ;
; SCAN_CHAIN                    ; LONG                  ; Untyped            ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped            ;
; INCLK0_INPUT_FREQUENCY        ; 37037                 ; Signed Integer     ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped            ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped            ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped            ;
; LOCK_HIGH                     ; 1                     ; Untyped            ;
; LOCK_LOW                      ; 1                     ; Untyped            ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer     ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped            ;
; SKIP_VCO                      ; OFF                   ; Untyped            ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped            ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped            ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped            ;
; BANDWIDTH                     ; 0                     ; Untyped            ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped            ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped            ;
; DOWN_SPREAD                   ; 0                     ; Untyped            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped            ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped            ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped            ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped            ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped            ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped            ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped            ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped            ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped            ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped            ;
; CLK0_MULTIPLY_BY              ; 25                    ; Signed Integer     ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped            ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped            ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped            ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped            ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped            ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped            ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped            ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped            ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped            ;
; CLK0_DIVIDE_BY                ; 27                    ; Signed Integer     ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped            ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped            ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped            ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped            ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped            ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped            ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped            ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped            ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped            ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped            ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped            ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped            ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped            ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped            ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped            ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped            ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped            ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped            ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped            ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped            ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped            ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped            ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped            ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped            ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped            ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped            ;
; DPA_DIVIDER                   ; 0                     ; Untyped            ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped            ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped            ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped            ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped            ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped            ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped            ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped            ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped            ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped            ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped            ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped            ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped            ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped            ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped            ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped            ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped            ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped            ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped            ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped            ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped            ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped            ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped            ;
; VCO_MIN                       ; 0                     ; Untyped            ;
; VCO_MAX                       ; 0                     ; Untyped            ;
; VCO_CENTER                    ; 0                     ; Untyped            ;
; PFD_MIN                       ; 0                     ; Untyped            ;
; PFD_MAX                       ; 0                     ; Untyped            ;
; M_INITIAL                     ; 0                     ; Untyped            ;
; M                             ; 0                     ; Untyped            ;
; N                             ; 1                     ; Untyped            ;
; M2                            ; 1                     ; Untyped            ;
; N2                            ; 1                     ; Untyped            ;
; SS                            ; 1                     ; Untyped            ;
; C0_HIGH                       ; 0                     ; Untyped            ;
; C1_HIGH                       ; 0                     ; Untyped            ;
; C2_HIGH                       ; 0                     ; Untyped            ;
; C3_HIGH                       ; 0                     ; Untyped            ;
; C4_HIGH                       ; 0                     ; Untyped            ;
; C5_HIGH                       ; 0                     ; Untyped            ;
; C6_HIGH                       ; 0                     ; Untyped            ;
; C7_HIGH                       ; 0                     ; Untyped            ;
; C8_HIGH                       ; 0                     ; Untyped            ;
; C9_HIGH                       ; 0                     ; Untyped            ;
; C0_LOW                        ; 0                     ; Untyped            ;
; C1_LOW                        ; 0                     ; Untyped            ;
; C2_LOW                        ; 0                     ; Untyped            ;
; C3_LOW                        ; 0                     ; Untyped            ;
; C4_LOW                        ; 0                     ; Untyped            ;
; C5_LOW                        ; 0                     ; Untyped            ;
; C6_LOW                        ; 0                     ; Untyped            ;
; C7_LOW                        ; 0                     ; Untyped            ;
; C8_LOW                        ; 0                     ; Untyped            ;
; C9_LOW                        ; 0                     ; Untyped            ;
; C0_INITIAL                    ; 0                     ; Untyped            ;
; C1_INITIAL                    ; 0                     ; Untyped            ;
; C2_INITIAL                    ; 0                     ; Untyped            ;
; C3_INITIAL                    ; 0                     ; Untyped            ;
; C4_INITIAL                    ; 0                     ; Untyped            ;
; C5_INITIAL                    ; 0                     ; Untyped            ;
; C6_INITIAL                    ; 0                     ; Untyped            ;
; C7_INITIAL                    ; 0                     ; Untyped            ;
; C8_INITIAL                    ; 0                     ; Untyped            ;
; C9_INITIAL                    ; 0                     ; Untyped            ;
; C0_MODE                       ; BYPASS                ; Untyped            ;
; C1_MODE                       ; BYPASS                ; Untyped            ;
; C2_MODE                       ; BYPASS                ; Untyped            ;
; C3_MODE                       ; BYPASS                ; Untyped            ;
; C4_MODE                       ; BYPASS                ; Untyped            ;
; C5_MODE                       ; BYPASS                ; Untyped            ;
; C6_MODE                       ; BYPASS                ; Untyped            ;
; C7_MODE                       ; BYPASS                ; Untyped            ;
; C8_MODE                       ; BYPASS                ; Untyped            ;
; C9_MODE                       ; BYPASS                ; Untyped            ;
; C0_PH                         ; 0                     ; Untyped            ;
; C1_PH                         ; 0                     ; Untyped            ;
; C2_PH                         ; 0                     ; Untyped            ;
; C3_PH                         ; 0                     ; Untyped            ;
; C4_PH                         ; 0                     ; Untyped            ;
; C5_PH                         ; 0                     ; Untyped            ;
; C6_PH                         ; 0                     ; Untyped            ;
; C7_PH                         ; 0                     ; Untyped            ;
; C8_PH                         ; 0                     ; Untyped            ;
; C9_PH                         ; 0                     ; Untyped            ;
; L0_HIGH                       ; 1                     ; Untyped            ;
; L1_HIGH                       ; 1                     ; Untyped            ;
; G0_HIGH                       ; 1                     ; Untyped            ;
; G1_HIGH                       ; 1                     ; Untyped            ;
; G2_HIGH                       ; 1                     ; Untyped            ;
; G3_HIGH                       ; 1                     ; Untyped            ;
; E0_HIGH                       ; 1                     ; Untyped            ;
; E1_HIGH                       ; 1                     ; Untyped            ;
; E2_HIGH                       ; 1                     ; Untyped            ;
; E3_HIGH                       ; 1                     ; Untyped            ;
; L0_LOW                        ; 1                     ; Untyped            ;
; L1_LOW                        ; 1                     ; Untyped            ;
; G0_LOW                        ; 1                     ; Untyped            ;
; G1_LOW                        ; 1                     ; Untyped            ;
; G2_LOW                        ; 1                     ; Untyped            ;
; G3_LOW                        ; 1                     ; Untyped            ;
; E0_LOW                        ; 1                     ; Untyped            ;
; E1_LOW                        ; 1                     ; Untyped            ;
; E2_LOW                        ; 1                     ; Untyped            ;
; E3_LOW                        ; 1                     ; Untyped            ;
; L0_INITIAL                    ; 1                     ; Untyped            ;
; L1_INITIAL                    ; 1                     ; Untyped            ;
; G0_INITIAL                    ; 1                     ; Untyped            ;
; G1_INITIAL                    ; 1                     ; Untyped            ;
; G2_INITIAL                    ; 1                     ; Untyped            ;
; G3_INITIAL                    ; 1                     ; Untyped            ;
; E0_INITIAL                    ; 1                     ; Untyped            ;
; E1_INITIAL                    ; 1                     ; Untyped            ;
; E2_INITIAL                    ; 1                     ; Untyped            ;
; E3_INITIAL                    ; 1                     ; Untyped            ;
; L0_MODE                       ; BYPASS                ; Untyped            ;
; L1_MODE                       ; BYPASS                ; Untyped            ;
; G0_MODE                       ; BYPASS                ; Untyped            ;
; G1_MODE                       ; BYPASS                ; Untyped            ;
; G2_MODE                       ; BYPASS                ; Untyped            ;
; G3_MODE                       ; BYPASS                ; Untyped            ;
; E0_MODE                       ; BYPASS                ; Untyped            ;
; E1_MODE                       ; BYPASS                ; Untyped            ;
; E2_MODE                       ; BYPASS                ; Untyped            ;
; E3_MODE                       ; BYPASS                ; Untyped            ;
; L0_PH                         ; 0                     ; Untyped            ;
; L1_PH                         ; 0                     ; Untyped            ;
; G0_PH                         ; 0                     ; Untyped            ;
; G1_PH                         ; 0                     ; Untyped            ;
; G2_PH                         ; 0                     ; Untyped            ;
; G3_PH                         ; 0                     ; Untyped            ;
; E0_PH                         ; 0                     ; Untyped            ;
; E1_PH                         ; 0                     ; Untyped            ;
; E2_PH                         ; 0                     ; Untyped            ;
; E3_PH                         ; 0                     ; Untyped            ;
; M_PH                          ; 0                     ; Untyped            ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped            ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped            ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped            ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped            ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped            ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped            ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped            ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped            ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped            ;
; CLK0_COUNTER                  ; G0                    ; Untyped            ;
; CLK1_COUNTER                  ; G0                    ; Untyped            ;
; CLK2_COUNTER                  ; G0                    ; Untyped            ;
; CLK3_COUNTER                  ; G0                    ; Untyped            ;
; CLK4_COUNTER                  ; G0                    ; Untyped            ;
; CLK5_COUNTER                  ; G0                    ; Untyped            ;
; CLK6_COUNTER                  ; E0                    ; Untyped            ;
; CLK7_COUNTER                  ; E1                    ; Untyped            ;
; CLK8_COUNTER                  ; E2                    ; Untyped            ;
; CLK9_COUNTER                  ; E3                    ; Untyped            ;
; L0_TIME_DELAY                 ; 0                     ; Untyped            ;
; L1_TIME_DELAY                 ; 0                     ; Untyped            ;
; G0_TIME_DELAY                 ; 0                     ; Untyped            ;
; G1_TIME_DELAY                 ; 0                     ; Untyped            ;
; G2_TIME_DELAY                 ; 0                     ; Untyped            ;
; G3_TIME_DELAY                 ; 0                     ; Untyped            ;
; E0_TIME_DELAY                 ; 0                     ; Untyped            ;
; E1_TIME_DELAY                 ; 0                     ; Untyped            ;
; E2_TIME_DELAY                 ; 0                     ; Untyped            ;
; E3_TIME_DELAY                 ; 0                     ; Untyped            ;
; M_TIME_DELAY                  ; 0                     ; Untyped            ;
; N_TIME_DELAY                  ; 0                     ; Untyped            ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped            ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped            ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped            ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped            ;
; ENABLE0_COUNTER               ; L0                    ; Untyped            ;
; ENABLE1_COUNTER               ; L0                    ; Untyped            ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped            ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped            ;
; LOOP_FILTER_C                 ; 5                     ; Untyped            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped            ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped            ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped            ;
; VCO_POST_SCALE                ; 0                     ; Untyped            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped            ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped            ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped            ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped            ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped            ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped            ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped            ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped            ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped            ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped            ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped            ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped            ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped            ;
; PORT_CLK0                     ; PORT_USED             ; Untyped            ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped            ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped            ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped            ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped            ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped            ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped            ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped            ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped            ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped            ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped            ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped            ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped            ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped            ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped            ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped            ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped            ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped            ;
; PORT_ARESET                   ; PORT_USED             ; Untyped            ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped            ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped            ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped            ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped            ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped            ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped            ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped            ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped            ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped            ;
; M_TEST_SOURCE                 ; 5                     ; Untyped            ;
; C0_TEST_SOURCE                ; 5                     ; Untyped            ;
; C1_TEST_SOURCE                ; 5                     ; Untyped            ;
; C2_TEST_SOURCE                ; 5                     ; Untyped            ;
; C3_TEST_SOURCE                ; 5                     ; Untyped            ;
; C4_TEST_SOURCE                ; 5                     ; Untyped            ;
; C5_TEST_SOURCE                ; 5                     ; Untyped            ;
; C6_TEST_SOURCE                ; 5                     ; Untyped            ;
; C7_TEST_SOURCE                ; 5                     ; Untyped            ;
; C8_TEST_SOURCE                ; 5                     ; Untyped            ;
; C9_TEST_SOURCE                ; 5                     ; Untyped            ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped            ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped            ;
; WIDTH_CLOCK                   ; 6                     ; Untyped            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped            ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped            ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE     ;
+-------------------------------+-----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:vga ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                         ;
; H_SYNC_BACK    ; 48    ; Signed Integer                         ;
; H_SYNC_ACT     ; 640   ; Signed Integer                         ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                         ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                         ;
; V_SYNC_CYC     ; 2     ; Signed Integer                         ;
; V_SYNC_BACK    ; 32    ; Signed Integer                         ;
; V_SYNC_ACT     ; 480   ; Signed Integer                         ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                         ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                         ;
; X_START        ; 148   ; Signed Integer                         ;
; Y_START        ; 34    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_port_sram:frame_buffer ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                  ;
; ADDR_WIDTH     ; 11    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:avr ;
+------------------+-------+---------------------------+
; Parameter Name   ; Value ; Type                      ;
+------------------+-------+---------------------------+
; INSTR_WIDTH      ; 16    ; Signed Integer            ;
; DATA_WIDTH       ; 8     ; Signed Integer            ;
; I_ADDR_WIDTH     ; 10    ; Signed Integer            ;
; ADDR_WIDTH       ; 16    ; Signed Integer            ;
; D_ADDR_WIDTH     ; 7     ; Signed Integer            ;
; IO_ADDR_WIDTH    ; 6     ; Signed Integer            ;
; R_ADDR_WIDTH     ; 5     ; Signed Integer            ;
; RST_ACTIVE_LEVEL ; 1     ; Signed Integer            ;
+------------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:avr|control_unit:control ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                   ;
; DATA_WIDTH     ; 8     ; Signed Integer                                   ;
; I_ADDR_WIDTH   ; 10    ; Signed Integer                                   ;
; ADDR_WIDTH     ; 16    ; Signed Integer                                   ;
; D_ADDR_WIDTH   ; 7     ; Signed Integer                                   ;
; R_ADDR_WIDTH   ; 5     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:avr|control_unit:control|decode_unit:decode ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                      ;
; R_ADDR_WIDTH   ; 5     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:avr|control_unit:control|reg_file_interface_unit:rf_int ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                  ;
; D_ADDR_WIDTH   ; 7     ; Signed Integer                                                                  ;
; R_ADDR_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:avr|control_unit:control|bus_interface_unit:bus_int ;
+----------------+------------------+------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                             ;
+----------------+------------------+------------------------------------------------------------------+
; MEM_START_ADDR ; 01000000         ; Unsigned Binary                                                  ;
; MEM_STOP_ADDR  ; 10111111         ; Unsigned Binary                                                  ;
; IO_START_ADDR  ; 00000000         ; Unsigned Binary                                                  ;
; IO_STOP_ADDR   ; 00111111         ; Unsigned Binary                                                  ;
; EXT_START_ADDR ; 0000000100000000 ; Unsigned Binary                                                  ;
; EXT_STOP_ADDR  ; 0000010110101111 ; Unsigned Binary                                                  ;
; DATA_WIDTH     ; 8                ; Signed Integer                                                   ;
; ADDR_WIDTH     ; 16               ; Signed Integer                                                   ;
+----------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:avr|alu:ual ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:avr|dual_port_sram:reg_file ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                      ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:avr|rom:instruction_mem ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                  ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:avr|sram:data_mem ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:avr|io_sram:io ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
; ADDR_WIDTH     ; 6     ; Signed Integer                         ;
; I_ADDR_WIDTH   ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:avr|io_sram:io|gpio_unit:gpio ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:avr|io_sram:io|timer_unit:timer0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:avr|io_sram:io|interrupt_controller:pic ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                  ;
; I_ADDR_WIDTH   ; 10    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_port_sram:frame_buffer|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 6                    ; Untyped                               ;
; WIDTHAD_A                          ; 11                   ; Untyped                               ;
; NUMWORDS_A                         ; 2048                 ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 6                    ; Untyped                               ;
; WIDTHAD_B                          ; 11                   ; Untyped                               ;
; NUMWORDS_B                         ; 2048                 ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_aug1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_port_sram:frame_buffer|altsyncram:mem_rtl_1 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Untyped                               ;
; WIDTHAD_A                          ; 11                   ; Untyped                               ;
; NUMWORDS_A                         ; 2048                 ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 8                    ; Untyped                               ;
; WIDTHAD_B                          ; 11                   ; Untyped                               ;
; NUMWORDS_B                         ; 2048                 ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_ldi1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:avr|alu:ual|lpm_mult:Mult1   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9          ; Untyped             ;
; LPM_WIDTHB                                     ; 9          ; Untyped             ;
; LPM_WIDTHP                                     ; 18         ; Untyped             ;
; LPM_WIDTHR                                     ; 18         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_pus   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:avr|alu:ual|lpm_mult:Mult0   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 8          ; Untyped             ;
; LPM_WIDTHP                                     ; 16         ; Untyped             ;
; LPM_WIDTHR                                     ; 16         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_o5t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:avr|alu:ual|lpm_mult:Mult2   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15         ; Untyped             ;
; LPM_WIDTHB                                     ; 8          ; Untyped             ;
; LPM_WIDTHP                                     ; 23         ; Untyped             ;
; LPM_WIDTHR                                     ; 23         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_47t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                  ;
+-------------------------------+-------------------------------+
; Name                          ; Value                         ;
+-------------------------------+-------------------------------+
; Number of entity instances    ; 1                             ;
; Entity Instance               ; pll:p|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                        ;
;     -- PLL_TYPE               ; AUTO                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                             ;
;     -- VCO_MULTIPLY_BY        ; 0                             ;
;     -- VCO_DIVIDE_BY          ; 0                             ;
+-------------------------------+-------------------------------+


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 2                                                ;
; Entity Instance                           ; dual_port_sram:frame_buffer|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 6                                                ;
;     -- NUMWORDS_A                         ; 2048                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 6                                                ;
;     -- NUMWORDS_B                         ; 2048                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ;
; Entity Instance                           ; dual_port_sram:frame_buffer|altsyncram:mem_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 8                                                ;
;     -- NUMWORDS_A                         ; 2048                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 8                                                ;
;     -- NUMWORDS_B                         ; 2048                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ;
+-------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 3                              ;
; Entity Instance                       ; cpu:avr|alu:ual|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                              ;
;     -- LPM_WIDTHB                     ; 9                              ;
;     -- LPM_WIDTHP                     ; 18                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; cpu:avr|alu:ual|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                              ;
;     -- LPM_WIDTHB                     ; 8                              ;
;     -- LPM_WIDTHP                     ; 16                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; cpu:avr|alu:ual|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 15                             ;
;     -- LPM_WIDTHB                     ; 8                              ;
;     -- LPM_WIDTHP                     ; 23                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "cpu:avr"                      ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; oc0a        ; Output ; Info     ; Explicitly unconnected ;
; oc0b        ; Output ; Info     ; Explicitly unconnected ;
; error       ; Output ; Info     ; Explicitly unconnected ;
; debug_state ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_port_sram:frame_buffer"                                                                                                                                                               ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rr_addr       ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_data[7..6] ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; rd_cs         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rd_we         ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rd_oe         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:vga"                                                                                                                                          ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iCursor_RGB_EN[2..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; iCursor_RGB_EN[3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; oCoord_X[3..0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; oCoord_Y             ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "oCoord_Y[9..9]" have no fanouts                 ;
; oCoord_Y[3..0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; iRed[7..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iGreen[7..0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iBlue[7..0]          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iCursor_X            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_Y            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_R            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_G            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_B            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oAddress             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:p"                                                                                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:36     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jan  1 21:57:14 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off avr -c avr
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file timer_unit.v
    Info (12023): Found entity 1: timer_unit
Info (12021): Found 1 design units, including 1 entities, in source file state_machine.v
    Info (12023): Found entity 1: state_machine
Info (12021): Found 1 design units, including 1 entities, in source file sram.v
    Info (12023): Found entity 1: sram
Info (12021): Found 1 design units, including 1 entities, in source file signal_generation_unit.v
    Info (12023): Found entity 1: signal_generation_unit
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: dual_port_sram
Info (12021): Found 1 design units, including 1 entities, in source file reg_file_interface_unit.v
    Info (12023): Found entity 1: reg_file_interface_unit
Info (12021): Found 1 design units, including 1 entities, in source file interrupt_controller.v
    Info (12023): Found entity 1: interrupt_controller
Info (12021): Found 1 design units, including 1 entities, in source file gpio_unit.v
    Info (12023): Found entity 1: gpio_unit
Info (12021): Found 1 design units, including 1 entities, in source file gpio.v
    Info (12023): Found entity 1: io_sram
Info (12021): Found 1 design units, including 1 entities, in source file decode_unit.v
    Info (12023): Found entity 1: decode_unit
Info (12021): Found 1 design units, including 1 entities, in source file cpu_test.v
    Info (12023): Found entity 1: cpu_test
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit
Info (12021): Found 1 design units, including 1 entities, in source file bus_interface_unit.v
    Info (12023): Found entity 1: bus_interface_unit
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file altera.v
    Info (12023): Found entity 1: altera
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12127): Elaborating entity "altera" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at altera.v(250): truncated value with size 32 to match size of target (11)
Warning (10034): Output port "LEDG[8]" at altera.v(20) has no driver
Warning (10034): Output port "I2C_SCLK" at altera.v(85) has no driver
Warning (10034): Output port "AUD_DACDAT" at altera.v(116) has no driver
Warning (10665): Bidirectional port "AUD_DACLRCK" at altera.v(115) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Info (12128): Elaborating entity "pll" for hierarchy "pll:p"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:p|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:p|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:p|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "27"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:vga"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(51): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(54): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(57): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(75): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(77): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(136): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(162): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "dual_port_sram" for hierarchy "dual_port_sram:frame_buffer"
Warning (10230): Verilog HDL assignment warning at register_file.v(27): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:avr"
Info (12128): Elaborating entity "control_unit" for hierarchy "cpu:avr|control_unit:control"
Warning (10230): Verilog HDL assignment warning at control_unit.v(160): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at control_unit.v(203): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_unit.v(205): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_unit.v(212): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_unit.v(214): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_unit.v(240): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "state_machine" for hierarchy "cpu:avr|control_unit:control|state_machine:fsm"
Info (12128): Elaborating entity "decode_unit" for hierarchy "cpu:avr|control_unit:control|decode_unit:decode"
Warning (10935): Verilog HDL Casex/Casez warning at decode_unit.v(43): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10272): Verilog HDL Case Statement warning at decode_unit.v(113): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at decode_unit.v(359): case item expression covers a value already covered by a previous case item
Info (12128): Elaborating entity "signal_generation_unit" for hierarchy "cpu:avr|control_unit:control|signal_generation_unit:sig"
Info (12128): Elaborating entity "reg_file_interface_unit" for hierarchy "cpu:avr|control_unit:control|reg_file_interface_unit:rf_int"
Warning (10230): Verilog HDL assignment warning at reg_file_interface_unit.v(65): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at reg_file_interface_unit.v(73): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "bus_interface_unit" for hierarchy "cpu:avr|control_unit:control|bus_interface_unit:bus_int"
Info (12128): Elaborating entity "alu" for hierarchy "cpu:avr|alu:ual"
Warning (10240): Verilog HDL Always Construct warning at alu.v(22): inferring latch(es) for variable "mul_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mul_out[0]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[1]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[2]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[3]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[4]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[5]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[6]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[7]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[8]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[9]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[10]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[11]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[12]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[13]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[14]" at alu.v(196)
Info (10041): Inferred latch for "mul_out[15]" at alu.v(196)
Info (12128): Elaborating entity "dual_port_sram" for hierarchy "cpu:avr|dual_port_sram:reg_file"
Warning (10230): Verilog HDL assignment warning at register_file.v(27): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "rom" for hierarchy "cpu:avr|rom:instruction_mem"
Info (12128): Elaborating entity "sram" for hierarchy "cpu:avr|sram:data_mem"
Warning (10230): Verilog HDL assignment warning at sram.v(19): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "io_sram" for hierarchy "cpu:avr|io_sram:io"
Warning (10230): Verilog HDL assignment warning at gpio.v(36): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "gpio_unit" for hierarchy "cpu:avr|io_sram:io|gpio_unit:gpio"
Warning (10230): Verilog HDL assignment warning at gpio_unit.v(25): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "timer_unit" for hierarchy "cpu:avr|io_sram:io|timer_unit:timer0"
Warning (10036): Verilog HDL or VHDL warning at timer_unit.v(26): object "com0a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timer_unit.v(27): object "com0b" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at timer_unit.v(59): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at timer_unit.v(81): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at timer_unit.v(83): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at timer_unit.v(90): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at timer_unit.v(92): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at timer_unit.v(99): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at timer_unit.v(101): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "cpu:avr|io_sram:io|interrupt_controller:pic"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer cpu:avr|clk
    Warning (19017): Found clock multiplexer cpu:avr|clk_ps
    Warning (19017): Found clock multiplexer cpu:avr|Mux0
    Warning (19017): Found clock multiplexer cpu:avr|io_sram:io|timer_unit:timer0|Mux0
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "vga_data[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vga_data[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vga_data[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vga_data[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vga_data[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vga_data[5]" feeding internal logic into a wire
Warning (276020): Inferred RAM node "dual_port_sram:frame_buffer|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "dual_port_sram:frame_buffer|mem_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "cpu:avr|sram:data_mem|memory" is uninferred due to asynchronous read logic
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_port_sram:frame_buffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_port_sram:frame_buffer|mem_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu:avr|alu:ual|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu:avr|alu:ual|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu:avr|alu:ual|Mult2"
Info (12130): Elaborated megafunction instantiation "dual_port_sram:frame_buffer|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "dual_port_sram:frame_buffer|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aug1.tdf
    Info (12023): Found entity 1: altsyncram_aug1
Info (12130): Elaborated megafunction instantiation "dual_port_sram:frame_buffer|altsyncram:mem_rtl_1"
Info (12133): Instantiated megafunction "dual_port_sram:frame_buffer|altsyncram:mem_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ldi1.tdf
    Info (12023): Found entity 1: altsyncram_ldi1
Info (12130): Elaborated megafunction instantiation "cpu:avr|alu:ual|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "cpu:avr|alu:ual|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_pus.tdf
    Info (12023): Found entity 1: mult_pus
Info (12130): Elaborated megafunction instantiation "cpu:avr|alu:ual|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "cpu:avr|alu:ual|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf
    Info (12023): Found entity 1: mult_o5t
Info (12130): Elaborated megafunction instantiation "cpu:avr|alu:ual|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "cpu:avr|alu:ual|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_47t.tdf
    Info (12023): Found entity 1: mult_47t
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[0]" to the node "cpu:avr|io_sram:io|memory[4][0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[1]" to the node "cpu:avr|io_sram:io|memory[4][1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[2]" to the node "cpu:avr|io_sram:io|memory[4][2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[3]" to the node "cpu:avr|io_sram:io|memory[4][3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[4]" to the node "cpu:avr|io_sram:io|memory[4][4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[5]" to the node "cpu:avr|io_sram:io|memory[4][5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[6]" to the node "cpu:avr|io_sram:io|memory[4][6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[7]" to the node "cpu:avr|io_sram:io|memory[4][7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[0]" to the node "cpu:avr|io_sram:io|memory[0][0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[1]" to the node "cpu:avr|io_sram:io|memory[0][1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[2]" to the node "cpu:avr|io_sram:io|memory[0][2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[3]" to the node "cpu:avr|io_sram:io|memory[0][3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[4]" to the node "cpu:avr|io_sram:io|memory[0][4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[5]" to the node "cpu:avr|io_sram:io|memory[0][5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[6]" to the node "cpu:avr|io_sram:io|memory[0][6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[7]" to the node "cpu:avr|io_sram:io|memory[0][7]" into an OR gate
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "dual_port_sram:frame_buffer|rr_data[0]" to the node "cpu:avr|sram:data_mem|memory" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "dual_port_sram:frame_buffer|rr_data[2]" to the node "cpu:avr|sram:data_mem|memory" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "dual_port_sram:frame_buffer|rr_data[1]" to the node "cpu:avr|sram:data_mem|memory" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "dual_port_sram:frame_buffer|rr_data[3]" to the node "cpu:avr|sram:data_mem|memory" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "dual_port_sram:frame_buffer|rr_data[6]" to the node "cpu:avr|sram:data_mem|memory" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "dual_port_sram:frame_buffer|rr_data[5]" to the node "cpu:avr|sram:data_mem|memory" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "dual_port_sram:frame_buffer|rr_data[4]" to the node "cpu:avr|sram:data_mem|memory" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "dual_port_sram:frame_buffer|rr_data[7]" to the node "cpu:avr|sram:data_mem|memory" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rr_data[7]" to the node "cpu:avr|control_unit:control|alu_rr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rd_data[7]" to the node "cpu:avr|control_unit:control|indirect_addr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rd_data[6]" to the node "cpu:avr|control_unit:control|indirect_addr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rd_data[5]" to the node "cpu:avr|control_unit:control|indirect_addr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rd_data[4]" to the node "cpu:avr|control_unit:control|indirect_addr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rd_data[3]" to the node "cpu:avr|control_unit:control|indirect_addr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rd_data[2]" to the node "cpu:avr|control_unit:control|indirect_addr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rd_data[1]" to the node "cpu:avr|control_unit:control|indirect_addr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rd_data[0]" to the node "cpu:avr|control_unit:control|indirect_addr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rr_data[6]" to the node "cpu:avr|control_unit:control|alu_rr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rr_data[5]" to the node "cpu:avr|control_unit:control|alu_rr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rr_data[4]" to the node "cpu:avr|control_unit:control|alu_rr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rr_data[3]" to the node "cpu:avr|control_unit:control|alu_rr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rr_data[2]" to the node "cpu:avr|control_unit:control|alu_rr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rr_data[1]" to the node "cpu:avr|control_unit:control|alu_rr" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:avr|dual_port_sram:reg_file|rr_data[0]" to the node "cpu:avr|control_unit:control|alu_rr" into an OR gate
Warning (13012): Latch cpu:avr|alu:ual|mul_out[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Warning (13012): Latch cpu:avr|alu:ual|mul_out[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:avr|control_unit:control|ack
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at VCC
    Warning (13410): Pin "HEX0[2]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[4]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at VCC
    Warning (13410): Pin "HEX4[4]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at VCC
    Warning (13410): Pin "HEX6[1]" is stuck at VCC
    Warning (13410): Pin "HEX6[2]" is stuck at VCC
    Warning (13410): Pin "HEX6[3]" is stuck at VCC
    Warning (13410): Pin "HEX6[4]" is stuck at VCC
    Warning (13410): Pin "HEX6[5]" is stuck at VCC
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at VCC
    Warning (13410): Pin "HEX7[3]" is stuck at VCC
    Warning (13410): Pin "HEX7[4]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at VCC
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at VCC
    Warning (13410): Pin "DRAM_CAS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_RAS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_CS_N" is stuck at VCC
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_OE_N" is stuck at VCC
    Warning (13410): Pin "FL_CE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at VCC
    Warning (13410): Pin "SRAM_LB_N" is stuck at VCC
    Warning (13410): Pin "SRAM_WE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_CE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_OE_N" is stuck at VCC
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at VCC
    Warning (13410): Pin "OTG_RD_N" is stuck at VCC
    Warning (13410): Pin "OTG_WR_N" is stuck at VCC
    Warning (13410): Pin "OTG_RST_N" is stuck at VCC
    Warning (13410): Pin "OTG_FSPEED" is stuck at VCC
    Warning (13410): Pin "OTG_LSPEED" is stuck at VCC
    Warning (13410): Pin "OTG_DACK0_N" is stuck at VCC
    Warning (13410): Pin "OTG_DACK1_N" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at VCC
    Warning (13410): Pin "ENET_WR_N" is stuck at VCC
    Warning (13410): Pin "ENET_RD_N" is stuck at VCC
    Warning (13410): Pin "ENET_RST_N" is stuck at VCC
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at VCC
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[0]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[1]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[2]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[3]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[4]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[5]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[6]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pb_buf[7]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[0]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[1]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[2]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[3]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[4]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[5]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[6]~en will power up to High
    Critical Warning (18010): Register cpu:avr|io_sram:io|gpio_unit:gpio|pa_buf[7]~en will power up to High
Warning (20013): Ignored assignments for entity "DE2_TOP" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_TOP -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_TOP -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_TOP -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_TOP -section_id Top was ignored
Info (144001): Generated suppressed messages file /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/output_files/avr.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 39 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info (21057): Implemented 5464 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 48 input pins
    Info (21059): Implemented 218 output pins
    Info (21060): Implemented 159 bidirectional pins
    Info (21061): Implemented 5020 logic cells
    Info (21064): Implemented 14 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 402 warnings
    Info: Peak virtual memory: 750 megabytes
    Info: Processing ended: Thu Jan  1 21:57:59 2015
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/output_files/avr.map.smsg.


