[2021-09-09 10:03:25,696]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-09 10:03:25,696]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:48,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; ".

Peak memory: 23908352 bytes

[2021-09-09 10:03:48,037]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:48,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 37675008 bytes

[2021-09-09 10:03:48,638]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-09 10:03:48,639]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:50,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6500
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6500
score:100
	Report mapping result:
		klut_size()     :7029
		klut.num_gates():6566
		max delay       :15
		max area        :6500
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :193
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :6345
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 56463360 bytes

[2021-09-09 10:03:50,418]mapper_test.py:220:[INFO]: area: 6566 level: 15
[2021-09-09 12:03:26,983]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-09 12:03:26,983]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:03:50,780]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; ".

Peak memory: 24088576 bytes

[2021-09-09 12:03:50,781]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:03:51,380]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.32 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38686720 bytes

[2021-09-09 12:03:51,410]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-09 12:03:51,410]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:04:02,654]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6500
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11590
score:100
	Report mapping result:
		klut_size()     :7029
		klut.num_gates():6566
		max delay       :15
		max area        :6500
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :193
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :6345
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 153591808 bytes

[2021-09-09 12:04:02,655]mapper_test.py:220:[INFO]: area: 6566 level: 15
[2021-09-09 13:33:27,552]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-09 13:33:27,552]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:33:49,644]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; ".

Peak memory: 23875584 bytes

[2021-09-09 13:33:49,645]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:33:50,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38371328 bytes

[2021-09-09 13:33:50,176]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-09 13:33:50,176]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:34:01,129]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :6632
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11555
score:100
	Report mapping result:
		klut_size()     :7162
		klut.num_gates():6699
		max delay       :16
		max area        :6632
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :203
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :6447
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 153681920 bytes

[2021-09-09 13:34:01,130]mapper_test.py:220:[INFO]: area: 6699 level: 16
[2021-09-09 15:08:10,824]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-09 15:08:10,824]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:08:10,825]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:08:11,366]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.30 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38330368 bytes

[2021-09-09 15:08:11,396]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-09 15:08:11,397]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:08:23,577]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6689
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11529
score:100
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1667
		LUT fanins:3	 numbers :1750
		LUT fanins:4	 numbers :3334
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 153595904 bytes

[2021-09-09 15:08:23,577]mapper_test.py:220:[INFO]: area: 6752 level: 15
[2021-09-09 15:37:15,110]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-09 15:37:15,110]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:37:15,110]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:37:15,688]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.31 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38322176 bytes

[2021-09-09 15:37:15,720]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-09 15:37:15,720]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:37:27,863]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6689
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11529
score:100
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1667
		LUT fanins:3	 numbers :1750
		LUT fanins:4	 numbers :3334
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 153624576 bytes

[2021-09-09 15:37:27,863]mapper_test.py:220:[INFO]: area: 6752 level: 15
[2021-09-09 16:15:18,766]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-09 16:15:18,766]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:15:18,766]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:15:19,310]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.30 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38387712 bytes

[2021-09-09 16:15:19,340]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-09 16:15:19,340]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:15:31,477]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6689
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11529
score:100
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1668
		LUT fanins:3	 numbers :1746
		LUT fanins:4	 numbers :3337
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 153554944 bytes

[2021-09-09 16:15:31,478]mapper_test.py:220:[INFO]: area: 6752 level: 15
[2021-09-09 16:50:02,345]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-09 16:50:02,346]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:50:02,346]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:50:02,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.32 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38223872 bytes

[2021-09-09 16:50:02,985]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-09 16:50:02,985]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:50:15,220]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6689
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11529
score:100
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1668
		LUT fanins:3	 numbers :1746
		LUT fanins:4	 numbers :3337
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 153231360 bytes

[2021-09-09 16:50:15,221]mapper_test.py:220:[INFO]: area: 6752 level: 15
[2021-09-09 17:26:23,212]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-09 17:26:23,212]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:23,212]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:23,760]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.05 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.30 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38318080 bytes

[2021-09-09 17:26:23,791]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-09 17:26:23,791]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:35,830]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11576
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 153477120 bytes

[2021-09-09 17:26:35,831]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-13 23:31:13,805]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-13 23:31:13,805]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:31:13,805]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:31:14,334]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38113280 bytes

[2021-09-13 23:31:14,365]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-13 23:31:14,366]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:31:23,697]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:30
	current map manager:
		current min nodes:12805
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :13366
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 116908032 bytes

[2021-09-13 23:31:23,698]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-13 23:42:33,590]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-13 23:42:33,590]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:33,591]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:34,086]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38060032 bytes

[2021-09-13 23:42:34,111]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-13 23:42:34,111]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:35,566]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 55095296 bytes

[2021-09-13 23:42:35,567]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-14 09:01:04,281]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-14 09:01:04,281]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:01:04,281]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:01:04,799]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38100992 bytes

[2021-09-14 09:01:04,830]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-14 09:01:04,830]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:01:15,340]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11576
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 153456640 bytes

[2021-09-14 09:01:15,340]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-14 09:21:32,219]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-14 09:21:32,219]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:32,219]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:32,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38436864 bytes

[2021-09-14 09:21:32,736]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-14 09:21:32,737]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:34,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 56377344 bytes

[2021-09-14 09:21:34,155]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-15 15:34:23,594]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-15 15:34:23,594]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:23,594]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:24,038]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38080512 bytes

[2021-09-15 15:34:24,068]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-15 15:34:24,069]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:32,597]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11981
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 140148736 bytes

[2021-09-15 15:34:32,597]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-15 15:54:52,770]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-15 15:54:52,770]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:52,770]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:53,208]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 37617664 bytes

[2021-09-15 15:54:53,237]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-15 15:54:53,238]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:54,467]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 22335488 bytes

[2021-09-15 15:54:54,467]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-18 14:04:53,183]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-18 14:04:53,184]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:53,184]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:53,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38150144 bytes

[2021-09-18 14:04:53,649]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-18 14:04:53,649]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:02,042]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:30
	current map manager:
		current min nodes:12805
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12179
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 112275456 bytes

[2021-09-18 14:05:02,043]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-18 16:29:27,685]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-18 16:29:27,685]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:27,685]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:28,136]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38150144 bytes

[2021-09-18 16:29:28,167]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-18 16:29:28,167]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:36,292]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :11973
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 104718336 bytes

[2021-09-18 16:29:36,293]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-22 08:59:28,960]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-22 08:59:28,960]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:28,961]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:29,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 37584896 bytes

[2021-09-22 08:59:29,489]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-22 08:59:29,489]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:33,938]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :16
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1667
		LUT fanins:3	 numbers :1750
		LUT fanins:4	 numbers :3334
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 50917376 bytes

[2021-09-22 08:59:33,939]mapper_test.py:220:[INFO]: area: 6752 level: 16
[2021-09-22 11:28:07,524]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-22 11:28:07,525]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:07,525]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:08,023]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38252544 bytes

[2021-09-22 11:28:08,055]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-22 11:28:08,055]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:16,068]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12038
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 63160320 bytes

[2021-09-22 11:28:16,069]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-23 16:47:11,561]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-23 16:47:11,561]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:11,561]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:12,007]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 37621760 bytes

[2021-09-23 16:47:12,039]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-23 16:47:12,039]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:21,157]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
balancing!
	current map manager:
		current min nodes:12805
		current min depth:33
rewriting!
	current map manager:
		current min nodes:12805
		current min depth:33
balancing!
	current map manager:
		current min nodes:12805
		current min depth:32
rewriting!
	current map manager:
		current min nodes:12805
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12038
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 69722112 bytes

[2021-09-23 16:47:21,158]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-23 17:10:10,534]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-23 17:10:10,534]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:10,534]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:10,976]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38260736 bytes

[2021-09-23 17:10:11,007]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-23 17:10:11,008]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:19,115]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
balancing!
	current map manager:
		current min nodes:12805
		current min depth:33
rewriting!
	current map manager:
		current min nodes:12805
		current min depth:33
balancing!
	current map manager:
		current min nodes:12805
		current min depth:32
rewriting!
	current map manager:
		current min nodes:12805
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12038
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 63152128 bytes

[2021-09-23 17:10:19,116]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-23 18:11:45,932]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-23 18:11:45,932]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:45,932]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:46,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38391808 bytes

[2021-09-23 18:11:46,404]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-23 18:11:46,404]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:55,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
balancing!
	current map manager:
		current min nodes:12805
		current min depth:33
rewriting!
	current map manager:
		current min nodes:12805
		current min depth:33
balancing!
	current map manager:
		current min nodes:12805
		current min depth:32
rewriting!
	current map manager:
		current min nodes:12805
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12038
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 69689344 bytes

[2021-09-23 18:11:55,417]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-27 16:38:54,015]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-27 16:38:54,016]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:54,016]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:54,465]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38088704 bytes

[2021-09-27 16:38:54,495]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-27 16:38:54,496]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:03,142]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
balancing!
	current map manager:
		current min nodes:12805
		current min depth:33
rewriting!
	current map manager:
		current min nodes:12805
		current min depth:33
balancing!
	current map manager:
		current min nodes:12805
		current min depth:32
rewriting!
	current map manager:
		current min nodes:12805
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12038
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 69828608 bytes

[2021-09-27 16:39:03,143]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-27 17:45:37,909]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-27 17:45:37,910]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:37,910]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:38,362]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38129664 bytes

[2021-09-27 17:45:38,392]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-27 17:45:38,392]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:47,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
balancing!
	current map manager:
		current min nodes:12805
		current min depth:33
rewriting!
	current map manager:
		current min nodes:12805
		current min depth:33
balancing!
	current map manager:
		current min nodes:12805
		current min depth:31
rewriting!
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12108
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 70193152 bytes

[2021-09-27 17:45:47,028]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-28 02:11:51,437]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-28 02:11:51,437]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:51,437]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:51,874]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 37965824 bytes

[2021-09-28 02:11:51,902]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-28 02:11:51,902]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:00,462]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12038
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 76546048 bytes

[2021-09-28 02:12:00,462]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-28 16:51:15,598]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-28 16:51:15,598]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:15,598]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:16,046]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38088704 bytes

[2021-09-28 16:51:16,076]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-28 16:51:16,076]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:24,147]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12038
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 63004672 bytes

[2021-09-28 16:51:24,148]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-09-28 17:30:18,191]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-09-28 17:30:18,191]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:18,191]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:18,637]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38191104 bytes

[2021-09-28 17:30:18,668]mapper_test.py:156:[INFO]: area: 5011 level: 15
[2021-09-28 17:30:18,668]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:26,699]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:32
	current map manager:
		current min nodes:12805
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12038
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 103698432 bytes

[2021-09-28 17:30:26,700]mapper_test.py:220:[INFO]: area: 6753 level: 15
[2021-10-09 10:42:49,187]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-09 10:42:49,187]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:49,187]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:49,669]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38281216 bytes

[2021-10-09 10:42:49,700]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-09 10:42:49,700]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:53,776]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12976
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 32980992 bytes

[2021-10-09 10:42:53,777]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-09 11:25:21,903]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-09 11:25:21,903]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:21,904]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:22,354]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38244352 bytes

[2021-10-09 11:25:22,384]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-09 11:25:22,384]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:26,353]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12965
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 47665152 bytes

[2021-10-09 11:25:26,353]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-09 16:33:27,277]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-09 16:33:27,278]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:27,278]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:27,736]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.02 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.24 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38051840 bytes

[2021-10-09 16:33:27,763]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-09 16:33:27,763]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:30,720]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 30060544 bytes

[2021-10-09 16:33:30,721]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-09 16:50:30,790]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-09 16:50:30,790]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:30,791]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:31,254]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38420480 bytes

[2021-10-09 16:50:31,284]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-09 16:50:31,284]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:34,188]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 30138368 bytes

[2021-10-09 16:50:34,189]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-12 11:01:39,510]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-12 11:01:39,510]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:39,511]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:39,978]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38125568 bytes

[2021-10-12 11:01:40,009]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-12 11:01:40,010]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:48,647]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:30
	current map manager:
		current min nodes:12805
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12209
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 53497856 bytes

[2021-10-12 11:01:48,647]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-12 11:19:38,300]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-12 11:19:38,300]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:38,300]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:38,772]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38268928 bytes

[2021-10-12 11:19:38,802]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-12 11:19:38,802]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:43,057]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12976
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 32616448 bytes

[2021-10-12 11:19:43,057]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-12 13:37:07,962]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-12 13:37:07,962]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:07,962]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:08,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38109184 bytes

[2021-10-12 13:37:08,507]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-12 13:37:08,507]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:17,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:30
	current map manager:
		current min nodes:12805
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12209
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 53522432 bytes

[2021-10-12 13:37:17,187]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-12 15:07:46,933]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-12 15:07:46,934]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:46,934]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:47,440]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38088704 bytes

[2021-10-12 15:07:47,472]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-12 15:07:47,472]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:56,228]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:30
	current map manager:
		current min nodes:12805
		current min depth:30
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12209
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 53428224 bytes

[2021-10-12 15:07:56,228]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-12 18:52:44,892]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-12 18:52:44,893]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:44,893]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:45,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38232064 bytes

[2021-10-12 18:52:45,439]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-12 18:52:45,439]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:54,348]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12268
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 39555072 bytes

[2021-10-12 18:52:54,349]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-18 11:46:16,668]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-18 11:46:16,669]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:46:16,669]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:17,169]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 37974016 bytes

[2021-10-18 11:46:17,199]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-18 11:46:17,199]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:46:26,103]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12268
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 39428096 bytes

[2021-10-18 11:46:26,103]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-18 12:04:24,772]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-18 12:04:24,772]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:24,772]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:25,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38215680 bytes

[2021-10-18 12:04:25,333]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-18 12:04:25,333]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:26,147]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 20369408 bytes

[2021-10-18 12:04:26,148]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-19 14:12:20,997]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-19 14:12:20,997]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:20,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:21,502]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38035456 bytes

[2021-10-19 14:12:21,533]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-19 14:12:21,533]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:22,304]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 20242432 bytes

[2021-10-19 14:12:22,305]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-22 13:34:42,360]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-22 13:34:42,360]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:42,361]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:42,818]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38100992 bytes

[2021-10-22 13:34:42,849]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-22 13:34:42,850]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:45,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 23195648 bytes

[2021-10-22 13:34:45,952]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-22 13:55:35,105]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-22 13:55:35,105]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:35,106]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:35,570]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 37654528 bytes

[2021-10-22 13:55:35,601]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-22 13:55:35,601]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:38,712]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 23052288 bytes

[2021-10-22 13:55:38,713]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-22 14:02:42,151]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-22 14:02:42,151]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:42,151]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:42,617]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38088704 bytes

[2021-10-22 14:02:42,647]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-22 14:02:42,647]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:43,406]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 20271104 bytes

[2021-10-22 14:02:43,407]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-22 14:06:03,051]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-22 14:06:03,052]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:03,052]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:03,563]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38178816 bytes

[2021-10-22 14:06:03,591]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-22 14:06:03,591]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:04,353]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 20303872 bytes

[2021-10-22 14:06:04,353]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-23 13:35:42,885]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-23 13:35:42,885]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:42,886]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:43,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38035456 bytes

[2021-10-23 13:35:43,378]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-23 13:35:43,378]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:51,936]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :11202
score:100
	Report mapping result:
		klut_size()     :11660
		klut.num_gates():11197
		max delay       :15
		max area        :11202
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :3044
		LUT fanins:3	 numbers :3047
		LUT fanins:4	 numbers :5105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 39485440 bytes

[2021-10-23 13:35:51,937]mapper_test.py:224:[INFO]: area: 11197 level: 15
[2021-10-24 17:47:23,335]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-24 17:47:23,335]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:23,335]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:23,795]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38252544 bytes

[2021-10-24 17:47:23,826]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-24 17:47:23,826]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:32,582]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :11202
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 39456768 bytes

[2021-10-24 17:47:32,583]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-24 18:07:48,607]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-24 18:07:48,607]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:48,607]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:49,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 37978112 bytes

[2021-10-24 18:07:49,150]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-24 18:07:49,151]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:57,928]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:33
	current map manager:
		current min nodes:12805
		current min depth:31
	current map manager:
		current min nodes:12805
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :6690
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :12268
score:100
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 39456768 bytes

[2021-10-24 18:07:57,929]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-26 10:25:56,147]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-26 10:25:56,148]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:56,148]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:56,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.28 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38465536 bytes

[2021-10-26 10:25:56,714]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-26 10:25:56,714]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:57,795]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	current map manager:
		current min nodes:12805
		current min depth:41
	Report mapping result:
		klut_size()     :7231
		klut.num_gates():6768
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :264
		LUT fanins:3	 numbers :2412
		LUT fanins:4	 numbers :4091
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 20246528 bytes

[2021-10-26 10:25:57,795]mapper_test.py:224:[INFO]: area: 6768 level: 15
[2021-10-26 11:05:43,209]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-26 11:05:43,210]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:43,210]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:43,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38236160 bytes

[2021-10-26 11:05:43,754]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-26 11:05:43,754]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:53,429]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	Report mapping result:
		klut_size()     :7231
		klut.num_gates():6768
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :264
		LUT fanins:3	 numbers :2412
		LUT fanins:4	 numbers :4091
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 39469056 bytes

[2021-10-26 11:05:53,430]mapper_test.py:224:[INFO]: area: 6768 level: 15
[2021-10-26 11:26:22,573]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-26 11:26:22,573]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:22,573]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:23,036]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38125568 bytes

[2021-10-26 11:26:23,066]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-26 11:26:23,066]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:31,824]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	Report mapping result:
		klut_size()     :11184
		klut.num_gates():10721
		max delay       :15
		max area        :11202
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :414
		LUT fanins:3	 numbers :4594
		LUT fanins:4	 numbers :5712
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 39325696 bytes

[2021-10-26 11:26:31,825]mapper_test.py:224:[INFO]: area: 10721 level: 15
[2021-10-26 12:24:28,399]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-26 12:24:28,399]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:28,399]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:28,859]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 37486592 bytes

[2021-10-26 12:24:28,887]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-26 12:24:28,888]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:37,634]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	Report mapping result:
		klut_size()     :7216
		klut.num_gates():6753
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1666
		LUT fanins:3	 numbers :1753
		LUT fanins:4	 numbers :3333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 39481344 bytes

[2021-10-26 12:24:37,634]mapper_test.py:224:[INFO]: area: 6753 level: 15
[2021-10-26 14:13:24,013]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-26 14:13:24,013]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:24,013]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:24,474]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38187008 bytes

[2021-10-26 14:13:24,503]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-26 14:13:24,503]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:25,394]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	Report mapping result:
		klut_size()     :7231
		klut.num_gates():6768
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :264
		LUT fanins:3	 numbers :2412
		LUT fanins:4	 numbers :4091
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 20316160 bytes

[2021-10-26 14:13:25,394]mapper_test.py:224:[INFO]: area: 6768 level: 15
[2021-10-29 16:10:29,179]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-10-29 16:10:29,180]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:29,180]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:29,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38395904 bytes

[2021-10-29 16:10:29,683]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-10-29 16:10:29,683]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:30,550]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	Report mapping result:
		klut_size()     :9588
		klut.num_gates():9125
		max delay       :16
		max area        :9058
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :375
		LUT fanins:3	 numbers :3055
		LUT fanins:4	 numbers :5694
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
Peak memory: 20328448 bytes

[2021-10-29 16:10:30,551]mapper_test.py:224:[INFO]: area: 9125 level: 16
[2021-11-03 09:52:22,971]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-03 09:52:22,971]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:22,971]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:23,445]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 37658624 bytes

[2021-11-03 09:52:23,474]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-03 09:52:23,474]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:25,157]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	Report mapping result:
		klut_size()     :9588
		klut.num_gates():9125
		max delay       :15
		max area        :6690
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :375
		LUT fanins:3	 numbers :3055
		LUT fanins:4	 numbers :5694
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig_output.v
	Peak memory: 22974464 bytes

[2021-11-03 09:52:25,158]mapper_test.py:226:[INFO]: area: 9125 level: 15
[2021-11-03 10:04:33,969]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-03 10:04:33,970]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:33,970]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:34,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38301696 bytes

[2021-11-03 10:04:34,477]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-03 10:04:34,477]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:36,322]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	Report mapping result:
		klut_size()     :9746
		klut.num_gates():9283
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :368
		LUT fanins:3	 numbers :1869
		LUT fanins:4	 numbers :7045
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig_output.v
	Peak memory: 23031808 bytes

[2021-11-03 10:04:36,323]mapper_test.py:226:[INFO]: area: 9283 level: 15
[2021-11-03 13:44:33,986]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-03 13:44:33,986]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:33,986]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:34,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 37986304 bytes

[2021-11-03 13:44:34,490]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-03 13:44:34,490]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:36,335]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	Report mapping result:
		klut_size()     :9746
		klut.num_gates():9283
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :368
		LUT fanins:3	 numbers :1869
		LUT fanins:4	 numbers :7045
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig_output.v
	Peak memory: 23003136 bytes

[2021-11-03 13:44:36,335]mapper_test.py:226:[INFO]: area: 9283 level: 15
[2021-11-03 13:50:49,052]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-03 13:50:49,052]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:49,052]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:49,520]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38219776 bytes

[2021-11-03 13:50:49,552]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-03 13:50:49,553]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:51,390]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	Report mapping result:
		klut_size()     :9746
		klut.num_gates():9283
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :368
		LUT fanins:3	 numbers :1869
		LUT fanins:4	 numbers :7045
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig_output.v
	Peak memory: 23040000 bytes

[2021-11-03 13:50:51,390]mapper_test.py:226:[INFO]: area: 9283 level: 15
[2021-11-04 15:57:46,470]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-04 15:57:46,470]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:46,471]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:47,009]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.06 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.29 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38027264 bytes

[2021-11-04 15:57:47,038]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-04 15:57:47,039]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:48,980]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
	Report mapping result:
		klut_size()     :7151
		klut.num_gates():6688
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :285
		LUT fanins:3	 numbers :1298
		LUT fanins:4	 numbers :5104
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig_output.v
	Peak memory: 22712320 bytes

[2021-11-04 15:57:48,981]mapper_test.py:226:[INFO]: area: 6688 level: 15
[2021-11-16 12:28:34,696]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-16 12:28:34,696]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:34,696]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:35,166]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 37552128 bytes

[2021-11-16 12:28:35,195]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-16 12:28:35,195]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:36,168]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
Mapping time: 0.31874 secs
	Report mapping result:
		klut_size()     :7151
		klut.num_gates():6688
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :285
		LUT fanins:3	 numbers :1298
		LUT fanins:4	 numbers :5104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 20332544 bytes

[2021-11-16 12:28:36,169]mapper_test.py:228:[INFO]: area: 6688 level: 15
[2021-11-16 14:17:32,562]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-16 14:17:32,563]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:32,563]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:33,027]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38219776 bytes

[2021-11-16 14:17:33,055]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-16 14:17:33,056]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:34,016]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
Mapping time: 0.315201 secs
	Report mapping result:
		klut_size()     :7151
		klut.num_gates():6688
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :285
		LUT fanins:3	 numbers :1298
		LUT fanins:4	 numbers :5104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 20209664 bytes

[2021-11-16 14:17:34,017]mapper_test.py:228:[INFO]: area: 6688 level: 15
[2021-11-16 14:23:53,638]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-16 14:23:53,638]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:53,638]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:54,109]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38252544 bytes

[2021-11-16 14:23:54,139]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-16 14:23:54,139]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:55,112]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
Mapping time: 0.318527 secs
	Report mapping result:
		klut_size()     :7151
		klut.num_gates():6688
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :285
		LUT fanins:3	 numbers :1298
		LUT fanins:4	 numbers :5104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 20443136 bytes

[2021-11-16 14:23:55,113]mapper_test.py:228:[INFO]: area: 6688 level: 15
[2021-11-17 16:36:31,577]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-17 16:36:31,577]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:31,578]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:32,041]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38068224 bytes

[2021-11-17 16:36:32,070]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-17 16:36:32,071]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:33,036]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
Mapping time: 0.31588 secs
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1667
		LUT fanins:3	 numbers :1750
		LUT fanins:4	 numbers :3334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 21000192 bytes

[2021-11-17 16:36:33,037]mapper_test.py:228:[INFO]: area: 6752 level: 15
[2021-11-18 10:19:08,629]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-18 10:19:08,630]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:08,630]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:09,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 37756928 bytes

[2021-11-18 10:19:09,131]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-18 10:19:09,131]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:10,309]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
Mapping time: 0.518877 secs
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6752
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1667
		LUT fanins:3	 numbers :1750
		LUT fanins:4	 numbers :3334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 22999040 bytes

[2021-11-18 10:19:10,309]mapper_test.py:228:[INFO]: area: 6752 level: 15
[2021-11-23 16:11:59,236]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-23 16:11:59,236]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:59,236]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:59,706]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38289408 bytes

[2021-11-23 16:11:59,738]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-23 16:11:59,738]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:00,909]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
Mapping time: 0.519248 secs
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6752
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1667
		LUT fanins:3	 numbers :1750
		LUT fanins:4	 numbers :3334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 22814720 bytes

[2021-11-23 16:12:00,909]mapper_test.py:228:[INFO]: area: 6752 level: 15
[2021-11-23 16:42:57,944]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-23 16:42:57,945]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:57,945]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:58,422]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38105088 bytes

[2021-11-23 16:42:58,451]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-23 16:42:58,452]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:59,685]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
Mapping time: 0.515968 secs
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6752
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1667
		LUT fanins:3	 numbers :1750
		LUT fanins:4	 numbers :3334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 22663168 bytes

[2021-11-23 16:42:59,686]mapper_test.py:228:[INFO]: area: 6752 level: 15
[2021-11-24 11:39:10,679]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-24 11:39:10,679]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:10,679]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:11,145]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38510592 bytes

[2021-11-24 11:39:11,174]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-24 11:39:11,175]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:11,830]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
Mapping time: 0.012621 secs
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1667
		LUT fanins:3	 numbers :1750
		LUT fanins:4	 numbers :3334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 20459520 bytes

[2021-11-24 11:39:11,830]mapper_test.py:228:[INFO]: area: 6752 level: 15
[2021-11-24 12:02:24,543]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-24 12:02:24,543]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:24,544]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:25,006]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38113280 bytes

[2021-11-24 12:02:25,035]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-24 12:02:25,035]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:25,739]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
Mapping time: 0.012659 secs
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1667
		LUT fanins:3	 numbers :1750
		LUT fanins:4	 numbers :3334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 20475904 bytes

[2021-11-24 12:02:25,739]mapper_test.py:228:[INFO]: area: 6752 level: 15
[2021-11-24 12:06:10,940]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-24 12:06:10,940]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:10,941]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:11,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38408192 bytes

[2021-11-24 12:06:11,438]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-24 12:06:11,438]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:12,467]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
Mapping time: 0.327175 secs
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1667
		LUT fanins:3	 numbers :1750
		LUT fanins:4	 numbers :3334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 21180416 bytes

[2021-11-24 12:06:12,468]mapper_test.py:228:[INFO]: area: 6752 level: 15
[2021-11-24 12:11:46,841]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-24 12:11:46,841]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:46,841]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:47,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.26 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38055936 bytes

[2021-11-24 12:11:47,378]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-24 12:11:47,378]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:48,090]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
[i] total time =  0.10 secs
Mapping time: 0.09961 secs
	Report mapping result:
		klut_size()     :5226
		klut.num_gates():4763
		max delay       :28
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :928
		LUT fanins:3	 numbers :808
		LUT fanins:4	 numbers :3026
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 47878144 bytes

[2021-11-24 12:11:48,091]mapper_test.py:228:[INFO]: area: 4763 level: 28
[2021-11-24 12:58:09,827]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-24 12:58:09,827]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:09,827]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:10,290]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38129664 bytes

[2021-11-24 12:58:10,322]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-24 12:58:10,322]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:11,283]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
Mapping time: 0.315761 secs
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1667
		LUT fanins:3	 numbers :1750
		LUT fanins:4	 numbers :3334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 21090304 bytes

[2021-11-24 12:58:11,283]mapper_test.py:228:[INFO]: area: 6752 level: 15
[2021-11-24 13:12:44,959]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-24 13:12:44,959]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:44,959]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:45,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.05 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.27 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38100992 bytes

[2021-11-24 13:12:45,505]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-24 13:12:45,505]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:54,952]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
Mapping time: 0.322891 secs
Mapping time: 0.509328 secs
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1667
		LUT fanins:3	 numbers :1750
		LUT fanins:4	 numbers :3334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 39178240 bytes

[2021-11-24 13:12:54,953]mapper_test.py:228:[INFO]: area: 6752 level: 15
[2021-11-24 13:35:36,791]mapper_test.py:79:[INFO]: run case "b20_comb"
[2021-11-24 13:35:36,791]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:36,792]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:37,259]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12343.  Ch =     0.  Total mem =    1.82 MB. Peak cut mem =    0.44 MB.
P:  Del =   15.00.  Ar =    6534.0.  Edge =    21204.  Cut =   100943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5451.0.  Edge =    19427.  Cut =    93943.  T =     0.04 sec
P:  Del =   15.00.  Ar =    5337.0.  Edge =    18214.  Cut =    98443.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5208.0.  Edge =    17952.  Cut =    98443.  T =     0.01 sec
F:  Del =   15.00.  Ar =    5105.0.  Edge =    17650.  Cut =    70346.  T =     0.03 sec
E:  Del =   15.00.  Ar =    5071.0.  Edge =    17560.  Cut =    70346.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5028.0.  Edge =    16992.  Cut =    68991.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5016.0.  Edge =    16980.  Cut =    68991.  T =     0.01 sec
A:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.04 sec
E:  Del =   15.00.  Ar =    5010.0.  Edge =    16967.  Cut =    68489.  T =     0.01 sec
Total time =     0.25 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        1      0.02 %
And          =     1284     25.61 %
Or           =        0      0.00 %
Other        =     3726     74.33 %
TOTAL        =     5013    100.00 %
Level =    0.  COs =    2.     0.4 %
Level =    1.  COs =    5.     1.5 %
Level =    2.  COs =    3.     2.2 %
Level =    3.  COs =    4.     3.1 %
Level =    4.  COs =    4.     3.9 %
Level =    5.  COs =   10.     6.1 %
Level =    6.  COs =   72.    21.9 %
Level =    7.  COs =   30.    28.5 %
Level =    8.  COs =   19.    32.7 %
Level =    9.  COs =    5.    33.8 %
Level =   10.  COs =    5.    34.9 %
Level =   11.  COs =   14.    37.9 %
Level =   12.  COs =    9.    39.9 %
Level =   13.  COs =   17.    43.6 %
Level =   14.  COs =   48.    54.2 %
Level =   15.  COs =  209.   100.0 %
Peak memory: 38080512 bytes

[2021-11-24 13:35:37,290]mapper_test.py:160:[INFO]: area: 5011 level: 15
[2021-11-24 13:35:37,290]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:45,814]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.opt.aig
Mapping time: 0.012834 secs
Mapping time: 0.022914 secs
	Report mapping result:
		klut_size()     :7215
		klut.num_gates():6752
		max delay       :15
		max area        :6689
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1667
		LUT fanins:3	 numbers :1750
		LUT fanins:4	 numbers :3334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b20_comb/b20_comb.ifpga.v
	Peak memory: 39321600 bytes

[2021-11-24 13:35:45,815]mapper_test.py:228:[INFO]: area: 6752 level: 15
