library verilog;
use verilog.vl_types.all;
entity MUXRegisterFile is
    generic(
        N               : integer := 32
    );
    port(
        Selector        : in     vl_logic_vector(4 downto 0);
        Data_0          : in     vl_logic_vector;
        Data_1          : in     vl_logic_vector;
        Data_2          : in     vl_logic_vector;
        Data_3          : in     vl_logic_vector;
        Data_4          : in     vl_logic_vector;
        Data_5          : in     vl_logic_vector;
        Data_6          : in     vl_logic_vector;
        Data_7          : in     vl_logic_vector;
        Data_8          : in     vl_logic_vector;
        Data_9          : in     vl_logic_vector;
        Data_10         : in     vl_logic_vector;
        Data_11         : in     vl_logic_vector;
        Data_12         : in     vl_logic_vector;
        Data_13         : in     vl_logic_vector;
        Data_14         : in     vl_logic_vector;
        Data_15         : in     vl_logic_vector;
        Data_16         : in     vl_logic_vector;
        Data_17         : in     vl_logic_vector;
        Data_18         : in     vl_logic_vector;
        Data_19         : in     vl_logic_vector;
        Data_20         : in     vl_logic_vector;
        Data_21         : in     vl_logic_vector;
        Data_22         : in     vl_logic_vector;
        Data_23         : in     vl_logic_vector;
        Data_24         : in     vl_logic_vector;
        Data_25         : in     vl_logic_vector;
        Data_26         : in     vl_logic_vector;
        Data_27         : in     vl_logic_vector;
        Data_28         : in     vl_logic_vector;
        Data_29         : in     vl_logic_vector;
        Data_30         : in     vl_logic_vector;
        Data_31         : in     vl_logic_vector;
        MUX_Output      : out    vl_logic_vector
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of N : constant is 1;
end MUXRegisterFile;
