# Full Adder

## ğŸ“˜ Theory
A **Full Adder** is a combinational circuit that performs the **addition of three binary inputs**:  
- Two significant bits (**A, B**)  
- A carry input (**Cin**)  

It produces two outputs:  
- **Sum** â†’ XOR of the inputs  
- **Cout (Carry out)** â†’ generated when two or more inputs are 1  

---

## ğŸ“ Truth Table

| A | B | Cin | Sum | Cout |
|---|---|-----|-----|------|
| 0 | 0 |  0  |  0  |  0   |
| 0 | 0 |  1  |  1  |  0   |
| 0 | 1 |  0  |  1  |  0   |
| 0 | 1 |  1  |  0  |  1   |
| 1 | 0 |  0  |  1  |  0   |
| 1 | 0 |  1  |  0  |  1   |
| 1 | 1 |  0  |  0  |  1   |
| 1 | 1 |  1  |  1  |  1   |

---

## ğŸ“ Code

[full_adder.v](full_adder.v) â€“ RTL Design  

[full_adder_tb.v](full_adder_tb.v) â€“ Testbench  



## ğŸ” Simulation

- Tool: QuestaSim / EDA Playground  

- ### ğŸ“Š Waveform Output

Here is the simulation waveform:  

![Waveform](full_adder_waveform.png)



Output Verified!




