$date
	Tue Sep 30 19:32:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! regA_out [7:0] $end
$var wire 8 " regB_out [7:0] $end
$var reg 1 # add_test_failed $end
$var reg 1 $ clk $end
$var reg 1 % mov_test_failed $end
$var reg 1 & shl_test_failed $end
$scope module Comp $end
$var wire 1 $ clk $end
$var wire 2 ' selB [1:0] $end
$var wire 2 ( selA [1:0] $end
$var wire 8 ) regB_out_bus [7:0] $end
$var wire 8 * regA_out_bus [7:0] $end
$var wire 8 + pc_out_bus [7:0] $end
$var wire 7 , opcode [6:0] $end
$var wire 16 - im_out_bus [15:0] $end
$var wire 8 . alu_out_bus [7:0] $end
$var wire 4 / alu_op [3:0] $end
$var wire 8 0 alu_b_bus [7:0] $end
$var wire 8 1 alu_a_bus [7:0] $end
$var wire 1 2 LB $end
$var wire 1 3 LA $end
$var wire 8 4 K [7:0] $end
$scope module ALU $end
$var wire 1 5 C $end
$var wire 1 6 V $end
$var wire 8 7 out [7:0] $end
$var wire 9 8 sum [8:0] $end
$var wire 4 9 s [3:0] $end
$var wire 9 : diff [8:0] $end
$var wire 8 ; b [7:0] $end
$var wire 8 < a [7:0] $end
$var wire 1 = Z $end
$var wire 1 > N $end
$var reg 1 ? C_r $end
$var reg 1 @ V_r $end
$var reg 8 A out_r [7:0] $end
$upscope $end
$scope module CU $end
$var wire 7 B opcode [6:0] $end
$var wire 4 C status [3:0] $end
$var reg 1 3 LA $end
$var reg 1 2 LB $end
$var reg 1 D LP $end
$var reg 1 E W $end
$var reg 4 F alu_op [3:0] $end
$var reg 2 G selA [1:0] $end
$var reg 2 H selB [1:0] $end
$var reg 1 I selData $end
$upscope $end
$scope module IM $end
$var wire 16 J out [15:0] $end
$var wire 8 K address [7:0] $end
$upscope $end
$scope module PC $end
$var wire 1 $ clk $end
$var reg 8 L pc [7:0] $end
$upscope $end
$scope module muxA $end
$var wire 8 M K_unused [7:0] $end
$var wire 2 N sel [1:0] $end
$var wire 8 O B [7:0] $end
$var wire 8 P A [7:0] $end
$var reg 8 Q out [7:0] $end
$upscope $end
$scope module muxB $end
$var wire 8 R K [7:0] $end
$var wire 2 S sel [1:0] $end
$var wire 8 T B [7:0] $end
$var wire 8 U A [7:0] $end
$var reg 8 V out [7:0] $end
$upscope $end
$scope module regA $end
$var wire 1 $ clk $end
$var wire 8 W data [7:0] $end
$var wire 1 3 load $end
$var reg 8 X out [7:0] $end
$upscope $end
$scope module regB $end
$var wire 1 $ clk $end
$var wire 8 Y data [7:0] $end
$var wire 1 2 load $end
$var reg 8 Z out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b1 S
b1111011 R
b0 Q
b0 P
b0 O
b10 N
b0 M
b1 L
b1 K
b1101111011 J
0I
b1 H
b10 G
b0 F
0E
0D
bz C
b1 B
b0 A
0@
0?
0>
1=
b0 <
b0 ;
b100000000 :
b0 9
b0 8
b0 7
06
05
b1111011 4
03
12
b0 1
b0 0
b0 /
b0 .
b1101111011 -
b1 ,
b1 +
b0 *
b0 )
b10 (
b1 '
0&
0%
0$
0#
b0 "
b0 !
$end
#1
1$
#2
b10 4
b10 R
b1000000010 -
b1000000010 J
b10 +
b10 K
b10 L
0$
#3
1$
1%
#4
b11 4
b11 R
b1100000011 -
b1100000011 J
b11 +
b11 K
b11 L
0$
#5
1$
#6
13
b10 '
b10 H
b10 S
b10 (
b10 G
b10 N
02
b0 4
b0 R
b10 ,
b10 B
b10000000000 -
b10000000000 J
b100 +
b100 K
b100 L
0$
#7
1$
1#
#8
12
b1 '
b1 H
b1 S
b10 (
b10 G
b10 N
03
b101 4
b101 R
b1 ,
b1 B
b1000000101 -
b1000000101 J
b101 +
b101 K
b101 L
0$
#9
1$
#10
b0 '
b0 H
b0 S
b0 (
b0 G
b0 N
02
bx 4
bx R
bx ,
bx B
bx -
bx J
b110 +
b110 K
b110 L
0$
#11
1$
#12
b111 +
b111 K
b111 L
0$
#13
1$
1&
#14
b1000 +
b1000 K
b1000 L
0$
#15
1$
#16
b1001 +
b1001 K
b1001 L
0$
#17
1$
