Drill report for plot/panel/ulx4m-panel.kicad_pcb
Created on Wed Oct 19 12:30:35 2022

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  In3.Cu                    in3
    L5 :  In4.Cu                    in4
    L6 :  B.Cu                      back


Drill file 'ulx4m-panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.20mm  0.008"  (2748 holes)
    T2  0.30mm  0.012"  (108 holes)
    T3  0.50mm  0.020"  (60 holes)
    T4  1.00mm  0.039"  (16 holes)
    T5  2.20mm  0.087"  (16 holes)

    Total plated holes count 2948


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T6  1.50mm  0.059"  (4 holes)

    Total unplated holes count 4
