{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714184622980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714184622980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 20:23:42 2024 " "Processing started: Fri Apr 26 20:23:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714184622980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714184622980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divisor_frecuencia -c divisor_frecuencia " "Command: quartus_map --read_settings_files=on --write_settings_files=off divisor_frecuencia -c divisor_frecuencia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714184622980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1714184623402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_frecuencia-Behavioral " "Found design unit 1: divisor_frecuencia-Behavioral" {  } { { "divisor_frecuencia.vhd" "" { Text "C:/Users/makfi/OneDrive/Escritorio/fes_aragon/SEMESTRE_6/DISEÑO_SISTEMAS_DIGITALES/LABORATORIO/Practica_5_1/divisor_frecuencia.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714184624027 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_frecuencia " "Found entity 1: divisor_frecuencia" {  } { { "divisor_frecuencia.vhd" "" { Text "C:/Users/makfi/OneDrive/Escritorio/fes_aragon/SEMESTRE_6/DISEÑO_SISTEMAS_DIGITALES/LABORATORIO/Practica_5_1/divisor_frecuencia.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714184624027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714184624027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divisor_frecuencia " "Elaborating entity \"divisor_frecuencia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714184624214 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led2 divisor_frecuencia.vhd(9) " "VHDL Signal Declaration warning at divisor_frecuencia.vhd(9): used implicit default value for signal \"led2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "divisor_frecuencia.vhd" "" { Text "C:/Users/makfi/OneDrive/Escritorio/fes_aragon/SEMESTRE_6/DISEÑO_SISTEMAS_DIGITALES/LABORATORIO/Practica_5_1/divisor_frecuencia.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1714184624230 "|divisor_frecuencia"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led2 GND " "Pin \"led2\" is stuck at GND" {  } { { "divisor_frecuencia.vhd" "" { Text "C:/Users/makfi/OneDrive/Escritorio/fes_aragon/SEMESTRE_6/DISEÑO_SISTEMAS_DIGITALES/LABORATORIO/Practica_5_1/divisor_frecuencia.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714184624981 "|divisor_frecuencia|led2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1714184624981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1714184625267 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1714184625267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1714184625267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1714184625267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714184625986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 20:23:45 2024 " "Processing ended: Fri Apr 26 20:23:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714184625986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714184625986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714184625986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714184625986 ""}
