git clone --depth 1 --no-tags https://github.com/mranky97/hardwareaccelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394018605
git clone --depth 1 --no-tags https://github.com/MS-Tsai/CCUEE_FPGA_Digital_Design_Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393896405
git clone --depth 1 --no-tags https://github.com/zhu849/routing-algo_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394538203
git clone --depth 1 --no-tags https://github.com/Moebius-Klaus/EEE3096S_GRNMAT017_MCKLAU003.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395808686
git clone --depth 1 --no-tags https://github.com/jneirar/ProyectoArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387931399
git clone --depth 1 --no-tags https://github.com/ashekajikumar/32-BIT-custom-pipelined-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388190830
git clone --depth 1 --no-tags https://github.com/PAPERUSED/DoubleFrequency-LIA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388228176
git clone --depth 1 --no-tags https://github.com/Darkgambler/FALLOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386789502
git clone --depth 1 --no-tags https://github.com/Z3FR3N/Progetto-Reti-Logiche.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386298135
git clone --depth 1 --no-tags https://github.com/howiejayz/Intel-Altera-FPGA-Development.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386427640
git clone --depth 1 --no-tags https://github.com/ganeshaaraj97/Matrix-Multiplication-Using-MultiCore-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386353642
git clone --depth 1 --no-tags https://github.com/AnLingzhi/h265enc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389622489
git clone --depth 1 --no-tags https://github.com/Badboy1307/PWM_DAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389855210
git clone --depth 1 --no-tags https://github.com/Gabriel-Jaramillo/Verilog-HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390908378
git clone --depth 1 --no-tags https://github.com/balwantuladi13/Project_Triple_DES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391145295
git clone --depth 1 --no-tags https://github.com/BoomNZoom/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390337798
git clone --depth 1 --no-tags https://github.com/Qitianxiaosheng/che_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391624980
git clone --depth 1 --no-tags https://github.com/DenizRumet/CountCar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392584107
git clone --depth 1 --no-tags https://github.com/qingyli/Flappy-Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392751691
git clone --depth 1 --no-tags https://github.com/codingUniv/iob-soc-knn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392804344
git clone --depth 1 --no-tags https://github.com/jamesheavey/ELEC5566M-Assignment2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392849552
git clone --depth 1 --no-tags https://github.com/snyder-verilog/stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392851374
git clone --depth 1 --no-tags https://github.com/snyder-verilog/morse-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392850393
git clone --depth 1 --no-tags https://github.com/JunzWu/ECE-437-Sensors-and-Instrumentation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393205735
git clone --depth 1 --no-tags https://github.com/rogerpease/PYNQRandomNumberGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389795533
git clone --depth 1 --no-tags https://github.com/asmaasameh99/8bit_DADDA_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391676905
git clone --depth 1 --no-tags https://github.com/longvietchu/Pipelined-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396397956
git clone --depth 1 --no-tags https://github.com/CapacitorA10/deeperent_NPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394535612
git clone --depth 1 --no-tags https://github.com/jerry9055/axi4_singleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394564926
git clone --depth 1 --no-tags https://github.com/Mr-Time1/PongGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387352819
git clone --depth 1 --no-tags https://github.com/prathampathak/Tic-Tac-Tao.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387556694
git clone --depth 1 --no-tags https://github.com/SuhailAhamed2000/PIPO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389363428
git clone --depth 1 --no-tags https://github.com/KyleeeChiu/CO_Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388117549
git clone --depth 1 --no-tags https://github.com/tuxey/pwm_gen_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388265371
git clone --depth 1 --no-tags https://github.com/JHuadong/ManchesterDetect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385668098
git clone --depth 1 --no-tags https://github.com/QianpengLi577/multiplication-on-Galois-Field.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388785567
git clone --depth 1 --no-tags https://github.com/SakthiExplorer/Pedestrian_traffic_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389332932
git clone --depth 1 --no-tags https://github.com/JorgeNava/Arq_Comp_P1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390197827
git clone --depth 1 --no-tags https://github.com/huangchink/CNN_imageprocessing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389925417
git clone --depth 1 --no-tags https://github.com/flockeyrocks/morse-code-to-ascii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392847304
git clone --depth 1 --no-tags https://github.com/BurievSardor/wrapped_rgb_mixer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391452369
git clone --depth 1 --no-tags https://github.com/alizindari/FPGA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391441291
git clone --depth 1 --no-tags https://github.com/theEngMansour/Digital_System_Design_with_Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391312599
git clone --depth 1 --no-tags https://github.com/sherinkk/VLSI-and-ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393477338
git clone --depth 1 --no-tags https://github.com/Bun-chan/qsys_control_de10Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385378781
git clone --depth 1 --no-tags https://github.com/varunmadhavam/openpower_ppt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387357947
git clone --depth 1 --no-tags https://github.com/1042976/TETRIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387361732
git clone --depth 1 --no-tags https://github.com/Aniket-AL/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387478733
git clone --depth 1 --no-tags https://github.com/ayaatef223/PCI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387847740
git clone --depth 1 --no-tags https://github.com/CWRuo/mcpu_LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386222553
git clone --depth 1 --no-tags https://github.com/egegonul/32-bit-ARM-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385717821
git clone --depth 1 --no-tags https://github.com/snyder-verilog/registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392851645
git clone --depth 1 --no-tags https://github.com/yashwanthgadde/AESEncryptionFSMD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392302936
git clone --depth 1 --no-tags https://github.com/BoomNZoom/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391944306
git clone --depth 1 --no-tags https://github.com/MrNextor/DHT11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392035603
git clone --depth 1 --no-tags https://github.com/flockeyrocks/parking-lot-occupancy-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392845445
git clone --depth 1 --no-tags https://github.com/snyder-verilog/fsms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392852011
git clone --depth 1 --no-tags https://github.com/25Aditya25/Floating_Point_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387433451
git clone --depth 1 --no-tags https://github.com/samhita-97/VLSI-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387587954
git clone --depth 1 --no-tags https://github.com/DaimonG/32bitSystemOnChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387649496
git clone --depth 1 --no-tags https://github.com/ryunchang/Mu0_Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388425642
git clone --depth 1 --no-tags https://github.com/pritindra/Verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386832970
git clone --depth 1 --no-tags https://github.com/riya047/CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388218796
git clone --depth 1 --no-tags https://github.com/a-niane/Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391186726
git clone --depth 1 --no-tags https://github.com/hyunjunyeop/test_seminar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391094714
git clone --depth 1 --no-tags https://github.com/apurba-pp/AES-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392532611
git clone --depth 1 --no-tags https://github.com/changchun-zhou/TS3D_tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389029905
git clone --depth 1 --no-tags https://github.com/priti07/Cordic-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389097224
git clone --depth 1 --no-tags https://github.com/aishikrana/Project_Triple_DES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391144613
git clone --depth 1 --no-tags https://github.com/saiganesh1228/saiganesh1228.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391261369
git clone --depth 1 --no-tags https://github.com/ChaminieDesilva/Building-a-Simple-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392335460
git clone --depth 1 --no-tags https://github.com/snyder-verilog/binary-to-bcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392851720
git clone --depth 1 --no-tags https://github.com/snyder-verilog/combination-circuits-building-blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392851812
git clone --depth 1 --no-tags https://github.com/flockeyrocks/registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392844222
git clone --depth 1 --no-tags https://github.com/NYU-Hardware-Security/FPGA-Fabrics-for-Redaction-ICCAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393158384
git clone --depth 1 --no-tags https://github.com/Virajanidh/CPU-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385933959
git clone --depth 1 --no-tags https://github.com/braeden-muller/HPLP-UHF-RFID-SKY130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386386435
git clone --depth 1 --no-tags https://github.com/SanjeevaKola/BrentKung16bit-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395549749
git clone --depth 1 --no-tags https://github.com/pin-chen/Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395553729
git clone --depth 1 --no-tags https://github.com/dismastoo/4BITCOUNTER_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395909932
git clone --depth 1 --no-tags https://github.com/BALAKRISHNA-EPPILI/4bit_binary_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395717396
git clone --depth 1 --no-tags https://github.com/NeelTa1lor/Digital_communication_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390692486
git clone --depth 1 --no-tags https://github.com/Errno1024/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390225579
git clone --depth 1 --no-tags https://github.com/emailbsuv/led_EPM240T100C5N.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395098160
git clone --depth 1 --no-tags https://github.com/Leo-i/test_task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394186651
git clone --depth 1 --no-tags https://github.com/harris-chris/xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396181591
git clone --depth 1 --no-tags https://github.com/Sapffire/sankat_mochan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396295788
git clone --depth 1 --no-tags https://github.com/Rad6/Computer-Architecture-Course-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386651567
git clone --depth 1 --no-tags https://github.com/vaibhav132/Implementation-of-128-bit-AES-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386509685
git clone --depth 1 --no-tags https://github.com/MasoudHeidary/FPGA-Verilog-PDLZW-mini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386216623
git clone --depth 1 --no-tags https://github.com/erfanshayegani/wlan802.11a_interleaver_deinterleaver_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386279950
git clone --depth 1 --no-tags https://github.com/olesbober/mips-superscalar-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392455648
git clone --depth 1 --no-tags https://github.com/SR3u/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392396884
git clone --depth 1 --no-tags https://github.com/asmaasameh99/Digital_Alarm_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392406865
git clone --depth 1 --no-tags https://github.com/xwang8998/025.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392539009
