[{"id": "1", "content": "Define the module TopModule with input ports: clock, a and output ports: p, q.", "source": "I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified.\n\n - input  clock\n - input  a\n - output p\n - output q", "parent_tasks": []}, {"id": "2", "content": "Implement the latch for signal p, which is active when the clock is high. The latch should store the value of input a.", "source": "The module should implement a circuit with flip-flops and latches. Flip-flops are triggered by clock edge. Latches are triggered during active high period of clock.\n\n[Info]p is a active high (clock is 1) latch.", "parent_tasks": ["1"]}, {"id": "3", "content": "Implement the flip-flop for signal q, which is triggered on the negative edge of the clock. The flip-flop should store the value of signal p.", "source": "The module should implement a circuit with flip-flops and latches. Flip-flops are triggered by clock edge. Latches are triggered during active high period of clock.\n\n[Info]q is a negedge triggered flip-flop.", "parent_tasks": ["2"]}]