## Hi there 👋 , I’m Pratham aka Desai Prathamesh 

## 🎯 About Me
I am an aspiring **VLSI Engineer** focused on **Digital IC Design, RTL development, and SoC verification**.  
I enjoy working on **FPGA/ASIC design flows, RISC-V architecture, and EDA tools**.  
My goal is to build a career in **semiconductor design and chip innovation**.

---

## 🔧 Skills & Tools
- **HDLs:** Verilog (learning SystemVerilog)  
- **Design Flow:** RTL Design, Synthesis, Verification, RTL-to-GDSII (OpenLane)  
- **Architectures:** RISC-V, SoC design concepts  
- **Tools:** FPGA boards, ASIC flow tools, Git, Linux  

---

## 🚀 Featured Projects
- [**RISC-V Reference SoC Tapeout Program**](https://github.com/Pheno-x/RISC-V-Reference-SoC-Tapeout-Program---VSD)  
  Learning and implementing RTL → GDSII flow as part of an VSD tapeout program.  

- [**AHB to APB Bridge Design**](https://github.com/Pheno-x/AHB-TO-APB-Bridge-Design)  
  Verilog design of a standard bus bridge with verification.  

- [**RISC-V Edge AI with VSDSquadron Pro**](https://github.com/Pheno-x/RISC-V-Edge-AI-with-VSDSquadron-Pro)  
  Exploring RISC-V based SoC for edge AI applications.  

---

## 📫 Connect With Me
- LinkedIn: [www.linkedin.com/in/prathameshdesai1526]  
- Email: [spratham1526@gmail.com]  

---

⚡ *“From RTL code to real silicon — step by step towards semiconductor innovation.”*
