Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Nov 26 22:27:57 2025
| Host         : sensnuc6 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file litex_m2sdr_m2_pcie_x1_timing.rpt
| Design       : litex_m2sdr_m2_pcie_x1
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (24)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.144       -0.209                      2                29118        0.006        0.000                      0                29118       -0.031       -0.031                       1                 10263  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk100                       {0.000 5.000}        10.000          100.000         
  basesoc_crg_clkout0        {0.000 4.000}        8.000           125.000         
  basesoc_crg_clkout1        {0.000 50.000}       100.000         10.000          
  crg_pll_fb                 {0.000 5.000}        10.000          100.000         
dna_clk                      {0.000 8.000}        16.000          62.500          
icap_clk                     {0.000 64.000}       128.000         7.812           
jtag_clk                     {0.000 25.000}       50.000          20.000          
pcie_x1_m2_clk_p             {0.000 5.000}        10.000          100.000         
rfic_clk                     {0.000 2.034}        4.069           245.761         
si5351_clk0                  {0.000 13.021}       26.041          38.401          
si5351_clk1                  {0.000 5.000}        10.000          100.000         
txoutclk_x0y0                {0.000 5.000}        10.000          100.000         
  basesoc_s7pciephy_clkout0  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout1  {0.000 2.000}        4.000           250.000         
  basesoc_s7pciephy_clkout2  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout3  {0.000 4.000}        8.000           125.000         
  s7pciephy_mmcm_fb          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                             8.174        0.000                      0                    7        0.695        0.000                      0                    7        3.000        0.000                       0                    10  
  basesoc_crg_clkout0              0.519        0.000                      0                23006        0.038        0.000                      0                23006        2.950        0.000                       0                  7163  
  basesoc_crg_clkout1                                                                                                                                                         60.000        0.000                       0                     3  
  crg_pll_fb                                                                                                                                                                   8.751        0.000                       0                     2  
dna_clk                            9.670        0.000                      0                  127        0.203        0.000                      0                  127        6.000        0.000                       0                    64  
icap_clk                         119.980        0.000                      0                  109        0.404        0.000                      0                  109       63.500        0.000                       0                    40  
jtag_clk                           0.393        0.000                      0                  118        0.593        0.000                      0                  118       23.950        0.000                       0                    65  
pcie_x1_m2_clk_p                                                                                                                                                               8.485        0.000                       0                     2  
rfic_clk                           0.152        0.000                      0                 1484        0.119        0.000                      0                 1484        0.984        0.000                       0                   984  
si5351_clk0                        0.456        0.000                      0                  322        0.618        0.000                      0                  322       12.520        0.000                       0                   133  
si5351_clk1                       -0.066       -0.066                      1                  976        0.791        0.000                      0                  976        4.500        0.000                       0                   748  
txoutclk_x0y0                                                                                                                                                                  3.000        0.000                       0                     3  
  basesoc_s7pciephy_clkout0        1.730        0.000                      0                  821        0.073        0.000                      0                  821       -0.031       -0.031                       1                   397  
  basesoc_s7pciephy_clkout1       -0.144       -0.144                      1                  682        0.073        0.000                      0                  682       -0.031       -0.031                       1                   336  
  basesoc_s7pciephy_clkout2        4.825        0.000                      0                  466        0.006        0.000                      0                  466        0.033        0.000                       0                    19  
  basesoc_s7pciephy_clkout3        1.402        0.000                      0                 1679        0.087        0.000                      0                 1679        3.500        0.000                       0                   625  
  s7pciephy_mmcm_fb                                                                                                                                                            8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          basesoc_s7pciephy_clkout3  basesoc_s7pciephy_clkout3        6.427        0.000                      0                    2        0.643        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.174ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.393ns (21.956%)  route 1.397ns (78.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.917ns = ( 16.917 - 10.000 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           2.424     7.604    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.393     7.997 r  FDCE/Q
                         net (fo=1, routed)           1.397     9.394    crg_reset0
    SLICE_X76Y138        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    14.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    14.858 r  clk100_inst/O
                         net (fo=9, routed)           2.059    16.917    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.687    17.604    
                         clock uncertainty           -0.035    17.568    
    SLICE_X76Y138        FDCE (Setup_fdce_C_D)       -0.001    17.567    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.567    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  8.174    

Slack (MET) :             8.237ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.393ns (23.116%)  route 1.307ns (76.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.917ns = ( 16.917 - 10.000 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           2.424     7.604    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.393     7.997 r  FDCE_2/Q
                         net (fo=1, routed)           1.307     9.304    crg_reset2
    SLICE_X76Y138        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    14.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    14.858 r  clk100_inst/O
                         net (fo=9, routed)           2.059    16.917    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.687    17.604    
                         clock uncertainty           -0.035    17.568    
    SLICE_X76Y138        FDCE (Setup_fdce_C_D)       -0.027    17.541    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.541    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  8.237    

Slack (MET) :             8.324ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.361ns (23.846%)  route 1.153ns (76.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.917ns = ( 16.917 - 10.000 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           2.424     7.604    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.361     7.965 r  FDCE_1/Q
                         net (fo=1, routed)           1.153     9.118    crg_reset1
    SLICE_X76Y138        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    14.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    14.858 r  clk100_inst/O
                         net (fo=9, routed)           2.059    16.917    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.687    17.604    
                         clock uncertainty           -0.035    17.568    
    SLICE_X76Y138        FDCE (Setup_fdce_C_D)       -0.127    17.441    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  8.324    

Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.393ns (24.839%)  route 1.189ns (75.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.917ns = ( 16.917 - 10.000 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           2.424     7.604    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.393     7.997 r  FDCE_4/Q
                         net (fo=1, routed)           1.189     9.186    crg_reset4
    SLICE_X76Y138        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    14.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    14.858 r  clk100_inst/O
                         net (fo=9, routed)           2.059    16.917    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.687    17.604    
                         clock uncertainty           -0.035    17.568    
    SLICE_X76Y138        FDCE (Setup_fdce_C_D)       -0.012    17.556    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.556    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.361ns (24.545%)  route 1.110ns (75.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.917ns = ( 16.917 - 10.000 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           2.424     7.604    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.361     7.965 r  FDCE_6/Q
                         net (fo=1, routed)           1.110     9.074    crg_reset6
    SLICE_X76Y138        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    14.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    14.858 r  clk100_inst/O
                         net (fo=9, routed)           2.059    16.917    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.687    17.604    
                         clock uncertainty           -0.035    17.568    
    SLICE_X76Y138        FDCE (Setup_fdce_C_D)       -0.100    17.468    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.468    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.393ns (26.053%)  route 1.115ns (73.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.917ns = ( 16.917 - 10.000 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           2.424     7.604    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.393     7.997 r  FDCE_3/Q
                         net (fo=1, routed)           1.115     9.112    crg_reset3
    SLICE_X76Y138        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    14.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    14.858 r  clk100_inst/O
                         net (fo=9, routed)           2.059    16.917    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.687    17.604    
                         clock uncertainty           -0.035    17.568    
    SLICE_X76Y138        FDCE (Setup_fdce_C_D)       -0.027    17.541    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.541    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.480ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.361ns (26.122%)  route 1.021ns (73.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.917ns = ( 16.917 - 10.000 ) 
    Source Clock Delay      (SCD):    7.604ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           2.424     7.604    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.361     7.965 r  FDCE_5/Q
                         net (fo=1, routed)           1.021     8.986    crg_reset5
    SLICE_X76Y138        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    14.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    14.858 r  clk100_inst/O
                         net (fo=9, routed)           2.059    16.917    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.687    17.604    
                         clock uncertainty           -0.035    17.568    
    SLICE_X76Y138        FDCE (Setup_fdce_C_D)       -0.103    17.465    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.465    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  8.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.164ns (21.258%)  route 0.607ns (78.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           1.372     3.384    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.164     3.548 r  FDCE_3/Q
                         net (fo=1, routed)           0.607     4.156    crg_reset3
    SLICE_X76Y138        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           1.593     4.173    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.789     3.384    
    SLICE_X76Y138        FDCE (Hold_fdce_C_D)         0.076     3.460    FDCE_4
  -------------------------------------------------------------------
                         required time                         -3.460    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.148ns (20.386%)  route 0.578ns (79.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           1.372     3.384    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.148     3.532 r  FDCE_5/Q
                         net (fo=1, routed)           0.578     4.110    crg_reset5
    SLICE_X76Y138        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           1.593     4.173    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.789     3.384    
    SLICE_X76Y138        FDCE (Hold_fdce_C_D)         0.010     3.394    FDCE_6
  -------------------------------------------------------------------
                         required time                         -3.394    
                         arrival time                           4.110    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.164ns (20.728%)  route 0.627ns (79.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           1.372     3.384    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.164     3.548 r  FDCE_4/Q
                         net (fo=1, routed)           0.627     4.176    crg_reset4
    SLICE_X76Y138        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           1.593     4.173    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.789     3.384    
    SLICE_X76Y138        FDCE (Hold_fdce_C_D)         0.053     3.437    FDCE_5
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           4.176    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.148ns (19.149%)  route 0.625ns (80.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           1.372     3.384    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.148     3.532 r  FDCE_1/Q
                         net (fo=1, routed)           0.625     4.157    crg_reset1
    SLICE_X76Y138        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           1.593     4.173    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.789     3.384    
    SLICE_X76Y138        FDCE (Hold_fdce_C_D)         0.023     3.407    FDCE_2
  -------------------------------------------------------------------
                         required time                         -3.407    
                         arrival time                           4.157    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.148ns (19.226%)  route 0.622ns (80.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           1.372     3.384    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.148     3.532 r  FDCE_6/Q
                         net (fo=1, routed)           0.622     4.154    crg_reset6
    SLICE_X76Y138        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           1.593     4.173    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.789     3.384    
    SLICE_X76Y138        FDCE (Hold_fdce_C_D)         0.011     3.395    FDCE_7
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.164ns (17.960%)  route 0.749ns (82.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           1.372     3.384    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.164     3.548 r  FDCE_2/Q
                         net (fo=1, routed)           0.749     4.298    crg_reset2
    SLICE_X76Y138        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           1.593     4.173    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.789     3.384    
    SLICE_X76Y138        FDCE (Hold_fdce_C_D)         0.076     3.460    FDCE_3
  -------------------------------------------------------------------
                         required time                         -3.460    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.164ns (17.430%)  route 0.777ns (82.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           1.372     3.384    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y138        FDCE (Prop_fdce_C_Q)         0.164     3.548 r  FDCE/Q
                         net (fo=1, routed)           0.777     4.325    crg_reset0
    SLICE_X76Y138        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           1.593     4.173    basesoc_crg_clkin
    SLICE_X76Y138        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.789     3.384    
    SLICE_X76Y138        FDCE (Hold_fdce_C_D)         0.060     3.444    FDCE_1
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  0.881    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y30  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y138   FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y138   FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y138   FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y138   FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y138   FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y138   FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y138   FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y138   FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X76Y138   FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout0
  To Clock:  basesoc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361rfic_agc_count_rx1_low_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.471ns (34.166%)  route 4.761ns (65.834%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.102ns = ( 17.102 - 8.000 ) 
    Source Clock Delay      (SCD):    9.843ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.560    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.629 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.485    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.561 r  BUFG/O
                         net (fo=7161, routed)        1.281     9.843    sys_clk
    SLICE_X51Y146        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.341    10.184 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.356    10.540    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X50Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    11.049 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.138 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240    11.378 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.542    11.919    basesoc_basesoc_buffering_syncfifo1_level1[9]
    SLICE_X52Y147        LUT4 (Prop_lut4_I0_O)        0.225    12.144 r  storage_12_reg_0_i_60/O
                         net (fo=1, routed)           0.000    12.144    storage_12_reg_0_i_60_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.523 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.523    storage_12_reg_0_i_46_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.697 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.321    13.018    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X52Y145        LUT6 (Prop_lut6_I2_O)        0.223    13.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.903    14.144    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X23Y145        LUT6 (Prop_lut6_I0_O)        0.097    14.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.393    14.634    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.097    14.731 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           1.648    16.379    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X63Y135        LUT5 (Prop_lut5_I0_O)        0.097    16.476 r  basesoc_ad9361rfic_agc_count_rx1_low_count[0]_i_2/O
                         net (fo=32, routed)          0.599    17.075    basesoc_ad9361rfic_agc_count_rx1_low_count
    SLICE_X64Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx1_low_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    12.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    12.858 r  clk100_inst/O
                         net (fo=9, routed)           1.176    14.034    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.099 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.867    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.939 r  BUFG/O
                         net (fo=7161, routed)        1.163    17.102    sys_clk
    SLICE_X64Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx1_low_count_reg[0]/C
                         clock pessimism              0.683    17.785    
                         clock uncertainty           -0.071    17.714    
    SLICE_X64Y129        FDRE (Setup_fdre_C_CE)      -0.119    17.595    basesoc_ad9361rfic_agc_count_rx1_low_count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.595    
                         arrival time                         -17.075    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361rfic_agc_count_rx1_low_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.471ns (34.166%)  route 4.761ns (65.834%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.102ns = ( 17.102 - 8.000 ) 
    Source Clock Delay      (SCD):    9.843ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.560    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.629 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.485    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.561 r  BUFG/O
                         net (fo=7161, routed)        1.281     9.843    sys_clk
    SLICE_X51Y146        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.341    10.184 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.356    10.540    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X50Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    11.049 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.138 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240    11.378 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.542    11.919    basesoc_basesoc_buffering_syncfifo1_level1[9]
    SLICE_X52Y147        LUT4 (Prop_lut4_I0_O)        0.225    12.144 r  storage_12_reg_0_i_60/O
                         net (fo=1, routed)           0.000    12.144    storage_12_reg_0_i_60_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.523 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.523    storage_12_reg_0_i_46_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.697 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.321    13.018    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X52Y145        LUT6 (Prop_lut6_I2_O)        0.223    13.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.903    14.144    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X23Y145        LUT6 (Prop_lut6_I0_O)        0.097    14.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.393    14.634    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.097    14.731 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           1.648    16.379    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X63Y135        LUT5 (Prop_lut5_I0_O)        0.097    16.476 r  basesoc_ad9361rfic_agc_count_rx1_low_count[0]_i_2/O
                         net (fo=32, routed)          0.599    17.075    basesoc_ad9361rfic_agc_count_rx1_low_count
    SLICE_X64Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx1_low_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    12.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    12.858 r  clk100_inst/O
                         net (fo=9, routed)           1.176    14.034    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.099 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.867    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.939 r  BUFG/O
                         net (fo=7161, routed)        1.163    17.102    sys_clk
    SLICE_X64Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx1_low_count_reg[1]/C
                         clock pessimism              0.683    17.785    
                         clock uncertainty           -0.071    17.714    
    SLICE_X64Y129        FDRE (Setup_fdre_C_CE)      -0.119    17.595    basesoc_ad9361rfic_agc_count_rx1_low_count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.595    
                         arrival time                         -17.075    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361rfic_agc_count_rx1_low_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.471ns (34.166%)  route 4.761ns (65.834%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.102ns = ( 17.102 - 8.000 ) 
    Source Clock Delay      (SCD):    9.843ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.560    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.629 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.485    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.561 r  BUFG/O
                         net (fo=7161, routed)        1.281     9.843    sys_clk
    SLICE_X51Y146        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.341    10.184 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.356    10.540    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X50Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    11.049 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.138 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240    11.378 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.542    11.919    basesoc_basesoc_buffering_syncfifo1_level1[9]
    SLICE_X52Y147        LUT4 (Prop_lut4_I0_O)        0.225    12.144 r  storage_12_reg_0_i_60/O
                         net (fo=1, routed)           0.000    12.144    storage_12_reg_0_i_60_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.523 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.523    storage_12_reg_0_i_46_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.697 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.321    13.018    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X52Y145        LUT6 (Prop_lut6_I2_O)        0.223    13.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.903    14.144    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X23Y145        LUT6 (Prop_lut6_I0_O)        0.097    14.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.393    14.634    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.097    14.731 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           1.648    16.379    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X63Y135        LUT5 (Prop_lut5_I0_O)        0.097    16.476 r  basesoc_ad9361rfic_agc_count_rx1_low_count[0]_i_2/O
                         net (fo=32, routed)          0.599    17.075    basesoc_ad9361rfic_agc_count_rx1_low_count
    SLICE_X64Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx1_low_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    12.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    12.858 r  clk100_inst/O
                         net (fo=9, routed)           1.176    14.034    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.099 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.867    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.939 r  BUFG/O
                         net (fo=7161, routed)        1.163    17.102    sys_clk
    SLICE_X64Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx1_low_count_reg[2]/C
                         clock pessimism              0.683    17.785    
                         clock uncertainty           -0.071    17.714    
    SLICE_X64Y129        FDRE (Setup_fdre_C_CE)      -0.119    17.595    basesoc_ad9361rfic_agc_count_rx1_low_count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.595    
                         arrival time                         -17.075    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361rfic_agc_count_rx1_low_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.471ns (34.166%)  route 4.761ns (65.834%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.102ns = ( 17.102 - 8.000 ) 
    Source Clock Delay      (SCD):    9.843ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.560    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.629 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.485    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.561 r  BUFG/O
                         net (fo=7161, routed)        1.281     9.843    sys_clk
    SLICE_X51Y146        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.341    10.184 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.356    10.540    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X50Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    11.049 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.138 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240    11.378 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.542    11.919    basesoc_basesoc_buffering_syncfifo1_level1[9]
    SLICE_X52Y147        LUT4 (Prop_lut4_I0_O)        0.225    12.144 r  storage_12_reg_0_i_60/O
                         net (fo=1, routed)           0.000    12.144    storage_12_reg_0_i_60_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.523 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.523    storage_12_reg_0_i_46_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.697 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.321    13.018    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X52Y145        LUT6 (Prop_lut6_I2_O)        0.223    13.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.903    14.144    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X23Y145        LUT6 (Prop_lut6_I0_O)        0.097    14.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.393    14.634    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.097    14.731 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           1.648    16.379    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X63Y135        LUT5 (Prop_lut5_I0_O)        0.097    16.476 r  basesoc_ad9361rfic_agc_count_rx1_low_count[0]_i_2/O
                         net (fo=32, routed)          0.599    17.075    basesoc_ad9361rfic_agc_count_rx1_low_count
    SLICE_X64Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx1_low_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    12.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    12.858 r  clk100_inst/O
                         net (fo=9, routed)           1.176    14.034    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.099 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.867    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.939 r  BUFG/O
                         net (fo=7161, routed)        1.163    17.102    sys_clk
    SLICE_X64Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx1_low_count_reg[3]/C
                         clock pessimism              0.683    17.785    
                         clock uncertainty           -0.071    17.714    
    SLICE_X64Y129        FDRE (Setup_fdre_C_CE)      -0.119    17.595    basesoc_ad9361rfic_agc_count_rx1_low_count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.595    
                         arrival time                         -17.075    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361rfic_agc_count_rx2_high_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.471ns (34.670%)  route 4.656ns (65.330%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.102ns = ( 17.102 - 8.000 ) 
    Source Clock Delay      (SCD):    9.843ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.560    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.629 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.485    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.561 r  BUFG/O
                         net (fo=7161, routed)        1.281     9.843    sys_clk
    SLICE_X51Y146        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.341    10.184 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.356    10.540    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X50Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    11.049 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.138 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240    11.378 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.542    11.919    basesoc_basesoc_buffering_syncfifo1_level1[9]
    SLICE_X52Y147        LUT4 (Prop_lut4_I0_O)        0.225    12.144 r  storage_12_reg_0_i_60/O
                         net (fo=1, routed)           0.000    12.144    storage_12_reg_0_i_60_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.523 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.523    storage_12_reg_0_i_46_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.697 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.321    13.018    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X52Y145        LUT6 (Prop_lut6_I2_O)        0.223    13.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.903    14.144    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X23Y145        LUT6 (Prop_lut6_I0_O)        0.097    14.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.393    14.634    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.097    14.731 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           1.290    16.020    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X48Y138        LUT5 (Prop_lut5_I0_O)        0.097    16.117 r  basesoc_ad9361rfic_agc_count_rx2_high_count[0]_i_2/O
                         net (fo=32, routed)          0.853    16.970    basesoc_ad9361rfic_agc_count_rx2_high_count
    SLICE_X65Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    12.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    12.858 r  clk100_inst/O
                         net (fo=9, routed)           1.176    14.034    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.099 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.867    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.939 r  BUFG/O
                         net (fo=7161, routed)        1.163    17.102    sys_clk
    SLICE_X65Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_count_reg[0]/C
                         clock pessimism              0.683    17.785    
                         clock uncertainty           -0.071    17.714    
    SLICE_X65Y129        FDRE (Setup_fdre_C_CE)      -0.150    17.564    basesoc_ad9361rfic_agc_count_rx2_high_count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.564    
                         arrival time                         -16.970    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361rfic_agc_count_rx2_high_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.471ns (34.670%)  route 4.656ns (65.330%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.102ns = ( 17.102 - 8.000 ) 
    Source Clock Delay      (SCD):    9.843ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.560    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.629 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.485    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.561 r  BUFG/O
                         net (fo=7161, routed)        1.281     9.843    sys_clk
    SLICE_X51Y146        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.341    10.184 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.356    10.540    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X50Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    11.049 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.138 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240    11.378 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.542    11.919    basesoc_basesoc_buffering_syncfifo1_level1[9]
    SLICE_X52Y147        LUT4 (Prop_lut4_I0_O)        0.225    12.144 r  storage_12_reg_0_i_60/O
                         net (fo=1, routed)           0.000    12.144    storage_12_reg_0_i_60_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.523 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.523    storage_12_reg_0_i_46_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.697 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.321    13.018    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X52Y145        LUT6 (Prop_lut6_I2_O)        0.223    13.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.903    14.144    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X23Y145        LUT6 (Prop_lut6_I0_O)        0.097    14.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.393    14.634    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.097    14.731 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           1.290    16.020    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X48Y138        LUT5 (Prop_lut5_I0_O)        0.097    16.117 r  basesoc_ad9361rfic_agc_count_rx2_high_count[0]_i_2/O
                         net (fo=32, routed)          0.853    16.970    basesoc_ad9361rfic_agc_count_rx2_high_count
    SLICE_X65Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    12.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    12.858 r  clk100_inst/O
                         net (fo=9, routed)           1.176    14.034    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.099 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.867    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.939 r  BUFG/O
                         net (fo=7161, routed)        1.163    17.102    sys_clk
    SLICE_X65Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_count_reg[1]/C
                         clock pessimism              0.683    17.785    
                         clock uncertainty           -0.071    17.714    
    SLICE_X65Y129        FDRE (Setup_fdre_C_CE)      -0.150    17.564    basesoc_ad9361rfic_agc_count_rx2_high_count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.564    
                         arrival time                         -16.970    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361rfic_agc_count_rx2_high_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.471ns (34.670%)  route 4.656ns (65.330%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.102ns = ( 17.102 - 8.000 ) 
    Source Clock Delay      (SCD):    9.843ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.560    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.629 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.485    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.561 r  BUFG/O
                         net (fo=7161, routed)        1.281     9.843    sys_clk
    SLICE_X51Y146        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.341    10.184 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.356    10.540    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X50Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    11.049 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.138 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240    11.378 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.542    11.919    basesoc_basesoc_buffering_syncfifo1_level1[9]
    SLICE_X52Y147        LUT4 (Prop_lut4_I0_O)        0.225    12.144 r  storage_12_reg_0_i_60/O
                         net (fo=1, routed)           0.000    12.144    storage_12_reg_0_i_60_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.523 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.523    storage_12_reg_0_i_46_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.697 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.321    13.018    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X52Y145        LUT6 (Prop_lut6_I2_O)        0.223    13.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.903    14.144    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X23Y145        LUT6 (Prop_lut6_I0_O)        0.097    14.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.393    14.634    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.097    14.731 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           1.290    16.020    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X48Y138        LUT5 (Prop_lut5_I0_O)        0.097    16.117 r  basesoc_ad9361rfic_agc_count_rx2_high_count[0]_i_2/O
                         net (fo=32, routed)          0.853    16.970    basesoc_ad9361rfic_agc_count_rx2_high_count
    SLICE_X65Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    12.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    12.858 r  clk100_inst/O
                         net (fo=9, routed)           1.176    14.034    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.099 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.867    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.939 r  BUFG/O
                         net (fo=7161, routed)        1.163    17.102    sys_clk
    SLICE_X65Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_count_reg[2]/C
                         clock pessimism              0.683    17.785    
                         clock uncertainty           -0.071    17.714    
    SLICE_X65Y129        FDRE (Setup_fdre_C_CE)      -0.150    17.564    basesoc_ad9361rfic_agc_count_rx2_high_count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.564    
                         arrival time                         -16.970    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361rfic_agc_count_rx2_high_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.471ns (34.670%)  route 4.656ns (65.330%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.102ns = ( 17.102 - 8.000 ) 
    Source Clock Delay      (SCD):    9.843ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.560    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.629 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.485    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.561 r  BUFG/O
                         net (fo=7161, routed)        1.281     9.843    sys_clk
    SLICE_X51Y146        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.341    10.184 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.356    10.540    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X50Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    11.049 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.138 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240    11.378 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.542    11.919    basesoc_basesoc_buffering_syncfifo1_level1[9]
    SLICE_X52Y147        LUT4 (Prop_lut4_I0_O)        0.225    12.144 r  storage_12_reg_0_i_60/O
                         net (fo=1, routed)           0.000    12.144    storage_12_reg_0_i_60_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.523 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.523    storage_12_reg_0_i_46_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.697 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.321    13.018    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X52Y145        LUT6 (Prop_lut6_I2_O)        0.223    13.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.903    14.144    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X23Y145        LUT6 (Prop_lut6_I0_O)        0.097    14.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.393    14.634    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.097    14.731 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           1.290    16.020    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X48Y138        LUT5 (Prop_lut5_I0_O)        0.097    16.117 r  basesoc_ad9361rfic_agc_count_rx2_high_count[0]_i_2/O
                         net (fo=32, routed)          0.853    16.970    basesoc_ad9361rfic_agc_count_rx2_high_count
    SLICE_X65Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    12.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    12.858 r  clk100_inst/O
                         net (fo=9, routed)           1.176    14.034    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.099 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.867    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.939 r  BUFG/O
                         net (fo=7161, routed)        1.163    17.102    sys_clk
    SLICE_X65Y129        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_count_reg[3]/C
                         clock pessimism              0.683    17.785    
                         clock uncertainty           -0.071    17.714    
    SLICE_X65Y129        FDRE (Setup_fdre_C_CE)      -0.150    17.564    basesoc_ad9361rfic_agc_count_rx2_high_count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.564    
                         arrival time                         -16.970    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_tx_timestamp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 0.560ns (8.217%)  route 6.255ns (91.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.126ns = ( 17.126 - 8.000 ) 
    Source Clock Delay      (SCD):    9.879ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.560    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.629 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.485    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.561 r  BUFG/O
                         net (fo=7161, routed)        1.318     9.879    sys_clk
    SLICE_X36Y184        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y184        FDPE (Prop_fdpe_C_Q)         0.361    10.240 r  FDPE_1/Q
                         net (fo=2314, routed)        3.447    13.687    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X73Y145        LUT5 (Prop_lut5_I4_O)        0.199    13.886 r  basesoc_tx_cycles[31]_i_1/O
                         net (fo=164, routed)         2.808    16.694    basesoc_tx_timestamp
    SLICE_X104Y143       FDRE                                         r  basesoc_tx_timestamp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    12.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    12.858 r  clk100_inst/O
                         net (fo=9, routed)           1.176    14.034    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.099 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.867    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.939 r  BUFG/O
                         net (fo=7161, routed)        1.187    17.126    sys_clk
    SLICE_X104Y143       FDRE                                         r  basesoc_tx_timestamp_reg[2]/C
                         clock pessimism              0.623    17.748    
                         clock uncertainty           -0.071    17.677    
    SLICE_X104Y143       FDRE (Setup_fdre_C_R)       -0.373    17.304    basesoc_tx_timestamp_reg[2]
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -16.694    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361rfic_agc_count_rx2_high_count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 2.471ns (34.735%)  route 4.643ns (65.265%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.108ns = ( 17.108 - 8.000 ) 
    Source Clock Delay      (SCD):    9.843ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.560    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.629 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.485    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.561 r  BUFG/O
                         net (fo=7161, routed)        1.281     9.843    sys_clk
    SLICE_X51Y146        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.341    10.184 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.356    10.540    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X50Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    11.049 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.049    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X50Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.138 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.138    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X50Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.240    11.378 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[1]
                         net (fo=6, routed)           0.542    11.919    basesoc_basesoc_buffering_syncfifo1_level1[9]
    SLICE_X52Y147        LUT4 (Prop_lut4_I0_O)        0.225    12.144 r  storage_12_reg_0_i_60/O
                         net (fo=1, routed)           0.000    12.144    storage_12_reg_0_i_60_n_0
    SLICE_X52Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    12.523 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.523    storage_12_reg_0_i_46_n_0
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.697 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.321    13.018    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X52Y145        LUT6 (Prop_lut6_I2_O)        0.223    13.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3/O
                         net (fo=1, routed)           0.903    14.144    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_3_n_0
    SLICE_X23Y145        LUT6 (Prop_lut6_I0_O)        0.097    14.241 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.393    14.634    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X23Y142        LUT4 (Prop_lut4_I3_O)        0.097    14.731 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           1.290    16.020    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X48Y138        LUT5 (Prop_lut5_I0_O)        0.097    16.117 r  basesoc_ad9361rfic_agc_count_rx2_high_count[0]_i_2/O
                         net (fo=32, routed)          0.839    16.957    basesoc_ad9361rfic_agc_count_rx2_high_count
    SLICE_X65Y136        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479    12.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078    12.858 r  clk100_inst/O
                         net (fo=9, routed)           1.176    14.034    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.099 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.867    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.939 r  BUFG/O
                         net (fo=7161, routed)        1.169    17.108    sys_clk
    SLICE_X65Y136        FDRE                                         r  basesoc_ad9361rfic_agc_count_rx2_high_count_reg[28]/C
                         clock pessimism              0.683    17.791    
                         clock uncertainty           -0.071    17.720    
    SLICE_X65Y136        FDRE (Setup_fdre_C_CE)      -0.150    17.570    basesoc_ad9361rfic_agc_count_rx2_high_count_reg[28]
  -------------------------------------------------------------------
                         required time                         17.570    
                         arrival time                         -16.957    
  -------------------------------------------------------------------
                         slack                                  0.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_dat_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_4_reg_0/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.274ns (39.613%)  route 0.418ns (60.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.841ns
    Source Clock Delay      (SCD):    9.082ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     1.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977     3.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072     3.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479     4.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078     4.858 r  clk100_inst/O
                         net (fo=9, routed)           1.176     6.034    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     6.099 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767     7.867    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072     7.939 r  BUFG/O
                         net (fo=7161, routed)        1.143     9.082    sys_clk
    SLICE_X43Y173        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_dat_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y173        FDRE (Prop_fdre_C_Q)         0.274     9.356 r  basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_dat_reg[21]/Q
                         net (fo=1, routed)           0.418     9.774    basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_dat_w[21]
    RAMB36_X2Y34         RAMB36E1                                     r  storage_4_reg_0/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.560    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.629 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.485    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.561 r  BUFG/O
                         net (fo=7161, routed)        1.280     9.841    sys_clk
    RAMB36_X2Y34         RAMB36E1                                     r  storage_4_reg_0/CLKBWRCLK
                         clock pessimism             -0.698     9.143    
    RAMB36_X2Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.593     9.736    storage_4_reg_0
  -------------------------------------------------------------------
                         required time                         -9.736    
                         arrival time                           9.774    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_dat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_4_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.274ns (39.613%)  route 0.418ns (60.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.841ns
    Source Clock Delay      (SCD):    9.086ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     1.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977     3.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072     3.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.479     4.780    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.078     4.858 r  clk100_inst/O
                         net (fo=9, routed)           1.176     6.034    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     6.099 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767     7.867    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072     7.939 r  BUFG/O
                         net (fo=7161, routed)        1.147     9.086    sys_clk
    SLICE_X43Y170        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_dat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y170        FDRE (Prop_fdre_C_Q)         0.274     9.360 r  basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_dat_reg[4]/Q
                         net (fo=1, routed)           0.418     9.778    basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_dat_w[4]
    RAMB36_X2Y34         RAMB36E1                                     r  storage_4_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.602     5.082    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.097     5.179 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.560    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.629 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.485    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.561 r  BUFG/O
                         net (fo=7161, routed)        1.280     9.841    sys_clk
    RAMB36_X2Y34         RAMB36E1                                     r  storage_4_reg_0/CLKBWRCLK
                         clock pessimism             -0.698     9.143    
    RAMB36_X2Y34         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.593     9.736    storage_4_reg_0
  -------------------------------------------------------------------
                         required time                         -9.736    
                         arrival time                           9.778    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_data_fifo_produce_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.599%)  route 0.390ns (70.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           0.790     2.803    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.853 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.658    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.684 r  BUFG/O
                         net (fo=7161, routed)        0.562     4.246    sys_clk
    SLICE_X84Y153        FDRE                                         r  basesoc_basesoc_reader_data_fifo_produce_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y153        FDRE (Prop_fdre_C_Q)         0.164     4.410 r  basesoc_basesoc_reader_data_fifo_produce_reg[5]/Q
                         net (fo=6, routed)           0.390     4.800    basesoc_basesoc_reader_data_fifo_produce_reg[5]
    RAMB36_X4Y30         RAMB36E1                                     r  storage_10_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           0.914     3.495    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.423    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.452 r  BUFG/O
                         net (fo=7161, routed)        0.875     5.328    sys_clk
    RAMB36_X4Y30         RAMB36E1                                     r  storage_10_reg_2/CLKARDCLK
                         clock pessimism             -0.773     4.555    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     4.738    storage_10_reg_2
  -------------------------------------------------------------------
                         required time                         -4.738    
                         arrival time                           4.800    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_data_fifo_consume_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.683%)  route 0.430ns (75.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.334ns
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.768ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           0.790     2.803    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.853 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.658    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.684 r  BUFG/O
                         net (fo=7161, routed)        0.562     4.246    sys_clk
    SLICE_X83Y152        FDRE                                         r  basesoc_basesoc_reader_data_fifo_consume_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y152        FDRE (Prop_fdre_C_Q)         0.141     4.387 r  basesoc_basesoc_reader_data_fifo_consume_reg[5]/Q
                         net (fo=6, routed)           0.430     4.817    basesoc_basesoc_reader_data_fifo_consume[5]
    RAMB36_X4Y29         RAMB36E1                                     r  storage_10_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           0.914     3.495    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.423    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.452 r  BUFG/O
                         net (fo=7161, routed)        0.882     5.334    sys_clk
    RAMB36_X4Y29         RAMB36E1                                     r  storage_10_reg_0/CLKBWRCLK
                         clock pessimism             -0.768     4.566    
    RAMB36_X4Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     4.749    storage_10_reg_0
  -------------------------------------------------------------------
                         required time                         -4.749    
                         arrival time                           4.817    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 litepcieendpoint_tag_queue_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_7_0_4/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.941%)  route 0.251ns (64.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    1.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           0.790     2.803    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.853 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.658    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.684 r  BUFG/O
                         net (fo=7161, routed)        0.565     4.249    sys_clk
    SLICE_X73Y169        FDRE                                         r  litepcieendpoint_tag_queue_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y169        FDRE (Prop_fdre_C_Q)         0.141     4.390 r  litepcieendpoint_tag_queue_produce_reg[1]/Q
                         net (fo=10, routed)          0.251     4.641    storage_16_reg_0_7_0_4/ADDRD1
    SLICE_X72Y169        RAMD32                                       r  storage_16_reg_0_7_0_4/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           0.914     3.495    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.423    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.452 r  BUFG/O
                         net (fo=7161, routed)        0.834     5.286    storage_16_reg_0_7_0_4/WCLK
    SLICE_X72Y169        RAMD32                                       r  storage_16_reg_0_7_0_4/RAMA/CLK
                         clock pessimism             -1.024     4.262    
    SLICE_X72Y169        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.571    storage_16_reg_0_7_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.641    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 litepcieendpoint_tag_queue_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_7_0_4/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.941%)  route 0.251ns (64.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    1.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           0.790     2.803    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.853 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.658    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.684 r  BUFG/O
                         net (fo=7161, routed)        0.565     4.249    sys_clk
    SLICE_X73Y169        FDRE                                         r  litepcieendpoint_tag_queue_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y169        FDRE (Prop_fdre_C_Q)         0.141     4.390 r  litepcieendpoint_tag_queue_produce_reg[1]/Q
                         net (fo=10, routed)          0.251     4.641    storage_16_reg_0_7_0_4/ADDRD1
    SLICE_X72Y169        RAMD32                                       r  storage_16_reg_0_7_0_4/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           0.914     3.495    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.423    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.452 r  BUFG/O
                         net (fo=7161, routed)        0.834     5.286    storage_16_reg_0_7_0_4/WCLK
    SLICE_X72Y169        RAMD32                                       r  storage_16_reg_0_7_0_4/RAMA_D1/CLK
                         clock pessimism             -1.024     4.262    
    SLICE_X72Y169        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.571    storage_16_reg_0_7_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.641    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 litepcieendpoint_tag_queue_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_7_0_4/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.941%)  route 0.251ns (64.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    1.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           0.790     2.803    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.853 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.658    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.684 r  BUFG/O
                         net (fo=7161, routed)        0.565     4.249    sys_clk
    SLICE_X73Y169        FDRE                                         r  litepcieendpoint_tag_queue_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y169        FDRE (Prop_fdre_C_Q)         0.141     4.390 r  litepcieendpoint_tag_queue_produce_reg[1]/Q
                         net (fo=10, routed)          0.251     4.641    storage_16_reg_0_7_0_4/ADDRD1
    SLICE_X72Y169        RAMD32                                       r  storage_16_reg_0_7_0_4/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           0.914     3.495    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.423    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.452 r  BUFG/O
                         net (fo=7161, routed)        0.834     5.286    storage_16_reg_0_7_0_4/WCLK
    SLICE_X72Y169        RAMD32                                       r  storage_16_reg_0_7_0_4/RAMB/CLK
                         clock pessimism             -1.024     4.262    
    SLICE_X72Y169        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.571    storage_16_reg_0_7_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.641    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 litepcieendpoint_tag_queue_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_7_0_4/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.941%)  route 0.251ns (64.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    1.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           0.790     2.803    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.853 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.658    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.684 r  BUFG/O
                         net (fo=7161, routed)        0.565     4.249    sys_clk
    SLICE_X73Y169        FDRE                                         r  litepcieendpoint_tag_queue_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y169        FDRE (Prop_fdre_C_Q)         0.141     4.390 r  litepcieendpoint_tag_queue_produce_reg[1]/Q
                         net (fo=10, routed)          0.251     4.641    storage_16_reg_0_7_0_4/ADDRD1
    SLICE_X72Y169        RAMD32                                       r  storage_16_reg_0_7_0_4/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           0.914     3.495    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.423    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.452 r  BUFG/O
                         net (fo=7161, routed)        0.834     5.286    storage_16_reg_0_7_0_4/WCLK
    SLICE_X72Y169        RAMD32                                       r  storage_16_reg_0_7_0_4/RAMB_D1/CLK
                         clock pessimism             -1.024     4.262    
    SLICE_X72Y169        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.571    storage_16_reg_0_7_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.641    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 litepcieendpoint_tag_queue_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_7_0_4/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.941%)  route 0.251ns (64.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    1.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           0.790     2.803    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.853 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.658    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.684 r  BUFG/O
                         net (fo=7161, routed)        0.565     4.249    sys_clk
    SLICE_X73Y169        FDRE                                         r  litepcieendpoint_tag_queue_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y169        FDRE (Prop_fdre_C_Q)         0.141     4.390 r  litepcieendpoint_tag_queue_produce_reg[1]/Q
                         net (fo=10, routed)          0.251     4.641    storage_16_reg_0_7_0_4/ADDRD1
    SLICE_X72Y169        RAMD32                                       r  storage_16_reg_0_7_0_4/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           0.914     3.495    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.423    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.452 r  BUFG/O
                         net (fo=7161, routed)        0.834     5.286    storage_16_reg_0_7_0_4/WCLK
    SLICE_X72Y169        RAMD32                                       r  storage_16_reg_0_7_0_4/RAMC/CLK
                         clock pessimism             -1.024     4.262    
    SLICE_X72Y169        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.571    storage_16_reg_0_7_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.641    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 litepcieendpoint_tag_queue_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_16_reg_0_7_0_4/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.941%)  route 0.251ns (64.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    1.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.766     1.967    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.045     2.012 r  clk100_inst/O
                         net (fo=9, routed)           0.790     2.803    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.853 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.658    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.684 r  BUFG/O
                         net (fo=7161, routed)        0.565     4.249    sys_clk
    SLICE_X73Y169        FDRE                                         r  litepcieendpoint_tag_queue_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y169        FDRE (Prop_fdre_C_Q)         0.141     4.390 r  litepcieendpoint_tag_queue_produce_reg[1]/Q
                         net (fo=10, routed)          0.251     4.641    storage_16_reg_0_7_0_4/ADDRD1
    SLICE_X72Y169        RAMD32                                       r  storage_16_reg_0_7_0_4/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.053     2.524    clk100_IBUF_BUFG
    SLICE_X16Y200        LUT1 (Prop_lut1_I0_O)        0.056     2.580 r  clk100_inst/O
                         net (fo=9, routed)           0.914     3.495    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.548 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.423    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.452 r  BUFG/O
                         net (fo=7161, routed)        0.834     5.286    storage_16_reg_0_7_0_4/WCLK
    SLICE_X72Y169        RAMD32                                       r  storage_16_reg_0_7_0_4/RAMC_D1/CLK
                         clock pessimism             -1.024     4.262    
    SLICE_X72Y169        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.571    storage_16_reg_0_7_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.641    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X4Y29    storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X5Y31    storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X4Y30    storage_10_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X5Y30    storage_10_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X6Y29    storage_11_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X5Y29    storage_11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X4Y28    storage_12_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X3Y29    storage_12_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X5Y33    storage_18_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X72Y169   storage_16_reg_0_7_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout1
  To Clock:  basesoc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       60.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I1        n/a            1.592         100.000     98.408     BUFGCTRL_X0Y28  BUFGMUX/I1
Min Period  n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y29  BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dna_clk
  To Clock:  dna_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            DNA_PORT/READ
                            (rising edge-triggered cell DNA_PORT clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.592ns (29.375%)  route 1.423ns (70.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.568ns = ( 16.568 - 16.000 ) 
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.145     1.145    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_fdre_C_Q)         0.495     1.640 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.603     2.242    basesoc_dna_count_reg[1]
    SLICE_X20Y154        LUT6 (Prop_lut6_I4_O)        0.097     2.339 r  DNA_PORT_i_1/O
                         net (fo=1, routed)           0.821     3.160    READ0
    DNA_PORT_X0Y0        DNA_PORT                                     r  DNA_PORT/READ
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X22Y128        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.568    16.568    dna_clk
    DNA_PORT_X0Y0        DNA_PORT                                     r  DNA_PORT/CLK
                         clock pessimism              0.000    16.568    
                         clock uncertainty           -0.071    16.497    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -3.667    12.830    DNA_PORT
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.592ns (14.557%)  route 3.475ns (85.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 17.132 - 16.000 ) 
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.145     1.145    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_fdre_C_Q)         0.495     1.640 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.630     2.270    basesoc_dna_count_reg[1]
    SLICE_X20Y154        LUT5 (Prop_lut5_I0_O)        0.097     2.367 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.845     5.212    basesoc_dna_status[56]_i_1_n_0
    SLICE_X62Y128        FDRE                                         r  basesoc_dna_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X22Y128        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.132    17.132    dna_clk
    SLICE_X62Y128        FDRE                                         r  basesoc_dna_status_reg[13]/C
                         clock pessimism              0.015    17.147    
                         clock uncertainty           -0.071    17.076    
    SLICE_X62Y128        FDRE (Setup_fdre_C_CE)      -0.037    17.039    basesoc_dna_status_reg[13]
  -------------------------------------------------------------------
                         required time                         17.039    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                 11.828    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.592ns (14.557%)  route 3.475ns (85.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 17.132 - 16.000 ) 
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.145     1.145    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_fdre_C_Q)         0.495     1.640 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.630     2.270    basesoc_dna_count_reg[1]
    SLICE_X20Y154        LUT5 (Prop_lut5_I0_O)        0.097     2.367 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.845     5.212    basesoc_dna_status[56]_i_1_n_0
    SLICE_X62Y128        FDRE                                         r  basesoc_dna_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X22Y128        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.132    17.132    dna_clk
    SLICE_X62Y128        FDRE                                         r  basesoc_dna_status_reg[14]/C
                         clock pessimism              0.015    17.147    
                         clock uncertainty           -0.071    17.076    
    SLICE_X62Y128        FDRE (Setup_fdre_C_CE)      -0.037    17.039    basesoc_dna_status_reg[14]
  -------------------------------------------------------------------
                         required time                         17.039    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                 11.828    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.592ns (14.557%)  route 3.475ns (85.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 17.132 - 16.000 ) 
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.145     1.145    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_fdre_C_Q)         0.495     1.640 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.630     2.270    basesoc_dna_count_reg[1]
    SLICE_X20Y154        LUT5 (Prop_lut5_I0_O)        0.097     2.367 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.845     5.212    basesoc_dna_status[56]_i_1_n_0
    SLICE_X62Y128        FDRE                                         r  basesoc_dna_status_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X22Y128        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.132    17.132    dna_clk
    SLICE_X62Y128        FDRE                                         r  basesoc_dna_status_reg[15]/C
                         clock pessimism              0.015    17.147    
                         clock uncertainty           -0.071    17.076    
    SLICE_X62Y128        FDRE (Setup_fdre_C_CE)      -0.037    17.039    basesoc_dna_status_reg[15]
  -------------------------------------------------------------------
                         required time                         17.039    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                 11.828    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.592ns (14.557%)  route 3.475ns (85.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 17.132 - 16.000 ) 
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.145     1.145    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_fdre_C_Q)         0.495     1.640 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.630     2.270    basesoc_dna_count_reg[1]
    SLICE_X20Y154        LUT5 (Prop_lut5_I0_O)        0.097     2.367 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.845     5.212    basesoc_dna_status[56]_i_1_n_0
    SLICE_X62Y128        FDRE                                         r  basesoc_dna_status_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X22Y128        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.132    17.132    dna_clk
    SLICE_X62Y128        FDRE                                         r  basesoc_dna_status_reg[44]/C
                         clock pessimism              0.015    17.147    
                         clock uncertainty           -0.071    17.076    
    SLICE_X62Y128        FDRE (Setup_fdre_C_CE)      -0.037    17.039    basesoc_dna_status_reg[44]
  -------------------------------------------------------------------
                         required time                         17.039    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                 11.828    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.592ns (14.557%)  route 3.475ns (85.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 17.132 - 16.000 ) 
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.145     1.145    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_fdre_C_Q)         0.495     1.640 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.630     2.270    basesoc_dna_count_reg[1]
    SLICE_X20Y154        LUT5 (Prop_lut5_I0_O)        0.097     2.367 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.845     5.212    basesoc_dna_status[56]_i_1_n_0
    SLICE_X62Y128        FDRE                                         r  basesoc_dna_status_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X22Y128        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.132    17.132    dna_clk
    SLICE_X62Y128        FDRE                                         r  basesoc_dna_status_reg[45]/C
                         clock pessimism              0.015    17.147    
                         clock uncertainty           -0.071    17.076    
    SLICE_X62Y128        FDRE (Setup_fdre_C_CE)      -0.037    17.039    basesoc_dna_status_reg[45]
  -------------------------------------------------------------------
                         required time                         17.039    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                 11.828    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.592ns (14.557%)  route 3.475ns (85.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 17.132 - 16.000 ) 
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.145     1.145    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_fdre_C_Q)         0.495     1.640 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.630     2.270    basesoc_dna_count_reg[1]
    SLICE_X20Y154        LUT5 (Prop_lut5_I0_O)        0.097     2.367 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.845     5.212    basesoc_dna_status[56]_i_1_n_0
    SLICE_X62Y128        FDRE                                         r  basesoc_dna_status_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X22Y128        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.132    17.132    dna_clk
    SLICE_X62Y128        FDRE                                         r  basesoc_dna_status_reg[46]/C
                         clock pessimism              0.015    17.147    
                         clock uncertainty           -0.071    17.076    
    SLICE_X62Y128        FDRE (Setup_fdre_C_CE)      -0.037    17.039    basesoc_dna_status_reg[46]
  -------------------------------------------------------------------
                         required time                         17.039    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                 11.828    

Slack (MET) :             12.113ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.592ns (15.333%)  route 3.269ns (84.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 17.212 - 16.000 ) 
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.145     1.145    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_fdre_C_Q)         0.495     1.640 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.630     2.270    basesoc_dna_count_reg[1]
    SLICE_X20Y154        LUT5 (Prop_lut5_I0_O)        0.097     2.367 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.639     5.006    basesoc_dna_status[56]_i_1_n_0
    SLICE_X62Y130        FDRE                                         r  basesoc_dna_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X22Y128        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.212    17.212    dna_clk
    SLICE_X62Y130        FDRE                                         r  basesoc_dna_status_reg[10]/C
                         clock pessimism              0.015    17.226    
                         clock uncertainty           -0.071    17.155    
    SLICE_X62Y130        FDRE (Setup_fdre_C_CE)      -0.037    17.118    basesoc_dna_status_reg[10]
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 12.113    

Slack (MET) :             12.113ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.592ns (15.333%)  route 3.269ns (84.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 17.212 - 16.000 ) 
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.145     1.145    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_fdre_C_Q)         0.495     1.640 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.630     2.270    basesoc_dna_count_reg[1]
    SLICE_X20Y154        LUT5 (Prop_lut5_I0_O)        0.097     2.367 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.639     5.006    basesoc_dna_status[56]_i_1_n_0
    SLICE_X62Y130        FDRE                                         r  basesoc_dna_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X22Y128        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.212    17.212    dna_clk
    SLICE_X62Y130        FDRE                                         r  basesoc_dna_status_reg[11]/C
                         clock pessimism              0.015    17.226    
                         clock uncertainty           -0.071    17.155    
    SLICE_X62Y130        FDRE (Setup_fdre_C_CE)      -0.037    17.118    basesoc_dna_status_reg[11]
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 12.113    

Slack (MET) :             12.113ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.592ns (15.333%)  route 3.269ns (84.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 17.212 - 16.000 ) 
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.145     1.145    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_fdre_C_Q)         0.495     1.640 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.630     2.270    basesoc_dna_count_reg[1]
    SLICE_X20Y154        LUT5 (Prop_lut5_I0_O)        0.097     2.367 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.639     5.006    basesoc_dna_status[56]_i_1_n_0
    SLICE_X62Y130        FDRE                                         r  basesoc_dna_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X22Y128        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.212    17.212    dna_clk
    SLICE_X62Y130        FDRE                                         r  basesoc_dna_status_reg[12]/C
                         clock pessimism              0.015    17.226    
                         clock uncertainty           -0.071    17.155    
    SLICE_X62Y130        FDRE (Setup_fdre_C_CE)      -0.037    17.118    basesoc_dna_status_reg[12]
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 12.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.194ns (40.597%)  route 0.284ns (59.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.671     0.671    dna_clk
    SLICE_X59Y131        FDRE                                         r  basesoc_dna_status_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.194     0.865 r  basesoc_dna_status_reg[20]/Q
                         net (fo=2, routed)           0.284     1.149    basesoc_dna_status[20]
    SLICE_X54Y136        FDRE                                         r  basesoc_dna_status_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.834     0.834    dna_clk
    SLICE_X54Y136        FDRE                                         r  basesoc_dna_status_reg[21]/C
                         clock pessimism              0.000     0.834    
    SLICE_X54Y136        FDRE (Hold_fdre_C_D)         0.112     0.946    basesoc_dna_status_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.194ns (36.984%)  route 0.331ns (63.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.671     0.671    dna_clk
    SLICE_X59Y131        FDRE                                         r  basesoc_dna_status_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.194     0.865 r  basesoc_dna_status_reg[52]/Q
                         net (fo=2, routed)           0.331     1.196    basesoc_dna_status[52]
    SLICE_X54Y136        FDRE                                         r  basesoc_dna_status_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.834     0.834    dna_clk
    SLICE_X54Y136        FDRE                                         r  basesoc_dna_status_reg[53]/C
                         clock pessimism              0.000     0.834    
    SLICE_X54Y136        FDRE (Hold_fdre_C_D)         0.141     0.975    basesoc_dna_status_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.260ns (60.016%)  route 0.173ns (39.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.577     0.577    dna_clk
    SLICE_X20Y154        FDRE                                         r  basesoc_dna_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.217     0.794 r  basesoc_dna_count_reg[3]/Q
                         net (fo=5, routed)           0.173     0.967    basesoc_dna_count_reg[3]
    SLICE_X20Y154        LUT5 (Prop_lut5_I3_O)        0.043     1.010 r  basesoc_dna_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.010    p_0_in__15[4]
    SLICE_X20Y154        FDRE                                         r  basesoc_dna_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.667     0.667    dna_clk
    SLICE_X20Y154        FDRE                                         r  basesoc_dna_count_reg[4]/C
                         clock pessimism             -0.090     0.577    
    SLICE_X20Y154        FDRE (Hold_fdre_C_D)         0.197     0.774    basesoc_dna_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.262ns (60.200%)  route 0.173ns (39.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.577     0.577    dna_clk
    SLICE_X20Y154        FDRE                                         r  basesoc_dna_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y154        FDRE (Prop_fdre_C_Q)         0.217     0.794 r  basesoc_dna_count_reg[3]/Q
                         net (fo=5, routed)           0.173     0.967    basesoc_dna_count_reg[3]
    SLICE_X20Y154        LUT4 (Prop_lut4_I3_O)        0.045     1.012 r  basesoc_dna_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.012    p_0_in__15[3]
    SLICE_X20Y154        FDRE                                         r  basesoc_dna_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.667     0.667    dna_clk
    SLICE_X20Y154        FDRE                                         r  basesoc_dna_count_reg[3]/C
                         clock pessimism             -0.090     0.577    
    SLICE_X20Y154        FDRE (Hold_fdre_C_D)         0.186     0.763    basesoc_dna_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.194ns (29.824%)  route 0.456ns (70.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.671     0.671    dna_clk
    SLICE_X59Y131        FDRE                                         r  basesoc_dna_status_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.194     0.865 r  basesoc_dna_status_reg[16]/Q
                         net (fo=2, routed)           0.456     1.322    basesoc_dna_status[16]
    SLICE_X61Y132        FDRE                                         r  basesoc_dna_status_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.902     0.902    dna_clk
    SLICE_X61Y132        FDRE                                         r  basesoc_dna_status_reg[17]/C
                         clock pessimism              0.000     0.902    
    SLICE_X61Y132        FDRE (Hold_fdre_C_D)         0.125     1.027    basesoc_dna_status_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.262ns (53.121%)  route 0.231ns (46.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.630     0.630    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_fdre_C_Q)         0.217     0.847 f  basesoc_dna_count_reg[0]/Q
                         net (fo=7, routed)           0.231     1.078    basesoc_dna_count_reg[0]
    SLICE_X20Y155        LUT1 (Prop_lut1_I0_O)        0.045     1.123 r  basesoc_dna_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.123    p_0_in__15[0]
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.730     0.730    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[0]/C
                         clock pessimism             -0.100     0.630    
    SLICE_X20Y155        FDRE (Hold_fdre_C_D)         0.187     0.817    basesoc_dna_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.194ns (32.713%)  route 0.399ns (67.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.719     0.719    dna_clk
    SLICE_X59Y137        FDRE                                         r  basesoc_dna_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y137        FDRE (Prop_fdre_C_Q)         0.194     0.913 r  basesoc_dna_status_reg[6]/Q
                         net (fo=2, routed)           0.399     1.312    basesoc_dna_status[6]
    SLICE_X59Y134        FDRE                                         r  basesoc_dna_status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.835     0.835    dna_clk
    SLICE_X59Y134        FDRE                                         r  basesoc_dna_status_reg[7]/C
                         clock pessimism              0.000     0.835    
    SLICE_X59Y134        FDRE (Hold_fdre_C_D)         0.136     0.971    basesoc_dna_status_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.194ns (28.724%)  route 0.481ns (71.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.719     0.719    dna_clk
    SLICE_X59Y137        FDRE                                         r  basesoc_dna_status_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y137        FDRE (Prop_fdre_C_Q)         0.194     0.913 r  basesoc_dna_status_reg[38]/Q
                         net (fo=2, routed)           0.481     1.394    basesoc_dna_status[38]
    SLICE_X61Y132        FDRE                                         r  basesoc_dna_status_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.902     0.902    dna_clk
    SLICE_X61Y132        FDRE                                         r  basesoc_dna_status_reg[39]/C
                         clock pessimism              0.000     0.902    
    SLICE_X61Y132        FDRE (Hold_fdre_C_D)         0.138     1.040    basesoc_dna_status_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.194ns (26.444%)  route 0.540ns (73.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.671     0.671    dna_clk
    SLICE_X59Y131        FDRE                                         r  basesoc_dna_status_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.194     0.865 r  basesoc_dna_status_reg[48]/Q
                         net (fo=2, routed)           0.540     1.405    basesoc_dna_status[48]
    SLICE_X61Y132        FDRE                                         r  basesoc_dna_status_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.902     0.902    dna_clk
    SLICE_X61Y132        FDRE                                         r  basesoc_dna_status_reg[49]/C
                         clock pessimism              0.000     0.902    
    SLICE_X61Y132        FDRE (Hold_fdre_C_D)         0.141     1.043    basesoc_dna_status_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.261ns (46.642%)  route 0.299ns (53.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.630     0.630    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y155        FDRE (Prop_fdre_C_Q)         0.217     0.847 r  basesoc_dna_count_reg[0]/Q
                         net (fo=7, routed)           0.299     1.145    basesoc_dna_count_reg[0]
    SLICE_X20Y155        LUT3 (Prop_lut3_I0_O)        0.044     1.189 r  basesoc_dna_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.189    p_0_in__15[2]
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X22Y128        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.730     0.730    dna_clk
    SLICE_X20Y155        FDRE                                         r  basesoc_dna_count_reg[2]/C
                         clock pessimism             -0.100     0.630    
    SLICE_X20Y155        FDRE (Hold_fdre_C_D)         0.197     0.827    basesoc_dna_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dna_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { dna_clk_reg/Q }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DNA_PORT/CLK  n/a            10.000        16.000      6.000      DNA_PORT_X0Y0  DNA_PORT/CLK
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X20Y155  basesoc_dna_count_reg[0]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X20Y155  basesoc_dna_count_reg[1]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X20Y155  basesoc_dna_count_reg[2]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X20Y154  basesoc_dna_count_reg[3]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X20Y154  basesoc_dna_count_reg[4]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X20Y154  basesoc_dna_count_reg[5]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X46Y144  basesoc_dna_status_reg[0]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X62Y130  basesoc_dna_status_reg[10]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X62Y130  basesoc_dna_status_reg[11]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y155  basesoc_dna_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y155  basesoc_dna_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y155  basesoc_dna_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y155  basesoc_dna_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y155  basesoc_dna_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y155  basesoc_dna_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y154  basesoc_dna_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y154  basesoc_dna_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y154  basesoc_dna_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y154  basesoc_dna_count_reg[4]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y155  basesoc_dna_count_reg[0]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y155  basesoc_dna_count_reg[0]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y155  basesoc_dna_count_reg[1]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y155  basesoc_dna_count_reg[1]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y155  basesoc_dna_count_reg[2]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y155  basesoc_dna_count_reg[2]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y154  basesoc_dna_count_reg[3]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y154  basesoc_dna_count_reg[3]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y154  basesoc_dna_count_reg[4]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X20Y154  basesoc_dna_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  icap_clk
  To Clock:  icap_clk

Setup :            0  Failing Endpoints,  Worst Slack      119.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       63.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             119.980ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[8]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 0.632ns (11.333%)  route 4.945ns (88.667%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 128.710 - 128.000 ) 
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.898     0.898    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.341     1.239 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          2.493     3.733    icap_resetinserter_state[2]
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.097     3.830 f  ICAPE2_i_38/O
                         net (fo=17, routed)          1.485     5.315    ICAPE2_i_38_n_0
    SLICE_X47Y131        LUT2 (Prop_lut2_I0_O)        0.097     5.412 f  ICAPE2_i_47/O
                         net (fo=1, routed)           0.301     5.712    ICAPE2_i_47_n_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I0_O)        0.097     5.809 r  ICAPE2_i_26/O
                         net (fo=1, routed)           0.666     6.475    basesoc_icap__i[15]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[8]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X45Y133        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.710   128.710    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.710    
                         clock uncertainty           -0.071   128.639    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[8])
                                                     -2.184   126.455    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.455    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                119.980    

Slack (MET) :             120.059ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.438ns (12.893%)  route 2.959ns (87.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 128.710 - 128.000 ) 
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.898     0.898    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.341     1.239 r  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=50, routed)          2.323     3.562    icap_resetinserter_state[1]
    SLICE_X23Y129        LUT6 (Prop_lut6_I4_O)        0.097     3.659 r  ICAPE2_i_2/O
                         net (fo=1, routed)           0.637     4.295    basesoc_icap_rdwrb
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X45Y133        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.710   128.710    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.710    
                         clock uncertainty           -0.071   128.639    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -4.285   124.354    ICAPE2
  -------------------------------------------------------------------
                         required time                        124.354    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                120.059    

Slack (MET) :             120.246ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[23]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 0.535ns (10.074%)  route 4.776ns (89.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 128.710 - 128.000 ) 
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.898     0.898    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.341     1.239 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          2.493     3.733    icap_resetinserter_state[2]
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.097     3.830 f  ICAPE2_i_38/O
                         net (fo=17, routed)          1.601     5.430    ICAPE2_i_38_n_0
    SLICE_X47Y131        LUT6 (Prop_lut6_I3_O)        0.097     5.527 r  ICAPE2_i_11/O
                         net (fo=1, routed)           0.682     6.209    basesoc_icap__i[16]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[23]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X45Y133        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.710   128.710    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.710    
                         clock uncertainty           -0.071   128.639    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[23])
                                                     -2.184   126.455    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.455    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                120.246    

Slack (MET) :             120.415ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[22]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 0.535ns (10.404%)  route 4.607ns (89.595%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 128.710 - 128.000 ) 
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.898     0.898    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.341     1.239 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          2.493     3.733    icap_resetinserter_state[2]
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.097     3.830 f  ICAPE2_i_38/O
                         net (fo=17, routed)          1.341     5.171    ICAPE2_i_38_n_0
    SLICE_X44Y131        LUT5 (Prop_lut5_I2_O)        0.097     5.268 r  ICAPE2_i_12/O
                         net (fo=1, routed)           0.773     6.040    basesoc_icap__i[17]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[22]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X45Y133        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.710   128.710    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.710    
                         clock uncertainty           -0.071   128.639    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[22])
                                                     -2.184   126.455    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.455    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                120.415    

Slack (MET) :             120.535ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[9]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 0.535ns (10.653%)  route 4.487ns (89.347%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 128.710 - 128.000 ) 
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.898     0.898    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.341     1.239 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          2.493     3.733    icap_resetinserter_state[2]
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.097     3.830 f  ICAPE2_i_38/O
                         net (fo=17, routed)          1.345     5.175    ICAPE2_i_38_n_0
    SLICE_X47Y131        LUT6 (Prop_lut6_I3_O)        0.097     5.272 r  ICAPE2_i_25/O
                         net (fo=1, routed)           0.649     5.920    basesoc_icap__i[14]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[9]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X45Y133        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.710   128.710    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.710    
                         clock uncertainty           -0.071   128.639    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[9])
                                                     -2.184   126.455    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.455    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                120.535    

Slack (MET) :             120.628ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[2]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 0.535ns (10.854%)  route 4.394ns (89.146%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 128.710 - 128.000 ) 
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.898     0.898    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.341     1.239 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          2.493     3.733    icap_resetinserter_state[2]
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.097     3.830 f  ICAPE2_i_38/O
                         net (fo=17, routed)          1.230     5.059    ICAPE2_i_38_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.097     5.156 r  ICAPE2_i_32/O
                         net (fo=1, routed)           0.671     5.827    basesoc_icap__i[5]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[2]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X45Y133        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.710   128.710    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.710    
                         clock uncertainty           -0.071   128.639    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[2])
                                                     -2.184   126.455    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.455    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                120.628    

Slack (MET) :             120.944ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[5]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.535ns (11.597%)  route 4.078ns (88.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 128.710 - 128.000 ) 
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.898     0.898    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.341     1.239 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          2.493     3.733    icap_resetinserter_state[2]
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.097     3.830 f  ICAPE2_i_38/O
                         net (fo=17, routed)          1.170     4.999    ICAPE2_i_38_n_0
    SLICE_X36Y129        LUT6 (Prop_lut6_I1_O)        0.097     5.096 r  ICAPE2_i_29/O
                         net (fo=1, routed)           0.415     5.512    basesoc_icap__i[2]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[5]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X45Y133        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.710   128.710    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.710    
                         clock uncertainty           -0.071   128.639    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[5])
                                                     -2.184   126.455    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.455    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                120.944    

Slack (MET) :             121.121ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[13]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.535ns (12.061%)  route 3.901ns (87.939%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 128.710 - 128.000 ) 
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.898     0.898    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.341     1.239 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          2.493     3.733    icap_resetinserter_state[2]
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.097     3.830 f  ICAPE2_i_38/O
                         net (fo=17, routed)          1.047     4.877    ICAPE2_i_38_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I4_O)        0.097     4.974 r  ICAPE2_i_21/O
                         net (fo=1, routed)           0.360     5.334    basesoc_icap__i[10]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[13]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X45Y133        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.710   128.710    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.710    
                         clock uncertainty           -0.071   128.639    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[13])
                                                     -2.184   126.455    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.455    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                121.121    

Slack (MET) :             121.171ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[24]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.535ns (12.197%)  route 3.851ns (87.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 128.710 - 128.000 ) 
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.898     0.898    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.341     1.239 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          2.493     3.733    icap_resetinserter_state[2]
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.097     3.830 f  ICAPE2_i_38/O
                         net (fo=17, routed)          0.890     4.720    ICAPE2_i_38_n_0
    SLICE_X36Y128        LUT6 (Prop_lut6_I2_O)        0.097     4.817 r  ICAPE2_i_10/O
                         net (fo=1, routed)           0.468     5.284    basesoc_icap__i[31]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[24]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X45Y133        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.710   128.710    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.710    
                         clock uncertainty           -0.071   128.639    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[24])
                                                     -2.184   126.455    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.455    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                121.171    

Slack (MET) :             121.189ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[1]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.535ns (12.249%)  route 3.833ns (87.751%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 128.710 - 128.000 ) 
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.898     0.898    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.341     1.239 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          2.493     3.733    icap_resetinserter_state[2]
    SLICE_X23Y131        LUT6 (Prop_lut6_I3_O)        0.097     3.830 f  ICAPE2_i_38/O
                         net (fo=17, routed)          1.008     4.837    ICAPE2_i_38_n_0
    SLICE_X36Y129        LUT6 (Prop_lut6_I4_O)        0.097     4.934 r  ICAPE2_i_33/O
                         net (fo=1, routed)           0.332     5.266    basesoc_icap__i[6]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[1]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X45Y133        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.710   128.710    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.710    
                         clock uncertainty           -0.071   128.639    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[1])
                                                     -2.184   126.455    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.455    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                121.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            FSM_sequential_icap_resetinserter_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.231ns (46.547%)  route 0.265ns (53.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.618     0.618    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.141     0.759 r  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=50, routed)          0.142     0.901    icap_resetinserter_state[1]
    SLICE_X23Y132        LUT6 (Prop_lut6_I1_O)        0.045     0.946 r  FSM_sequential_icap_resetinserter_state[0]_i_2/O
                         net (fo=1, routed)           0.124     1.069    FSM_sequential_icap_resetinserter_state[0]_i_2_n_0
    SLICE_X23Y132        LUT6 (Prop_lut6_I1_O)        0.045     1.114 r  FSM_sequential_icap_resetinserter_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.114    FSM_sequential_icap_resetinserter_state[0]_i_1_n_0
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.677     0.677    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
                         clock pessimism             -0.059     0.618    
    SLICE_X23Y132        FDRE (Hold_fdre_C_D)         0.092     0.710    FSM_sequential_icap_resetinserter_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.467%)  route 0.397ns (65.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.669     0.669    icap_clk
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131        FDRE (Prop_fdre_C_Q)         0.164     0.833 r  basesoc_icap_count_reg[3]/Q
                         net (fo=11, routed)          0.397     1.231    basesoc_icap_count[3]
    SLICE_X22Y131        LUT6 (Prop_lut6_I3_O)        0.045     1.276 r  basesoc_icap_count[3]_i_3/O
                         net (fo=1, routed)           0.000     1.276    basesoc_icap_count_icap_next_value0[3]
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.738     0.738    icap_clk
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[3]/C
                         clock pessimism             -0.069     0.669    
    SLICE_X22Y131        FDRE (Hold_fdre_C_D)         0.121     0.790    basesoc_icap_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            FSM_sequential_icap_resetinserter_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.136%)  route 0.411ns (68.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.618     0.618    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.141     0.759 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=47, routed)          0.411     1.171    icap_resetinserter_state[0]
    SLICE_X23Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.216 r  FSM_sequential_icap_resetinserter_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.216    FSM_sequential_icap_resetinserter_state[1]_i_1_n_0
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.677     0.677    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
                         clock pessimism             -0.059     0.618    
    SLICE_X23Y132        FDRE (Hold_fdre_C_D)         0.091     0.709    FSM_sequential_icap_resetinserter_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.027%)  route 0.395ns (67.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.618     0.618    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.141     0.759 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=47, routed)          0.161     0.920    icap_resetinserter_state[0]
    SLICE_X22Y132        LUT5 (Prop_lut5_I4_O)        0.045     0.965 r  basesoc_icap_count[3]_i_2/O
                         net (fo=4, routed)           0.234     1.199    basesoc_icap_count_icap_next_value_ce0
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.738     0.738    icap_clk
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[0]/C
                         clock pessimism             -0.036     0.702    
    SLICE_X22Y131        FDRE (Hold_fdre_C_CE)       -0.016     0.686    basesoc_icap_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.027%)  route 0.395ns (67.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.618     0.618    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.141     0.759 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=47, routed)          0.161     0.920    icap_resetinserter_state[0]
    SLICE_X22Y132        LUT5 (Prop_lut5_I4_O)        0.045     0.965 r  basesoc_icap_count[3]_i_2/O
                         net (fo=4, routed)           0.234     1.199    basesoc_icap_count_icap_next_value_ce0
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.738     0.738    icap_clk
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[1]/C
                         clock pessimism             -0.036     0.702    
    SLICE_X22Y131        FDRE (Hold_fdre_C_CE)       -0.016     0.686    basesoc_icap_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.027%)  route 0.395ns (67.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.618     0.618    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.141     0.759 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=47, routed)          0.161     0.920    icap_resetinserter_state[0]
    SLICE_X22Y132        LUT5 (Prop_lut5_I4_O)        0.045     0.965 r  basesoc_icap_count[3]_i_2/O
                         net (fo=4, routed)           0.234     1.199    basesoc_icap_count_icap_next_value_ce0
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.738     0.738    icap_clk
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[2]/C
                         clock pessimism             -0.036     0.702    
    SLICE_X22Y131        FDRE (Hold_fdre_C_CE)       -0.016     0.686    basesoc_icap_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.027%)  route 0.395ns (67.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.618     0.618    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.141     0.759 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=47, routed)          0.161     0.920    icap_resetinserter_state[0]
    SLICE_X22Y132        LUT5 (Prop_lut5_I4_O)        0.045     0.965 r  basesoc_icap_count[3]_i_2/O
                         net (fo=4, routed)           0.234     1.199    basesoc_icap_count_icap_next_value_ce0
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.738     0.738    icap_clk
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[3]/C
                         clock pessimism             -0.036     0.702    
    SLICE_X22Y131        FDRE (Hold_fdre_C_CE)       -0.016     0.686    basesoc_icap_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.245ns (37.807%)  route 0.403ns (62.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.669     0.669    icap_clk
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131        FDRE (Prop_fdre_C_Q)         0.148     0.817 r  basesoc_icap_count_reg[1]/Q
                         net (fo=13, routed)          0.403     1.220    basesoc_icap_count[1]
    SLICE_X22Y131        LUT5 (Prop_lut5_I4_O)        0.097     1.317 r  basesoc_icap_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.317    basesoc_icap_count_icap_next_value0[1]
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.738     0.738    icap_clk
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[1]/C
                         clock pessimism             -0.069     0.669    
    SLICE_X22Y131        FDRE (Hold_fdre_C_D)         0.131     0.800    basesoc_icap_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.422%)  route 0.436ns (67.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.669     0.669    icap_clk
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131        FDRE (Prop_fdre_C_Q)         0.164     0.833 r  basesoc_icap_count_reg[3]/Q
                         net (fo=11, routed)          0.436     1.269    basesoc_icap_count[3]
    SLICE_X22Y131        LUT6 (Prop_lut6_I4_O)        0.045     1.314 r  basesoc_icap_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.314    basesoc_icap_count_icap_next_value0[2]
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.738     0.738    icap_clk
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[2]/C
                         clock pessimism             -0.069     0.669    
    SLICE_X22Y131        FDRE (Hold_fdre_C_D)         0.121     0.790    basesoc_icap_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            FSM_sequential_icap_resetinserter_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.317ns (49.971%)  route 0.317ns (50.029%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.669     0.669    icap_clk
    SLICE_X22Y131        FDRE                                         r  basesoc_icap_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y131        FDRE (Prop_fdre_C_Q)         0.164     0.833 r  basesoc_icap_count_reg[0]/Q
                         net (fo=16, routed)          0.167     1.001    basesoc_icap_count[0]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.046     1.047 r  FSM_sequential_icap_resetinserter_state[2]_i_2/O
                         net (fo=3, routed)           0.150     1.197    FSM_sequential_icap_resetinserter_state[2]_i_2_n_0
    SLICE_X23Y132        LUT6 (Prop_lut6_I2_O)        0.107     1.304 r  FSM_sequential_icap_resetinserter_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.304    FSM_sequential_icap_resetinserter_state[2]_i_1_n_0
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y133        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.677     0.677    icap_clk
    SLICE_X23Y132        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
                         clock pessimism             -0.036     0.641    
    SLICE_X23Y132        FDRE (Hold_fdre_C_D)         0.092     0.733    FSM_sequential_icap_resetinserter_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.571    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         icap_clk
Waveform(ns):       { 0.000 64.000 }
Period(ns):         128.000
Sources:            { icap_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ICAPE2/CLK  n/a            10.000        128.000     118.000    ICAP_X0Y1      ICAPE2/CLK
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X22Y131  basesoc_icap_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X22Y131  basesoc_icap_count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X22Y131  basesoc_icap_count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X22Y131  basesoc_icap_count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X37Y130  basesoc_icap_read_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X39Y131  basesoc_icap_read_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X22Y131  basesoc_icap_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X22Y131  basesoc_icap_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X22Y131  basesoc_icap_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X22Y131  basesoc_icap_count_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X23Y132  FSM_sequential_icap_resetinserter_state_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X22Y131  basesoc_icap_count_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X22Y131  basesoc_icap_count_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X22Y131  basesoc_icap_count_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X22Y131  basesoc_icap_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  jtag_clk
  To Clock:  jtag_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.571ns  (logic 0.393ns (25.019%)  route 1.178ns (74.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.279     2.279    jtag_clk
    SLICE_X90Y155        FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDPE (Prop_fdpe_C_Q)         0.393     2.672 r  FDPE_12/Q
                         net (fo=1, routed)           1.178     3.850    impl_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X90Y155        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.950     3.950    jtag_clk
    SLICE_X90Y155        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.329     4.279    
                         clock uncertainty           -0.035     4.244    
    SLICE_X90Y155        FDPE (Setup_fdpe_C_D)       -0.001     4.243    FDPE_13
  -------------------------------------------------------------------
                         required time                          4.243    
                         arrival time                          -3.850    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.502ns  (logic 0.341ns (22.704%)  route 1.161ns (77.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    2.182ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.182     2.182    jtag_clk
    SLICE_X89Y157        FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y157        FDPE (Prop_fdpe_C_Q)         0.341     2.523 r  FDPE_10/Q
                         net (fo=1, routed)           1.161     3.684    impl_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X89Y157        FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.857     3.857    jtag_clk
    SLICE_X89Y157        FDPE                                         r  FDPE_11/C
                         clock pessimism              0.325     4.182    
                         clock uncertainty           -0.035     4.146    
    SLICE_X89Y157        FDPE (Setup_fdpe_C_D)       -0.026     4.120    FDPE_11
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -3.684    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.246ns  (logic 0.341ns (27.360%)  route 0.905ns (72.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.958     1.958    jtag_clk
    SLICE_X85Y154        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y154        FDPE (Prop_fdpe_C_Q)         0.341     2.299 r  FDPE_6/Q
                         net (fo=1, routed)           0.905     3.205    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X85Y154        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.658     3.658    jtag_clk
    SLICE_X85Y154        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.300     3.958    
                         clock uncertainty           -0.035     3.923    
    SLICE_X85Y154        FDPE (Setup_fdpe_C_D)       -0.026     3.897    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.897    
                         arrival time                          -3.205    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             44.592ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl11_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 0.755ns (15.424%)  route 4.140ns (84.576%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 51.881 - 50.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.331     2.331    jtag_clk
    SLICE_X90Y159        FDRE                                         r  impl_xilinxmultiregimpl11_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_fdre_C_Q)         0.361     2.692 r  impl_xilinxmultiregimpl11_regs1_reg[0]/Q
                         net (fo=1, routed)           0.611     3.303    impl_xilinxmultiregimpl11_regs1[0]
    SLICE_X90Y159        LUT6 (Prop_lut6_I1_O)        0.199     3.502 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=4, routed)           1.315     4.817    basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid
    SLICE_X89Y156        LUT6 (Prop_lut6_I1_O)        0.097     4.914 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.777     6.691    storage_2_reg_0_3_0_5/ADDRB1
    SLICE_X84Y156        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.098     6.789 r  storage_2_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.437     7.226    storage_2_dat10[2]
    SLICE_X85Y156        FDRE                                         r  storage_2_dat1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.881    51.881    jtag_clk
    SLICE_X85Y156        FDRE                                         r  storage_2_dat1_reg[2]/C
                         clock pessimism              0.164    52.045    
                         clock uncertainty           -0.035    52.010    
    SLICE_X85Y156        FDRE (Setup_fdre_C_D)       -0.192    51.818    storage_2_dat1_reg[2]
  -------------------------------------------------------------------
                         required time                         51.818    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                 44.592    

Slack (MET) :             44.674ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl11_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 0.754ns (15.254%)  route 4.189ns (84.746%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.798ns = ( 51.798 - 50.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.331     2.331    jtag_clk
    SLICE_X90Y159        FDRE                                         r  impl_xilinxmultiregimpl11_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_fdre_C_Q)         0.361     2.692 r  impl_xilinxmultiregimpl11_regs1_reg[0]/Q
                         net (fo=1, routed)           0.611     3.303    impl_xilinxmultiregimpl11_regs1[0]
    SLICE_X90Y159        LUT6 (Prop_lut6_I1_O)        0.199     3.502 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=4, routed)           1.315     4.817    basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid
    SLICE_X89Y156        LUT6 (Prop_lut6_I1_O)        0.097     4.914 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.780     6.694    storage_2_reg_0_3_0_5/ADDRA1
    SLICE_X84Y156        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     6.791 r  storage_2_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.483     7.274    storage_2_dat10[1]
    SLICE_X86Y156        FDRE                                         r  storage_2_dat1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.798    51.798    jtag_clk
    SLICE_X86Y156        FDRE                                         r  storage_2_dat1_reg[1]/C
                         clock pessimism              0.223    52.021    
                         clock uncertainty           -0.035    51.986    
    SLICE_X86Y156        FDRE (Setup_fdre_C_D)       -0.038    51.948    storage_2_dat1_reg[1]
  -------------------------------------------------------------------
                         required time                         51.948    
                         arrival time                          -7.274    
  -------------------------------------------------------------------
                         slack                                 44.674    

Slack (MET) :             44.699ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl11_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.757ns (15.826%)  route 4.026ns (84.174%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.798ns = ( 51.798 - 50.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.331     2.331    jtag_clk
    SLICE_X90Y159        FDRE                                         r  impl_xilinxmultiregimpl11_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_fdre_C_Q)         0.361     2.692 r  impl_xilinxmultiregimpl11_regs1_reg[0]/Q
                         net (fo=1, routed)           0.611     3.303    impl_xilinxmultiregimpl11_regs1[0]
    SLICE_X90Y159        LUT6 (Prop_lut6_I1_O)        0.199     3.502 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=4, routed)           1.315     4.817    basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid
    SLICE_X89Y156        LUT6 (Prop_lut6_I1_O)        0.097     4.914 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.664     6.579    storage_2_reg_0_3_0_5/ADDRC1
    SLICE_X84Y156        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     6.679 r  storage_2_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.436     7.115    storage_2_dat10[4]
    SLICE_X86Y156        FDRE                                         r  storage_2_dat1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.798    51.798    jtag_clk
    SLICE_X86Y156        FDRE                                         r  storage_2_dat1_reg[4]/C
                         clock pessimism              0.223    52.021    
                         clock uncertainty           -0.035    51.986    
    SLICE_X86Y156        FDRE (Setup_fdre_C_D)       -0.172    51.814    storage_2_dat1_reg[4]
  -------------------------------------------------------------------
                         required time                         51.814    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                 44.699    

Slack (MET) :             44.760ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl11_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.754ns (15.483%)  route 4.116ns (84.517%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 51.881 - 50.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.331     2.331    jtag_clk
    SLICE_X90Y159        FDRE                                         r  impl_xilinxmultiregimpl11_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_fdre_C_Q)         0.361     2.692 r  impl_xilinxmultiregimpl11_regs1_reg[0]/Q
                         net (fo=1, routed)           0.611     3.303    impl_xilinxmultiregimpl11_regs1[0]
    SLICE_X90Y159        LUT6 (Prop_lut6_I1_O)        0.199     3.502 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=4, routed)           1.315     4.817    basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid
    SLICE_X89Y156        LUT6 (Prop_lut6_I1_O)        0.097     4.914 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.664     6.579    storage_2_reg_0_3_0_5/ADDRC1
    SLICE_X84Y156        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     6.676 r  storage_2_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.525     7.201    storage_2_dat10[5]
    SLICE_X85Y156        FDRE                                         r  storage_2_dat1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.881    51.881    jtag_clk
    SLICE_X85Y156        FDRE                                         r  storage_2_dat1_reg[5]/C
                         clock pessimism              0.164    52.045    
                         clock uncertainty           -0.035    52.010    
    SLICE_X85Y156        FDRE (Setup_fdre_C_D)       -0.049    51.961    storage_2_dat1_reg[5]
  -------------------------------------------------------------------
                         required time                         51.961    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                 44.760    

Slack (MET) :             44.805ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl11_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.757ns (16.153%)  route 3.929ns (83.847%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.798ns = ( 51.798 - 50.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.331     2.331    jtag_clk
    SLICE_X90Y159        FDRE                                         r  impl_xilinxmultiregimpl11_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_fdre_C_Q)         0.361     2.692 r  impl_xilinxmultiregimpl11_regs1_reg[0]/Q
                         net (fo=1, routed)           0.611     3.303    impl_xilinxmultiregimpl11_regs1[0]
    SLICE_X90Y159        LUT6 (Prop_lut6_I1_O)        0.199     3.502 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=4, routed)           1.315     4.817    basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid
    SLICE_X89Y156        LUT6 (Prop_lut6_I1_O)        0.097     4.914 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.780     6.694    storage_2_reg_0_3_0_5/ADDRA1
    SLICE_X84Y156        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     6.794 r  storage_2_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.223     7.018    storage_2_dat10[0]
    SLICE_X86Y156        FDRE                                         r  storage_2_dat1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.798    51.798    jtag_clk
    SLICE_X86Y156        FDRE                                         r  storage_2_dat1_reg[0]/C
                         clock pessimism              0.223    52.021    
                         clock uncertainty           -0.035    51.986    
    SLICE_X86Y156        FDRE (Setup_fdre_C_D)       -0.163    51.823    storage_2_dat1_reg[0]
  -------------------------------------------------------------------
                         required time                         51.823    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                 44.805    

Slack (MET) :             44.853ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl11_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 0.754ns (15.813%)  route 4.014ns (84.187%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.798ns = ( 51.798 - 50.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.331     2.331    jtag_clk
    SLICE_X90Y159        FDRE                                         r  impl_xilinxmultiregimpl11_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_fdre_C_Q)         0.361     2.692 r  impl_xilinxmultiregimpl11_regs1_reg[0]/Q
                         net (fo=1, routed)           0.611     3.303    impl_xilinxmultiregimpl11_regs1[0]
    SLICE_X90Y159        LUT6 (Prop_lut6_I1_O)        0.199     3.502 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=4, routed)           1.315     4.817    basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid
    SLICE_X89Y156        LUT6 (Prop_lut6_I1_O)        0.097     4.914 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.777     6.691    storage_2_reg_0_3_0_5/ADDRB1
    SLICE_X84Y156        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     6.788 r  storage_2_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.311     7.099    storage_2_dat10[3]
    SLICE_X86Y156        FDRE                                         r  storage_2_dat1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.798    51.798    jtag_clk
    SLICE_X86Y156        FDRE                                         r  storage_2_dat1_reg[3]/C
                         clock pessimism              0.223    52.021    
                         clock uncertainty           -0.035    51.986    
    SLICE_X86Y156        FDRE (Setup_fdre_C_D)       -0.034    51.952    storage_2_dat1_reg[3]
  -------------------------------------------------------------------
                         required time                         51.952    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 44.853    

Slack (MET) :             44.924ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl11_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.757ns (16.520%)  route 3.825ns (83.480%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 51.881 - 50.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          2.331     2.331    jtag_clk
    SLICE_X90Y159        FDRE                                         r  impl_xilinxmultiregimpl11_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_fdre_C_Q)         0.361     2.692 r  impl_xilinxmultiregimpl11_regs1_reg[0]/Q
                         net (fo=1, routed)           0.611     3.303    impl_xilinxmultiregimpl11_regs1[0]
    SLICE_X90Y159        LUT6 (Prop_lut6_I1_O)        0.199     3.502 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=4, routed)           1.315     4.817    basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid
    SLICE_X89Y156        LUT6 (Prop_lut6_I1_O)        0.097     4.914 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.579     6.493    storage_2_reg_0_3_6_7__0/DPRA1
    SLICE_X84Y158        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     6.593 r  storage_2_reg_0_3_6_7__0/DP/O
                         net (fo=1, routed)           0.320     6.913    storage_2_dat10[7]
    SLICE_X85Y156        FDRE                                         r  storage_2_dat1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.881    51.881    jtag_clk
    SLICE_X85Y156        FDRE                                         r  storage_2_dat1_reg[7]/C
                         clock pessimism              0.164    52.045    
                         clock uncertainty           -0.035    52.010    
    SLICE_X85Y156        FDRE (Setup_fdre_C_D)       -0.172    51.838    storage_2_dat1_reg[7]
  -------------------------------------------------------------------
                         required time                         51.838    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                 44.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.097%)  route 0.527ns (78.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.088     1.088    jtag_clk
    SLICE_X85Y154        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y154        FDPE (Prop_fdpe_C_Q)         0.141     1.229 r  FDPE_6/Q
                         net (fo=1, routed)           0.527     1.757    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X85Y154        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.260     1.260    jtag_clk
    SLICE_X85Y154        FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.172     1.088    
    SLICE_X85Y154        FDPE (Hold_fdpe_C_D)         0.075     1.163    FDPE_7
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 FSM_onehot_jtagphy_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.881%)  route 0.593ns (76.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.119     1.119    jtag_clk
    SLICE_X87Y154        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y154        FDRE (Prop_fdre_C_Q)         0.141     1.260 f  FSM_onehot_jtagphy_state_reg[2]/Q
                         net (fo=27, routed)          0.593     1.853    FSM_onehot_jtagphy_state_reg_n_0_[2]
    SLICE_X87Y155        LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  basesoc_basesoc_jtagbone_phy_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[0]
    SLICE_X87Y155        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.334     1.334    jtag_clk
    SLICE_X87Y155        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[0]/C
                         clock pessimism             -0.144     1.190    
    SLICE_X87Y155        FDRE (Hold_fdre_C_D)         0.091     1.281    basesoc_basesoc_jtagbone_phy_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.384%)  route 0.609ns (76.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.221     1.221    jtag_clk
    SLICE_X85Y156        FDRE                                         r  storage_2_dat1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDRE (Prop_fdre_C_Q)         0.141     1.362 r  storage_2_dat1_reg[6]/Q
                         net (fo=1, routed)           0.609     1.972    storage_2_dat1[6]
    SLICE_X87Y156        LUT4 (Prop_lut4_I2_O)        0.045     2.017 r  basesoc_basesoc_jtagbone_phy_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.017    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[6]
    SLICE_X87Y156        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.397     1.397    jtag_clk
    SLICE_X87Y156        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[6]/C
                         clock pessimism             -0.096     1.301    
    SLICE_X87Y156        FDRE (Hold_fdre_C_D)         0.092     1.393    basesoc_basesoc_jtagbone_phy_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 basesoc_basesoc_jtagbone_phy_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.053%)  route 0.502ns (72.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.210     1.210    jtag_clk
    SLICE_X87Y156        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y156        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  basesoc_basesoc_jtagbone_phy_data_reg[3]/Q
                         net (fo=2, routed)           0.502     1.853    basesoc_basesoc_jtagbone_phy_data__0[3]
    SLICE_X86Y155        LUT4 (Prop_lut4_I0_O)        0.045     1.898 r  basesoc_basesoc_jtagbone_phy_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.898    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[2]
    SLICE_X86Y155        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.334     1.334    jtag_clk
    SLICE_X86Y155        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[2]/C
                         clock pessimism             -0.154     1.180    
    SLICE_X86Y155        FDRE (Hold_fdre_C_D)         0.092     1.272    basesoc_basesoc_jtagbone_phy_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.939%)  route 0.625ns (77.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.221     1.221    jtag_clk
    SLICE_X85Y156        FDRE                                         r  storage_2_dat1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDRE (Prop_fdre_C_Q)         0.141     1.362 r  storage_2_dat1_reg[5]/Q
                         net (fo=1, routed)           0.625     1.987    storage_2_dat1[5]
    SLICE_X87Y156        LUT4 (Prop_lut4_I2_O)        0.045     2.032 r  basesoc_basesoc_jtagbone_phy_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.032    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[5]
    SLICE_X87Y156        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.397     1.397    jtag_clk
    SLICE_X87Y156        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[5]/C
                         clock pessimism             -0.096     1.301    
    SLICE_X87Y156        FDRE (Hold_fdre_C_D)         0.092     1.393    basesoc_basesoc_jtagbone_phy_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FSM_onehot_jtagphy_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.503%)  route 0.679ns (78.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.119     1.119    jtag_clk
    SLICE_X87Y154        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y154        FDRE (Prop_fdre_C_Q)         0.141     1.260 r  FSM_onehot_jtagphy_state_reg[2]/Q
                         net (fo=27, routed)          0.679     1.939    FSM_onehot_jtagphy_state_reg_n_0_[2]
    SLICE_X86Y156        LUT5 (Prop_lut5_I2_O)        0.045     1.984 r  basesoc_basesoc_jtagbone_phy_ready_i_1/O
                         net (fo=1, routed)           0.000     1.984    basesoc_basesoc_jtagbone_phy_ready_i_1_n_0
    SLICE_X86Y156        FDRE                                         r  basesoc_basesoc_jtagbone_phy_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.397     1.397    jtag_clk
    SLICE_X86Y156        FDRE                                         r  basesoc_basesoc_jtagbone_phy_ready_reg/C
                         clock pessimism             -0.144     1.253    
    SLICE_X86Y156        FDRE (Hold_fdre_C_D)         0.091     1.344    basesoc_basesoc_jtagbone_phy_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 basesoc_basesoc_jtagbone_phy_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.528%)  route 0.572ns (75.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.157     1.157    jtag_clk
    SLICE_X86Y155        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y155        FDRE (Prop_fdre_C_Q)         0.141     1.298 r  basesoc_basesoc_jtagbone_phy_data_reg[2]/Q
                         net (fo=2, routed)           0.572     1.871    basesoc_basesoc_jtagbone_phy_data__0[2]
    SLICE_X86Y155        LUT4 (Prop_lut4_I0_O)        0.045     1.916 r  basesoc_basesoc_jtagbone_phy_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.916    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[1]
    SLICE_X86Y155        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.334     1.334    jtag_clk
    SLICE_X86Y155        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[1]/C
                         clock pessimism             -0.177     1.157    
    SLICE_X86Y155        FDRE (Hold_fdre_C_D)         0.091     1.248    basesoc_basesoc_jtagbone_phy_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.188ns (18.182%)  route 0.846ns (81.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.119     1.119    jtag_clk
    SLICE_X87Y154        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y154        FDRE (Prop_fdre_C_Q)         0.141     1.260 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          0.846     2.106    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X88Y156        LUT4 (Prop_lut4_I0_O)        0.047     2.153 r  basesoc_basesoc_jtagbone_phy_count[2]_i_3/O
                         net (fo=1, routed)           0.000     2.153    basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value2[2]
    SLICE_X88Y156        FDRE                                         r  basesoc_basesoc_jtagbone_phy_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.478     1.478    jtag_clk
    SLICE_X88Y156        FDRE                                         r  basesoc_basesoc_jtagbone_phy_count_reg[2]/C
                         clock pessimism             -0.131     1.347    
    SLICE_X88Y156        FDRE (Hold_fdre_C_D)         0.131     1.478    basesoc_basesoc_jtagbone_phy_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.187ns (18.085%)  route 0.847ns (81.915%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.119     1.119    jtag_clk
    SLICE_X87Y154        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y154        FDRE (Prop_fdre_C_Q)         0.141     1.260 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          0.847     2.107    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X88Y156        LUT4 (Prop_lut4_I1_O)        0.046     2.153 r  basesoc_basesoc_jtagbone_phy_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.153    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[7]
    SLICE_X88Y156        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.478     1.478    jtag_clk
    SLICE_X88Y156        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[7]/C
                         clock pessimism             -0.131     1.347    
    SLICE_X88Y156        FDRE (Hold_fdre_C_D)         0.131     1.478    basesoc_basesoc_jtagbone_phy_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.186ns (18.024%)  route 0.846ns (81.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.119     1.119    jtag_clk
    SLICE_X87Y154        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y154        FDRE (Prop_fdre_C_Q)         0.141     1.260 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          0.846     2.106    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X88Y156        LUT3 (Prop_lut3_I0_O)        0.045     2.151 r  basesoc_basesoc_jtagbone_phy_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.151    basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value2[1]
    SLICE_X88Y156        FDRE                                         r  basesoc_basesoc_jtagbone_phy_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.478     1.478    jtag_clk
    SLICE_X88Y156        FDRE                                         r  basesoc_basesoc_jtagbone_phy_count_reg[1]/C
                         clock pessimism             -0.131     1.347    
    SLICE_X88Y156        FDRE (Hold_fdre_C_D)         0.121     1.468    basesoc_basesoc_jtagbone_phy_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.683    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { BSCANE2/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X89Y157  FDPE_10/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X89Y157  FDPE_11/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X90Y155  FDPE_12/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X90Y155  FDPE_13/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X85Y154  FDPE_6/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X85Y154  FDPE_7/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X87Y154  FSM_onehot_jtagphy_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X87Y154  FSM_onehot_jtagphy_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X88Y156  basesoc_basesoc_jtagbone_phy_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X88Y156  basesoc_basesoc_jtagbone_phy_count_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X84Y155  storage_3_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_x1_m2_clk_p
  To Clock:  pcie_x1_m2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_x1_m2_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_x1_m2_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         10.000      8.485      GTPE2_COMMON_X0Y1  GTPE2_COMMON/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.219         10.000      8.781      IBUFDS_GTE2_X0Y2   IBUFDS_GTE2/I



---------------------------------------------------------------------------------------------------
From Clock:  rfic_clk
  To Clock:  rfic_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.904ns (27.030%)  route 2.440ns (72.970%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 5.229 - 4.069 ) 
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         1.242     1.242    rfic_clk
    SLICE_X80Y130        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDRE (Prop_fdre_C_Q)         0.393     1.635 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.190     2.824    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.097     2.921 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     2.921    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.222 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.642     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X50Y128        LUT2 (Prop_lut2_I1_O)        0.113     3.977 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.609     4.586    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X56Y125        FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=984, routed)         1.160     5.229    rfic_clk
    SLICE_X56Y125        FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[10]/C
                         clock pessimism              0.060     5.288    
                         clock uncertainty           -0.035     5.253    
    SLICE_X56Y125        FDSE (Setup_fdse_C_S)       -0.515     4.738    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[10]
  -------------------------------------------------------------------
                         required time                          4.738    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.904ns (27.030%)  route 2.440ns (72.970%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 5.229 - 4.069 ) 
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         1.242     1.242    rfic_clk
    SLICE_X80Y130        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDRE (Prop_fdre_C_Q)         0.393     1.635 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.190     2.824    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.097     2.921 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     2.921    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.222 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.642     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X50Y128        LUT2 (Prop_lut2_I1_O)        0.113     3.977 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.609     4.586    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X56Y125        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=984, routed)         1.160     5.229    rfic_clk
    SLICE_X56Y125        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[8]/C
                         clock pessimism              0.060     5.288    
                         clock uncertainty           -0.035     5.253    
    SLICE_X56Y125        FDRE (Setup_fdre_C_R)       -0.515     4.738    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[8]
  -------------------------------------------------------------------
                         required time                          4.738    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.904ns (27.030%)  route 2.440ns (72.970%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 5.229 - 4.069 ) 
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         1.242     1.242    rfic_clk
    SLICE_X80Y130        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDRE (Prop_fdre_C_Q)         0.393     1.635 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.190     2.824    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.097     2.921 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     2.921    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.222 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.642     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X50Y128        LUT2 (Prop_lut2_I1_O)        0.113     3.977 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.609     4.586    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X56Y125        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=984, routed)         1.160     5.229    rfic_clk
    SLICE_X56Y125        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[9]/C
                         clock pessimism              0.060     5.288    
                         clock uncertainty           -0.035     5.253    
    SLICE_X56Y125        FDRE (Setup_fdre_C_R)       -0.515     4.738    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[9]
  -------------------------------------------------------------------
                         required time                          4.738    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.834ns (25.322%)  route 2.460ns (74.678%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 5.235 - 4.069 ) 
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         1.243     1.243    rfic_clk
    SLICE_X85Y130        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.341     1.584 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[9]/Q
                         net (fo=2, routed)           1.213     2.797    basesoc_ad9361_ad9361phy_source_payload_ib_reg_n_0_[9]
    SLICE_X53Y132        LUT6 (Prop_lut6_I0_O)        0.097     2.894 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_3/O
                         net (fo=1, routed)           0.000     2.894    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_3_n_0
    SLICE_X53Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.193 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.774     3.967    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X50Y128        LUT2 (Prop_lut2_I1_O)        0.097     4.064 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.473     4.537    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X48Y129        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=984, routed)         1.166     5.235    rfic_clk
    SLICE_X48Y129        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[10]/C
                         clock pessimism              0.005     5.240    
                         clock uncertainty           -0.035     5.205    
    SLICE_X48Y129        FDRE (Setup_fdre_C_R)       -0.373     4.832    basesoc_ad9361rfic_ad9361prbschecker1_data_reg[10]
  -------------------------------------------------------------------
                         required time                          4.832    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_data_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.834ns (25.322%)  route 2.460ns (74.678%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 5.235 - 4.069 ) 
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         1.243     1.243    rfic_clk
    SLICE_X85Y130        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.341     1.584 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[9]/Q
                         net (fo=2, routed)           1.213     2.797    basesoc_ad9361_ad9361phy_source_payload_ib_reg_n_0_[9]
    SLICE_X53Y132        LUT6 (Prop_lut6_I0_O)        0.097     2.894 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_3/O
                         net (fo=1, routed)           0.000     2.894    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_3_n_0
    SLICE_X53Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.193 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.774     3.967    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X50Y128        LUT2 (Prop_lut2_I1_O)        0.097     4.064 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.473     4.537    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X48Y129        FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=984, routed)         1.166     5.235    rfic_clk
    SLICE_X48Y129        FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[6]/C
                         clock pessimism              0.005     5.240    
                         clock uncertainty           -0.035     5.205    
    SLICE_X48Y129        FDSE (Setup_fdse_C_S)       -0.373     4.832    basesoc_ad9361rfic_ad9361prbschecker1_data_reg[6]
  -------------------------------------------------------------------
                         required time                          4.832    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.834ns (25.322%)  route 2.460ns (74.678%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 5.235 - 4.069 ) 
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         1.243     1.243    rfic_clk
    SLICE_X85Y130        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.341     1.584 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[9]/Q
                         net (fo=2, routed)           1.213     2.797    basesoc_ad9361_ad9361phy_source_payload_ib_reg_n_0_[9]
    SLICE_X53Y132        LUT6 (Prop_lut6_I0_O)        0.097     2.894 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_3/O
                         net (fo=1, routed)           0.000     2.894    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_3_n_0
    SLICE_X53Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.193 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.774     3.967    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X50Y128        LUT2 (Prop_lut2_I1_O)        0.097     4.064 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.473     4.537    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X48Y129        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=984, routed)         1.166     5.235    rfic_clk
    SLICE_X48Y129        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[7]/C
                         clock pessimism              0.005     5.240    
                         clock uncertainty           -0.035     5.205    
    SLICE_X48Y129        FDRE (Setup_fdre_C_R)       -0.373     4.832    basesoc_ad9361rfic_ad9361prbschecker1_data_reg[7]
  -------------------------------------------------------------------
                         required time                          4.832    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.904ns (27.953%)  route 2.330ns (72.047%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 5.233 - 4.069 ) 
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         1.242     1.242    rfic_clk
    SLICE_X80Y130        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDRE (Prop_fdre_C_Q)         0.393     1.635 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.190     2.824    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.097     2.921 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     2.921    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.222 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.642     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X50Y128        LUT2 (Prop_lut2_I1_O)        0.113     3.977 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.499     4.476    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X51Y128        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=984, routed)         1.164     5.233    rfic_clk
    SLICE_X51Y128        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[13]/C
                         clock pessimism              0.060     5.293    
                         clock uncertainty           -0.035     5.257    
    SLICE_X51Y128        FDRE (Setup_fdre_C_R)       -0.456     4.801    basesoc_ad9361rfic_ad9361prbschecker0_data_reg[13]
  -------------------------------------------------------------------
                         required time                          4.801    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.904ns (27.953%)  route 2.330ns (72.047%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 5.233 - 4.069 ) 
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         1.242     1.242    rfic_clk
    SLICE_X80Y130        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDRE (Prop_fdre_C_Q)         0.393     1.635 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.190     2.824    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.097     2.921 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     2.921    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.222 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.642     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X50Y128        LUT2 (Prop_lut2_I1_O)        0.113     3.977 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.499     4.476    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X51Y128        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=984, routed)         1.164     5.233    rfic_clk
    SLICE_X51Y128        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[14]/C
                         clock pessimism              0.060     5.293    
                         clock uncertainty           -0.035     5.257    
    SLICE_X51Y128        FDRE (Setup_fdre_C_R)       -0.456     4.801    basesoc_ad9361rfic_ad9361prbschecker0_data_reg[14]
  -------------------------------------------------------------------
                         required time                          4.801    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.904ns (27.953%)  route 2.330ns (72.047%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 5.233 - 4.069 ) 
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         1.242     1.242    rfic_clk
    SLICE_X80Y130        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDRE (Prop_fdre_C_Q)         0.393     1.635 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.190     2.824    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.097     2.921 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     2.921    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.222 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.642     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X50Y128        LUT2 (Prop_lut2_I1_O)        0.113     3.977 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.499     4.476    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X51Y128        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=984, routed)         1.164     5.233    rfic_clk
    SLICE_X51Y128        FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]/C
                         clock pessimism              0.060     5.293    
                         clock uncertainty           -0.035     5.257    
    SLICE_X51Y128        FDRE (Setup_fdre_C_R)       -0.456     4.801    basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]
  -------------------------------------------------------------------
                         required time                          4.801    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_data_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.904ns (27.953%)  route 2.330ns (72.047%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 5.233 - 4.069 ) 
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         1.242     1.242    rfic_clk
    SLICE_X80Y130        FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDRE (Prop_fdre_C_Q)         0.393     1.635 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[8]/Q
                         net (fo=2, routed)           1.190     2.824    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[8]
    SLICE_X53Y129        LUT6 (Prop_lut6_I5_O)        0.097     2.921 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     2.921    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X53Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.222 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.642     3.864    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X50Y128        LUT2 (Prop_lut2_I1_O)        0.113     3.977 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.499     4.476    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X51Y128        FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=984, routed)         1.164     5.233    rfic_clk
    SLICE_X51Y128        FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[6]/C
                         clock pessimism              0.060     5.293    
                         clock uncertainty           -0.035     5.257    
    SLICE_X51Y128        FDSE (Setup_fdse_C_S)       -0.456     4.801    basesoc_ad9361rfic_ad9361prbschecker0_data_reg[6]
  -------------------------------------------------------------------
                         required time                          4.801    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                  0.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.013%)  route 0.066ns (31.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.576     0.576    rfic_clk
    SLICE_X43Y127        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.141     0.717 r  basesoc_clkmeasurement3_counter_reg[10]/Q
                         net (fo=2, routed)           0.066     0.783    basesoc_clkmeasurement3_counter_reg[10]
    SLICE_X42Y127        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.844     0.844    rfic_clk
    SLICE_X42Y127        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[10]/C
                         clock pessimism             -0.255     0.589    
    SLICE_X42Y127        FDRE (Hold_fdre_C_D)         0.075     0.664    basesoc_clkmeasurement3_latch_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_40/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_41/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.573     0.573    rfic_clk
    SLICE_X101Y128       FDPE                                         r  FDPE_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y128       FDPE (Prop_fdpe_C_Q)         0.141     0.714 r  FDPE_40/Q
                         net (fo=1, routed)           0.055     0.768    impl_xilinxasyncresetsynchronizerimpl20_rst_meta
    SLICE_X101Y128       FDPE                                         r  FDPE_41/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.842     0.842    rfic_clk
    SLICE_X101Y128       FDPE                                         r  FDPE_41/C
                         clock pessimism             -0.269     0.573    
    SLICE_X101Y128       FDPE (Hold_fdpe_C_D)         0.075     0.648    FDPE_41
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_42/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_43/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.625     0.625    rfic_clk
    SLICE_X15Y138        FDPE                                         r  FDPE_42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDPE (Prop_fdpe_C_Q)         0.141     0.766 r  FDPE_42/Q
                         net (fo=1, routed)           0.055     0.820    impl_xilinxasyncresetsynchronizerimpl21_rst_meta
    SLICE_X15Y138        FDPE                                         r  FDPE_43/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.897     0.897    rfic_clk
    SLICE_X15Y138        FDPE                                         r  FDPE_43/C
                         clock pessimism             -0.272     0.625    
    SLICE_X15Y138        FDPE (Hold_fdpe_C_D)         0.075     0.700    FDPE_43
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_52/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_53/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.615     0.615    rfic_clk
    SLICE_X41Y140        FDPE                                         r  FDPE_52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y140        FDPE (Prop_fdpe_C_Q)         0.141     0.756 r  FDPE_52/Q
                         net (fo=1, routed)           0.055     0.810    impl_xilinxasyncresetsynchronizerimpl26_rst_meta
    SLICE_X41Y140        FDPE                                         r  FDPE_53/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.887     0.887    rfic_clk
    SLICE_X41Y140        FDPE                                         r  FDPE_53/C
                         clock pessimism             -0.272     0.615    
    SLICE_X41Y140        FDPE (Hold_fdpe_C_D)         0.075     0.690    FDPE_53
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.163%)  route 0.326ns (69.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.625     0.625    rfic_clk
    SLICE_X13Y138        FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_fdre_C_Q)         0.141     0.766 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.326     1.092    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X16Y137        RAMD32                                       r  storage_14_reg_0_3_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.894     0.894    storage_14_reg_0_3_6_11/WCLK
    SLICE_X16Y137        RAMD32                                       r  storage_14_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.234     0.660    
    SLICE_X16Y137        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.969    storage_14_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.163%)  route 0.326ns (69.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.625     0.625    rfic_clk
    SLICE_X13Y138        FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_fdre_C_Q)         0.141     0.766 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.326     1.092    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X16Y137        RAMD32                                       r  storage_14_reg_0_3_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.894     0.894    storage_14_reg_0_3_6_11/WCLK
    SLICE_X16Y137        RAMD32                                       r  storage_14_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.234     0.660    
    SLICE_X16Y137        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.969    storage_14_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.163%)  route 0.326ns (69.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.625     0.625    rfic_clk
    SLICE_X13Y138        FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_fdre_C_Q)         0.141     0.766 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.326     1.092    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X16Y137        RAMD32                                       r  storage_14_reg_0_3_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.894     0.894    storage_14_reg_0_3_6_11/WCLK
    SLICE_X16Y137        RAMD32                                       r  storage_14_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.234     0.660    
    SLICE_X16Y137        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.969    storage_14_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.163%)  route 0.326ns (69.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.625     0.625    rfic_clk
    SLICE_X13Y138        FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_fdre_C_Q)         0.141     0.766 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.326     1.092    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X16Y137        RAMD32                                       r  storage_14_reg_0_3_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.894     0.894    storage_14_reg_0_3_6_11/WCLK
    SLICE_X16Y137        RAMD32                                       r  storage_14_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.234     0.660    
    SLICE_X16Y137        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.969    storage_14_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.163%)  route 0.326ns (69.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.625     0.625    rfic_clk
    SLICE_X13Y138        FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_fdre_C_Q)         0.141     0.766 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.326     1.092    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X16Y137        RAMD32                                       r  storage_14_reg_0_3_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.894     0.894    storage_14_reg_0_3_6_11/WCLK
    SLICE_X16Y137        RAMD32                                       r  storage_14_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.234     0.660    
    SLICE_X16Y137        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.969    storage_14_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.163%)  route 0.326ns (69.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.625     0.625    rfic_clk
    SLICE_X13Y138        FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_fdre_C_Q)         0.141     0.766 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.326     1.092    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X16Y137        RAMD32                                       r  storage_14_reg_0_3_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=984, routed)         0.894     0.894    storage_14_reg_0_3_6_11/WCLK
    SLICE_X16Y137        RAMD32                                       r  storage_14_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.234     0.660    
    SLICE_X16Y137        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.969    storage_14_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rfic_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y110  IDDR/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y118  IDDR_1/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X0Y174  IDDR_10/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X0Y124  IDDR_11/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X0Y215  IDDR_12/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y120  IDDR_2/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y114  IDDR_3/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y112  IDDR_4/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y102  IDDR_5/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y108  IDDR_6/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X16Y135  storage_14_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk0
  To Clock:  si5351_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.618ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 FDPE_50/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            FDPE_51/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.508ns  (logic 0.393ns (26.059%)  route 1.115ns (73.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.838     3.128    clk2_counter_clk
    SLICE_X22Y143        FDPE                                         r  FDPE_50/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDPE (Prop_fdpe_C_Q)         0.393     3.521 r  FDPE_50/Q
                         net (fo=1, routed)           1.115     4.637    impl_xilinxasyncresetsynchronizerimpl25_rst_meta
    SLICE_X22Y143        FDPE                                         r  FDPE_51/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    J19                                               0.000     2.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223     3.223 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.569     4.793    clk2_counter_clk
    SLICE_X22Y143        FDPE                                         r  FDPE_51/C
                         clock pessimism              0.336     5.128    
                         clock uncertainty           -0.035     5.093    
    SLICE_X22Y143        FDPE (Setup_fdpe_C_D)       -0.001     5.092    FDPE_51
  -------------------------------------------------------------------
                         required time                          5.092    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             21.525ns  (required time - arrival time)
  Source:                 basesoc_clkmeasurement2_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 2.299ns (59.601%)  route 1.558ns (40.399%))
  Logic Levels:           16  (CARRY4=16)
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 29.009 - 26.041 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.604     3.894    clk2_counter_clk
    SLICE_X36Y130        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.393     4.287 r  basesoc_clkmeasurement2_counter_reg[3]/Q
                         net (fo=2, routed)           1.558     5.845    basesoc_clkmeasurement2_counter_reg[3]
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     6.226 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.318 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.410 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.410    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.502 r  basesoc_clkmeasurement2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.502    basesoc_clkmeasurement2_counter_reg[12]_i_1_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.594 r  basesoc_clkmeasurement2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    basesoc_clkmeasurement2_counter_reg[16]_i_1_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.686 r  basesoc_clkmeasurement2_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    basesoc_clkmeasurement2_counter_reg[20]_i_1_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.778 r  basesoc_clkmeasurement2_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    basesoc_clkmeasurement2_counter_reg[24]_i_1_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.870 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.962 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.962    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.054 r  basesoc_clkmeasurement2_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    basesoc_clkmeasurement2_counter_reg[36]_i_1_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.146 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.238 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.330 r  basesoc_clkmeasurement2_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    basesoc_clkmeasurement2_counter_reg[48]_i_1_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.422 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.514 r  basesoc_clkmeasurement2_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    basesoc_clkmeasurement2_counter_reg[56]_i_1_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.751 r  basesoc_clkmeasurement2_counter_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.751    basesoc_clkmeasurement2_counter_reg[60]_i_1_n_4
    SLICE_X36Y145        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.744    29.009    clk2_counter_clk
    SLICE_X36Y145        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[63]/C
                         clock pessimism              0.209    29.217    
                         clock uncertainty           -0.035    29.182    
    SLICE_X36Y145        FDRE (Setup_fdre_C_D)        0.094    29.276    basesoc_clkmeasurement2_counter_reg[63]
  -------------------------------------------------------------------
                         required time                         29.276    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                 21.525    

Slack (MET) :             21.539ns  (required time - arrival time)
  Source:                 basesoc_clkmeasurement2_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 2.285ns (59.454%)  route 1.558ns (40.546%))
  Logic Levels:           16  (CARRY4=16)
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 29.009 - 26.041 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.604     3.894    clk2_counter_clk
    SLICE_X36Y130        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.393     4.287 r  basesoc_clkmeasurement2_counter_reg[3]/Q
                         net (fo=2, routed)           1.558     5.845    basesoc_clkmeasurement2_counter_reg[3]
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     6.226 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.318 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.410 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.410    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.502 r  basesoc_clkmeasurement2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.502    basesoc_clkmeasurement2_counter_reg[12]_i_1_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.594 r  basesoc_clkmeasurement2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    basesoc_clkmeasurement2_counter_reg[16]_i_1_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.686 r  basesoc_clkmeasurement2_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    basesoc_clkmeasurement2_counter_reg[20]_i_1_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.778 r  basesoc_clkmeasurement2_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    basesoc_clkmeasurement2_counter_reg[24]_i_1_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.870 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.962 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.962    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.054 r  basesoc_clkmeasurement2_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    basesoc_clkmeasurement2_counter_reg[36]_i_1_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.146 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.238 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.330 r  basesoc_clkmeasurement2_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    basesoc_clkmeasurement2_counter_reg[48]_i_1_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.422 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.514 r  basesoc_clkmeasurement2_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    basesoc_clkmeasurement2_counter_reg[56]_i_1_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.737 r  basesoc_clkmeasurement2_counter_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.737    basesoc_clkmeasurement2_counter_reg[60]_i_1_n_6
    SLICE_X36Y145        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.744    29.009    clk2_counter_clk
    SLICE_X36Y145        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[61]/C
                         clock pessimism              0.209    29.217    
                         clock uncertainty           -0.035    29.182    
    SLICE_X36Y145        FDRE (Setup_fdre_C_D)        0.094    29.276    basesoc_clkmeasurement2_counter_reg[61]
  -------------------------------------------------------------------
                         required time                         29.276    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 21.539    

Slack (MET) :             21.582ns  (required time - arrival time)
  Source:                 basesoc_clkmeasurement2_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 2.242ns (58.995%)  route 1.558ns (41.005%))
  Logic Levels:           16  (CARRY4=16)
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 29.009 - 26.041 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.604     3.894    clk2_counter_clk
    SLICE_X36Y130        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.393     4.287 r  basesoc_clkmeasurement2_counter_reg[3]/Q
                         net (fo=2, routed)           1.558     5.845    basesoc_clkmeasurement2_counter_reg[3]
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     6.226 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.318 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.410 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.410    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.502 r  basesoc_clkmeasurement2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.502    basesoc_clkmeasurement2_counter_reg[12]_i_1_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.594 r  basesoc_clkmeasurement2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    basesoc_clkmeasurement2_counter_reg[16]_i_1_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.686 r  basesoc_clkmeasurement2_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    basesoc_clkmeasurement2_counter_reg[20]_i_1_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.778 r  basesoc_clkmeasurement2_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    basesoc_clkmeasurement2_counter_reg[24]_i_1_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.870 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.962 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.962    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.054 r  basesoc_clkmeasurement2_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    basesoc_clkmeasurement2_counter_reg[36]_i_1_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.146 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.238 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.330 r  basesoc_clkmeasurement2_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    basesoc_clkmeasurement2_counter_reg[48]_i_1_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.422 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.514 r  basesoc_clkmeasurement2_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    basesoc_clkmeasurement2_counter_reg[56]_i_1_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.694 r  basesoc_clkmeasurement2_counter_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.694    basesoc_clkmeasurement2_counter_reg[60]_i_1_n_5
    SLICE_X36Y145        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.744    29.009    clk2_counter_clk
    SLICE_X36Y145        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[62]/C
                         clock pessimism              0.209    29.217    
                         clock uncertainty           -0.035    29.182    
    SLICE_X36Y145        FDRE (Setup_fdre_C_D)        0.094    29.276    basesoc_clkmeasurement2_counter_reg[62]
  -------------------------------------------------------------------
                         required time                         29.276    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 21.582    

Slack (MET) :             21.605ns  (required time - arrival time)
  Source:                 basesoc_clkmeasurement2_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 2.219ns (58.746%)  route 1.558ns (41.254%))
  Logic Levels:           16  (CARRY4=16)
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 29.009 - 26.041 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.604     3.894    clk2_counter_clk
    SLICE_X36Y130        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.393     4.287 r  basesoc_clkmeasurement2_counter_reg[3]/Q
                         net (fo=2, routed)           1.558     5.845    basesoc_clkmeasurement2_counter_reg[3]
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     6.226 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.318 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.410 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.410    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.502 r  basesoc_clkmeasurement2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.502    basesoc_clkmeasurement2_counter_reg[12]_i_1_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.594 r  basesoc_clkmeasurement2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    basesoc_clkmeasurement2_counter_reg[16]_i_1_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.686 r  basesoc_clkmeasurement2_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    basesoc_clkmeasurement2_counter_reg[20]_i_1_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.778 r  basesoc_clkmeasurement2_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    basesoc_clkmeasurement2_counter_reg[24]_i_1_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.870 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.962 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.962    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.054 r  basesoc_clkmeasurement2_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    basesoc_clkmeasurement2_counter_reg[36]_i_1_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.146 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.238 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.330 r  basesoc_clkmeasurement2_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    basesoc_clkmeasurement2_counter_reg[48]_i_1_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.422 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.514 r  basesoc_clkmeasurement2_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    basesoc_clkmeasurement2_counter_reg[56]_i_1_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.671 r  basesoc_clkmeasurement2_counter_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.671    basesoc_clkmeasurement2_counter_reg[60]_i_1_n_7
    SLICE_X36Y145        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.744    29.009    clk2_counter_clk
    SLICE_X36Y145        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[60]/C
                         clock pessimism              0.209    29.217    
                         clock uncertainty           -0.035    29.182    
    SLICE_X36Y145        FDRE (Setup_fdre_C_D)        0.094    29.276    basesoc_clkmeasurement2_counter_reg[60]
  -------------------------------------------------------------------
                         required time                         29.276    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                 21.605    

Slack (MET) :             21.739ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl49_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.528ns (14.342%)  route 3.153ns (85.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 28.834 - 26.041 ) 
    Source Clock Delay      (SCD):    3.526ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.236     3.526    clk2_counter_clk
    SLICE_X38Y142        FDRE                                         r  impl_xilinxmultiregimpl49_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y142        FDRE (Prop_fdre_C_Q)         0.313     3.839 r  impl_xilinxmultiregimpl49_regs1_reg/Q
                         net (fo=2, routed)           1.337     5.176    impl_xilinxmultiregimpl49_regs1
    SLICE_X38Y142        LUT2 (Prop_lut2_I1_O)        0.215     5.391 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.816     7.207    basesoc_clkmeasurement2_o
    SLICE_X23Y143        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.569    28.834    clk2_counter_clk
    SLICE_X23Y143        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[55]/C
                         clock pessimism              0.298    29.131    
                         clock uncertainty           -0.035    29.096    
    SLICE_X23Y143        FDRE (Setup_fdre_C_CE)      -0.150    28.946    basesoc_clkmeasurement2_latch_value_reg[55]
  -------------------------------------------------------------------
                         required time                         28.946    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 21.739    

Slack (MET) :             21.765ns  (required time - arrival time)
  Source:                 basesoc_clkmeasurement2_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 2.207ns (58.614%)  route 1.558ns (41.386%))
  Logic Levels:           15  (CARRY4=15)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 29.155 - 26.041 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.604     3.894    clk2_counter_clk
    SLICE_X36Y130        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.393     4.287 r  basesoc_clkmeasurement2_counter_reg[3]/Q
                         net (fo=2, routed)           1.558     5.845    basesoc_clkmeasurement2_counter_reg[3]
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     6.226 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.318 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.410 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.410    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.502 r  basesoc_clkmeasurement2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.502    basesoc_clkmeasurement2_counter_reg[12]_i_1_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.594 r  basesoc_clkmeasurement2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    basesoc_clkmeasurement2_counter_reg[16]_i_1_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.686 r  basesoc_clkmeasurement2_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    basesoc_clkmeasurement2_counter_reg[20]_i_1_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.778 r  basesoc_clkmeasurement2_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    basesoc_clkmeasurement2_counter_reg[24]_i_1_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.870 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.962 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.962    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.054 r  basesoc_clkmeasurement2_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    basesoc_clkmeasurement2_counter_reg[36]_i_1_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.146 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.238 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.330 r  basesoc_clkmeasurement2_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    basesoc_clkmeasurement2_counter_reg[48]_i_1_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.422 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.659 r  basesoc_clkmeasurement2_counter_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.659    basesoc_clkmeasurement2_counter_reg[56]_i_1_n_4
    SLICE_X36Y144        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.891    29.155    clk2_counter_clk
    SLICE_X36Y144        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[59]/C
                         clock pessimism              0.211    29.366    
                         clock uncertainty           -0.035    29.330    
    SLICE_X36Y144        FDRE (Setup_fdre_C_D)        0.094    29.424    basesoc_clkmeasurement2_counter_reg[59]
  -------------------------------------------------------------------
                         required time                         29.424    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                 21.765    

Slack (MET) :             21.779ns  (required time - arrival time)
  Source:                 basesoc_clkmeasurement2_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 2.193ns (58.460%)  route 1.558ns (41.540%))
  Logic Levels:           15  (CARRY4=15)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 29.155 - 26.041 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.604     3.894    clk2_counter_clk
    SLICE_X36Y130        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.393     4.287 r  basesoc_clkmeasurement2_counter_reg[3]/Q
                         net (fo=2, routed)           1.558     5.845    basesoc_clkmeasurement2_counter_reg[3]
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     6.226 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.318 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.410 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.410    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.502 r  basesoc_clkmeasurement2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.502    basesoc_clkmeasurement2_counter_reg[12]_i_1_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.594 r  basesoc_clkmeasurement2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    basesoc_clkmeasurement2_counter_reg[16]_i_1_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.686 r  basesoc_clkmeasurement2_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    basesoc_clkmeasurement2_counter_reg[20]_i_1_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.778 r  basesoc_clkmeasurement2_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    basesoc_clkmeasurement2_counter_reg[24]_i_1_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.870 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.962 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.962    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.054 r  basesoc_clkmeasurement2_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    basesoc_clkmeasurement2_counter_reg[36]_i_1_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.146 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.238 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.330 r  basesoc_clkmeasurement2_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    basesoc_clkmeasurement2_counter_reg[48]_i_1_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.422 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.645 r  basesoc_clkmeasurement2_counter_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.645    basesoc_clkmeasurement2_counter_reg[56]_i_1_n_6
    SLICE_X36Y144        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.891    29.155    clk2_counter_clk
    SLICE_X36Y144        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[57]/C
                         clock pessimism              0.211    29.366    
                         clock uncertainty           -0.035    29.330    
    SLICE_X36Y144        FDRE (Setup_fdre_C_D)        0.094    29.424    basesoc_clkmeasurement2_counter_reg[57]
  -------------------------------------------------------------------
                         required time                         29.424    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                 21.779    

Slack (MET) :             21.822ns  (required time - arrival time)
  Source:                 basesoc_clkmeasurement2_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 2.150ns (57.978%)  route 1.558ns (42.022%))
  Logic Levels:           15  (CARRY4=15)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 29.155 - 26.041 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.604     3.894    clk2_counter_clk
    SLICE_X36Y130        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.393     4.287 r  basesoc_clkmeasurement2_counter_reg[3]/Q
                         net (fo=2, routed)           1.558     5.845    basesoc_clkmeasurement2_counter_reg[3]
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     6.226 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.318 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.410 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.410    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.502 r  basesoc_clkmeasurement2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.502    basesoc_clkmeasurement2_counter_reg[12]_i_1_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.594 r  basesoc_clkmeasurement2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    basesoc_clkmeasurement2_counter_reg[16]_i_1_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.686 r  basesoc_clkmeasurement2_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    basesoc_clkmeasurement2_counter_reg[20]_i_1_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.778 r  basesoc_clkmeasurement2_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    basesoc_clkmeasurement2_counter_reg[24]_i_1_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.870 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.962 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.962    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.054 r  basesoc_clkmeasurement2_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    basesoc_clkmeasurement2_counter_reg[36]_i_1_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.146 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.238 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.330 r  basesoc_clkmeasurement2_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    basesoc_clkmeasurement2_counter_reg[48]_i_1_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.422 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.602 r  basesoc_clkmeasurement2_counter_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.602    basesoc_clkmeasurement2_counter_reg[56]_i_1_n_5
    SLICE_X36Y144        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.891    29.155    clk2_counter_clk
    SLICE_X36Y144        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[58]/C
                         clock pessimism              0.211    29.366    
                         clock uncertainty           -0.035    29.330    
    SLICE_X36Y144        FDRE (Setup_fdre_C_D)        0.094    29.424    basesoc_clkmeasurement2_counter_reg[58]
  -------------------------------------------------------------------
                         required time                         29.424    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 21.822    

Slack (MET) :             21.845ns  (required time - arrival time)
  Source:                 basesoc_clkmeasurement2_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 2.127ns (57.716%)  route 1.558ns (42.284%))
  Logic Levels:           15  (CARRY4=15)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 29.155 - 26.041 ) 
    Source Clock Delay      (SCD):    3.894ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.604     3.894    clk2_counter_clk
    SLICE_X36Y130        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_fdre_C_Q)         0.393     4.287 r  basesoc_clkmeasurement2_counter_reg[3]/Q
                         net (fo=2, routed)           1.558     5.845    basesoc_clkmeasurement2_counter_reg[3]
    SLICE_X36Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     6.226 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.318 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.410 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.410    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.502 r  basesoc_clkmeasurement2_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.502    basesoc_clkmeasurement2_counter_reg[12]_i_1_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.594 r  basesoc_clkmeasurement2_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    basesoc_clkmeasurement2_counter_reg[16]_i_1_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.686 r  basesoc_clkmeasurement2_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    basesoc_clkmeasurement2_counter_reg[20]_i_1_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.778 r  basesoc_clkmeasurement2_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.778    basesoc_clkmeasurement2_counter_reg[24]_i_1_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.870 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.962 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.962    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.054 r  basesoc_clkmeasurement2_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.054    basesoc_clkmeasurement2_counter_reg[36]_i_1_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.146 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.238 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.330 r  basesoc_clkmeasurement2_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.330    basesoc_clkmeasurement2_counter_reg[48]_i_1_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.422 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.422    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.579 r  basesoc_clkmeasurement2_counter_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.579    basesoc_clkmeasurement2_counter_reg[56]_i_1_n_7
    SLICE_X36Y144        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.891    29.155    clk2_counter_clk
    SLICE_X36Y144        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[56]/C
                         clock pessimism              0.211    29.366    
                         clock uncertainty           -0.035    29.330    
    SLICE_X36Y144        FDRE (Setup_fdre_C_D)        0.094    29.424    basesoc_clkmeasurement2_counter_reg[56]
  -------------------------------------------------------------------
                         required time                         29.424    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                 21.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.164ns (24.357%)  route 0.509ns (75.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.168     1.378    clk2_counter_clk
    SLICE_X36Y140        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y140        FDRE (Prop_fdre_C_Q)         0.164     1.542 r  basesoc_clkmeasurement2_counter_reg[41]/Q
                         net (fo=2, routed)           0.509     2.052    basesoc_clkmeasurement2_counter_reg[41]
    SLICE_X22Y139        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.247     1.645    clk2_counter_clk
    SLICE_X22Y139        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[41]/C
                         clock pessimism             -0.274     1.371    
    SLICE_X22Y139        FDRE (Hold_fdre_C_D)         0.063     1.434    basesoc_clkmeasurement2_latch_value_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.373ns (35.803%)  route 0.669ns (64.197%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.168     1.378    clk2_counter_clk
    SLICE_X36Y140        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y140        FDRE (Prop_fdre_C_Q)         0.164     1.542 r  basesoc_clkmeasurement2_counter_reg[42]/Q
                         net (fo=2, routed)           0.669     2.211    basesoc_clkmeasurement2_counter_reg[42]
    SLICE_X36Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.367 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.367    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.420 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.420    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_7
    SLICE_X36Y141        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.542     1.940    clk2_counter_clk
    SLICE_X36Y141        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[44]/C
                         clock pessimism             -0.274     1.665    
    SLICE_X36Y141        FDRE (Hold_fdre_C_D)         0.134     1.799    basesoc_clkmeasurement2_counter_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.164ns (24.204%)  route 0.514ns (75.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.168     1.378    clk2_counter_clk
    SLICE_X36Y140        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y140        FDRE (Prop_fdre_C_Q)         0.164     1.542 r  basesoc_clkmeasurement2_counter_reg[43]/Q
                         net (fo=2, routed)           0.514     2.056    basesoc_clkmeasurement2_counter_reg[43]
    SLICE_X22Y139        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.247     1.645    clk2_counter_clk
    SLICE_X22Y139        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[43]/C
                         clock pessimism             -0.274     1.371    
    SLICE_X22Y139        FDRE (Hold_fdre_C_D)         0.063     1.434    basesoc_clkmeasurement2_latch_value_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.386ns (36.594%)  route 0.669ns (63.406%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.168     1.378    clk2_counter_clk
    SLICE_X36Y140        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y140        FDRE (Prop_fdre_C_Q)         0.164     1.542 r  basesoc_clkmeasurement2_counter_reg[42]/Q
                         net (fo=2, routed)           0.669     2.211    basesoc_clkmeasurement2_counter_reg[42]
    SLICE_X36Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.367 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.367    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.433 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.433    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_5
    SLICE_X36Y141        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.542     1.940    clk2_counter_clk
    SLICE_X36Y141        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[46]/C
                         clock pessimism             -0.274     1.665    
    SLICE_X36Y141        FDRE (Hold_fdre_C_D)         0.134     1.799    basesoc_clkmeasurement2_counter_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.164ns (25.150%)  route 0.488ns (74.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.220     1.431    clk2_counter_clk
    SLICE_X36Y139        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y139        FDRE (Prop_fdre_C_Q)         0.164     1.595 r  basesoc_clkmeasurement2_counter_reg[39]/Q
                         net (fo=2, routed)           0.488     2.083    basesoc_clkmeasurement2_counter_reg[39]
    SLICE_X22Y139        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.247     1.645    clk2_counter_clk
    SLICE_X22Y139        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[39]/C
                         clock pessimism             -0.274     1.371    
    SLICE_X22Y139        FDRE (Hold_fdre_C_D)         0.059     1.430    basesoc_clkmeasurement2_latch_value_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.453ns (40.381%)  route 0.669ns (59.619%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.168     1.378    clk2_counter_clk
    SLICE_X36Y140        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y140        FDRE (Prop_fdre_C_Q)         0.164     1.542 r  basesoc_clkmeasurement2_counter_reg[42]/Q
                         net (fo=2, routed)           0.669     2.211    basesoc_clkmeasurement2_counter_reg[42]
    SLICE_X36Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.367 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.367    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.407 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.407    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.447 r  basesoc_clkmeasurement2_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.447    basesoc_clkmeasurement2_counter_reg[48]_i_1_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.500 r  basesoc_clkmeasurement2_counter_reg[52]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.500    basesoc_clkmeasurement2_counter_reg[52]_i_1_n_7
    SLICE_X36Y143        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.590     1.988    clk2_counter_clk
    SLICE_X36Y143        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[52]/C
                         clock pessimism             -0.274     1.713    
    SLICE_X36Y143        FDRE (Hold_fdre_C_D)         0.134     1.847    basesoc_clkmeasurement2_counter_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 FDPE_50/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            FDPE_51/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.164ns (22.902%)  route 0.552ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.049     1.260    clk2_counter_clk
    SLICE_X22Y143        FDPE                                         r  FDPE_50/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDPE (Prop_fdpe_C_Q)         0.164     1.424 r  FDPE_50/Q
                         net (fo=1, routed)           0.552     1.976    impl_xilinxasyncresetsynchronizerimpl25_rst_meta
    SLICE_X22Y143        FDPE                                         r  FDPE_51/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.211     1.609    clk2_counter_clk
    SLICE_X22Y143        FDPE                                         r  FDPE_51/C
                         clock pessimism             -0.349     1.260    
    SLICE_X22Y143        FDPE (Hold_fdpe_C_D)         0.060     1.320    FDPE_51
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.409ns (37.947%)  route 0.669ns (62.053%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.168     1.378    clk2_counter_clk
    SLICE_X36Y140        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y140        FDRE (Prop_fdre_C_Q)         0.164     1.542 r  basesoc_clkmeasurement2_counter_reg[42]/Q
                         net (fo=2, routed)           0.669     2.211    basesoc_clkmeasurement2_counter_reg[42]
    SLICE_X36Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.367 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.367    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.456 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.456    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_6
    SLICE_X36Y141        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.542     1.940    clk2_counter_clk
    SLICE_X36Y141        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[45]/C
                         clock pessimism             -0.274     1.665    
    SLICE_X36Y141        FDRE (Hold_fdre_C_D)         0.134     1.799    basesoc_clkmeasurement2_counter_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.411ns (38.062%)  route 0.669ns (61.938%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.168     1.378    clk2_counter_clk
    SLICE_X36Y140        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y140        FDRE (Prop_fdre_C_Q)         0.164     1.542 r  basesoc_clkmeasurement2_counter_reg[42]/Q
                         net (fo=2, routed)           0.669     2.211    basesoc_clkmeasurement2_counter_reg[42]
    SLICE_X36Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.367 r  basesoc_clkmeasurement2_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.367    basesoc_clkmeasurement2_counter_reg[40]_i_1_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.458 r  basesoc_clkmeasurement2_counter_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.458    basesoc_clkmeasurement2_counter_reg[44]_i_1_n_4
    SLICE_X36Y141        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.542     1.940    clk2_counter_clk
    SLICE_X36Y141        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[47]/C
                         clock pessimism             -0.274     1.665    
    SLICE_X36Y141        FDRE (Hold_fdre_C_D)         0.134     1.799    basesoc_clkmeasurement2_counter_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 FDPE_51/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.148ns (24.508%)  route 0.456ns (75.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.049     1.260    clk2_counter_clk
    SLICE_X22Y143        FDPE                                         r  FDPE_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y143        FDPE (Prop_fdpe_C_Q)         0.148     1.408 r  FDPE_51/Q
                         net (fo=128, routed)         0.456     1.863    clk2_counter_rst
    SLICE_X23Y143        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.211     1.609    clk2_counter_clk
    SLICE_X23Y143        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[55]/C
                         clock pessimism             -0.336     1.273    
    SLICE_X23Y143        FDRE (Hold_fdre_C_R)        -0.071     1.202    basesoc_clkmeasurement2_latch_value_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.662    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk0
Waveform(ns):       { 0.000 13.021 }
Period(ns):         26.041
Sources:            { si5351_clk0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            1.000         26.041      25.041     SLICE_X22Y143  FDPE_50/C
Min Period        n/a     FDPE/C   n/a            1.000         26.041      25.041     SLICE_X22Y143  FDPE_51/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X36Y130  basesoc_clkmeasurement2_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X36Y132  basesoc_clkmeasurement2_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X36Y132  basesoc_clkmeasurement2_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X36Y133  basesoc_clkmeasurement2_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X36Y133  basesoc_clkmeasurement2_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X36Y133  basesoc_clkmeasurement2_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X36Y133  basesoc_clkmeasurement2_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X36Y134  basesoc_clkmeasurement2_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X22Y143  FDPE_50/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         13.020      12.520     SLICE_X22Y143  FDPE_50/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X22Y143  FDPE_51/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         13.020      12.520     SLICE_X22Y143  FDPE_51/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X36Y130  basesoc_clkmeasurement2_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.020      12.520     SLICE_X36Y130  basesoc_clkmeasurement2_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X36Y132  basesoc_clkmeasurement2_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X36Y132  basesoc_clkmeasurement2_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X36Y132  basesoc_clkmeasurement2_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X36Y132  basesoc_clkmeasurement2_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         13.020      12.520     SLICE_X22Y143  FDPE_50/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X22Y143  FDPE_50/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         13.020      12.520     SLICE_X22Y143  FDPE_51/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X22Y143  FDPE_51/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X36Y130  basesoc_clkmeasurement2_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X36Y130  basesoc_clkmeasurement2_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X36Y132  basesoc_clkmeasurement2_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X36Y132  basesoc_clkmeasurement2_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X36Y132  basesoc_clkmeasurement2_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X36Y132  basesoc_clkmeasurement2_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk1
  To Clock:  si5351_clk1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.066ns,  Total Violation       -0.066ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 FDPE_54/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_55/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.029ns  (logic 0.393ns (19.365%)  route 1.636ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    4.426ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.122     4.426    clk4_counter_clk
    SLICE_X48Y138        FDPE                                         r  FDPE_54/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y138        FDPE (Prop_fdpe_C_Q)         0.393     4.819 r  FDPE_54/Q
                         net (fo=1, routed)           1.636     6.455    impl_xilinxasyncresetsynchronizerimpl27_rst_meta
    SLICE_X48Y138        FDPE                                         r  FDPE_55/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E19                                               0.000     2.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237     3.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.654     5.891    clk4_counter_clk
    SLICE_X48Y138        FDPE                                         r  FDPE_55/C
                         clock pessimism              0.535     6.426    
                         clock uncertainty           -0.035     6.390    
    SLICE_X48Y138        FDPE (Setup_fdpe_C_D)       -0.001     6.389    FDPE_55
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 basesoc_time_sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 0.685ns (9.355%)  route 6.637ns (90.645%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.190     5.493    clk4_counter_clk
    SLICE_X88Y123        FDRE                                         r  basesoc_time_sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     5.886 f  basesoc_time_sync_count_reg[0]/Q
                         net (fo=7, routed)           2.172     8.057    basesoc_time_sync_count_reg[0]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.097     8.154 f  basesoc_time_sync_count[7]_i_4/O
                         net (fo=3, routed)           0.854     9.009    basesoc_time_sync_count[7]_i_4_n_0
    SLICE_X88Y123        LUT3 (Prop_lut3_I1_O)        0.097     9.106 f  basesoc_time_sync_count[7]_i_2/O
                         net (fo=10, routed)          1.607    10.713    basesoc_time_sync_count[7]_i_2_n_0
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.098    10.811 r  basesoc_time_sync_count[7]_i_1/O
                         net (fo=8, routed)           2.004    12.815    basesoc_time_sync_ping_i
    SLICE_X88Y124        FDRE                                         r  basesoc_time_sync_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.474    14.710    clk4_counter_clk
    SLICE_X88Y124        FDRE                                         r  basesoc_time_sync_count_reg[1]/C
                         clock pessimism              0.596    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y124        FDRE (Setup_fdre_C_R)       -0.526    14.745    basesoc_time_sync_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 basesoc_time_sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 0.685ns (9.355%)  route 6.637ns (90.645%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.190     5.493    clk4_counter_clk
    SLICE_X88Y123        FDRE                                         r  basesoc_time_sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     5.886 f  basesoc_time_sync_count_reg[0]/Q
                         net (fo=7, routed)           2.172     8.057    basesoc_time_sync_count_reg[0]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.097     8.154 f  basesoc_time_sync_count[7]_i_4/O
                         net (fo=3, routed)           0.854     9.009    basesoc_time_sync_count[7]_i_4_n_0
    SLICE_X88Y123        LUT3 (Prop_lut3_I1_O)        0.097     9.106 f  basesoc_time_sync_count[7]_i_2/O
                         net (fo=10, routed)          1.607    10.713    basesoc_time_sync_count[7]_i_2_n_0
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.098    10.811 r  basesoc_time_sync_count[7]_i_1/O
                         net (fo=8, routed)           2.004    12.815    basesoc_time_sync_ping_i
    SLICE_X88Y124        FDRE                                         r  basesoc_time_sync_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.474    14.710    clk4_counter_clk
    SLICE_X88Y124        FDRE                                         r  basesoc_time_sync_count_reg[2]/C
                         clock pessimism              0.596    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y124        FDRE (Setup_fdre_C_R)       -0.526    14.745    basesoc_time_sync_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 basesoc_time_sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 0.685ns (9.355%)  route 6.637ns (90.645%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.190     5.493    clk4_counter_clk
    SLICE_X88Y123        FDRE                                         r  basesoc_time_sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     5.886 f  basesoc_time_sync_count_reg[0]/Q
                         net (fo=7, routed)           2.172     8.057    basesoc_time_sync_count_reg[0]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.097     8.154 f  basesoc_time_sync_count[7]_i_4/O
                         net (fo=3, routed)           0.854     9.009    basesoc_time_sync_count[7]_i_4_n_0
    SLICE_X88Y123        LUT3 (Prop_lut3_I1_O)        0.097     9.106 f  basesoc_time_sync_count[7]_i_2/O
                         net (fo=10, routed)          1.607    10.713    basesoc_time_sync_count[7]_i_2_n_0
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.098    10.811 r  basesoc_time_sync_count[7]_i_1/O
                         net (fo=8, routed)           2.004    12.815    basesoc_time_sync_ping_i
    SLICE_X88Y124        FDRE                                         r  basesoc_time_sync_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.474    14.710    clk4_counter_clk
    SLICE_X88Y124        FDRE                                         r  basesoc_time_sync_count_reg[3]/C
                         clock pessimism              0.596    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y124        FDRE (Setup_fdre_C_R)       -0.526    14.745    basesoc_time_sync_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 basesoc_time_sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 0.685ns (9.355%)  route 6.637ns (90.645%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.190     5.493    clk4_counter_clk
    SLICE_X88Y123        FDRE                                         r  basesoc_time_sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     5.886 f  basesoc_time_sync_count_reg[0]/Q
                         net (fo=7, routed)           2.172     8.057    basesoc_time_sync_count_reg[0]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.097     8.154 f  basesoc_time_sync_count[7]_i_4/O
                         net (fo=3, routed)           0.854     9.009    basesoc_time_sync_count[7]_i_4_n_0
    SLICE_X88Y123        LUT3 (Prop_lut3_I1_O)        0.097     9.106 f  basesoc_time_sync_count[7]_i_2/O
                         net (fo=10, routed)          1.607    10.713    basesoc_time_sync_count[7]_i_2_n_0
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.098    10.811 r  basesoc_time_sync_count[7]_i_1/O
                         net (fo=8, routed)           2.004    12.815    basesoc_time_sync_ping_i
    SLICE_X88Y124        FDRE                                         r  basesoc_time_sync_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.474    14.710    clk4_counter_clk
    SLICE_X88Y124        FDRE                                         r  basesoc_time_sync_count_reg[4]/C
                         clock pessimism              0.596    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y124        FDRE (Setup_fdre_C_R)       -0.526    14.745    basesoc_time_sync_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 basesoc_time_sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 0.685ns (9.355%)  route 6.637ns (90.645%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.190     5.493    clk4_counter_clk
    SLICE_X88Y123        FDRE                                         r  basesoc_time_sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     5.886 f  basesoc_time_sync_count_reg[0]/Q
                         net (fo=7, routed)           2.172     8.057    basesoc_time_sync_count_reg[0]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.097     8.154 f  basesoc_time_sync_count[7]_i_4/O
                         net (fo=3, routed)           0.854     9.009    basesoc_time_sync_count[7]_i_4_n_0
    SLICE_X88Y123        LUT3 (Prop_lut3_I1_O)        0.097     9.106 f  basesoc_time_sync_count[7]_i_2/O
                         net (fo=10, routed)          1.607    10.713    basesoc_time_sync_count[7]_i_2_n_0
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.098    10.811 r  basesoc_time_sync_count[7]_i_1/O
                         net (fo=8, routed)           2.004    12.815    basesoc_time_sync_ping_i
    SLICE_X88Y124        FDRE                                         r  basesoc_time_sync_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.474    14.710    clk4_counter_clk
    SLICE_X88Y124        FDRE                                         r  basesoc_time_sync_count_reg[5]/C
                         clock pessimism              0.596    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y124        FDRE (Setup_fdre_C_R)       -0.526    14.745    basesoc_time_sync_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 basesoc_time_sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 0.685ns (9.332%)  route 6.655ns (90.668%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.190     5.493    clk4_counter_clk
    SLICE_X88Y123        FDRE                                         r  basesoc_time_sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     5.886 f  basesoc_time_sync_count_reg[0]/Q
                         net (fo=7, routed)           2.172     8.057    basesoc_time_sync_count_reg[0]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.097     8.154 f  basesoc_time_sync_count[7]_i_4/O
                         net (fo=3, routed)           0.854     9.009    basesoc_time_sync_count[7]_i_4_n_0
    SLICE_X88Y123        LUT3 (Prop_lut3_I1_O)        0.097     9.106 f  basesoc_time_sync_count[7]_i_2/O
                         net (fo=10, routed)          1.607    10.713    basesoc_time_sync_count[7]_i_2_n_0
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.098    10.811 r  basesoc_time_sync_count[7]_i_1/O
                         net (fo=8, routed)           2.022    12.833    basesoc_time_sync_ping_i
    SLICE_X88Y123        FDRE                                         r  basesoc_time_sync_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.573    14.809    clk4_counter_clk
    SLICE_X88Y123        FDRE                                         r  basesoc_time_sync_count_reg[0]/C
                         clock pessimism              0.684    15.493    
                         clock uncertainty           -0.035    15.458    
    SLICE_X88Y123        FDRE (Setup_fdre_C_R)       -0.526    14.932    basesoc_time_sync_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -12.833    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 basesoc_time_sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 0.685ns (9.332%)  route 6.655ns (90.668%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.190     5.493    clk4_counter_clk
    SLICE_X88Y123        FDRE                                         r  basesoc_time_sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     5.886 f  basesoc_time_sync_count_reg[0]/Q
                         net (fo=7, routed)           2.172     8.057    basesoc_time_sync_count_reg[0]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.097     8.154 f  basesoc_time_sync_count[7]_i_4/O
                         net (fo=3, routed)           0.854     9.009    basesoc_time_sync_count[7]_i_4_n_0
    SLICE_X88Y123        LUT3 (Prop_lut3_I1_O)        0.097     9.106 f  basesoc_time_sync_count[7]_i_2/O
                         net (fo=10, routed)          1.607    10.713    basesoc_time_sync_count[7]_i_2_n_0
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.098    10.811 r  basesoc_time_sync_count[7]_i_1/O
                         net (fo=8, routed)           2.022    12.833    basesoc_time_sync_ping_i
    SLICE_X88Y123        FDRE                                         r  basesoc_time_sync_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.573    14.809    clk4_counter_clk
    SLICE_X88Y123        FDRE                                         r  basesoc_time_sync_count_reg[6]/C
                         clock pessimism              0.684    15.493    
                         clock uncertainty           -0.035    15.458    
    SLICE_X88Y123        FDRE (Setup_fdre_C_R)       -0.526    14.932    basesoc_time_sync_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -12.833    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 basesoc_time_sync_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_count_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 0.685ns (9.332%)  route 6.655ns (90.668%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.493ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.190     5.493    clk4_counter_clk
    SLICE_X88Y123        FDRE                                         r  basesoc_time_sync_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDRE (Prop_fdre_C_Q)         0.393     5.886 f  basesoc_time_sync_count_reg[0]/Q
                         net (fo=7, routed)           2.172     8.057    basesoc_time_sync_count_reg[0]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.097     8.154 f  basesoc_time_sync_count[7]_i_4/O
                         net (fo=3, routed)           0.854     9.009    basesoc_time_sync_count[7]_i_4_n_0
    SLICE_X88Y123        LUT3 (Prop_lut3_I1_O)        0.097     9.106 f  basesoc_time_sync_count[7]_i_2/O
                         net (fo=10, routed)          1.607    10.713    basesoc_time_sync_count[7]_i_2_n_0
    SLICE_X88Y125        LUT4 (Prop_lut4_I3_O)        0.098    10.811 r  basesoc_time_sync_count[7]_i_1/O
                         net (fo=8, routed)           2.022    12.833    basesoc_time_sync_ping_i
    SLICE_X88Y123        FDSE                                         r  basesoc_time_sync_count_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.573    14.809    clk4_counter_clk
    SLICE_X88Y123        FDSE                                         r  basesoc_time_sync_count_reg[7]/C
                         clock pessimism              0.684    15.493    
                         clock uncertainty           -0.035    15.458    
    SLICE_X88Y123        FDSE (Setup_fdse_C_S)       -0.526    14.932    basesoc_time_sync_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -12.833    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 basesoc_time_gen_time0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 1.427ns (21.057%)  route 5.350ns (78.943%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 14.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.017     5.320    clk4_counter_clk
    SLICE_X88Y130        FDRE                                         r  basesoc_time_gen_time0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.393     5.713 r  basesoc_time_gen_time0_reg[16]/Q
                         net (fo=5, routed)           1.813     7.526    basesoc_time_gen_time0[16]
    SLICE_X85Y134        LUT4 (Prop_lut4_I3_O)        0.097     7.623 r  basesoc_ppsgenerator_time_next[63]_i_57/O
                         net (fo=1, routed)           0.000     7.623    basesoc_ppsgenerator_time_next[63]_i_57_n_0
    SLICE_X85Y134        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.018 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.018    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X85Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.107 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.107    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X85Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.196 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.196    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X85Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.285 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.285    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X85Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.374 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.374    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.463 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.579    10.042    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X85Y131        LUT2 (Prop_lut2_I0_O)        0.097    10.139 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          1.958    12.097    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X87Y129        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.342    14.578    clk4_counter_clk
    SLICE_X87Y129        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[10]/C
                         clock pessimism              0.360    14.938    
                         clock uncertainty           -0.035    14.903    
    SLICE_X87Y129        FDRE (Setup_fdre_C_CE)      -0.150    14.753    basesoc_ppsgenerator_time_next_reg[10]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                  2.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_latch_value_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.164ns (16.181%)  route 0.850ns (83.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.760     1.983    clk4_counter_clk
    SLICE_X46Y138        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDRE (Prop_fdre_C_Q)         0.164     2.147 r  basesoc_clkmeasurement4_counter_reg[55]/Q
                         net (fo=2, routed)           0.850     2.997    basesoc_clkmeasurement4_counter_reg[55]
    SLICE_X47Y139        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.176     2.587    clk4_counter_clk
    SLICE_X47Y139        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[55]/C
                         clock pessimism             -0.428     2.159    
    SLICE_X47Y139        FDRE (Hold_fdre_C_D)         0.047     2.206    basesoc_clkmeasurement4_latch_value_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.371ns (31.728%)  route 0.798ns (68.272%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.760     1.983    clk4_counter_clk
    SLICE_X46Y138        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDRE (Prop_fdre_C_Q)         0.164     2.147 r  basesoc_clkmeasurement4_counter_reg[55]/Q
                         net (fo=2, routed)           0.798     2.946    basesoc_clkmeasurement4_counter_reg[55]
    SLICE_X46Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     3.100 r  basesoc_clkmeasurement4_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.100    basesoc_clkmeasurement4_counter_reg[52]_i_1_n_0
    SLICE_X46Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.153 r  basesoc_clkmeasurement4_counter_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.153    basesoc_clkmeasurement4_counter_reg[56]_i_1_n_7
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.176     2.587    clk4_counter_clk
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[56]/C
                         clock pessimism             -0.428     2.159    
    SLICE_X46Y139        FDRE (Hold_fdre_C_D)         0.134     2.293    basesoc_clkmeasurement4_counter_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_latch_value_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.146%)  route 0.919ns (84.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.760     1.983    clk4_counter_clk
    SLICE_X46Y138        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDRE (Prop_fdre_C_Q)         0.164     2.147 r  basesoc_clkmeasurement4_counter_reg[53]/Q
                         net (fo=2, routed)           0.919     3.066    basesoc_clkmeasurement4_counter_reg[53]
    SLICE_X47Y139        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.176     2.587    clk4_counter_clk
    SLICE_X47Y139        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[53]/C
                         clock pessimism             -0.428     2.159    
    SLICE_X47Y139        FDRE (Hold_fdre_C_D)         0.046     2.205    basesoc_clkmeasurement4_latch_value_reg[53]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.384ns (32.479%)  route 0.798ns (67.521%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.760     1.983    clk4_counter_clk
    SLICE_X46Y138        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDRE (Prop_fdre_C_Q)         0.164     2.147 r  basesoc_clkmeasurement4_counter_reg[55]/Q
                         net (fo=2, routed)           0.798     2.946    basesoc_clkmeasurement4_counter_reg[55]
    SLICE_X46Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     3.100 r  basesoc_clkmeasurement4_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.100    basesoc_clkmeasurement4_counter_reg[52]_i_1_n_0
    SLICE_X46Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.166 r  basesoc_clkmeasurement4_counter_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.166    basesoc_clkmeasurement4_counter_reg[56]_i_1_n_5
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.176     2.587    clk4_counter_clk
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[58]/C
                         clock pessimism             -0.428     2.159    
    SLICE_X46Y139        FDRE (Hold_fdre_C_D)         0.134     2.293    basesoc_clkmeasurement4_counter_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.407ns (33.767%)  route 0.798ns (66.233%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.760     1.983    clk4_counter_clk
    SLICE_X46Y138        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDRE (Prop_fdre_C_Q)         0.164     2.147 r  basesoc_clkmeasurement4_counter_reg[55]/Q
                         net (fo=2, routed)           0.798     2.946    basesoc_clkmeasurement4_counter_reg[55]
    SLICE_X46Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     3.100 r  basesoc_clkmeasurement4_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.100    basesoc_clkmeasurement4_counter_reg[52]_i_1_n_0
    SLICE_X46Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     3.189 r  basesoc_clkmeasurement4_counter_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.189    basesoc_clkmeasurement4_counter_reg[56]_i_1_n_6
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.176     2.587    clk4_counter_clk
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[57]/C
                         clock pessimism             -0.428     2.159    
    SLICE_X46Y139        FDRE (Hold_fdre_C_D)         0.134     2.293    basesoc_clkmeasurement4_counter_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.189    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 FDPE_55/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.148ns (14.444%)  route 0.877ns (85.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.763     1.987    clk4_counter_clk
    SLICE_X48Y138        FDPE                                         r  FDPE_55/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y138        FDPE (Prop_fdpe_C_Q)         0.148     2.135 r  FDPE_55/Q
                         net (fo=128, routed)         0.877     3.011    clk4_counter_rst
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.176     2.587    clk4_counter_clk
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[56]/C
                         clock pessimism             -0.428     2.159    
    SLICE_X46Y139        FDRE (Hold_fdre_C_R)        -0.044     2.115    basesoc_clkmeasurement4_counter_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 FDPE_55/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.148ns (14.444%)  route 0.877ns (85.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.763     1.987    clk4_counter_clk
    SLICE_X48Y138        FDPE                                         r  FDPE_55/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y138        FDPE (Prop_fdpe_C_Q)         0.148     2.135 r  FDPE_55/Q
                         net (fo=128, routed)         0.877     3.011    clk4_counter_rst
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.176     2.587    clk4_counter_clk
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[57]/C
                         clock pessimism             -0.428     2.159    
    SLICE_X46Y139        FDRE (Hold_fdre_C_R)        -0.044     2.115    basesoc_clkmeasurement4_counter_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 FDPE_55/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.148ns (14.444%)  route 0.877ns (85.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.763     1.987    clk4_counter_clk
    SLICE_X48Y138        FDPE                                         r  FDPE_55/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y138        FDPE (Prop_fdpe_C_Q)         0.148     2.135 r  FDPE_55/Q
                         net (fo=128, routed)         0.877     3.011    clk4_counter_rst
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.176     2.587    clk4_counter_clk
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[58]/C
                         clock pessimism             -0.428     2.159    
    SLICE_X46Y139        FDRE (Hold_fdre_C_R)        -0.044     2.115    basesoc_clkmeasurement4_counter_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 FDPE_55/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.148ns (14.444%)  route 0.877ns (85.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.763     1.987    clk4_counter_clk
    SLICE_X48Y138        FDPE                                         r  FDPE_55/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y138        FDPE (Prop_fdpe_C_Q)         0.148     2.135 r  FDPE_55/Q
                         net (fo=128, routed)         0.877     3.011    clk4_counter_rst
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.176     2.587    clk4_counter_clk
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[59]/C
                         clock pessimism             -0.428     2.159    
    SLICE_X46Y139        FDRE (Hold_fdre_C_R)        -0.044     2.115    basesoc_clkmeasurement4_counter_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.409ns (33.877%)  route 0.798ns (66.123%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.760     1.983    clk4_counter_clk
    SLICE_X46Y138        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDRE (Prop_fdre_C_Q)         0.164     2.147 r  basesoc_clkmeasurement4_counter_reg[55]/Q
                         net (fo=2, routed)           0.798     2.946    basesoc_clkmeasurement4_counter_reg[55]
    SLICE_X46Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     3.100 r  basesoc_clkmeasurement4_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.100    basesoc_clkmeasurement4_counter_reg[52]_i_1_n_0
    SLICE_X46Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     3.191 r  basesoc_clkmeasurement4_counter_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.191    basesoc_clkmeasurement4_counter_reg[56]_i_1_n_4
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.176     2.587    clk4_counter_clk
    SLICE_X46Y139        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[59]/C
                         clock pessimism             -0.428     2.159    
    SLICE_X46Y139        FDRE (Hold_fdre_C_D)         0.134     2.293    basesoc_clkmeasurement4_counter_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.898    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { si5351_clk1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y138  FDPE_54/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y138  FDPE_55/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y125  basesoc_clkmeasurement4_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y127  basesoc_clkmeasurement4_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y127  basesoc_clkmeasurement4_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y128  basesoc_clkmeasurement4_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y128  basesoc_clkmeasurement4_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y128  basesoc_clkmeasurement4_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y128  basesoc_clkmeasurement4_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y129  basesoc_clkmeasurement4_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y138  FDPE_54/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y138  FDPE_54/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y138  FDPE_55/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y138  FDPE_55/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y125  basesoc_clkmeasurement4_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y125  basesoc_clkmeasurement4_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y127  basesoc_clkmeasurement4_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y127  basesoc_clkmeasurement4_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y127  basesoc_clkmeasurement4_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y127  basesoc_clkmeasurement4_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y138  FDPE_54/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y138  FDPE_54/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y138  FDPE_55/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y138  FDPE_55/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y125  basesoc_clkmeasurement4_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y125  basesoc_clkmeasurement4_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y127  basesoc_clkmeasurement4_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y127  basesoc_clkmeasurement4_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y127  basesoc_clkmeasurement4_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y127  basesoc_clkmeasurement4_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y31      BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout0
  To Clock:  basesoc_s7pciephy_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.031ns,  Total Violation       -0.031ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUFGCTRL/S0
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout0 fall@4.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.341ns (45.526%)  route 0.408ns (54.474%))
  Logic Levels:           0  
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 8.374 - 4.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.250     5.951    pclk_clk
    SLICE_X83Y146        FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.341     6.292 f  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, routed)           0.408     6.700    basesoc_s7pciephy_pclk_sel
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  BUFGCTRL/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 fall edge)
                                                      4.000     4.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 f  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     6.623 f  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     8.271 f  BUFG_4/O
                         net (fo=62, routed)          0.103     8.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  BUFGCTRL/I0
                         clock pessimism              0.245     8.620    
                         clock uncertainty           -0.071     8.549    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.118     8.431    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.361ns (11.880%)  route 2.678ns (88.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 13.762 - 8.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.678     9.153    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315    13.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism              0.322    14.084    
                         clock uncertainty           -0.071    14.013    
    SLICE_X44Y243        FDRE (Setup_fdre_C_R)       -0.478    13.535    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.361ns (11.880%)  route 2.678ns (88.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 13.762 - 8.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.678     9.153    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315    13.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[18]/C
                         clock pessimism              0.322    14.084    
                         clock uncertainty           -0.071    14.013    
    SLICE_X44Y243        FDRE (Setup_fdre_C_R)       -0.478    13.535    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[18]
  -------------------------------------------------------------------
                         required time                         13.535    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.361ns (11.880%)  route 2.678ns (88.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 13.762 - 8.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.678     9.153    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X45Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315    13.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                         clock pessimism              0.322    14.084    
                         clock uncertainty           -0.071    14.013    
    SLICE_X45Y243        FDRE (Setup_fdre_C_R)       -0.419    13.594    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.361ns (11.880%)  route 2.678ns (88.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 13.762 - 8.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.678     9.153    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X45Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315    13.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
                         clock pessimism              0.322    14.084    
                         clock uncertainty           -0.071    14.013    
    SLICE_X45Y243        FDRE (Setup_fdre_C_R)       -0.419    13.594    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.361ns (12.884%)  route 2.441ns (87.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.441     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.478    13.534    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.361ns (12.884%)  route 2.441ns (87.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.441     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.478    13.534    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.361ns (12.884%)  route 2.441ns (87.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.441     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.478    13.534    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.361ns (12.884%)  route 2.441ns (87.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.441     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.478    13.534    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.361ns (12.884%)  route 2.441ns (87.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 13.761 - 8.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.441     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314    13.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
                         clock pessimism              0.322    14.083    
                         clock uncertainty           -0.071    14.012    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.478    13.534    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.534    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  4.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.886%)  route 0.503ns (78.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.503     3.334    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[8]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[8])
                                                      0.491     3.261    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.258%)  route 0.492ns (77.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/Q
                         net (fo=1, routed)           0.492     3.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[0])
                                                      0.466     3.236    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.530%)  route 0.485ns (77.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.485     3.315    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_valid
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0VALID)
                                                      0.457     3.227    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.251%)  route 0.485ns (74.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y221        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.485     3.339    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_6[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHARISK[0])
                                                      0.479     3.249    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.671     2.699    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X47Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y245        FDRE (Prop_fdre_C_Q)         0.141     2.840 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     2.894    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[5]
    SLICE_X47Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.946     3.356    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X47Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/C
                         clock pessimism             -0.657     2.699    
    SLICE_X47Y245        FDRE (Hold_fdre_C_D)         0.076     2.775    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.672     2.644    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y247        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y247        FDRE (Prop_fdre_C_Q)         0.141     2.785 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[15]/Q
                         net (fo=1, routed)           0.055     2.839    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[15]
    SLICE_X51Y247        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.947     3.295    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y247        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[15]/C
                         clock pessimism             -0.651     2.644    
    SLICE_X51Y247        FDRE (Hold_fdre_C_D)         0.075     2.719    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.670     2.642    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y242        FDRE (Prop_fdre_C_Q)         0.141     2.783 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     2.837    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[4]
    SLICE_X51Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.945     3.293    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[4]/C
                         clock pessimism             -0.651     2.642    
    SLICE_X51Y242        FDRE (Hold_fdre_C_D)         0.075     2.717    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.671     2.643    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y245        FDRE (Prop_fdre_C_Q)         0.141     2.784 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     2.838    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[5]
    SLICE_X51Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.946     3.294    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[5]/C
                         clock pessimism             -0.651     2.643    
    SLICE_X51Y245        FDRE (Hold_fdre_C_D)         0.075     2.718    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.671     2.643    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y244        FDRE (Prop_fdre_C_Q)         0.141     2.784 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     2.838    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[6]
    SLICE_X51Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.946     3.294    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y244        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[6]/C
                         clock pessimism             -0.651     2.643    
    SLICE_X51Y244        FDRE (Hold_fdre_C_D)         0.075     2.718    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.671     2.643    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y246        FDRE (Prop_fdre_C_Q)         0.141     2.784 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[8]/Q
                         net (fo=1, routed)           0.055     2.838    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[8]
    SLICE_X51Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.946     3.294    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[8]/C
                         clock pessimism             -0.651     2.643    
    SLICE_X51Y246        FDRE (Hold_fdre_C_D)         0.075     2.718    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK     n/a               5.714         8.000       2.286      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         8.000       4.000      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     BUFGCTRL/I0              n/a               1.592         8.000       6.408      BUFGCTRL_X0Y2       BUFGCTRL/I0
Min Period        n/a     BUFG/I                   n/a               1.592         8.000       6.408      BUFGCTRL_X0Y1       BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a               1.249         8.000       6.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT0
Min Period        n/a     FDRE/C                   n/a               1.000         8.000       7.000      SLICE_X83Y146       basesoc_s7pciephy_pclk_sel_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a               213.360       8.000       205.360    MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.591       -0.031     PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.566       0.074      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout1
  To Clock:  basesoc_s7pciephy_clkout1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.144ns,  Total Violation       -0.144ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.031ns,  Total Violation       -0.031ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BUFGCTRL/S1
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (basesoc_s7pciephy_clkout1 fall@2.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.341ns (54.178%)  route 0.288ns (45.822%))
  Logic Levels:           0  
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 6.374 - 2.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.250     5.951    pclk_clk
    SLICE_X83Y146        FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.341     6.292 r  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, routed)           0.288     6.581    basesoc_s7pciephy_pclk_sel
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  BUFGCTRL/S1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 f  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.623 f  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     6.271 f  BUFG_5/O
                         net (fo=1, routed)           0.103     6.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  BUFGCTRL/I1
                         clock pessimism              0.245     6.620    
                         clock uncertainty           -0.065     6.555    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.118     6.437    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.361ns (11.880%)  route 2.678ns (88.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.678     9.153    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X44Y243        FDRE (Setup_fdre_C_R)       -0.478     9.541    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.361ns (11.880%)  route 2.678ns (88.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.678     9.153    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X44Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X44Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[18]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X44Y243        FDRE (Setup_fdre_C_R)       -0.478     9.541    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[18]
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.361ns (11.880%)  route 2.678ns (88.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.678     9.153    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X45Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X45Y243        FDRE (Setup_fdre_C_R)       -0.419     9.600    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.361ns (11.880%)  route 2.678ns (88.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 9.762 - 4.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.678     9.153    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X45Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.315     9.762    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X45Y243        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
                         clock pessimism              0.322    10.084    
                         clock uncertainty           -0.065    10.019    
    SLICE_X45Y243        FDRE (Setup_fdre_C_R)       -0.419     9.600    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.361ns (12.884%)  route 2.441ns (87.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.441     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.478     9.540    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.361ns (12.884%)  route 2.441ns (87.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.441     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.478     9.540    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.361ns (12.884%)  route 2.441ns (87.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.441     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.478     9.540    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.361ns (12.884%)  route 2.441ns (87.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.441     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.478     9.540    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.361ns (12.884%)  route 2.441ns (87.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.761ns = ( 9.761 - 4.000 ) 
    Source Clock Delay      (SCD):    6.114ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.412     6.114    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y231        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_fdre_C_Q)         0.361     6.475 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.441     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.314     9.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X42Y246        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
                         clock pessimism              0.322    10.083    
                         clock uncertainty           -0.065    10.018    
    SLICE_X42Y246        FDRE (Setup_fdre_C_R)       -0.478     9.540    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.540    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  0.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.886%)  route 0.503ns (78.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.503     3.334    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[8]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[8])
                                                      0.491     3.261    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.258%)  route 0.492ns (77.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/Q
                         net (fo=1, routed)           0.492     3.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[0])
                                                      0.466     3.236    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.530%)  route 0.485ns (77.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.485     3.315    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_valid
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0VALID)
                                                      0.457     3.227    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.164ns (25.251%)  route 0.485ns (74.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y221        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.485     3.339    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_6[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHARISK[0])
                                                      0.479     3.249    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.671     2.699    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X47Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y245        FDRE (Prop_fdre_C_Q)         0.141     2.840 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     2.894    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[5]
    SLICE_X47Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.946     3.356    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X47Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/C
                         clock pessimism             -0.657     2.699    
    SLICE_X47Y245        FDRE (Hold_fdre_C_D)         0.076     2.775    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.666     2.694    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/pipe_pclk_in
    SLICE_X51Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y233        FDRE (Prop_fdre_C_Q)         0.141     2.835 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.889    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1
    SLICE_X51Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.939     3.349    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/pipe_pclk_in
    SLICE_X51Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg2_reg/C
                         clock pessimism             -0.655     2.694    
    SLICE_X51Y233        FDRE (Hold_fdre_C_D)         0.075     2.769    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.658     2.686    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y224        FDRE (Prop_fdre_C_Q)         0.141     2.827 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.881    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg1
    SLICE_X47Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.930     3.340    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg2_reg/C
                         clock pessimism             -0.654     2.686    
    SLICE_X47Y224        FDRE (Hold_fdre_C_D)         0.075     2.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxresetdone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.670     2.698    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X51Y240        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y240        FDRE (Prop_fdre_C_Q)         0.141     2.839 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.893    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxresetdone_reg1
    SLICE_X51Y240        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxresetdone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.945     3.355    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X51Y240        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxresetdone_reg2_reg/C
                         clock pessimism             -0.657     2.698    
    SLICE_X51Y240        FDRE (Hold_fdre_C_D)         0.075     2.773    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxresetdone_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.669     2.697    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X51Y238        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y238        FDRE (Prop_fdre_C_Q)         0.141     2.838 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.892    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg1
    SLICE_X51Y238        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.944     3.354    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X51Y238        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg2_reg/C
                         clock pessimism             -0.657     2.697    
    SLICE_X51Y238        FDRE (Hold_fdre_C_D)         0.075     2.772    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txresetdone_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C
                            (rising edge-triggered cell FDCE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/D
                            (rising edge-triggered cell FDCE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.355ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.670     2.698    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X45Y211        FDCE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y211        FDCE (Prop_fdce_C_Q)         0.141     2.839 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.893    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1
    SLICE_X45Y211        FDCE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.945     3.355    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X45Y211        FDCE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C
                         clock pessimism             -0.657     2.698    
    SLICE_X45Y211        FDCE (Hold_fdce_C_D)         0.075     2.773    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         4.000       0.000      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     BUFGCTRL/I1              n/a               1.592         4.000       2.408      BUFGCTRL_X0Y2       BUFGCTRL/I1
Min Period        n/a     BUFG/I                   n/a               1.592         4.000       2.408      BUFGCTRL_X0Y3       BUFG_5/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a               1.249         4.000       2.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT1
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X83Y146       basesoc_s7pciephy_pclk_sel_reg/C
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X66Y189       impl_xilinxmultiregimpl21_regs0_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a               213.360       4.000       209.360    MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X42Y183       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.591       -0.031     PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.566       0.074      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout2
  To Clock:  basesoc_s7pciephy_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        4.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.542ns (20.376%)  route 2.118ns (79.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 13.693 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[7])
                                                      0.542     6.548 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[7]
                         net (fo=4, routed)           2.118     8.666    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[7]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.421    13.693    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.005    
                         clock uncertainty           -0.071    13.934    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.492    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.545ns (24.009%)  route 1.725ns (75.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[9])
                                                      0.545     6.551 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[9]
                         net (fo=4, routed)           1.725     8.276    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[9]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.545ns (25.777%)  route 1.569ns (74.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[0])
                                                      0.545     6.551 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[0]
                         net (fo=4, routed)           1.569     8.121    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[0]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.549ns (26.089%)  route 1.555ns (73.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[10])
                                                      0.549     6.555 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[10]
                         net (fo=4, routed)           1.555     8.111    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[10]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.544ns (22.974%)  route 1.824ns (77.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.696ns = ( 13.696 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[4])
                                                      0.544     6.550 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[4]
                         net (fo=4, routed)           1.824     8.374    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXWADDR[4]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.424    13.696    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    14.008    
                         clock uncertainty           -0.071    13.937    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.442    13.495    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.542ns (23.012%)  route 1.813ns (76.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.695ns = ( 13.695 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[7])
                                                      0.542     6.548 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[7]
                         net (fo=4, routed)           1.813     8.362    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/MIMTXRADDR[7]
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.423    13.695    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.007    
                         clock uncertainty           -0.071    13.936    
    RAMB36_X1Y40         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.494    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.548ns (23.328%)  route 1.801ns (76.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.696ns = ( 13.696 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[0])
                                                      0.548     6.554 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[0]
                         net (fo=4, routed)           1.801     8.355    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXWADDR[0]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.424    13.696    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    14.008    
                         clock uncertainty           -0.071    13.937    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    13.495    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.526ns (25.042%)  route 1.574ns (74.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXREN)
                                                      0.526     6.532 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXREN
                         net (fo=4, routed)           1.574     8.107    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/mim_tx_ren
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    13.294    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.294    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.519ns (26.255%)  route 1.458ns (73.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[1])
                                                      0.519     6.525 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[1]
                         net (fo=4, routed)           1.458     7.983    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[1]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.509ns (22.488%)  route 1.754ns (77.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 13.692 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[10])
                                                      0.509     6.515 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[10]
                         net (fo=4, routed)           1.754     8.270    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXWADDR[10]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.420    13.692    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    14.004    
                         clock uncertainty           -0.071    13.933    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.442    13.491    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.491    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  5.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.977%)  route 0.568ns (85.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.035ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[7])
                                                      0.100     5.754 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[7]
                         net (fo=1, routed)           0.568     6.322    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.518     6.035    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.723    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.316    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           6.322    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.098ns (14.180%)  route 0.593ns (85.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.035ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[17])
                                                      0.098     5.752 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[17]
                         net (fo=1, routed)           0.593     6.345    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[17]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.518     6.035    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.723    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.593     6.316    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           6.345    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.067ns (9.246%)  route 0.658ns (90.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[56])
                                                      0.067     5.721 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[56]
                         net (fo=1, routed)           0.658     6.379    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[2]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.379    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.060ns (8.245%)  route 0.668ns (91.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[58])
                                                      0.060     5.714 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[58]
                         net (fo=1, routed)           0.668     6.382    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[4]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.382    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.081ns (11.099%)  route 0.649ns (88.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[67])
                                                      0.081     5.735 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[67]
                         net (fo=1, routed)           0.649     6.384    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[13]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.384    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.086ns (11.753%)  route 0.646ns (88.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[61])
                                                      0.086     5.740 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[61]
                         net (fo=1, routed)           0.646     6.386    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.386    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.073ns (9.772%)  route 0.674ns (90.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.053ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[30])
                                                      0.073     5.727 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[30]
                         net (fo=1, routed)           0.674     6.401    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/wdata[12]
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.536     6.053    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.741    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.593     6.334    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.334    
                         arrival time                           6.401    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.047ns (7.994%)  route 0.541ns (92.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.278ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_6/O
                         net (fo=17, routed)          0.703     2.675    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[67])
                                                      0.047     2.722 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[67]
                         net (fo=1, routed)           0.541     3.263    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/wdata[13]
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_6/O
                         net (fo=17, routed)          0.930     3.278    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.381     2.897    
    RAMB36_X1Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     3.193    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.087ns (11.732%)  route 0.655ns (88.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[57])
                                                      0.087     5.741 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[57]
                         net (fo=1, routed)           0.655     6.396    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[3]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.396    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.047ns (7.912%)  route 0.547ns (92.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.278ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_6/O
                         net (fo=17, routed)          0.703     2.675    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[58])
                                                      0.047     2.722 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[58]
                         net (fo=1, routed)           0.547     3.269    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/wdata[4]
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_6/O
                         net (fo=17, routed)          0.930     3.278    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.381     2.897    
    RAMB36_X1Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     3.193    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                4.000         8.000       4.000      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y44     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y44     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y46     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y46     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y43     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y43     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y42     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.527       0.033      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.381       0.259      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 FDPE_20/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_21/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    5.769ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.252     5.769    pcie_clk
    SLICE_X44Y180        FDPE                                         r  FDPE_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y180        FDPE (Prop_fdpe_C_Q)         0.393     6.162 r  FDPE_20/Q
                         net (fo=1, routed)           0.122     6.284    impl_xilinxasyncresetsynchronizerimpl10_rst_meta
    SLICE_X44Y180        FDPE                                         r  FDPE_21/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.153     7.425    pcie_clk
    SLICE_X44Y180        FDPE                                         r  FDPE_21/C
                         clock pessimism              0.344     7.769    
                         clock uncertainty           -0.071     7.697    
    SLICE_X44Y180        FDPE (Setup_fdpe_C_D)       -0.012     7.685    FDPE_21
  -------------------------------------------------------------------
                         required time                          7.685    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FDPE_18/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_19/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    5.769ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.252     5.769    pcie_clk
    SLICE_X44Y180        FDPE                                         r  FDPE_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y180        FDPE (Prop_fdpe_C_Q)         0.393     6.162 r  FDPE_18/Q
                         net (fo=1, routed)           0.122     6.284    impl_xilinxasyncresetsynchronizerimpl9_rst_meta
    SLICE_X44Y180        FDPE                                         r  FDPE_19/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.153     7.425    pcie_clk
    SLICE_X44Y180        FDPE                                         r  FDPE_19/C
                         clock pessimism              0.344     7.769    
                         clock uncertainty           -0.071     7.697    
    SLICE_X44Y180        FDPE (Setup_fdpe_C_D)       -0.001     7.696    FDPE_19
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 FDPE_26/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_27/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    5.769ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.252     5.769    pcie_clk
    SLICE_X44Y180        FDPE                                         r  FDPE_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y180        FDPE (Prop_fdpe_C_Q)         0.393     6.162 r  FDPE_26/Q
                         net (fo=1, routed)           0.122     6.284    impl_xilinxasyncresetsynchronizerimpl13_rst_meta
    SLICE_X44Y180        FDPE                                         r  FDPE_27/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.153     7.425    pcie_clk
    SLICE_X44Y180        FDPE                                         r  FDPE_27/C
                         clock pessimism              0.344     7.769    
                         clock uncertainty           -0.071     7.697    
    SLICE_X44Y180        FDPE (Setup_fdpe_C_D)        0.002     7.699    FDPE_27
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 FDPE_48/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_49/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.463ns  (logic 0.341ns (73.673%)  route 0.122ns (26.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.528ns
    Source Clock Delay      (SCD):    5.875ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.359     5.875    pcie_clk
    SLICE_X21Y148        FDPE                                         r  FDPE_48/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDPE (Prop_fdpe_C_Q)         0.341     6.216 r  FDPE_48/Q
                         net (fo=1, routed)           0.122     6.338    impl_xilinxasyncresetsynchronizerimpl24_rst_meta
    SLICE_X21Y148        FDPE                                         r  FDPE_49/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.257     7.528    pcie_clk
    SLICE_X21Y148        FDPE                                         r  FDPE_49/C
                         clock pessimism              0.347     7.875    
                         clock uncertainty           -0.071     7.804    
    SLICE_X21Y148        FDPE (Setup_fdpe_C_D)       -0.026     7.778    FDPE_49
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 2.642ns (41.190%)  route 3.772ns (58.810%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 13.587 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.283     5.800    pcie_clk
    RAMB18_X2Y70         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.646 f  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.232     8.877    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X41Y187        LUT3 (Prop_lut3_I1_O)        0.097     8.974 f  pcie_s7_i_73/O
                         net (fo=9, routed)           1.266    10.241    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X44Y208        LUT3 (Prop_lut3_I0_O)        0.255    10.496 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3/O
                         net (fo=2, routed)           0.477    10.973    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3_n_0
    SLICE_X44Y204        LUT6 (Prop_lut6_I5_O)        0.250    11.223 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10/O
                         net (fo=1, routed)           0.488    11.711    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10_n_0
    SLICE_X45Y208        LUT6 (Prop_lut6_I5_O)        0.097    11.808 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_5/O
                         net (fo=2, routed)           0.309    12.117    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_trig
    SLICE_X44Y207        LUT5 (Prop_lut5_I3_O)        0.097    12.214 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_1/O
                         net (fo=1, routed)           0.000    12.214    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl0
    SLICE_X44Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.315    13.587    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X44Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/C
                         clock pessimism              0.251    13.838    
                         clock uncertainty           -0.071    13.767    
    SLICE_X44Y207        FDRE (Setup_fdre_C_D)        0.070    13.837    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg
  -------------------------------------------------------------------
                         required time                         13.837    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 2.642ns (41.720%)  route 3.691ns (58.280%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.283     5.800    pcie_clk
    RAMB18_X2Y70         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.646 r  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.232     8.877    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X41Y187        LUT3 (Prop_lut3_I1_O)        0.097     8.974 r  pcie_s7_i_73/O
                         net (fo=9, routed)           1.266    10.241    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X44Y208        LUT3 (Prop_lut3_I0_O)        0.255    10.496 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3/O
                         net (fo=2, routed)           0.477    10.973    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3_n_0
    SLICE_X44Y204        LUT6 (Prop_lut6_I5_O)        0.250    11.223 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10/O
                         net (fo=1, routed)           0.488    11.711    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10_n_0
    SLICE_X45Y208        LUT6 (Prop_lut6_I5_O)        0.097    11.808 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_5/O
                         net (fo=2, routed)           0.228    12.035    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_trig
    SLICE_X43Y207        LUT3 (Prop_lut3_I0_O)        0.097    12.132 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_i_1/O
                         net (fo=1, routed)           0.000    12.132    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_i_1_n_0
    SLICE_X43Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X43Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/C
                         clock pessimism              0.251    13.837    
                         clock uncertainty           -0.071    13.766    
    SLICE_X43Y207        FDRE (Setup_fdre_C_D)        0.032    13.798    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg
  -------------------------------------------------------------------
                         required time                         13.798    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTCFGGNT
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 2.279ns (40.557%)  route 3.340ns (59.443%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns = ( 13.654 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.283     5.800    pcie_clk
    RAMB18_X2Y70         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.646 r  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.232     8.877    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X41Y187        LUT3 (Prop_lut3_I1_O)        0.097     8.974 r  pcie_s7_i_73/O
                         net (fo=9, routed)           1.266    10.241    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X44Y208        LUT5 (Prop_lut5_I3_O)        0.239    10.480 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36/O
                         net (fo=3, routed)           0.423    10.903    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36_n_0
    SLICE_X44Y207        LUT4 (Prop_lut4_I1_O)        0.097    11.000 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_30/O
                         net (fo=1, routed)           0.419    11.419    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_tcfg_gnt
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTCFGGNT
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.383    13.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism              0.251    13.905    
                         clock uncertainty           -0.071    13.834    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_USERCLK2_TRNTCFGGNT)
                                                     -0.085    13.749    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                         -11.419    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 2.376ns (44.648%)  route 2.946ns (55.352%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 13.587 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.283     5.800    pcie_clk
    RAMB18_X2Y70         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.646 f  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.232     8.877    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X41Y187        LUT3 (Prop_lut3_I1_O)        0.097     8.974 f  pcie_s7_i_73/O
                         net (fo=9, routed)           1.266    10.241    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X44Y208        LUT5 (Prop_lut5_I3_O)        0.239    10.480 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36/O
                         net (fo=3, routed)           0.221    10.701    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36_n_0
    SLICE_X44Y207        LUT6 (Prop_lut6_I3_O)        0.097    10.798 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_26/O
                         net (fo=2, routed)           0.226    11.024    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pm_turnoff_ok_n
    SLICE_X45Y207        LUT2 (Prop_lut2_I0_O)        0.097    11.121 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_i_1/O
                         net (fo=1, routed)           0.000    11.121    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_i_1_n_0
    SLICE_X45Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.315    13.587    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X45Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg/C
                         clock pessimism              0.251    13.838    
                         clock uncertainty           -0.071    13.767    
    SLICE_X45Y207        FDRE (Setup_fdre_C_D)        0.030    13.797    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 2.279ns (46.615%)  route 2.610ns (53.385%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.283     5.800    pcie_clk
    RAMB18_X2Y70         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y70         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.646 f  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.232     8.877    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X41Y187        LUT3 (Prop_lut3_I1_O)        0.097     8.974 f  pcie_s7_i_73/O
                         net (fo=9, routed)           1.266    10.241    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X44Y208        LUT5 (Prop_lut5_I3_O)        0.239    10.480 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36/O
                         net (fo=3, routed)           0.112    10.592    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36_n_0
    SLICE_X44Y208        LUT6 (Prop_lut6_I4_O)        0.097    10.689 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_i_1/O
                         net (fo=1, routed)           0.000    10.689    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_i_1_n_0
    SLICE_X44Y208        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X44Y208        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_reg/C
                         clock pessimism              0.251    13.837    
                         clock uncertainty           -0.071    13.766    
    SLICE_X44Y208        FDRE (Setup_fdre_C_D)        0.070    13.836    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_reg
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 1.762ns (39.383%)  route 2.712ns (60.616%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns = ( 13.431 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.424     5.941    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X44Y203        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y203        FDRE (Prop_fdre_C_Q)         0.393     6.334 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[29]/Q
                         net (fo=6, routed)           1.017     7.351    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/Q[3]
    SLICE_X46Y196        LUT4 (Prop_lut4_I1_O)        0.097     7.448 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter[3]_i_7/O
                         net (fo=1, routed)           0.000     7.448    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/S[1]
    SLICE_X46Y196        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.850 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.850    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[3]_i_2_n_0
    SLICE_X46Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.942 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.942    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[7]_i_2_n_0
    SLICE_X46Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.165 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_pkt_len_counter_reg[10]_i_2/O[1]
                         net (fo=2, routed)           0.702     8.867    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len[9]
    SLICE_X52Y198        LUT5 (Prop_lut5_I2_O)        0.219     9.086 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_tkeep[4]_i_4/O
                         net (fo=1, routed)           0.469     9.555    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_tkeep[4]_i_4_n_0
    SLICE_X52Y198        LUT6 (Prop_lut6_I2_O)        0.239     9.794 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_tkeep[4]_i_2/O
                         net (fo=5, routed)           0.524    10.318    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_tkeep[4]_i_7_0
    SLICE_X47Y196        LUT5 (Prop_lut5_I3_O)        0.097    10.415 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_tlast_i_1/O
                         net (fo=1, routed)           0.000    10.415    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg_0
    SLICE_X47Y196        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.159    13.431    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X47Y196        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg/C
                         clock pessimism              0.251    13.682    
                         clock uncertainty           -0.071    13.611    
    SLICE_X47Y196        FDRE (Setup_fdre_C_D)        0.032    13.643    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg
  -------------------------------------------------------------------
                         required time                         13.643    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  3.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[51]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.141ns (15.088%)  route 0.793ns (84.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.612     2.583    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y188        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y188        FDRE (Prop_fdre_C_Q)         0.141     2.724 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/Q
                         net (fo=1, routed)           0.793     3.518    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[51]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[51]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[51])
                                                      0.486     3.431    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.518    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement1_counter_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_clkmeasurement1_counter_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.373ns (75.711%)  route 0.120ns (24.289%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.625     2.596    pcie_clk
    SLICE_X20Y149        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y149        FDRE (Prop_fdre_C_Q)         0.164     2.760 r  basesoc_clkmeasurement1_counter_reg[58]/Q
                         net (fo=2, routed)           0.119     2.879    basesoc_clkmeasurement1_counter_reg[58]
    SLICE_X20Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     3.035 r  basesoc_clkmeasurement1_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.036    basesoc_clkmeasurement1_counter_reg[56]_i_1_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.089 r  basesoc_clkmeasurement1_counter_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.089    basesoc_clkmeasurement1_counter_reg[60]_i_1_n_7
    SLICE_X20Y150        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.894     3.242    pcie_clk
    SLICE_X20Y150        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[60]/C
                         clock pessimism             -0.376     2.866    
    SLICE_X20Y150        FDRE (Hold_fdre_C_D)         0.134     3.000    basesoc_clkmeasurement1_counter_reg[60]
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTEOF
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.148ns (24.935%)  route 0.446ns (75.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.670     2.642    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X42Y210        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y210        FDRE (Prop_fdre_C_Q)         0.148     2.790 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tlast_reg/Q
                         net (fo=2, routed)           0.446     3.235    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_teof
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTEOF
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.614     2.712    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTEOF)
                                                      0.433     3.145    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tsrc_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTSRCRDY
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.858%)  route 0.496ns (75.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.670     2.642    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X42Y210        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tsrc_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y210        FDRE (Prop_fdre_C_Q)         0.164     2.806 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tsrc_rdy_reg/Q
                         net (fo=2, routed)           0.496     3.301    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_tsrc_rdy
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTSRCRDY
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.614     2.712    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTSRCRDY)
                                                      0.499     3.211    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[62]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.465%)  route 0.757ns (85.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.613     2.584    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y192        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y192        FDRE (Prop_fdre_C_Q)         0.128     2.712 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[30]/Q
                         net (fo=1, routed)           0.757     3.469    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[62]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[62]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[62])
                                                      0.424     3.369    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.469    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement1_counter_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_clkmeasurement1_counter_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.386ns (76.336%)  route 0.120ns (23.664%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.625     2.596    pcie_clk
    SLICE_X20Y149        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y149        FDRE (Prop_fdre_C_Q)         0.164     2.760 r  basesoc_clkmeasurement1_counter_reg[58]/Q
                         net (fo=2, routed)           0.119     2.879    basesoc_clkmeasurement1_counter_reg[58]
    SLICE_X20Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     3.035 r  basesoc_clkmeasurement1_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.036    basesoc_clkmeasurement1_counter_reg[56]_i_1_n_0
    SLICE_X20Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.102 r  basesoc_clkmeasurement1_counter_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.102    basesoc_clkmeasurement1_counter_reg[60]_i_1_n_5
    SLICE_X20Y150        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.894     3.242    pcie_clk
    SLICE_X20Y150        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[62]/C
                         clock pessimism             -0.376     2.866    
    SLICE_X20Y150        FDRE (Hold_fdre_C_D)         0.134     3.000    basesoc_clkmeasurement1_counter_reg[62]
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[58]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.128ns (14.448%)  route 0.758ns (85.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.613     2.584    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y192        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y192        FDRE (Prop_fdre_C_Q)         0.128     2.712 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[26]/Q
                         net (fo=1, routed)           0.758     3.470    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[58]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[58]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[58])
                                                      0.412     3.357    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[17]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.077%)  route 0.794ns (84.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X37Y193        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y193        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[49]/Q
                         net (fo=1, routed)           0.794     3.520    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[17]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[17]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[17])
                                                      0.457     3.402    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.402    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_48/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_49/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    2.596ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.625     2.596    pcie_clk
    SLICE_X21Y148        FDPE                                         r  FDPE_48/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y148        FDPE (Prop_fdpe_C_Q)         0.141     2.737 r  FDPE_48/Q
                         net (fo=1, routed)           0.055     2.792    impl_xilinxasyncresetsynchronizerimpl24_rst_meta
    SLICE_X21Y148        FDPE                                         r  FDPE_49/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.897     3.244    pcie_clk
    SLICE_X21Y148        FDPE                                         r  FDPE_49/C
                         clock pessimism             -0.648     2.596    
    SLICE_X21Y148        FDPE (Hold_fdpe_C_D)         0.075     2.671    FDPE_49
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.672     2.644    pcie_s7/inst/inst/phy_lnk_up_cdc/dest_clk
    SLICE_X43Y206        FDRE                                         r  pcie_s7/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y206        FDRE (Prop_fdre_C_Q)         0.141     2.785 r  pcie_s7/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.839    pcie_s7/inst/inst/phy_lnk_up_cdc/syncstages_ff[0]
    SLICE_X43Y206        FDRE                                         r  pcie_s7/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.947     3.295    pcie_s7/inst/inst/phy_lnk_up_cdc/dest_clk
    SLICE_X43Y206        FDRE                                         r  pcie_s7/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[1]/C
                         clock pessimism             -0.651     2.644    
    SLICE_X43Y206        FDRE (Hold_fdre_C_D)         0.075     2.719    pcie_s7/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a            4.000         8.000       4.000      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB36_X2Y34     storage_4_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB18_X2Y70     storage_4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB36_X2Y36     storage_5_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X2Y71     storage_5_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y5    BUFG_7/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y180    FDPE_18/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y180    FDPE_19/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y180    FDPE_20/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_18/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_18/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_19/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_19/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_20/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_20/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_21/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_21/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_26/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_26/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_18/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_18/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_19/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_19/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_20/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_20/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_21/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_21/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_26/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y180    FDPE_26/C



---------------------------------------------------------------------------------------------------
From Clock:  s7pciephy_mmcm_fb
  To Clock:  s7pciephy_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7pciephy_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        6.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.438ns (35.914%)  route 0.782ns (64.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 13.587 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.421     5.938    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y210        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.341     6.279 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.346     6.625    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X45Y210        LUT2 (Prop_lut2_I0_O)        0.097     6.722 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.436     7.158    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X45Y206        FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.315    13.587    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y206        FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.328    13.915    
                         clock uncertainty           -0.071    13.844    
    SLICE_X45Y206        FDPE (Recov_fdpe_C_PRE)     -0.259    13.585    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.438ns (35.914%)  route 0.782ns (64.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 13.587 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.421     5.938    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y210        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.341     6.279 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.346     6.625    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X45Y210        LUT2 (Prop_lut2_I0_O)        0.097     6.722 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.436     7.158    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X45Y206        FDPE                                         f  pcie_s7/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.315    13.587    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y206        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
                         clock pessimism              0.328    13.915    
                         clock uncertainty           -0.071    13.844    
    SLICE_X45Y206        FDPE (Recov_fdpe_C_PRE)     -0.259    13.585    pcie_s7/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  6.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.886%)  route 0.380ns (67.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.670     2.642    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y210        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.141     2.783 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.155     2.938    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X45Y210        LUT2 (Prop_lut2_I0_O)        0.045     2.983 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.225     3.207    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X45Y206        FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.947     3.295    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y206        FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.635     2.660    
    SLICE_X45Y206        FDPE (Remov_fdpe_C_PRE)     -0.095     2.565    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.886%)  route 0.380ns (67.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.670     2.642    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y210        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.141     2.783 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.155     2.938    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X45Y210        LUT2 (Prop_lut2_I0_O)        0.045     2.983 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.225     3.207    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X45Y206        FDPE                                         f  pcie_s7/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.947     3.295    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y206        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
                         clock pessimism             -0.635     2.660    
    SLICE_X45Y206        FDPE (Remov_fdpe_C_PRE)     -0.095     2.565    pcie_s7/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.643    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+
Reference     | Input                    | IO Reg    | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                  |
Clock         | Port                     | Type      | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                     |
--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+
clk100        | ad9361_rfic_stat[0]      | FDRE      | -     |    -0.941 (r) | FAST    |     5.871 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[1]      | FDRE      | -     |    -1.173 (r) | FAST    |     6.121 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[2]      | FDRE      | -     |    -1.286 (r) | FAST    |     6.295 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[3]      | FDRE      | -     |    -1.452 (r) | FAST    |     6.499 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[4]      | FDRE      | -     |    -1.283 (r) | FAST    |     6.332 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[5]      | FDRE      | -     |    -1.034 (r) | FAST    |     5.984 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[6]      | FDRE      | -     |    -1.037 (r) | FAST    |     5.965 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[7]      | FDRE      | -     |    -1.095 (r) | FAST    |     6.095 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_spi_miso          | FDRE      | -     |    -1.099 (r) | FAST    |     5.975 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | flash_miso               | FDRE      | -     |    -1.737 (r) | FAST    |     6.287 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | gpios[0]                 | FDRE      | -     |    -1.278 (r) | FAST    |     5.698 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_scl           | IDDR (IO) | -     |    -3.689 (r) | FAST    |     8.815 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_scl           | IDDR (IO) | -     |    -3.689 (f) | FAST    |     8.815 (f) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_sda           | IDDR (IO) | -     |    -3.687 (r) | FAST    |     8.812 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_sda           | IDDR (IO) | -     |    -3.687 (f) | FAST    |     8.812 (f) | SLOW    | basesoc_crg_clkout0       |
rfic_clk      | ad9361_rfic_rx_data_n[0] | IDDR (IO) | -     |    -0.193 (r) | FAST    |     0.773 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[0] | IDDR (IO) | -     |    -0.193 (f) | FAST    |     0.773 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[1] | IDDR (IO) | -     |    -0.179 (r) | FAST    |     0.758 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[1] | IDDR (IO) | -     |    -0.179 (f) | FAST    |     0.758 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[2] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.764 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[2] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.764 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[3] | IDDR (IO) | -     |    -0.164 (r) | FAST    |     0.747 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[3] | IDDR (IO) | -     |    -0.164 (f) | FAST    |     0.747 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[4] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.768 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[4] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.768 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[5] | IDDR (IO) | -     |    -0.159 (r) | FAST    |     0.744 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[5] | IDDR (IO) | -     |    -0.159 (f) | FAST    |     0.744 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[0] | IDDR (IO) | -     |    -0.193 (r) | FAST    |     0.773 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[0] | IDDR (IO) | -     |    -0.193 (f) | FAST    |     0.773 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[1] | IDDR (IO) | -     |    -0.179 (r) | FAST    |     0.758 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[1] | IDDR (IO) | -     |    -0.179 (f) | FAST    |     0.758 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[2] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.764 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[2] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.764 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[3] | IDDR (IO) | -     |    -0.164 (r) | FAST    |     0.747 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[3] | IDDR (IO) | -     |    -0.164 (f) | FAST    |     0.747 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[4] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.768 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[4] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.768 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[5] | IDDR (IO) | -     |    -0.159 (r) | FAST    |     0.744 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[5] | IDDR (IO) | -     |    -0.159 (f) | FAST    |     0.744 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_n   | IDDR (IO) | -     |    -0.169 (r) | FAST    |     0.753 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_n   | IDDR (IO) | -     |    -0.169 (f) | FAST    |     0.753 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_p   | IDDR (IO) | -     |    -0.169 (r) | FAST    |     0.753 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_p   | IDDR (IO) | -     |    -0.169 (f) | FAST    |     0.753 (f) | SLOW    |                           |
rfic_clk      | gpios[0]                 | IDDR (IO) | -     |    -0.019 (r) | SLOW    |     0.774 (r) | FAST    |                           |
rfic_clk      | gpios[0]                 | IDDR (IO) | -     |    -0.019 (f) | SLOW    |     0.774 (f) | FAST    |                           |
rfic_clk      | gpios[1]                 | IDDR (IO) | -     |     0.055 (r) | SLOW    |     0.758 (r) | FAST    |                           |
rfic_clk      | gpios[1]                 | IDDR (IO) | -     |     0.055 (f) | SLOW    |     0.758 (f) | FAST    |                           |
rfic_clk      | gpios[2]                 | IDDR (IO) | -     |     0.099 (r) | SLOW    |     0.700 (r) | FAST    |                           |
rfic_clk      | gpios[2]                 | IDDR (IO) | -     |     0.099 (f) | SLOW    |     0.700 (f) | FAST    |                           |
rfic_clk      | gpios[3]                 | IDDR (IO) | -     |    -0.082 (r) | SLOW    |     0.833 (r) | FAST    |                           |
rfic_clk      | gpios[3]                 | IDDR (IO) | -     |    -0.082 (f) | SLOW    |     0.833 (f) | FAST    |                           |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDCE      | -     |     0.005 (r) | FAST    |     2.128 (r) | SLOW    | basesoc_s7pciephy_clkout0 |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDCE      | -     |    -0.002 (r) | FAST    |     2.128 (r) | SLOW    | basesoc_s7pciephy_clkout1 |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDRE      | -     |     0.302 (r) | FAST    |     1.935 (r) | SLOW    | basesoc_s7pciephy_clkout3 |
--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+


Output Ports Clock-to-out

----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+
Reference | Output                   | IO Reg    | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal            |
Clock     | Port                     | Type      | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock               |
----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+
clk100    | ad9361_rfic_ctrl[0]      | FDRE      | -     |     16.239 (r) | SLOW    |      7.080 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[1]      | FDRE      | -     |     16.219 (r) | SLOW    |      7.034 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[2]      | FDRE      | -     |     16.864 (r) | SLOW    |      7.429 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[3]      | FDRE      | -     |     16.661 (r) | SLOW    |      7.281 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_en_agc       | FDRE      | -     |     16.252 (r) | SLOW    |      7.071 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_enable       | FDRE      | -     |     16.338 (r) | SLOW    |      7.095 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_rst_n        | FDRE      | -     |     17.347 (r) | SLOW    |      7.689 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_txnrx        | FDRE      | -     |     16.997 (r) | SLOW    |      7.416 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_clk           | FDRE      | -     |     16.582 (r) | SLOW    |      7.279 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_cs_n          | FDRE      | -     |     18.200 (r) | SLOW    |      8.077 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_mosi          | FDRE      | -     |     16.358 (r) | SLOW    |      7.137 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | flash_cs_n               | FDRE      | -     |     15.734 (r) | SLOW    |      6.462 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | flash_mosi               | FDRE      | -     |     16.887 (r) | SLOW    |      7.164 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_scl           | ODDR (IO) | -     |     13.817 (r) | SLOW    |      5.181 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_scl           | ODDR (IO) | -     |     13.817 (f) | SLOW    |      5.181 (f) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_sda           | ODDR (IO) | -     |     13.812 (r) | SLOW    |      5.178 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_sda           | ODDR (IO) | -     |     13.812 (f) | SLOW    |      5.178 (f) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_pwm               | FDRE      | -     |     15.909 (r) | SLOW    |      6.626 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | user_led                 | FDRE      | -     |     16.543 (r) | SLOW    |      6.918 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_ssen_clkin        | PLLE2_ADV | -     |     14.466 (r) | SLOW    |      5.609 (r) | FAST    | basesoc_crg_clkout1 |
clk100    | si5351_ssen_clkin        | PLLE2_ADV | -     |     14.466 (f) | SLOW    |      5.609 (f) | FAST    | basesoc_crg_clkout1 |
rfic_clk  | ad9361_rfic_tx_clk_n     | ODDR (IO) | -     |      3.168 (r) | SLOW    |      1.499 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_n     | ODDR (IO) | -     |      3.168 (f) | SLOW    |      1.499 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_p     | ODDR (IO) | -     |      3.167 (r) | SLOW    |      1.498 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_p     | ODDR (IO) | -     |      3.167 (f) | SLOW    |      1.498 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[0] | ODDR (IO) | -     |      3.188 (r) | SLOW    |      1.515 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[0] | ODDR (IO) | -     |      3.188 (f) | SLOW    |      1.515 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[1] | ODDR (IO) | -     |      3.195 (r) | SLOW    |      1.526 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[1] | ODDR (IO) | -     |      3.195 (f) | SLOW    |      1.526 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[2] | ODDR (IO) | -     |      3.213 (r) | SLOW    |      1.543 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[2] | ODDR (IO) | -     |      3.213 (f) | SLOW    |      1.543 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[3] | ODDR (IO) | -     |      3.213 (r) | SLOW    |      1.541 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[3] | ODDR (IO) | -     |      3.213 (f) | SLOW    |      1.541 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[4] | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.532 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[4] | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.532 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[5] | ODDR (IO) | -     |      3.207 (r) | SLOW    |      1.537 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[5] | ODDR (IO) | -     |      3.207 (f) | SLOW    |      1.537 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[0] | ODDR (IO) | -     |      3.187 (r) | SLOW    |      1.514 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[0] | ODDR (IO) | -     |      3.187 (f) | SLOW    |      1.514 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[1] | ODDR (IO) | -     |      3.194 (r) | SLOW    |      1.525 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[1] | ODDR (IO) | -     |      3.194 (f) | SLOW    |      1.525 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[2] | ODDR (IO) | -     |      3.212 (r) | SLOW    |      1.542 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[2] | ODDR (IO) | -     |      3.212 (f) | SLOW    |      1.542 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[3] | ODDR (IO) | -     |      3.212 (r) | SLOW    |      1.540 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[3] | ODDR (IO) | -     |      3.212 (f) | SLOW    |      1.540 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[4] | ODDR (IO) | -     |      3.205 (r) | SLOW    |      1.531 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[4] | ODDR (IO) | -     |      3.205 (f) | SLOW    |      1.531 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[5] | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.536 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[5] | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.536 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_n   | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.531 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_n   | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.531 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_p   | ODDR (IO) | -     |      3.205 (r) | SLOW    |      1.530 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_p   | ODDR (IO) | -     |      3.205 (f) | SLOW    |      1.530 (f) | FAST    |                     |
rfic_clk  | gpios[0]                 | ODDR (IO) | -     |      5.216 (r) | SLOW    |      1.698 (r) | FAST    |                     |
rfic_clk  | gpios[0]                 | ODDR (IO) | -     |      5.216 (f) | SLOW    |      1.698 (f) | FAST    |                     |
rfic_clk  | gpios[1]                 | ODDR (IO) | -     |      5.021 (r) | SLOW    |      1.629 (r) | FAST    |                     |
rfic_clk  | gpios[1]                 | ODDR (IO) | -     |      5.021 (f) | SLOW    |      1.629 (f) | FAST    |                     |
rfic_clk  | gpios[2]                 | ODDR (IO) | -     |      5.099 (r) | SLOW    |      1.631 (r) | FAST    |                     |
rfic_clk  | gpios[2]                 | ODDR (IO) | -     |      5.099 (f) | SLOW    |      1.631 (f) | FAST    |                     |
rfic_clk  | gpios[3]                 | ODDR (IO) | -     |      5.218 (r) | SLOW    |      1.722 (r) | FAST    |                     |
rfic_clk  | gpios[3]                 | ODDR (IO) | -     |      5.218 (f) | SLOW    |      1.722 (f) | FAST    |                     |
----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+


Setup between Clocks

--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source        | Destination   |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock         | Clock         | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100        | clk100        |         8.153 | SLOW    |               |         |               |         |               |         |
dna_clk       | clk100        |        -1.959 | FAST    |               |         |               |         |               |         |
icap_clk      | clk100        |        -1.251 | FAST    |               |         |               |         |               |         |
jtag_clk      | clk100        |        -0.738 | FAST    |               |         |               |         |               |         |
rfic_clk      | clk100        |         0.118 | FAST    |               |         |               |         |               |         |
si5351_clk0   | clk100        |        -1.287 | FAST    |               |         |               |         |               |         |
si5351_clk1   | clk100        |         1.259 | FAST    |               |         |               |         |               |         |
txoutclk_x0y0 | clk100        |         2.003 | FAST    |               |         |               |         |               |         |
dna_clk       | dna_clk       |         6.330 | SLOW    |               |         |               |         |               |         |
clk100        | icap_clk      |        14.814 | SLOW    |               |         |               |         |               |         |
icap_clk      | icap_clk      |         8.020 | SLOW    |               |         |               |         |               |         |
clk100        | jtag_clk      |        15.379 | SLOW    |               |         |               |         |               |         |
jtag_clk      | jtag_clk      |         5.408 | SLOW    |               |         |               |         |               |         |
clk100        | rfic_clk      |        13.931 | SLOW    |               |         |               |         |               |         |
rfic_clk      | rfic_clk      |         3.917 | SLOW    |               |         |               |         |               |         |
clk100        | si5351_clk0   |        11.786 | SLOW    |               |         |               |         |               |         |
si5351_clk0   | si5351_clk0   |         4.516 | SLOW    |               |         |               |         |               |         |
clk100        | si5351_clk1   |        10.164 | SLOW    |               |         |               |         |               |         |
si5351_clk1   | si5351_clk1   |         8.070 | SLOW    |               |         |               |         |               |         |
clk100        | txoutclk_x0y0 |         9.580 | SLOW    |               |         |               |         |               |         |
txoutclk_x0y0 | txoutclk_x0y0 |         6.377 | SLOW    |         2.635 | SLOW    |               |         |               |         |
--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: rfic_clk
Worst Case Data Window: 0.613 ns
Ideal Clock Offset to Actual Clock: 0.466 ns
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                         |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source                   |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
ad9361_rfic_rx_data_n[0] | -0.193 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[0] | -0.193 (f) | FAST    |  0.773 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[1] | -0.179 (r) | FAST    |  0.758 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[1] | -0.179 (f) | FAST    |  0.758 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[2] | -0.183 (r) | FAST    |  0.764 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[2] | -0.183 (f) | FAST    |  0.764 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[3] | -0.164 (r) | FAST    |  0.747 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[3] | -0.164 (f) | FAST    |  0.747 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[4] | -0.183 (r) | FAST    |  0.768 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[4] | -0.183 (f) | FAST    |  0.768 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[5] | -0.159 (r) | FAST    |  0.744 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[5] | -0.159 (f) | FAST    |  0.744 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[0] | -0.193 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[0] | -0.193 (f) | FAST    |  0.773 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[1] | -0.179 (r) | FAST    |  0.758 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[1] | -0.179 (f) | FAST    |  0.758 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[2] | -0.183 (r) | FAST    |  0.764 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[2] | -0.183 (f) | FAST    |  0.764 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[3] | -0.164 (r) | FAST    |  0.747 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[3] | -0.164 (f) | FAST    |  0.747 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[4] | -0.183 (r) | FAST    |  0.768 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[4] | -0.183 (f) | FAST    |  0.768 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[5] | -0.159 (r) | FAST    |  0.744 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[5] | -0.159 (f) | FAST    |  0.744 (f) | SLOW    |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary       | -0.159 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.558 ns
Ideal Clock Offset to Actual Clock: 3.720 ns
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                    |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source              |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ad9361_rfic_stat[0] |  -0.941 (r) | FAST    |   5.871 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[1] |  -1.173 (r) | FAST    |   6.121 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[2] |  -1.286 (r) | FAST    |   6.295 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[3] |  -1.452 (r) | FAST    |   6.499 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[4] |  -1.283 (r) | FAST    |   6.332 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[5] |  -1.034 (r) | FAST    |   5.984 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[6] |  -1.037 (r) | FAST    |   5.965 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[7] |  -1.095 (r) | FAST    |   6.095 (r) | SLOW    |       inf |       inf |             - |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary  |  -0.941 (r) | FAST    |   6.499 (r) | SLOW    |       inf |       inf |             - |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.419 ns
Ideal Clock Offset to Actual Clock: 3.488 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
gpios[0]           |  -1.278 (r) | FAST    |   5.698 (r) | SLOW    |       inf |       inf |             - |
gpios[1]           |           - | -       |           - | -       |       inf |       inf |             - |
gpios[2]           |           - | -       |           - | -       |       inf |       inf |             - |
gpios[3]           |           - | -       |           - | -       |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.278 (r) | FAST    |   5.698 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: rfic_clk
Worst Case Data Window: 0.932 ns
Ideal Clock Offset to Actual Clock: 0.367 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
gpios[0]           | -0.019 (r) | SLOW    |  0.774 (r) | FAST    |       inf |       inf |             - |
gpios[0]           | -0.019 (f) | SLOW    |  0.774 (f) | FAST    |       inf |       inf |             - |
gpios[1]           |  0.055 (r) | SLOW    |  0.758 (r) | FAST    |       inf |       inf |             - |
gpios[1]           |  0.055 (f) | SLOW    |  0.758 (f) | FAST    |       inf |       inf |             - |
gpios[2]           |  0.099 (r) | SLOW    |  0.700 (r) | FAST    |       inf |       inf |             - |
gpios[2]           |  0.099 (f) | SLOW    |  0.700 (f) | FAST    |       inf |       inf |             - |
gpios[3]           | -0.082 (r) | SLOW    |  0.833 (r) | FAST    |       inf |       inf |             - |
gpios[3]           | -0.082 (f) | SLOW    |  0.833 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.099 (r) | SLOW    |  0.833 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.646 ns
--------------------+--------------+---------+-------------+---------+----------+
                    |      Max     | Process |     Min     | Process | Edge     |
Pad                 |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
--------------------+--------------+---------+-------------+---------+----------+
ad9361_rfic_ctrl[0] |   16.239 (r) | SLOW    |   7.080 (r) | FAST    |    0.046 |
ad9361_rfic_ctrl[1] |   16.219 (r) | SLOW    |   7.034 (r) | FAST    |    0.000 |
ad9361_rfic_ctrl[2] |   16.864 (r) | SLOW    |   7.429 (r) | FAST    |    0.646 |
ad9361_rfic_ctrl[3] |   16.661 (r) | SLOW    |   7.281 (r) | FAST    |    0.443 |
--------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary  |   16.864 (r) | SLOW    |   7.034 (r) | FAST    |    0.646 |
--------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: rfic_clk
Bus Skew: 0.029 ns
-------------------------+-------------+---------+-------------+---------+----------+
                         |     Max     | Process |     Min     | Process | Edge     |
Pad                      |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------------+-------------+---------+-------------+---------+----------+
ad9361_rfic_tx_data_n[0] |   3.188 (r) | SLOW    |   1.515 (r) | FAST    |    0.001 |
ad9361_rfic_tx_data_n[0] |   3.188 (f) | SLOW    |   1.515 (f) | FAST    |    0.001 |
ad9361_rfic_tx_data_n[1] |   3.195 (r) | SLOW    |   1.526 (r) | FAST    |    0.012 |
ad9361_rfic_tx_data_n[1] |   3.195 (f) | SLOW    |   1.526 (f) | FAST    |    0.012 |
ad9361_rfic_tx_data_n[2] |   3.213 (r) | SLOW    |   1.543 (r) | FAST    |    0.029 |
ad9361_rfic_tx_data_n[2] |   3.213 (f) | SLOW    |   1.543 (f) | FAST    |    0.029 |
ad9361_rfic_tx_data_n[3] |   3.213 (r) | SLOW    |   1.541 (r) | FAST    |    0.027 |
ad9361_rfic_tx_data_n[3] |   3.213 (f) | SLOW    |   1.541 (f) | FAST    |    0.027 |
ad9361_rfic_tx_data_n[4] |   3.206 (r) | SLOW    |   1.532 (r) | FAST    |    0.018 |
ad9361_rfic_tx_data_n[4] |   3.206 (f) | SLOW    |   1.532 (f) | FAST    |    0.018 |
ad9361_rfic_tx_data_n[5] |   3.207 (r) | SLOW    |   1.537 (r) | FAST    |    0.024 |
ad9361_rfic_tx_data_n[5] |   3.207 (f) | SLOW    |   1.537 (f) | FAST    |    0.024 |
ad9361_rfic_tx_data_p[0] |   3.187 (r) | SLOW    |   1.514 (r) | FAST    |    0.000 |
ad9361_rfic_tx_data_p[0] |   3.187 (f) | SLOW    |   1.514 (f) | FAST    |    0.000 |
ad9361_rfic_tx_data_p[1] |   3.194 (r) | SLOW    |   1.525 (r) | FAST    |    0.011 |
ad9361_rfic_tx_data_p[1] |   3.194 (f) | SLOW    |   1.525 (f) | FAST    |    0.011 |
ad9361_rfic_tx_data_p[2] |   3.212 (r) | SLOW    |   1.542 (r) | FAST    |    0.028 |
ad9361_rfic_tx_data_p[2] |   3.212 (f) | SLOW    |   1.542 (f) | FAST    |    0.028 |
ad9361_rfic_tx_data_p[3] |   3.212 (r) | SLOW    |   1.540 (r) | FAST    |    0.026 |
ad9361_rfic_tx_data_p[3] |   3.212 (f) | SLOW    |   1.540 (f) | FAST    |    0.026 |
ad9361_rfic_tx_data_p[4] |   3.205 (r) | SLOW    |   1.531 (r) | FAST    |    0.017 |
ad9361_rfic_tx_data_p[4] |   3.205 (f) | SLOW    |   1.531 (f) | FAST    |    0.017 |
ad9361_rfic_tx_data_p[5] |   3.206 (r) | SLOW    |   1.536 (r) | FAST    |    0.023 |
ad9361_rfic_tx_data_p[5] |   3.206 (f) | SLOW    |   1.536 (f) | FAST    |    0.023 |
-------------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary       |   3.213 (r) | SLOW    |   1.514 (r) | FAST    |    0.029 |
-------------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: rfic_clk
Bus Skew: 0.197 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
gpios[0]           |   5.216 (r) | SLOW    |   1.698 (r) | FAST    |    0.194 |
gpios[0]           |   5.216 (f) | SLOW    |   1.698 (f) | FAST    |    0.194 |
gpios[1]           |   5.021 (r) | SLOW    |   1.629 (r) | FAST    |    0.000 |
gpios[1]           |   5.021 (f) | SLOW    |   1.629 (f) | FAST    |    0.000 |
gpios[2]           |   5.099 (r) | SLOW    |   1.631 (r) | FAST    |    0.078 |
gpios[2]           |   5.099 (f) | SLOW    |   1.631 (f) | FAST    |    0.078 |
gpios[3]           |   5.218 (r) | SLOW    |   1.722 (r) | FAST    |    0.197 |
gpios[3]           |   5.218 (f) | SLOW    |   1.722 (f) | FAST    |    0.197 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.218 (r) | SLOW    |   1.629 (r) | FAST    |    0.197 |
-------------------+-------------+---------+-------------+---------+----------+




