Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Sat May 21 23:58:24 2016
| Host             : Abbas running 64-bit major release  (build 9200)
| Command          : 
| Design           : TopAdder
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.165  |
| Dynamic (W)              | 0.046  |
| Device Static (W)        | 0.119  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 83.1   |
| Junction Temperature (C) | 26.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.000 |        3 |       --- |             --- |
| Slice Logic    |     0.004 |     2220 |       --- |             --- |
|   LUT as Logic |     0.004 |      885 |     53200 |            1.66 |
|   Register     |    <0.001 |     1015 |    106400 |            0.95 |
|   CARRY4       |    <0.001 |       19 |     13300 |            0.14 |
|   F7/F8 Muxes  |    <0.001 |        1 |     53200 |           <0.01 |
|   Others       |     0.000 |       86 |       --- |             --- |
| Signals        |     0.006 |     2357 |       --- |             --- |
| Block RAM      |     0.035 |       10 |       140 |            7.14 |
| DSPs           |     0.001 |        2 |       220 |            0.91 |
| Static Power   |     0.119 |          |           |                 |
| Total          |     0.165 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.051 |       0.043 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------+-----------+
| Name                                                     | Power (W) |
+----------------------------------------------------------+-----------+
| TopAdder                                                 |     0.046 |
|   TopAdder_AXILiteS_s_axi_U                              |     0.039 |
|     int_input1_M_imag_0                                  |     0.004 |
|     int_input1_M_imag_1                                  |     0.005 |
|     int_input1_M_imag_2                                  |     0.004 |
|     int_input1_M_real_0                                  |     0.004 |
|     int_input1_M_real_1                                  |     0.005 |
|     int_input1_M_real_2                                  |     0.004 |
|     int_input2_M_imag                                    |     0.003 |
|     int_input2_M_real                                    |     0.003 |
|     int_output_M_imag                                    |     0.003 |
|     int_output_M_real                                    |     0.003 |
|   TopAdder_fadd_32ns_32ns_32_5_full_dsp_U0               |     0.005 |
|     TopAdder_ap_fadd_3_full_dsp_32_u                     |     0.004 |
|       U0                                                 |     0.004 |
|         i_synth                                          |     0.004 |
|           ADDSUB_OP.ADDSUB                               |     0.004 |
|             SPEED_OP.DSP.OP                              |     0.004 |
|               A_IP_DELAY                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               B_IP_DELAY                                 |    <0.001 |
|                 i_pipe                                   |    <0.001 |
|               DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                 DSP2                                     |     0.001 |
|                 ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                 ZERO_14_DET.ZERO_DET                     |     0.000 |
|                   CARRY_ZERO_DET                         |     0.000 |
|                 Z_14_LZD_DELAY                           |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|               DSP48E1_BODY.EXP                           |     0.002 |
|                 A_EXP_DELAY                              |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 A_SIGN_DELAY                             |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 BMA_EXP_DELAY                            |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 B_EXP_DELAY                              |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 B_SIGN_DELAY                             |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 CANCELLATION_DELAY                       |     0.000 |
|                   i_pipe                                 |     0.000 |
|                 COND_DET_A                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                     CARRY_ZERO_DET                       |    <0.001 |
|                 COND_DET_B                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                     i_pipe                               |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                     CARRY_ZERO_DET                       |    <0.001 |
|                 DET_SIGN_DELAY                           |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                 NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 NUMB_CMP                                 |    <0.001 |
|                   NOT_FAST.CMP                           |    <0.001 |
|                     C_CHAIN                              |    <0.001 |
|                 STATE_DELAY                              |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 SUB_DELAY                                |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 merged_sub_mux.STRUCT_ADD                |    <0.001 |
|               DSP48E1_BODY.NORM_RND                      |     0.001 |
|                 FULL_USAGE_DSP.LOD                       |    <0.001 |
|                 FULL_USAGE_DSP.MSBS_DELAY                |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 FULL_USAGE_DSP.ROUND_BIT_DELAY           |    <0.001 |
|                   i_pipe                                 |    <0.001 |
|                 FULL_USAGE_DSP.SHIFT_RND                 |    <0.001 |
+----------------------------------------------------------+-----------+


