/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [23:0] _02_;
  reg [4:0] _03_;
  wire [6:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [15:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [28:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [23:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~((_00_ | _01_) & celloutsig_1_10z[18]);
  assign celloutsig_1_9z = ~((celloutsig_1_4z[6] | celloutsig_1_8z[0]) & celloutsig_1_8z[0]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_1_11z = ~(celloutsig_1_9z ^ celloutsig_1_2z[3]);
  assign celloutsig_1_4z = { in_data[122:119], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, _02_[15:14], _00_, _02_[12:7], celloutsig_1_2z } + in_data[143:120];
  assign celloutsig_1_8z = in_data[174:172] + celloutsig_1_4z[23:21];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  reg [8:0] _12_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 9'h000;
    else _12_ <= { in_data[119:113], celloutsig_1_1z, celloutsig_1_0z };
  assign { _02_[15:14], _00_, _02_[12:7] } = _12_;
  reg [6:0] _13_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 7'h00;
    else _13_ <= { celloutsig_1_5z[7:2], celloutsig_1_1z };
  assign { _04_[6:3], _01_, _04_[1:0] } = _13_;
  assign celloutsig_1_19z = celloutsig_1_12z[11:2] & celloutsig_1_4z[14:5];
  assign celloutsig_1_12z = { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z } & { celloutsig_1_4z[11:9], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_5z = in_data[165:158] / { 1'h1, _00_, _02_[12:7] };
  assign celloutsig_0_13z = _03_[2] & ~(celloutsig_0_4z[9]);
  assign celloutsig_1_10z = { in_data[186:178], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_9z } % { 1'h1, celloutsig_1_4z[20:6], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_16z = in_data[83:68] * { celloutsig_0_4z[15:1], celloutsig_0_13z };
  assign celloutsig_1_7z = celloutsig_1_4z[13:9] !== celloutsig_1_2z[4:0];
  assign celloutsig_0_5z = ~ _03_;
  assign celloutsig_0_1z = celloutsig_0_0z & in_data[48];
  assign celloutsig_0_17z = celloutsig_0_5z[0] & celloutsig_0_13z;
  assign celloutsig_1_1z = in_data[125] & celloutsig_1_0z;
  assign celloutsig_0_0z = | in_data[50:28];
  assign celloutsig_1_0z = | in_data[158:131];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, _03_, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } << { in_data[34:30], _03_, celloutsig_0_2z, _03_ };
  assign celloutsig_1_2z = { in_data[163:158], celloutsig_1_1z } - { in_data[179:178], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign { _02_[23:16], _02_[13], _02_[6:0] } = { in_data[122:119], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, _00_, celloutsig_1_2z };
  assign _04_[2] = _01_;
  assign { out_data[128], out_data[105:96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
