Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Entity <test> compiled.
Entity <test> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
ERROR:HDLParsers:856 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" Line 127. No default value for unconnected port <RXUSRCLK_IN>.
ERROR:HDLParsers:856 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" Line 128. No default value for unconnected port <RXUSRCLK2_IN>.
ERROR:HDLParsers:3011 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" Line 139. End Identifier test does not match declaration, Behavioral.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" Line 143. parse error, unexpected IDENTIFIER
--> 

Total memory usage is 66400 kilobytes

Number of errors   :    4 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
ERROR:HDLParsers:3011 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" Line 139. End Identifier test does not match declaration, Behavioral.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" Line 143. parse error, unexpected IDENTIFIER
--> 

Total memory usage is 66400 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <Behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 109: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 118: Generating a Black Box for component <BUFG>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of bonded IOBs:                 18  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
rio_clk_1485_p_i                   | IBUFGDS+BUFG           | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 1.783ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.060ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "top.ngd" ...

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
Logic Distribution:
  Number of Slices containing only related logic:       0 out of       0    0%
  Number of Slices containing unrelated logic:          0 out of       0    0%
        *See NOTES below for an explanation of the effects of unrelated logic

  Number of bonded IOBs:               16 out of     556    2%
    IOB Master Pads:                    1
    IOB Slave Pads:                     1
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   2 out of      16   12%
  Number of GTOPADs:                   2 out of      16   12%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        1 out of       8   12%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  3
Additional JTAG gate count for IOBs:  768
Peak Memory Usage:  138 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "top_map.mrp" for details.




Started process "Place & Route".




Constraints file: top.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of GTs                       1 out of 8      12%
   Number of External GTIPADs          2 out of 16     12%
      Number of LOCed GTIPADs          0 out of 2       0%

   Number of External GTOPADs          2 out of 16     12%
      Number of LOCed GTOPADs          2 out of 2     100%

   Number of External IOBs            14 out of 556     2%
      Number of LOCed IOBs            14 out of 14    100%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:276 - The signal cs_1_i_IBUF has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896fd) REAL time: 1 secs 

Phase 2.31
ERROR:Place:487 - Component sdi_1_n_o is locked to site TXNPAD7, but needs to go
   to site TXPPAD7 for feasible GT/GTIPAD/GTOPAD routing requirements. Either
   component sdi_1_n_o or connected BREFCLK IOB pad is locked inconsistently
ERROR:Place:487 - Component sdi_1_p_o is locked to site TXPPAD7, but needs to go
   to site TXNPAD7 for feasible GT/GTIPAD/GTOPAD routing requirements. Either
   component sdi_1_p_o or connected BREFCLK IOB pad is locked inconsistently
ERROR:Place:487 - Component sdi_1_n_o is locked to site TXNPAD7, but needs to go
   to site TXPPAD7 for feasible GT/GTIPAD/GTOPAD routing requirements. Either
   component sdi_1_n_o or connected BREFCLK IOB pad is locked inconsistently
ERROR:Place:487 - Component sdi_1_p_o is locked to site TXPPAD7, but needs to go
   to site TXNPAD7 for feasible GT/GTIPAD/GTOPAD routing requirements. Either
   component sdi_1_p_o or connected BREFCLK IOB pad is locked inconsistently
Phase 2.31 (Checksum:1312cfe) REAL time: 1 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 1 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 1 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 1 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 1 secs 

Phase 7.8
Phase 7.8 (Checksum:999ea3) REAL time: 1 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 1 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 1 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 2 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 2 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 2 secs 

Writing design to file top.ncd


Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 93 unrouted;       REAL time: 2 secs 

Phase 2: 38 unrouted;       REAL time: 2 secs 

Phase 3: 2 unrouted;       REAL time: 2 secs 


IMPORTANT MSG: UNROUTABLE DESIGN; CHANGE PLACEMENT or EASE CONSTRAINTS
Phase 4: 2 unrouted;       REAL time: 2 secs 


Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          TP1_o_OBUF |     BUFGMUX4S| No   |    5 |  0.016     |  2.059      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_1485 |         Local|      |    2 |  0.000     |  0.255      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

2 signals are not completely routed.

WARNING:Par:100 - Design is not completely routed.

Total REAL time to PAR completion: 25 secs 
Total CPU time to PAR completion: 16 secs 

Peak Memory Usage:  127 MB

Placement: Completed - No errors found.
Routing: Completed - errors found.

Number of error messages: 4
Number of warning messages: 2
Number of info messages: 1

Writing design to file top.ncd



PAR done!

WARNING: The design has not been completely routed. Programming file generation may not be possible.


Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Analysis completed Tue Nov 22 13:37:18 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 4 secs 


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <cs_1_i_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
ERROR:PhysDesignRules:10 - The network <sdi_1_n_o> is completely unrouted.
ERROR:PhysDesignRules:10 - The network <sdi_1_p_o> is completely unrouted.
ERROR:Bitgen:25 - DRC detected 2 errors and 1 warnings.
Error: bitgen failed
Reason: 
Process "Generate Programming File" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 109: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 118: Generating a Black Box for component <BUFG>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of bonded IOBs:                 18  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
rio_clk_1485_p_i                   | IBUFGDS+BUFG           | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 1.783ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.060ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "top.ngd" ...

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
Logic Distribution:
  Number of Slices containing only related logic:       0 out of       0    0%
  Number of Slices containing unrelated logic:          0 out of       0    0%
        *See NOTES below for an explanation of the effects of unrelated logic

  Number of bonded IOBs:               16 out of     556    2%
    IOB Master Pads:                    1
    IOB Slave Pads:                     1
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   2 out of      16   12%
  Number of GTOPADs:                   2 out of      16   12%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        1 out of       8   12%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  3
Additional JTAG gate count for IOBs:  768
Peak Memory Usage:  138 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "top_map.mrp" for details.




Started process "Place & Route".




Constraints file: top.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of GTs                       1 out of 8      12%
   Number of External GTIPADs          2 out of 16     12%
      Number of LOCed GTIPADs          0 out of 2       0%

   Number of External GTOPADs          2 out of 16     12%
      Number of LOCed GTOPADs          2 out of 2     100%

   Number of External IOBs            14 out of 556     2%
      Number of LOCed IOBs            14 out of 14    100%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:276 - The signal cs_1_i_IBUF has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896fd) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.8
Phase 7.8 (Checksum:999ea3) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 3 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 3 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 3 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 3 secs 

Writing design to file top.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 93 unrouted;       REAL time: 4 secs 

Phase 2: 38 unrouted;       REAL time: 4 secs 

Phase 3: 0 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          TP1_o_OBUF |     BUFGMUX4S| No   |    5 |  0.016     |  2.059      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_1485 |         Local|      |    2 |  0.000     |  0.255      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 22 secs 
Total CPU time to PAR completion: 10 secs 

Peak Memory Usage:  127 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Analysis completed Tue Nov 22 13:40:48 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 4 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <cs_1_i_IBUF> is incomplete. The signal
   does not drive any load pins in the design.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 109: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 118: Generating a Black Box for component <BUFG>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
WARNING:Xst:646 - Signal <tp_double<1>> is assigned but never used.
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of bonded IOBs:                 18  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
rio_clk_1485_p_i                   | IBUFGDS                | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 1.783ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.123ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "top.ngd" ...

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
Logic Distribution:
  Number of Slices containing only related logic:       0 out of       0    0%
  Number of Slices containing unrelated logic:          0 out of       0    0%
        *See NOTES below for an explanation of the effects of unrelated logic

  Number of bonded IOBs:               16 out of     556    2%
    IOB Master Pads:                    1
    IOB Slave Pads:                     1
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   2 out of      16   12%
  Number of GTOPADs:                   2 out of      16   12%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        1 out of       8   12%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  3
Additional JTAG gate count for IOBs:  768
Peak Memory Usage:  138 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "top_map.mrp" for details.




Started process "Place & Route".




Constraints file: top.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of GTs                       1 out of 8      12%
   Number of External GTIPADs          2 out of 16     12%
      Number of LOCed GTIPADs          0 out of 2       0%

   Number of External GTOPADs          2 out of 16     12%
      Number of LOCed GTOPADs          2 out of 2     100%

   Number of External IOBs            14 out of 556     2%
      Number of LOCed IOBs            14 out of 14    100%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:276 - The signal cs_1_i_IBUF has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896fd) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.8
Phase 7.8 (Checksum:999ea3) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 3 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 3 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 3 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 3 secs 

Writing design to file top.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 93 unrouted;       REAL time: 4 secs 

Phase 2: 40 unrouted;       REAL time: 5 secs 

Phase 3: 0 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 5 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          TP2_o_OBUF |         Local|      |    7 |  1.366     |  1.621      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 21 secs 
Total CPU time to PAR completion: 10 secs 

Peak Memory Usage:  126 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Analysis completed Tue Nov 22 13:52:35 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 4 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <cs_1_i_IBUF> is incomplete. The signal
   does not drive any load pins in the design.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Entity <test> compiled.
Entity <test> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 109: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 118: Generating a Black Box for component <BUFG>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
WARNING:Xst:646 - Signal <tp_double<1>> is assigned but never used.
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of bonded IOBs:                 18  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
rio_clk_1485_p_i                   | IBUFGDS                | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 1.783ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.123ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "top.ngd" ...

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
Logic Distribution:
  Number of Slices containing only related logic:       0 out of       0    0%
  Number of Slices containing unrelated logic:          0 out of       0    0%
        *See NOTES below for an explanation of the effects of unrelated logic

  Number of bonded IOBs:               16 out of     556    2%
    IOB Master Pads:                    1
    IOB Slave Pads:                     1
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   2 out of      16   12%
  Number of GTOPADs:                   2 out of      16   12%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        1 out of       8   12%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  3
Additional JTAG gate count for IOBs:  768
Peak Memory Usage:  138 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "top_map.mrp" for details.




Started process "Place & Route".




Constraints file: top.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of GTs                       1 out of 8      12%
   Number of External GTIPADs          2 out of 16     12%
      Number of LOCed GTIPADs          0 out of 2       0%

   Number of External GTOPADs          2 out of 16     12%
      Number of LOCed GTOPADs          2 out of 2     100%

   Number of External IOBs            14 out of 556     2%
      Number of LOCed IOBs            14 out of 14    100%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:276 - The signal cs_1_i_IBUF has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896fd) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.8
Phase 7.8 (Checksum:999dd1) REAL time: 4 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 4 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 4 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 4 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 4 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 4 secs 

Writing design to file top.ncd


Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 93 unrouted;       REAL time: 4 secs 

Phase 2: 40 unrouted;       REAL time: 5 secs 

Phase 3: 0 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 5 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          TP2_o_OBUF |         Local|      |    7 |  1.355     |  1.610      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 21 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  126 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Analysis completed Tue Nov 22 14:00:14 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 4 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <cs_1_i_IBUF> is incomplete. The signal
   does not drive any load pins in the design.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 109: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 118: Generating a Black Box for component <BUFG>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
WARNING:Xst:646 - Signal <tp_double<1>> is assigned but never used.
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of bonded IOBs:                 18  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
rio_clk_1485_p_i                   | IBUFGDS                | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 1.783ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.123ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "top.ngd" ...

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
Logic Distribution:
  Number of Slices containing only related logic:       0 out of       0    0%
  Number of Slices containing unrelated logic:          0 out of       0    0%
        *See NOTES below for an explanation of the effects of unrelated logic

  Number of bonded IOBs:               16 out of     556    2%
    IOB Master Pads:                    1
    IOB Slave Pads:                     1
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   2 out of      16   12%
  Number of GTOPADs:                   2 out of      16   12%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        1 out of       8   12%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  3
Additional JTAG gate count for IOBs:  768
Peak Memory Usage:  138 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "top_map.mrp" for details.




Started process "Place & Route".




Constraints file: top.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of GTs                       1 out of 8      12%
   Number of External GTIPADs          2 out of 16     12%
      Number of LOCed GTIPADs          0 out of 2       0%

   Number of External GTOPADs          2 out of 16     12%
      Number of LOCed GTOPADs          2 out of 2     100%

   Number of External IOBs            14 out of 556     2%
      Number of LOCed IOBs            14 out of 14    100%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:276 - The signal cs_1_i_IBUF has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896fd) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.8
Phase 7.8 (Checksum:999dd1) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 3 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 3 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 3 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 3 secs 

Writing design to file top.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 93 unrouted;       REAL time: 4 secs 

Phase 2: 40 unrouted;       REAL time: 4 secs 

Phase 3: 0 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          TP2_o_OBUF |         Local|      |    7 |  1.355     |  1.610      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 19 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  126 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Analysis completed Tue Nov 22 14:01:54 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 4 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <cs_1_i_IBUF> is incomplete. The signal
   does not drive any load pins in the design.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 109: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 118: Generating a Black Box for component <BUFG>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
WARNING:Xst:646 - Signal <tp_double<1>> is assigned but never used.
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of bonded IOBs:                 18  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
rio_clk_1485_p_i                   | IBUFGDS                | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 1.783ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.123ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "top.ngd" ...

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
Logic Distribution:
  Number of Slices containing only related logic:       0 out of       0    0%
  Number of Slices containing unrelated logic:          0 out of       0    0%
        *See NOTES below for an explanation of the effects of unrelated logic

  Number of bonded IOBs:               16 out of     556    2%
    IOB Master Pads:                    1
    IOB Slave Pads:                     1
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   2 out of      16   12%
  Number of GTOPADs:                   2 out of      16   12%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        1 out of       8   12%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  3
Additional JTAG gate count for IOBs:  768
Peak Memory Usage:  138 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "top_map.mrp" for details.




Started process "Place & Route".




Constraints file: top.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of GTs                       1 out of 8      12%
   Number of External GTIPADs          2 out of 16     12%
      Number of LOCed GTIPADs          0 out of 2       0%

   Number of External GTOPADs          2 out of 16     12%
      Number of LOCed GTOPADs          2 out of 2     100%

   Number of External IOBs            14 out of 556     2%
      Number of LOCed IOBs            14 out of 14    100%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:276 - The signal cs_1_i_IBUF has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896fd) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.8
Phase 7.8 (Checksum:999dd1) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 3 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 3 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 3 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 3 secs 

Writing design to file top.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 93 unrouted;       REAL time: 4 secs 

Phase 2: 40 unrouted;       REAL time: 5 secs 

Phase 3: 0 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 5 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          TP2_o_OBUF |         Local|      |    7 |  1.355     |  1.610      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 19 secs 
Total CPU time to PAR completion: 10 secs 

Peak Memory Usage:  126 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Analysis completed Tue Nov 22 14:03:54 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 4 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <cs_1_i_IBUF> is incomplete. The signal
   does not drive any load pins in the design.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Entity <test> compiled.
Entity <test> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 109: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 118: Generating a Black Box for component <BUFG>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
WARNING:Xst:646 - Signal <tp_double<1>> is assigned but never used.
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of bonded IOBs:                 18  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
rio_clk_1485_p_i                   | IBUFGDS                | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 1.783ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.123ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "top.ngd" ...

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
Logic Distribution:
  Number of Slices containing only related logic:       0 out of       0    0%
  Number of Slices containing unrelated logic:          0 out of       0    0%
        *See NOTES below for an explanation of the effects of unrelated logic

  Number of bonded IOBs:               16 out of     556    2%
    IOB Master Pads:                    1
    IOB Slave Pads:                     1
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   2 out of      16   12%
  Number of GTOPADs:                   2 out of      16   12%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        1 out of       8   12%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  3
Additional JTAG gate count for IOBs:  768
Peak Memory Usage:  137 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "top_map.mrp" for details.




Started process "Place & Route".




Constraints file: top.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of GTs                       1 out of 8      12%
   Number of External GTIPADs          2 out of 16     12%
      Number of LOCed GTIPADs          0 out of 2       0%

   Number of External GTOPADs          2 out of 16     12%
      Number of LOCed GTOPADs          2 out of 2     100%

   Number of External IOBs            14 out of 556     2%
      Number of LOCed IOBs            14 out of 14    100%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:276 - The signal cs_1_i_IBUF has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896fd) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.8
Phase 7.8 (Checksum:999dd1) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 3 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 3 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 3 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 3 secs 

Writing design to file top.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 93 unrouted;       REAL time: 4 secs 

Phase 2: 40 unrouted;       REAL time: 4 secs 

Phase 3: 0 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          TP2_o_OBUF |         Local|      |    7 |  1.355     |  1.610      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 18 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  125 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Analysis completed Tue Nov 22 15:40:12 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 4 secs 


Project Navigator Auto-Make Log File
-------------------------------------







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <cs_1_i_IBUF> is incomplete. The signal
   does not drive any load pins in the design.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 110: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 119: Generating a Black Box for component <BUFG>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
WARNING:Xst:646 - Signal <tp_double<1>> is assigned but never used.
    Found 20-bit register for signal <tx_simu_data>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of bonded IOBs:                 18  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
rio_clk_1485_p_i                   | IBUFGDS                | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 1.783ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.123ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "top.ngd" ...

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
Logic Distribution:
  Number of Slices containing only related logic:       0 out of       0    0%
  Number of Slices containing unrelated logic:          0 out of       0    0%
        *See NOTES below for an explanation of the effects of unrelated logic

  Number of bonded IOBs:               16 out of     556    2%
    IOB Master Pads:                    1
    IOB Slave Pads:                     1
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   2 out of      16   12%
  Number of GTOPADs:                   2 out of      16   12%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        1 out of       8   12%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  3
Additional JTAG gate count for IOBs:  768
Peak Memory Usage:  137 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "top_map.mrp" for details.




Started process "Place & Route".




Constraints file: top.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External DIFFMs           1 out of 276     1%
      Number of LOCed DIFFMs           1 out of 1     100%

   Number of External DIFFSs           1 out of 276     1%
      Number of LOCed DIFFSs           1 out of 1     100%

   Number of GTs                       1 out of 8      12%
   Number of External GTIPADs          2 out of 16     12%
      Number of LOCed GTIPADs          0 out of 2       0%

   Number of External GTOPADs          2 out of 16     12%
      Number of LOCed GTOPADs          2 out of 2     100%

   Number of External IOBs            14 out of 556     2%
      Number of LOCed IOBs            14 out of 14    100%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:276 - The signal cs_1_i_IBUF has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9896fd) REAL time: 4 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 4 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 4 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 4 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.8
Phase 7.8 (Checksum:999dd1) REAL time: 4 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 4 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 4 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 4 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 4 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 4 secs 

Writing design to file top.ncd


Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 93 unrouted;       REAL time: 5 secs 

Phase 2: 40 unrouted;       REAL time: 6 secs 

Phase 3: 0 unrouted;       REAL time: 6 secs 

Phase 4: 0 unrouted;       REAL time: 6 secs 


Total REAL time to Router completion: 6 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          TP2_o_OBUF |         Local|      |    7 |  1.355     |  1.610      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 23 secs 
Total CPU time to PAR completion: 10 secs 

Peak Memory Usage:  125 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Analysis completed Fri Nov 25 14:21:47 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 5 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <cs_1_i_IBUF> is incomplete. The signal
   does not drive any load pins in the design.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 122: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 131: Generating a Black Box for component <BUFG>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
WARNING:Xst:646 - Signal <tp_double<1>> is assigned but never used.
    Found 20-bit register for signal <tx_simu_data>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 20-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                      12  out of   9280     0%  
 Number of Slice Flip Flops:            20  out of  18560     0%  
 Number of bonded IOBs:                 18  out of    556     3%  
 Number of GCLKs:                        2  out of     16    12%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
rio_clk_1485_p_i                   | IBUFGDS+BUFG           | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.930ns (Maximum Frequency: 518.135MHz)
   Minimum input arrival time before clock: 2.619ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.964ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "top.ngd" ...

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
ERROR:LIT:228 - BREFCLK2 of GT symbol
   "physical_group_TP4_o_OBUF/RIO1/GT_CUSTOM_INST" is chosen and must be driven
   by differential input buffer. The current driver of this pin is pin O of
   BUFGMUX symbol "physical_group_TP2_o_OBUF/TP2_o_OBUF_BUFG" (output
   signal=TP2_o_OBUF).
Errors found during logical drc. 

Design Summary
--------------
Number of errors   :   1
Number of warnings :   2
ERROR: MAP failed
Process "Map" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 124: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 132: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 140: Generating a Black Box for component <BUFG>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
WARNING:Xst:646 - Signal <tp_double<1>> is assigned but never used.
    Found 20-bit register for signal <tx_simu_data>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 20-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                      12  out of   9280     0%  
 Number of Slice Flip Flops:            20  out of  18560     0%  
 Number of bonded IOBs:                 20  out of    556     3%  
 Number of GCLKs:                        2  out of     16    12%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_1485_p_i                       | IBUFGDS+BUFG           | 20    |
rio_clk_1485_p_i                   | IBUFGDS                | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.930ns (Maximum Frequency: 518.135MHz)
   Minimum input arrival time before clock: 2.619ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.123ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "top.ngd" ...

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:          20 out of  18,560    1%
Logic Distribution:
  Number of occupied Slices:           10 out of   9,280    1%
  Number of Slices containing only related logic:      10 out of      10  100%
  Number of Slices containing unrelated logic:          0 out of      10    0%
        *See NOTES below for an explanation of the effects of unrelated logic

  Number of bonded IOBs:               18 out of     556    3%
    IOB Master Pads:                    2
    IOB Slave Pads:                     2
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   2 out of      16   12%
  Number of GTOPADs:                   2 out of      16   12%
  Number of GCLKs:                      2 out of      16   12%
  Number of GTs:                        1 out of       8   12%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  166
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  138 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "top_map.mrp" for details.




Started process "Place & Route".




Constraints file: top.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  2 out of 16     12%
   Number of External DIFFMs           2 out of 276     1%
      Number of LOCed DIFFMs           2 out of 2     100%

   Number of External DIFFSs           2 out of 276     1%
      Number of LOCed DIFFSs           2 out of 2     100%

   Number of GTs                       1 out of 8      12%
   Number of External GTIPADs          2 out of 16     12%
      Number of LOCed GTIPADs          0 out of 2       0%

   Number of External GTOPADs          2 out of 16     12%
      Number of LOCed GTOPADs          2 out of 2     100%

   Number of External IOBs            14 out of 556     2%
      Number of LOCed IOBs            14 out of 14    100%

   Number of SLICEs                   10 out of 9280    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:276 - The signal cs_1_i_IBUF has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989766) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.8
..
Phase 7.8 (Checksum:99aea2) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 3 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 3 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 3 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 4 secs 

Writing design to file top.ncd


Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 136 unrouted;       REAL time: 4 secs 

Phase 2: 81 unrouted;       REAL time: 5 secs 

Phase 3: 29 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 5 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         refclk_1485 |     BUFGMUX0S| No   |   10 |  0.046     |  1.375      |
+---------------------+--------------+------+------+------------+-------------+
|          TP2_o_OBUF |         Local|      |    7 |  1.355     |  1.610      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 19 secs 
Total CPU time to PAR completion: 10 secs 

Peak Memory Usage:  127 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Analysis completed Fri Nov 25 14:42:08 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 4 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <cs_1_i_IBUF> is incomplete. The signal
   does not drive any load pins in the design.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" Line 161. parse error, unexpected IDENTIFIER, expecting OPENPAR
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
ERROR:HDLParsers:164 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" Line 161. parse error, unexpected IDENTIFIER, expecting OPENPAR
--> 

Total memory usage is 69472 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 126: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 134: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 142: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 159: Generating a Black Box for component <os_controller>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
WARNING:Xst:646 - Signal <tp_double<1>> is assigned but never used.
    Found 20-bit register for signal <tx_simu_data>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
 20-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                      12  out of   9280     0%  
 Number of Slice Flip Flops:            20  out of  18560     0%  
 Number of bonded IOBs:                 20  out of    556     3%  
 Number of GCLKs:                        2  out of     16    12%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_1485_p_i                       | IBUFGDS+BUFG           | 20    |
rio_clk_1485_p_i                   | IBUFGDS                | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.930ns (Maximum Frequency: 518.135MHz)
   Minimum input arrival time before clock: 2.619ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.123ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'os_test' with type 'os_controller' could not
   be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, or the misspelling of a type name. Symbol 'os_controller' is not
   supported in target 'virtex2p'.

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   2


One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "top.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd" in Library work.
Entity <os_controller> compiled.
Entity <os_controller> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <os_controller> (Architecture <behavioral>).
Entity <os_controller> analyzed. Unit <os_controller> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <os_controller>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 21                                             |
    | Inputs             | 1                                              |
    | Outputs            | 12                                             |
    | Clock              | clk_148 (rising_edge)                          |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s10                                            |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <os_controller> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0011
 s2    | 0010
 s3    | 0110
 s4    | 0111
 s5    | 0101
 s6    | 0100
 s7    | 1100
 s8    | 1101
 s9    | 1111
 s10   | 0001
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <os_controller> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block os_controller, actual ratio is 0.
FlipFlop current_state_FFd3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                      47  out of   9280     0%  
 Number of Slice Flip Flops:             5  out of  18560     0%  
 Number of 4 input LUTs:                87  out of  18560     0%  
 Number of bonded IOBs:                 44  out of    556     7%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_148                            | BUFGP                  | 5     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.425ns (Maximum Frequency: 412.346MHz)
   Minimum input arrival time before clock: 3.031ns
   Maximum output required time after clock: 11.930ns
   Maximum combinational path delay: 10.920ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -i -p
xc2vp20-ff896-5 os_controller.ngc os_controller.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.ngc'
...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "os_controller.ngd" ...

Writing NGDBUILD log file "os_controller.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           5 out of  18,560    1%
  Number of 4 input LUTs:              86 out of  18,560    1%
Logic Distribution:
  Number of occupied Slices:           44 out of   9,280    1%
  Number of Slices containing only related logic:      44 out of      44  100%
  Number of Slices containing unrelated logic:          0 out of      44    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             87 out of  18,560    1%
  Number used as logic:                86
  Number used as a route-thru:          1

  Number of bonded IOBs:               44 out of     556    7%
  Number of PPC405s:                   0 out of       2    0%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  625
Additional JTAG gate count for IOBs:  2,112
Peak Memory Usage:  138 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "os_controller_map.mrp" for details.




Started process "Place & Route".




Constraints file: os_controller.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "os_controller" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External IOBs            44 out of 556     7%
      Number of LOCed IOBs             0 out of 44      0%

   Number of SLICEs                   44 out of 9280    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98978a) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.8
.
Phase 7.8 (Checksum:9dd487) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 3 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 3 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 3 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 3 secs 

Writing design to file os_controller.ncd


Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 361 unrouted;       REAL time: 4 secs 

Phase 2: 356 unrouted;       REAL time: 4 secs 

Phase 3: 136 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted;       REAL time: 4 secs 


Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       clk_148_BUFGP |     BUFGMUX3S| No   |    4 |  0.000     |  1.366      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 18 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  118 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file os_controller.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "os_controller" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-5

Analysis completed Fri Nov 25 14:59:41 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 5 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd" in Library work.
Entity <os_controller> compiled.
Entity <os_controller> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <os_controller> (Architecture <behavioral>).
Entity <os_controller> analyzed. Unit <os_controller> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <os_controller>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 21                                             |
    | Inputs             | 1                                              |
    | Outputs            | 12                                             |
    | Clock              | clk_148 (rising_edge)                          |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s10                                            |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <os_controller> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0011
 s2    | 0010
 s3    | 0110
 s4    | 0111
 s5    | 0101
 s6    | 0100
 s7    | 1100
 s8    | 1101
 s9    | 1111
 s10   | 0001
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <os_controller> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block os_controller, actual ratio is 0.
FlipFlop current_state_FFd3 has been replicated 1 time(s)
FlipFlop current_state_FFd4 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                      51  out of   9280     0%  
 Number of Slice Flip Flops:             6  out of  18560     0%  
 Number of 4 input LUTs:                94  out of  18560     0%  
 Number of bonded IOBs:                 44  out of    556     7%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_148                            | BUFGP                  | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.416ns (Maximum Frequency: 413.916MHz)
   Minimum input arrival time before clock: 3.029ns
   Maximum output required time after clock: 12.024ns
   Maximum combinational path delay: 11.288ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -i -p
xc2vp20-ff896-5 os_controller.ngc os_controller.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.ngc'
...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "os_controller.ngd" ...

Writing NGDBUILD log file "os_controller.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           6 out of  18,560    1%
  Number of 4 input LUTs:              93 out of  18,560    1%
Logic Distribution:
  Number of occupied Slices:           50 out of   9,280    1%
  Number of Slices containing only related logic:      50 out of      50  100%
  Number of Slices containing unrelated logic:          0 out of      50    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             94 out of  18,560    1%
  Number used as logic:                93
  Number used as a route-thru:          1

  Number of bonded IOBs:               44 out of     556    7%
  Number of PPC405s:                   0 out of       2    0%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  660
Additional JTAG gate count for IOBs:  2,112
Peak Memory Usage:  138 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "os_controller_map.mrp" for details.




Started process "Place & Route".




Constraints file: os_controller.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "os_controller" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External IOBs            44 out of 556     7%
      Number of LOCed IOBs             0 out of 44      0%

   Number of SLICEs                   50 out of 9280    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98979c) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.8
.
Phase 7.8 (Checksum:9e1000) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 3 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 3 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 4 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 4 secs 

Writing design to file os_controller.ncd


Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 384 unrouted;       REAL time: 4 secs 

Phase 2: 378 unrouted;       REAL time: 4 secs 

Phase 3: 133 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted;       REAL time: 4 secs 


Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       clk_148_BUFGP |     BUFGMUX3S| No   |    5 |  0.002     |  1.384      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 19 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  118 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file os_controller.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "os_controller" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-5

Analysis completed Fri Nov 25 15:05:22 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 5 secs 







Started process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd" in Library work.
Architecture behavioral of Entity os_controller is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <os_controller> (Architecture <behavioral>).
Entity <os_controller> analyzed. Unit <os_controller> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <os_controller>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 21                                             |
    | Inputs             | 1                                              |
    | Outputs            | 12                                             |
    | Clock              | clk_148 (rising_edge)                          |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s10                                            |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <os_controller> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0011
 s2    | 0010
 s3    | 0110
 s4    | 0111
 s5    | 0101
 s6    | 0100
 s7    | 1100
 s8    | 1101
 s9    | 1111
 s10   | 0001
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <os_controller> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block os_controller, actual ratio is 0.
FlipFlop current_state_FFd3 has been replicated 1 time(s)
FlipFlop current_state_FFd4 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                      51  out of   9280     0%  
 Number of Slice Flip Flops:             6  out of  18560     0%  
 Number of 4 input LUTs:                94  out of  18560     0%  
 Number of bonded IOBs:                 44  out of    556     7%  
 Number of GCLKs:                        1  out of     16     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_148                            | BUFGP                  | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.416ns (Maximum Frequency: 413.916MHz)
   Minimum input arrival time before clock: 3.029ns
   Maximum output required time after clock: 12.024ns
   Maximum combinational path delay: 11.288ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -i -p
xc2vp20-ff896-5 os_controller.ngc os_controller.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.ngc'
...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "os_controller.ngd" ...

Writing NGDBUILD log file "os_controller.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           6 out of  18,560    1%
  Number of 4 input LUTs:              93 out of  18,560    1%
Logic Distribution:
  Number of occupied Slices:           50 out of   9,280    1%
  Number of Slices containing only related logic:      50 out of      50  100%
  Number of Slices containing unrelated logic:          0 out of      50    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             94 out of  18,560    1%
  Number used as logic:                93
  Number used as a route-thru:          1

  Number of bonded IOBs:               44 out of     556    7%
  Number of PPC405s:                   0 out of       2    0%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  660
Additional JTAG gate count for IOBs:  2,112
Peak Memory Usage:  138 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "os_controller_map.mrp" for details.




Started process "Place & Route".




Constraints file: os_controller.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "os_controller" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External IOBs            44 out of 556     7%
      Number of LOCed IOBs             0 out of 44      0%

   Number of SLICEs                   50 out of 9280    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98979c) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.8
.
Phase 7.8 (Checksum:9e1000) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 3 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 3 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 3 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 3 secs 

Writing design to file os_controller.ncd


Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 384 unrouted;       REAL time: 4 secs 

Phase 2: 378 unrouted;       REAL time: 4 secs 

Phase 3: 133 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted;       REAL time: 4 secs 


Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       clk_148_BUFGP |     BUFGMUX3S| No   |    5 |  0.002     |  1.384      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 18 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  118 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file os_controller.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "os_controller" is an NCD, version 3.1, device xc2vp20, package ff896, speed
-5

Analysis completed Fri Nov 25 15:06:52 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 5 secs 




Started process "Back-annotate Pin Locations".



Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd" in Library work.
Architecture behavioral of Entity os_controller is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 126: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 134: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 142: Generating a Black Box for component <BUFG>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <os_controller> (Architecture <behavioral>).
Entity <os_controller> analyzed. Unit <os_controller> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <os_controller>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 11                                             |
    | Inputs             | 0                                              |
    | Outputs            | 11                                             |
    | Clock              | clk_148 (rising_edge)                          |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s10                                            |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <os_controller> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
WARNING:Xst:646 - Signal <tp_double<1>> is assigned but never used.
    Found 20-bit register for signal <tx_simu_data>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:11]> with speed1 encoding.
----------------------
 State | Encoding
----------------------
 s0    | 10000000000
 s1    | 00100000000
 s2    | 00010000000
 s3    | 00001000000
 s4    | 00000100000
 s5    | 00000010000
 s6    | 00000001000
 s7    | 00000000100
 s8    | 00000000010
 s9    | 00000000001
 s10   | 01000000000
----------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 12
 1-bit register                    : 11
 20-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <os_controller> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.
FlipFlop os_test/current_state_FFd2 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                      24  out of   9280     0%  
 Number of Slice Flip Flops:            33  out of  18560     0%  
 Number of 4 input LUTs:                41  out of  18560     0%  
 Number of bonded IOBs:                 20  out of    556     3%  
 Number of GCLKs:                        2  out of     16    12%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_1485_p_i                       | IBUFGDS+BUFG           | 33    |
rio_clk_1485_p_i                   | IBUFGDS                | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.040ns (Maximum Frequency: 490.100MHz)
   Minimum input arrival time before clock: 2.693ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.123ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "top.ngd" ...

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:          33 out of  18,560    1%
  Number of 4 input LUTs:              41 out of  18,560    1%
Logic Distribution:
  Number of occupied Slices:           40 out of   9,280    1%
  Number of Slices containing only related logic:      40 out of      40  100%
  Number of Slices containing unrelated logic:          0 out of      40    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             41 out of  18,560    1%

  Number of bonded IOBs:               18 out of     556    3%
    IOB Master Pads:                    2
    IOB Slave Pads:                     2
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   2 out of      16   12%
  Number of GTOPADs:                   2 out of      16   12%
  Number of GCLKs:                      2 out of      16   12%
  Number of GTs:                        1 out of       8   12%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  516
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  138 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "top_map.mrp" for details.




Started process "Place & Route".




Constraints file: top.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-05-13".


Device Utilization Summary:

   Number of BUFGMUXs                  2 out of 16     12%
   Number of External DIFFMs           2 out of 276     1%
      Number of LOCed DIFFMs           2 out of 2     100%

   Number of External DIFFSs           2 out of 276     1%
      Number of LOCed DIFFSs           2 out of 2     100%

   Number of GTs                       1 out of 8      12%
   Number of External GTIPADs          2 out of 16     12%
      Number of LOCed GTIPADs          0 out of 2       0%

   Number of External GTOPADs          2 out of 16     12%
      Number of LOCed GTOPADs          2 out of 2     100%

   Number of External IOBs            14 out of 556     2%
      Number of LOCed IOBs            14 out of 14    100%

   Number of SLICEs                   40 out of 9280    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:276 - The signal cs_1_i_IBUF has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989838) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 3 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 3 secs 

Phase 7.8
...
Phase 7.8 (Checksum:9a5ae6) REAL time: 3 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 3 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 3 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 3 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 3 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 3 secs 

Writing design to file top.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

Starting Router

Phase 1: 332 unrouted;       REAL time: 4 secs 

Phase 2: 270 unrouted;       REAL time: 5 secs 

Phase 3: 105 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 5 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         refclk_1485 |     BUFGMUX0S| No   |   17 |  0.062     |  1.379      |
+---------------------+--------------+------+------+------------+-------------+
|          TP2_o_OBUF |         Local|      |    7 |  1.355     |  1.610      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 19 secs 
Total CPU time to PAR completion: 10 secs 

Peak Memory Usage:  127 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/Xilinx71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Analysis completed Fri Nov 25 15:09:47 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 4 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <cs_1_i_IBUF> is incomplete. The signal
   does not drive any load pins in the design.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd" in Library work.
Entity <os_controller> compiled.
Entity <os_controller> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 126: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 134: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 142: Generating a Black Box for component <BUFG>.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <os_controller> (Architecture <behavioral>).
Entity <os_controller> analyzed. Unit <os_controller> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <os_controller>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 11                                             |
    | Inputs             | 0                                              |
    | Outputs            | 23                                             |
    | Clock              | clk_148 (rising_edge)                          |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s10                                            |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <os_controller> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
WARNING:Xst:646 - Signal <tp_double<1>> is assigned but never used.
    Found 20-bit register for signal <tx_simu_data>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0011
 s2    | 0010
 s3    | 0110
 s4    | 0111
 s5    | 0101
 s6    | 0100
 s7    | 1100
 s8    | 1101
 s9    | 1111
 s10   | 0001
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <os_controller> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.
FlipFlop os_test/current_state_FFd1 has been replicated 2 time(s)
FlipFlop os_test/current_state_FFd2 has been replicated 2 time(s)
FlipFlop os_test/current_state_FFd3 has been replicated 1 time(s)
FlipFlop os_test/current_state_FFd4 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                      13  out of   9280     0%  
 Number of Slice Flip Flops:            10  out of  18560     0%  
 Number of 4 input LUTs:                24  out of  18560     0%  
 Number of bonded IOBs:                 20  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
rio_clk_1485_p_i                   | IBUFGDS                | 1     |
clk_1485_p_i                       | IBUFGDS                | 10    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.730ns (Maximum Frequency: 578.018MHz)
   Minimum input arrival time before clock: 2.474ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.123ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "top.ngd" ...

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:          10 out of  18,560    1%
  Number of 4 input LUTs:              24 out of  18,560    1%
Logic Distribution:
  Number of occupied Slices:           18 out of   9,280    1%
  Number of Slices containing only related logic:      18 out of      18  100%
  Number of Slices containing unrelated logic:          0 out of      18    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             24 out of  18,560    1%

  Number of bonded IOBs:               18 out of     556    3%
    IOB Master Pads:                    2
    IOB Slave Pads:                     2
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   2 out of      16   12%
  Number of GTOPADs:                   2 out of      16   12%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        1 out of       8   12%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  227
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  145 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "top_map.mrp" for details.




Started process "Place & Route".




Constraints file: top.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/ISE71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External DIFFMs           2 out of 276     1%
      Number of LOCed DIFFMs           2 out of 2     100%

   Number of External DIFFSs           2 out of 276     1%
      Number of LOCed DIFFSs           2 out of 2     100%

   Number of GTs                       1 out of 8      12%
   Number of External GTIPADs          2 out of 16     12%
      Number of LOCed GTIPADs          0 out of 2       0%

   Number of External GTOPADs          2 out of 16     12%
      Number of LOCed GTOPADs          2 out of 2     100%

   Number of External IOBs            14 out of 556     2%
      Number of LOCed IOBs            14 out of 14    100%

   Number of SLICEs                   18 out of 9280    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:276 - The signal cs_1_i_IBUF has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989797) REAL time: 2 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 2 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.8
.
Phase 7.8 (Checksum:99c59a) REAL time: 2 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 2 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 2 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 2 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 2 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 2 secs 

Writing design to file top.ncd


Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 2 secs 

Starting Router

Phase 1: 211 unrouted;       REAL time: 3 secs 

Phase 2: 160 unrouted;       REAL time: 3 secs 

Phase 3: 40 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted;       REAL time: 4 secs 


Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 3 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          TP2_o_OBUF |         Local|      |    7 |  1.355     |  1.610      |
+---------------------+--------------+------+------+------------+-------------+
|         refclk_1485 |         Local|      |    8 |  0.009     |  1.596      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 16 secs 
Total CPU time to PAR completion: 6 secs 

Peak Memory Usage:  129 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/ISE71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Analysis completed Fri Nov 25 16:49:00 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 3 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <cs_1_i_IBUF> is incomplete. The signal
   does not drive any load pins in the design.


Project Navigator Auto-Make Log File
-------------------------------------










Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/OS_CONTROLLER is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller_v2.vhd
WARNING:HDLParsers:3215 - Unit work/OS_CONTROLLER/BEHAVIORAL is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller_v2.vhd
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller_v2.vhd" in Library work.
Entity <os_controller> compiled.
Entity <os_controller> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 126: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 134: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 142: Generating a Black Box for component <BUFG>.
WARNING:Xst:752 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 159: Unconnected input port 'sync_reset_i' of component 'os_controller' is tied to default value.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <os_controller> (Architecture <behavioral>).
Entity <os_controller> analyzed. Unit <os_controller> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <os_controller>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller_v2.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 11                                             |
    | Inputs             | 0                                              |
    | Outputs            | 13                                             |
    | Clock              | clk_148 (rising_edge)                          |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s10                                            |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <os_controller> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
WARNING:Xst:646 - Signal <tp_double<1>> is assigned but never used.
    Found 20-bit register for signal <tx_simu_data>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0011
 s2    | 0010
 s3    | 0110
 s4    | 0111
 s5    | 0101
 s6    | 0100
 s7    | 1100
 s8    | 1101
 s9    | 1111
 s10   | 0001
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <os_controller> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                       6  out of   9280     0%  
 Number of Slice Flip Flops:             4  out of  18560     0%  
 Number of 4 input LUTs:                12  out of  18560     0%  
 Number of bonded IOBs:                 20  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
rio_clk_1485_p_i                   | IBUFGDS                | 1     |
clk_1485_p_i                       | IBUFGDS                | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.898ns (Maximum Frequency: 526.884MHz)
   Minimum input arrival time before clock: 2.341ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.123ns

=========================================================================




Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\pt8612\vhdl\xilinx\test_virtex2\riotest/_ngo -nt timestamp -uc top.ucf -p
xc2vp20-ff896-5 top.ngc top.ngd 

Reading NGO file 'F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.ngc' ...
WARNING:NgdBuild:889 - Pad net 'RXN' is not connected to an external port in
   this design.  A new port 'RXN' has been added and is connected to this
   signal.
WARNING:NgdBuild:889 - Pad net 'RXP' is not connected to an external port in
   this design.  A new port 'RXP' has been added and is connected to this
   signal.

Applying constraints in "top.ucf" to the design...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "top.ngd" ...

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.




Started process "Map".

Using target part "2vp20ff896-5".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:           4 out of  18,560    1%
  Number of 4 input LUTs:              12 out of  18,560    1%
Logic Distribution:
  Number of occupied Slices:            6 out of   9,280    1%
  Number of Slices containing only related logic:       6 out of       6  100%
  Number of Slices containing unrelated logic:          0 out of       6    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:             12 out of  18,560    1%

  Number of bonded IOBs:               18 out of     556    3%
    IOB Master Pads:                    2
    IOB Slave Pads:                     2
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   2 out of      16   12%
  Number of GTOPADs:                   2 out of      16   12%
  Number of GCLKs:                      1 out of      16    6%
  Number of GTs:                        1 out of       8   12%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  107
Additional JTAG gate count for IOBs:  864
Peak Memory Usage:  145 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "top_map.mrp" for details.




Started process "Place & Route".




Constraints file: top.pcf.
Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/ISE71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000
Celsius)
Initializing voltage to 1.500 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.91 2005-07-22".


Device Utilization Summary:

   Number of BUFGMUXs                  1 out of 16      6%
   Number of External DIFFMs           2 out of 276     1%
      Number of LOCed DIFFMs           2 out of 2     100%

   Number of External DIFFSs           2 out of 276     1%
      Number of LOCed DIFFSs           2 out of 2     100%

   Number of GTs                       1 out of 8      12%
   Number of External GTIPADs          2 out of 16     12%
      Number of LOCed GTIPADs          0 out of 2       0%

   Number of External GTOPADs          2 out of 16     12%
      Number of LOCed GTOPADs          2 out of 2     100%

   Number of External IOBs            14 out of 556     2%
      Number of LOCed IOBs            14 out of 14    100%

   Number of SLICEs                    6 out of 9280    1%


Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

WARNING:Par:276 - The signal cs_1_i_IBUF has no load

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:989743) REAL time: 3 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.2
.


Phase 3.2 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.3
Phase 5.3 (Checksum:2faf07b) REAL time: 4 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 4 secs 

Phase 7.8
.
Phase 7.8 (Checksum:99b181) REAL time: 4 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 4 secs 

Phase 9.18
Phase 9.18 (Checksum:55d4a77) REAL time: 4 secs 

Phase 10.5
Phase 10.5 (Checksum:5f5e0f6) REAL time: 4 secs 

Phase 11.27
Phase 11.27 (Checksum:68e7775) REAL time: 4 secs 

Phase 12.24
Phase 12.24 (Checksum:7270df4) REAL time: 4 secs 

Writing design to file top.ncd


Total REAL time to Placer completion: 4 secs 
Total CPU time to Placer completion: 2 secs 

Starting Router

Phase 1: 148 unrouted;       REAL time: 5 secs 

Phase 2: 105 unrouted;       REAL time: 5 secs 

Phase 3: 18 unrouted;       REAL time: 5 secs 

Phase 4: 0 unrouted;       REAL time: 5 secs 

WARNING:Route - CLK Net:refclk_1485
may have excessive skew because 2 CLK pins
failed to route using a CLK template.

Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 3 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|          TP2_o_OBUF |         Local|      |    7 |  1.355     |  1.610      |
+---------------------+--------------+------+------+------------+-------------+
|         refclk_1485 |         Local|      |    2 |  0.000     |  0.415      |
+---------------------+--------------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 21 secs 
Total CPU time to PAR completion: 6 secs 

Peak Memory Usage:  129 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 1

Writing design to file top.ncd



PAR done!

Started process "Generate Post-Place & Route Static Timing".

Loading device for application Rf_Device from file '2vp20.nph' in environment
C:/ISE71.
   "top" is an NCD, version 3.1, device xc2vp20, package ff896, speed -5

Analysis completed Mon Nov 28 09:11:51 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 3 secs 







Started process "Generate Programming File".

WARNING:PhysDesignRules:367 - The signal <cs_1_i_IBUF> is incomplete. The signal
   does not drive any load pins in the design.

