{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1661, "design__instance__area": 15526.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013473465805873275, "power__switching__total": 0.0006498051225207746, "power__leakage__total": 1.4639034873198398e-08, "power__total": 0.0019971663132309914, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.6506307898826261, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.8340331994441335, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3181508480050235, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.6342656579476038, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.318151, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.544476, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.5022615798762746, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.3024246494387435, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.42058802075983887, "timing__setup__ws__corner:nom_ss_100C_1v60": -4.120161217710411, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -76.89107879153109, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -4.120161217710411, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.894467, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 31, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.804765, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.3233616521628977, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.26644742721905, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11082818310109502, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.8875690433840755, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.110828, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.789716, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 7, "design__max_fanout_violation__count": 11, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.5249726357772266, "clock__skew__worst_setup": 1.2525959513051728, "timing__hold__ws": 0.10814754953232408, "timing__setup__ws": -4.359726925096248, "timing__hold__tns": 0, "timing__setup__tns": -83.07621847813066, "timing__hold__wns": 0, "timing__setup__wns": -4.359726925096248, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.108148, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 93, "timing__setup_r2r__ws": 2.709389, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.325 162.045", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24521.5, "design__core__area": 19398.6, "design__instance__count__stdcell": 1926, "design__instance__area__stdcell": 15857.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.817466, "design__instance__utilization__stdcell": 0.817466, "design__rows": 51, "design__rows:unithd": 51, "design__sites": 15504, "design__sites:unithd": 15504, "design__instance__count__class:buffer": 255, "design__instance__area__class:buffer": 1119.82, "design__instance__count__class:inverter": 38, "design__instance__area__class:inverter": 150.144, "design__instance__count__class:sequential_cell": 190, "design__instance__area__class:sequential_cell": 4503.07, "design__instance__count__class:multi_input_combinational_cell": 828, "design__instance__area__class:multi_input_combinational_cell": 7213.17, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8661902, "design__instance__count__class:timing_repair_buffer": 318, "design__instance__area__class:timing_repair_buffer": 2087, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 36758.8, "design__violations": 0, "design__instance__count__class:clock_buffer": 18, "design__instance__area__class:clock_buffer": 258.998, "design__instance__count__class:clock_inverter": 14, "design__instance__area__class:clock_inverter": 193.936, "design__instance__count__setup_buffer": 54, "design__instance__count__hold_buffer": 44, "antenna__violating__nets": 4, "antenna__violating__pins": 4, "route__antenna_violation__count": 4, "antenna_diodes_count": 0, "route__net": 1753, "route__net__special": 2, "route__drc_errors__iter:0": 790, "route__wirelength__iter:0": 42649, "route__drc_errors__iter:1": 534, "route__wirelength__iter:1": 42192, "route__drc_errors__iter:2": 524, "route__wirelength__iter:2": 42015, "route__drc_errors__iter:3": 117, "route__wirelength__iter:3": 42024, "route__drc_errors__iter:4": 50, "route__wirelength__iter:4": 42043, "route__drc_errors__iter:5": 12, "route__wirelength__iter:5": 42052, "route__drc_errors__iter:6": 12, "route__wirelength__iter:6": 42052, "route__drc_errors__iter:7": 12, "route__wirelength__iter:7": 42111, "route__drc_errors__iter:8": 0, "route__wirelength__iter:8": 42094, "route__drc_errors": 0, "route__wirelength": 42094, "route__vias": 11678, "route__vias__singlecut": 11678, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 330.26, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.636675064023788, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.8118007607026336, "timing__hold__ws__corner:min_tt_025C_1v80": 0.31440062554407866, "timing__setup__ws__corner:min_tt_025C_1v80": 1.781296494059918, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.314401, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.587962, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.4762473883390386, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.2606724909708333, "timing__hold__ws__corner:min_ss_100C_1v60": 0.4495808297340827, "timing__setup__ws__corner:min_ss_100C_1v60": -3.896048038907545, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -71.21896518551439, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.896048038907545, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.889628, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 31, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.907386, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.313814511037227, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.2525959513051728, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10814754953232408, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.9848263594487032, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.108148, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.6635387982434939, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.8592936605486345, "timing__hold__ws__corner:max_tt_025C_1v80": 0.321619684432419, "timing__setup__ws__corner:max_tt_025C_1v80": 1.4812671508645474, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.32162, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.499578, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.5249726357772266, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.3467509710843517, "timing__hold__ws__corner:max_ss_100C_1v60": 0.3902835942672078, "timing__setup__ws__corner:max_ss_100C_1v60": -4.359726925096248, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -83.07621847813066, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.359726925096248, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.900089, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 31, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.709389, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.3325761704609835, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.2816024160230055, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11321122137969862, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.780173614461055, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.113211, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.730642, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79813, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79963, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00186953, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00136, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000342722, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00136, "design_powergrid__voltage__worst": 0.00136, "design_powergrid__voltage__worst__net:VPWR": 1.79813, "design_powergrid__drop__worst": 0.00186953, "design_powergrid__drop__worst__net:VPWR": 0.00186953, "design_powergrid__voltage__worst__net:VGND": 0.00136, "design_powergrid__drop__worst__net:VGND": 0.00136, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000366, "ir__drop__worst": 0.00187, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}