// This is a commented line in Verilog
module counter(
    clk,      // input clock signal
    reset,    // input reset signal
    load,     // input load signal
    inc,      // input increment signal
    count_out // output count signal
    );
 
    parameter MAX_VALUE = 100; // maximum count value
    parameter MIN_VALUE = 0;   // minimum count value
 
    // internal wire declarations
    wire [6:0] counter_value; // 7-bit counter
    wire is_max;             // indicates if counter is at maximum value
    wire is_min;             // indicates if counter is at minimum value
 
    // clocked process for synchronous behavior
    always @(posedge clk, negedge reset) begin
 
        // check for reset signal
        if (reset == 0) begin
            counter_value <= MIN_VALUE; // reset counter value to minimum
        end else begin
 
            // check for load signal
            if (load) begin
                counter_value <= count_out; // load new value to counter
            end else begin
 
                // check for increment signal
                if (inc) begin
                    if (counter_value == MAX_VALUE) begin
                        // set output wire to indicate maximum value reached
                        is_max <= 1;
                    end else begin
                        counter_value <= counter_value + 1; // increment counter value
                    end
                end
            end
        end
    end
 
    // assign statement for output
    assign count_out = counter_value;
 
endmodule