#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May  7 13:27:42 2024
# Process ID: 14492
# Current directory: C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10628 C:\Users\Ahmed Atef\OneDrive\Desktop\Kasas\VERILOG\8_bit_computer\8_bit_computer.xpr
# Log file: C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/vivado.log
# Journal file: C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.xpr}
update_compile_order -fileset sources_1
close [ open {C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer_tp.v} w ]
add_files {{C:/Users/Ahmed Atef/OneDrive/Desktop/Kasas/VERILOG/8_bit_computer/8_bit_computer.srcs/sources_1/new/Computer_tp.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Computer_tp [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
synth_design -rtl -name rtl_1
launch_simulation
source Computer_tp.tcl
close_sim
launch_simulation
source Computer_tp.tcl
close_sim
launch_simulation
source Computer_tp.tcl
close_sim
synth_design -rtl -name rtl_1
close_design
launch_simulation
source Computer_tp.tcl
close_sim
launch_simulation
source Computer_tp.tcl
close_sim
launch_simulation
source Computer_tp.tcl
close_sim
launch_simulation
source Computer_tp.tcl
close_sim
synth_design -rtl -name rtl_1
close_design
