|Processor
Clock => Clock.IN4
Reset => Reset.IN4
Mem_DataIn[0] => Mem_ReadData[0].IN2
Mem_DataIn[1] => Mem_ReadData[1].IN2
Mem_DataIn[2] => Mem_ReadData[2].IN2
Mem_DataIn[3] => Mem_ReadData[3].IN2
Mem_DataIn[4] => Mem_ReadData[4].IN2
Mem_DataIn[5] => Mem_ReadData[5].IN2
Mem_DataIn[6] => Mem_ReadData[6].IN2
Mem_DataIn[7] => Mem_ReadData[7].IN2
Mem_DataIn[8] => Mem_ReadData[8].IN2
Mem_DataIn[9] => Mem_ReadData[9].IN2
Mem_DataIn[10] => Mem_ReadData[10].IN2
Mem_DataIn[11] => Mem_ReadData[11].IN2
Mem_DataIn[12] => Mem_ReadData[12].IN2
Mem_DataIn[13] => Mem_ReadData[13].IN2
Mem_DataIn[14] => Mem_ReadData[14].IN2
Mem_DataIn[15] => Mem_ReadData[15].IN2
Mem_DataIn[16] => Mem_ReadData[16].IN2
Mem_DataIn[17] => Mem_ReadData[17].IN2
Mem_DataIn[18] => Mem_ReadData[18].IN2
Mem_DataIn[19] => Mem_ReadData[19].IN2
Mem_DataIn[20] => Mem_ReadData[20].IN2
Mem_DataIn[21] => Mem_ReadData[21].IN2
Mem_DataIn[22] => Mem_ReadData[22].IN2
Mem_DataIn[23] => Mem_ReadData[23].IN2
Mem_DataIn[24] => Mem_ReadData[24].IN2
Mem_DataIn[25] => Mem_ReadData[25].IN2
Mem_DataIn[26] => Mem_ReadData[26].IN2
Mem_DataIn[27] => Mem_ReadData[27].IN2
Mem_DataIn[28] => Mem_ReadData[28].IN2
Mem_DataIn[29] => Mem_ReadData[29].IN2
Mem_DataIn[30] => Mem_ReadData[30].IN2
Mem_DataIn[31] => Mem_ReadData[31].IN2
Mem_Address[0] <= IF_Block:ifblock.Mem_Address
Mem_Address[1] <= IF_Block:ifblock.Mem_Address
Mem_Address[2] <= IF_Block:ifblock.Mem_Address
Mem_Address[3] <= IF_Block:ifblock.Mem_Address
Mem_Address[4] <= IF_Block:ifblock.Mem_Address
Mem_Address[5] <= IF_Block:ifblock.Mem_Address
Mem_Address[6] <= IF_Block:ifblock.Mem_Address
Mem_Address[7] <= IF_Block:ifblock.Mem_Address
Mem_Address[8] <= IF_Block:ifblock.Mem_Address
Mem_Address[9] <= IF_Block:ifblock.Mem_Address
Mem_Address[10] <= IF_Block:ifblock.Mem_Address
Mem_Address[11] <= IF_Block:ifblock.Mem_Address
Mem_Address[12] <= IF_Block:ifblock.Mem_Address
Mem_Address[13] <= IF_Block:ifblock.Mem_Address
Mem_Address[14] <= IF_Block:ifblock.Mem_Address
Mem_Address[15] <= IF_Block:ifblock.Mem_Address
Mem_Address[16] <= IF_Block:ifblock.Mem_Address
Mem_Address[17] <= IF_Block:ifblock.Mem_Address
Mem_Address[18] <= IF_Block:ifblock.Mem_Address
Mem_Address[19] <= IF_Block:ifblock.Mem_Address
Mem_Address[20] <= IF_Block:ifblock.Mem_Address
Mem_Address[21] <= IF_Block:ifblock.Mem_Address
Mem_Address[22] <= IF_Block:ifblock.Mem_Address
Mem_Address[23] <= IF_Block:ifblock.Mem_Address
Mem_Address[24] <= IF_Block:ifblock.Mem_Address
Mem_Address[25] <= IF_Block:ifblock.Mem_Address
Mem_Address[26] <= IF_Block:ifblock.Mem_Address
Mem_Address[27] <= IF_Block:ifblock.Mem_Address
Mem_Address[28] <= IF_Block:ifblock.Mem_Address
Mem_Address[29] <= IF_Block:ifblock.Mem_Address
Mem_Address[30] <= IF_Block:ifblock.Mem_Address
Mem_Address[31] <= IF_Block:ifblock.Mem_Address
Mem_WriteEnable <= MEM_MemWrite.DB_MAX_OUTPUT_PORT_TYPE
Mem_DataOut[0] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[1] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[2] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[3] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[4] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[5] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[6] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[7] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[8] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[9] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[10] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[11] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[12] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[13] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[14] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[15] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[16] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[17] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[18] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[19] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[20] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[21] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[22] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[23] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[24] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[25] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[26] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[27] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[28] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[29] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[30] <= IF_Block:ifblock.Mem_WriteData
Mem_DataOut[31] <= IF_Block:ifblock.Mem_WriteData


|Processor|IF_Block:ifblock
Clock => Clock.IN2
Reset => Reset.IN2
ID_PCSrc[0] => ID_PCSrc[0].IN1
ID_PCSrc[1] => ID_PCSrc[1].IN1
ID_JumpAddr[0] => ID_JumpAddr[0].IN1
ID_JumpAddr[1] => ID_JumpAddr[1].IN1
ID_JumpAddr[2] => ID_JumpAddr[2].IN1
ID_JumpAddr[3] => ID_JumpAddr[3].IN1
ID_JumpAddr[4] => ID_JumpAddr[4].IN1
ID_JumpAddr[5] => ID_JumpAddr[5].IN1
ID_JumpAddr[6] => ID_JumpAddr[6].IN1
ID_JumpAddr[7] => ID_JumpAddr[7].IN1
ID_JumpAddr[8] => ID_JumpAddr[8].IN1
ID_JumpAddr[9] => ID_JumpAddr[9].IN1
ID_JumpAddr[10] => ID_JumpAddr[10].IN1
ID_JumpAddr[11] => ID_JumpAddr[11].IN1
ID_JumpAddr[12] => ID_JumpAddr[12].IN1
ID_JumpAddr[13] => ID_JumpAddr[13].IN1
ID_JumpAddr[14] => ID_JumpAddr[14].IN1
ID_JumpAddr[15] => ID_JumpAddr[15].IN1
ID_JumpAddr[16] => ID_JumpAddr[16].IN1
ID_JumpAddr[17] => ID_JumpAddr[17].IN1
ID_JumpAddr[18] => ID_JumpAddr[18].IN1
ID_JumpAddr[19] => ID_JumpAddr[19].IN1
ID_JumpAddr[20] => ID_JumpAddr[20].IN1
ID_JumpAddr[21] => ID_JumpAddr[21].IN1
ID_JumpAddr[22] => ID_JumpAddr[22].IN1
ID_JumpAddr[23] => ID_JumpAddr[23].IN1
ID_JumpAddr[24] => ID_JumpAddr[24].IN1
ID_JumpAddr[25] => ID_JumpAddr[25].IN1
ID_JumpAddr[26] => ID_JumpAddr[26].IN1
ID_JumpAddr[27] => ID_JumpAddr[27].IN1
ID_JumpAddr[28] => ID_JumpAddr[28].IN1
ID_JumpAddr[29] => ID_JumpAddr[29].IN1
ID_JumpAddr[30] => ID_JumpAddr[30].IN1
ID_JumpAddr[31] => ID_JumpAddr[31].IN1
ID_BranchAddr[0] => ID_BranchAddr[0].IN1
ID_BranchAddr[1] => ID_BranchAddr[1].IN1
ID_BranchAddr[2] => ID_BranchAddr[2].IN1
ID_BranchAddr[3] => ID_BranchAddr[3].IN1
ID_BranchAddr[4] => ID_BranchAddr[4].IN1
ID_BranchAddr[5] => ID_BranchAddr[5].IN1
ID_BranchAddr[6] => ID_BranchAddr[6].IN1
ID_BranchAddr[7] => ID_BranchAddr[7].IN1
ID_BranchAddr[8] => ID_BranchAddr[8].IN1
ID_BranchAddr[9] => ID_BranchAddr[9].IN1
ID_BranchAddr[10] => ID_BranchAddr[10].IN1
ID_BranchAddr[11] => ID_BranchAddr[11].IN1
ID_BranchAddr[12] => ID_BranchAddr[12].IN1
ID_BranchAddr[13] => ID_BranchAddr[13].IN1
ID_BranchAddr[14] => ID_BranchAddr[14].IN1
ID_BranchAddr[15] => ID_BranchAddr[15].IN1
ID_BranchAddr[16] => ID_BranchAddr[16].IN1
ID_BranchAddr[17] => ID_BranchAddr[17].IN1
ID_BranchAddr[18] => ID_BranchAddr[18].IN1
ID_BranchAddr[19] => ID_BranchAddr[19].IN1
ID_BranchAddr[20] => ID_BranchAddr[20].IN1
ID_BranchAddr[21] => ID_BranchAddr[21].IN1
ID_BranchAddr[22] => ID_BranchAddr[22].IN1
ID_BranchAddr[23] => ID_BranchAddr[23].IN1
ID_BranchAddr[24] => ID_BranchAddr[24].IN1
ID_BranchAddr[25] => ID_BranchAddr[25].IN1
ID_BranchAddr[26] => ID_BranchAddr[26].IN1
ID_BranchAddr[27] => ID_BranchAddr[27].IN1
ID_BranchAddr[28] => ID_BranchAddr[28].IN1
ID_BranchAddr[29] => ID_BranchAddr[29].IN1
ID_BranchAddr[30] => ID_BranchAddr[30].IN1
ID_BranchAddr[31] => ID_BranchAddr[31].IN1
ID_JrRsData[0] => ID_JrRsData[0].IN1
ID_JrRsData[1] => ID_JrRsData[1].IN1
ID_JrRsData[2] => ID_JrRsData[2].IN1
ID_JrRsData[3] => ID_JrRsData[3].IN1
ID_JrRsData[4] => ID_JrRsData[4].IN1
ID_JrRsData[5] => ID_JrRsData[5].IN1
ID_JrRsData[6] => ID_JrRsData[6].IN1
ID_JrRsData[7] => ID_JrRsData[7].IN1
ID_JrRsData[8] => ID_JrRsData[8].IN1
ID_JrRsData[9] => ID_JrRsData[9].IN1
ID_JrRsData[10] => ID_JrRsData[10].IN1
ID_JrRsData[11] => ID_JrRsData[11].IN1
ID_JrRsData[12] => ID_JrRsData[12].IN1
ID_JrRsData[13] => ID_JrRsData[13].IN1
ID_JrRsData[14] => ID_JrRsData[14].IN1
ID_JrRsData[15] => ID_JrRsData[15].IN1
ID_JrRsData[16] => ID_JrRsData[16].IN1
ID_JrRsData[17] => ID_JrRsData[17].IN1
ID_JrRsData[18] => ID_JrRsData[18].IN1
ID_JrRsData[19] => ID_JrRsData[19].IN1
ID_JrRsData[20] => ID_JrRsData[20].IN1
ID_JrRsData[21] => ID_JrRsData[21].IN1
ID_JrRsData[22] => ID_JrRsData[22].IN1
ID_JrRsData[23] => ID_JrRsData[23].IN1
ID_JrRsData[24] => ID_JrRsData[24].IN1
ID_JrRsData[25] => ID_JrRsData[25].IN1
ID_JrRsData[26] => ID_JrRsData[26].IN1
ID_JrRsData[27] => ID_JrRsData[27].IN1
ID_JrRsData[28] => ID_JrRsData[28].IN1
ID_JrRsData[29] => ID_JrRsData[29].IN1
ID_JrRsData[30] => ID_JrRsData[30].IN1
ID_JrRsData[31] => ID_JrRsData[31].IN1
MEM_MemRead => comb.IN0
MEM_MemWrite => comb.IN1
MEM_ALUOut[0] => MEM_ALUOut[0].IN1
MEM_ALUOut[1] => MEM_ALUOut[1].IN1
MEM_ALUOut[2] => MEM_ALUOut[2].IN1
MEM_ALUOut[3] => MEM_ALUOut[3].IN1
MEM_ALUOut[4] => MEM_ALUOut[4].IN1
MEM_ALUOut[5] => MEM_ALUOut[5].IN1
MEM_ALUOut[6] => MEM_ALUOut[6].IN1
MEM_ALUOut[7] => MEM_ALUOut[7].IN1
MEM_ALUOut[8] => MEM_ALUOut[8].IN1
MEM_ALUOut[9] => MEM_ALUOut[9].IN1
MEM_ALUOut[10] => MEM_ALUOut[10].IN1
MEM_ALUOut[11] => MEM_ALUOut[11].IN1
MEM_ALUOut[12] => MEM_ALUOut[12].IN1
MEM_ALUOut[13] => MEM_ALUOut[13].IN1
MEM_ALUOut[14] => MEM_ALUOut[14].IN1
MEM_ALUOut[15] => MEM_ALUOut[15].IN1
MEM_ALUOut[16] => MEM_ALUOut[16].IN1
MEM_ALUOut[17] => MEM_ALUOut[17].IN1
MEM_ALUOut[18] => MEM_ALUOut[18].IN1
MEM_ALUOut[19] => MEM_ALUOut[19].IN1
MEM_ALUOut[20] => MEM_ALUOut[20].IN1
MEM_ALUOut[21] => MEM_ALUOut[21].IN1
MEM_ALUOut[22] => MEM_ALUOut[22].IN1
MEM_ALUOut[23] => MEM_ALUOut[23].IN1
MEM_ALUOut[24] => MEM_ALUOut[24].IN1
MEM_ALUOut[25] => MEM_ALUOut[25].IN1
MEM_ALUOut[26] => MEM_ALUOut[26].IN1
MEM_ALUOut[27] => MEM_ALUOut[27].IN1
MEM_ALUOut[28] => MEM_ALUOut[28].IN1
MEM_ALUOut[29] => MEM_ALUOut[29].IN1
MEM_ALUOut[30] => MEM_ALUOut[30].IN1
MEM_ALUOut[31] => MEM_ALUOut[31].IN1
MEM_RtData[0] => MEM_RtData[0].IN1
MEM_RtData[1] => MEM_RtData[1].IN1
MEM_RtData[2] => MEM_RtData[2].IN1
MEM_RtData[3] => MEM_RtData[3].IN1
MEM_RtData[4] => MEM_RtData[4].IN1
MEM_RtData[5] => MEM_RtData[5].IN1
MEM_RtData[6] => MEM_RtData[6].IN1
MEM_RtData[7] => MEM_RtData[7].IN1
MEM_RtData[8] => MEM_RtData[8].IN1
MEM_RtData[9] => MEM_RtData[9].IN1
MEM_RtData[10] => MEM_RtData[10].IN1
MEM_RtData[11] => MEM_RtData[11].IN1
MEM_RtData[12] => MEM_RtData[12].IN1
MEM_RtData[13] => MEM_RtData[13].IN1
MEM_RtData[14] => MEM_RtData[14].IN1
MEM_RtData[15] => MEM_RtData[15].IN1
MEM_RtData[16] => MEM_RtData[16].IN1
MEM_RtData[17] => MEM_RtData[17].IN1
MEM_RtData[18] => MEM_RtData[18].IN1
MEM_RtData[19] => MEM_RtData[19].IN1
MEM_RtData[20] => MEM_RtData[20].IN1
MEM_RtData[21] => MEM_RtData[21].IN1
MEM_RtData[22] => MEM_RtData[22].IN1
MEM_RtData[23] => MEM_RtData[23].IN1
MEM_RtData[24] => MEM_RtData[24].IN1
MEM_RtData[25] => MEM_RtData[25].IN1
MEM_RtData[26] => MEM_RtData[26].IN1
MEM_RtData[27] => MEM_RtData[27].IN1
MEM_RtData[28] => MEM_RtData[28].IN1
MEM_RtData[29] => MEM_RtData[29].IN1
MEM_RtData[30] => MEM_RtData[30].IN1
MEM_RtData[31] => MEM_RtData[31].IN1
WB_WriteData[0] => WB_WriteData[0].IN1
WB_WriteData[1] => WB_WriteData[1].IN1
WB_WriteData[2] => WB_WriteData[2].IN1
WB_WriteData[3] => WB_WriteData[3].IN1
WB_WriteData[4] => WB_WriteData[4].IN1
WB_WriteData[5] => WB_WriteData[5].IN1
WB_WriteData[6] => WB_WriteData[6].IN1
WB_WriteData[7] => WB_WriteData[7].IN1
WB_WriteData[8] => WB_WriteData[8].IN1
WB_WriteData[9] => WB_WriteData[9].IN1
WB_WriteData[10] => WB_WriteData[10].IN1
WB_WriteData[11] => WB_WriteData[11].IN1
WB_WriteData[12] => WB_WriteData[12].IN1
WB_WriteData[13] => WB_WriteData[13].IN1
WB_WriteData[14] => WB_WriteData[14].IN1
WB_WriteData[15] => WB_WriteData[15].IN1
WB_WriteData[16] => WB_WriteData[16].IN1
WB_WriteData[17] => WB_WriteData[17].IN1
WB_WriteData[18] => WB_WriteData[18].IN1
WB_WriteData[19] => WB_WriteData[19].IN1
WB_WriteData[20] => WB_WriteData[20].IN1
WB_WriteData[21] => WB_WriteData[21].IN1
WB_WriteData[22] => WB_WriteData[22].IN1
WB_WriteData[23] => WB_WriteData[23].IN1
WB_WriteData[24] => WB_WriteData[24].IN1
WB_WriteData[25] => WB_WriteData[25].IN1
WB_WriteData[26] => WB_WriteData[26].IN1
WB_WriteData[27] => WB_WriteData[27].IN1
WB_WriteData[28] => WB_WriteData[28].IN1
WB_WriteData[29] => WB_WriteData[29].IN1
WB_WriteData[30] => WB_WriteData[30].IN1
WB_WriteData[31] => WB_WriteData[31].IN1
Mem_ReadData[0] => Mem_ReadData[0].IN1
Mem_ReadData[1] => Mem_ReadData[1].IN1
Mem_ReadData[2] => Mem_ReadData[2].IN1
Mem_ReadData[3] => Mem_ReadData[3].IN1
Mem_ReadData[4] => Mem_ReadData[4].IN1
Mem_ReadData[5] => Mem_ReadData[5].IN1
Mem_ReadData[6] => Mem_ReadData[6].IN1
Mem_ReadData[7] => Mem_ReadData[7].IN1
Mem_ReadData[8] => Mem_ReadData[8].IN1
Mem_ReadData[9] => Mem_ReadData[9].IN1
Mem_ReadData[10] => Mem_ReadData[10].IN1
Mem_ReadData[11] => Mem_ReadData[11].IN1
Mem_ReadData[12] => Mem_ReadData[12].IN1
Mem_ReadData[13] => Mem_ReadData[13].IN1
Mem_ReadData[14] => Mem_ReadData[14].IN1
Mem_ReadData[15] => Mem_ReadData[15].IN1
Mem_ReadData[16] => Mem_ReadData[16].IN1
Mem_ReadData[17] => Mem_ReadData[17].IN1
Mem_ReadData[18] => Mem_ReadData[18].IN1
Mem_ReadData[19] => Mem_ReadData[19].IN1
Mem_ReadData[20] => Mem_ReadData[20].IN1
Mem_ReadData[21] => Mem_ReadData[21].IN1
Mem_ReadData[22] => Mem_ReadData[22].IN1
Mem_ReadData[23] => Mem_ReadData[23].IN1
Mem_ReadData[24] => Mem_ReadData[24].IN1
Mem_ReadData[25] => Mem_ReadData[25].IN1
Mem_ReadData[26] => Mem_ReadData[26].IN1
Mem_ReadData[27] => Mem_ReadData[27].IN1
Mem_ReadData[28] => Mem_ReadData[28].IN1
Mem_ReadData[29] => Mem_ReadData[29].IN1
Mem_ReadData[30] => Mem_ReadData[30].IN1
Mem_ReadData[31] => Mem_ReadData[31].IN1
IF_ForC => IF_ForC.IN1
IF_Write => IF_Write.IN1
IF_PCWrite => IF_PCWrite.IN1
IF_Flush => IF_Flush.IN1
Mem_Address[0] <= Mux2:IorD_Mux.Out
Mem_Address[1] <= Mux2:IorD_Mux.Out
Mem_Address[2] <= Mux2:IorD_Mux.Out
Mem_Address[3] <= Mux2:IorD_Mux.Out
Mem_Address[4] <= Mux2:IorD_Mux.Out
Mem_Address[5] <= Mux2:IorD_Mux.Out
Mem_Address[6] <= Mux2:IorD_Mux.Out
Mem_Address[7] <= Mux2:IorD_Mux.Out
Mem_Address[8] <= Mux2:IorD_Mux.Out
Mem_Address[9] <= Mux2:IorD_Mux.Out
Mem_Address[10] <= Mux2:IorD_Mux.Out
Mem_Address[11] <= Mux2:IorD_Mux.Out
Mem_Address[12] <= Mux2:IorD_Mux.Out
Mem_Address[13] <= Mux2:IorD_Mux.Out
Mem_Address[14] <= Mux2:IorD_Mux.Out
Mem_Address[15] <= Mux2:IorD_Mux.Out
Mem_Address[16] <= Mux2:IorD_Mux.Out
Mem_Address[17] <= Mux2:IorD_Mux.Out
Mem_Address[18] <= Mux2:IorD_Mux.Out
Mem_Address[19] <= Mux2:IorD_Mux.Out
Mem_Address[20] <= Mux2:IorD_Mux.Out
Mem_Address[21] <= Mux2:IorD_Mux.Out
Mem_Address[22] <= Mux2:IorD_Mux.Out
Mem_Address[23] <= Mux2:IorD_Mux.Out
Mem_Address[24] <= Mux2:IorD_Mux.Out
Mem_Address[25] <= Mux2:IorD_Mux.Out
Mem_Address[26] <= Mux2:IorD_Mux.Out
Mem_Address[27] <= Mux2:IorD_Mux.Out
Mem_Address[28] <= Mux2:IorD_Mux.Out
Mem_Address[29] <= Mux2:IorD_Mux.Out
Mem_Address[30] <= Mux2:IorD_Mux.Out
Mem_Address[31] <= Mux2:IorD_Mux.Out
Mem_WriteData[0] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[1] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[2] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[3] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[4] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[5] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[6] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[7] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[8] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[9] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[10] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[11] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[12] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[13] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[14] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[15] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[16] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[17] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[18] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[19] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[20] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[21] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[22] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[23] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[24] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[25] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[26] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[27] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[28] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[29] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[30] <= Mux2:ForwardC_Mux.Out
Mem_WriteData[31] <= Mux2:ForwardC_Mux.Out
ID_Instruction[0] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[1] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[2] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[3] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[4] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[5] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[6] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[7] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[8] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[9] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[10] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[11] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[12] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[13] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[14] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[15] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[16] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[17] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[18] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[19] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[20] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[21] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[22] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[23] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[24] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[25] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[26] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[27] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[28] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[29] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[30] <= IF_ID_Stage:IfId.ID_Instruction
ID_Instruction[31] <= IF_ID_Stage:IfId.ID_Instruction
ID_PCplus4[0] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[1] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[2] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[3] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[4] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[5] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[6] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[7] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[8] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[9] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[10] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[11] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[12] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[13] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[14] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[15] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[16] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[17] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[18] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[19] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[20] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[21] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[22] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[23] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[24] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[25] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[26] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[27] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[28] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[29] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[30] <= IF_ID_Stage:IfId.ID_PCplus4
ID_PCplus4[31] <= IF_ID_Stage:IfId.ID_PCplus4


|Processor|IF_Block:ifblock|Register:PC
Clock => Out[0]~reg0.CLK
Clock => Out[1]~reg0.CLK
Clock => Out[2]~reg0.CLK
Clock => Out[3]~reg0.CLK
Clock => Out[4]~reg0.CLK
Clock => Out[5]~reg0.CLK
Clock => Out[6]~reg0.CLK
Clock => Out[7]~reg0.CLK
Clock => Out[8]~reg0.CLK
Clock => Out[9]~reg0.CLK
Clock => Out[10]~reg0.CLK
Clock => Out[11]~reg0.CLK
Clock => Out[12]~reg0.CLK
Clock => Out[13]~reg0.CLK
Clock => Out[14]~reg0.CLK
Clock => Out[15]~reg0.CLK
Clock => Out[16]~reg0.CLK
Clock => Out[17]~reg0.CLK
Clock => Out[18]~reg0.CLK
Clock => Out[19]~reg0.CLK
Clock => Out[20]~reg0.CLK
Clock => Out[21]~reg0.CLK
Clock => Out[22]~reg0.CLK
Clock => Out[23]~reg0.CLK
Clock => Out[24]~reg0.CLK
Clock => Out[25]~reg0.CLK
Clock => Out[26]~reg0.CLK
Clock => Out[27]~reg0.CLK
Clock => Out[28]~reg0.CLK
Clock => Out[29]~reg0.CLK
Clock => Out[30]~reg0.CLK
Clock => Out[31]~reg0.CLK
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Reset => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
Enable => Out.OUTPUTSELECT
In[0] => Out.DATAB
In[1] => Out.DATAB
In[2] => Out.DATAB
In[3] => Out.DATAB
In[4] => Out.DATAB
In[5] => Out.DATAB
In[6] => Out.DATAB
In[7] => Out.DATAB
In[8] => Out.DATAB
In[9] => Out.DATAB
In[10] => Out.DATAB
In[11] => Out.DATAB
In[12] => Out.DATAB
In[13] => Out.DATAB
In[14] => Out.DATAB
In[15] => Out.DATAB
In[16] => Out.DATAB
In[17] => Out.DATAB
In[18] => Out.DATAB
In[19] => Out.DATAB
In[20] => Out.DATAB
In[21] => Out.DATAB
In[22] => Out.DATAB
In[23] => Out.DATAB
In[24] => Out.DATAB
In[25] => Out.DATAB
In[26] => Out.DATAB
In[27] => Out.DATAB
In[28] => Out.DATAB
In[29] => Out.DATAB
In[30] => Out.DATAB
In[31] => Out.DATAB
Out[0] <= Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|IF_Block:ifblock|ADD:Add_PC_4
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
C[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|IF_Block:ifblock|Mux4:PCSrc_Mux
Sel[0] => Mux0.IN1
Sel[0] => Mux1.IN1
Sel[0] => Mux2.IN1
Sel[0] => Mux3.IN1
Sel[0] => Mux4.IN1
Sel[0] => Mux5.IN1
Sel[0] => Mux6.IN1
Sel[0] => Mux7.IN1
Sel[0] => Mux8.IN1
Sel[0] => Mux9.IN1
Sel[0] => Mux10.IN1
Sel[0] => Mux11.IN1
Sel[0] => Mux12.IN1
Sel[0] => Mux13.IN1
Sel[0] => Mux14.IN1
Sel[0] => Mux15.IN1
Sel[0] => Mux16.IN1
Sel[0] => Mux17.IN1
Sel[0] => Mux18.IN1
Sel[0] => Mux19.IN1
Sel[0] => Mux20.IN1
Sel[0] => Mux21.IN1
Sel[0] => Mux22.IN1
Sel[0] => Mux23.IN1
Sel[0] => Mux24.IN1
Sel[0] => Mux25.IN1
Sel[0] => Mux26.IN1
Sel[0] => Mux27.IN1
Sel[0] => Mux28.IN1
Sel[0] => Mux29.IN1
Sel[0] => Mux30.IN1
Sel[0] => Mux31.IN1
Sel[1] => Mux0.IN0
Sel[1] => Mux1.IN0
Sel[1] => Mux2.IN0
Sel[1] => Mux3.IN0
Sel[1] => Mux4.IN0
Sel[1] => Mux5.IN0
Sel[1] => Mux6.IN0
Sel[1] => Mux7.IN0
Sel[1] => Mux8.IN0
Sel[1] => Mux9.IN0
Sel[1] => Mux10.IN0
Sel[1] => Mux11.IN0
Sel[1] => Mux12.IN0
Sel[1] => Mux13.IN0
Sel[1] => Mux14.IN0
Sel[1] => Mux15.IN0
Sel[1] => Mux16.IN0
Sel[1] => Mux17.IN0
Sel[1] => Mux18.IN0
Sel[1] => Mux19.IN0
Sel[1] => Mux20.IN0
Sel[1] => Mux21.IN0
Sel[1] => Mux22.IN0
Sel[1] => Mux23.IN0
Sel[1] => Mux24.IN0
Sel[1] => Mux25.IN0
Sel[1] => Mux26.IN0
Sel[1] => Mux27.IN0
Sel[1] => Mux28.IN0
Sel[1] => Mux29.IN0
Sel[1] => Mux30.IN0
Sel[1] => Mux31.IN0
In00[0] => Mux31.IN2
In00[1] => Mux30.IN2
In00[2] => Mux29.IN2
In00[3] => Mux28.IN2
In00[4] => Mux27.IN2
In00[5] => Mux26.IN2
In00[6] => Mux25.IN2
In00[7] => Mux24.IN2
In00[8] => Mux23.IN2
In00[9] => Mux22.IN2
In00[10] => Mux21.IN2
In00[11] => Mux20.IN2
In00[12] => Mux19.IN2
In00[13] => Mux18.IN2
In00[14] => Mux17.IN2
In00[15] => Mux16.IN2
In00[16] => Mux15.IN2
In00[17] => Mux14.IN2
In00[18] => Mux13.IN2
In00[19] => Mux12.IN2
In00[20] => Mux11.IN2
In00[21] => Mux10.IN2
In00[22] => Mux9.IN2
In00[23] => Mux8.IN2
In00[24] => Mux7.IN2
In00[25] => Mux6.IN2
In00[26] => Mux5.IN2
In00[27] => Mux4.IN2
In00[28] => Mux3.IN2
In00[29] => Mux2.IN2
In00[30] => Mux1.IN2
In00[31] => Mux0.IN2
In01[0] => Mux31.IN3
In01[1] => Mux30.IN3
In01[2] => Mux29.IN3
In01[3] => Mux28.IN3
In01[4] => Mux27.IN3
In01[5] => Mux26.IN3
In01[6] => Mux25.IN3
In01[7] => Mux24.IN3
In01[8] => Mux23.IN3
In01[9] => Mux22.IN3
In01[10] => Mux21.IN3
In01[11] => Mux20.IN3
In01[12] => Mux19.IN3
In01[13] => Mux18.IN3
In01[14] => Mux17.IN3
In01[15] => Mux16.IN3
In01[16] => Mux15.IN3
In01[17] => Mux14.IN3
In01[18] => Mux13.IN3
In01[19] => Mux12.IN3
In01[20] => Mux11.IN3
In01[21] => Mux10.IN3
In01[22] => Mux9.IN3
In01[23] => Mux8.IN3
In01[24] => Mux7.IN3
In01[25] => Mux6.IN3
In01[26] => Mux5.IN3
In01[27] => Mux4.IN3
In01[28] => Mux3.IN3
In01[29] => Mux2.IN3
In01[30] => Mux1.IN3
In01[31] => Mux0.IN3
In10[0] => Mux31.IN4
In10[1] => Mux30.IN4
In10[2] => Mux29.IN4
In10[3] => Mux28.IN4
In10[4] => Mux27.IN4
In10[5] => Mux26.IN4
In10[6] => Mux25.IN4
In10[7] => Mux24.IN4
In10[8] => Mux23.IN4
In10[9] => Mux22.IN4
In10[10] => Mux21.IN4
In10[11] => Mux20.IN4
In10[12] => Mux19.IN4
In10[13] => Mux18.IN4
In10[14] => Mux17.IN4
In10[15] => Mux16.IN4
In10[16] => Mux15.IN4
In10[17] => Mux14.IN4
In10[18] => Mux13.IN4
In10[19] => Mux12.IN4
In10[20] => Mux11.IN4
In10[21] => Mux10.IN4
In10[22] => Mux9.IN4
In10[23] => Mux8.IN4
In10[24] => Mux7.IN4
In10[25] => Mux6.IN4
In10[26] => Mux5.IN4
In10[27] => Mux4.IN4
In10[28] => Mux3.IN4
In10[29] => Mux2.IN4
In10[30] => Mux1.IN4
In10[31] => Mux0.IN4
In11[0] => Mux31.IN5
In11[1] => Mux30.IN5
In11[2] => Mux29.IN5
In11[3] => Mux28.IN5
In11[4] => Mux27.IN5
In11[5] => Mux26.IN5
In11[6] => Mux25.IN5
In11[7] => Mux24.IN5
In11[8] => Mux23.IN5
In11[9] => Mux22.IN5
In11[10] => Mux21.IN5
In11[11] => Mux20.IN5
In11[12] => Mux19.IN5
In11[13] => Mux18.IN5
In11[14] => Mux17.IN5
In11[15] => Mux16.IN5
In11[16] => Mux15.IN5
In11[17] => Mux14.IN5
In11[18] => Mux13.IN5
In11[19] => Mux12.IN5
In11[20] => Mux11.IN5
In11[21] => Mux10.IN5
In11[22] => Mux9.IN5
In11[23] => Mux8.IN5
In11[24] => Mux7.IN5
In11[25] => Mux6.IN5
In11[26] => Mux5.IN5
In11[27] => Mux4.IN5
In11[28] => Mux3.IN5
In11[29] => Mux2.IN5
In11[30] => Mux1.IN5
In11[31] => Mux0.IN5
Out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|IF_Block:ifblock|Mux2:IorD_Mux
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
In0[0] => Out.DATAA
In0[1] => Out.DATAA
In0[2] => Out.DATAA
In0[3] => Out.DATAA
In0[4] => Out.DATAA
In0[5] => Out.DATAA
In0[6] => Out.DATAA
In0[7] => Out.DATAA
In0[8] => Out.DATAA
In0[9] => Out.DATAA
In0[10] => Out.DATAA
In0[11] => Out.DATAA
In0[12] => Out.DATAA
In0[13] => Out.DATAA
In0[14] => Out.DATAA
In0[15] => Out.DATAA
In0[16] => Out.DATAA
In0[17] => Out.DATAA
In0[18] => Out.DATAA
In0[19] => Out.DATAA
In0[20] => Out.DATAA
In0[21] => Out.DATAA
In0[22] => Out.DATAA
In0[23] => Out.DATAA
In0[24] => Out.DATAA
In0[25] => Out.DATAA
In0[26] => Out.DATAA
In0[27] => Out.DATAA
In0[28] => Out.DATAA
In0[29] => Out.DATAA
In0[30] => Out.DATAA
In0[31] => Out.DATAA
In1[0] => Out.DATAB
In1[1] => Out.DATAB
In1[2] => Out.DATAB
In1[3] => Out.DATAB
In1[4] => Out.DATAB
In1[5] => Out.DATAB
In1[6] => Out.DATAB
In1[7] => Out.DATAB
In1[8] => Out.DATAB
In1[9] => Out.DATAB
In1[10] => Out.DATAB
In1[11] => Out.DATAB
In1[12] => Out.DATAB
In1[13] => Out.DATAB
In1[14] => Out.DATAB
In1[15] => Out.DATAB
In1[16] => Out.DATAB
In1[17] => Out.DATAB
In1[18] => Out.DATAB
In1[19] => Out.DATAB
In1[20] => Out.DATAB
In1[21] => Out.DATAB
In1[22] => Out.DATAB
In1[23] => Out.DATAB
In1[24] => Out.DATAB
In1[25] => Out.DATAB
In1[26] => Out.DATAB
In1[27] => Out.DATAB
In1[28] => Out.DATAB
In1[29] => Out.DATAB
In1[30] => Out.DATAB
In1[31] => Out.DATAB
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Processor|IF_Block:ifblock|Mux2:ForwardC_Mux
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
In0[0] => Out.DATAA
In0[1] => Out.DATAA
In0[2] => Out.DATAA
In0[3] => Out.DATAA
In0[4] => Out.DATAA
In0[5] => Out.DATAA
In0[6] => Out.DATAA
In0[7] => Out.DATAA
In0[8] => Out.DATAA
In0[9] => Out.DATAA
In0[10] => Out.DATAA
In0[11] => Out.DATAA
In0[12] => Out.DATAA
In0[13] => Out.DATAA
In0[14] => Out.DATAA
In0[15] => Out.DATAA
In0[16] => Out.DATAA
In0[17] => Out.DATAA
In0[18] => Out.DATAA
In0[19] => Out.DATAA
In0[20] => Out.DATAA
In0[21] => Out.DATAA
In0[22] => Out.DATAA
In0[23] => Out.DATAA
In0[24] => Out.DATAA
In0[25] => Out.DATAA
In0[26] => Out.DATAA
In0[27] => Out.DATAA
In0[28] => Out.DATAA
In0[29] => Out.DATAA
In0[30] => Out.DATAA
In0[31] => Out.DATAA
In1[0] => Out.DATAB
In1[1] => Out.DATAB
In1[2] => Out.DATAB
In1[3] => Out.DATAB
In1[4] => Out.DATAB
In1[5] => Out.DATAB
In1[6] => Out.DATAB
In1[7] => Out.DATAB
In1[8] => Out.DATAB
In1[9] => Out.DATAB
In1[10] => Out.DATAB
In1[11] => Out.DATAB
In1[12] => Out.DATAB
In1[13] => Out.DATAB
In1[14] => Out.DATAB
In1[15] => Out.DATAB
In1[16] => Out.DATAB
In1[17] => Out.DATAB
In1[18] => Out.DATAB
In1[19] => Out.DATAB
In1[20] => Out.DATAB
In1[21] => Out.DATAB
In1[22] => Out.DATAB
In1[23] => Out.DATAB
In1[24] => Out.DATAB
In1[25] => Out.DATAB
In1[26] => Out.DATAB
In1[27] => Out.DATAB
In1[28] => Out.DATAB
In1[29] => Out.DATAB
In1[30] => Out.DATAB
In1[31] => Out.DATAB
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Processor|IF_Block:ifblock|IF_ID_Stage:IfId
Clock => ID_PCplus4[0]~reg0.CLK
Clock => ID_PCplus4[1]~reg0.CLK
Clock => ID_PCplus4[2]~reg0.CLK
Clock => ID_PCplus4[3]~reg0.CLK
Clock => ID_PCplus4[4]~reg0.CLK
Clock => ID_PCplus4[5]~reg0.CLK
Clock => ID_PCplus4[6]~reg0.CLK
Clock => ID_PCplus4[7]~reg0.CLK
Clock => ID_PCplus4[8]~reg0.CLK
Clock => ID_PCplus4[9]~reg0.CLK
Clock => ID_PCplus4[10]~reg0.CLK
Clock => ID_PCplus4[11]~reg0.CLK
Clock => ID_PCplus4[12]~reg0.CLK
Clock => ID_PCplus4[13]~reg0.CLK
Clock => ID_PCplus4[14]~reg0.CLK
Clock => ID_PCplus4[15]~reg0.CLK
Clock => ID_PCplus4[16]~reg0.CLK
Clock => ID_PCplus4[17]~reg0.CLK
Clock => ID_PCplus4[18]~reg0.CLK
Clock => ID_PCplus4[19]~reg0.CLK
Clock => ID_PCplus4[20]~reg0.CLK
Clock => ID_PCplus4[21]~reg0.CLK
Clock => ID_PCplus4[22]~reg0.CLK
Clock => ID_PCplus4[23]~reg0.CLK
Clock => ID_PCplus4[24]~reg0.CLK
Clock => ID_PCplus4[25]~reg0.CLK
Clock => ID_PCplus4[26]~reg0.CLK
Clock => ID_PCplus4[27]~reg0.CLK
Clock => ID_PCplus4[28]~reg0.CLK
Clock => ID_PCplus4[29]~reg0.CLK
Clock => ID_PCplus4[30]~reg0.CLK
Clock => ID_PCplus4[31]~reg0.CLK
Clock => ID_Instruction[0]~reg0.CLK
Clock => ID_Instruction[1]~reg0.CLK
Clock => ID_Instruction[2]~reg0.CLK
Clock => ID_Instruction[3]~reg0.CLK
Clock => ID_Instruction[4]~reg0.CLK
Clock => ID_Instruction[5]~reg0.CLK
Clock => ID_Instruction[6]~reg0.CLK
Clock => ID_Instruction[7]~reg0.CLK
Clock => ID_Instruction[8]~reg0.CLK
Clock => ID_Instruction[9]~reg0.CLK
Clock => ID_Instruction[10]~reg0.CLK
Clock => ID_Instruction[11]~reg0.CLK
Clock => ID_Instruction[12]~reg0.CLK
Clock => ID_Instruction[13]~reg0.CLK
Clock => ID_Instruction[14]~reg0.CLK
Clock => ID_Instruction[15]~reg0.CLK
Clock => ID_Instruction[16]~reg0.CLK
Clock => ID_Instruction[17]~reg0.CLK
Clock => ID_Instruction[18]~reg0.CLK
Clock => ID_Instruction[19]~reg0.CLK
Clock => ID_Instruction[20]~reg0.CLK
Clock => ID_Instruction[21]~reg0.CLK
Clock => ID_Instruction[22]~reg0.CLK
Clock => ID_Instruction[23]~reg0.CLK
Clock => ID_Instruction[24]~reg0.CLK
Clock => ID_Instruction[25]~reg0.CLK
Clock => ID_Instruction[26]~reg0.CLK
Clock => ID_Instruction[27]~reg0.CLK
Clock => ID_Instruction[28]~reg0.CLK
Clock => ID_Instruction[29]~reg0.CLK
Clock => ID_Instruction[30]~reg0.CLK
Clock => ID_Instruction[31]~reg0.CLK
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_Instruction.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
Reset => ID_PCplus4.OUTPUTSELECT
IF_PCplus4[0] => ID_PCplus4.DATAA
IF_PCplus4[1] => ID_PCplus4.DATAA
IF_PCplus4[2] => ID_PCplus4.DATAA
IF_PCplus4[3] => ID_PCplus4.DATAA
IF_PCplus4[4] => ID_PCplus4.DATAA
IF_PCplus4[5] => ID_PCplus4.DATAA
IF_PCplus4[6] => ID_PCplus4.DATAA
IF_PCplus4[7] => ID_PCplus4.DATAA
IF_PCplus4[8] => ID_PCplus4.DATAA
IF_PCplus4[9] => ID_PCplus4.DATAA
IF_PCplus4[10] => ID_PCplus4.DATAA
IF_PCplus4[11] => ID_PCplus4.DATAA
IF_PCplus4[12] => ID_PCplus4.DATAA
IF_PCplus4[13] => ID_PCplus4.DATAA
IF_PCplus4[14] => ID_PCplus4.DATAA
IF_PCplus4[15] => ID_PCplus4.DATAA
IF_PCplus4[16] => ID_PCplus4.DATAA
IF_PCplus4[17] => ID_PCplus4.DATAA
IF_PCplus4[18] => ID_PCplus4.DATAA
IF_PCplus4[19] => ID_PCplus4.DATAA
IF_PCplus4[20] => ID_PCplus4.DATAA
IF_PCplus4[21] => ID_PCplus4.DATAA
IF_PCplus4[22] => ID_PCplus4.DATAA
IF_PCplus4[23] => ID_PCplus4.DATAA
IF_PCplus4[24] => ID_PCplus4.DATAA
IF_PCplus4[25] => ID_PCplus4.DATAA
IF_PCplus4[26] => ID_PCplus4.DATAA
IF_PCplus4[27] => ID_PCplus4.DATAA
IF_PCplus4[28] => ID_PCplus4.DATAA
IF_PCplus4[29] => ID_PCplus4.DATAA
IF_PCplus4[30] => ID_PCplus4.DATAA
IF_PCplus4[31] => ID_PCplus4.DATAA
IF_Instruction[0] => ID_Instruction.DATAA
IF_Instruction[1] => ID_Instruction.DATAA
IF_Instruction[2] => ID_Instruction.DATAA
IF_Instruction[3] => ID_Instruction.DATAA
IF_Instruction[4] => ID_Instruction.DATAA
IF_Instruction[5] => ID_Instruction.DATAA
IF_Instruction[6] => ID_Instruction.DATAA
IF_Instruction[7] => ID_Instruction.DATAA
IF_Instruction[8] => ID_Instruction.DATAA
IF_Instruction[9] => ID_Instruction.DATAA
IF_Instruction[10] => ID_Instruction.DATAA
IF_Instruction[11] => ID_Instruction.DATAA
IF_Instruction[12] => ID_Instruction.DATAA
IF_Instruction[13] => ID_Instruction.DATAA
IF_Instruction[14] => ID_Instruction.DATAA
IF_Instruction[15] => ID_Instruction.DATAA
IF_Instruction[16] => ID_Instruction.DATAA
IF_Instruction[17] => ID_Instruction.DATAA
IF_Instruction[18] => ID_Instruction.DATAA
IF_Instruction[19] => ID_Instruction.DATAA
IF_Instruction[20] => ID_Instruction.DATAA
IF_Instruction[21] => ID_Instruction.DATAA
IF_Instruction[22] => ID_Instruction.DATAA
IF_Instruction[23] => ID_Instruction.DATAA
IF_Instruction[24] => ID_Instruction.DATAA
IF_Instruction[25] => ID_Instruction.DATAA
IF_Instruction[26] => ID_Instruction.DATAA
IF_Instruction[27] => ID_Instruction.DATAA
IF_Instruction[28] => ID_Instruction.DATAA
IF_Instruction[29] => ID_Instruction.DATAA
IF_Instruction[30] => ID_Instruction.DATAA
IF_Instruction[31] => ID_Instruction.DATAA
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_Instruction.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IFDWrite => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_Instruction.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
IF_Flush => ID_PCplus4.OUTPUTSELECT
ID_Instruction[0] <= ID_Instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[1] <= ID_Instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[2] <= ID_Instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[3] <= ID_Instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[4] <= ID_Instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[5] <= ID_Instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[6] <= ID_Instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[7] <= ID_Instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[8] <= ID_Instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[9] <= ID_Instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[10] <= ID_Instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[11] <= ID_Instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[12] <= ID_Instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[13] <= ID_Instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[14] <= ID_Instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[15] <= ID_Instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[16] <= ID_Instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[17] <= ID_Instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[18] <= ID_Instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[19] <= ID_Instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[20] <= ID_Instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[21] <= ID_Instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[22] <= ID_Instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[23] <= ID_Instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[24] <= ID_Instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[25] <= ID_Instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[26] <= ID_Instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[27] <= ID_Instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[28] <= ID_Instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[29] <= ID_Instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[30] <= ID_Instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_Instruction[31] <= ID_Instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[0] <= ID_PCplus4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[1] <= ID_PCplus4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[2] <= ID_PCplus4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[3] <= ID_PCplus4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[4] <= ID_PCplus4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[5] <= ID_PCplus4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[6] <= ID_PCplus4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[7] <= ID_PCplus4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[8] <= ID_PCplus4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[9] <= ID_PCplus4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[10] <= ID_PCplus4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[11] <= ID_PCplus4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[12] <= ID_PCplus4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[13] <= ID_PCplus4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[14] <= ID_PCplus4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[15] <= ID_PCplus4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[16] <= ID_PCplus4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[17] <= ID_PCplus4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[18] <= ID_PCplus4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[19] <= ID_PCplus4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[20] <= ID_PCplus4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[21] <= ID_PCplus4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[22] <= ID_PCplus4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[23] <= ID_PCplus4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[24] <= ID_PCplus4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[25] <= ID_PCplus4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[26] <= ID_PCplus4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[27] <= ID_PCplus4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[28] <= ID_PCplus4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[29] <= ID_PCplus4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[30] <= ID_PCplus4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_PCplus4[31] <= ID_PCplus4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|ID_Block:idblock
Clock => Clock.IN2
Reset => Reset.IN2
ID_Instruction[0] => ID_Instruction[0].IN3
ID_Instruction[1] => ID_Instruction[1].IN3
ID_Instruction[2] => ID_Instruction[2].IN3
ID_Instruction[3] => ID_Instruction[3].IN3
ID_Instruction[4] => ID_Instruction[4].IN3
ID_Instruction[5] => ID_Instruction[5].IN3
ID_Instruction[6] => ID_Instruction[6].IN2
ID_Instruction[7] => ID_Instruction[7].IN2
ID_Instruction[8] => ID_Instruction[8].IN2
ID_Instruction[9] => ID_Instruction[9].IN2
ID_Instruction[10] => ID_Instruction[10].IN2
ID_Instruction[11] => ID_Instruction[11].IN3
ID_Instruction[12] => ID_Instruction[12].IN3
ID_Instruction[13] => ID_Instruction[13].IN3
ID_Instruction[14] => ID_Instruction[14].IN3
ID_Instruction[15] => ID_Instruction[15].IN3
ID_Instruction[16] => ID_Rt[0].IN3
ID_Instruction[17] => ID_Rt[1].IN3
ID_Instruction[18] => ID_Rt[2].IN3
ID_Instruction[19] => ID_Rt[3].IN3
ID_Instruction[20] => ID_Rt[4].IN3
ID_Instruction[21] => ID_Rs[0].IN3
ID_Instruction[22] => ID_Rs[1].IN3
ID_Instruction[23] => ID_Rs[2].IN3
ID_Instruction[24] => ID_Rs[3].IN3
ID_Instruction[25] => ID_Rs[4].IN3
ID_Instruction[26] => ID_Opcode[0].IN2
ID_Instruction[27] => ID_Opcode[1].IN2
ID_Instruction[28] => ID_Opcode[2].IN2
ID_Instruction[29] => ID_Opcode[3].IN2
ID_Instruction[30] => ID_Opcode[4].IN2
ID_Instruction[31] => ID_Opcode[5].IN2
ID_PCplus4[0] => ID_PCplus4[0].IN2
ID_PCplus4[1] => ID_PCplus4[1].IN2
ID_PCplus4[2] => ID_PCplus4[2].IN2
ID_PCplus4[3] => ID_PCplus4[3].IN2
ID_PCplus4[4] => ID_PCplus4[4].IN2
ID_PCplus4[5] => ID_PCplus4[5].IN2
ID_PCplus4[6] => ID_PCplus4[6].IN2
ID_PCplus4[7] => ID_PCplus4[7].IN2
ID_PCplus4[8] => ID_PCplus4[8].IN2
ID_PCplus4[9] => ID_PCplus4[9].IN2
ID_PCplus4[10] => ID_PCplus4[10].IN2
ID_PCplus4[11] => ID_PCplus4[11].IN2
ID_PCplus4[12] => ID_PCplus4[12].IN2
ID_PCplus4[13] => ID_PCplus4[13].IN2
ID_PCplus4[14] => ID_PCplus4[14].IN2
ID_PCplus4[15] => ID_PCplus4[15].IN2
ID_PCplus4[16] => ID_PCplus4[16].IN2
ID_PCplus4[17] => ID_PCplus4[17].IN2
ID_PCplus4[18] => ID_PCplus4[18].IN2
ID_PCplus4[19] => ID_PCplus4[19].IN2
ID_PCplus4[20] => ID_PCplus4[20].IN2
ID_PCplus4[21] => ID_PCplus4[21].IN2
ID_PCplus4[22] => ID_PCplus4[22].IN2
ID_PCplus4[23] => ID_PCplus4[23].IN2
ID_PCplus4[24] => ID_PCplus4[24].IN2
ID_PCplus4[25] => ID_PCplus4[25].IN2
ID_PCplus4[26] => ID_PCplus4[26].IN2
ID_PCplus4[27] => ID_PCplus4[27].IN2
ID_PCplus4[28] => ID_PCplus4[28].IN2
ID_PCplus4[29] => ID_PCplus4[29].IN2
ID_PCplus4[30] => ID_PCplus4[30].IN2
ID_PCplus4[31] => ID_PCplus4[31].IN2
WB_WriteData[0] => WB_WriteData[0].IN3
WB_WriteData[1] => WB_WriteData[1].IN3
WB_WriteData[2] => WB_WriteData[2].IN3
WB_WriteData[3] => WB_WriteData[3].IN3
WB_WriteData[4] => WB_WriteData[4].IN3
WB_WriteData[5] => WB_WriteData[5].IN3
WB_WriteData[6] => WB_WriteData[6].IN3
WB_WriteData[7] => WB_WriteData[7].IN3
WB_WriteData[8] => WB_WriteData[8].IN3
WB_WriteData[9] => WB_WriteData[9].IN3
WB_WriteData[10] => WB_WriteData[10].IN3
WB_WriteData[11] => WB_WriteData[11].IN3
WB_WriteData[12] => WB_WriteData[12].IN3
WB_WriteData[13] => WB_WriteData[13].IN3
WB_WriteData[14] => WB_WriteData[14].IN3
WB_WriteData[15] => WB_WriteData[15].IN3
WB_WriteData[16] => WB_WriteData[16].IN3
WB_WriteData[17] => WB_WriteData[17].IN3
WB_WriteData[18] => WB_WriteData[18].IN3
WB_WriteData[19] => WB_WriteData[19].IN3
WB_WriteData[20] => WB_WriteData[20].IN3
WB_WriteData[21] => WB_WriteData[21].IN3
WB_WriteData[22] => WB_WriteData[22].IN3
WB_WriteData[23] => WB_WriteData[23].IN3
WB_WriteData[24] => WB_WriteData[24].IN3
WB_WriteData[25] => WB_WriteData[25].IN3
WB_WriteData[26] => WB_WriteData[26].IN3
WB_WriteData[27] => WB_WriteData[27].IN3
WB_WriteData[28] => WB_WriteData[28].IN3
WB_WriteData[29] => WB_WriteData[29].IN3
WB_WriteData[30] => WB_WriteData[30].IN3
WB_WriteData[31] => WB_WriteData[31].IN3
MEM_ALUOut[0] => MEM_ALUOut[0].IN2
MEM_ALUOut[1] => MEM_ALUOut[1].IN2
MEM_ALUOut[2] => MEM_ALUOut[2].IN2
MEM_ALUOut[3] => MEM_ALUOut[3].IN2
MEM_ALUOut[4] => MEM_ALUOut[4].IN2
MEM_ALUOut[5] => MEM_ALUOut[5].IN2
MEM_ALUOut[6] => MEM_ALUOut[6].IN2
MEM_ALUOut[7] => MEM_ALUOut[7].IN2
MEM_ALUOut[8] => MEM_ALUOut[8].IN2
MEM_ALUOut[9] => MEM_ALUOut[9].IN2
MEM_ALUOut[10] => MEM_ALUOut[10].IN2
MEM_ALUOut[11] => MEM_ALUOut[11].IN2
MEM_ALUOut[12] => MEM_ALUOut[12].IN2
MEM_ALUOut[13] => MEM_ALUOut[13].IN2
MEM_ALUOut[14] => MEM_ALUOut[14].IN2
MEM_ALUOut[15] => MEM_ALUOut[15].IN2
MEM_ALUOut[16] => MEM_ALUOut[16].IN2
MEM_ALUOut[17] => MEM_ALUOut[17].IN2
MEM_ALUOut[18] => MEM_ALUOut[18].IN2
MEM_ALUOut[19] => MEM_ALUOut[19].IN2
MEM_ALUOut[20] => MEM_ALUOut[20].IN2
MEM_ALUOut[21] => MEM_ALUOut[21].IN2
MEM_ALUOut[22] => MEM_ALUOut[22].IN2
MEM_ALUOut[23] => MEM_ALUOut[23].IN2
MEM_ALUOut[24] => MEM_ALUOut[24].IN2
MEM_ALUOut[25] => MEM_ALUOut[25].IN2
MEM_ALUOut[26] => MEM_ALUOut[26].IN2
MEM_ALUOut[27] => MEM_ALUOut[27].IN2
MEM_ALUOut[28] => MEM_ALUOut[28].IN2
MEM_ALUOut[29] => MEM_ALUOut[29].IN2
MEM_ALUOut[30] => MEM_ALUOut[30].IN2
MEM_ALUOut[31] => MEM_ALUOut[31].IN2
ForBranchA[0] => ForBranchA[0].IN1
ForBranchA[1] => ForBranchA[1].IN1
ForBranchB[0] => ForBranchB[0].IN1
ForBranchB[1] => ForBranchB[1].IN1
HazZero => HazZero.IN1
WB_RegWrite => WB_RegWrite.IN1
WB_DestReg[0] => WB_DestReg[0].IN1
WB_DestReg[1] => WB_DestReg[1].IN1
WB_DestReg[2] => WB_DestReg[2].IN1
WB_DestReg[3] => WB_DestReg[3].IN1
WB_DestReg[4] => WB_DestReg[4].IN1
ID_BranchAddr[0] <= ADD:branchAdd.C
ID_BranchAddr[1] <= ADD:branchAdd.C
ID_BranchAddr[2] <= ADD:branchAdd.C
ID_BranchAddr[3] <= ADD:branchAdd.C
ID_BranchAddr[4] <= ADD:branchAdd.C
ID_BranchAddr[5] <= ADD:branchAdd.C
ID_BranchAddr[6] <= ADD:branchAdd.C
ID_BranchAddr[7] <= ADD:branchAdd.C
ID_BranchAddr[8] <= ADD:branchAdd.C
ID_BranchAddr[9] <= ADD:branchAdd.C
ID_BranchAddr[10] <= ADD:branchAdd.C
ID_BranchAddr[11] <= ADD:branchAdd.C
ID_BranchAddr[12] <= ADD:branchAdd.C
ID_BranchAddr[13] <= ADD:branchAdd.C
ID_BranchAddr[14] <= ADD:branchAdd.C
ID_BranchAddr[15] <= ADD:branchAdd.C
ID_BranchAddr[16] <= ADD:branchAdd.C
ID_BranchAddr[17] <= ADD:branchAdd.C
ID_BranchAddr[18] <= ADD:branchAdd.C
ID_BranchAddr[19] <= ADD:branchAdd.C
ID_BranchAddr[20] <= ADD:branchAdd.C
ID_BranchAddr[21] <= ADD:branchAdd.C
ID_BranchAddr[22] <= ADD:branchAdd.C
ID_BranchAddr[23] <= ADD:branchAdd.C
ID_BranchAddr[24] <= ADD:branchAdd.C
ID_BranchAddr[25] <= ADD:branchAdd.C
ID_BranchAddr[26] <= ADD:branchAdd.C
ID_BranchAddr[27] <= ADD:branchAdd.C
ID_BranchAddr[28] <= ADD:branchAdd.C
ID_BranchAddr[29] <= ADD:branchAdd.C
ID_BranchAddr[30] <= ADD:branchAdd.C
ID_BranchAddr[31] <= ADD:branchAdd.C
ID_JumpAddr[0] <= <GND>
ID_JumpAddr[1] <= <GND>
ID_JumpAddr[2] <= ID_Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[3] <= ID_Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[4] <= ID_Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[5] <= ID_Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[6] <= ID_Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[7] <= ID_Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[8] <= ID_Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[9] <= ID_Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[10] <= ID_Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[11] <= ID_Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[12] <= ID_Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[13] <= ID_Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[14] <= ID_Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[15] <= ID_Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[16] <= ID_Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[17] <= ID_Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[18] <= ID_Rt[0].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[19] <= ID_Rt[1].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[20] <= ID_Rt[2].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[21] <= ID_Rt[3].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[22] <= ID_Rt[4].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[23] <= ID_Rs[0].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[24] <= ID_Rs[1].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[25] <= ID_Rs[2].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[26] <= ID_Rs[3].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[27] <= ID_Rs[4].DB_MAX_OUTPUT_PORT_TYPE
ID_JumpAddr[28] <= <GND>
ID_JumpAddr[29] <= <GND>
ID_JumpAddr[30] <= <GND>
ID_JumpAddr[31] <= <GND>
ID_JrRsData[0] <= ID_RsDataEnd[0].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[1] <= ID_RsDataEnd[1].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[2] <= ID_RsDataEnd[2].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[3] <= ID_RsDataEnd[3].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[4] <= ID_RsDataEnd[4].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[5] <= ID_RsDataEnd[5].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[6] <= ID_RsDataEnd[6].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[7] <= ID_RsDataEnd[7].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[8] <= ID_RsDataEnd[8].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[9] <= ID_RsDataEnd[9].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[10] <= ID_RsDataEnd[10].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[11] <= ID_RsDataEnd[11].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[12] <= ID_RsDataEnd[12].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[13] <= ID_RsDataEnd[13].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[14] <= ID_RsDataEnd[14].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[15] <= ID_RsDataEnd[15].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[16] <= ID_RsDataEnd[16].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[17] <= ID_RsDataEnd[17].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[18] <= ID_RsDataEnd[18].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[19] <= ID_RsDataEnd[19].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[20] <= ID_RsDataEnd[20].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[21] <= ID_RsDataEnd[21].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[22] <= ID_RsDataEnd[22].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[23] <= ID_RsDataEnd[23].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[24] <= ID_RsDataEnd[24].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[25] <= ID_RsDataEnd[25].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[26] <= ID_RsDataEnd[26].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[27] <= ID_RsDataEnd[27].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[28] <= ID_RsDataEnd[28].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[29] <= ID_RsDataEnd[29].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[30] <= ID_RsDataEnd[30].DB_MAX_OUTPUT_PORT_TYPE
ID_JrRsData[31] <= ID_RsDataEnd[31].DB_MAX_OUTPUT_PORT_TYPE
ID_PCSrc[0] <= ControlUnit:ctrlu.PCSrc
ID_PCSrc[1] <= ControlUnit:ctrlu.PCSrc
IF_Flush <= ControlUnit:ctrlu.IF_Flush
Branch <= ControlUnit:ctrlu.Branch
EX_PCplus4[0] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[1] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[2] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[3] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[4] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[5] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[6] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[7] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[8] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[9] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[10] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[11] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[12] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[13] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[14] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[15] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[16] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[17] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[18] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[19] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[20] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[21] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[22] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[23] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[24] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[25] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[26] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[27] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[28] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[29] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[30] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_PCplus4[31] <= ID_EX_Stage:IdEx.EX_PCplus4
EX_RsData[0] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[1] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[2] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[3] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[4] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[5] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[6] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[7] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[8] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[9] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[10] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[11] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[12] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[13] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[14] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[15] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[16] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[17] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[18] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[19] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[20] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[21] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[22] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[23] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[24] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[25] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[26] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[27] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[28] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[29] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[30] <= ID_EX_Stage:IdEx.EX_RsData
EX_RsData[31] <= ID_EX_Stage:IdEx.EX_RsData
EX_RtData[0] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[1] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[2] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[3] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[4] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[5] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[6] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[7] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[8] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[9] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[10] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[11] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[12] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[13] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[14] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[15] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[16] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[17] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[18] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[19] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[20] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[21] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[22] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[23] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[24] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[25] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[26] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[27] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[28] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[29] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[30] <= ID_EX_Stage:IdEx.EX_RtData
EX_RtData[31] <= ID_EX_Stage:IdEx.EX_RtData
EX_Immediate[0] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[1] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[2] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[3] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[4] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[5] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[6] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[7] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[8] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[9] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[10] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[11] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[12] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[13] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[14] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[15] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[16] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[17] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[18] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[19] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[20] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[21] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[22] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[23] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[24] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[25] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[26] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[27] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[28] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[29] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[30] <= ID_EX_Stage:IdEx.EX_Immediate
EX_Immediate[31] <= ID_EX_Stage:IdEx.EX_Immediate
EX_RsReg[0] <= ID_EX_Stage:IdEx.EX_RsReg
EX_RsReg[1] <= ID_EX_Stage:IdEx.EX_RsReg
EX_RsReg[2] <= ID_EX_Stage:IdEx.EX_RsReg
EX_RsReg[3] <= ID_EX_Stage:IdEx.EX_RsReg
EX_RsReg[4] <= ID_EX_Stage:IdEx.EX_RsReg
EX_RtReg[0] <= ID_EX_Stage:IdEx.EX_RtReg
EX_RtReg[1] <= ID_EX_Stage:IdEx.EX_RtReg
EX_RtReg[2] <= ID_EX_Stage:IdEx.EX_RtReg
EX_RtReg[3] <= ID_EX_Stage:IdEx.EX_RtReg
EX_RtReg[4] <= ID_EX_Stage:IdEx.EX_RtReg
EX_RdReg[0] <= ID_EX_Stage:IdEx.EX_RdReg
EX_RdReg[1] <= ID_EX_Stage:IdEx.EX_RdReg
EX_RdReg[2] <= ID_EX_Stage:IdEx.EX_RdReg
EX_RdReg[3] <= ID_EX_Stage:IdEx.EX_RdReg
EX_RdReg[4] <= ID_EX_Stage:IdEx.EX_RdReg
EX_RegWrite <= ID_EX_Stage:IdEx.EX_RegWrite
EX_MemtoReg <= ID_EX_Stage:IdEx.EX_MemtoReg
EX_MemRead <= ID_EX_Stage:IdEx.EX_MemRead
EX_MemWrite <= ID_EX_Stage:IdEx.EX_MemWrite
EX_ALUSrc <= ID_EX_Stage:IdEx.EX_ALUSrc
EX_ALUCtrl[0] <= ID_EX_Stage:IdEx.EX_ALUCtrl
EX_ALUCtrl[1] <= ID_EX_Stage:IdEx.EX_ALUCtrl
EX_ALUCtrl[2] <= ID_EX_Stage:IdEx.EX_ALUCtrl
EX_RegDst <= ID_EX_Stage:IdEx.EX_RegDst
EX_NoDest <= ID_EX_Stage:IdEx.EX_NoDest
EX_Instruction[0] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[1] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[2] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[3] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[4] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[5] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[6] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[7] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[8] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[9] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[10] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[11] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[12] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[13] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[14] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[15] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[16] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[17] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[18] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[19] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[20] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[21] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[22] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[23] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[24] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[25] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[26] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[27] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[28] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[29] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[30] <= ID_EX_Stage:IdEx.EX_Instruction
EX_Instruction[31] <= ID_EX_Stage:IdEx.EX_Instruction
ID_RsReg[0] <= ID_Rs[0].DB_MAX_OUTPUT_PORT_TYPE
ID_RsReg[1] <= ID_Rs[1].DB_MAX_OUTPUT_PORT_TYPE
ID_RsReg[2] <= ID_Rs[2].DB_MAX_OUTPUT_PORT_TYPE
ID_RsReg[3] <= ID_Rs[3].DB_MAX_OUTPUT_PORT_TYPE
ID_RsReg[4] <= ID_Rs[4].DB_MAX_OUTPUT_PORT_TYPE
ID_RtReg[0] <= ID_Rt[0].DB_MAX_OUTPUT_PORT_TYPE
ID_RtReg[1] <= ID_Rt[1].DB_MAX_OUTPUT_PORT_TYPE
ID_RtReg[2] <= ID_Rt[2].DB_MAX_OUTPUT_PORT_TYPE
ID_RtReg[3] <= ID_Rt[3].DB_MAX_OUTPUT_PORT_TYPE
ID_RtReg[4] <= ID_Rt[4].DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= ID_MemWrite.DB_MAX_OUTPUT_PORT_TYPE


|Processor|ID_Block:idblock|ADD:branchAdd
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
C[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
C[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|ID_Block:idblock|ControlUnit:ctrlu
Opcode[0] => Decoder1.IN5
Opcode[0] => Branch_Neq.IN1
Opcode[0] => Branch_Eq.IN1
Opcode[1] => Decoder1.IN4
Opcode[1] => Branch_Neq.IN1
Opcode[2] => Decoder1.IN3
Opcode[2] => Branch_Neq.IN0
Opcode[2] => Equal1.IN1
Opcode[3] => Decoder1.IN2
Opcode[3] => Branch_Neq.IN1
Opcode[3] => Equal1.IN0
Opcode[4] => Decoder1.IN1
Opcode[4] => Equal1.IN3
Opcode[5] => Decoder1.IN0
Opcode[5] => Equal1.IN2
Funct[0] => Decoder0.IN5
Funct[0] => Equal0.IN11
Funct[1] => Decoder0.IN4
Funct[1] => Equal0.IN10
Funct[2] => Decoder0.IN3
Funct[2] => Equal0.IN9
Funct[3] => Decoder0.IN2
Funct[3] => Equal0.IN8
Funct[4] => Decoder0.IN1
Funct[4] => Equal0.IN7
Funct[5] => Decoder0.IN0
Funct[5] => Equal0.IN6
Cmp_RsRt => Branch_Eq.IN1
Cmp_RsRt => Branch_Neq.IN1
IF_Flush <= IF_Flush.DB_MAX_OUTPUT_PORT_TYPE
SignExt <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
PCSrc[0] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
PCSrc[1] <= PCSrc.DB_MAX_OUTPUT_PORT_TYPE
NoDest <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrl[0] <= datapath.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrl[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ALUCtrl[2] <= datapath.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Branch.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE


|Processor|ID_Block:idblock|Mux2:stall_mux
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
In0[0] => Out.DATAA
In0[1] => Out.DATAA
In0[2] => Out.DATAA
In0[3] => Out.DATAA
In0[4] => Out.DATAA
In0[5] => Out.DATAA
In0[6] => Out.DATAA
In0[7] => Out.DATAA
In0[8] => Out.DATAA
In0[9] => Out.DATAA
In1[0] => Out.DATAB
In1[1] => Out.DATAB
In1[2] => Out.DATAB
In1[3] => Out.DATAB
In1[4] => Out.DATAB
In1[5] => Out.DATAB
In1[6] => Out.DATAB
In1[7] => Out.DATAB
In1[8] => Out.DATAB
In1[9] => Out.DATAB
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Processor|ID_Block:idblock|Mux4:forBranchA_Mux
Sel[0] => Mux0.IN1
Sel[0] => Mux1.IN1
Sel[0] => Mux2.IN1
Sel[0] => Mux3.IN1
Sel[0] => Mux4.IN1
Sel[0] => Mux5.IN1
Sel[0] => Mux6.IN1
Sel[0] => Mux7.IN1
Sel[0] => Mux8.IN1
Sel[0] => Mux9.IN1
Sel[0] => Mux10.IN1
Sel[0] => Mux11.IN1
Sel[0] => Mux12.IN1
Sel[0] => Mux13.IN1
Sel[0] => Mux14.IN1
Sel[0] => Mux15.IN1
Sel[0] => Mux16.IN1
Sel[0] => Mux17.IN1
Sel[0] => Mux18.IN1
Sel[0] => Mux19.IN1
Sel[0] => Mux20.IN1
Sel[0] => Mux21.IN1
Sel[0] => Mux22.IN1
Sel[0] => Mux23.IN1
Sel[0] => Mux24.IN1
Sel[0] => Mux25.IN1
Sel[0] => Mux26.IN1
Sel[0] => Mux27.IN1
Sel[0] => Mux28.IN1
Sel[0] => Mux29.IN1
Sel[0] => Mux30.IN1
Sel[0] => Mux31.IN1
Sel[1] => Mux0.IN0
Sel[1] => Mux1.IN0
Sel[1] => Mux2.IN0
Sel[1] => Mux3.IN0
Sel[1] => Mux4.IN0
Sel[1] => Mux5.IN0
Sel[1] => Mux6.IN0
Sel[1] => Mux7.IN0
Sel[1] => Mux8.IN0
Sel[1] => Mux9.IN0
Sel[1] => Mux10.IN0
Sel[1] => Mux11.IN0
Sel[1] => Mux12.IN0
Sel[1] => Mux13.IN0
Sel[1] => Mux14.IN0
Sel[1] => Mux15.IN0
Sel[1] => Mux16.IN0
Sel[1] => Mux17.IN0
Sel[1] => Mux18.IN0
Sel[1] => Mux19.IN0
Sel[1] => Mux20.IN0
Sel[1] => Mux21.IN0
Sel[1] => Mux22.IN0
Sel[1] => Mux23.IN0
Sel[1] => Mux24.IN0
Sel[1] => Mux25.IN0
Sel[1] => Mux26.IN0
Sel[1] => Mux27.IN0
Sel[1] => Mux28.IN0
Sel[1] => Mux29.IN0
Sel[1] => Mux30.IN0
Sel[1] => Mux31.IN0
In00[0] => Mux31.IN2
In00[1] => Mux30.IN2
In00[2] => Mux29.IN2
In00[3] => Mux28.IN2
In00[4] => Mux27.IN2
In00[5] => Mux26.IN2
In00[6] => Mux25.IN2
In00[7] => Mux24.IN2
In00[8] => Mux23.IN2
In00[9] => Mux22.IN2
In00[10] => Mux21.IN2
In00[11] => Mux20.IN2
In00[12] => Mux19.IN2
In00[13] => Mux18.IN2
In00[14] => Mux17.IN2
In00[15] => Mux16.IN2
In00[16] => Mux15.IN2
In00[17] => Mux14.IN2
In00[18] => Mux13.IN2
In00[19] => Mux12.IN2
In00[20] => Mux11.IN2
In00[21] => Mux10.IN2
In00[22] => Mux9.IN2
In00[23] => Mux8.IN2
In00[24] => Mux7.IN2
In00[25] => Mux6.IN2
In00[26] => Mux5.IN2
In00[27] => Mux4.IN2
In00[28] => Mux3.IN2
In00[29] => Mux2.IN2
In00[30] => Mux1.IN2
In00[31] => Mux0.IN2
In01[0] => Mux31.IN3
In01[1] => Mux30.IN3
In01[2] => Mux29.IN3
In01[3] => Mux28.IN3
In01[4] => Mux27.IN3
In01[5] => Mux26.IN3
In01[6] => Mux25.IN3
In01[7] => Mux24.IN3
In01[8] => Mux23.IN3
In01[9] => Mux22.IN3
In01[10] => Mux21.IN3
In01[11] => Mux20.IN3
In01[12] => Mux19.IN3
In01[13] => Mux18.IN3
In01[14] => Mux17.IN3
In01[15] => Mux16.IN3
In01[16] => Mux15.IN3
In01[17] => Mux14.IN3
In01[18] => Mux13.IN3
In01[19] => Mux12.IN3
In01[20] => Mux11.IN3
In01[21] => Mux10.IN3
In01[22] => Mux9.IN3
In01[23] => Mux8.IN3
In01[24] => Mux7.IN3
In01[25] => Mux6.IN3
In01[26] => Mux5.IN3
In01[27] => Mux4.IN3
In01[28] => Mux3.IN3
In01[29] => Mux2.IN3
In01[30] => Mux1.IN3
In01[31] => Mux0.IN3
In10[0] => Mux31.IN4
In10[1] => Mux30.IN4
In10[2] => Mux29.IN4
In10[3] => Mux28.IN4
In10[4] => Mux27.IN4
In10[5] => Mux26.IN4
In10[6] => Mux25.IN4
In10[7] => Mux24.IN4
In10[8] => Mux23.IN4
In10[9] => Mux22.IN4
In10[10] => Mux21.IN4
In10[11] => Mux20.IN4
In10[12] => Mux19.IN4
In10[13] => Mux18.IN4
In10[14] => Mux17.IN4
In10[15] => Mux16.IN4
In10[16] => Mux15.IN4
In10[17] => Mux14.IN4
In10[18] => Mux13.IN4
In10[19] => Mux12.IN4
In10[20] => Mux11.IN4
In10[21] => Mux10.IN4
In10[22] => Mux9.IN4
In10[23] => Mux8.IN4
In10[24] => Mux7.IN4
In10[25] => Mux6.IN4
In10[26] => Mux5.IN4
In10[27] => Mux4.IN4
In10[28] => Mux3.IN4
In10[29] => Mux2.IN4
In10[30] => Mux1.IN4
In10[31] => Mux0.IN4
In11[0] => Mux31.IN5
In11[1] => Mux30.IN5
In11[2] => Mux29.IN5
In11[3] => Mux28.IN5
In11[4] => Mux27.IN5
In11[5] => Mux26.IN5
In11[6] => Mux25.IN5
In11[7] => Mux24.IN5
In11[8] => Mux23.IN5
In11[9] => Mux22.IN5
In11[10] => Mux21.IN5
In11[11] => Mux20.IN5
In11[12] => Mux19.IN5
In11[13] => Mux18.IN5
In11[14] => Mux17.IN5
In11[15] => Mux16.IN5
In11[16] => Mux15.IN5
In11[17] => Mux14.IN5
In11[18] => Mux13.IN5
In11[19] => Mux12.IN5
In11[20] => Mux11.IN5
In11[21] => Mux10.IN5
In11[22] => Mux9.IN5
In11[23] => Mux8.IN5
In11[24] => Mux7.IN5
In11[25] => Mux6.IN5
In11[26] => Mux5.IN5
In11[27] => Mux4.IN5
In11[28] => Mux3.IN5
In11[29] => Mux2.IN5
In11[30] => Mux1.IN5
In11[31] => Mux0.IN5
Out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|ID_Block:idblock|Mux4:forBranchB_Mux
Sel[0] => Mux0.IN1
Sel[0] => Mux1.IN1
Sel[0] => Mux2.IN1
Sel[0] => Mux3.IN1
Sel[0] => Mux4.IN1
Sel[0] => Mux5.IN1
Sel[0] => Mux6.IN1
Sel[0] => Mux7.IN1
Sel[0] => Mux8.IN1
Sel[0] => Mux9.IN1
Sel[0] => Mux10.IN1
Sel[0] => Mux11.IN1
Sel[0] => Mux12.IN1
Sel[0] => Mux13.IN1
Sel[0] => Mux14.IN1
Sel[0] => Mux15.IN1
Sel[0] => Mux16.IN1
Sel[0] => Mux17.IN1
Sel[0] => Mux18.IN1
Sel[0] => Mux19.IN1
Sel[0] => Mux20.IN1
Sel[0] => Mux21.IN1
Sel[0] => Mux22.IN1
Sel[0] => Mux23.IN1
Sel[0] => Mux24.IN1
Sel[0] => Mux25.IN1
Sel[0] => Mux26.IN1
Sel[0] => Mux27.IN1
Sel[0] => Mux28.IN1
Sel[0] => Mux29.IN1
Sel[0] => Mux30.IN1
Sel[0] => Mux31.IN1
Sel[1] => Mux0.IN0
Sel[1] => Mux1.IN0
Sel[1] => Mux2.IN0
Sel[1] => Mux3.IN0
Sel[1] => Mux4.IN0
Sel[1] => Mux5.IN0
Sel[1] => Mux6.IN0
Sel[1] => Mux7.IN0
Sel[1] => Mux8.IN0
Sel[1] => Mux9.IN0
Sel[1] => Mux10.IN0
Sel[1] => Mux11.IN0
Sel[1] => Mux12.IN0
Sel[1] => Mux13.IN0
Sel[1] => Mux14.IN0
Sel[1] => Mux15.IN0
Sel[1] => Mux16.IN0
Sel[1] => Mux17.IN0
Sel[1] => Mux18.IN0
Sel[1] => Mux19.IN0
Sel[1] => Mux20.IN0
Sel[1] => Mux21.IN0
Sel[1] => Mux22.IN0
Sel[1] => Mux23.IN0
Sel[1] => Mux24.IN0
Sel[1] => Mux25.IN0
Sel[1] => Mux26.IN0
Sel[1] => Mux27.IN0
Sel[1] => Mux28.IN0
Sel[1] => Mux29.IN0
Sel[1] => Mux30.IN0
Sel[1] => Mux31.IN0
In00[0] => Mux31.IN2
In00[1] => Mux30.IN2
In00[2] => Mux29.IN2
In00[3] => Mux28.IN2
In00[4] => Mux27.IN2
In00[5] => Mux26.IN2
In00[6] => Mux25.IN2
In00[7] => Mux24.IN2
In00[8] => Mux23.IN2
In00[9] => Mux22.IN2
In00[10] => Mux21.IN2
In00[11] => Mux20.IN2
In00[12] => Mux19.IN2
In00[13] => Mux18.IN2
In00[14] => Mux17.IN2
In00[15] => Mux16.IN2
In00[16] => Mux15.IN2
In00[17] => Mux14.IN2
In00[18] => Mux13.IN2
In00[19] => Mux12.IN2
In00[20] => Mux11.IN2
In00[21] => Mux10.IN2
In00[22] => Mux9.IN2
In00[23] => Mux8.IN2
In00[24] => Mux7.IN2
In00[25] => Mux6.IN2
In00[26] => Mux5.IN2
In00[27] => Mux4.IN2
In00[28] => Mux3.IN2
In00[29] => Mux2.IN2
In00[30] => Mux1.IN2
In00[31] => Mux0.IN2
In01[0] => Mux31.IN3
In01[1] => Mux30.IN3
In01[2] => Mux29.IN3
In01[3] => Mux28.IN3
In01[4] => Mux27.IN3
In01[5] => Mux26.IN3
In01[6] => Mux25.IN3
In01[7] => Mux24.IN3
In01[8] => Mux23.IN3
In01[9] => Mux22.IN3
In01[10] => Mux21.IN3
In01[11] => Mux20.IN3
In01[12] => Mux19.IN3
In01[13] => Mux18.IN3
In01[14] => Mux17.IN3
In01[15] => Mux16.IN3
In01[16] => Mux15.IN3
In01[17] => Mux14.IN3
In01[18] => Mux13.IN3
In01[19] => Mux12.IN3
In01[20] => Mux11.IN3
In01[21] => Mux10.IN3
In01[22] => Mux9.IN3
In01[23] => Mux8.IN3
In01[24] => Mux7.IN3
In01[25] => Mux6.IN3
In01[26] => Mux5.IN3
In01[27] => Mux4.IN3
In01[28] => Mux3.IN3
In01[29] => Mux2.IN3
In01[30] => Mux1.IN3
In01[31] => Mux0.IN3
In10[0] => Mux31.IN4
In10[1] => Mux30.IN4
In10[2] => Mux29.IN4
In10[3] => Mux28.IN4
In10[4] => Mux27.IN4
In10[5] => Mux26.IN4
In10[6] => Mux25.IN4
In10[7] => Mux24.IN4
In10[8] => Mux23.IN4
In10[9] => Mux22.IN4
In10[10] => Mux21.IN4
In10[11] => Mux20.IN4
In10[12] => Mux19.IN4
In10[13] => Mux18.IN4
In10[14] => Mux17.IN4
In10[15] => Mux16.IN4
In10[16] => Mux15.IN4
In10[17] => Mux14.IN4
In10[18] => Mux13.IN4
In10[19] => Mux12.IN4
In10[20] => Mux11.IN4
In10[21] => Mux10.IN4
In10[22] => Mux9.IN4
In10[23] => Mux8.IN4
In10[24] => Mux7.IN4
In10[25] => Mux6.IN4
In10[26] => Mux5.IN4
In10[27] => Mux4.IN4
In10[28] => Mux3.IN4
In10[29] => Mux2.IN4
In10[30] => Mux1.IN4
In10[31] => Mux0.IN4
In11[0] => Mux31.IN5
In11[1] => Mux30.IN5
In11[2] => Mux29.IN5
In11[3] => Mux28.IN5
In11[4] => Mux27.IN5
In11[5] => Mux26.IN5
In11[6] => Mux25.IN5
In11[7] => Mux24.IN5
In11[8] => Mux23.IN5
In11[9] => Mux22.IN5
In11[10] => Mux21.IN5
In11[11] => Mux20.IN5
In11[12] => Mux19.IN5
In11[13] => Mux18.IN5
In11[14] => Mux17.IN5
In11[15] => Mux16.IN5
In11[16] => Mux15.IN5
In11[17] => Mux14.IN5
In11[18] => Mux13.IN5
In11[19] => Mux12.IN5
In11[20] => Mux11.IN5
In11[21] => Mux10.IN5
In11[22] => Mux9.IN5
In11[23] => Mux8.IN5
In11[24] => Mux7.IN5
In11[25] => Mux6.IN5
In11[26] => Mux5.IN5
In11[27] => Mux4.IN5
In11[28] => Mux3.IN5
In11[29] => Mux2.IN5
In11[30] => Mux1.IN5
In11[31] => Mux0.IN5
Out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|ID_Block:idblock|register_bank:register_bank
Clock => registers[31][0].CLK
Clock => registers[31][1].CLK
Clock => registers[31][2].CLK
Clock => registers[31][3].CLK
Clock => registers[31][4].CLK
Clock => registers[31][5].CLK
Clock => registers[31][6].CLK
Clock => registers[31][7].CLK
Clock => registers[31][8].CLK
Clock => registers[31][9].CLK
Clock => registers[31][10].CLK
Clock => registers[31][11].CLK
Clock => registers[31][12].CLK
Clock => registers[31][13].CLK
Clock => registers[31][14].CLK
Clock => registers[31][15].CLK
Clock => registers[31][16].CLK
Clock => registers[31][17].CLK
Clock => registers[31][18].CLK
Clock => registers[31][19].CLK
Clock => registers[31][20].CLK
Clock => registers[31][21].CLK
Clock => registers[31][22].CLK
Clock => registers[31][23].CLK
Clock => registers[31][24].CLK
Clock => registers[31][25].CLK
Clock => registers[31][26].CLK
Clock => registers[31][27].CLK
Clock => registers[31][28].CLK
Clock => registers[31][29].CLK
Clock => registers[31][30].CLK
Clock => registers[31][31].CLK
Clock => registers[30][0].CLK
Clock => registers[30][1].CLK
Clock => registers[30][2].CLK
Clock => registers[30][3].CLK
Clock => registers[30][4].CLK
Clock => registers[30][5].CLK
Clock => registers[30][6].CLK
Clock => registers[30][7].CLK
Clock => registers[30][8].CLK
Clock => registers[30][9].CLK
Clock => registers[30][10].CLK
Clock => registers[30][11].CLK
Clock => registers[30][12].CLK
Clock => registers[30][13].CLK
Clock => registers[30][14].CLK
Clock => registers[30][15].CLK
Clock => registers[30][16].CLK
Clock => registers[30][17].CLK
Clock => registers[30][18].CLK
Clock => registers[30][19].CLK
Clock => registers[30][20].CLK
Clock => registers[30][21].CLK
Clock => registers[30][22].CLK
Clock => registers[30][23].CLK
Clock => registers[30][24].CLK
Clock => registers[30][25].CLK
Clock => registers[30][26].CLK
Clock => registers[30][27].CLK
Clock => registers[30][28].CLK
Clock => registers[30][29].CLK
Clock => registers[30][30].CLK
Clock => registers[30][31].CLK
Clock => registers[29][0].CLK
Clock => registers[29][1].CLK
Clock => registers[29][2].CLK
Clock => registers[29][3].CLK
Clock => registers[29][4].CLK
Clock => registers[29][5].CLK
Clock => registers[29][6].CLK
Clock => registers[29][7].CLK
Clock => registers[29][8].CLK
Clock => registers[29][9].CLK
Clock => registers[29][10].CLK
Clock => registers[29][11].CLK
Clock => registers[29][12].CLK
Clock => registers[29][13].CLK
Clock => registers[29][14].CLK
Clock => registers[29][15].CLK
Clock => registers[29][16].CLK
Clock => registers[29][17].CLK
Clock => registers[29][18].CLK
Clock => registers[29][19].CLK
Clock => registers[29][20].CLK
Clock => registers[29][21].CLK
Clock => registers[29][22].CLK
Clock => registers[29][23].CLK
Clock => registers[29][24].CLK
Clock => registers[29][25].CLK
Clock => registers[29][26].CLK
Clock => registers[29][27].CLK
Clock => registers[29][28].CLK
Clock => registers[29][29].CLK
Clock => registers[29][30].CLK
Clock => registers[29][31].CLK
Clock => registers[28][0].CLK
Clock => registers[28][1].CLK
Clock => registers[28][2].CLK
Clock => registers[28][3].CLK
Clock => registers[28][4].CLK
Clock => registers[28][5].CLK
Clock => registers[28][6].CLK
Clock => registers[28][7].CLK
Clock => registers[28][8].CLK
Clock => registers[28][9].CLK
Clock => registers[28][10].CLK
Clock => registers[28][11].CLK
Clock => registers[28][12].CLK
Clock => registers[28][13].CLK
Clock => registers[28][14].CLK
Clock => registers[28][15].CLK
Clock => registers[28][16].CLK
Clock => registers[28][17].CLK
Clock => registers[28][18].CLK
Clock => registers[28][19].CLK
Clock => registers[28][20].CLK
Clock => registers[28][21].CLK
Clock => registers[28][22].CLK
Clock => registers[28][23].CLK
Clock => registers[28][24].CLK
Clock => registers[28][25].CLK
Clock => registers[28][26].CLK
Clock => registers[28][27].CLK
Clock => registers[28][28].CLK
Clock => registers[28][29].CLK
Clock => registers[28][30].CLK
Clock => registers[28][31].CLK
Clock => registers[27][0].CLK
Clock => registers[27][1].CLK
Clock => registers[27][2].CLK
Clock => registers[27][3].CLK
Clock => registers[27][4].CLK
Clock => registers[27][5].CLK
Clock => registers[27][6].CLK
Clock => registers[27][7].CLK
Clock => registers[27][8].CLK
Clock => registers[27][9].CLK
Clock => registers[27][10].CLK
Clock => registers[27][11].CLK
Clock => registers[27][12].CLK
Clock => registers[27][13].CLK
Clock => registers[27][14].CLK
Clock => registers[27][15].CLK
Clock => registers[27][16].CLK
Clock => registers[27][17].CLK
Clock => registers[27][18].CLK
Clock => registers[27][19].CLK
Clock => registers[27][20].CLK
Clock => registers[27][21].CLK
Clock => registers[27][22].CLK
Clock => registers[27][23].CLK
Clock => registers[27][24].CLK
Clock => registers[27][25].CLK
Clock => registers[27][26].CLK
Clock => registers[27][27].CLK
Clock => registers[27][28].CLK
Clock => registers[27][29].CLK
Clock => registers[27][30].CLK
Clock => registers[27][31].CLK
Clock => registers[26][0].CLK
Clock => registers[26][1].CLK
Clock => registers[26][2].CLK
Clock => registers[26][3].CLK
Clock => registers[26][4].CLK
Clock => registers[26][5].CLK
Clock => registers[26][6].CLK
Clock => registers[26][7].CLK
Clock => registers[26][8].CLK
Clock => registers[26][9].CLK
Clock => registers[26][10].CLK
Clock => registers[26][11].CLK
Clock => registers[26][12].CLK
Clock => registers[26][13].CLK
Clock => registers[26][14].CLK
Clock => registers[26][15].CLK
Clock => registers[26][16].CLK
Clock => registers[26][17].CLK
Clock => registers[26][18].CLK
Clock => registers[26][19].CLK
Clock => registers[26][20].CLK
Clock => registers[26][21].CLK
Clock => registers[26][22].CLK
Clock => registers[26][23].CLK
Clock => registers[26][24].CLK
Clock => registers[26][25].CLK
Clock => registers[26][26].CLK
Clock => registers[26][27].CLK
Clock => registers[26][28].CLK
Clock => registers[26][29].CLK
Clock => registers[26][30].CLK
Clock => registers[26][31].CLK
Clock => registers[25][0].CLK
Clock => registers[25][1].CLK
Clock => registers[25][2].CLK
Clock => registers[25][3].CLK
Clock => registers[25][4].CLK
Clock => registers[25][5].CLK
Clock => registers[25][6].CLK
Clock => registers[25][7].CLK
Clock => registers[25][8].CLK
Clock => registers[25][9].CLK
Clock => registers[25][10].CLK
Clock => registers[25][11].CLK
Clock => registers[25][12].CLK
Clock => registers[25][13].CLK
Clock => registers[25][14].CLK
Clock => registers[25][15].CLK
Clock => registers[25][16].CLK
Clock => registers[25][17].CLK
Clock => registers[25][18].CLK
Clock => registers[25][19].CLK
Clock => registers[25][20].CLK
Clock => registers[25][21].CLK
Clock => registers[25][22].CLK
Clock => registers[25][23].CLK
Clock => registers[25][24].CLK
Clock => registers[25][25].CLK
Clock => registers[25][26].CLK
Clock => registers[25][27].CLK
Clock => registers[25][28].CLK
Clock => registers[25][29].CLK
Clock => registers[25][30].CLK
Clock => registers[25][31].CLK
Clock => registers[24][0].CLK
Clock => registers[24][1].CLK
Clock => registers[24][2].CLK
Clock => registers[24][3].CLK
Clock => registers[24][4].CLK
Clock => registers[24][5].CLK
Clock => registers[24][6].CLK
Clock => registers[24][7].CLK
Clock => registers[24][8].CLK
Clock => registers[24][9].CLK
Clock => registers[24][10].CLK
Clock => registers[24][11].CLK
Clock => registers[24][12].CLK
Clock => registers[24][13].CLK
Clock => registers[24][14].CLK
Clock => registers[24][15].CLK
Clock => registers[24][16].CLK
Clock => registers[24][17].CLK
Clock => registers[24][18].CLK
Clock => registers[24][19].CLK
Clock => registers[24][20].CLK
Clock => registers[24][21].CLK
Clock => registers[24][22].CLK
Clock => registers[24][23].CLK
Clock => registers[24][24].CLK
Clock => registers[24][25].CLK
Clock => registers[24][26].CLK
Clock => registers[24][27].CLK
Clock => registers[24][28].CLK
Clock => registers[24][29].CLK
Clock => registers[24][30].CLK
Clock => registers[24][31].CLK
Clock => registers[23][0].CLK
Clock => registers[23][1].CLK
Clock => registers[23][2].CLK
Clock => registers[23][3].CLK
Clock => registers[23][4].CLK
Clock => registers[23][5].CLK
Clock => registers[23][6].CLK
Clock => registers[23][7].CLK
Clock => registers[23][8].CLK
Clock => registers[23][9].CLK
Clock => registers[23][10].CLK
Clock => registers[23][11].CLK
Clock => registers[23][12].CLK
Clock => registers[23][13].CLK
Clock => registers[23][14].CLK
Clock => registers[23][15].CLK
Clock => registers[23][16].CLK
Clock => registers[23][17].CLK
Clock => registers[23][18].CLK
Clock => registers[23][19].CLK
Clock => registers[23][20].CLK
Clock => registers[23][21].CLK
Clock => registers[23][22].CLK
Clock => registers[23][23].CLK
Clock => registers[23][24].CLK
Clock => registers[23][25].CLK
Clock => registers[23][26].CLK
Clock => registers[23][27].CLK
Clock => registers[23][28].CLK
Clock => registers[23][29].CLK
Clock => registers[23][30].CLK
Clock => registers[23][31].CLK
Clock => registers[22][0].CLK
Clock => registers[22][1].CLK
Clock => registers[22][2].CLK
Clock => registers[22][3].CLK
Clock => registers[22][4].CLK
Clock => registers[22][5].CLK
Clock => registers[22][6].CLK
Clock => registers[22][7].CLK
Clock => registers[22][8].CLK
Clock => registers[22][9].CLK
Clock => registers[22][10].CLK
Clock => registers[22][11].CLK
Clock => registers[22][12].CLK
Clock => registers[22][13].CLK
Clock => registers[22][14].CLK
Clock => registers[22][15].CLK
Clock => registers[22][16].CLK
Clock => registers[22][17].CLK
Clock => registers[22][18].CLK
Clock => registers[22][19].CLK
Clock => registers[22][20].CLK
Clock => registers[22][21].CLK
Clock => registers[22][22].CLK
Clock => registers[22][23].CLK
Clock => registers[22][24].CLK
Clock => registers[22][25].CLK
Clock => registers[22][26].CLK
Clock => registers[22][27].CLK
Clock => registers[22][28].CLK
Clock => registers[22][29].CLK
Clock => registers[22][30].CLK
Clock => registers[22][31].CLK
Clock => registers[21][0].CLK
Clock => registers[21][1].CLK
Clock => registers[21][2].CLK
Clock => registers[21][3].CLK
Clock => registers[21][4].CLK
Clock => registers[21][5].CLK
Clock => registers[21][6].CLK
Clock => registers[21][7].CLK
Clock => registers[21][8].CLK
Clock => registers[21][9].CLK
Clock => registers[21][10].CLK
Clock => registers[21][11].CLK
Clock => registers[21][12].CLK
Clock => registers[21][13].CLK
Clock => registers[21][14].CLK
Clock => registers[21][15].CLK
Clock => registers[21][16].CLK
Clock => registers[21][17].CLK
Clock => registers[21][18].CLK
Clock => registers[21][19].CLK
Clock => registers[21][20].CLK
Clock => registers[21][21].CLK
Clock => registers[21][22].CLK
Clock => registers[21][23].CLK
Clock => registers[21][24].CLK
Clock => registers[21][25].CLK
Clock => registers[21][26].CLK
Clock => registers[21][27].CLK
Clock => registers[21][28].CLK
Clock => registers[21][29].CLK
Clock => registers[21][30].CLK
Clock => registers[21][31].CLK
Clock => registers[20][0].CLK
Clock => registers[20][1].CLK
Clock => registers[20][2].CLK
Clock => registers[20][3].CLK
Clock => registers[20][4].CLK
Clock => registers[20][5].CLK
Clock => registers[20][6].CLK
Clock => registers[20][7].CLK
Clock => registers[20][8].CLK
Clock => registers[20][9].CLK
Clock => registers[20][10].CLK
Clock => registers[20][11].CLK
Clock => registers[20][12].CLK
Clock => registers[20][13].CLK
Clock => registers[20][14].CLK
Clock => registers[20][15].CLK
Clock => registers[20][16].CLK
Clock => registers[20][17].CLK
Clock => registers[20][18].CLK
Clock => registers[20][19].CLK
Clock => registers[20][20].CLK
Clock => registers[20][21].CLK
Clock => registers[20][22].CLK
Clock => registers[20][23].CLK
Clock => registers[20][24].CLK
Clock => registers[20][25].CLK
Clock => registers[20][26].CLK
Clock => registers[20][27].CLK
Clock => registers[20][28].CLK
Clock => registers[20][29].CLK
Clock => registers[20][30].CLK
Clock => registers[20][31].CLK
Clock => registers[19][0].CLK
Clock => registers[19][1].CLK
Clock => registers[19][2].CLK
Clock => registers[19][3].CLK
Clock => registers[19][4].CLK
Clock => registers[19][5].CLK
Clock => registers[19][6].CLK
Clock => registers[19][7].CLK
Clock => registers[19][8].CLK
Clock => registers[19][9].CLK
Clock => registers[19][10].CLK
Clock => registers[19][11].CLK
Clock => registers[19][12].CLK
Clock => registers[19][13].CLK
Clock => registers[19][14].CLK
Clock => registers[19][15].CLK
Clock => registers[19][16].CLK
Clock => registers[19][17].CLK
Clock => registers[19][18].CLK
Clock => registers[19][19].CLK
Clock => registers[19][20].CLK
Clock => registers[19][21].CLK
Clock => registers[19][22].CLK
Clock => registers[19][23].CLK
Clock => registers[19][24].CLK
Clock => registers[19][25].CLK
Clock => registers[19][26].CLK
Clock => registers[19][27].CLK
Clock => registers[19][28].CLK
Clock => registers[19][29].CLK
Clock => registers[19][30].CLK
Clock => registers[19][31].CLK
Clock => registers[18][0].CLK
Clock => registers[18][1].CLK
Clock => registers[18][2].CLK
Clock => registers[18][3].CLK
Clock => registers[18][4].CLK
Clock => registers[18][5].CLK
Clock => registers[18][6].CLK
Clock => registers[18][7].CLK
Clock => registers[18][8].CLK
Clock => registers[18][9].CLK
Clock => registers[18][10].CLK
Clock => registers[18][11].CLK
Clock => registers[18][12].CLK
Clock => registers[18][13].CLK
Clock => registers[18][14].CLK
Clock => registers[18][15].CLK
Clock => registers[18][16].CLK
Clock => registers[18][17].CLK
Clock => registers[18][18].CLK
Clock => registers[18][19].CLK
Clock => registers[18][20].CLK
Clock => registers[18][21].CLK
Clock => registers[18][22].CLK
Clock => registers[18][23].CLK
Clock => registers[18][24].CLK
Clock => registers[18][25].CLK
Clock => registers[18][26].CLK
Clock => registers[18][27].CLK
Clock => registers[18][28].CLK
Clock => registers[18][29].CLK
Clock => registers[18][30].CLK
Clock => registers[18][31].CLK
Clock => registers[17][0].CLK
Clock => registers[17][1].CLK
Clock => registers[17][2].CLK
Clock => registers[17][3].CLK
Clock => registers[17][4].CLK
Clock => registers[17][5].CLK
Clock => registers[17][6].CLK
Clock => registers[17][7].CLK
Clock => registers[17][8].CLK
Clock => registers[17][9].CLK
Clock => registers[17][10].CLK
Clock => registers[17][11].CLK
Clock => registers[17][12].CLK
Clock => registers[17][13].CLK
Clock => registers[17][14].CLK
Clock => registers[17][15].CLK
Clock => registers[17][16].CLK
Clock => registers[17][17].CLK
Clock => registers[17][18].CLK
Clock => registers[17][19].CLK
Clock => registers[17][20].CLK
Clock => registers[17][21].CLK
Clock => registers[17][22].CLK
Clock => registers[17][23].CLK
Clock => registers[17][24].CLK
Clock => registers[17][25].CLK
Clock => registers[17][26].CLK
Clock => registers[17][27].CLK
Clock => registers[17][28].CLK
Clock => registers[17][29].CLK
Clock => registers[17][30].CLK
Clock => registers[17][31].CLK
Clock => registers[16][0].CLK
Clock => registers[16][1].CLK
Clock => registers[16][2].CLK
Clock => registers[16][3].CLK
Clock => registers[16][4].CLK
Clock => registers[16][5].CLK
Clock => registers[16][6].CLK
Clock => registers[16][7].CLK
Clock => registers[16][8].CLK
Clock => registers[16][9].CLK
Clock => registers[16][10].CLK
Clock => registers[16][11].CLK
Clock => registers[16][12].CLK
Clock => registers[16][13].CLK
Clock => registers[16][14].CLK
Clock => registers[16][15].CLK
Clock => registers[16][16].CLK
Clock => registers[16][17].CLK
Clock => registers[16][18].CLK
Clock => registers[16][19].CLK
Clock => registers[16][20].CLK
Clock => registers[16][21].CLK
Clock => registers[16][22].CLK
Clock => registers[16][23].CLK
Clock => registers[16][24].CLK
Clock => registers[16][25].CLK
Clock => registers[16][26].CLK
Clock => registers[16][27].CLK
Clock => registers[16][28].CLK
Clock => registers[16][29].CLK
Clock => registers[16][30].CLK
Clock => registers[16][31].CLK
Clock => registers[15][0].CLK
Clock => registers[15][1].CLK
Clock => registers[15][2].CLK
Clock => registers[15][3].CLK
Clock => registers[15][4].CLK
Clock => registers[15][5].CLK
Clock => registers[15][6].CLK
Clock => registers[15][7].CLK
Clock => registers[15][8].CLK
Clock => registers[15][9].CLK
Clock => registers[15][10].CLK
Clock => registers[15][11].CLK
Clock => registers[15][12].CLK
Clock => registers[15][13].CLK
Clock => registers[15][14].CLK
Clock => registers[15][15].CLK
Clock => registers[15][16].CLK
Clock => registers[15][17].CLK
Clock => registers[15][18].CLK
Clock => registers[15][19].CLK
Clock => registers[15][20].CLK
Clock => registers[15][21].CLK
Clock => registers[15][22].CLK
Clock => registers[15][23].CLK
Clock => registers[15][24].CLK
Clock => registers[15][25].CLK
Clock => registers[15][26].CLK
Clock => registers[15][27].CLK
Clock => registers[15][28].CLK
Clock => registers[15][29].CLK
Clock => registers[15][30].CLK
Clock => registers[15][31].CLK
Clock => registers[14][0].CLK
Clock => registers[14][1].CLK
Clock => registers[14][2].CLK
Clock => registers[14][3].CLK
Clock => registers[14][4].CLK
Clock => registers[14][5].CLK
Clock => registers[14][6].CLK
Clock => registers[14][7].CLK
Clock => registers[14][8].CLK
Clock => registers[14][9].CLK
Clock => registers[14][10].CLK
Clock => registers[14][11].CLK
Clock => registers[14][12].CLK
Clock => registers[14][13].CLK
Clock => registers[14][14].CLK
Clock => registers[14][15].CLK
Clock => registers[14][16].CLK
Clock => registers[14][17].CLK
Clock => registers[14][18].CLK
Clock => registers[14][19].CLK
Clock => registers[14][20].CLK
Clock => registers[14][21].CLK
Clock => registers[14][22].CLK
Clock => registers[14][23].CLK
Clock => registers[14][24].CLK
Clock => registers[14][25].CLK
Clock => registers[14][26].CLK
Clock => registers[14][27].CLK
Clock => registers[14][28].CLK
Clock => registers[14][29].CLK
Clock => registers[14][30].CLK
Clock => registers[14][31].CLK
Clock => registers[13][0].CLK
Clock => registers[13][1].CLK
Clock => registers[13][2].CLK
Clock => registers[13][3].CLK
Clock => registers[13][4].CLK
Clock => registers[13][5].CLK
Clock => registers[13][6].CLK
Clock => registers[13][7].CLK
Clock => registers[13][8].CLK
Clock => registers[13][9].CLK
Clock => registers[13][10].CLK
Clock => registers[13][11].CLK
Clock => registers[13][12].CLK
Clock => registers[13][13].CLK
Clock => registers[13][14].CLK
Clock => registers[13][15].CLK
Clock => registers[13][16].CLK
Clock => registers[13][17].CLK
Clock => registers[13][18].CLK
Clock => registers[13][19].CLK
Clock => registers[13][20].CLK
Clock => registers[13][21].CLK
Clock => registers[13][22].CLK
Clock => registers[13][23].CLK
Clock => registers[13][24].CLK
Clock => registers[13][25].CLK
Clock => registers[13][26].CLK
Clock => registers[13][27].CLK
Clock => registers[13][28].CLK
Clock => registers[13][29].CLK
Clock => registers[13][30].CLK
Clock => registers[13][31].CLK
Clock => registers[12][0].CLK
Clock => registers[12][1].CLK
Clock => registers[12][2].CLK
Clock => registers[12][3].CLK
Clock => registers[12][4].CLK
Clock => registers[12][5].CLK
Clock => registers[12][6].CLK
Clock => registers[12][7].CLK
Clock => registers[12][8].CLK
Clock => registers[12][9].CLK
Clock => registers[12][10].CLK
Clock => registers[12][11].CLK
Clock => registers[12][12].CLK
Clock => registers[12][13].CLK
Clock => registers[12][14].CLK
Clock => registers[12][15].CLK
Clock => registers[12][16].CLK
Clock => registers[12][17].CLK
Clock => registers[12][18].CLK
Clock => registers[12][19].CLK
Clock => registers[12][20].CLK
Clock => registers[12][21].CLK
Clock => registers[12][22].CLK
Clock => registers[12][23].CLK
Clock => registers[12][24].CLK
Clock => registers[12][25].CLK
Clock => registers[12][26].CLK
Clock => registers[12][27].CLK
Clock => registers[12][28].CLK
Clock => registers[12][29].CLK
Clock => registers[12][30].CLK
Clock => registers[12][31].CLK
Clock => registers[11][0].CLK
Clock => registers[11][1].CLK
Clock => registers[11][2].CLK
Clock => registers[11][3].CLK
Clock => registers[11][4].CLK
Clock => registers[11][5].CLK
Clock => registers[11][6].CLK
Clock => registers[11][7].CLK
Clock => registers[11][8].CLK
Clock => registers[11][9].CLK
Clock => registers[11][10].CLK
Clock => registers[11][11].CLK
Clock => registers[11][12].CLK
Clock => registers[11][13].CLK
Clock => registers[11][14].CLK
Clock => registers[11][15].CLK
Clock => registers[11][16].CLK
Clock => registers[11][17].CLK
Clock => registers[11][18].CLK
Clock => registers[11][19].CLK
Clock => registers[11][20].CLK
Clock => registers[11][21].CLK
Clock => registers[11][22].CLK
Clock => registers[11][23].CLK
Clock => registers[11][24].CLK
Clock => registers[11][25].CLK
Clock => registers[11][26].CLK
Clock => registers[11][27].CLK
Clock => registers[11][28].CLK
Clock => registers[11][29].CLK
Clock => registers[11][30].CLK
Clock => registers[11][31].CLK
Clock => registers[10][0].CLK
Clock => registers[10][1].CLK
Clock => registers[10][2].CLK
Clock => registers[10][3].CLK
Clock => registers[10][4].CLK
Clock => registers[10][5].CLK
Clock => registers[10][6].CLK
Clock => registers[10][7].CLK
Clock => registers[10][8].CLK
Clock => registers[10][9].CLK
Clock => registers[10][10].CLK
Clock => registers[10][11].CLK
Clock => registers[10][12].CLK
Clock => registers[10][13].CLK
Clock => registers[10][14].CLK
Clock => registers[10][15].CLK
Clock => registers[10][16].CLK
Clock => registers[10][17].CLK
Clock => registers[10][18].CLK
Clock => registers[10][19].CLK
Clock => registers[10][20].CLK
Clock => registers[10][21].CLK
Clock => registers[10][22].CLK
Clock => registers[10][23].CLK
Clock => registers[10][24].CLK
Clock => registers[10][25].CLK
Clock => registers[10][26].CLK
Clock => registers[10][27].CLK
Clock => registers[10][28].CLK
Clock => registers[10][29].CLK
Clock => registers[10][30].CLK
Clock => registers[10][31].CLK
Clock => registers[9][0].CLK
Clock => registers[9][1].CLK
Clock => registers[9][2].CLK
Clock => registers[9][3].CLK
Clock => registers[9][4].CLK
Clock => registers[9][5].CLK
Clock => registers[9][6].CLK
Clock => registers[9][7].CLK
Clock => registers[9][8].CLK
Clock => registers[9][9].CLK
Clock => registers[9][10].CLK
Clock => registers[9][11].CLK
Clock => registers[9][12].CLK
Clock => registers[9][13].CLK
Clock => registers[9][14].CLK
Clock => registers[9][15].CLK
Clock => registers[9][16].CLK
Clock => registers[9][17].CLK
Clock => registers[9][18].CLK
Clock => registers[9][19].CLK
Clock => registers[9][20].CLK
Clock => registers[9][21].CLK
Clock => registers[9][22].CLK
Clock => registers[9][23].CLK
Clock => registers[9][24].CLK
Clock => registers[9][25].CLK
Clock => registers[9][26].CLK
Clock => registers[9][27].CLK
Clock => registers[9][28].CLK
Clock => registers[9][29].CLK
Clock => registers[9][30].CLK
Clock => registers[9][31].CLK
Clock => registers[8][0].CLK
Clock => registers[8][1].CLK
Clock => registers[8][2].CLK
Clock => registers[8][3].CLK
Clock => registers[8][4].CLK
Clock => registers[8][5].CLK
Clock => registers[8][6].CLK
Clock => registers[8][7].CLK
Clock => registers[8][8].CLK
Clock => registers[8][9].CLK
Clock => registers[8][10].CLK
Clock => registers[8][11].CLK
Clock => registers[8][12].CLK
Clock => registers[8][13].CLK
Clock => registers[8][14].CLK
Clock => registers[8][15].CLK
Clock => registers[8][16].CLK
Clock => registers[8][17].CLK
Clock => registers[8][18].CLK
Clock => registers[8][19].CLK
Clock => registers[8][20].CLK
Clock => registers[8][21].CLK
Clock => registers[8][22].CLK
Clock => registers[8][23].CLK
Clock => registers[8][24].CLK
Clock => registers[8][25].CLK
Clock => registers[8][26].CLK
Clock => registers[8][27].CLK
Clock => registers[8][28].CLK
Clock => registers[8][29].CLK
Clock => registers[8][30].CLK
Clock => registers[8][31].CLK
Clock => registers[7][0].CLK
Clock => registers[7][1].CLK
Clock => registers[7][2].CLK
Clock => registers[7][3].CLK
Clock => registers[7][4].CLK
Clock => registers[7][5].CLK
Clock => registers[7][6].CLK
Clock => registers[7][7].CLK
Clock => registers[7][8].CLK
Clock => registers[7][9].CLK
Clock => registers[7][10].CLK
Clock => registers[7][11].CLK
Clock => registers[7][12].CLK
Clock => registers[7][13].CLK
Clock => registers[7][14].CLK
Clock => registers[7][15].CLK
Clock => registers[7][16].CLK
Clock => registers[7][17].CLK
Clock => registers[7][18].CLK
Clock => registers[7][19].CLK
Clock => registers[7][20].CLK
Clock => registers[7][21].CLK
Clock => registers[7][22].CLK
Clock => registers[7][23].CLK
Clock => registers[7][24].CLK
Clock => registers[7][25].CLK
Clock => registers[7][26].CLK
Clock => registers[7][27].CLK
Clock => registers[7][28].CLK
Clock => registers[7][29].CLK
Clock => registers[7][30].CLK
Clock => registers[7][31].CLK
Clock => registers[6][0].CLK
Clock => registers[6][1].CLK
Clock => registers[6][2].CLK
Clock => registers[6][3].CLK
Clock => registers[6][4].CLK
Clock => registers[6][5].CLK
Clock => registers[6][6].CLK
Clock => registers[6][7].CLK
Clock => registers[6][8].CLK
Clock => registers[6][9].CLK
Clock => registers[6][10].CLK
Clock => registers[6][11].CLK
Clock => registers[6][12].CLK
Clock => registers[6][13].CLK
Clock => registers[6][14].CLK
Clock => registers[6][15].CLK
Clock => registers[6][16].CLK
Clock => registers[6][17].CLK
Clock => registers[6][18].CLK
Clock => registers[6][19].CLK
Clock => registers[6][20].CLK
Clock => registers[6][21].CLK
Clock => registers[6][22].CLK
Clock => registers[6][23].CLK
Clock => registers[6][24].CLK
Clock => registers[6][25].CLK
Clock => registers[6][26].CLK
Clock => registers[6][27].CLK
Clock => registers[6][28].CLK
Clock => registers[6][29].CLK
Clock => registers[6][30].CLK
Clock => registers[6][31].CLK
Clock => registers[5][0].CLK
Clock => registers[5][1].CLK
Clock => registers[5][2].CLK
Clock => registers[5][3].CLK
Clock => registers[5][4].CLK
Clock => registers[5][5].CLK
Clock => registers[5][6].CLK
Clock => registers[5][7].CLK
Clock => registers[5][8].CLK
Clock => registers[5][9].CLK
Clock => registers[5][10].CLK
Clock => registers[5][11].CLK
Clock => registers[5][12].CLK
Clock => registers[5][13].CLK
Clock => registers[5][14].CLK
Clock => registers[5][15].CLK
Clock => registers[5][16].CLK
Clock => registers[5][17].CLK
Clock => registers[5][18].CLK
Clock => registers[5][19].CLK
Clock => registers[5][20].CLK
Clock => registers[5][21].CLK
Clock => registers[5][22].CLK
Clock => registers[5][23].CLK
Clock => registers[5][24].CLK
Clock => registers[5][25].CLK
Clock => registers[5][26].CLK
Clock => registers[5][27].CLK
Clock => registers[5][28].CLK
Clock => registers[5][29].CLK
Clock => registers[5][30].CLK
Clock => registers[5][31].CLK
Clock => registers[4][0].CLK
Clock => registers[4][1].CLK
Clock => registers[4][2].CLK
Clock => registers[4][3].CLK
Clock => registers[4][4].CLK
Clock => registers[4][5].CLK
Clock => registers[4][6].CLK
Clock => registers[4][7].CLK
Clock => registers[4][8].CLK
Clock => registers[4][9].CLK
Clock => registers[4][10].CLK
Clock => registers[4][11].CLK
Clock => registers[4][12].CLK
Clock => registers[4][13].CLK
Clock => registers[4][14].CLK
Clock => registers[4][15].CLK
Clock => registers[4][16].CLK
Clock => registers[4][17].CLK
Clock => registers[4][18].CLK
Clock => registers[4][19].CLK
Clock => registers[4][20].CLK
Clock => registers[4][21].CLK
Clock => registers[4][22].CLK
Clock => registers[4][23].CLK
Clock => registers[4][24].CLK
Clock => registers[4][25].CLK
Clock => registers[4][26].CLK
Clock => registers[4][27].CLK
Clock => registers[4][28].CLK
Clock => registers[4][29].CLK
Clock => registers[4][30].CLK
Clock => registers[4][31].CLK
Clock => registers[3][0].CLK
Clock => registers[3][1].CLK
Clock => registers[3][2].CLK
Clock => registers[3][3].CLK
Clock => registers[3][4].CLK
Clock => registers[3][5].CLK
Clock => registers[3][6].CLK
Clock => registers[3][7].CLK
Clock => registers[3][8].CLK
Clock => registers[3][9].CLK
Clock => registers[3][10].CLK
Clock => registers[3][11].CLK
Clock => registers[3][12].CLK
Clock => registers[3][13].CLK
Clock => registers[3][14].CLK
Clock => registers[3][15].CLK
Clock => registers[3][16].CLK
Clock => registers[3][17].CLK
Clock => registers[3][18].CLK
Clock => registers[3][19].CLK
Clock => registers[3][20].CLK
Clock => registers[3][21].CLK
Clock => registers[3][22].CLK
Clock => registers[3][23].CLK
Clock => registers[3][24].CLK
Clock => registers[3][25].CLK
Clock => registers[3][26].CLK
Clock => registers[3][27].CLK
Clock => registers[3][28].CLK
Clock => registers[3][29].CLK
Clock => registers[3][30].CLK
Clock => registers[3][31].CLK
Clock => registers[2][0].CLK
Clock => registers[2][1].CLK
Clock => registers[2][2].CLK
Clock => registers[2][3].CLK
Clock => registers[2][4].CLK
Clock => registers[2][5].CLK
Clock => registers[2][6].CLK
Clock => registers[2][7].CLK
Clock => registers[2][8].CLK
Clock => registers[2][9].CLK
Clock => registers[2][10].CLK
Clock => registers[2][11].CLK
Clock => registers[2][12].CLK
Clock => registers[2][13].CLK
Clock => registers[2][14].CLK
Clock => registers[2][15].CLK
Clock => registers[2][16].CLK
Clock => registers[2][17].CLK
Clock => registers[2][18].CLK
Clock => registers[2][19].CLK
Clock => registers[2][20].CLK
Clock => registers[2][21].CLK
Clock => registers[2][22].CLK
Clock => registers[2][23].CLK
Clock => registers[2][24].CLK
Clock => registers[2][25].CLK
Clock => registers[2][26].CLK
Clock => registers[2][27].CLK
Clock => registers[2][28].CLK
Clock => registers[2][29].CLK
Clock => registers[2][30].CLK
Clock => registers[2][31].CLK
Clock => registers[1][0].CLK
Clock => registers[1][1].CLK
Clock => registers[1][2].CLK
Clock => registers[1][3].CLK
Clock => registers[1][4].CLK
Clock => registers[1][5].CLK
Clock => registers[1][6].CLK
Clock => registers[1][7].CLK
Clock => registers[1][8].CLK
Clock => registers[1][9].CLK
Clock => registers[1][10].CLK
Clock => registers[1][11].CLK
Clock => registers[1][12].CLK
Clock => registers[1][13].CLK
Clock => registers[1][14].CLK
Clock => registers[1][15].CLK
Clock => registers[1][16].CLK
Clock => registers[1][17].CLK
Clock => registers[1][18].CLK
Clock => registers[1][19].CLK
Clock => registers[1][20].CLK
Clock => registers[1][21].CLK
Clock => registers[1][22].CLK
Clock => registers[1][23].CLK
Clock => registers[1][24].CLK
Clock => registers[1][25].CLK
Clock => registers[1][26].CLK
Clock => registers[1][27].CLK
Clock => registers[1][28].CLK
Clock => registers[1][29].CLK
Clock => registers[1][30].CLK
Clock => registers[1][31].CLK
Clock => registers[0][0].CLK
Clock => registers[0][1].CLK
Clock => registers[0][2].CLK
Clock => registers[0][3].CLK
Clock => registers[0][4].CLK
Clock => registers[0][5].CLK
Clock => registers[0][6].CLK
Clock => registers[0][7].CLK
Clock => registers[0][8].CLK
Clock => registers[0][9].CLK
Clock => registers[0][10].CLK
Clock => registers[0][11].CLK
Clock => registers[0][12].CLK
Clock => registers[0][13].CLK
Clock => registers[0][14].CLK
Clock => registers[0][15].CLK
Clock => registers[0][16].CLK
Clock => registers[0][17].CLK
Clock => registers[0][18].CLK
Clock => registers[0][19].CLK
Clock => registers[0][20].CLK
Clock => registers[0][21].CLK
Clock => registers[0][22].CLK
Clock => registers[0][23].CLK
Clock => registers[0][24].CLK
Clock => registers[0][25].CLK
Clock => registers[0][26].CLK
Clock => registers[0][27].CLK
Clock => registers[0][28].CLK
Clock => registers[0][29].CLK
Clock => registers[0][30].CLK
Clock => registers[0][31].CLK
Reset => ~NO_FANOUT~
ReadRg1[0] => Mux32.IN4
ReadRg1[0] => Mux33.IN4
ReadRg1[0] => Mux34.IN4
ReadRg1[0] => Mux35.IN4
ReadRg1[0] => Mux36.IN4
ReadRg1[0] => Mux37.IN4
ReadRg1[0] => Mux38.IN4
ReadRg1[0] => Mux39.IN4
ReadRg1[0] => Mux40.IN4
ReadRg1[0] => Mux41.IN4
ReadRg1[0] => Mux42.IN4
ReadRg1[0] => Mux43.IN4
ReadRg1[0] => Mux44.IN4
ReadRg1[0] => Mux45.IN4
ReadRg1[0] => Mux46.IN4
ReadRg1[0] => Mux47.IN4
ReadRg1[0] => Mux48.IN4
ReadRg1[0] => Mux49.IN4
ReadRg1[0] => Mux50.IN4
ReadRg1[0] => Mux51.IN4
ReadRg1[0] => Mux52.IN4
ReadRg1[0] => Mux53.IN4
ReadRg1[0] => Mux54.IN4
ReadRg1[0] => Mux55.IN4
ReadRg1[0] => Mux56.IN4
ReadRg1[0] => Mux57.IN4
ReadRg1[0] => Mux58.IN4
ReadRg1[0] => Mux59.IN4
ReadRg1[0] => Mux60.IN4
ReadRg1[0] => Mux61.IN4
ReadRg1[0] => Mux62.IN4
ReadRg1[0] => Mux63.IN4
ReadRg1[1] => Mux32.IN3
ReadRg1[1] => Mux33.IN3
ReadRg1[1] => Mux34.IN3
ReadRg1[1] => Mux35.IN3
ReadRg1[1] => Mux36.IN3
ReadRg1[1] => Mux37.IN3
ReadRg1[1] => Mux38.IN3
ReadRg1[1] => Mux39.IN3
ReadRg1[1] => Mux40.IN3
ReadRg1[1] => Mux41.IN3
ReadRg1[1] => Mux42.IN3
ReadRg1[1] => Mux43.IN3
ReadRg1[1] => Mux44.IN3
ReadRg1[1] => Mux45.IN3
ReadRg1[1] => Mux46.IN3
ReadRg1[1] => Mux47.IN3
ReadRg1[1] => Mux48.IN3
ReadRg1[1] => Mux49.IN3
ReadRg1[1] => Mux50.IN3
ReadRg1[1] => Mux51.IN3
ReadRg1[1] => Mux52.IN3
ReadRg1[1] => Mux53.IN3
ReadRg1[1] => Mux54.IN3
ReadRg1[1] => Mux55.IN3
ReadRg1[1] => Mux56.IN3
ReadRg1[1] => Mux57.IN3
ReadRg1[1] => Mux58.IN3
ReadRg1[1] => Mux59.IN3
ReadRg1[1] => Mux60.IN3
ReadRg1[1] => Mux61.IN3
ReadRg1[1] => Mux62.IN3
ReadRg1[1] => Mux63.IN3
ReadRg1[2] => Mux32.IN2
ReadRg1[2] => Mux33.IN2
ReadRg1[2] => Mux34.IN2
ReadRg1[2] => Mux35.IN2
ReadRg1[2] => Mux36.IN2
ReadRg1[2] => Mux37.IN2
ReadRg1[2] => Mux38.IN2
ReadRg1[2] => Mux39.IN2
ReadRg1[2] => Mux40.IN2
ReadRg1[2] => Mux41.IN2
ReadRg1[2] => Mux42.IN2
ReadRg1[2] => Mux43.IN2
ReadRg1[2] => Mux44.IN2
ReadRg1[2] => Mux45.IN2
ReadRg1[2] => Mux46.IN2
ReadRg1[2] => Mux47.IN2
ReadRg1[2] => Mux48.IN2
ReadRg1[2] => Mux49.IN2
ReadRg1[2] => Mux50.IN2
ReadRg1[2] => Mux51.IN2
ReadRg1[2] => Mux52.IN2
ReadRg1[2] => Mux53.IN2
ReadRg1[2] => Mux54.IN2
ReadRg1[2] => Mux55.IN2
ReadRg1[2] => Mux56.IN2
ReadRg1[2] => Mux57.IN2
ReadRg1[2] => Mux58.IN2
ReadRg1[2] => Mux59.IN2
ReadRg1[2] => Mux60.IN2
ReadRg1[2] => Mux61.IN2
ReadRg1[2] => Mux62.IN2
ReadRg1[2] => Mux63.IN2
ReadRg1[3] => Mux32.IN1
ReadRg1[3] => Mux33.IN1
ReadRg1[3] => Mux34.IN1
ReadRg1[3] => Mux35.IN1
ReadRg1[3] => Mux36.IN1
ReadRg1[3] => Mux37.IN1
ReadRg1[3] => Mux38.IN1
ReadRg1[3] => Mux39.IN1
ReadRg1[3] => Mux40.IN1
ReadRg1[3] => Mux41.IN1
ReadRg1[3] => Mux42.IN1
ReadRg1[3] => Mux43.IN1
ReadRg1[3] => Mux44.IN1
ReadRg1[3] => Mux45.IN1
ReadRg1[3] => Mux46.IN1
ReadRg1[3] => Mux47.IN1
ReadRg1[3] => Mux48.IN1
ReadRg1[3] => Mux49.IN1
ReadRg1[3] => Mux50.IN1
ReadRg1[3] => Mux51.IN1
ReadRg1[3] => Mux52.IN1
ReadRg1[3] => Mux53.IN1
ReadRg1[3] => Mux54.IN1
ReadRg1[3] => Mux55.IN1
ReadRg1[3] => Mux56.IN1
ReadRg1[3] => Mux57.IN1
ReadRg1[3] => Mux58.IN1
ReadRg1[3] => Mux59.IN1
ReadRg1[3] => Mux60.IN1
ReadRg1[3] => Mux61.IN1
ReadRg1[3] => Mux62.IN1
ReadRg1[3] => Mux63.IN1
ReadRg1[4] => Mux32.IN0
ReadRg1[4] => Mux33.IN0
ReadRg1[4] => Mux34.IN0
ReadRg1[4] => Mux35.IN0
ReadRg1[4] => Mux36.IN0
ReadRg1[4] => Mux37.IN0
ReadRg1[4] => Mux38.IN0
ReadRg1[4] => Mux39.IN0
ReadRg1[4] => Mux40.IN0
ReadRg1[4] => Mux41.IN0
ReadRg1[4] => Mux42.IN0
ReadRg1[4] => Mux43.IN0
ReadRg1[4] => Mux44.IN0
ReadRg1[4] => Mux45.IN0
ReadRg1[4] => Mux46.IN0
ReadRg1[4] => Mux47.IN0
ReadRg1[4] => Mux48.IN0
ReadRg1[4] => Mux49.IN0
ReadRg1[4] => Mux50.IN0
ReadRg1[4] => Mux51.IN0
ReadRg1[4] => Mux52.IN0
ReadRg1[4] => Mux53.IN0
ReadRg1[4] => Mux54.IN0
ReadRg1[4] => Mux55.IN0
ReadRg1[4] => Mux56.IN0
ReadRg1[4] => Mux57.IN0
ReadRg1[4] => Mux58.IN0
ReadRg1[4] => Mux59.IN0
ReadRg1[4] => Mux60.IN0
ReadRg1[4] => Mux61.IN0
ReadRg1[4] => Mux62.IN0
ReadRg1[4] => Mux63.IN0
ReadRg2[0] => Mux64.IN4
ReadRg2[0] => Mux65.IN4
ReadRg2[0] => Mux66.IN4
ReadRg2[0] => Mux67.IN4
ReadRg2[0] => Mux68.IN4
ReadRg2[0] => Mux69.IN4
ReadRg2[0] => Mux70.IN4
ReadRg2[0] => Mux71.IN4
ReadRg2[0] => Mux72.IN4
ReadRg2[0] => Mux73.IN4
ReadRg2[0] => Mux74.IN4
ReadRg2[0] => Mux75.IN4
ReadRg2[0] => Mux76.IN4
ReadRg2[0] => Mux77.IN4
ReadRg2[0] => Mux78.IN4
ReadRg2[0] => Mux79.IN4
ReadRg2[0] => Mux80.IN4
ReadRg2[0] => Mux81.IN4
ReadRg2[0] => Mux82.IN4
ReadRg2[0] => Mux83.IN4
ReadRg2[0] => Mux84.IN4
ReadRg2[0] => Mux85.IN4
ReadRg2[0] => Mux86.IN4
ReadRg2[0] => Mux87.IN4
ReadRg2[0] => Mux88.IN4
ReadRg2[0] => Mux89.IN4
ReadRg2[0] => Mux90.IN4
ReadRg2[0] => Mux91.IN4
ReadRg2[0] => Mux92.IN4
ReadRg2[0] => Mux93.IN4
ReadRg2[0] => Mux94.IN4
ReadRg2[0] => Mux95.IN4
ReadRg2[1] => Mux64.IN3
ReadRg2[1] => Mux65.IN3
ReadRg2[1] => Mux66.IN3
ReadRg2[1] => Mux67.IN3
ReadRg2[1] => Mux68.IN3
ReadRg2[1] => Mux69.IN3
ReadRg2[1] => Mux70.IN3
ReadRg2[1] => Mux71.IN3
ReadRg2[1] => Mux72.IN3
ReadRg2[1] => Mux73.IN3
ReadRg2[1] => Mux74.IN3
ReadRg2[1] => Mux75.IN3
ReadRg2[1] => Mux76.IN3
ReadRg2[1] => Mux77.IN3
ReadRg2[1] => Mux78.IN3
ReadRg2[1] => Mux79.IN3
ReadRg2[1] => Mux80.IN3
ReadRg2[1] => Mux81.IN3
ReadRg2[1] => Mux82.IN3
ReadRg2[1] => Mux83.IN3
ReadRg2[1] => Mux84.IN3
ReadRg2[1] => Mux85.IN3
ReadRg2[1] => Mux86.IN3
ReadRg2[1] => Mux87.IN3
ReadRg2[1] => Mux88.IN3
ReadRg2[1] => Mux89.IN3
ReadRg2[1] => Mux90.IN3
ReadRg2[1] => Mux91.IN3
ReadRg2[1] => Mux92.IN3
ReadRg2[1] => Mux93.IN3
ReadRg2[1] => Mux94.IN3
ReadRg2[1] => Mux95.IN3
ReadRg2[2] => Mux64.IN2
ReadRg2[2] => Mux65.IN2
ReadRg2[2] => Mux66.IN2
ReadRg2[2] => Mux67.IN2
ReadRg2[2] => Mux68.IN2
ReadRg2[2] => Mux69.IN2
ReadRg2[2] => Mux70.IN2
ReadRg2[2] => Mux71.IN2
ReadRg2[2] => Mux72.IN2
ReadRg2[2] => Mux73.IN2
ReadRg2[2] => Mux74.IN2
ReadRg2[2] => Mux75.IN2
ReadRg2[2] => Mux76.IN2
ReadRg2[2] => Mux77.IN2
ReadRg2[2] => Mux78.IN2
ReadRg2[2] => Mux79.IN2
ReadRg2[2] => Mux80.IN2
ReadRg2[2] => Mux81.IN2
ReadRg2[2] => Mux82.IN2
ReadRg2[2] => Mux83.IN2
ReadRg2[2] => Mux84.IN2
ReadRg2[2] => Mux85.IN2
ReadRg2[2] => Mux86.IN2
ReadRg2[2] => Mux87.IN2
ReadRg2[2] => Mux88.IN2
ReadRg2[2] => Mux89.IN2
ReadRg2[2] => Mux90.IN2
ReadRg2[2] => Mux91.IN2
ReadRg2[2] => Mux92.IN2
ReadRg2[2] => Mux93.IN2
ReadRg2[2] => Mux94.IN2
ReadRg2[2] => Mux95.IN2
ReadRg2[3] => Mux64.IN1
ReadRg2[3] => Mux65.IN1
ReadRg2[3] => Mux66.IN1
ReadRg2[3] => Mux67.IN1
ReadRg2[3] => Mux68.IN1
ReadRg2[3] => Mux69.IN1
ReadRg2[3] => Mux70.IN1
ReadRg2[3] => Mux71.IN1
ReadRg2[3] => Mux72.IN1
ReadRg2[3] => Mux73.IN1
ReadRg2[3] => Mux74.IN1
ReadRg2[3] => Mux75.IN1
ReadRg2[3] => Mux76.IN1
ReadRg2[3] => Mux77.IN1
ReadRg2[3] => Mux78.IN1
ReadRg2[3] => Mux79.IN1
ReadRg2[3] => Mux80.IN1
ReadRg2[3] => Mux81.IN1
ReadRg2[3] => Mux82.IN1
ReadRg2[3] => Mux83.IN1
ReadRg2[3] => Mux84.IN1
ReadRg2[3] => Mux85.IN1
ReadRg2[3] => Mux86.IN1
ReadRg2[3] => Mux87.IN1
ReadRg2[3] => Mux88.IN1
ReadRg2[3] => Mux89.IN1
ReadRg2[3] => Mux90.IN1
ReadRg2[3] => Mux91.IN1
ReadRg2[3] => Mux92.IN1
ReadRg2[3] => Mux93.IN1
ReadRg2[3] => Mux94.IN1
ReadRg2[3] => Mux95.IN1
ReadRg2[4] => Mux64.IN0
ReadRg2[4] => Mux65.IN0
ReadRg2[4] => Mux66.IN0
ReadRg2[4] => Mux67.IN0
ReadRg2[4] => Mux68.IN0
ReadRg2[4] => Mux69.IN0
ReadRg2[4] => Mux70.IN0
ReadRg2[4] => Mux71.IN0
ReadRg2[4] => Mux72.IN0
ReadRg2[4] => Mux73.IN0
ReadRg2[4] => Mux74.IN0
ReadRg2[4] => Mux75.IN0
ReadRg2[4] => Mux76.IN0
ReadRg2[4] => Mux77.IN0
ReadRg2[4] => Mux78.IN0
ReadRg2[4] => Mux79.IN0
ReadRg2[4] => Mux80.IN0
ReadRg2[4] => Mux81.IN0
ReadRg2[4] => Mux82.IN0
ReadRg2[4] => Mux83.IN0
ReadRg2[4] => Mux84.IN0
ReadRg2[4] => Mux85.IN0
ReadRg2[4] => Mux86.IN0
ReadRg2[4] => Mux87.IN0
ReadRg2[4] => Mux88.IN0
ReadRg2[4] => Mux89.IN0
ReadRg2[4] => Mux90.IN0
ReadRg2[4] => Mux91.IN0
ReadRg2[4] => Mux92.IN0
ReadRg2[4] => Mux93.IN0
ReadRg2[4] => Mux94.IN0
ReadRg2[4] => Mux95.IN0
WriteRg[0] => Mux0.IN4
WriteRg[0] => Mux1.IN4
WriteRg[0] => Mux2.IN4
WriteRg[0] => Mux3.IN4
WriteRg[0] => Mux4.IN4
WriteRg[0] => Mux5.IN4
WriteRg[0] => Mux6.IN4
WriteRg[0] => Mux7.IN4
WriteRg[0] => Mux8.IN4
WriteRg[0] => Mux9.IN4
WriteRg[0] => Mux10.IN4
WriteRg[0] => Mux11.IN4
WriteRg[0] => Mux12.IN4
WriteRg[0] => Mux13.IN4
WriteRg[0] => Mux14.IN4
WriteRg[0] => Mux15.IN4
WriteRg[0] => Mux16.IN4
WriteRg[0] => Mux17.IN4
WriteRg[0] => Mux18.IN4
WriteRg[0] => Mux19.IN4
WriteRg[0] => Mux20.IN4
WriteRg[0] => Mux21.IN4
WriteRg[0] => Mux22.IN4
WriteRg[0] => Mux23.IN4
WriteRg[0] => Mux24.IN4
WriteRg[0] => Mux25.IN4
WriteRg[0] => Mux26.IN4
WriteRg[0] => Mux27.IN4
WriteRg[0] => Mux28.IN4
WriteRg[0] => Mux29.IN4
WriteRg[0] => Mux30.IN4
WriteRg[0] => Mux31.IN4
WriteRg[0] => Decoder0.IN4
WriteRg[0] => Equal0.IN31
WriteRg[1] => Mux0.IN3
WriteRg[1] => Mux1.IN3
WriteRg[1] => Mux2.IN3
WriteRg[1] => Mux3.IN3
WriteRg[1] => Mux4.IN3
WriteRg[1] => Mux5.IN3
WriteRg[1] => Mux6.IN3
WriteRg[1] => Mux7.IN3
WriteRg[1] => Mux8.IN3
WriteRg[1] => Mux9.IN3
WriteRg[1] => Mux10.IN3
WriteRg[1] => Mux11.IN3
WriteRg[1] => Mux12.IN3
WriteRg[1] => Mux13.IN3
WriteRg[1] => Mux14.IN3
WriteRg[1] => Mux15.IN3
WriteRg[1] => Mux16.IN3
WriteRg[1] => Mux17.IN3
WriteRg[1] => Mux18.IN3
WriteRg[1] => Mux19.IN3
WriteRg[1] => Mux20.IN3
WriteRg[1] => Mux21.IN3
WriteRg[1] => Mux22.IN3
WriteRg[1] => Mux23.IN3
WriteRg[1] => Mux24.IN3
WriteRg[1] => Mux25.IN3
WriteRg[1] => Mux26.IN3
WriteRg[1] => Mux27.IN3
WriteRg[1] => Mux28.IN3
WriteRg[1] => Mux29.IN3
WriteRg[1] => Mux30.IN3
WriteRg[1] => Mux31.IN3
WriteRg[1] => Decoder0.IN3
WriteRg[1] => Equal0.IN30
WriteRg[2] => Mux0.IN2
WriteRg[2] => Mux1.IN2
WriteRg[2] => Mux2.IN2
WriteRg[2] => Mux3.IN2
WriteRg[2] => Mux4.IN2
WriteRg[2] => Mux5.IN2
WriteRg[2] => Mux6.IN2
WriteRg[2] => Mux7.IN2
WriteRg[2] => Mux8.IN2
WriteRg[2] => Mux9.IN2
WriteRg[2] => Mux10.IN2
WriteRg[2] => Mux11.IN2
WriteRg[2] => Mux12.IN2
WriteRg[2] => Mux13.IN2
WriteRg[2] => Mux14.IN2
WriteRg[2] => Mux15.IN2
WriteRg[2] => Mux16.IN2
WriteRg[2] => Mux17.IN2
WriteRg[2] => Mux18.IN2
WriteRg[2] => Mux19.IN2
WriteRg[2] => Mux20.IN2
WriteRg[2] => Mux21.IN2
WriteRg[2] => Mux22.IN2
WriteRg[2] => Mux23.IN2
WriteRg[2] => Mux24.IN2
WriteRg[2] => Mux25.IN2
WriteRg[2] => Mux26.IN2
WriteRg[2] => Mux27.IN2
WriteRg[2] => Mux28.IN2
WriteRg[2] => Mux29.IN2
WriteRg[2] => Mux30.IN2
WriteRg[2] => Mux31.IN2
WriteRg[2] => Decoder0.IN2
WriteRg[2] => Equal0.IN29
WriteRg[3] => Mux0.IN1
WriteRg[3] => Mux1.IN1
WriteRg[3] => Mux2.IN1
WriteRg[3] => Mux3.IN1
WriteRg[3] => Mux4.IN1
WriteRg[3] => Mux5.IN1
WriteRg[3] => Mux6.IN1
WriteRg[3] => Mux7.IN1
WriteRg[3] => Mux8.IN1
WriteRg[3] => Mux9.IN1
WriteRg[3] => Mux10.IN1
WriteRg[3] => Mux11.IN1
WriteRg[3] => Mux12.IN1
WriteRg[3] => Mux13.IN1
WriteRg[3] => Mux14.IN1
WriteRg[3] => Mux15.IN1
WriteRg[3] => Mux16.IN1
WriteRg[3] => Mux17.IN1
WriteRg[3] => Mux18.IN1
WriteRg[3] => Mux19.IN1
WriteRg[3] => Mux20.IN1
WriteRg[3] => Mux21.IN1
WriteRg[3] => Mux22.IN1
WriteRg[3] => Mux23.IN1
WriteRg[3] => Mux24.IN1
WriteRg[3] => Mux25.IN1
WriteRg[3] => Mux26.IN1
WriteRg[3] => Mux27.IN1
WriteRg[3] => Mux28.IN1
WriteRg[3] => Mux29.IN1
WriteRg[3] => Mux30.IN1
WriteRg[3] => Mux31.IN1
WriteRg[3] => Decoder0.IN1
WriteRg[3] => Equal0.IN28
WriteRg[4] => Mux0.IN0
WriteRg[4] => Mux1.IN0
WriteRg[4] => Mux2.IN0
WriteRg[4] => Mux3.IN0
WriteRg[4] => Mux4.IN0
WriteRg[4] => Mux5.IN0
WriteRg[4] => Mux6.IN0
WriteRg[4] => Mux7.IN0
WriteRg[4] => Mux8.IN0
WriteRg[4] => Mux9.IN0
WriteRg[4] => Mux10.IN0
WriteRg[4] => Mux11.IN0
WriteRg[4] => Mux12.IN0
WriteRg[4] => Mux13.IN0
WriteRg[4] => Mux14.IN0
WriteRg[4] => Mux15.IN0
WriteRg[4] => Mux16.IN0
WriteRg[4] => Mux17.IN0
WriteRg[4] => Mux18.IN0
WriteRg[4] => Mux19.IN0
WriteRg[4] => Mux20.IN0
WriteRg[4] => Mux21.IN0
WriteRg[4] => Mux22.IN0
WriteRg[4] => Mux23.IN0
WriteRg[4] => Mux24.IN0
WriteRg[4] => Mux25.IN0
WriteRg[4] => Mux26.IN0
WriteRg[4] => Mux27.IN0
WriteRg[4] => Mux28.IN0
WriteRg[4] => Mux29.IN0
WriteRg[4] => Mux30.IN0
WriteRg[4] => Mux31.IN0
WriteRg[4] => Decoder0.IN0
WriteRg[4] => Equal0.IN27
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
RegWrite => registers.OUTPUTSELECT
WriteData[0] => registers.DATAB
WriteData[1] => registers.DATAB
WriteData[2] => registers.DATAB
WriteData[3] => registers.DATAB
WriteData[4] => registers.DATAB
WriteData[5] => registers.DATAB
WriteData[6] => registers.DATAB
WriteData[7] => registers.DATAB
WriteData[8] => registers.DATAB
WriteData[9] => registers.DATAB
WriteData[10] => registers.DATAB
WriteData[11] => registers.DATAB
WriteData[12] => registers.DATAB
WriteData[13] => registers.DATAB
WriteData[14] => registers.DATAB
WriteData[15] => registers.DATAB
WriteData[16] => registers.DATAB
WriteData[17] => registers.DATAB
WriteData[18] => registers.DATAB
WriteData[19] => registers.DATAB
WriteData[20] => registers.DATAB
WriteData[21] => registers.DATAB
WriteData[22] => registers.DATAB
WriteData[23] => registers.DATAB
WriteData[24] => registers.DATAB
WriteData[25] => registers.DATAB
WriteData[26] => registers.DATAB
WriteData[27] => registers.DATAB
WriteData[28] => registers.DATAB
WriteData[29] => registers.DATAB
WriteData[30] => registers.DATAB
WriteData[31] => registers.DATAB
ReadData1[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|Processor|ID_Block:idblock|Extender:ext
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
SignExt => Out.OUTPUTSELECT
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out.DATAB
In[15] => Out[15].DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Processor|ID_Block:idblock|ID_EX_Stage:IdEx
Clock => EX_Instruction[0]~reg0.CLK
Clock => EX_Instruction[1]~reg0.CLK
Clock => EX_Instruction[2]~reg0.CLK
Clock => EX_Instruction[3]~reg0.CLK
Clock => EX_Instruction[4]~reg0.CLK
Clock => EX_Instruction[5]~reg0.CLK
Clock => EX_Instruction[6]~reg0.CLK
Clock => EX_Instruction[7]~reg0.CLK
Clock => EX_Instruction[8]~reg0.CLK
Clock => EX_Instruction[9]~reg0.CLK
Clock => EX_Instruction[10]~reg0.CLK
Clock => EX_Instruction[11]~reg0.CLK
Clock => EX_Instruction[12]~reg0.CLK
Clock => EX_Instruction[13]~reg0.CLK
Clock => EX_Instruction[14]~reg0.CLK
Clock => EX_Instruction[15]~reg0.CLK
Clock => EX_Instruction[16]~reg0.CLK
Clock => EX_Instruction[17]~reg0.CLK
Clock => EX_Instruction[18]~reg0.CLK
Clock => EX_Instruction[19]~reg0.CLK
Clock => EX_Instruction[20]~reg0.CLK
Clock => EX_Instruction[21]~reg0.CLK
Clock => EX_Instruction[22]~reg0.CLK
Clock => EX_Instruction[23]~reg0.CLK
Clock => EX_Instruction[24]~reg0.CLK
Clock => EX_Instruction[25]~reg0.CLK
Clock => EX_Instruction[26]~reg0.CLK
Clock => EX_Instruction[27]~reg0.CLK
Clock => EX_Instruction[28]~reg0.CLK
Clock => EX_Instruction[29]~reg0.CLK
Clock => EX_Instruction[30]~reg0.CLK
Clock => EX_Instruction[31]~reg0.CLK
Clock => EX_NoDest~reg0.CLK
Clock => EX_RegDst~reg0.CLK
Clock => EX_ALUCtrl[0]~reg0.CLK
Clock => EX_ALUCtrl[1]~reg0.CLK
Clock => EX_ALUCtrl[2]~reg0.CLK
Clock => EX_ALUSrc~reg0.CLK
Clock => EX_MemWrite~reg0.CLK
Clock => EX_MemRead~reg0.CLK
Clock => EX_MemtoReg~reg0.CLK
Clock => EX_RegWrite~reg0.CLK
Clock => EX_RdReg[0]~reg0.CLK
Clock => EX_RdReg[1]~reg0.CLK
Clock => EX_RdReg[2]~reg0.CLK
Clock => EX_RdReg[3]~reg0.CLK
Clock => EX_RdReg[4]~reg0.CLK
Clock => EX_RtReg[0]~reg0.CLK
Clock => EX_RtReg[1]~reg0.CLK
Clock => EX_RtReg[2]~reg0.CLK
Clock => EX_RtReg[3]~reg0.CLK
Clock => EX_RtReg[4]~reg0.CLK
Clock => EX_RsReg[0]~reg0.CLK
Clock => EX_RsReg[1]~reg0.CLK
Clock => EX_RsReg[2]~reg0.CLK
Clock => EX_RsReg[3]~reg0.CLK
Clock => EX_RsReg[4]~reg0.CLK
Clock => EX_Immediate[0]~reg0.CLK
Clock => EX_Immediate[1]~reg0.CLK
Clock => EX_Immediate[2]~reg0.CLK
Clock => EX_Immediate[3]~reg0.CLK
Clock => EX_Immediate[4]~reg0.CLK
Clock => EX_Immediate[5]~reg0.CLK
Clock => EX_Immediate[6]~reg0.CLK
Clock => EX_Immediate[7]~reg0.CLK
Clock => EX_Immediate[8]~reg0.CLK
Clock => EX_Immediate[9]~reg0.CLK
Clock => EX_Immediate[10]~reg0.CLK
Clock => EX_Immediate[11]~reg0.CLK
Clock => EX_Immediate[12]~reg0.CLK
Clock => EX_Immediate[13]~reg0.CLK
Clock => EX_Immediate[14]~reg0.CLK
Clock => EX_Immediate[15]~reg0.CLK
Clock => EX_Immediate[16]~reg0.CLK
Clock => EX_Immediate[17]~reg0.CLK
Clock => EX_Immediate[18]~reg0.CLK
Clock => EX_Immediate[19]~reg0.CLK
Clock => EX_Immediate[20]~reg0.CLK
Clock => EX_Immediate[21]~reg0.CLK
Clock => EX_Immediate[22]~reg0.CLK
Clock => EX_Immediate[23]~reg0.CLK
Clock => EX_Immediate[24]~reg0.CLK
Clock => EX_Immediate[25]~reg0.CLK
Clock => EX_Immediate[26]~reg0.CLK
Clock => EX_Immediate[27]~reg0.CLK
Clock => EX_Immediate[28]~reg0.CLK
Clock => EX_Immediate[29]~reg0.CLK
Clock => EX_Immediate[30]~reg0.CLK
Clock => EX_Immediate[31]~reg0.CLK
Clock => EX_RtData[0]~reg0.CLK
Clock => EX_RtData[1]~reg0.CLK
Clock => EX_RtData[2]~reg0.CLK
Clock => EX_RtData[3]~reg0.CLK
Clock => EX_RtData[4]~reg0.CLK
Clock => EX_RtData[5]~reg0.CLK
Clock => EX_RtData[6]~reg0.CLK
Clock => EX_RtData[7]~reg0.CLK
Clock => EX_RtData[8]~reg0.CLK
Clock => EX_RtData[9]~reg0.CLK
Clock => EX_RtData[10]~reg0.CLK
Clock => EX_RtData[11]~reg0.CLK
Clock => EX_RtData[12]~reg0.CLK
Clock => EX_RtData[13]~reg0.CLK
Clock => EX_RtData[14]~reg0.CLK
Clock => EX_RtData[15]~reg0.CLK
Clock => EX_RtData[16]~reg0.CLK
Clock => EX_RtData[17]~reg0.CLK
Clock => EX_RtData[18]~reg0.CLK
Clock => EX_RtData[19]~reg0.CLK
Clock => EX_RtData[20]~reg0.CLK
Clock => EX_RtData[21]~reg0.CLK
Clock => EX_RtData[22]~reg0.CLK
Clock => EX_RtData[23]~reg0.CLK
Clock => EX_RtData[24]~reg0.CLK
Clock => EX_RtData[25]~reg0.CLK
Clock => EX_RtData[26]~reg0.CLK
Clock => EX_RtData[27]~reg0.CLK
Clock => EX_RtData[28]~reg0.CLK
Clock => EX_RtData[29]~reg0.CLK
Clock => EX_RtData[30]~reg0.CLK
Clock => EX_RtData[31]~reg0.CLK
Clock => EX_RsData[0]~reg0.CLK
Clock => EX_RsData[1]~reg0.CLK
Clock => EX_RsData[2]~reg0.CLK
Clock => EX_RsData[3]~reg0.CLK
Clock => EX_RsData[4]~reg0.CLK
Clock => EX_RsData[5]~reg0.CLK
Clock => EX_RsData[6]~reg0.CLK
Clock => EX_RsData[7]~reg0.CLK
Clock => EX_RsData[8]~reg0.CLK
Clock => EX_RsData[9]~reg0.CLK
Clock => EX_RsData[10]~reg0.CLK
Clock => EX_RsData[11]~reg0.CLK
Clock => EX_RsData[12]~reg0.CLK
Clock => EX_RsData[13]~reg0.CLK
Clock => EX_RsData[14]~reg0.CLK
Clock => EX_RsData[15]~reg0.CLK
Clock => EX_RsData[16]~reg0.CLK
Clock => EX_RsData[17]~reg0.CLK
Clock => EX_RsData[18]~reg0.CLK
Clock => EX_RsData[19]~reg0.CLK
Clock => EX_RsData[20]~reg0.CLK
Clock => EX_RsData[21]~reg0.CLK
Clock => EX_RsData[22]~reg0.CLK
Clock => EX_RsData[23]~reg0.CLK
Clock => EX_RsData[24]~reg0.CLK
Clock => EX_RsData[25]~reg0.CLK
Clock => EX_RsData[26]~reg0.CLK
Clock => EX_RsData[27]~reg0.CLK
Clock => EX_RsData[28]~reg0.CLK
Clock => EX_RsData[29]~reg0.CLK
Clock => EX_RsData[30]~reg0.CLK
Clock => EX_RsData[31]~reg0.CLK
Clock => EX_PCplus4[0]~reg0.CLK
Clock => EX_PCplus4[1]~reg0.CLK
Clock => EX_PCplus4[2]~reg0.CLK
Clock => EX_PCplus4[3]~reg0.CLK
Clock => EX_PCplus4[4]~reg0.CLK
Clock => EX_PCplus4[5]~reg0.CLK
Clock => EX_PCplus4[6]~reg0.CLK
Clock => EX_PCplus4[7]~reg0.CLK
Clock => EX_PCplus4[8]~reg0.CLK
Clock => EX_PCplus4[9]~reg0.CLK
Clock => EX_PCplus4[10]~reg0.CLK
Clock => EX_PCplus4[11]~reg0.CLK
Clock => EX_PCplus4[12]~reg0.CLK
Clock => EX_PCplus4[13]~reg0.CLK
Clock => EX_PCplus4[14]~reg0.CLK
Clock => EX_PCplus4[15]~reg0.CLK
Clock => EX_PCplus4[16]~reg0.CLK
Clock => EX_PCplus4[17]~reg0.CLK
Clock => EX_PCplus4[18]~reg0.CLK
Clock => EX_PCplus4[19]~reg0.CLK
Clock => EX_PCplus4[20]~reg0.CLK
Clock => EX_PCplus4[21]~reg0.CLK
Clock => EX_PCplus4[22]~reg0.CLK
Clock => EX_PCplus4[23]~reg0.CLK
Clock => EX_PCplus4[24]~reg0.CLK
Clock => EX_PCplus4[25]~reg0.CLK
Clock => EX_PCplus4[26]~reg0.CLK
Clock => EX_PCplus4[27]~reg0.CLK
Clock => EX_PCplus4[28]~reg0.CLK
Clock => EX_PCplus4[29]~reg0.CLK
Clock => EX_PCplus4[30]~reg0.CLK
Clock => EX_PCplus4[31]~reg0.CLK
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_PCplus4.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RsData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_RtData.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_Immediate.OUTPUTSELECT
Reset => EX_RsReg.OUTPUTSELECT
Reset => EX_RsReg.OUTPUTSELECT
Reset => EX_RsReg.OUTPUTSELECT
Reset => EX_RsReg.OUTPUTSELECT
Reset => EX_RsReg.OUTPUTSELECT
Reset => EX_RtReg.OUTPUTSELECT
Reset => EX_RtReg.OUTPUTSELECT
Reset => EX_RtReg.OUTPUTSELECT
Reset => EX_RtReg.OUTPUTSELECT
Reset => EX_RtReg.OUTPUTSELECT
Reset => EX_RdReg.OUTPUTSELECT
Reset => EX_RdReg.OUTPUTSELECT
Reset => EX_RdReg.OUTPUTSELECT
Reset => EX_RdReg.OUTPUTSELECT
Reset => EX_RdReg.OUTPUTSELECT
Reset => EX_RegWrite.OUTPUTSELECT
Reset => EX_MemtoReg.OUTPUTSELECT
Reset => EX_MemRead.OUTPUTSELECT
Reset => EX_MemWrite.OUTPUTSELECT
Reset => EX_ALUSrc.OUTPUTSELECT
Reset => EX_ALUCtrl.OUTPUTSELECT
Reset => EX_ALUCtrl.OUTPUTSELECT
Reset => EX_ALUCtrl.OUTPUTSELECT
Reset => EX_RegDst.OUTPUTSELECT
Reset => EX_NoDest.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
Reset => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_RegWrite.OUTPUTSELECT
IDEXWrite => EX_MemtoReg.OUTPUTSELECT
IDEXWrite => EX_MemRead.OUTPUTSELECT
IDEXWrite => EX_MemWrite.OUTPUTSELECT
IDEXWrite => EX_ALUSrc.OUTPUTSELECT
IDEXWrite => EX_RegDst.OUTPUTSELECT
IDEXWrite => EX_NoDest.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_PCplus4.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RsData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_RtData.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_Immediate.OUTPUTSELECT
IDEXWrite => EX_RsReg.OUTPUTSELECT
IDEXWrite => EX_RsReg.OUTPUTSELECT
IDEXWrite => EX_RsReg.OUTPUTSELECT
IDEXWrite => EX_RsReg.OUTPUTSELECT
IDEXWrite => EX_RsReg.OUTPUTSELECT
IDEXWrite => EX_RtReg.OUTPUTSELECT
IDEXWrite => EX_RtReg.OUTPUTSELECT
IDEXWrite => EX_RtReg.OUTPUTSELECT
IDEXWrite => EX_RtReg.OUTPUTSELECT
IDEXWrite => EX_RtReg.OUTPUTSELECT
IDEXWrite => EX_RdReg.OUTPUTSELECT
IDEXWrite => EX_RdReg.OUTPUTSELECT
IDEXWrite => EX_RdReg.OUTPUTSELECT
IDEXWrite => EX_RdReg.OUTPUTSELECT
IDEXWrite => EX_RdReg.OUTPUTSELECT
IDEXWrite => EX_ALUCtrl.OUTPUTSELECT
IDEXWrite => EX_ALUCtrl.OUTPUTSELECT
IDEXWrite => EX_ALUCtrl.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
IDEXWrite => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_PCplus4.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RsData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_RtData.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_Immediate.OUTPUTSELECT
ID_Flush => EX_RsReg.OUTPUTSELECT
ID_Flush => EX_RsReg.OUTPUTSELECT
ID_Flush => EX_RsReg.OUTPUTSELECT
ID_Flush => EX_RsReg.OUTPUTSELECT
ID_Flush => EX_RsReg.OUTPUTSELECT
ID_Flush => EX_RtReg.OUTPUTSELECT
ID_Flush => EX_RtReg.OUTPUTSELECT
ID_Flush => EX_RtReg.OUTPUTSELECT
ID_Flush => EX_RtReg.OUTPUTSELECT
ID_Flush => EX_RtReg.OUTPUTSELECT
ID_Flush => EX_RdReg.OUTPUTSELECT
ID_Flush => EX_RdReg.OUTPUTSELECT
ID_Flush => EX_RdReg.OUTPUTSELECT
ID_Flush => EX_RdReg.OUTPUTSELECT
ID_Flush => EX_RdReg.OUTPUTSELECT
ID_Flush => EX_RegWrite.OUTPUTSELECT
ID_Flush => EX_MemtoReg.OUTPUTSELECT
ID_Flush => EX_MemRead.OUTPUTSELECT
ID_Flush => EX_MemWrite.OUTPUTSELECT
ID_Flush => EX_ALUSrc.OUTPUTSELECT
ID_Flush => EX_ALUCtrl.OUTPUTSELECT
ID_Flush => EX_ALUCtrl.OUTPUTSELECT
ID_Flush => EX_ALUCtrl.OUTPUTSELECT
ID_Flush => EX_RegDst.OUTPUTSELECT
ID_Flush => EX_NoDest.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_Flush => EX_Instruction.OUTPUTSELECT
ID_RegWrite => EX_RegWrite.DATAA
ID_MemtoReg => EX_MemtoReg.DATAA
ID_MemRead => EX_MemRead.DATAA
ID_MemWrite => EX_MemWrite.DATAA
ID_ALUSrc => EX_ALUSrc.DATAA
ID_ALUCtrl[0] => EX_ALUCtrl.DATAA
ID_ALUCtrl[1] => EX_ALUCtrl.DATAA
ID_ALUCtrl[2] => EX_ALUCtrl.DATAA
ID_RegDst => EX_RegDst.DATAA
ID_NoDest => EX_NoDest.DATAA
ID_PCplus4[0] => EX_PCplus4.DATAA
ID_PCplus4[1] => EX_PCplus4.DATAA
ID_PCplus4[2] => EX_PCplus4.DATAA
ID_PCplus4[3] => EX_PCplus4.DATAA
ID_PCplus4[4] => EX_PCplus4.DATAA
ID_PCplus4[5] => EX_PCplus4.DATAA
ID_PCplus4[6] => EX_PCplus4.DATAA
ID_PCplus4[7] => EX_PCplus4.DATAA
ID_PCplus4[8] => EX_PCplus4.DATAA
ID_PCplus4[9] => EX_PCplus4.DATAA
ID_PCplus4[10] => EX_PCplus4.DATAA
ID_PCplus4[11] => EX_PCplus4.DATAA
ID_PCplus4[12] => EX_PCplus4.DATAA
ID_PCplus4[13] => EX_PCplus4.DATAA
ID_PCplus4[14] => EX_PCplus4.DATAA
ID_PCplus4[15] => EX_PCplus4.DATAA
ID_PCplus4[16] => EX_PCplus4.DATAA
ID_PCplus4[17] => EX_PCplus4.DATAA
ID_PCplus4[18] => EX_PCplus4.DATAA
ID_PCplus4[19] => EX_PCplus4.DATAA
ID_PCplus4[20] => EX_PCplus4.DATAA
ID_PCplus4[21] => EX_PCplus4.DATAA
ID_PCplus4[22] => EX_PCplus4.DATAA
ID_PCplus4[23] => EX_PCplus4.DATAA
ID_PCplus4[24] => EX_PCplus4.DATAA
ID_PCplus4[25] => EX_PCplus4.DATAA
ID_PCplus4[26] => EX_PCplus4.DATAA
ID_PCplus4[27] => EX_PCplus4.DATAA
ID_PCplus4[28] => EX_PCplus4.DATAA
ID_PCplus4[29] => EX_PCplus4.DATAA
ID_PCplus4[30] => EX_PCplus4.DATAA
ID_PCplus4[31] => EX_PCplus4.DATAA
ID_RsData[0] => EX_RsData.DATAA
ID_RsData[1] => EX_RsData.DATAA
ID_RsData[2] => EX_RsData.DATAA
ID_RsData[3] => EX_RsData.DATAA
ID_RsData[4] => EX_RsData.DATAA
ID_RsData[5] => EX_RsData.DATAA
ID_RsData[6] => EX_RsData.DATAA
ID_RsData[7] => EX_RsData.DATAA
ID_RsData[8] => EX_RsData.DATAA
ID_RsData[9] => EX_RsData.DATAA
ID_RsData[10] => EX_RsData.DATAA
ID_RsData[11] => EX_RsData.DATAA
ID_RsData[12] => EX_RsData.DATAA
ID_RsData[13] => EX_RsData.DATAA
ID_RsData[14] => EX_RsData.DATAA
ID_RsData[15] => EX_RsData.DATAA
ID_RsData[16] => EX_RsData.DATAA
ID_RsData[17] => EX_RsData.DATAA
ID_RsData[18] => EX_RsData.DATAA
ID_RsData[19] => EX_RsData.DATAA
ID_RsData[20] => EX_RsData.DATAA
ID_RsData[21] => EX_RsData.DATAA
ID_RsData[22] => EX_RsData.DATAA
ID_RsData[23] => EX_RsData.DATAA
ID_RsData[24] => EX_RsData.DATAA
ID_RsData[25] => EX_RsData.DATAA
ID_RsData[26] => EX_RsData.DATAA
ID_RsData[27] => EX_RsData.DATAA
ID_RsData[28] => EX_RsData.DATAA
ID_RsData[29] => EX_RsData.DATAA
ID_RsData[30] => EX_RsData.DATAA
ID_RsData[31] => EX_RsData.DATAA
ID_RtData[0] => EX_RtData.DATAA
ID_RtData[1] => EX_RtData.DATAA
ID_RtData[2] => EX_RtData.DATAA
ID_RtData[3] => EX_RtData.DATAA
ID_RtData[4] => EX_RtData.DATAA
ID_RtData[5] => EX_RtData.DATAA
ID_RtData[6] => EX_RtData.DATAA
ID_RtData[7] => EX_RtData.DATAA
ID_RtData[8] => EX_RtData.DATAA
ID_RtData[9] => EX_RtData.DATAA
ID_RtData[10] => EX_RtData.DATAA
ID_RtData[11] => EX_RtData.DATAA
ID_RtData[12] => EX_RtData.DATAA
ID_RtData[13] => EX_RtData.DATAA
ID_RtData[14] => EX_RtData.DATAA
ID_RtData[15] => EX_RtData.DATAA
ID_RtData[16] => EX_RtData.DATAA
ID_RtData[17] => EX_RtData.DATAA
ID_RtData[18] => EX_RtData.DATAA
ID_RtData[19] => EX_RtData.DATAA
ID_RtData[20] => EX_RtData.DATAA
ID_RtData[21] => EX_RtData.DATAA
ID_RtData[22] => EX_RtData.DATAA
ID_RtData[23] => EX_RtData.DATAA
ID_RtData[24] => EX_RtData.DATAA
ID_RtData[25] => EX_RtData.DATAA
ID_RtData[26] => EX_RtData.DATAA
ID_RtData[27] => EX_RtData.DATAA
ID_RtData[28] => EX_RtData.DATAA
ID_RtData[29] => EX_RtData.DATAA
ID_RtData[30] => EX_RtData.DATAA
ID_RtData[31] => EX_RtData.DATAA
ID_Immediate[0] => EX_Immediate.DATAA
ID_Immediate[1] => EX_Immediate.DATAA
ID_Immediate[2] => EX_Immediate.DATAA
ID_Immediate[3] => EX_Immediate.DATAA
ID_Immediate[4] => EX_Immediate.DATAA
ID_Immediate[5] => EX_Immediate.DATAA
ID_Immediate[6] => EX_Immediate.DATAA
ID_Immediate[7] => EX_Immediate.DATAA
ID_Immediate[8] => EX_Immediate.DATAA
ID_Immediate[9] => EX_Immediate.DATAA
ID_Immediate[10] => EX_Immediate.DATAA
ID_Immediate[11] => EX_Immediate.DATAA
ID_Immediate[12] => EX_Immediate.DATAA
ID_Immediate[13] => EX_Immediate.DATAA
ID_Immediate[14] => EX_Immediate.DATAA
ID_Immediate[15] => EX_Immediate.DATAA
ID_Immediate[16] => EX_Immediate.DATAA
ID_Immediate[17] => EX_Immediate.DATAA
ID_Immediate[18] => EX_Immediate.DATAA
ID_Immediate[19] => EX_Immediate.DATAA
ID_Immediate[20] => EX_Immediate.DATAA
ID_Immediate[21] => EX_Immediate.DATAA
ID_Immediate[22] => EX_Immediate.DATAA
ID_Immediate[23] => EX_Immediate.DATAA
ID_Immediate[24] => EX_Immediate.DATAA
ID_Immediate[25] => EX_Immediate.DATAA
ID_Immediate[26] => EX_Immediate.DATAA
ID_Immediate[27] => EX_Immediate.DATAA
ID_Immediate[28] => EX_Immediate.DATAA
ID_Immediate[29] => EX_Immediate.DATAA
ID_Immediate[30] => EX_Immediate.DATAA
ID_Immediate[31] => EX_Immediate.DATAA
ID_RsReg[0] => EX_RsReg.DATAA
ID_RsReg[1] => EX_RsReg.DATAA
ID_RsReg[2] => EX_RsReg.DATAA
ID_RsReg[3] => EX_RsReg.DATAA
ID_RsReg[4] => EX_RsReg.DATAA
ID_RtReg[0] => EX_RtReg.DATAA
ID_RtReg[1] => EX_RtReg.DATAA
ID_RtReg[2] => EX_RtReg.DATAA
ID_RtReg[3] => EX_RtReg.DATAA
ID_RtReg[4] => EX_RtReg.DATAA
ID_RdReg[0] => EX_RdReg.DATAA
ID_RdReg[1] => EX_RdReg.DATAA
ID_RdReg[2] => EX_RdReg.DATAA
ID_RdReg[3] => EX_RdReg.DATAA
ID_RdReg[4] => EX_RdReg.DATAA
ID_Instruction[0] => EX_Instruction.DATAA
ID_Instruction[1] => EX_Instruction.DATAA
ID_Instruction[2] => EX_Instruction.DATAA
ID_Instruction[3] => EX_Instruction.DATAA
ID_Instruction[4] => EX_Instruction.DATAA
ID_Instruction[5] => EX_Instruction.DATAA
ID_Instruction[6] => EX_Instruction.DATAA
ID_Instruction[7] => EX_Instruction.DATAA
ID_Instruction[8] => EX_Instruction.DATAA
ID_Instruction[9] => EX_Instruction.DATAA
ID_Instruction[10] => EX_Instruction.DATAA
ID_Instruction[11] => EX_Instruction.DATAA
ID_Instruction[12] => EX_Instruction.DATAA
ID_Instruction[13] => EX_Instruction.DATAA
ID_Instruction[14] => EX_Instruction.DATAA
ID_Instruction[15] => EX_Instruction.DATAA
ID_Instruction[16] => EX_Instruction.DATAA
ID_Instruction[17] => EX_Instruction.DATAA
ID_Instruction[18] => EX_Instruction.DATAA
ID_Instruction[19] => EX_Instruction.DATAA
ID_Instruction[20] => EX_Instruction.DATAA
ID_Instruction[21] => EX_Instruction.DATAA
ID_Instruction[22] => EX_Instruction.DATAA
ID_Instruction[23] => EX_Instruction.DATAA
ID_Instruction[24] => EX_Instruction.DATAA
ID_Instruction[25] => EX_Instruction.DATAA
ID_Instruction[26] => EX_Instruction.DATAA
ID_Instruction[27] => EX_Instruction.DATAA
ID_Instruction[28] => EX_Instruction.DATAA
ID_Instruction[29] => EX_Instruction.DATAA
ID_Instruction[30] => EX_Instruction.DATAA
ID_Instruction[31] => EX_Instruction.DATAA
EX_PCplus4[0] <= EX_PCplus4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[1] <= EX_PCplus4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[2] <= EX_PCplus4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[3] <= EX_PCplus4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[4] <= EX_PCplus4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[5] <= EX_PCplus4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[6] <= EX_PCplus4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[7] <= EX_PCplus4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[8] <= EX_PCplus4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[9] <= EX_PCplus4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[10] <= EX_PCplus4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[11] <= EX_PCplus4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[12] <= EX_PCplus4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[13] <= EX_PCplus4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[14] <= EX_PCplus4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[15] <= EX_PCplus4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[16] <= EX_PCplus4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[17] <= EX_PCplus4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[18] <= EX_PCplus4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[19] <= EX_PCplus4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[20] <= EX_PCplus4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[21] <= EX_PCplus4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[22] <= EX_PCplus4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[23] <= EX_PCplus4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[24] <= EX_PCplus4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[25] <= EX_PCplus4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[26] <= EX_PCplus4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[27] <= EX_PCplus4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[28] <= EX_PCplus4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[29] <= EX_PCplus4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[30] <= EX_PCplus4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_PCplus4[31] <= EX_PCplus4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[0] <= EX_RsData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[1] <= EX_RsData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[2] <= EX_RsData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[3] <= EX_RsData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[4] <= EX_RsData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[5] <= EX_RsData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[6] <= EX_RsData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[7] <= EX_RsData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[8] <= EX_RsData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[9] <= EX_RsData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[10] <= EX_RsData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[11] <= EX_RsData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[12] <= EX_RsData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[13] <= EX_RsData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[14] <= EX_RsData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[15] <= EX_RsData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[16] <= EX_RsData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[17] <= EX_RsData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[18] <= EX_RsData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[19] <= EX_RsData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[20] <= EX_RsData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[21] <= EX_RsData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[22] <= EX_RsData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[23] <= EX_RsData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[24] <= EX_RsData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[25] <= EX_RsData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[26] <= EX_RsData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[27] <= EX_RsData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[28] <= EX_RsData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[29] <= EX_RsData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[30] <= EX_RsData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsData[31] <= EX_RsData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[0] <= EX_RtData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[1] <= EX_RtData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[2] <= EX_RtData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[3] <= EX_RtData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[4] <= EX_RtData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[5] <= EX_RtData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[6] <= EX_RtData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[7] <= EX_RtData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[8] <= EX_RtData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[9] <= EX_RtData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[10] <= EX_RtData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[11] <= EX_RtData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[12] <= EX_RtData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[13] <= EX_RtData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[14] <= EX_RtData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[15] <= EX_RtData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[16] <= EX_RtData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[17] <= EX_RtData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[18] <= EX_RtData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[19] <= EX_RtData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[20] <= EX_RtData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[21] <= EX_RtData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[22] <= EX_RtData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[23] <= EX_RtData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[24] <= EX_RtData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[25] <= EX_RtData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[26] <= EX_RtData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[27] <= EX_RtData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[28] <= EX_RtData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[29] <= EX_RtData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[30] <= EX_RtData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtData[31] <= EX_RtData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[0] <= EX_Immediate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[1] <= EX_Immediate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[2] <= EX_Immediate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[3] <= EX_Immediate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[4] <= EX_Immediate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[5] <= EX_Immediate[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[6] <= EX_Immediate[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[7] <= EX_Immediate[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[8] <= EX_Immediate[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[9] <= EX_Immediate[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[10] <= EX_Immediate[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[11] <= EX_Immediate[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[12] <= EX_Immediate[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[13] <= EX_Immediate[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[14] <= EX_Immediate[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[15] <= EX_Immediate[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[16] <= EX_Immediate[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[17] <= EX_Immediate[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[18] <= EX_Immediate[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[19] <= EX_Immediate[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[20] <= EX_Immediate[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[21] <= EX_Immediate[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[22] <= EX_Immediate[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[23] <= EX_Immediate[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[24] <= EX_Immediate[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[25] <= EX_Immediate[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[26] <= EX_Immediate[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[27] <= EX_Immediate[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[28] <= EX_Immediate[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[29] <= EX_Immediate[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[30] <= EX_Immediate[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Immediate[31] <= EX_Immediate[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsReg[0] <= EX_RsReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsReg[1] <= EX_RsReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsReg[2] <= EX_RsReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsReg[3] <= EX_RsReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RsReg[4] <= EX_RsReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtReg[0] <= EX_RtReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtReg[1] <= EX_RtReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtReg[2] <= EX_RtReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtReg[3] <= EX_RtReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RtReg[4] <= EX_RtReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RdReg[0] <= EX_RdReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RdReg[1] <= EX_RdReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RdReg[2] <= EX_RdReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RdReg[3] <= EX_RdReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RdReg[4] <= EX_RdReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RegWrite <= EX_RegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_MemtoReg <= EX_MemtoReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_MemRead <= EX_MemRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_MemWrite <= EX_MemWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_ALUSrc <= EX_ALUSrc~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_ALUCtrl[0] <= EX_ALUCtrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_ALUCtrl[1] <= EX_ALUCtrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_ALUCtrl[2] <= EX_ALUCtrl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_RegDst <= EX_RegDst~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_NoDest <= EX_NoDest~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[0] <= EX_Instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[1] <= EX_Instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[2] <= EX_Instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[3] <= EX_Instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[4] <= EX_Instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[5] <= EX_Instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[6] <= EX_Instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[7] <= EX_Instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[8] <= EX_Instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[9] <= EX_Instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[10] <= EX_Instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[11] <= EX_Instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[12] <= EX_Instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[13] <= EX_Instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[14] <= EX_Instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[15] <= EX_Instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[16] <= EX_Instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[17] <= EX_Instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[18] <= EX_Instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[19] <= EX_Instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[20] <= EX_Instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[21] <= EX_Instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[22] <= EX_Instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[23] <= EX_Instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[24] <= EX_Instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[25] <= EX_Instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[26] <= EX_Instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[27] <= EX_Instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[28] <= EX_Instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[29] <= EX_Instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[30] <= EX_Instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EX_Instruction[31] <= EX_Instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|EX_Block:exblock
Clock => Clock.IN2
Reset => Reset.IN2
EX_PCplus4[0] => EX_PCplus4[0].IN1
EX_PCplus4[1] => EX_PCplus4[1].IN1
EX_PCplus4[2] => EX_PCplus4[2].IN1
EX_PCplus4[3] => EX_PCplus4[3].IN1
EX_PCplus4[4] => EX_PCplus4[4].IN1
EX_PCplus4[5] => EX_PCplus4[5].IN1
EX_PCplus4[6] => EX_PCplus4[6].IN1
EX_PCplus4[7] => EX_PCplus4[7].IN1
EX_PCplus4[8] => EX_PCplus4[8].IN1
EX_PCplus4[9] => EX_PCplus4[9].IN1
EX_PCplus4[10] => EX_PCplus4[10].IN1
EX_PCplus4[11] => EX_PCplus4[11].IN1
EX_PCplus4[12] => EX_PCplus4[12].IN1
EX_PCplus4[13] => EX_PCplus4[13].IN1
EX_PCplus4[14] => EX_PCplus4[14].IN1
EX_PCplus4[15] => EX_PCplus4[15].IN1
EX_PCplus4[16] => EX_PCplus4[16].IN1
EX_PCplus4[17] => EX_PCplus4[17].IN1
EX_PCplus4[18] => EX_PCplus4[18].IN1
EX_PCplus4[19] => EX_PCplus4[19].IN1
EX_PCplus4[20] => EX_PCplus4[20].IN1
EX_PCplus4[21] => EX_PCplus4[21].IN1
EX_PCplus4[22] => EX_PCplus4[22].IN1
EX_PCplus4[23] => EX_PCplus4[23].IN1
EX_PCplus4[24] => EX_PCplus4[24].IN1
EX_PCplus4[25] => EX_PCplus4[25].IN1
EX_PCplus4[26] => EX_PCplus4[26].IN1
EX_PCplus4[27] => EX_PCplus4[27].IN1
EX_PCplus4[28] => EX_PCplus4[28].IN1
EX_PCplus4[29] => EX_PCplus4[29].IN1
EX_PCplus4[30] => EX_PCplus4[30].IN1
EX_PCplus4[31] => EX_PCplus4[31].IN1
EX_RsData[0] => EX_RsData[0].IN1
EX_RsData[1] => EX_RsData[1].IN1
EX_RsData[2] => EX_RsData[2].IN1
EX_RsData[3] => EX_RsData[3].IN1
EX_RsData[4] => EX_RsData[4].IN1
EX_RsData[5] => EX_RsData[5].IN1
EX_RsData[6] => EX_RsData[6].IN1
EX_RsData[7] => EX_RsData[7].IN1
EX_RsData[8] => EX_RsData[8].IN1
EX_RsData[9] => EX_RsData[9].IN1
EX_RsData[10] => EX_RsData[10].IN1
EX_RsData[11] => EX_RsData[11].IN1
EX_RsData[12] => EX_RsData[12].IN1
EX_RsData[13] => EX_RsData[13].IN1
EX_RsData[14] => EX_RsData[14].IN1
EX_RsData[15] => EX_RsData[15].IN1
EX_RsData[16] => EX_RsData[16].IN1
EX_RsData[17] => EX_RsData[17].IN1
EX_RsData[18] => EX_RsData[18].IN1
EX_RsData[19] => EX_RsData[19].IN1
EX_RsData[20] => EX_RsData[20].IN1
EX_RsData[21] => EX_RsData[21].IN1
EX_RsData[22] => EX_RsData[22].IN1
EX_RsData[23] => EX_RsData[23].IN1
EX_RsData[24] => EX_RsData[24].IN1
EX_RsData[25] => EX_RsData[25].IN1
EX_RsData[26] => EX_RsData[26].IN1
EX_RsData[27] => EX_RsData[27].IN1
EX_RsData[28] => EX_RsData[28].IN1
EX_RsData[29] => EX_RsData[29].IN1
EX_RsData[30] => EX_RsData[30].IN1
EX_RsData[31] => EX_RsData[31].IN1
EX_RtData[0] => EX_RtData[0].IN1
EX_RtData[1] => EX_RtData[1].IN1
EX_RtData[2] => EX_RtData[2].IN1
EX_RtData[3] => EX_RtData[3].IN1
EX_RtData[4] => EX_RtData[4].IN1
EX_RtData[5] => EX_RtData[5].IN1
EX_RtData[6] => EX_RtData[6].IN1
EX_RtData[7] => EX_RtData[7].IN1
EX_RtData[8] => EX_RtData[8].IN1
EX_RtData[9] => EX_RtData[9].IN1
EX_RtData[10] => EX_RtData[10].IN1
EX_RtData[11] => EX_RtData[11].IN1
EX_RtData[12] => EX_RtData[12].IN1
EX_RtData[13] => EX_RtData[13].IN1
EX_RtData[14] => EX_RtData[14].IN1
EX_RtData[15] => EX_RtData[15].IN1
EX_RtData[16] => EX_RtData[16].IN1
EX_RtData[17] => EX_RtData[17].IN1
EX_RtData[18] => EX_RtData[18].IN1
EX_RtData[19] => EX_RtData[19].IN1
EX_RtData[20] => EX_RtData[20].IN1
EX_RtData[21] => EX_RtData[21].IN1
EX_RtData[22] => EX_RtData[22].IN1
EX_RtData[23] => EX_RtData[23].IN1
EX_RtData[24] => EX_RtData[24].IN1
EX_RtData[25] => EX_RtData[25].IN1
EX_RtData[26] => EX_RtData[26].IN1
EX_RtData[27] => EX_RtData[27].IN1
EX_RtData[28] => EX_RtData[28].IN1
EX_RtData[29] => EX_RtData[29].IN1
EX_RtData[30] => EX_RtData[30].IN1
EX_RtData[31] => EX_RtData[31].IN1
EX_Immediate[0] => Funct[0].IN2
EX_Immediate[1] => Funct[1].IN2
EX_Immediate[2] => Funct[2].IN2
EX_Immediate[3] => Funct[3].IN2
EX_Immediate[4] => Funct[4].IN2
EX_Immediate[5] => Funct[5].IN2
EX_Immediate[6] => Shamt[0].IN2
EX_Immediate[7] => Shamt[1].IN2
EX_Immediate[8] => Shamt[2].IN2
EX_Immediate[9] => Shamt[3].IN2
EX_Immediate[10] => Shamt[4].IN2
EX_Immediate[11] => EX_Immediate[11].IN1
EX_Immediate[12] => EX_Immediate[12].IN1
EX_Immediate[13] => EX_Immediate[13].IN1
EX_Immediate[14] => EX_Immediate[14].IN1
EX_Immediate[15] => EX_Immediate[15].IN1
EX_Immediate[16] => EX_Immediate[16].IN1
EX_Immediate[17] => EX_Immediate[17].IN1
EX_Immediate[18] => EX_Immediate[18].IN1
EX_Immediate[19] => EX_Immediate[19].IN1
EX_Immediate[20] => EX_Immediate[20].IN1
EX_Immediate[21] => EX_Immediate[21].IN1
EX_Immediate[22] => EX_Immediate[22].IN1
EX_Immediate[23] => EX_Immediate[23].IN1
EX_Immediate[24] => EX_Immediate[24].IN1
EX_Immediate[25] => EX_Immediate[25].IN1
EX_Immediate[26] => EX_Immediate[26].IN1
EX_Immediate[27] => EX_Immediate[27].IN1
EX_Immediate[28] => EX_Immediate[28].IN1
EX_Immediate[29] => EX_Immediate[29].IN1
EX_Immediate[30] => EX_Immediate[30].IN1
EX_Immediate[31] => EX_Immediate[31].IN1
EX_Instruction[0] => EX_Instruction[0].IN1
EX_Instruction[1] => EX_Instruction[1].IN1
EX_Instruction[2] => EX_Instruction[2].IN1
EX_Instruction[3] => EX_Instruction[3].IN1
EX_Instruction[4] => EX_Instruction[4].IN1
EX_Instruction[5] => EX_Instruction[5].IN1
EX_Instruction[6] => EX_Instruction[6].IN1
EX_Instruction[7] => EX_Instruction[7].IN1
EX_Instruction[8] => EX_Instruction[8].IN1
EX_Instruction[9] => EX_Instruction[9].IN1
EX_Instruction[10] => EX_Instruction[10].IN1
EX_Instruction[11] => EX_Instruction[11].IN1
EX_Instruction[12] => EX_Instruction[12].IN1
EX_Instruction[13] => EX_Instruction[13].IN1
EX_Instruction[14] => EX_Instruction[14].IN1
EX_Instruction[15] => EX_Instruction[15].IN1
EX_Instruction[16] => EX_Instruction[16].IN1
EX_Instruction[17] => EX_Instruction[17].IN1
EX_Instruction[18] => EX_Instruction[18].IN1
EX_Instruction[19] => EX_Instruction[19].IN1
EX_Instruction[20] => EX_Instruction[20].IN1
EX_Instruction[21] => EX_Instruction[21].IN1
EX_Instruction[22] => EX_Instruction[22].IN1
EX_Instruction[23] => EX_Instruction[23].IN1
EX_Instruction[24] => EX_Instruction[24].IN1
EX_Instruction[25] => EX_Instruction[25].IN1
EX_Instruction[26] => EX_Instruction[26].IN1
EX_Instruction[27] => EX_Instruction[27].IN1
EX_Instruction[28] => EX_Instruction[28].IN1
EX_Instruction[29] => EX_Instruction[29].IN1
EX_Instruction[30] => EX_Instruction[30].IN1
EX_Instruction[31] => EX_Instruction[31].IN1
EX_RtReg[0] => EX_RtReg[0].IN1
EX_RtReg[1] => EX_RtReg[1].IN1
EX_RtReg[2] => EX_RtReg[2].IN1
EX_RtReg[3] => EX_RtReg[3].IN1
EX_RtReg[4] => EX_RtReg[4].IN1
EX_RdReg[0] => EX_RdReg[0].IN1
EX_RdReg[1] => EX_RdReg[1].IN1
EX_RdReg[2] => EX_RdReg[2].IN1
EX_RdReg[3] => EX_RdReg[3].IN1
EX_RdReg[4] => EX_RdReg[4].IN1
EX_RegWrite => EX_RegWrite.IN2
EX_MemtoReg => EX_MemtoReg.IN1
EX_MemRead => EX_MemRead.IN1
EX_MemWrite => EX_MemWrite.IN1
EX_ALUCtrl[0] => EX_ALUCtrl[0].IN1
EX_ALUCtrl[1] => EX_ALUCtrl[1].IN1
EX_ALUCtrl[2] => EX_ALUCtrl[2].IN1
EX_ALUSrc => EX_ALUSrc.IN1
EX_RegDst => EX_RegDst.IN1
EX_NoDest => EX_NoDest.IN2
ForA[0] => ForA[0].IN1
ForA[1] => ForA[1].IN1
ForB[0] => ForB[0].IN1
ForB[1] => ForB[1].IN1
WB_WriteData[0] => WB_WriteData[0].IN2
WB_WriteData[1] => WB_WriteData[1].IN2
WB_WriteData[2] => WB_WriteData[2].IN2
WB_WriteData[3] => WB_WriteData[3].IN2
WB_WriteData[4] => WB_WriteData[4].IN2
WB_WriteData[5] => WB_WriteData[5].IN2
WB_WriteData[6] => WB_WriteData[6].IN2
WB_WriteData[7] => WB_WriteData[7].IN2
WB_WriteData[8] => WB_WriteData[8].IN2
WB_WriteData[9] => WB_WriteData[9].IN2
WB_WriteData[10] => WB_WriteData[10].IN2
WB_WriteData[11] => WB_WriteData[11].IN2
WB_WriteData[12] => WB_WriteData[12].IN2
WB_WriteData[13] => WB_WriteData[13].IN2
WB_WriteData[14] => WB_WriteData[14].IN2
WB_WriteData[15] => WB_WriteData[15].IN2
WB_WriteData[16] => WB_WriteData[16].IN2
WB_WriteData[17] => WB_WriteData[17].IN2
WB_WriteData[18] => WB_WriteData[18].IN2
WB_WriteData[19] => WB_WriteData[19].IN2
WB_WriteData[20] => WB_WriteData[20].IN2
WB_WriteData[21] => WB_WriteData[21].IN2
WB_WriteData[22] => WB_WriteData[22].IN2
WB_WriteData[23] => WB_WriteData[23].IN2
WB_WriteData[24] => WB_WriteData[24].IN2
WB_WriteData[25] => WB_WriteData[25].IN2
WB_WriteData[26] => WB_WriteData[26].IN2
WB_WriteData[27] => WB_WriteData[27].IN2
WB_WriteData[28] => WB_WriteData[28].IN2
WB_WriteData[29] => WB_WriteData[29].IN2
WB_WriteData[30] => WB_WriteData[30].IN2
WB_WriteData[31] => WB_WriteData[31].IN2
MEM_ALUOut[0] <= MEM_ALUOut_For[0].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[1] <= MEM_ALUOut_For[1].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[2] <= MEM_ALUOut_For[2].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[3] <= MEM_ALUOut_For[3].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[4] <= MEM_ALUOut_For[4].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[5] <= MEM_ALUOut_For[5].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[6] <= MEM_ALUOut_For[6].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[7] <= MEM_ALUOut_For[7].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[8] <= MEM_ALUOut_For[8].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[9] <= MEM_ALUOut_For[9].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[10] <= MEM_ALUOut_For[10].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[11] <= MEM_ALUOut_For[11].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[12] <= MEM_ALUOut_For[12].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[13] <= MEM_ALUOut_For[13].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[14] <= MEM_ALUOut_For[14].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[15] <= MEM_ALUOut_For[15].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[16] <= MEM_ALUOut_For[16].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[17] <= MEM_ALUOut_For[17].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[18] <= MEM_ALUOut_For[18].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[19] <= MEM_ALUOut_For[19].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[20] <= MEM_ALUOut_For[20].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[21] <= MEM_ALUOut_For[21].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[22] <= MEM_ALUOut_For[22].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[23] <= MEM_ALUOut_For[23].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[24] <= MEM_ALUOut_For[24].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[25] <= MEM_ALUOut_For[25].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[26] <= MEM_ALUOut_For[26].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[27] <= MEM_ALUOut_For[27].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[28] <= MEM_ALUOut_For[28].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[29] <= MEM_ALUOut_For[29].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[30] <= MEM_ALUOut_For[30].DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[31] <= MEM_ALUOut_For[31].DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[0] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[1] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[2] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[3] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[4] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[5] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[6] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[7] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[8] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[9] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[10] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[11] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[12] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[13] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[14] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[15] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[16] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[17] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[18] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[19] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[20] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[21] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[22] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[23] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[24] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[25] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[26] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[27] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[28] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[29] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[30] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_RtData[31] <= EX_MEM_Stage:ExMem.MEM_RtData
MEM_Instruction[0] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[1] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[2] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[3] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[4] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[5] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[6] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[7] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[8] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[9] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[10] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[11] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[12] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[13] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[14] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[15] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[16] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[17] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[18] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[19] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[20] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[21] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[22] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[23] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[24] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[25] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[26] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[27] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[28] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[29] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[30] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_Instruction[31] <= EX_MEM_Stage:ExMem.MEM_Instruction
MEM_DestReg[0] <= EX_MEM_Stage:ExMem.MEM_RdReg
MEM_DestReg[1] <= EX_MEM_Stage:ExMem.MEM_RdReg
MEM_DestReg[2] <= EX_MEM_Stage:ExMem.MEM_RdReg
MEM_DestReg[3] <= EX_MEM_Stage:ExMem.MEM_RdReg
MEM_DestReg[4] <= EX_MEM_Stage:ExMem.MEM_RdReg
EX_DestReg[0] <= DestReg_End[0].DB_MAX_OUTPUT_PORT_TYPE
EX_DestReg[1] <= DestReg_End[1].DB_MAX_OUTPUT_PORT_TYPE
EX_DestReg[2] <= DestReg_End[2].DB_MAX_OUTPUT_PORT_TYPE
EX_DestReg[3] <= DestReg_End[3].DB_MAX_OUTPUT_PORT_TYPE
EX_DestReg[4] <= DestReg_End[4].DB_MAX_OUTPUT_PORT_TYPE
MEM_RegWrite <= EX_MEM_Stage:ExMem.MEM_RegWrite
MEM_MemtoReg <= EX_MEM_Stage:ExMem.MEM_MemtoReg
MEM_MemRead <= EX_MEM_Stage:ExMem.MEM_MemRead
MEM_MemWrite <= EX_MEM_Stage:ExMem.MEM_MemWrite
ZERO <= ALU:alu.ZERO
NEGATIVE <= ALU:alu.NEGATIVE
OVERFLOW <= ALU:alu.OVERFLOW
CARRY <= ALU:alu.CARRY
UNDERFLOW <= ALU:alu.UNDERFLOW


|Processor|EX_Block:exblock|Mux4:forA_Mux
Sel[0] => Mux0.IN1
Sel[0] => Mux1.IN1
Sel[0] => Mux2.IN1
Sel[0] => Mux3.IN1
Sel[0] => Mux4.IN1
Sel[0] => Mux5.IN1
Sel[0] => Mux6.IN1
Sel[0] => Mux7.IN1
Sel[0] => Mux8.IN1
Sel[0] => Mux9.IN1
Sel[0] => Mux10.IN1
Sel[0] => Mux11.IN1
Sel[0] => Mux12.IN1
Sel[0] => Mux13.IN1
Sel[0] => Mux14.IN1
Sel[0] => Mux15.IN1
Sel[0] => Mux16.IN1
Sel[0] => Mux17.IN1
Sel[0] => Mux18.IN1
Sel[0] => Mux19.IN1
Sel[0] => Mux20.IN1
Sel[0] => Mux21.IN1
Sel[0] => Mux22.IN1
Sel[0] => Mux23.IN1
Sel[0] => Mux24.IN1
Sel[0] => Mux25.IN1
Sel[0] => Mux26.IN1
Sel[0] => Mux27.IN1
Sel[0] => Mux28.IN1
Sel[0] => Mux29.IN1
Sel[0] => Mux30.IN1
Sel[0] => Mux31.IN1
Sel[1] => Mux0.IN0
Sel[1] => Mux1.IN0
Sel[1] => Mux2.IN0
Sel[1] => Mux3.IN0
Sel[1] => Mux4.IN0
Sel[1] => Mux5.IN0
Sel[1] => Mux6.IN0
Sel[1] => Mux7.IN0
Sel[1] => Mux8.IN0
Sel[1] => Mux9.IN0
Sel[1] => Mux10.IN0
Sel[1] => Mux11.IN0
Sel[1] => Mux12.IN0
Sel[1] => Mux13.IN0
Sel[1] => Mux14.IN0
Sel[1] => Mux15.IN0
Sel[1] => Mux16.IN0
Sel[1] => Mux17.IN0
Sel[1] => Mux18.IN0
Sel[1] => Mux19.IN0
Sel[1] => Mux20.IN0
Sel[1] => Mux21.IN0
Sel[1] => Mux22.IN0
Sel[1] => Mux23.IN0
Sel[1] => Mux24.IN0
Sel[1] => Mux25.IN0
Sel[1] => Mux26.IN0
Sel[1] => Mux27.IN0
Sel[1] => Mux28.IN0
Sel[1] => Mux29.IN0
Sel[1] => Mux30.IN0
Sel[1] => Mux31.IN0
In00[0] => Mux31.IN2
In00[1] => Mux30.IN2
In00[2] => Mux29.IN2
In00[3] => Mux28.IN2
In00[4] => Mux27.IN2
In00[5] => Mux26.IN2
In00[6] => Mux25.IN2
In00[7] => Mux24.IN2
In00[8] => Mux23.IN2
In00[9] => Mux22.IN2
In00[10] => Mux21.IN2
In00[11] => Mux20.IN2
In00[12] => Mux19.IN2
In00[13] => Mux18.IN2
In00[14] => Mux17.IN2
In00[15] => Mux16.IN2
In00[16] => Mux15.IN2
In00[17] => Mux14.IN2
In00[18] => Mux13.IN2
In00[19] => Mux12.IN2
In00[20] => Mux11.IN2
In00[21] => Mux10.IN2
In00[22] => Mux9.IN2
In00[23] => Mux8.IN2
In00[24] => Mux7.IN2
In00[25] => Mux6.IN2
In00[26] => Mux5.IN2
In00[27] => Mux4.IN2
In00[28] => Mux3.IN2
In00[29] => Mux2.IN2
In00[30] => Mux1.IN2
In00[31] => Mux0.IN2
In01[0] => Mux31.IN3
In01[1] => Mux30.IN3
In01[2] => Mux29.IN3
In01[3] => Mux28.IN3
In01[4] => Mux27.IN3
In01[5] => Mux26.IN3
In01[6] => Mux25.IN3
In01[7] => Mux24.IN3
In01[8] => Mux23.IN3
In01[9] => Mux22.IN3
In01[10] => Mux21.IN3
In01[11] => Mux20.IN3
In01[12] => Mux19.IN3
In01[13] => Mux18.IN3
In01[14] => Mux17.IN3
In01[15] => Mux16.IN3
In01[16] => Mux15.IN3
In01[17] => Mux14.IN3
In01[18] => Mux13.IN3
In01[19] => Mux12.IN3
In01[20] => Mux11.IN3
In01[21] => Mux10.IN3
In01[22] => Mux9.IN3
In01[23] => Mux8.IN3
In01[24] => Mux7.IN3
In01[25] => Mux6.IN3
In01[26] => Mux5.IN3
In01[27] => Mux4.IN3
In01[28] => Mux3.IN3
In01[29] => Mux2.IN3
In01[30] => Mux1.IN3
In01[31] => Mux0.IN3
In10[0] => Mux31.IN4
In10[1] => Mux30.IN4
In10[2] => Mux29.IN4
In10[3] => Mux28.IN4
In10[4] => Mux27.IN4
In10[5] => Mux26.IN4
In10[6] => Mux25.IN4
In10[7] => Mux24.IN4
In10[8] => Mux23.IN4
In10[9] => Mux22.IN4
In10[10] => Mux21.IN4
In10[11] => Mux20.IN4
In10[12] => Mux19.IN4
In10[13] => Mux18.IN4
In10[14] => Mux17.IN4
In10[15] => Mux16.IN4
In10[16] => Mux15.IN4
In10[17] => Mux14.IN4
In10[18] => Mux13.IN4
In10[19] => Mux12.IN4
In10[20] => Mux11.IN4
In10[21] => Mux10.IN4
In10[22] => Mux9.IN4
In10[23] => Mux8.IN4
In10[24] => Mux7.IN4
In10[25] => Mux6.IN4
In10[26] => Mux5.IN4
In10[27] => Mux4.IN4
In10[28] => Mux3.IN4
In10[29] => Mux2.IN4
In10[30] => Mux1.IN4
In10[31] => Mux0.IN4
In11[0] => Mux31.IN5
In11[1] => Mux30.IN5
In11[2] => Mux29.IN5
In11[3] => Mux28.IN5
In11[4] => Mux27.IN5
In11[5] => Mux26.IN5
In11[6] => Mux25.IN5
In11[7] => Mux24.IN5
In11[8] => Mux23.IN5
In11[9] => Mux22.IN5
In11[10] => Mux21.IN5
In11[11] => Mux20.IN5
In11[12] => Mux19.IN5
In11[13] => Mux18.IN5
In11[14] => Mux17.IN5
In11[15] => Mux16.IN5
In11[16] => Mux15.IN5
In11[17] => Mux14.IN5
In11[18] => Mux13.IN5
In11[19] => Mux12.IN5
In11[20] => Mux11.IN5
In11[21] => Mux10.IN5
In11[22] => Mux9.IN5
In11[23] => Mux8.IN5
In11[24] => Mux7.IN5
In11[25] => Mux6.IN5
In11[26] => Mux5.IN5
In11[27] => Mux4.IN5
In11[28] => Mux3.IN5
In11[29] => Mux2.IN5
In11[30] => Mux1.IN5
In11[31] => Mux0.IN5
Out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|EX_Block:exblock|Mux4:forB_Mux
Sel[0] => Mux0.IN1
Sel[0] => Mux1.IN1
Sel[0] => Mux2.IN1
Sel[0] => Mux3.IN1
Sel[0] => Mux4.IN1
Sel[0] => Mux5.IN1
Sel[0] => Mux6.IN1
Sel[0] => Mux7.IN1
Sel[0] => Mux8.IN1
Sel[0] => Mux9.IN1
Sel[0] => Mux10.IN1
Sel[0] => Mux11.IN1
Sel[0] => Mux12.IN1
Sel[0] => Mux13.IN1
Sel[0] => Mux14.IN1
Sel[0] => Mux15.IN1
Sel[0] => Mux16.IN1
Sel[0] => Mux17.IN1
Sel[0] => Mux18.IN1
Sel[0] => Mux19.IN1
Sel[0] => Mux20.IN1
Sel[0] => Mux21.IN1
Sel[0] => Mux22.IN1
Sel[0] => Mux23.IN1
Sel[0] => Mux24.IN1
Sel[0] => Mux25.IN1
Sel[0] => Mux26.IN1
Sel[0] => Mux27.IN1
Sel[0] => Mux28.IN1
Sel[0] => Mux29.IN1
Sel[0] => Mux30.IN1
Sel[0] => Mux31.IN1
Sel[1] => Mux0.IN0
Sel[1] => Mux1.IN0
Sel[1] => Mux2.IN0
Sel[1] => Mux3.IN0
Sel[1] => Mux4.IN0
Sel[1] => Mux5.IN0
Sel[1] => Mux6.IN0
Sel[1] => Mux7.IN0
Sel[1] => Mux8.IN0
Sel[1] => Mux9.IN0
Sel[1] => Mux10.IN0
Sel[1] => Mux11.IN0
Sel[1] => Mux12.IN0
Sel[1] => Mux13.IN0
Sel[1] => Mux14.IN0
Sel[1] => Mux15.IN0
Sel[1] => Mux16.IN0
Sel[1] => Mux17.IN0
Sel[1] => Mux18.IN0
Sel[1] => Mux19.IN0
Sel[1] => Mux20.IN0
Sel[1] => Mux21.IN0
Sel[1] => Mux22.IN0
Sel[1] => Mux23.IN0
Sel[1] => Mux24.IN0
Sel[1] => Mux25.IN0
Sel[1] => Mux26.IN0
Sel[1] => Mux27.IN0
Sel[1] => Mux28.IN0
Sel[1] => Mux29.IN0
Sel[1] => Mux30.IN0
Sel[1] => Mux31.IN0
In00[0] => Mux31.IN2
In00[1] => Mux30.IN2
In00[2] => Mux29.IN2
In00[3] => Mux28.IN2
In00[4] => Mux27.IN2
In00[5] => Mux26.IN2
In00[6] => Mux25.IN2
In00[7] => Mux24.IN2
In00[8] => Mux23.IN2
In00[9] => Mux22.IN2
In00[10] => Mux21.IN2
In00[11] => Mux20.IN2
In00[12] => Mux19.IN2
In00[13] => Mux18.IN2
In00[14] => Mux17.IN2
In00[15] => Mux16.IN2
In00[16] => Mux15.IN2
In00[17] => Mux14.IN2
In00[18] => Mux13.IN2
In00[19] => Mux12.IN2
In00[20] => Mux11.IN2
In00[21] => Mux10.IN2
In00[22] => Mux9.IN2
In00[23] => Mux8.IN2
In00[24] => Mux7.IN2
In00[25] => Mux6.IN2
In00[26] => Mux5.IN2
In00[27] => Mux4.IN2
In00[28] => Mux3.IN2
In00[29] => Mux2.IN2
In00[30] => Mux1.IN2
In00[31] => Mux0.IN2
In01[0] => Mux31.IN3
In01[1] => Mux30.IN3
In01[2] => Mux29.IN3
In01[3] => Mux28.IN3
In01[4] => Mux27.IN3
In01[5] => Mux26.IN3
In01[6] => Mux25.IN3
In01[7] => Mux24.IN3
In01[8] => Mux23.IN3
In01[9] => Mux22.IN3
In01[10] => Mux21.IN3
In01[11] => Mux20.IN3
In01[12] => Mux19.IN3
In01[13] => Mux18.IN3
In01[14] => Mux17.IN3
In01[15] => Mux16.IN3
In01[16] => Mux15.IN3
In01[17] => Mux14.IN3
In01[18] => Mux13.IN3
In01[19] => Mux12.IN3
In01[20] => Mux11.IN3
In01[21] => Mux10.IN3
In01[22] => Mux9.IN3
In01[23] => Mux8.IN3
In01[24] => Mux7.IN3
In01[25] => Mux6.IN3
In01[26] => Mux5.IN3
In01[27] => Mux4.IN3
In01[28] => Mux3.IN3
In01[29] => Mux2.IN3
In01[30] => Mux1.IN3
In01[31] => Mux0.IN3
In10[0] => Mux31.IN4
In10[1] => Mux30.IN4
In10[2] => Mux29.IN4
In10[3] => Mux28.IN4
In10[4] => Mux27.IN4
In10[5] => Mux26.IN4
In10[6] => Mux25.IN4
In10[7] => Mux24.IN4
In10[8] => Mux23.IN4
In10[9] => Mux22.IN4
In10[10] => Mux21.IN4
In10[11] => Mux20.IN4
In10[12] => Mux19.IN4
In10[13] => Mux18.IN4
In10[14] => Mux17.IN4
In10[15] => Mux16.IN4
In10[16] => Mux15.IN4
In10[17] => Mux14.IN4
In10[18] => Mux13.IN4
In10[19] => Mux12.IN4
In10[20] => Mux11.IN4
In10[21] => Mux10.IN4
In10[22] => Mux9.IN4
In10[23] => Mux8.IN4
In10[24] => Mux7.IN4
In10[25] => Mux6.IN4
In10[26] => Mux5.IN4
In10[27] => Mux4.IN4
In10[28] => Mux3.IN4
In10[29] => Mux2.IN4
In10[30] => Mux1.IN4
In10[31] => Mux0.IN4
In11[0] => Mux31.IN5
In11[1] => Mux30.IN5
In11[2] => Mux29.IN5
In11[3] => Mux28.IN5
In11[4] => Mux27.IN5
In11[5] => Mux26.IN5
In11[6] => Mux25.IN5
In11[7] => Mux24.IN5
In11[8] => Mux23.IN5
In11[9] => Mux22.IN5
In11[10] => Mux21.IN5
In11[11] => Mux20.IN5
In11[12] => Mux19.IN5
In11[13] => Mux18.IN5
In11[14] => Mux17.IN5
In11[15] => Mux16.IN5
In11[16] => Mux15.IN5
In11[17] => Mux14.IN5
In11[18] => Mux13.IN5
In11[19] => Mux12.IN5
In11[20] => Mux11.IN5
In11[21] => Mux10.IN5
In11[22] => Mux9.IN5
In11[23] => Mux8.IN5
In11[24] => Mux7.IN5
In11[25] => Mux6.IN5
In11[26] => Mux5.IN5
In11[27] => Mux4.IN5
In11[28] => Mux3.IN5
In11[29] => Mux2.IN5
In11[30] => Mux1.IN5
In11[31] => Mux0.IN5
Out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|EX_Block:exblock|Mux2:AluSrc_Mux
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
In0[0] => Out.DATAA
In0[1] => Out.DATAA
In0[2] => Out.DATAA
In0[3] => Out.DATAA
In0[4] => Out.DATAA
In0[5] => Out.DATAA
In0[6] => Out.DATAA
In0[7] => Out.DATAA
In0[8] => Out.DATAA
In0[9] => Out.DATAA
In0[10] => Out.DATAA
In0[11] => Out.DATAA
In0[12] => Out.DATAA
In0[13] => Out.DATAA
In0[14] => Out.DATAA
In0[15] => Out.DATAA
In0[16] => Out.DATAA
In0[17] => Out.DATAA
In0[18] => Out.DATAA
In0[19] => Out.DATAA
In0[20] => Out.DATAA
In0[21] => Out.DATAA
In0[22] => Out.DATAA
In0[23] => Out.DATAA
In0[24] => Out.DATAA
In0[25] => Out.DATAA
In0[26] => Out.DATAA
In0[27] => Out.DATAA
In0[28] => Out.DATAA
In0[29] => Out.DATAA
In0[30] => Out.DATAA
In0[31] => Out.DATAA
In1[0] => Out.DATAB
In1[1] => Out.DATAB
In1[2] => Out.DATAB
In1[3] => Out.DATAB
In1[4] => Out.DATAB
In1[5] => Out.DATAB
In1[6] => Out.DATAB
In1[7] => Out.DATAB
In1[8] => Out.DATAB
In1[9] => Out.DATAB
In1[10] => Out.DATAB
In1[11] => Out.DATAB
In1[12] => Out.DATAB
In1[13] => Out.DATAB
In1[14] => Out.DATAB
In1[15] => Out.DATAB
In1[16] => Out.DATAB
In1[17] => Out.DATAB
In1[18] => Out.DATAB
In1[19] => Out.DATAB
In1[20] => Out.DATAB
In1[21] => Out.DATAB
In1[22] => Out.DATAB
In1[23] => Out.DATAB
In1[24] => Out.DATAB
In1[25] => Out.DATAB
In1[26] => Out.DATAB
In1[27] => Out.DATAB
In1[28] => Out.DATAB
In1[29] => Out.DATAB
In1[30] => Out.DATAB
In1[31] => Out.DATAB
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Processor|EX_Block:exblock|Mux2:aluOut_Mux
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
In0[0] => Out.DATAA
In0[1] => Out.DATAA
In0[2] => Out.DATAA
In0[3] => Out.DATAA
In0[4] => Out.DATAA
In0[5] => Out.DATAA
In0[6] => Out.DATAA
In0[7] => Out.DATAA
In0[8] => Out.DATAA
In0[9] => Out.DATAA
In0[10] => Out.DATAA
In0[11] => Out.DATAA
In0[12] => Out.DATAA
In0[13] => Out.DATAA
In0[14] => Out.DATAA
In0[15] => Out.DATAA
In0[16] => Out.DATAA
In0[17] => Out.DATAA
In0[18] => Out.DATAA
In0[19] => Out.DATAA
In0[20] => Out.DATAA
In0[21] => Out.DATAA
In0[22] => Out.DATAA
In0[23] => Out.DATAA
In0[24] => Out.DATAA
In0[25] => Out.DATAA
In0[26] => Out.DATAA
In0[27] => Out.DATAA
In0[28] => Out.DATAA
In0[29] => Out.DATAA
In0[30] => Out.DATAA
In0[31] => Out.DATAA
In1[0] => Out.DATAB
In1[1] => Out.DATAB
In1[2] => Out.DATAB
In1[3] => Out.DATAB
In1[4] => Out.DATAB
In1[5] => Out.DATAB
In1[6] => Out.DATAB
In1[7] => Out.DATAB
In1[8] => Out.DATAB
In1[9] => Out.DATAB
In1[10] => Out.DATAB
In1[11] => Out.DATAB
In1[12] => Out.DATAB
In1[13] => Out.DATAB
In1[14] => Out.DATAB
In1[15] => Out.DATAB
In1[16] => Out.DATAB
In1[17] => Out.DATAB
In1[18] => Out.DATAB
In1[19] => Out.DATAB
In1[20] => Out.DATAB
In1[21] => Out.DATAB
In1[22] => Out.DATAB
In1[23] => Out.DATAB
In1[24] => Out.DATAB
In1[25] => Out.DATAB
In1[26] => Out.DATAB
In1[27] => Out.DATAB
In1[28] => Out.DATAB
In1[29] => Out.DATAB
In1[30] => Out.DATAB
In1[31] => Out.DATAB
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Processor|EX_Block:exblock|Mux2:RtRd_Mux
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
In0[0] => Out.DATAA
In0[1] => Out.DATAA
In0[2] => Out.DATAA
In0[3] => Out.DATAA
In0[4] => Out.DATAA
In1[0] => Out.DATAB
In1[1] => Out.DATAB
In1[2] => Out.DATAB
In1[3] => Out.DATAB
In1[4] => Out.DATAB
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Processor|EX_Block:exblock|Mux2:link_Mux
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
In0[0] => Out.DATAA
In0[1] => Out.DATAA
In0[2] => Out.DATAA
In0[3] => Out.DATAA
In0[4] => Out.DATAA
In1[0] => Out.DATAB
In1[1] => Out.DATAB
In1[2] => Out.DATAB
In1[3] => Out.DATAB
In1[4] => Out.DATAB
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Processor|EX_Block:exblock|Mux2:destReg_Mux
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
In0[0] => Out.DATAA
In0[1] => Out.DATAA
In0[2] => Out.DATAA
In0[3] => Out.DATAA
In0[4] => Out.DATAA
In1[0] => Out.DATAB
In1[1] => Out.DATAB
In1[2] => Out.DATAB
In1[3] => Out.DATAB
In1[4] => Out.DATAB
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Processor|EX_Block:exblock|ALUControl:aluCtrl
Funct[0] => Decoder0.IN5
Funct[1] => Decoder0.IN4
Funct[2] => Decoder0.IN3
Funct[3] => Decoder0.IN2
Funct[4] => Decoder0.IN1
Funct[5] => Decoder0.IN0
ALUCtrl[0] => Decoder1.IN2
ALUCtrl[0] => Mux0.IN10
ALUCtrl[0] => Mux1.IN10
ALUCtrl[0] => Mux2.IN10
ALUCtrl[1] => Decoder1.IN1
ALUCtrl[1] => Mux0.IN9
ALUCtrl[1] => Mux1.IN9
ALUCtrl[1] => Mux2.IN9
ALUCtrl[2] => Decoder1.IN0
ALUCtrl[2] => Mux0.IN8
ALUCtrl[2] => Mux1.IN8
ALUCtrl[2] => Mux2.IN8
ALUOp[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE


|Processor|EX_Block:exblock|ALU:alu
Clock => accumulator[32].CLK
Clock => accumulator[33].CLK
Clock => accumulator[34].CLK
Clock => accumulator[35].CLK
Clock => accumulator[36].CLK
Clock => accumulator[37].CLK
Clock => accumulator[38].CLK
Clock => accumulator[39].CLK
Clock => accumulator[40].CLK
Clock => accumulator[41].CLK
Clock => accumulator[42].CLK
Clock => accumulator[43].CLK
Clock => accumulator[44].CLK
Clock => accumulator[45].CLK
Clock => accumulator[46].CLK
Clock => accumulator[47].CLK
Clock => accumulator[48].CLK
Clock => accumulator[49].CLK
Clock => accumulator[50].CLK
Clock => accumulator[51].CLK
Clock => accumulator[52].CLK
Clock => accumulator[53].CLK
Clock => accumulator[54].CLK
Clock => accumulator[55].CLK
Clock => accumulator[56].CLK
Clock => accumulator[57].CLK
Clock => accumulator[58].CLK
Clock => accumulator[59].CLK
Clock => accumulator[60].CLK
Clock => accumulator[61].CLK
Clock => accumulator[62].CLK
Clock => accumulator[63].CLK
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
Reset => accumulator.OUTPUTSELECT
A[0] => Mult0.IN63
A[0] => Mod0.IN63
A[0] => LessThan0.IN64
A[0] => Add0.IN66
A[0] => Add1.IN64
A[0] => ALUOut.IN0
A[1] => Mult0.IN62
A[1] => Mod0.IN62
A[1] => LessThan0.IN63
A[1] => Add0.IN65
A[1] => Add1.IN63
A[1] => ALUOut.IN0
A[2] => Mult0.IN61
A[2] => Mod0.IN61
A[2] => LessThan0.IN62
A[2] => Add0.IN64
A[2] => Add1.IN62
A[2] => ALUOut.IN0
A[3] => Mult0.IN60
A[3] => Mod0.IN60
A[3] => LessThan0.IN61
A[3] => Add0.IN63
A[3] => Add1.IN61
A[3] => ALUOut.IN0
A[4] => Mult0.IN59
A[4] => Mod0.IN59
A[4] => LessThan0.IN60
A[4] => Add0.IN62
A[4] => Add1.IN60
A[4] => ALUOut.IN0
A[5] => Mult0.IN58
A[5] => Mod0.IN58
A[5] => LessThan0.IN59
A[5] => Add0.IN61
A[5] => Add1.IN59
A[5] => ALUOut.IN0
A[6] => Mult0.IN57
A[6] => Mod0.IN57
A[6] => LessThan0.IN58
A[6] => Add0.IN60
A[6] => Add1.IN58
A[6] => ALUOut.IN0
A[7] => Mult0.IN56
A[7] => Mod0.IN56
A[7] => LessThan0.IN57
A[7] => Add0.IN59
A[7] => Add1.IN57
A[7] => ALUOut.IN0
A[8] => Mult0.IN55
A[8] => Mod0.IN55
A[8] => LessThan0.IN56
A[8] => Add0.IN58
A[8] => Add1.IN56
A[8] => ALUOut.IN0
A[9] => Mult0.IN54
A[9] => Mod0.IN54
A[9] => LessThan0.IN55
A[9] => Add0.IN57
A[9] => Add1.IN55
A[9] => ALUOut.IN0
A[10] => Mult0.IN53
A[10] => Mod0.IN53
A[10] => LessThan0.IN54
A[10] => Add0.IN56
A[10] => Add1.IN54
A[10] => ALUOut.IN0
A[11] => Mult0.IN52
A[11] => Mod0.IN52
A[11] => LessThan0.IN53
A[11] => Add0.IN55
A[11] => Add1.IN53
A[11] => ALUOut.IN0
A[12] => Mult0.IN51
A[12] => Mod0.IN51
A[12] => LessThan0.IN52
A[12] => Add0.IN54
A[12] => Add1.IN52
A[12] => ALUOut.IN0
A[13] => Mult0.IN50
A[13] => Mod0.IN50
A[13] => LessThan0.IN51
A[13] => Add0.IN53
A[13] => Add1.IN51
A[13] => ALUOut.IN0
A[14] => Mult0.IN49
A[14] => Mod0.IN49
A[14] => LessThan0.IN50
A[14] => Add0.IN52
A[14] => Add1.IN50
A[14] => ALUOut.IN0
A[15] => Mult0.IN48
A[15] => Mod0.IN48
A[15] => LessThan0.IN49
A[15] => Add0.IN51
A[15] => Add1.IN49
A[15] => ALUOut.IN0
A[16] => Mult0.IN47
A[16] => Mod0.IN47
A[16] => LessThan0.IN48
A[16] => Add0.IN50
A[16] => Add1.IN48
A[16] => ALUOut.IN0
A[17] => Mult0.IN46
A[17] => Mod0.IN46
A[17] => LessThan0.IN47
A[17] => Add0.IN49
A[17] => Add1.IN47
A[17] => ALUOut.IN0
A[18] => Mult0.IN45
A[18] => Mod0.IN45
A[18] => LessThan0.IN46
A[18] => Add0.IN48
A[18] => Add1.IN46
A[18] => ALUOut.IN0
A[19] => Mult0.IN44
A[19] => Mod0.IN44
A[19] => LessThan0.IN45
A[19] => Add0.IN47
A[19] => Add1.IN45
A[19] => ALUOut.IN0
A[20] => Mult0.IN43
A[20] => Mod0.IN43
A[20] => LessThan0.IN44
A[20] => Add0.IN46
A[20] => Add1.IN44
A[20] => ALUOut.IN0
A[21] => Mult0.IN42
A[21] => Mod0.IN42
A[21] => LessThan0.IN43
A[21] => Add0.IN45
A[21] => Add1.IN43
A[21] => ALUOut.IN0
A[22] => Mult0.IN41
A[22] => Mod0.IN41
A[22] => LessThan0.IN42
A[22] => Add0.IN44
A[22] => Add1.IN42
A[22] => ALUOut.IN0
A[23] => Mult0.IN40
A[23] => Mod0.IN40
A[23] => LessThan0.IN41
A[23] => Add0.IN43
A[23] => Add1.IN41
A[23] => ALUOut.IN0
A[24] => Mult0.IN39
A[24] => Mod0.IN39
A[24] => LessThan0.IN40
A[24] => Add0.IN42
A[24] => Add1.IN40
A[24] => ALUOut.IN0
A[25] => Mult0.IN38
A[25] => Mod0.IN38
A[25] => LessThan0.IN39
A[25] => Add0.IN41
A[25] => Add1.IN39
A[25] => ALUOut.IN0
A[26] => Mult0.IN37
A[26] => Mod0.IN37
A[26] => LessThan0.IN38
A[26] => Add0.IN40
A[26] => Add1.IN38
A[26] => ALUOut.IN0
A[27] => Mult0.IN36
A[27] => Mod0.IN36
A[27] => LessThan0.IN37
A[27] => Add0.IN39
A[27] => Add1.IN37
A[27] => ALUOut.IN0
A[28] => Mult0.IN35
A[28] => Mod0.IN35
A[28] => LessThan0.IN36
A[28] => Add0.IN38
A[28] => Add1.IN36
A[28] => ALUOut.IN0
A[29] => Mult0.IN34
A[29] => Mod0.IN34
A[29] => LessThan0.IN35
A[29] => Add0.IN37
A[29] => Add1.IN35
A[29] => ALUOut.IN0
A[30] => Mult0.IN33
A[30] => Mod0.IN33
A[30] => LessThan0.IN34
A[30] => Add0.IN36
A[30] => Add1.IN34
A[30] => ALUOut.IN0
A[31] => Add0.IN1
A[31] => Add0.IN2
A[31] => Add1.IN33
A[31] => ALUOut.IN0
A[31] => Mult0.IN0
A[31] => Mod0.IN0
A[31] => LessThan0.IN1
B[0] => Add0.IN35
B[0] => ShiftLeft0.IN32
B[0] => ALUOut.IN1
B[0] => Mux15.IN13
B[0] => Mult0.IN32
B[0] => Mod0.IN32
B[0] => LessThan0.IN33
B[0] => Add1.IN32
B[1] => Add0.IN34
B[1] => ShiftLeft0.IN31
B[1] => ALUOut.IN1
B[1] => Mux14.IN13
B[1] => Mult0.IN31
B[1] => Mod0.IN31
B[1] => LessThan0.IN32
B[1] => Add1.IN31
B[2] => Add0.IN33
B[2] => ShiftLeft0.IN30
B[2] => ALUOut.IN1
B[2] => Mux13.IN13
B[2] => Mult0.IN30
B[2] => Mod0.IN30
B[2] => LessThan0.IN31
B[2] => Add1.IN30
B[3] => Add0.IN32
B[3] => ShiftLeft0.IN29
B[3] => ALUOut.IN1
B[3] => Mux12.IN13
B[3] => Mult0.IN29
B[3] => Mod0.IN29
B[3] => LessThan0.IN30
B[3] => Add1.IN29
B[4] => Add0.IN31
B[4] => ShiftLeft0.IN28
B[4] => ALUOut.IN1
B[4] => Mux11.IN13
B[4] => Mult0.IN28
B[4] => Mod0.IN28
B[4] => LessThan0.IN29
B[4] => Add1.IN28
B[5] => Add0.IN30
B[5] => ShiftLeft0.IN27
B[5] => ALUOut.IN1
B[5] => Mux10.IN13
B[5] => Mult0.IN27
B[5] => Mod0.IN27
B[5] => LessThan0.IN28
B[5] => Add1.IN27
B[6] => Add0.IN29
B[6] => ShiftLeft0.IN26
B[6] => ALUOut.IN1
B[6] => Mux9.IN13
B[6] => Mult0.IN26
B[6] => Mod0.IN26
B[6] => LessThan0.IN27
B[6] => Add1.IN26
B[7] => Add0.IN28
B[7] => ShiftLeft0.IN25
B[7] => ALUOut.IN1
B[7] => Mux8.IN13
B[7] => Mult0.IN25
B[7] => Mod0.IN25
B[7] => LessThan0.IN26
B[7] => Add1.IN25
B[8] => Add0.IN27
B[8] => ShiftLeft0.IN24
B[8] => ALUOut.IN1
B[8] => Mux7.IN13
B[8] => Mult0.IN24
B[8] => Mod0.IN24
B[8] => LessThan0.IN25
B[8] => Add1.IN24
B[9] => Add0.IN26
B[9] => ShiftLeft0.IN23
B[9] => ALUOut.IN1
B[9] => Mux6.IN13
B[9] => Mult0.IN23
B[9] => Mod0.IN23
B[9] => LessThan0.IN24
B[9] => Add1.IN23
B[10] => Add0.IN25
B[10] => ShiftLeft0.IN22
B[10] => ALUOut.IN1
B[10] => Mux5.IN13
B[10] => Mult0.IN22
B[10] => Mod0.IN22
B[10] => LessThan0.IN23
B[10] => Add1.IN22
B[11] => Add0.IN24
B[11] => ShiftLeft0.IN21
B[11] => ALUOut.IN1
B[11] => Mux4.IN13
B[11] => Mult0.IN21
B[11] => Mod0.IN21
B[11] => LessThan0.IN22
B[11] => Add1.IN21
B[12] => Add0.IN23
B[12] => ShiftLeft0.IN20
B[12] => ALUOut.IN1
B[12] => Mux3.IN13
B[12] => Mult0.IN20
B[12] => Mod0.IN20
B[12] => LessThan0.IN21
B[12] => Add1.IN20
B[13] => Add0.IN22
B[13] => ShiftLeft0.IN19
B[13] => ALUOut.IN1
B[13] => Mux2.IN13
B[13] => Mult0.IN19
B[13] => Mod0.IN19
B[13] => LessThan0.IN20
B[13] => Add1.IN19
B[14] => Add0.IN21
B[14] => ShiftLeft0.IN18
B[14] => ALUOut.IN1
B[14] => Mux1.IN13
B[14] => Mult0.IN18
B[14] => Mod0.IN18
B[14] => LessThan0.IN19
B[14] => Add1.IN18
B[15] => Add0.IN20
B[15] => ShiftLeft0.IN17
B[15] => ALUOut.IN1
B[15] => Mux0.IN13
B[15] => Mult0.IN17
B[15] => Mod0.IN17
B[15] => LessThan0.IN18
B[15] => Add1.IN17
B[16] => Add0.IN19
B[16] => ShiftLeft0.IN16
B[16] => ALUOut.IN1
B[16] => Mult0.IN16
B[16] => Mod0.IN16
B[16] => LessThan0.IN17
B[16] => Add1.IN16
B[17] => Add0.IN18
B[17] => ShiftLeft0.IN15
B[17] => ALUOut.IN1
B[17] => Mult0.IN15
B[17] => Mod0.IN15
B[17] => LessThan0.IN16
B[17] => Add1.IN15
B[18] => Add0.IN17
B[18] => ShiftLeft0.IN14
B[18] => ALUOut.IN1
B[18] => Mult0.IN14
B[18] => Mod0.IN14
B[18] => LessThan0.IN15
B[18] => Add1.IN14
B[19] => Add0.IN16
B[19] => ShiftLeft0.IN13
B[19] => ALUOut.IN1
B[19] => Mult0.IN13
B[19] => Mod0.IN13
B[19] => LessThan0.IN14
B[19] => Add1.IN13
B[20] => Add0.IN15
B[20] => ShiftLeft0.IN12
B[20] => ALUOut.IN1
B[20] => Mult0.IN12
B[20] => Mod0.IN12
B[20] => LessThan0.IN13
B[20] => Add1.IN12
B[21] => Add0.IN14
B[21] => ShiftLeft0.IN11
B[21] => ALUOut.IN1
B[21] => Mult0.IN11
B[21] => Mod0.IN11
B[21] => LessThan0.IN12
B[21] => Add1.IN11
B[22] => Add0.IN13
B[22] => ShiftLeft0.IN10
B[22] => ALUOut.IN1
B[22] => Mult0.IN10
B[22] => Mod0.IN10
B[22] => LessThan0.IN11
B[22] => Add1.IN10
B[23] => Add0.IN12
B[23] => ShiftLeft0.IN9
B[23] => ALUOut.IN1
B[23] => Mult0.IN9
B[23] => Mod0.IN9
B[23] => LessThan0.IN10
B[23] => Add1.IN9
B[24] => Add0.IN11
B[24] => ShiftLeft0.IN8
B[24] => ALUOut.IN1
B[24] => Mult0.IN8
B[24] => Mod0.IN8
B[24] => LessThan0.IN9
B[24] => Add1.IN8
B[25] => Add0.IN10
B[25] => ShiftLeft0.IN7
B[25] => ALUOut.IN1
B[25] => Mult0.IN7
B[25] => Mod0.IN7
B[25] => LessThan0.IN8
B[25] => Add1.IN7
B[26] => Add0.IN9
B[26] => ShiftLeft0.IN6
B[26] => ALUOut.IN1
B[26] => Mult0.IN6
B[26] => Mod0.IN6
B[26] => LessThan0.IN7
B[26] => Add1.IN6
B[27] => Add0.IN8
B[27] => ShiftLeft0.IN5
B[27] => ALUOut.IN1
B[27] => Mult0.IN5
B[27] => Mod0.IN5
B[27] => LessThan0.IN6
B[27] => Add1.IN5
B[28] => Add0.IN7
B[28] => ShiftLeft0.IN4
B[28] => ALUOut.IN1
B[28] => Mult0.IN4
B[28] => Mod0.IN4
B[28] => LessThan0.IN5
B[28] => Add1.IN4
B[29] => Add0.IN6
B[29] => ShiftLeft0.IN3
B[29] => ALUOut.IN1
B[29] => Mult0.IN3
B[29] => Mod0.IN3
B[29] => LessThan0.IN4
B[29] => Add1.IN3
B[30] => Add0.IN5
B[30] => ShiftLeft0.IN2
B[30] => ALUOut.IN1
B[30] => Mult0.IN2
B[30] => Mod0.IN2
B[30] => LessThan0.IN3
B[30] => Add1.IN2
B[31] => Add0.IN3
B[31] => Add0.IN4
B[31] => ShiftLeft0.IN1
B[31] => ALUOut.IN1
B[31] => Mult0.IN1
B[31] => Mod0.IN1
B[31] => LessThan0.IN2
B[31] => Add1.IN1
Shamt[0] => ShiftLeft0.IN37
Shamt[1] => ShiftLeft0.IN36
Shamt[2] => ShiftLeft0.IN35
Shamt[3] => ShiftLeft0.IN34
Shamt[4] => ShiftLeft0.IN33
ALUOp[0] => Mux0.IN17
ALUOp[0] => Mux1.IN17
ALUOp[0] => Mux2.IN17
ALUOp[0] => Mux3.IN17
ALUOp[0] => Mux4.IN17
ALUOp[0] => Mux5.IN17
ALUOp[0] => Mux6.IN17
ALUOp[0] => Mux7.IN17
ALUOp[0] => Mux8.IN17
ALUOp[0] => Mux9.IN17
ALUOp[0] => Mux10.IN17
ALUOp[0] => Mux11.IN17
ALUOp[0] => Mux12.IN17
ALUOp[0] => Mux13.IN17
ALUOp[0] => Mux14.IN17
ALUOp[0] => Mux15.IN17
ALUOp[0] => Mux16.IN17
ALUOp[0] => Mux17.IN17
ALUOp[0] => Mux18.IN17
ALUOp[0] => Mux19.IN17
ALUOp[0] => Mux20.IN17
ALUOp[0] => Mux21.IN17
ALUOp[0] => Mux22.IN17
ALUOp[0] => Mux23.IN17
ALUOp[0] => Mux24.IN17
ALUOp[0] => Mux25.IN17
ALUOp[0] => Mux26.IN17
ALUOp[0] => Mux27.IN17
ALUOp[0] => Mux28.IN17
ALUOp[0] => Mux29.IN17
ALUOp[0] => Mux30.IN17
ALUOp[0] => Mux31.IN17
ALUOp[0] => Decoder0.IN3
ALUOp[0] => Equal0.IN7
ALUOp[1] => Mux0.IN16
ALUOp[1] => Mux1.IN16
ALUOp[1] => Mux2.IN16
ALUOp[1] => Mux3.IN16
ALUOp[1] => Mux4.IN16
ALUOp[1] => Mux5.IN16
ALUOp[1] => Mux6.IN16
ALUOp[1] => Mux7.IN16
ALUOp[1] => Mux8.IN16
ALUOp[1] => Mux9.IN16
ALUOp[1] => Mux10.IN16
ALUOp[1] => Mux11.IN16
ALUOp[1] => Mux12.IN16
ALUOp[1] => Mux13.IN16
ALUOp[1] => Mux14.IN16
ALUOp[1] => Mux15.IN16
ALUOp[1] => Mux16.IN16
ALUOp[1] => Mux17.IN16
ALUOp[1] => Mux18.IN16
ALUOp[1] => Mux19.IN16
ALUOp[1] => Mux20.IN16
ALUOp[1] => Mux21.IN16
ALUOp[1] => Mux22.IN16
ALUOp[1] => Mux23.IN16
ALUOp[1] => Mux24.IN16
ALUOp[1] => Mux25.IN16
ALUOp[1] => Mux26.IN16
ALUOp[1] => Mux27.IN16
ALUOp[1] => Mux28.IN16
ALUOp[1] => Mux29.IN16
ALUOp[1] => Mux30.IN16
ALUOp[1] => Mux31.IN16
ALUOp[1] => Decoder0.IN2
ALUOp[1] => Equal0.IN6
ALUOp[2] => Mux0.IN15
ALUOp[2] => Mux1.IN15
ALUOp[2] => Mux2.IN15
ALUOp[2] => Mux3.IN15
ALUOp[2] => Mux4.IN15
ALUOp[2] => Mux5.IN15
ALUOp[2] => Mux6.IN15
ALUOp[2] => Mux7.IN15
ALUOp[2] => Mux8.IN15
ALUOp[2] => Mux9.IN15
ALUOp[2] => Mux10.IN15
ALUOp[2] => Mux11.IN15
ALUOp[2] => Mux12.IN15
ALUOp[2] => Mux13.IN15
ALUOp[2] => Mux14.IN15
ALUOp[2] => Mux15.IN15
ALUOp[2] => Mux16.IN15
ALUOp[2] => Mux17.IN15
ALUOp[2] => Mux18.IN15
ALUOp[2] => Mux19.IN15
ALUOp[2] => Mux20.IN15
ALUOp[2] => Mux21.IN15
ALUOp[2] => Mux22.IN15
ALUOp[2] => Mux23.IN15
ALUOp[2] => Mux24.IN15
ALUOp[2] => Mux25.IN15
ALUOp[2] => Mux26.IN15
ALUOp[2] => Mux27.IN15
ALUOp[2] => Mux28.IN15
ALUOp[2] => Mux29.IN15
ALUOp[2] => Mux30.IN15
ALUOp[2] => Mux31.IN15
ALUOp[2] => Decoder0.IN1
ALUOp[2] => Equal0.IN5
ALUOp[3] => Mux0.IN14
ALUOp[3] => Mux1.IN14
ALUOp[3] => Mux2.IN14
ALUOp[3] => Mux3.IN14
ALUOp[3] => Mux4.IN14
ALUOp[3] => Mux5.IN14
ALUOp[3] => Mux6.IN14
ALUOp[3] => Mux7.IN14
ALUOp[3] => Mux8.IN14
ALUOp[3] => Mux9.IN14
ALUOp[3] => Mux10.IN14
ALUOp[3] => Mux11.IN14
ALUOp[3] => Mux12.IN14
ALUOp[3] => Mux13.IN14
ALUOp[3] => Mux14.IN14
ALUOp[3] => Mux15.IN14
ALUOp[3] => Mux16.IN14
ALUOp[3] => Mux17.IN14
ALUOp[3] => Mux18.IN14
ALUOp[3] => Mux19.IN14
ALUOp[3] => Mux20.IN14
ALUOp[3] => Mux21.IN14
ALUOp[3] => Mux22.IN14
ALUOp[3] => Mux23.IN14
ALUOp[3] => Mux24.IN14
ALUOp[3] => Mux25.IN14
ALUOp[3] => Mux26.IN14
ALUOp[3] => Mux27.IN14
ALUOp[3] => Mux28.IN14
ALUOp[3] => Mux29.IN14
ALUOp[3] => Mux30.IN14
ALUOp[3] => Mux31.IN14
ALUOp[3] => Decoder0.IN0
ALUOp[3] => Equal0.IN4
ALUOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ZERO <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
NEGATIVE <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
CARRY <= CARRY$latch.DB_MAX_OUTPUT_PORT_TYPE
OVERFLOW <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
UNDERFLOW <= Equal3.DB_MAX_OUTPUT_PORT_TYPE


|Processor|EX_Block:exblock|EX_MEM_Stage:ExMem
Clock => MEM_Instruction[0]~reg0.CLK
Clock => MEM_Instruction[1]~reg0.CLK
Clock => MEM_Instruction[2]~reg0.CLK
Clock => MEM_Instruction[3]~reg0.CLK
Clock => MEM_Instruction[4]~reg0.CLK
Clock => MEM_Instruction[5]~reg0.CLK
Clock => MEM_Instruction[6]~reg0.CLK
Clock => MEM_Instruction[7]~reg0.CLK
Clock => MEM_Instruction[8]~reg0.CLK
Clock => MEM_Instruction[9]~reg0.CLK
Clock => MEM_Instruction[10]~reg0.CLK
Clock => MEM_Instruction[11]~reg0.CLK
Clock => MEM_Instruction[12]~reg0.CLK
Clock => MEM_Instruction[13]~reg0.CLK
Clock => MEM_Instruction[14]~reg0.CLK
Clock => MEM_Instruction[15]~reg0.CLK
Clock => MEM_Instruction[16]~reg0.CLK
Clock => MEM_Instruction[17]~reg0.CLK
Clock => MEM_Instruction[18]~reg0.CLK
Clock => MEM_Instruction[19]~reg0.CLK
Clock => MEM_Instruction[20]~reg0.CLK
Clock => MEM_Instruction[21]~reg0.CLK
Clock => MEM_Instruction[22]~reg0.CLK
Clock => MEM_Instruction[23]~reg0.CLK
Clock => MEM_Instruction[24]~reg0.CLK
Clock => MEM_Instruction[25]~reg0.CLK
Clock => MEM_Instruction[26]~reg0.CLK
Clock => MEM_Instruction[27]~reg0.CLK
Clock => MEM_Instruction[28]~reg0.CLK
Clock => MEM_Instruction[29]~reg0.CLK
Clock => MEM_Instruction[30]~reg0.CLK
Clock => MEM_Instruction[31]~reg0.CLK
Clock => MEM_MemWrite~reg0.CLK
Clock => MEM_MemRead~reg0.CLK
Clock => MEM_MemtoReg~reg0.CLK
Clock => MEM_RegWrite~reg0.CLK
Clock => MEM_RdReg[0]~reg0.CLK
Clock => MEM_RdReg[1]~reg0.CLK
Clock => MEM_RdReg[2]~reg0.CLK
Clock => MEM_RdReg[3]~reg0.CLK
Clock => MEM_RdReg[4]~reg0.CLK
Clock => MEM_RtData[0]~reg0.CLK
Clock => MEM_RtData[1]~reg0.CLK
Clock => MEM_RtData[2]~reg0.CLK
Clock => MEM_RtData[3]~reg0.CLK
Clock => MEM_RtData[4]~reg0.CLK
Clock => MEM_RtData[5]~reg0.CLK
Clock => MEM_RtData[6]~reg0.CLK
Clock => MEM_RtData[7]~reg0.CLK
Clock => MEM_RtData[8]~reg0.CLK
Clock => MEM_RtData[9]~reg0.CLK
Clock => MEM_RtData[10]~reg0.CLK
Clock => MEM_RtData[11]~reg0.CLK
Clock => MEM_RtData[12]~reg0.CLK
Clock => MEM_RtData[13]~reg0.CLK
Clock => MEM_RtData[14]~reg0.CLK
Clock => MEM_RtData[15]~reg0.CLK
Clock => MEM_RtData[16]~reg0.CLK
Clock => MEM_RtData[17]~reg0.CLK
Clock => MEM_RtData[18]~reg0.CLK
Clock => MEM_RtData[19]~reg0.CLK
Clock => MEM_RtData[20]~reg0.CLK
Clock => MEM_RtData[21]~reg0.CLK
Clock => MEM_RtData[22]~reg0.CLK
Clock => MEM_RtData[23]~reg0.CLK
Clock => MEM_RtData[24]~reg0.CLK
Clock => MEM_RtData[25]~reg0.CLK
Clock => MEM_RtData[26]~reg0.CLK
Clock => MEM_RtData[27]~reg0.CLK
Clock => MEM_RtData[28]~reg0.CLK
Clock => MEM_RtData[29]~reg0.CLK
Clock => MEM_RtData[30]~reg0.CLK
Clock => MEM_RtData[31]~reg0.CLK
Clock => MEM_ALUOut[0]~reg0.CLK
Clock => MEM_ALUOut[1]~reg0.CLK
Clock => MEM_ALUOut[2]~reg0.CLK
Clock => MEM_ALUOut[3]~reg0.CLK
Clock => MEM_ALUOut[4]~reg0.CLK
Clock => MEM_ALUOut[5]~reg0.CLK
Clock => MEM_ALUOut[6]~reg0.CLK
Clock => MEM_ALUOut[7]~reg0.CLK
Clock => MEM_ALUOut[8]~reg0.CLK
Clock => MEM_ALUOut[9]~reg0.CLK
Clock => MEM_ALUOut[10]~reg0.CLK
Clock => MEM_ALUOut[11]~reg0.CLK
Clock => MEM_ALUOut[12]~reg0.CLK
Clock => MEM_ALUOut[13]~reg0.CLK
Clock => MEM_ALUOut[14]~reg0.CLK
Clock => MEM_ALUOut[15]~reg0.CLK
Clock => MEM_ALUOut[16]~reg0.CLK
Clock => MEM_ALUOut[17]~reg0.CLK
Clock => MEM_ALUOut[18]~reg0.CLK
Clock => MEM_ALUOut[19]~reg0.CLK
Clock => MEM_ALUOut[20]~reg0.CLK
Clock => MEM_ALUOut[21]~reg0.CLK
Clock => MEM_ALUOut[22]~reg0.CLK
Clock => MEM_ALUOut[23]~reg0.CLK
Clock => MEM_ALUOut[24]~reg0.CLK
Clock => MEM_ALUOut[25]~reg0.CLK
Clock => MEM_ALUOut[26]~reg0.CLK
Clock => MEM_ALUOut[27]~reg0.CLK
Clock => MEM_ALUOut[28]~reg0.CLK
Clock => MEM_ALUOut[29]~reg0.CLK
Clock => MEM_ALUOut[30]~reg0.CLK
Clock => MEM_ALUOut[31]~reg0.CLK
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_ALUOut.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RtData.OUTPUTSELECT
Reset => MEM_RdReg.OUTPUTSELECT
Reset => MEM_RdReg.OUTPUTSELECT
Reset => MEM_RdReg.OUTPUTSELECT
Reset => MEM_RdReg.OUTPUTSELECT
Reset => MEM_RdReg.OUTPUTSELECT
Reset => MEM_RegWrite.OUTPUTSELECT
Reset => MEM_MemtoReg.OUTPUTSELECT
Reset => MEM_MemRead.OUTPUTSELECT
Reset => MEM_MemWrite.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
Reset => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_RegWrite.OUTPUTSELECT
EXMEMWrite => MEM_MemtoReg.OUTPUTSELECT
EXMEMWrite => MEM_MemRead.OUTPUTSELECT
EXMEMWrite => MEM_MemWrite.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_ALUOut.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RtData.OUTPUTSELECT
EXMEMWrite => MEM_RdReg.OUTPUTSELECT
EXMEMWrite => MEM_RdReg.OUTPUTSELECT
EXMEMWrite => MEM_RdReg.OUTPUTSELECT
EXMEMWrite => MEM_RdReg.OUTPUTSELECT
EXMEMWrite => MEM_RdReg.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EXMEMWrite => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_ALUOut.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RtData.OUTPUTSELECT
EX_Flush => MEM_RdReg.OUTPUTSELECT
EX_Flush => MEM_RdReg.OUTPUTSELECT
EX_Flush => MEM_RdReg.OUTPUTSELECT
EX_Flush => MEM_RdReg.OUTPUTSELECT
EX_Flush => MEM_RdReg.OUTPUTSELECT
EX_Flush => MEM_RegWrite.OUTPUTSELECT
EX_Flush => MEM_MemtoReg.OUTPUTSELECT
EX_Flush => MEM_MemRead.OUTPUTSELECT
EX_Flush => MEM_MemWrite.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_Flush => MEM_Instruction.OUTPUTSELECT
EX_RegWrite => MEM_RegWrite.DATAA
EX_MemtoReg => MEM_MemtoReg.DATAA
EX_MemRead => MEM_MemRead.DATAA
EX_MemWrite => MEM_MemWrite.DATAA
EX_ALUOut[0] => MEM_ALUOut.DATAA
EX_ALUOut[1] => MEM_ALUOut.DATAA
EX_ALUOut[2] => MEM_ALUOut.DATAA
EX_ALUOut[3] => MEM_ALUOut.DATAA
EX_ALUOut[4] => MEM_ALUOut.DATAA
EX_ALUOut[5] => MEM_ALUOut.DATAA
EX_ALUOut[6] => MEM_ALUOut.DATAA
EX_ALUOut[7] => MEM_ALUOut.DATAA
EX_ALUOut[8] => MEM_ALUOut.DATAA
EX_ALUOut[9] => MEM_ALUOut.DATAA
EX_ALUOut[10] => MEM_ALUOut.DATAA
EX_ALUOut[11] => MEM_ALUOut.DATAA
EX_ALUOut[12] => MEM_ALUOut.DATAA
EX_ALUOut[13] => MEM_ALUOut.DATAA
EX_ALUOut[14] => MEM_ALUOut.DATAA
EX_ALUOut[15] => MEM_ALUOut.DATAA
EX_ALUOut[16] => MEM_ALUOut.DATAA
EX_ALUOut[17] => MEM_ALUOut.DATAA
EX_ALUOut[18] => MEM_ALUOut.DATAA
EX_ALUOut[19] => MEM_ALUOut.DATAA
EX_ALUOut[20] => MEM_ALUOut.DATAA
EX_ALUOut[21] => MEM_ALUOut.DATAA
EX_ALUOut[22] => MEM_ALUOut.DATAA
EX_ALUOut[23] => MEM_ALUOut.DATAA
EX_ALUOut[24] => MEM_ALUOut.DATAA
EX_ALUOut[25] => MEM_ALUOut.DATAA
EX_ALUOut[26] => MEM_ALUOut.DATAA
EX_ALUOut[27] => MEM_ALUOut.DATAA
EX_ALUOut[28] => MEM_ALUOut.DATAA
EX_ALUOut[29] => MEM_ALUOut.DATAA
EX_ALUOut[30] => MEM_ALUOut.DATAA
EX_ALUOut[31] => MEM_ALUOut.DATAA
EX_RtData[0] => MEM_RtData.DATAA
EX_RtData[1] => MEM_RtData.DATAA
EX_RtData[2] => MEM_RtData.DATAA
EX_RtData[3] => MEM_RtData.DATAA
EX_RtData[4] => MEM_RtData.DATAA
EX_RtData[5] => MEM_RtData.DATAA
EX_RtData[6] => MEM_RtData.DATAA
EX_RtData[7] => MEM_RtData.DATAA
EX_RtData[8] => MEM_RtData.DATAA
EX_RtData[9] => MEM_RtData.DATAA
EX_RtData[10] => MEM_RtData.DATAA
EX_RtData[11] => MEM_RtData.DATAA
EX_RtData[12] => MEM_RtData.DATAA
EX_RtData[13] => MEM_RtData.DATAA
EX_RtData[14] => MEM_RtData.DATAA
EX_RtData[15] => MEM_RtData.DATAA
EX_RtData[16] => MEM_RtData.DATAA
EX_RtData[17] => MEM_RtData.DATAA
EX_RtData[18] => MEM_RtData.DATAA
EX_RtData[19] => MEM_RtData.DATAA
EX_RtData[20] => MEM_RtData.DATAA
EX_RtData[21] => MEM_RtData.DATAA
EX_RtData[22] => MEM_RtData.DATAA
EX_RtData[23] => MEM_RtData.DATAA
EX_RtData[24] => MEM_RtData.DATAA
EX_RtData[25] => MEM_RtData.DATAA
EX_RtData[26] => MEM_RtData.DATAA
EX_RtData[27] => MEM_RtData.DATAA
EX_RtData[28] => MEM_RtData.DATAA
EX_RtData[29] => MEM_RtData.DATAA
EX_RtData[30] => MEM_RtData.DATAA
EX_RtData[31] => MEM_RtData.DATAA
EX_RdReg[0] => MEM_RdReg.DATAA
EX_RdReg[1] => MEM_RdReg.DATAA
EX_RdReg[2] => MEM_RdReg.DATAA
EX_RdReg[3] => MEM_RdReg.DATAA
EX_RdReg[4] => MEM_RdReg.DATAA
EX_Instruction[0] => MEM_Instruction.DATAA
EX_Instruction[1] => MEM_Instruction.DATAA
EX_Instruction[2] => MEM_Instruction.DATAA
EX_Instruction[3] => MEM_Instruction.DATAA
EX_Instruction[4] => MEM_Instruction.DATAA
EX_Instruction[5] => MEM_Instruction.DATAA
EX_Instruction[6] => MEM_Instruction.DATAA
EX_Instruction[7] => MEM_Instruction.DATAA
EX_Instruction[8] => MEM_Instruction.DATAA
EX_Instruction[9] => MEM_Instruction.DATAA
EX_Instruction[10] => MEM_Instruction.DATAA
EX_Instruction[11] => MEM_Instruction.DATAA
EX_Instruction[12] => MEM_Instruction.DATAA
EX_Instruction[13] => MEM_Instruction.DATAA
EX_Instruction[14] => MEM_Instruction.DATAA
EX_Instruction[15] => MEM_Instruction.DATAA
EX_Instruction[16] => MEM_Instruction.DATAA
EX_Instruction[17] => MEM_Instruction.DATAA
EX_Instruction[18] => MEM_Instruction.DATAA
EX_Instruction[19] => MEM_Instruction.DATAA
EX_Instruction[20] => MEM_Instruction.DATAA
EX_Instruction[21] => MEM_Instruction.DATAA
EX_Instruction[22] => MEM_Instruction.DATAA
EX_Instruction[23] => MEM_Instruction.DATAA
EX_Instruction[24] => MEM_Instruction.DATAA
EX_Instruction[25] => MEM_Instruction.DATAA
EX_Instruction[26] => MEM_Instruction.DATAA
EX_Instruction[27] => MEM_Instruction.DATAA
EX_Instruction[28] => MEM_Instruction.DATAA
EX_Instruction[29] => MEM_Instruction.DATAA
EX_Instruction[30] => MEM_Instruction.DATAA
EX_Instruction[31] => MEM_Instruction.DATAA
MEM_ALUOut[0] <= MEM_ALUOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[1] <= MEM_ALUOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[2] <= MEM_ALUOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[3] <= MEM_ALUOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[4] <= MEM_ALUOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[5] <= MEM_ALUOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[6] <= MEM_ALUOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[7] <= MEM_ALUOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[8] <= MEM_ALUOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[9] <= MEM_ALUOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[10] <= MEM_ALUOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[11] <= MEM_ALUOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[12] <= MEM_ALUOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[13] <= MEM_ALUOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[14] <= MEM_ALUOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[15] <= MEM_ALUOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[16] <= MEM_ALUOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[17] <= MEM_ALUOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[18] <= MEM_ALUOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[19] <= MEM_ALUOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[20] <= MEM_ALUOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[21] <= MEM_ALUOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[22] <= MEM_ALUOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[23] <= MEM_ALUOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[24] <= MEM_ALUOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[25] <= MEM_ALUOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[26] <= MEM_ALUOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[27] <= MEM_ALUOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[28] <= MEM_ALUOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[29] <= MEM_ALUOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[30] <= MEM_ALUOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_ALUOut[31] <= MEM_ALUOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[0] <= MEM_RtData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[1] <= MEM_RtData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[2] <= MEM_RtData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[3] <= MEM_RtData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[4] <= MEM_RtData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[5] <= MEM_RtData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[6] <= MEM_RtData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[7] <= MEM_RtData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[8] <= MEM_RtData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[9] <= MEM_RtData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[10] <= MEM_RtData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[11] <= MEM_RtData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[12] <= MEM_RtData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[13] <= MEM_RtData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[14] <= MEM_RtData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[15] <= MEM_RtData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[16] <= MEM_RtData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[17] <= MEM_RtData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[18] <= MEM_RtData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[19] <= MEM_RtData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[20] <= MEM_RtData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[21] <= MEM_RtData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[22] <= MEM_RtData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[23] <= MEM_RtData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[24] <= MEM_RtData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[25] <= MEM_RtData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[26] <= MEM_RtData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[27] <= MEM_RtData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[28] <= MEM_RtData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[29] <= MEM_RtData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[30] <= MEM_RtData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RtData[31] <= MEM_RtData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RdReg[0] <= MEM_RdReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RdReg[1] <= MEM_RdReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RdReg[2] <= MEM_RdReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RdReg[3] <= MEM_RdReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RdReg[4] <= MEM_RdReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_RegWrite <= MEM_RegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_MemtoReg <= MEM_MemtoReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_MemRead <= MEM_MemRead~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_MemWrite <= MEM_MemWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[0] <= MEM_Instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[1] <= MEM_Instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[2] <= MEM_Instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[3] <= MEM_Instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[4] <= MEM_Instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[5] <= MEM_Instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[6] <= MEM_Instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[7] <= MEM_Instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[8] <= MEM_Instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[9] <= MEM_Instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[10] <= MEM_Instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[11] <= MEM_Instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[12] <= MEM_Instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[13] <= MEM_Instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[14] <= MEM_Instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[15] <= MEM_Instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[16] <= MEM_Instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[17] <= MEM_Instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[18] <= MEM_Instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[19] <= MEM_Instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[20] <= MEM_Instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[21] <= MEM_Instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[22] <= MEM_Instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[23] <= MEM_Instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[24] <= MEM_Instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[25] <= MEM_Instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[26] <= MEM_Instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[27] <= MEM_Instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[28] <= MEM_Instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[29] <= MEM_Instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[30] <= MEM_Instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_Instruction[31] <= MEM_Instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|MEM_Block:memblock
Clock => Clock.IN1
Reset => Reset.IN1
MEM_ALUOut[0] => MEM_ALUOut[0].IN1
MEM_ALUOut[1] => MEM_ALUOut[1].IN1
MEM_ALUOut[2] => MEM_ALUOut[2].IN1
MEM_ALUOut[3] => MEM_ALUOut[3].IN1
MEM_ALUOut[4] => MEM_ALUOut[4].IN1
MEM_ALUOut[5] => MEM_ALUOut[5].IN1
MEM_ALUOut[6] => MEM_ALUOut[6].IN1
MEM_ALUOut[7] => MEM_ALUOut[7].IN1
MEM_ALUOut[8] => MEM_ALUOut[8].IN1
MEM_ALUOut[9] => MEM_ALUOut[9].IN1
MEM_ALUOut[10] => MEM_ALUOut[10].IN1
MEM_ALUOut[11] => MEM_ALUOut[11].IN1
MEM_ALUOut[12] => MEM_ALUOut[12].IN1
MEM_ALUOut[13] => MEM_ALUOut[13].IN1
MEM_ALUOut[14] => MEM_ALUOut[14].IN1
MEM_ALUOut[15] => MEM_ALUOut[15].IN1
MEM_ALUOut[16] => MEM_ALUOut[16].IN1
MEM_ALUOut[17] => MEM_ALUOut[17].IN1
MEM_ALUOut[18] => MEM_ALUOut[18].IN1
MEM_ALUOut[19] => MEM_ALUOut[19].IN1
MEM_ALUOut[20] => MEM_ALUOut[20].IN1
MEM_ALUOut[21] => MEM_ALUOut[21].IN1
MEM_ALUOut[22] => MEM_ALUOut[22].IN1
MEM_ALUOut[23] => MEM_ALUOut[23].IN1
MEM_ALUOut[24] => MEM_ALUOut[24].IN1
MEM_ALUOut[25] => MEM_ALUOut[25].IN1
MEM_ALUOut[26] => MEM_ALUOut[26].IN1
MEM_ALUOut[27] => MEM_ALUOut[27].IN1
MEM_ALUOut[28] => MEM_ALUOut[28].IN1
MEM_ALUOut[29] => MEM_ALUOut[29].IN1
MEM_ALUOut[30] => MEM_ALUOut[30].IN1
MEM_ALUOut[31] => MEM_ALUOut[31].IN1
MEM_RtData[0] => ~NO_FANOUT~
MEM_RtData[1] => ~NO_FANOUT~
MEM_RtData[2] => ~NO_FANOUT~
MEM_RtData[3] => ~NO_FANOUT~
MEM_RtData[4] => ~NO_FANOUT~
MEM_RtData[5] => ~NO_FANOUT~
MEM_RtData[6] => ~NO_FANOUT~
MEM_RtData[7] => ~NO_FANOUT~
MEM_RtData[8] => ~NO_FANOUT~
MEM_RtData[9] => ~NO_FANOUT~
MEM_RtData[10] => ~NO_FANOUT~
MEM_RtData[11] => ~NO_FANOUT~
MEM_RtData[12] => ~NO_FANOUT~
MEM_RtData[13] => ~NO_FANOUT~
MEM_RtData[14] => ~NO_FANOUT~
MEM_RtData[15] => ~NO_FANOUT~
MEM_RtData[16] => ~NO_FANOUT~
MEM_RtData[17] => ~NO_FANOUT~
MEM_RtData[18] => ~NO_FANOUT~
MEM_RtData[19] => ~NO_FANOUT~
MEM_RtData[20] => ~NO_FANOUT~
MEM_RtData[21] => ~NO_FANOUT~
MEM_RtData[22] => ~NO_FANOUT~
MEM_RtData[23] => ~NO_FANOUT~
MEM_RtData[24] => ~NO_FANOUT~
MEM_RtData[25] => ~NO_FANOUT~
MEM_RtData[26] => ~NO_FANOUT~
MEM_RtData[27] => ~NO_FANOUT~
MEM_RtData[28] => ~NO_FANOUT~
MEM_RtData[29] => ~NO_FANOUT~
MEM_RtData[30] => ~NO_FANOUT~
MEM_RtData[31] => ~NO_FANOUT~
MEM_Instruction[0] => MEM_Instruction[0].IN1
MEM_Instruction[1] => MEM_Instruction[1].IN1
MEM_Instruction[2] => MEM_Instruction[2].IN1
MEM_Instruction[3] => MEM_Instruction[3].IN1
MEM_Instruction[4] => MEM_Instruction[4].IN1
MEM_Instruction[5] => MEM_Instruction[5].IN1
MEM_Instruction[6] => MEM_Instruction[6].IN1
MEM_Instruction[7] => MEM_Instruction[7].IN1
MEM_Instruction[8] => MEM_Instruction[8].IN1
MEM_Instruction[9] => MEM_Instruction[9].IN1
MEM_Instruction[10] => MEM_Instruction[10].IN1
MEM_Instruction[11] => MEM_Instruction[11].IN1
MEM_Instruction[12] => MEM_Instruction[12].IN1
MEM_Instruction[13] => MEM_Instruction[13].IN1
MEM_Instruction[14] => MEM_Instruction[14].IN1
MEM_Instruction[15] => MEM_Instruction[15].IN1
MEM_Instruction[16] => MEM_Instruction[16].IN1
MEM_Instruction[17] => MEM_Instruction[17].IN1
MEM_Instruction[18] => MEM_Instruction[18].IN1
MEM_Instruction[19] => MEM_Instruction[19].IN1
MEM_Instruction[20] => MEM_Instruction[20].IN1
MEM_Instruction[21] => MEM_Instruction[21].IN1
MEM_Instruction[22] => MEM_Instruction[22].IN1
MEM_Instruction[23] => MEM_Instruction[23].IN1
MEM_Instruction[24] => MEM_Instruction[24].IN1
MEM_Instruction[25] => MEM_Instruction[25].IN1
MEM_Instruction[26] => MEM_Instruction[26].IN1
MEM_Instruction[27] => MEM_Instruction[27].IN1
MEM_Instruction[28] => MEM_Instruction[28].IN1
MEM_Instruction[29] => MEM_Instruction[29].IN1
MEM_Instruction[30] => MEM_Instruction[30].IN1
MEM_Instruction[31] => MEM_Instruction[31].IN1
MEM_DestReg[0] => MEM_DestReg[0].IN1
MEM_DestReg[1] => MEM_DestReg[1].IN1
MEM_DestReg[2] => MEM_DestReg[2].IN1
MEM_DestReg[3] => MEM_DestReg[3].IN1
MEM_DestReg[4] => MEM_DestReg[4].IN1
MEM_RegWrite => MEM_RegWrite.IN1
MEM_MemtoReg => MEM_MemtoReg.IN1
MEM_MemRead => ~NO_FANOUT~
MEM_MemWrite => ~NO_FANOUT~
Mem_ReadData[0] => Mem_ReadData[0].IN1
Mem_ReadData[1] => Mem_ReadData[1].IN1
Mem_ReadData[2] => Mem_ReadData[2].IN1
Mem_ReadData[3] => Mem_ReadData[3].IN1
Mem_ReadData[4] => Mem_ReadData[4].IN1
Mem_ReadData[5] => Mem_ReadData[5].IN1
Mem_ReadData[6] => Mem_ReadData[6].IN1
Mem_ReadData[7] => Mem_ReadData[7].IN1
Mem_ReadData[8] => Mem_ReadData[8].IN1
Mem_ReadData[9] => Mem_ReadData[9].IN1
Mem_ReadData[10] => Mem_ReadData[10].IN1
Mem_ReadData[11] => Mem_ReadData[11].IN1
Mem_ReadData[12] => Mem_ReadData[12].IN1
Mem_ReadData[13] => Mem_ReadData[13].IN1
Mem_ReadData[14] => Mem_ReadData[14].IN1
Mem_ReadData[15] => Mem_ReadData[15].IN1
Mem_ReadData[16] => Mem_ReadData[16].IN1
Mem_ReadData[17] => Mem_ReadData[17].IN1
Mem_ReadData[18] => Mem_ReadData[18].IN1
Mem_ReadData[19] => Mem_ReadData[19].IN1
Mem_ReadData[20] => Mem_ReadData[20].IN1
Mem_ReadData[21] => Mem_ReadData[21].IN1
Mem_ReadData[22] => Mem_ReadData[22].IN1
Mem_ReadData[23] => Mem_ReadData[23].IN1
Mem_ReadData[24] => Mem_ReadData[24].IN1
Mem_ReadData[25] => Mem_ReadData[25].IN1
Mem_ReadData[26] => Mem_ReadData[26].IN1
Mem_ReadData[27] => Mem_ReadData[27].IN1
Mem_ReadData[28] => Mem_ReadData[28].IN1
Mem_ReadData[29] => Mem_ReadData[29].IN1
Mem_ReadData[30] => Mem_ReadData[30].IN1
Mem_ReadData[31] => Mem_ReadData[31].IN1
WB_MemData[0] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[1] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[2] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[3] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[4] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[5] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[6] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[7] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[8] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[9] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[10] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[11] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[12] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[13] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[14] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[15] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[16] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[17] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[18] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[19] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[20] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[21] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[22] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[23] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[24] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[25] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[26] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[27] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[28] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[29] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[30] <= MEM_WB_Stage:MemWb.WB_MemData
WB_MemData[31] <= MEM_WB_Stage:MemWb.WB_MemData
WB_ALUOut[0] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[1] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[2] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[3] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[4] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[5] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[6] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[7] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[8] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[9] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[10] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[11] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[12] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[13] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[14] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[15] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[16] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[17] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[18] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[19] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[20] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[21] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[22] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[23] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[24] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[25] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[26] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[27] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[28] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[29] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[30] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_ALUOut[31] <= MEM_WB_Stage:MemWb.WB_ALUOut
WB_Instruction[0] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[1] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[2] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[3] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[4] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[5] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[6] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[7] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[8] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[9] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[10] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[11] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[12] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[13] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[14] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[15] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[16] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[17] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[18] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[19] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[20] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[21] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[22] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[23] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[24] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[25] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[26] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[27] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[28] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[29] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[30] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_Instruction[31] <= MEM_WB_Stage:MemWb.WB_Instruction
WB_DestReg[0] <= MEM_WB_Stage:MemWb.WB_RdReg
WB_DestReg[1] <= MEM_WB_Stage:MemWb.WB_RdReg
WB_DestReg[2] <= MEM_WB_Stage:MemWb.WB_RdReg
WB_DestReg[3] <= MEM_WB_Stage:MemWb.WB_RdReg
WB_DestReg[4] <= MEM_WB_Stage:MemWb.WB_RdReg
WB_RegWrite <= MEM_WB_Stage:MemWb.WB_RegWrite
WB_MemtoReg <= MEM_WB_Stage:MemWb.WB_MemtoReg


|Processor|MEM_Block:memblock|MEM_WB_Stage:MemWb
Clock => WB_Instruction[0]~reg0.CLK
Clock => WB_Instruction[1]~reg0.CLK
Clock => WB_Instruction[2]~reg0.CLK
Clock => WB_Instruction[3]~reg0.CLK
Clock => WB_Instruction[4]~reg0.CLK
Clock => WB_Instruction[5]~reg0.CLK
Clock => WB_Instruction[6]~reg0.CLK
Clock => WB_Instruction[7]~reg0.CLK
Clock => WB_Instruction[8]~reg0.CLK
Clock => WB_Instruction[9]~reg0.CLK
Clock => WB_Instruction[10]~reg0.CLK
Clock => WB_Instruction[11]~reg0.CLK
Clock => WB_Instruction[12]~reg0.CLK
Clock => WB_Instruction[13]~reg0.CLK
Clock => WB_Instruction[14]~reg0.CLK
Clock => WB_Instruction[15]~reg0.CLK
Clock => WB_Instruction[16]~reg0.CLK
Clock => WB_Instruction[17]~reg0.CLK
Clock => WB_Instruction[18]~reg0.CLK
Clock => WB_Instruction[19]~reg0.CLK
Clock => WB_Instruction[20]~reg0.CLK
Clock => WB_Instruction[21]~reg0.CLK
Clock => WB_Instruction[22]~reg0.CLK
Clock => WB_Instruction[23]~reg0.CLK
Clock => WB_Instruction[24]~reg0.CLK
Clock => WB_Instruction[25]~reg0.CLK
Clock => WB_Instruction[26]~reg0.CLK
Clock => WB_Instruction[27]~reg0.CLK
Clock => WB_Instruction[28]~reg0.CLK
Clock => WB_Instruction[29]~reg0.CLK
Clock => WB_Instruction[30]~reg0.CLK
Clock => WB_Instruction[31]~reg0.CLK
Clock => WB_MemtoReg~reg0.CLK
Clock => WB_RegWrite~reg0.CLK
Clock => WB_RdReg[0]~reg0.CLK
Clock => WB_RdReg[1]~reg0.CLK
Clock => WB_RdReg[2]~reg0.CLK
Clock => WB_RdReg[3]~reg0.CLK
Clock => WB_RdReg[4]~reg0.CLK
Clock => WB_ALUOut[0]~reg0.CLK
Clock => WB_ALUOut[1]~reg0.CLK
Clock => WB_ALUOut[2]~reg0.CLK
Clock => WB_ALUOut[3]~reg0.CLK
Clock => WB_ALUOut[4]~reg0.CLK
Clock => WB_ALUOut[5]~reg0.CLK
Clock => WB_ALUOut[6]~reg0.CLK
Clock => WB_ALUOut[7]~reg0.CLK
Clock => WB_ALUOut[8]~reg0.CLK
Clock => WB_ALUOut[9]~reg0.CLK
Clock => WB_ALUOut[10]~reg0.CLK
Clock => WB_ALUOut[11]~reg0.CLK
Clock => WB_ALUOut[12]~reg0.CLK
Clock => WB_ALUOut[13]~reg0.CLK
Clock => WB_ALUOut[14]~reg0.CLK
Clock => WB_ALUOut[15]~reg0.CLK
Clock => WB_ALUOut[16]~reg0.CLK
Clock => WB_ALUOut[17]~reg0.CLK
Clock => WB_ALUOut[18]~reg0.CLK
Clock => WB_ALUOut[19]~reg0.CLK
Clock => WB_ALUOut[20]~reg0.CLK
Clock => WB_ALUOut[21]~reg0.CLK
Clock => WB_ALUOut[22]~reg0.CLK
Clock => WB_ALUOut[23]~reg0.CLK
Clock => WB_ALUOut[24]~reg0.CLK
Clock => WB_ALUOut[25]~reg0.CLK
Clock => WB_ALUOut[26]~reg0.CLK
Clock => WB_ALUOut[27]~reg0.CLK
Clock => WB_ALUOut[28]~reg0.CLK
Clock => WB_ALUOut[29]~reg0.CLK
Clock => WB_ALUOut[30]~reg0.CLK
Clock => WB_ALUOut[31]~reg0.CLK
Clock => WB_MemData[0]~reg0.CLK
Clock => WB_MemData[1]~reg0.CLK
Clock => WB_MemData[2]~reg0.CLK
Clock => WB_MemData[3]~reg0.CLK
Clock => WB_MemData[4]~reg0.CLK
Clock => WB_MemData[5]~reg0.CLK
Clock => WB_MemData[6]~reg0.CLK
Clock => WB_MemData[7]~reg0.CLK
Clock => WB_MemData[8]~reg0.CLK
Clock => WB_MemData[9]~reg0.CLK
Clock => WB_MemData[10]~reg0.CLK
Clock => WB_MemData[11]~reg0.CLK
Clock => WB_MemData[12]~reg0.CLK
Clock => WB_MemData[13]~reg0.CLK
Clock => WB_MemData[14]~reg0.CLK
Clock => WB_MemData[15]~reg0.CLK
Clock => WB_MemData[16]~reg0.CLK
Clock => WB_MemData[17]~reg0.CLK
Clock => WB_MemData[18]~reg0.CLK
Clock => WB_MemData[19]~reg0.CLK
Clock => WB_MemData[20]~reg0.CLK
Clock => WB_MemData[21]~reg0.CLK
Clock => WB_MemData[22]~reg0.CLK
Clock => WB_MemData[23]~reg0.CLK
Clock => WB_MemData[24]~reg0.CLK
Clock => WB_MemData[25]~reg0.CLK
Clock => WB_MemData[26]~reg0.CLK
Clock => WB_MemData[27]~reg0.CLK
Clock => WB_MemData[28]~reg0.CLK
Clock => WB_MemData[29]~reg0.CLK
Clock => WB_MemData[30]~reg0.CLK
Clock => WB_MemData[31]~reg0.CLK
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_MemData.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_ALUOut.OUTPUTSELECT
Reset => WB_RdReg.OUTPUTSELECT
Reset => WB_RdReg.OUTPUTSELECT
Reset => WB_RdReg.OUTPUTSELECT
Reset => WB_RdReg.OUTPUTSELECT
Reset => WB_RdReg.OUTPUTSELECT
Reset => WB_RegWrite.OUTPUTSELECT
Reset => WB_MemtoReg.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
Reset => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_RegWrite.OUTPUTSELECT
MEMWBWrite => WB_MemtoReg.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_MemData.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_ALUOut.OUTPUTSELECT
MEMWBWrite => WB_RdReg.OUTPUTSELECT
MEMWBWrite => WB_RdReg.OUTPUTSELECT
MEMWBWrite => WB_RdReg.OUTPUTSELECT
MEMWBWrite => WB_RdReg.OUTPUTSELECT
MEMWBWrite => WB_RdReg.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEMWBWrite => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_MemData.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_ALUOut.OUTPUTSELECT
MEM_Flush => WB_RdReg.OUTPUTSELECT
MEM_Flush => WB_RdReg.OUTPUTSELECT
MEM_Flush => WB_RdReg.OUTPUTSELECT
MEM_Flush => WB_RdReg.OUTPUTSELECT
MEM_Flush => WB_RdReg.OUTPUTSELECT
MEM_Flush => WB_RegWrite.OUTPUTSELECT
MEM_Flush => WB_MemtoReg.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_Flush => WB_Instruction.OUTPUTSELECT
MEM_RegWrite => WB_RegWrite.DATAA
MEM_MemtoReg => WB_MemtoReg.DATAA
MEM_MemData[0] => WB_MemData.DATAA
MEM_MemData[1] => WB_MemData.DATAA
MEM_MemData[2] => WB_MemData.DATAA
MEM_MemData[3] => WB_MemData.DATAA
MEM_MemData[4] => WB_MemData.DATAA
MEM_MemData[5] => WB_MemData.DATAA
MEM_MemData[6] => WB_MemData.DATAA
MEM_MemData[7] => WB_MemData.DATAA
MEM_MemData[8] => WB_MemData.DATAA
MEM_MemData[9] => WB_MemData.DATAA
MEM_MemData[10] => WB_MemData.DATAA
MEM_MemData[11] => WB_MemData.DATAA
MEM_MemData[12] => WB_MemData.DATAA
MEM_MemData[13] => WB_MemData.DATAA
MEM_MemData[14] => WB_MemData.DATAA
MEM_MemData[15] => WB_MemData.DATAA
MEM_MemData[16] => WB_MemData.DATAA
MEM_MemData[17] => WB_MemData.DATAA
MEM_MemData[18] => WB_MemData.DATAA
MEM_MemData[19] => WB_MemData.DATAA
MEM_MemData[20] => WB_MemData.DATAA
MEM_MemData[21] => WB_MemData.DATAA
MEM_MemData[22] => WB_MemData.DATAA
MEM_MemData[23] => WB_MemData.DATAA
MEM_MemData[24] => WB_MemData.DATAA
MEM_MemData[25] => WB_MemData.DATAA
MEM_MemData[26] => WB_MemData.DATAA
MEM_MemData[27] => WB_MemData.DATAA
MEM_MemData[28] => WB_MemData.DATAA
MEM_MemData[29] => WB_MemData.DATAA
MEM_MemData[30] => WB_MemData.DATAA
MEM_MemData[31] => WB_MemData.DATAA
MEM_ALUOut[0] => WB_ALUOut.DATAA
MEM_ALUOut[1] => WB_ALUOut.DATAA
MEM_ALUOut[2] => WB_ALUOut.DATAA
MEM_ALUOut[3] => WB_ALUOut.DATAA
MEM_ALUOut[4] => WB_ALUOut.DATAA
MEM_ALUOut[5] => WB_ALUOut.DATAA
MEM_ALUOut[6] => WB_ALUOut.DATAA
MEM_ALUOut[7] => WB_ALUOut.DATAA
MEM_ALUOut[8] => WB_ALUOut.DATAA
MEM_ALUOut[9] => WB_ALUOut.DATAA
MEM_ALUOut[10] => WB_ALUOut.DATAA
MEM_ALUOut[11] => WB_ALUOut.DATAA
MEM_ALUOut[12] => WB_ALUOut.DATAA
MEM_ALUOut[13] => WB_ALUOut.DATAA
MEM_ALUOut[14] => WB_ALUOut.DATAA
MEM_ALUOut[15] => WB_ALUOut.DATAA
MEM_ALUOut[16] => WB_ALUOut.DATAA
MEM_ALUOut[17] => WB_ALUOut.DATAA
MEM_ALUOut[18] => WB_ALUOut.DATAA
MEM_ALUOut[19] => WB_ALUOut.DATAA
MEM_ALUOut[20] => WB_ALUOut.DATAA
MEM_ALUOut[21] => WB_ALUOut.DATAA
MEM_ALUOut[22] => WB_ALUOut.DATAA
MEM_ALUOut[23] => WB_ALUOut.DATAA
MEM_ALUOut[24] => WB_ALUOut.DATAA
MEM_ALUOut[25] => WB_ALUOut.DATAA
MEM_ALUOut[26] => WB_ALUOut.DATAA
MEM_ALUOut[27] => WB_ALUOut.DATAA
MEM_ALUOut[28] => WB_ALUOut.DATAA
MEM_ALUOut[29] => WB_ALUOut.DATAA
MEM_ALUOut[30] => WB_ALUOut.DATAA
MEM_ALUOut[31] => WB_ALUOut.DATAA
MEM_RdReg[0] => WB_RdReg.DATAA
MEM_RdReg[1] => WB_RdReg.DATAA
MEM_RdReg[2] => WB_RdReg.DATAA
MEM_RdReg[3] => WB_RdReg.DATAA
MEM_RdReg[4] => WB_RdReg.DATAA
MEM_Instruction[0] => WB_Instruction.DATAA
MEM_Instruction[1] => WB_Instruction.DATAA
MEM_Instruction[2] => WB_Instruction.DATAA
MEM_Instruction[3] => WB_Instruction.DATAA
MEM_Instruction[4] => WB_Instruction.DATAA
MEM_Instruction[5] => WB_Instruction.DATAA
MEM_Instruction[6] => WB_Instruction.DATAA
MEM_Instruction[7] => WB_Instruction.DATAA
MEM_Instruction[8] => WB_Instruction.DATAA
MEM_Instruction[9] => WB_Instruction.DATAA
MEM_Instruction[10] => WB_Instruction.DATAA
MEM_Instruction[11] => WB_Instruction.DATAA
MEM_Instruction[12] => WB_Instruction.DATAA
MEM_Instruction[13] => WB_Instruction.DATAA
MEM_Instruction[14] => WB_Instruction.DATAA
MEM_Instruction[15] => WB_Instruction.DATAA
MEM_Instruction[16] => WB_Instruction.DATAA
MEM_Instruction[17] => WB_Instruction.DATAA
MEM_Instruction[18] => WB_Instruction.DATAA
MEM_Instruction[19] => WB_Instruction.DATAA
MEM_Instruction[20] => WB_Instruction.DATAA
MEM_Instruction[21] => WB_Instruction.DATAA
MEM_Instruction[22] => WB_Instruction.DATAA
MEM_Instruction[23] => WB_Instruction.DATAA
MEM_Instruction[24] => WB_Instruction.DATAA
MEM_Instruction[25] => WB_Instruction.DATAA
MEM_Instruction[26] => WB_Instruction.DATAA
MEM_Instruction[27] => WB_Instruction.DATAA
MEM_Instruction[28] => WB_Instruction.DATAA
MEM_Instruction[29] => WB_Instruction.DATAA
MEM_Instruction[30] => WB_Instruction.DATAA
MEM_Instruction[31] => WB_Instruction.DATAA
WB_MemData[0] <= WB_MemData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[1] <= WB_MemData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[2] <= WB_MemData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[3] <= WB_MemData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[4] <= WB_MemData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[5] <= WB_MemData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[6] <= WB_MemData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[7] <= WB_MemData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[8] <= WB_MemData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[9] <= WB_MemData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[10] <= WB_MemData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[11] <= WB_MemData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[12] <= WB_MemData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[13] <= WB_MemData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[14] <= WB_MemData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[15] <= WB_MemData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[16] <= WB_MemData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[17] <= WB_MemData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[18] <= WB_MemData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[19] <= WB_MemData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[20] <= WB_MemData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[21] <= WB_MemData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[22] <= WB_MemData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[23] <= WB_MemData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[24] <= WB_MemData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[25] <= WB_MemData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[26] <= WB_MemData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[27] <= WB_MemData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[28] <= WB_MemData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[29] <= WB_MemData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[30] <= WB_MemData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemData[31] <= WB_MemData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[0] <= WB_ALUOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[1] <= WB_ALUOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[2] <= WB_ALUOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[3] <= WB_ALUOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[4] <= WB_ALUOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[5] <= WB_ALUOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[6] <= WB_ALUOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[7] <= WB_ALUOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[8] <= WB_ALUOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[9] <= WB_ALUOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[10] <= WB_ALUOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[11] <= WB_ALUOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[12] <= WB_ALUOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[13] <= WB_ALUOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[14] <= WB_ALUOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[15] <= WB_ALUOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[16] <= WB_ALUOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[17] <= WB_ALUOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[18] <= WB_ALUOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[19] <= WB_ALUOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[20] <= WB_ALUOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[21] <= WB_ALUOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[22] <= WB_ALUOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[23] <= WB_ALUOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[24] <= WB_ALUOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[25] <= WB_ALUOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[26] <= WB_ALUOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[27] <= WB_ALUOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[28] <= WB_ALUOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[29] <= WB_ALUOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[30] <= WB_ALUOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_ALUOut[31] <= WB_ALUOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_RdReg[0] <= WB_RdReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_RdReg[1] <= WB_RdReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_RdReg[2] <= WB_RdReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_RdReg[3] <= WB_RdReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_RdReg[4] <= WB_RdReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_RegWrite <= WB_RegWrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_MemtoReg <= WB_MemtoReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[0] <= WB_Instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[1] <= WB_Instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[2] <= WB_Instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[3] <= WB_Instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[4] <= WB_Instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[5] <= WB_Instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[6] <= WB_Instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[7] <= WB_Instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[8] <= WB_Instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[9] <= WB_Instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[10] <= WB_Instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[11] <= WB_Instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[12] <= WB_Instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[13] <= WB_Instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[14] <= WB_Instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[15] <= WB_Instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[16] <= WB_Instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[17] <= WB_Instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[18] <= WB_Instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[19] <= WB_Instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[20] <= WB_Instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[21] <= WB_Instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[22] <= WB_Instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[23] <= WB_Instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[24] <= WB_Instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[25] <= WB_Instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[26] <= WB_Instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[27] <= WB_Instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[28] <= WB_Instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[29] <= WB_Instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[30] <= WB_Instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WB_Instruction[31] <= WB_Instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|WB_Block:wbblock
WB_MemData[0] => WB_MemData[0].IN1
WB_MemData[1] => WB_MemData[1].IN1
WB_MemData[2] => WB_MemData[2].IN1
WB_MemData[3] => WB_MemData[3].IN1
WB_MemData[4] => WB_MemData[4].IN1
WB_MemData[5] => WB_MemData[5].IN1
WB_MemData[6] => WB_MemData[6].IN1
WB_MemData[7] => WB_MemData[7].IN1
WB_MemData[8] => WB_MemData[8].IN1
WB_MemData[9] => WB_MemData[9].IN1
WB_MemData[10] => WB_MemData[10].IN1
WB_MemData[11] => WB_MemData[11].IN1
WB_MemData[12] => WB_MemData[12].IN1
WB_MemData[13] => WB_MemData[13].IN1
WB_MemData[14] => WB_MemData[14].IN1
WB_MemData[15] => WB_MemData[15].IN1
WB_MemData[16] => WB_MemData[16].IN1
WB_MemData[17] => WB_MemData[17].IN1
WB_MemData[18] => WB_MemData[18].IN1
WB_MemData[19] => WB_MemData[19].IN1
WB_MemData[20] => WB_MemData[20].IN1
WB_MemData[21] => WB_MemData[21].IN1
WB_MemData[22] => WB_MemData[22].IN1
WB_MemData[23] => WB_MemData[23].IN1
WB_MemData[24] => WB_MemData[24].IN1
WB_MemData[25] => WB_MemData[25].IN1
WB_MemData[26] => WB_MemData[26].IN1
WB_MemData[27] => WB_MemData[27].IN1
WB_MemData[28] => WB_MemData[28].IN1
WB_MemData[29] => WB_MemData[29].IN1
WB_MemData[30] => WB_MemData[30].IN1
WB_MemData[31] => WB_MemData[31].IN1
WB_ALUOut[0] => WB_ALUOut[0].IN1
WB_ALUOut[1] => WB_ALUOut[1].IN1
WB_ALUOut[2] => WB_ALUOut[2].IN1
WB_ALUOut[3] => WB_ALUOut[3].IN1
WB_ALUOut[4] => WB_ALUOut[4].IN1
WB_ALUOut[5] => WB_ALUOut[5].IN1
WB_ALUOut[6] => WB_ALUOut[6].IN1
WB_ALUOut[7] => WB_ALUOut[7].IN1
WB_ALUOut[8] => WB_ALUOut[8].IN1
WB_ALUOut[9] => WB_ALUOut[9].IN1
WB_ALUOut[10] => WB_ALUOut[10].IN1
WB_ALUOut[11] => WB_ALUOut[11].IN1
WB_ALUOut[12] => WB_ALUOut[12].IN1
WB_ALUOut[13] => WB_ALUOut[13].IN1
WB_ALUOut[14] => WB_ALUOut[14].IN1
WB_ALUOut[15] => WB_ALUOut[15].IN1
WB_ALUOut[16] => WB_ALUOut[16].IN1
WB_ALUOut[17] => WB_ALUOut[17].IN1
WB_ALUOut[18] => WB_ALUOut[18].IN1
WB_ALUOut[19] => WB_ALUOut[19].IN1
WB_ALUOut[20] => WB_ALUOut[20].IN1
WB_ALUOut[21] => WB_ALUOut[21].IN1
WB_ALUOut[22] => WB_ALUOut[22].IN1
WB_ALUOut[23] => WB_ALUOut[23].IN1
WB_ALUOut[24] => WB_ALUOut[24].IN1
WB_ALUOut[25] => WB_ALUOut[25].IN1
WB_ALUOut[26] => WB_ALUOut[26].IN1
WB_ALUOut[27] => WB_ALUOut[27].IN1
WB_ALUOut[28] => WB_ALUOut[28].IN1
WB_ALUOut[29] => WB_ALUOut[29].IN1
WB_ALUOut[30] => WB_ALUOut[30].IN1
WB_ALUOut[31] => WB_ALUOut[31].IN1
WB_MemtoReg => WB_MemtoReg.IN1
WB_WriteData[0] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[1] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[2] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[3] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[4] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[5] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[6] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[7] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[8] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[9] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[10] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[11] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[12] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[13] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[14] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[15] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[16] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[17] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[18] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[19] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[20] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[21] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[22] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[23] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[24] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[25] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[26] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[27] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[28] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[29] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[30] <= Mux2:MemtoReg_Mux.Out
WB_WriteData[31] <= Mux2:MemtoReg_Mux.Out


|Processor|WB_Block:wbblock|Mux2:MemtoReg_Mux
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
Sel => Out.OUTPUTSELECT
In0[0] => Out.DATAA
In0[1] => Out.DATAA
In0[2] => Out.DATAA
In0[3] => Out.DATAA
In0[4] => Out.DATAA
In0[5] => Out.DATAA
In0[6] => Out.DATAA
In0[7] => Out.DATAA
In0[8] => Out.DATAA
In0[9] => Out.DATAA
In0[10] => Out.DATAA
In0[11] => Out.DATAA
In0[12] => Out.DATAA
In0[13] => Out.DATAA
In0[14] => Out.DATAA
In0[15] => Out.DATAA
In0[16] => Out.DATAA
In0[17] => Out.DATAA
In0[18] => Out.DATAA
In0[19] => Out.DATAA
In0[20] => Out.DATAA
In0[21] => Out.DATAA
In0[22] => Out.DATAA
In0[23] => Out.DATAA
In0[24] => Out.DATAA
In0[25] => Out.DATAA
In0[26] => Out.DATAA
In0[27] => Out.DATAA
In0[28] => Out.DATAA
In0[29] => Out.DATAA
In0[30] => Out.DATAA
In0[31] => Out.DATAA
In1[0] => Out.DATAB
In1[1] => Out.DATAB
In1[2] => Out.DATAB
In1[3] => Out.DATAB
In1[4] => Out.DATAB
In1[5] => Out.DATAB
In1[6] => Out.DATAB
In1[7] => Out.DATAB
In1[8] => Out.DATAB
In1[9] => Out.DATAB
In1[10] => Out.DATAB
In1[11] => Out.DATAB
In1[12] => Out.DATAB
In1[13] => Out.DATAB
In1[14] => Out.DATAB
In1[15] => Out.DATAB
In1[16] => Out.DATAB
In1[17] => Out.DATAB
In1[18] => Out.DATAB
In1[19] => Out.DATAB
In1[20] => Out.DATAB
In1[21] => Out.DATAB
In1[22] => Out.DATAB
In1[23] => Out.DATAB
In1[24] => Out.DATAB
In1[25] => Out.DATAB
In1[26] => Out.DATAB
In1[27] => Out.DATAB
In1[28] => Out.DATAB
In1[29] => Out.DATAB
In1[30] => Out.DATAB
In1[31] => Out.DATAB
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|Processor|ForwardingUnit:fu
MEMWB_MemToReg => comb.IN0
MEMWB_RegWrite => comb.IN1
EXMEM_RegWrite => comb.IN1
EXMEM_MemWrite => comb.IN1
IDEX_RegRs[0] => Equal0.IN4
IDEX_RegRs[0] => Equal2.IN4
IDEX_RegRs[1] => Equal0.IN3
IDEX_RegRs[1] => Equal2.IN3
IDEX_RegRs[2] => Equal0.IN2
IDEX_RegRs[2] => Equal2.IN2
IDEX_RegRs[3] => Equal0.IN1
IDEX_RegRs[3] => Equal2.IN1
IDEX_RegRs[4] => Equal0.IN0
IDEX_RegRs[4] => Equal2.IN0
IDEX_RegRt[0] => Equal1.IN4
IDEX_RegRt[0] => Equal3.IN4
IDEX_RegRt[1] => Equal1.IN3
IDEX_RegRt[1] => Equal3.IN3
IDEX_RegRt[2] => Equal1.IN2
IDEX_RegRt[2] => Equal3.IN2
IDEX_RegRt[3] => Equal1.IN1
IDEX_RegRt[3] => Equal3.IN1
IDEX_RegRt[4] => Equal1.IN0
IDEX_RegRt[4] => Equal3.IN0
EXMEM_RegRd[0] => Equal0.IN9
EXMEM_RegRd[0] => Equal1.IN9
EXMEM_RegRd[0] => Equal4.IN4
EXMEM_RegRd[0] => Equal5.IN31
EXMEM_RegRd[1] => Equal0.IN8
EXMEM_RegRd[1] => Equal1.IN8
EXMEM_RegRd[1] => Equal4.IN3
EXMEM_RegRd[1] => Equal5.IN30
EXMEM_RegRd[2] => Equal0.IN7
EXMEM_RegRd[2] => Equal1.IN7
EXMEM_RegRd[2] => Equal4.IN2
EXMEM_RegRd[2] => Equal5.IN29
EXMEM_RegRd[3] => Equal0.IN6
EXMEM_RegRd[3] => Equal1.IN6
EXMEM_RegRd[3] => Equal4.IN1
EXMEM_RegRd[3] => Equal5.IN28
EXMEM_RegRd[4] => Equal0.IN5
EXMEM_RegRd[4] => Equal1.IN5
EXMEM_RegRd[4] => Equal4.IN0
EXMEM_RegRd[4] => Equal5.IN27
MEMWB_RegRd[0] => Equal2.IN9
MEMWB_RegRd[0] => Equal3.IN9
MEMWB_RegRd[0] => Equal4.IN9
MEMWB_RegRd[0] => Equal6.IN31
MEMWB_RegRd[1] => Equal2.IN8
MEMWB_RegRd[1] => Equal3.IN8
MEMWB_RegRd[1] => Equal4.IN8
MEMWB_RegRd[1] => Equal6.IN30
MEMWB_RegRd[2] => Equal2.IN7
MEMWB_RegRd[2] => Equal3.IN7
MEMWB_RegRd[2] => Equal4.IN7
MEMWB_RegRd[2] => Equal6.IN29
MEMWB_RegRd[3] => Equal2.IN6
MEMWB_RegRd[3] => Equal3.IN6
MEMWB_RegRd[3] => Equal4.IN6
MEMWB_RegRd[3] => Equal6.IN28
MEMWB_RegRd[4] => Equal2.IN5
MEMWB_RegRd[4] => Equal3.IN5
MEMWB_RegRd[4] => Equal4.IN5
MEMWB_RegRd[4] => Equal6.IN27
ForA[0] <= ForA.DB_MAX_OUTPUT_PORT_TYPE
ForA[1] <= MEM_ForwardA.DB_MAX_OUTPUT_PORT_TYPE
ForB[0] <= ForB.DB_MAX_OUTPUT_PORT_TYPE
ForB[1] <= MEM_ForwardB.DB_MAX_OUTPUT_PORT_TYPE
ForC <= WB_ForwardC.DB_MAX_OUTPUT_PORT_TYPE


|Processor|BranchForwardUnit:bfu
EXMEM_RegWrite => comb.IN1
MEMWB_RegWrite => comb.IN1
IFID_RegRs[0] => Equal0.IN4
IFID_RegRs[0] => Equal2.IN4
IFID_RegRs[1] => Equal0.IN3
IFID_RegRs[1] => Equal2.IN3
IFID_RegRs[2] => Equal0.IN2
IFID_RegRs[2] => Equal2.IN2
IFID_RegRs[3] => Equal0.IN1
IFID_RegRs[3] => Equal2.IN1
IFID_RegRs[4] => Equal0.IN0
IFID_RegRs[4] => Equal2.IN0
IFID_RegRt[0] => Equal1.IN4
IFID_RegRt[0] => Equal3.IN4
IFID_RegRt[1] => Equal1.IN3
IFID_RegRt[1] => Equal3.IN3
IFID_RegRt[2] => Equal1.IN2
IFID_RegRt[2] => Equal3.IN2
IFID_RegRt[3] => Equal1.IN1
IFID_RegRt[3] => Equal3.IN1
IFID_RegRt[4] => Equal1.IN0
IFID_RegRt[4] => Equal3.IN0
EXMEM_RegRd[0] => Equal0.IN9
EXMEM_RegRd[0] => Equal1.IN9
EXMEM_RegRd[0] => Equal4.IN31
EXMEM_RegRd[1] => Equal0.IN8
EXMEM_RegRd[1] => Equal1.IN8
EXMEM_RegRd[1] => Equal4.IN30
EXMEM_RegRd[2] => Equal0.IN7
EXMEM_RegRd[2] => Equal1.IN7
EXMEM_RegRd[2] => Equal4.IN29
EXMEM_RegRd[3] => Equal0.IN6
EXMEM_RegRd[3] => Equal1.IN6
EXMEM_RegRd[3] => Equal4.IN28
EXMEM_RegRd[4] => Equal0.IN5
EXMEM_RegRd[4] => Equal1.IN5
EXMEM_RegRd[4] => Equal4.IN27
MEMWB_RegRd[0] => Equal2.IN9
MEMWB_RegRd[0] => Equal3.IN9
MEMWB_RegRd[0] => Equal5.IN31
MEMWB_RegRd[1] => Equal2.IN8
MEMWB_RegRd[1] => Equal3.IN8
MEMWB_RegRd[1] => Equal5.IN30
MEMWB_RegRd[2] => Equal2.IN7
MEMWB_RegRd[2] => Equal3.IN7
MEMWB_RegRd[2] => Equal5.IN29
MEMWB_RegRd[3] => Equal2.IN6
MEMWB_RegRd[3] => Equal3.IN6
MEMWB_RegRd[3] => Equal5.IN28
MEMWB_RegRd[4] => Equal2.IN5
MEMWB_RegRd[4] => Equal3.IN5
MEMWB_RegRd[4] => Equal5.IN27
ForBranchA[0] <= ForBranchA.DB_MAX_OUTPUT_PORT_TYPE
ForBranchA[1] <= MEM_ForwardA.DB_MAX_OUTPUT_PORT_TYPE
ForBranchB[0] <= ForBranchB.DB_MAX_OUTPUT_PORT_TYPE
ForBranchB[1] <= MEM_ForwardB.DB_MAX_OUTPUT_PORT_TYPE


|Processor|HazardDetectionUnit:hdu
IDEX_MemRead => comb.IN1
IDEX_RegWrite => comb.IN1
EXMEM_MemWrite => EXMEM_MemUsage.IN0
EXMEM_MemRead => comb.IN1
EXMEM_MemRead => EXMEM_MemUsage.IN1
MemWrite => comb.IN1
Branch => comb.IN1
Branch => comb.IN1
IDEX_DestReg[0] => Equal0.IN4
IDEX_DestReg[0] => Equal1.IN4
IDEX_DestReg[0] => Equal4.IN31
IDEX_DestReg[1] => Equal0.IN3
IDEX_DestReg[1] => Equal1.IN3
IDEX_DestReg[1] => Equal4.IN30
IDEX_DestReg[2] => Equal0.IN2
IDEX_DestReg[2] => Equal1.IN2
IDEX_DestReg[2] => Equal4.IN29
IDEX_DestReg[3] => Equal0.IN1
IDEX_DestReg[3] => Equal1.IN1
IDEX_DestReg[3] => Equal4.IN28
IDEX_DestReg[4] => Equal0.IN0
IDEX_DestReg[4] => Equal1.IN0
IDEX_DestReg[4] => Equal4.IN27
IFID_RegRs[0] => Equal0.IN9
IFID_RegRs[0] => Equal2.IN4
IFID_RegRs[1] => Equal0.IN8
IFID_RegRs[1] => Equal2.IN3
IFID_RegRs[2] => Equal0.IN7
IFID_RegRs[2] => Equal2.IN2
IFID_RegRs[3] => Equal0.IN6
IFID_RegRs[3] => Equal2.IN1
IFID_RegRs[4] => Equal0.IN5
IFID_RegRs[4] => Equal2.IN0
IFID_RegRt[0] => Equal1.IN9
IFID_RegRt[0] => Equal3.IN4
IFID_RegRt[1] => Equal1.IN8
IFID_RegRt[1] => Equal3.IN3
IFID_RegRt[2] => Equal1.IN7
IFID_RegRt[2] => Equal3.IN2
IFID_RegRt[3] => Equal1.IN6
IFID_RegRt[3] => Equal3.IN1
IFID_RegRt[4] => Equal1.IN5
IFID_RegRt[4] => Equal3.IN0
EXMEM_RegRd[0] => Equal2.IN9
EXMEM_RegRd[0] => Equal3.IN9
EXMEM_RegRd[0] => Equal5.IN31
EXMEM_RegRd[1] => Equal2.IN8
EXMEM_RegRd[1] => Equal3.IN8
EXMEM_RegRd[1] => Equal5.IN30
EXMEM_RegRd[2] => Equal2.IN7
EXMEM_RegRd[2] => Equal3.IN7
EXMEM_RegRd[2] => Equal5.IN29
EXMEM_RegRd[3] => Equal2.IN6
EXMEM_RegRd[3] => Equal3.IN6
EXMEM_RegRd[3] => Equal5.IN28
EXMEM_RegRd[4] => Equal2.IN5
EXMEM_RegRd[4] => Equal3.IN5
EXMEM_RegRd[4] => Equal5.IN27
IFID_Write <= IFID_Write.DB_MAX_OUTPUT_PORT_TYPE
PCWrite <= PCWrite.DB_MAX_OUTPUT_PORT_TYPE
HazZero <= HazZero.DB_MAX_OUTPUT_PORT_TYPE


