

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_scale_outp_i9_l_j9'
================================================================
* Date:           Wed Sep  6 08:24:28 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.417 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      784|      784|  7.840 us|  7.840 us|  784|  784|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_scale_outp_i9_l_j9  |      782|      782|        16|          1|          1|   768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j9 = alloca i32 1"   --->   Operation 19 'alloca' 'j9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i9 = alloca i32 1"   --->   Operation 20 'alloca' 'i9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v346, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten53"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i9"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j9"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc37.i"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i10 %indvar_flatten53" [bert_layer.cpp:176]   --->   Operation 27 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln176 = icmp_eq  i10 %indvar_flatten53_load, i10 768" [bert_layer.cpp:176]   --->   Operation 28 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln176_1 = add i10 %indvar_flatten53_load, i10 1" [bert_layer.cpp:176]   --->   Operation 29 'add' 'add_ln176_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.inc40.i, void %for.inc63.preheader.exitStub" [bert_layer.cpp:176]   --->   Operation 30 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j9_load = load i7 %j9" [bert_layer.cpp:177]   --->   Operation 31 'load' 'j9_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i9_load = load i4 %i9" [bert_layer.cpp:176]   --->   Operation 32 'load' 'i9_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln176 = add i4 %i9_load, i4 1" [bert_layer.cpp:176]   --->   Operation 33 'add' 'add_ln176' <Predicate = (!icmp_ln176)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.48ns)   --->   "%icmp_ln177 = icmp_eq  i7 %j9_load, i7 64" [bert_layer.cpp:177]   --->   Operation 34 'icmp' 'icmp_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.99ns)   --->   "%select_ln176 = select i1 %icmp_ln177, i7 0, i7 %j9_load" [bert_layer.cpp:176]   --->   Operation 35 'select' 'select_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.02ns)   --->   "%select_ln176_1 = select i1 %icmp_ln177, i4 %add_ln176, i4 %i9_load" [bert_layer.cpp:176]   --->   Operation 36 'select' 'select_ln176_1' <Predicate = (!icmp_ln176)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i4 %select_ln176_1" [bert_layer.cpp:176]   --->   Operation 37 'trunc' 'trunc_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast21_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln176_1, i32 2, i32 3" [bert_layer.cpp:176]   --->   Operation 38 'partselect' 'p_cast21_mid2_v' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %p_cast21_mid2_v, i6 0" [bert_layer.cpp:179]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i7 %select_ln176" [bert_layer.cpp:179]   --->   Operation 40 'zext' 'zext_ln179' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln179 = add i8 %tmp_s, i8 %zext_ln179" [bert_layer.cpp:179]   --->   Operation 41 'add' 'add_ln179' <Predicate = (!icmp_ln176)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.95ns)   --->   "%switch_ln184 = switch i2 %trunc_ln176, void %arrayidx362.i73.case.3, i2 0, void %arrayidx362.i73.case.0, i2 1, void %arrayidx362.i73.case.1, i2 2, void %arrayidx362.i73.case.2" [bert_layer.cpp:184]   --->   Operation 42 'switch' 'switch_ln184' <Predicate = (!icmp_ln176)> <Delay = 0.95>
ST_1 : Operation 43 [1/1] (1.87ns)   --->   "%add_ln177 = add i7 %select_ln176, i7 1" [bert_layer.cpp:177]   --->   Operation 43 'add' 'add_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln177 = store i10 %add_ln176_1, i10 %indvar_flatten53" [bert_layer.cpp:177]   --->   Operation 44 'store' 'store_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %select_ln176_1, i4 %i9" [bert_layer.cpp:177]   --->   Operation 45 'store' 'store_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln177 = store i7 %add_ln177, i7 %j9" [bert_layer.cpp:177]   --->   Operation 46 'store' 'store_ln177' <Predicate = (!icmp_ln176)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc37.i" [bert_layer.cpp:177]   --->   Operation 47 'br' 'br_ln177' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i8 %add_ln179" [bert_layer.cpp:179]   --->   Operation 48 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%acc_outp2_V_addr = getelementptr i24 %acc_outp2_V, i64 0, i64 %zext_ln179_1" [bert_layer.cpp:179]   --->   Operation 49 'getelementptr' 'acc_outp2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%acc_outp2_V_1_addr = getelementptr i24 %acc_outp2_V_1, i64 0, i64 %zext_ln179_1" [bert_layer.cpp:179]   --->   Operation 50 'getelementptr' 'acc_outp2_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%acc_outp2_V_2_addr = getelementptr i24 %acc_outp2_V_2, i64 0, i64 %zext_ln179_1" [bert_layer.cpp:179]   --->   Operation 51 'getelementptr' 'acc_outp2_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%acc_outp2_V_3_addr = getelementptr i24 %acc_outp2_V_3, i64 0, i64 %zext_ln179_1" [bert_layer.cpp:179]   --->   Operation 52 'getelementptr' 'acc_outp2_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%v125_addr = getelementptr i8 %v125, i64 0, i64 %zext_ln179_1" [bert_layer.cpp:184]   --->   Operation 53 'getelementptr' 'v125_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%v125_1_addr = getelementptr i8 %v125_1, i64 0, i64 %zext_ln179_1" [bert_layer.cpp:184]   --->   Operation 54 'getelementptr' 'v125_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%v125_2_addr = getelementptr i8 %v125_2, i64 0, i64 %zext_ln179_1" [bert_layer.cpp:184]   --->   Operation 55 'getelementptr' 'v125_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%v125_3_addr = getelementptr i8 %v125_3, i64 0, i64 %zext_ln179_1" [bert_layer.cpp:184]   --->   Operation 56 'getelementptr' 'v125_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%acc_outp2_V_load = load i8 %acc_outp2_V_addr" [bert_layer.cpp:179]   --->   Operation 57 'load' 'acc_outp2_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%acc_outp2_V_1_load = load i8 %acc_outp2_V_1_addr" [bert_layer.cpp:179]   --->   Operation 58 'load' 'acc_outp2_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%acc_outp2_V_2_load = load i8 %acc_outp2_V_2_addr" [bert_layer.cpp:179]   --->   Operation 59 'load' 'acc_outp2_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 60 [2/2] (3.25ns)   --->   "%acc_outp2_V_3_load = load i8 %acc_outp2_V_3_addr" [bert_layer.cpp:179]   --->   Operation 60 'load' 'acc_outp2_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 61 [1/2] (3.25ns)   --->   "%acc_outp2_V_load = load i8 %acc_outp2_V_addr" [bert_layer.cpp:179]   --->   Operation 61 'load' 'acc_outp2_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%acc_outp2_V_1_load = load i8 %acc_outp2_V_1_addr" [bert_layer.cpp:179]   --->   Operation 62 'load' 'acc_outp2_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%acc_outp2_V_2_load = load i8 %acc_outp2_V_2_addr" [bert_layer.cpp:179]   --->   Operation 63 'load' 'acc_outp2_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%acc_outp2_V_3_load = load i8 %acc_outp2_V_3_addr" [bert_layer.cpp:179]   --->   Operation 64 'load' 'acc_outp2_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_3 : Operation 65 [1/1] (1.82ns)   --->   "%v102_V = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %acc_outp2_V_load, i24 %acc_outp2_V_1_load, i24 %acc_outp2_V_2_load, i24 %acc_outp2_V_3_load, i2 %trunc_ln176" [bert_layer.cpp:179]   --->   Operation 65 'mux' 'v102_V' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i24 %v102_V" [bert_layer.cpp:181]   --->   Operation 66 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [6/6] (6.41ns)   --->   "%v104 = sitofp i32 %sext_ln181" [bert_layer.cpp:181]   --->   Operation 67 'sitofp' 'v104' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 68 [5/6] (6.41ns)   --->   "%v104 = sitofp i32 %sext_ln181" [bert_layer.cpp:181]   --->   Operation 68 'sitofp' 'v104' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 69 [4/6] (6.41ns)   --->   "%v104 = sitofp i32 %sext_ln181" [bert_layer.cpp:181]   --->   Operation 69 'sitofp' 'v104' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 70 [3/6] (6.41ns)   --->   "%v104 = sitofp i32 %sext_ln181" [bert_layer.cpp:181]   --->   Operation 70 'sitofp' 'v104' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i4 %select_ln176_1" [bert_layer.cpp:176]   --->   Operation 71 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%v346_addr = getelementptr i32 %v346, i64 0, i64 %zext_ln176" [bert_layer.cpp:176]   --->   Operation 72 'getelementptr' 'v346_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [2/2] (2.32ns)   --->   "%v346_load = load i4 %v346_addr" [bert_layer.cpp:176]   --->   Operation 73 'load' 'v346_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 74 [2/6] (6.41ns)   --->   "%v104 = sitofp i32 %sext_ln181" [bert_layer.cpp:181]   --->   Operation 74 'sitofp' 'v104' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 75 [1/2] (2.32ns)   --->   "%v346_load = load i4 %v346_addr" [bert_layer.cpp:176]   --->   Operation 75 'load' 'v346_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 76 [1/6] (6.41ns)   --->   "%v104 = sitofp i32 %sext_ln181" [bert_layer.cpp:181]   --->   Operation 76 'sitofp' 'v104' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln176 = bitcast i32 %v346_load" [bert_layer.cpp:176]   --->   Operation 77 'bitcast' 'bitcast_ln176' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [4/4] (5.70ns)   --->   "%v105 = fmul i32 %v104, i32 %bitcast_ln176" [bert_layer.cpp:182]   --->   Operation 78 'fmul' 'v105' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 79 [3/4] (5.70ns)   --->   "%v105 = fmul i32 %v104, i32 %bitcast_ln176" [bert_layer.cpp:182]   --->   Operation 79 'fmul' 'v105' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 80 [2/4] (5.70ns)   --->   "%v105 = fmul i32 %v104, i32 %bitcast_ln176" [bert_layer.cpp:182]   --->   Operation 80 'fmul' 'v105' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 81 [1/4] (5.70ns)   --->   "%v105 = fmul i32 %v104, i32 %bitcast_ln176" [bert_layer.cpp:182]   --->   Operation 81 'fmul' 'v105' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.88>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %v105" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 82 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 83 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 84 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_35 = trunc i32 %data_V"   --->   Operation 85 'trunc' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 86 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 87 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 88 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 89 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 90 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 91 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.42>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_35, i1 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 92 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 93 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 94 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 95 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i55 %zext_ln15, i55 %zext_ln1488"   --->   Operation 96 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_52 = shl i55 %zext_ln15, i55 %zext_ln1488"   --->   Operation 97 'shl' 'r_V_52' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24"   --->   Operation 98 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818_1 = zext i1 %tmp"   --->   Operation 99 'zext' 'zext_ln818_1' <Predicate = (isNeg)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_52, i32 24, i32 31"   --->   Operation 100 'partselect' 'tmp_25' <Predicate = (!isNeg)> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln818_1, i8 %tmp_25"   --->   Operation 101 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_scale_outp_i9_l_j9_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 103 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:178]   --->   Operation 104 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [bert_layer.cpp:177]   --->   Operation 105 'specloopname' 'specloopname_ln177' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (1.91ns)   --->   "%result_V_9 = sub i8 0, i8 %val"   --->   Operation 106 'sub' 'result_V_9' <Predicate = (p_Result_s)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 107 [1/1] (1.24ns)   --->   "%result_V = select i1 %p_Result_s, i8 %result_V_9, i8 %val" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 107 'select' 'result_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln184 = store i8 %result_V, i8 %v125_2_addr" [bert_layer.cpp:184]   --->   Operation 108 'store' 'store_ln184' <Predicate = (trunc_ln176 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx362.i73.exit" [bert_layer.cpp:184]   --->   Operation 109 'br' 'br_ln184' <Predicate = (trunc_ln176 == 2)> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln184 = store i8 %result_V, i8 %v125_1_addr" [bert_layer.cpp:184]   --->   Operation 110 'store' 'store_ln184' <Predicate = (trunc_ln176 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx362.i73.exit" [bert_layer.cpp:184]   --->   Operation 111 'br' 'br_ln184' <Predicate = (trunc_ln176 == 1)> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln184 = store i8 %result_V, i8 %v125_addr" [bert_layer.cpp:184]   --->   Operation 112 'store' 'store_ln184' <Predicate = (trunc_ln176 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx362.i73.exit" [bert_layer.cpp:184]   --->   Operation 113 'br' 'br_ln184' <Predicate = (trunc_ln176 == 0)> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln184 = store i8 %result_V, i8 %v125_3_addr" [bert_layer.cpp:184]   --->   Operation 114 'store' 'store_ln184' <Predicate = (trunc_ln176 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 192> <RAM>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln184 = br void %arrayidx362.i73.exit" [bert_layer.cpp:184]   --->   Operation 115 'br' 'br_ln184' <Predicate = (trunc_ln176 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.94ns
The critical path consists of the following:
	'alloca' operation ('j9') [10]  (0 ns)
	'load' operation ('j9_load', bert_layer.cpp:177) on local variable 'j9' [24]  (0 ns)
	'icmp' operation ('icmp_ln177', bert_layer.cpp:177) [29]  (1.49 ns)
	'select' operation ('select_ln176', bert_layer.cpp:176) [30]  (0.993 ns)
	'add' operation ('add_ln177', bert_layer.cpp:177) [96]  (1.87 ns)
	'store' operation ('store_ln177', bert_layer.cpp:177) of variable 'add_ln177', bert_layer.cpp:177 on local variable 'j9' [99]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('acc_outp2_V_addr', bert_layer.cpp:179) [42]  (0 ns)
	'load' operation ('acc_outp2_V_load', bert_layer.cpp:179) on array 'acc_outp2_V' [52]  (3.25 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'load' operation ('acc_outp2_V_load', bert_layer.cpp:179) on array 'acc_outp2_V' [52]  (3.25 ns)
	'mux' operation ('v102.V', bert_layer.cpp:179) [56]  (1.83 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v104', bert_layer.cpp:181) [58]  (6.41 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v104', bert_layer.cpp:181) [58]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v104', bert_layer.cpp:181) [58]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v104', bert_layer.cpp:181) [58]  (6.41 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v104', bert_layer.cpp:181) [58]  (6.41 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v104', bert_layer.cpp:181) [58]  (6.41 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v105', bert_layer.cpp:182) [59]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v105', bert_layer.cpp:182) [59]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v105', bert_layer.cpp:182) [59]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v105', bert_layer.cpp:182) [59]  (5.7 ns)

 <State 14>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346) [67]  (1.92 ns)
	'select' operation ('ush') [71]  (0.968 ns)

 <State 15>: 4.42ns
The critical path consists of the following:
	'shl' operation ('r.V') [75]  (0 ns)
	'select' operation ('val') [79]  (4.42 ns)

 <State 16>: 6.42ns
The critical path consists of the following:
	'sub' operation ('result.V') [80]  (1.92 ns)
	'select' operation ('result.V', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [81]  (1.25 ns)
	'store' operation ('store_ln184', bert_layer.cpp:184) of variable 'result.V', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59 on array 'v125_2' [84]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
