##########################
# ---- Introduction ---- #
##########################

# Welcome to the EECS 470 standard makefile! (plus hierarchical synthesis!)
# make           <- runs the default target, set explicitly below as 'make sim'
.DEFAULT_GOAL = sim
# ^ this overrides using the first listed target as the default

# make sim         <- execute the simulation testbench (simv)
# make build/simv  <- compiles simv from the testbench and SOURCES

# make syn             <- execute the synthesized module testbench (syn.simv)
# make build/syn.simv  <- compiles syn.simv from the testbench and *.vg SYNTH_FILES
# make synth/*.vg      <- synthesize the top level module in SOURCES for use in syn.simv
# make slack           <- a phony command to print the slack of any synthesized modules

# make verdi     <- runs the Verdi GUI debugger for simulation
# make syn.verdi <- runs the Verdi GUI debugger for synthesis

# make clean     <- remove files created during compilations (but not synthesis)
# make nuke      <- remove all files created during compilation and synthesis
# make clean_run_files <- remove per-run output files
# make clean_exe       <- remove compiled executable files
# make clean_synth     <- remove generated synthesis files

######################################################
# ---- Compilation Commands and Other Variables ---- #
######################################################

# P2 TODO: edit this variable, re-synthesize, and run 'make slack' to see generated slack
# this is a global clock period variable used in the tcl script and referenced in testbenches
export CLOCK_PERIOD = 10.0

# the Verilog Compiler command and arguments
export SW_VCS = 2023.12
VCS = vcs -sverilog -xprop=tmerge +vc -Mupdate -Mdir=build/csrc -line -full64 -kdb -lca -nc \
      -debug_access+all+reverse $(VCS_BAD_WARNINGS) +define+CLOCK_PERIOD=$(CLOCK_PERIOD)
# a SYNTH define is added when compiling for synthesis that can be used in testbenches

# remove certain warnings that generate MB of text but can be safely ignored
VCS_BAD_WARNINGS = +warn=noTFIPC +warn=noDEBUG_DEP +warn=noENUMASSIGN +warn=noLCA_FEATURES_ENABLED

# a reference library of standard structural cells that we link against when synthesizing
LIB = /usr/caen/misc/class/eecs470/lib/verilog/lec25dscc25.v

# Set the shell's pipefail option: causes return values through pipes to match the last non-zero value
# (useful for, i.e. piping to `tee`)
SHELL := $(SHELL) -o pipefail

####################################
# ---- Executable Compilation ---- #
####################################

# You should only need to modify the following variables in this section:

# TESTBENCH   =  pe_tb.sv
# SOURCES     =  pe.sv

  TESTBENCH = systolic_tb.sv
  SOURCES 	= systolic.sv pe.sv

# the normal simulation executable will run your testbench on the original modules
build/simv: $(TESTBENCH) $(CHILD_SOURCES) $(SOURCES) $(HEADERS) | build
	@$(call PRINT_COLOR, 5, compiling the simulation executable $@)
	$(VCS) $(TESTBENCH) $(CHILD_SOURCES) $(SOURCES) -o $@
	@$(call PRINT_COLOR, 6, finished compiling $@)
# NOTE: we reference variables with $(VARIABLE), and can make use of the automatic variables: ^, @, <, etc
# see: https://www.gnu.org/software/make/manual/html_node/Automatic-Variables.html for explanations

# a make pattern rule to generate the .vg synthesis files
# pattern rules use the % as a wildcard to match multiple possible targets
# NOTE: includes CHILD_MODULES and DDC_FILES for hierarchical synthesis
synth/%.vg: $(SOURCES) $(TCL_SCRIPT) $(DDC_FILES) $(HEADERS) | synth
	@$(call PRINT_COLOR, 5, synthesizing the $* module)
	@$(call PRINT_COLOR, 3, this might take a while...)
	cd synth && \
	MODULE=$* SOURCES="$(SOURCES)" CHILD_MODULES="$(CHILD_MODULES)" DDC_FILES="$(DDC_FILES)" \
	dc_shell-t -f ../$(TCL_SCRIPT) | tee $*-synth.out
	@$(call PRINT_COLOR, 6, finished synthesizing $@)
# this also generates many other files, see the tcl script's introduction for info on each of them

# this rule is similar to the %.vg rule above, but doesn't include CHILD_MODULES or DDC_FILES
$(DDC_FILES): synth/%.ddc: $(CHILD_SOURCES) $(TCL_SCRIPT) $(HEADERS) | synth
	@$(call PRINT_COLOR, 5, synthesizing the $* module)
	@$(call PRINT_COLOR, 3, this might take a while...)
	cd synth && \
	MODULE=$* SOURCES="$(CHILD_SOURCES)" \
	dc_shell-t -f ../$(TCL_SCRIPT) | tee $*-synth.out
	@$(call PRINT_COLOR, 6, finished synthesizing $@)
.SECONDARY: $(DDC_FILES) # this avoids deleting this file when used as an intermediate

# the synthesis executable runs your testbench on the synthesized versions of your modules
build/syn.simv: $(TESTBENCH) $(SYNTH_FILES) | build
	@$(call PRINT_COLOR, 5, compiling the synthesis executable $@)
	$(VCS) +define+SYNTH $^ $(LIB) -o $@
	@$(call PRINT_COLOR, 6, finished compiling $@)
# we need to link the synthesized modules against LIB, so this differs slightly from simv above
# but we still compile with the same non-synthesizable testbench

# a phony target to view the slack in the *.rep synthesis report file
slack:
	grep --color=auto "slack" synth/*.rep
.PHONY: slack

#####################################
# ---- Running the Executables ---- #
#####################################

# these targets run the compiled executable and save the output to a .out file
# their respective files are "build/program.out" or "build/program.syn.out"

sim: build/simv
	@$(call PRINT_COLOR, 5, running $<)
	./build/simv | tee build/program.out
	@$(call PRINT_COLOR, 2, output saved to build/program.out)

syn: build/syn.simv
	@$(call PRINT_COLOR, 5, running $<)
	cd build && ./syn.simv | tee program.syn.out
	@$(call PRINT_COLOR, 2, output saved to build/program.syn.out)

# NOTE: phony targets don't create files matching their name, and make will always run their commands
# make doesn't know how files get created, so we tell it about these explicitly:
.PHONY: sim syn

###################
# ---- Verdi ---- #
###################

# verdi is the synopsys debug system, and an essential tool in EECS 470

# Options to launch Verdi when running the executable
RUN_VERDI_OPTS = -gui=verdi -verdi_opts "-ultra" -no_save
# Not sure why no_save is needed right now. Otherwise prints an error

# A directory for verdi, specified in the build/novas.rc file.
VERDI_DIR = /tmp/$(USER)470
$(VERDI_DIR):
	mkdir -p $@

# these targets run the executables using verdi
verdi: build/simv build/novas.rc $(VERDI_DIR)
	./build/simv $(RUN_VERDI_OPTS)
	# cd build && ./simv $(RUN_VERDI_OPTS)
syn.verdi: build/syn.simv build/novas.rc $(VERDI_DIR)
	cd build && ./syn.simv $(RUN_VERDI_OPTS)
.PHONY: verdi syn.verdi

VERDI_TEMPLATE = /usr/caen/misc/class/eecs470/verdi-config/initialnovas.rc

build/novas.rc: $(VERDI_TEMPLATE) | build
	sed s/UNIQNAME/$${USER}/ $< > $@

###############################
# ---- Build Directories ---- #
###############################

# Directories for holding build files or run outputs
# Targets that need these directories should add them after a pipe.
# ex: "target: dep1 dep2 ... | build"
build synth:
	mkdir -p $@
# Don't leave any files in these, they will be deleted by clean commands

#####################
# ---- Cleanup ---- #
#####################

clean: clean_exe clean_run_files
	@$(call PRINT_COLOR, 6, note: clean is split into multiple commands that you can call separately: clean_exe and clean_run_files)

# use cautiously, this can cause hours of recompiling in later projects
nuke: clean clean_synth
	@$(call PRINT_COLOR, 6, note: nuke is split into multiple commands that you can call separately: clean_synth)

clean_exe:
	@$(call PRINT_COLOR, 3, removing compiled executable files)
	rm -rf build
	rm -rf *simv *.daidir csrc *.key vcdplus.vpd vc_hdrs.h
	rm -rf verdi* novas* *fsdb*

clean_run_files:
	@$(call PRINT_COLOR, 3, removing per-run outputs)
	rm -rf *.out *.dump

clean_synth:
	@$(call PRINT_COLOR, 1, removing synthesis files)
	rm -rf synth
	rm -rf *_svsim.sv *.res *.rep *.ddc *.chk *.syn *-synth.out *.mr *.pvl command.log
	# P2 NOTE: Don't delete the ISR_buggy*.vg files
	find . -type f -name '*.vg' -not -name 'ISR_buggy*.vg' -delete

.PHONY: clean nuke clean_%

######################
# ---- Printing ---- #
######################

# this is a GNU Make function with two arguments: PRINT_COLOR(color: number, msg: string)
# it does all the color printing throughout the makefile
PRINT_COLOR = if [ -t 0 ]; then tput setaf $(1) ; fi; echo $(2); if [ -t 0 ]; then tput sgr0; fi
# colors: 0:black, 1:red, 2:green, 3:yellow, 4:blue, 5:magenta, 6:cyan, 7:white
# other numbers are valid, but aren't specified in the tput man page

# Make functions are called like this:
# $(call PRINT_COLOR,3,Hello World!)
# NOTE: adding '@' to the start of a line avoids printing the command itself, only the output


# export MK_COURSE_NAME = EECS598-002
# # please refer to scripts/synth.tcl for synthesis details

# # Following is an example file structure:
# # .
# # ├── Makefile
# # ├── memory
# # │   ├── memgen.sh
# # │   └── src
# # │       └── SRAM8x32_single.config
# # ├── scripts
# # │   ├── constraints.tcl
# # │   └── synth.tcl
# # └── src
# #     └── test.sv
# #
# # if you need to use memory compiler, do this before synthesis flow: {
# # 	1. write your memory config file in memory/src
# # 	2. modify memory/memgen.sh
# # 	3. run "make memgen"
# # }
# #
# # 1. put your RTL codes in src/ folder
# # 2. modify scripts/constraints.tcl and/or synth.tcl for synthesis
# # 3. run "make syn" 
# # 4. check reports/ and results/ folders for reports and mapped files
# #




# #############
# # variables #
# #############

# VCS = SW_VCS=2023.12-SP2-1 vcs -sverilog +vc -Mupdate -line -full64 -kdb -lca -debug_access+all+reverse

# # your top-level module name
# export MK_DESIGN_NAME = svd

# # CPU core usage, capped at 6
# export MK_USE_NUM_CORES = 4

# # memory library selection
# export MK_MEM_SUFFIX = typ_1d05_25

# all:	simv
# 	./simv | tee program.out

# syn: 
# 	-mkdir -p logs
# 	dc_shell -f scripts/synth.tcl | tee logs/synth.log
# 	-mkdir -p temp_files
# 	-mv alib-52 temp_files/
# 	-mv *_dclib temp_files/
# 	-mv command.log temp_files/
# 	-mv default.svf temp_files/
# 	-mkdir -p export
# # -cp -f memory/db/*_${MK_MEM_SUFFIX}_ccs.db export/ 2>>/dev/null


##### 
# Modify starting here
#####

# TESTBENCH = dram_top_test.sv
# SIMFILES = $(wildcard \
# 	dram_top.sv \
# 	dram.sv \
# 	dram_control.sv \
# 	top_def.svh \
# )


# #####
# # Should be no need to modify after here
# #####
# sim:	$(SIMFILES) $(TESTBENCH)
# 	$(VCS) $(TESTBENCH) $(SIMFILES) -o sim | tee simv.log

# verdi:	$(SIMFILES) $(TESTBENCH) 
# 	$(VCS) $(TESTBENCH) $(SIMFILES) -o verdi -R -gui | tee dve.log

# dve:	$(SIMFILES) $(TESTBENCH) 
# 	$(VCS) $(TESTBENCH) $(SIMFILES) -o dve -R -gui -debug_acccess+all -kdb | tee dve.log

# dve_syn:	$(SYNFILES) $(TESTBENCH)
# 	$(VCS) $(TESTBENCH) $(SYNFILES) $(LIB) +define+SYNTH_TEST -o syn_simv -R -gui

# .PHONY: verdi

# pp:
# 	pt_shell -f pp.tcl  | tee pp.log

# memgen:
# 	cd memory; ./memgen.sh

# clean:
# 	rm -rvf simv *.daidir csrc vcs.key program.out sim verdi \
# 	syn_simv syn_simv.daidir syn_program.out \
# 	dve *.vpd *.vcd *.dump ucli.key \
#         inter.fsdb novas* verdiLog	

# nuke:	clean
# 	rm -rvf *.vg *.rep *.db *.chk *.log *.out *.ddc *.svf DVEfiles/