Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Aug 20 19:19:26 2025
| Host         : u20-VirtualBox running 64-bit Ubuntu 20.04 LTS
| Command      : report_timing_summary -file /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/report/timing.txt -max_paths 10
| Design       : Arty35THarness
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (5304)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (5304)
---------------------------------
 There are 5304 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.102        0.000                      0                13333        0.012        0.000                      0                13333        3.000        0.000                       0                  5595  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK100MHZ          {0.000 5.000}        10.000          100.000         
  clk_out3_mmcm    {0.000 15.391}       30.782          32.487          
  clkfbout_mmcm    {0.000 30.000}       60.000          16.667          
JTCK               {0.000 50.000}       100.000         10.000          
qspi_sck_pin       {0.000 10.000}       20.000          50.000          
sys_clk_pin        {0.000 5.000}        10.000          100.000         
  clk_out3_mmcm_1  {0.000 15.391}       30.782          32.487          
  clkfbout_mmcm_1  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out3_mmcm          8.102        0.000                      0                12741        0.168        0.000                      0                12741       14.141        0.000                       0                  5307  
  clkfbout_mmcm                                                                                                                                                     40.000        0.000                       0                     3  
JTCK                    41.429        0.000                      0                  545        0.109        0.000                      0                  545       49.500        0.000                       0                   284  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out3_mmcm_1        8.104        0.000                      0                12741        0.168        0.000                      0                12741       14.141        0.000                       0                  5307  
  clkfbout_mmcm_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_mmcm_1  clk_out3_mmcm          8.102        0.000                      0                12741        0.012        0.000                      0                12741  
clk_out3_mmcm    clk_out3_mmcm_1        8.102        0.000                      0                12741        0.012        0.000                      0                12741  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out3_mmcm      clk_out3_mmcm           23.715        0.000                      0                   47        0.534        0.000                      0                   47  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm           23.715        0.000                      0                   47        0.378        0.000                      0                   47  
**async_default**  clk_out3_mmcm      clk_out3_mmcm_1         23.715        0.000                      0                   47        0.378        0.000                      0                   47  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm_1         23.717        0.000                      0                   47        0.534        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        8.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.534ns  (logic 2.408ns (9.815%)  route 22.126ns (90.185%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.470    18.426    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.550 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3/O
                         net (fo=12, routed)          1.972    20.522    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I3_O)        0.124    20.646 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_4[7]_i_1/O
                         net (fo=8, routed)           2.961    23.607    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]_1
    SLICE_X52Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.607    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.207ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.525ns  (logic 2.408ns (9.819%)  route 22.117ns (90.181%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.508    23.598    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    31.804    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]
  -------------------------------------------------------------------
                         required time                         31.804    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  8.207    

Slack (MET) :             8.207ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.525ns  (logic 2.408ns (9.819%)  route 22.117ns (90.181%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.508    23.598    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    31.804    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]
  -------------------------------------------------------------------
                         required time                         31.804    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  8.207    

Slack (MET) :             8.210ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.521ns  (logic 2.408ns (9.820%)  route 22.113ns (90.180%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.504    23.594    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    31.804    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]
  -------------------------------------------------------------------
                         required time                         31.804    
                         arrival time                         -23.594    
  -------------------------------------------------------------------
                         slack                                  8.210    

Slack (MET) :             8.210ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.521ns  (logic 2.408ns (9.820%)  route 22.113ns (90.180%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.504    23.594    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    31.804    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]
  -------------------------------------------------------------------
                         required time                         31.804    
                         arrival time                         -23.594    
  -------------------------------------------------------------------
                         slack                                  8.210    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.365ns  (logic 2.408ns (9.883%)  route 21.957ns (90.117%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.470    18.426    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.550 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3/O
                         net (fo=12, routed)          1.972    20.522    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I3_O)        0.124    20.646 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_4[7]_i_1/O
                         net (fo=8, routed)           2.793    23.438    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]_1
    SLICE_X54Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X54Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X54Y95         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.438    
  -------------------------------------------------------------------
                         slack                                  8.271    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.713    -0.433    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.388 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.266    -0.122    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.643     0.547    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X48Y110        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDCE (Prop_fdce_C_Q)         0.141     0.688 r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.086     0.773    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg_n_0
    SLICE_X49Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.818 r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/ready_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.818    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg0
    SLICE_X49Y110        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.917     0.659    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/_gated_clock_debug_clock_gate_out
    SLICE_X49Y110        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/C
                         clock pessimism             -0.099     0.560    
    SLICE_X49Y110        FDCE (Hold_fdce_C_D)         0.091     0.651    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.556    -0.591    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X44Y63         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[16]/Q
                         net (fo=1, routed)           0.157    -0.293    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/DIC1
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.825    -0.830    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/WCLK
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1/CLK
                         clock pessimism              0.254    -0.576    
    SLICE_X46Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.462    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 chiptop0/system/pbus/atomics/cam_d_0_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.805%)  route 0.399ns (68.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.547    -0.600    chiptop0/system/pbus/atomics/clk_out3
    SLICE_X32Y76         FDRE                                         r  chiptop0/system/pbus/atomics/cam_d_0_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  chiptop0/system/pbus/atomics/cam_d_0_data_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.274    chiptop0/system/pbus/atomics/cam_d_0_data[0]
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.045    -0.229 r  chiptop0/system/pbus/atomics/Memory_reg_0_1_12_17_i_2__2/O
                         net (fo=1, routed)           0.214    -0.015    chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/DIB0
    SLICE_X38Y76         RAMD32                                       r  chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.812    -0.842    chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/WCLK
    SLICE_X38Y76         RAMD32                                       r  chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB/CLK
                         clock pessimism              0.503    -0.339    
    SLICE_X38Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.193    chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.547    -0.600    chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/clk_out3
    SLICE_X45Y74         FDRE                                         r  chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address_reg[21]/Q
                         net (fo=1, routed)           0.097    -0.362    chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address[21]
    SLICE_X44Y74         LUT3 (Prop_lut3_I0_O)        0.045    -0.317 r  chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/ram[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.317    chiptop0/system/plic_domain/plic/out_back_front_q/D[19]
    SLICE_X44Y74         FDRE                                         r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.814    -0.841    chiptop0/system/plic_domain/plic/out_back_front_q/clk_out3
    SLICE_X44Y74         FDRE                                         r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X44Y74         FDRE (Hold_fdre_C_D)         0.091    -0.496    chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.347%)  route 0.161ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.556    -0.591    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X45Y63         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[15]/Q
                         net (fo=1, routed)           0.161    -0.302    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/DIC0
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.825    -0.830    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/WCLK
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC/CLK
                         clock pessimism              0.254    -0.576    
    SLICE_X46Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    -0.485    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.557    -0.590    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/clk_out3
    SLICE_X37Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[21]/Q
                         net (fo=1, routed)           0.135    -0.314    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg_n_0_[21]
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.269 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/o_swb_rdt[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[31]_1[20]
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.826    -0.829    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]/C
                         clock pessimism              0.255    -0.574    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121    -0.453    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.249%)  route 0.161ns (55.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.557    -0.590    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X45Y62         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[9]/Q
                         net (fo=1, routed)           0.161    -0.301    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/DIC0
    SLICE_X46Y63         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.825    -0.830    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/WCLK
    SLICE_X46Y63         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC/CLK
                         clock pessimism              0.254    -0.576    
    SLICE_X46Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    -0.485    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_awmaddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.563    -0.584    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X55Y51         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_awmaddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_awmaddr_reg[10]/Q
                         net (fo=2, routed)           0.119    -0.324    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/Q[6]
    SLICE_X54Y50         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.833    -0.821    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/clk_out3
    SLICE_X54Y50         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]/C
                         clock pessimism              0.253    -0.568    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.059    -0.509    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.557    -0.590    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/clk_out3
    SLICE_X37Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[20]/Q
                         net (fo=1, routed)           0.136    -0.313    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg_n_0_[20]
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/o_swb_rdt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[31]_1[19]
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.826    -0.829    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]/C
                         clock pessimism              0.255    -0.574    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121    -0.453    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[88]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/plic_domain/plic/threshold_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.092%)  route 0.104ns (35.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.546    -0.601    chiptop0/system/plic_domain/plic/out_back_front_q/clk_out3
    SLICE_X41Y75         FDSE                                         r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[88]/Q
                         net (fo=2, routed)           0.104    -0.356    chiptop0/system/plic_domain/plic/out_back_front_q/_out_back_front_q_io_deq_bits_mask[0]
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.311 r  chiptop0/system/plic_domain/plic/out_back_front_q/threshold_0_i_1/O
                         net (fo=1, routed)           0.000    -0.311    chiptop0/system/plic_domain/plic/out_back_front_q_n_16
    SLICE_X43Y75         FDRE                                         r  chiptop0/system/plic_domain/plic/threshold_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.813    -0.842    chiptop0/system/plic_domain/plic/clk_out3
    SLICE_X43Y75         FDRE                                         r  chiptop0/system/plic_domain/plic/threshold_0_reg/C
                         clock pessimism              0.254    -0.588    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.092    -0.496    chiptop0/system/plic_domain/plic/threshold_0_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm
Waveform(ns):       { 0.000 15.391 }
Period(ns):         30.782
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y11     ServCore_uut/serving/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y10     ServCore_uut/serving/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.782      28.206     RAMB36_X1Y11     ServCore_uut/serving/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.782      28.206     RAMB36_X1Y10     ServCore_uut/serving/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         30.782      28.626     BUFGCTRL_X0Y0    ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/I
Min Period        n/a     BUFG/I              n/a            2.155         30.782      28.626     BUFGCTRL_X0Y16   ip_mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         30.782      29.533     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         30.782      29.782     SLICE_X30Y74     chiptop0/system/pbus/coupler_to_device_named_uart_0/fragmenter/repeater/saved_opcode_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.782      29.782     SLICE_X30Y74     chiptop0/system/pbus/coupler_to_device_named_uart_0/fragmenter/repeater/saved_opcode_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.782      29.782     SLICE_X32Y75     chiptop0/system/pbus/coupler_to_device_named_uart_0/fragmenter/repeater/saved_opcode_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.782      182.578    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X56Y51     chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeOut_ar_deq_q/ram_ext/Memory_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X56Y51     chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeOut_ar_deq_q/ram_ext/Memory_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y70     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y70     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y70     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y70     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y72     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y72     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y72     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y72     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y72     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y72     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y18   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       41.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.429ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        8.111ns  (logic 1.630ns (20.096%)  route 6.481ns (79.904%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 104.868 - 100.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 55.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.967    53.447    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.733    55.276    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X56Y112        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDCE (Prop_fdce_C_Q)         0.524    55.800 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/Q
                         net (fo=6, routed)           0.884    56.684    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[3]
    SLICE_X56Y112        LUT5 (Prop_lut5_I2_O)        0.153    56.837 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.124    57.961    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.331    58.292 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=50, routed)          0.773    59.065    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124    59.189 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[32]_i_4/O
                         net (fo=2, routed)           0.661    59.850    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.150    60.000 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[32]_i_2/O
                         net (fo=7, routed)           0.713    60.712    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[32]
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.348    61.060 r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[32]_i_1/O
                         net (fo=33, routed)          2.327    63.387    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X63Y95         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.862   103.272    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.506   104.868    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/_jtag_TCK_i_ival_pad_1_O
    SLICE_X63Y95         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/C
                         clock pessimism              0.188   105.056    
                         clock uncertainty           -0.035   105.021    
    SLICE_X63Y95         FDRE (Setup_fdre_C_CE)      -0.205   104.816    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -63.387    
  -------------------------------------------------------------------
                         slack                                 41.429    

Slack (MET) :             41.541ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.999ns  (logic 1.630ns (20.377%)  route 6.369ns (79.623%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 104.868 - 100.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 55.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.967    53.447    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.733    55.276    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X56Y112        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDCE (Prop_fdce_C_Q)         0.524    55.800 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/Q
                         net (fo=6, routed)           0.884    56.684    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[3]
    SLICE_X56Y112        LUT5 (Prop_lut5_I2_O)        0.153    56.837 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.124    57.961    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.331    58.292 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=50, routed)          0.773    59.065    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124    59.189 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[32]_i_4/O
                         net (fo=2, routed)           0.661    59.850    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.150    60.000 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[32]_i_2/O
                         net (fo=7, routed)           0.713    60.712    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[32]
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.348    61.060 r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[32]_i_1/O
                         net (fo=33, routed)          2.215    63.275    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X58Y97         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.862   103.272    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.506   104.868    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/_jtag_TCK_i_ival_pad_1_O
    SLICE_X58Y97         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/C
                         clock pessimism              0.188   105.056    
                         clock uncertainty           -0.035   105.021    
    SLICE_X58Y97         FDRE (Setup_fdre_C_CE)      -0.205   104.816    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -63.275    
  -------------------------------------------------------------------
                         slack                                 41.541    

Slack (MET) :             41.576ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.963ns  (logic 1.630ns (20.470%)  route 6.333ns (79.530%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 104.867 - 100.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 55.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.967    53.447    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.733    55.276    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X56Y112        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDCE (Prop_fdce_C_Q)         0.524    55.800 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/Q
                         net (fo=6, routed)           0.884    56.684    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[3]
    SLICE_X56Y112        LUT5 (Prop_lut5_I2_O)        0.153    56.837 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.124    57.961    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.331    58.292 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=50, routed)          0.773    59.065    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124    59.189 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[32]_i_4/O
                         net (fo=2, routed)           0.661    59.850    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.150    60.000 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[32]_i_2/O
                         net (fo=7, routed)           0.713    60.712    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[32]
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.348    61.060 r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[32]_i_1/O
                         net (fo=33, routed)          2.179    63.239    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X59Y95         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.862   103.272    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.505   104.867    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/_jtag_TCK_i_ival_pad_1_O
    SLICE_X59Y95         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/C
                         clock pessimism              0.188   105.055    
                         clock uncertainty           -0.035   105.020    
    SLICE_X59Y95         FDRE (Setup_fdre_C_CE)      -0.205   104.815    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        104.815    
                         arrival time                         -63.239    
  -------------------------------------------------------------------
                         slack                                 41.576    

Slack (MET) :             41.576ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.963ns  (logic 1.630ns (20.470%)  route 6.333ns (79.530%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 104.867 - 100.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 55.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.967    53.447    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.733    55.276    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X56Y112        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDCE (Prop_fdce_C_Q)         0.524    55.800 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/Q
                         net (fo=6, routed)           0.884    56.684    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[3]
    SLICE_X56Y112        LUT5 (Prop_lut5_I2_O)        0.153    56.837 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.124    57.961    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.331    58.292 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=50, routed)          0.773    59.065    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124    59.189 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[32]_i_4/O
                         net (fo=2, routed)           0.661    59.850    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.150    60.000 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[32]_i_2/O
                         net (fo=7, routed)           0.713    60.712    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[32]
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.348    61.060 r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[32]_i_1/O
                         net (fo=33, routed)          2.179    63.239    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X59Y95         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.862   103.272    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.505   104.867    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/_jtag_TCK_i_ival_pad_1_O
    SLICE_X59Y95         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/C
                         clock pessimism              0.188   105.055    
                         clock uncertainty           -0.035   105.020    
    SLICE_X59Y95         FDRE (Setup_fdre_C_CE)      -0.205   104.815    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        104.815    
                         arrival time                         -63.239    
  -------------------------------------------------------------------
                         slack                                 41.576    

Slack (MET) :             41.576ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.963ns  (logic 1.630ns (20.470%)  route 6.333ns (79.530%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 104.867 - 100.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 55.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.967    53.447    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.733    55.276    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X56Y112        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDCE (Prop_fdce_C_Q)         0.524    55.800 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/Q
                         net (fo=6, routed)           0.884    56.684    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[3]
    SLICE_X56Y112        LUT5 (Prop_lut5_I2_O)        0.153    56.837 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.124    57.961    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.331    58.292 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=50, routed)          0.773    59.065    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124    59.189 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[32]_i_4/O
                         net (fo=2, routed)           0.661    59.850    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.150    60.000 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[32]_i_2/O
                         net (fo=7, routed)           0.713    60.712    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[32]
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.348    61.060 r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[32]_i_1/O
                         net (fo=33, routed)          2.179    63.239    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X59Y95         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.862   103.272    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.505   104.867    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/_jtag_TCK_i_ival_pad_1_O
    SLICE_X59Y95         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/C
                         clock pessimism              0.188   105.055    
                         clock uncertainty           -0.035   105.020    
    SLICE_X59Y95         FDRE (Setup_fdre_C_CE)      -0.205   104.815    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        104.815    
                         arrival time                         -63.239    
  -------------------------------------------------------------------
                         slack                                 41.576    

Slack (MET) :             41.576ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.963ns  (logic 1.630ns (20.470%)  route 6.333ns (79.530%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 104.867 - 100.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 55.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.967    53.447    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.733    55.276    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X56Y112        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDCE (Prop_fdce_C_Q)         0.524    55.800 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/Q
                         net (fo=6, routed)           0.884    56.684    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[3]
    SLICE_X56Y112        LUT5 (Prop_lut5_I2_O)        0.153    56.837 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.124    57.961    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.331    58.292 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=50, routed)          0.773    59.065    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124    59.189 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[32]_i_4/O
                         net (fo=2, routed)           0.661    59.850    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.150    60.000 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[32]_i_2/O
                         net (fo=7, routed)           0.713    60.712    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[32]
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.348    61.060 r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[32]_i_1/O
                         net (fo=33, routed)          2.179    63.239    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X59Y95         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.862   103.272    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.505   104.867    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/_jtag_TCK_i_ival_pad_1_O
    SLICE_X59Y95         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/C
                         clock pessimism              0.188   105.055    
                         clock uncertainty           -0.035   105.020    
    SLICE_X59Y95         FDRE (Setup_fdre_C_CE)      -0.205   104.815    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        104.815    
                         arrival time                         -63.239    
  -------------------------------------------------------------------
                         slack                                 41.576    

Slack (MET) :             41.750ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.790ns  (logic 1.630ns (20.923%)  route 6.160ns (79.077%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 104.868 - 100.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 55.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.967    53.447    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.733    55.276    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X56Y112        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDCE (Prop_fdce_C_Q)         0.524    55.800 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/Q
                         net (fo=6, routed)           0.884    56.684    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[3]
    SLICE_X56Y112        LUT5 (Prop_lut5_I2_O)        0.153    56.837 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.124    57.961    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.331    58.292 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=50, routed)          0.773    59.065    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124    59.189 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[32]_i_4/O
                         net (fo=2, routed)           0.661    59.850    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.150    60.000 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[32]_i_2/O
                         net (fo=7, routed)           0.713    60.712    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[32]
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.348    61.060 r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[32]_i_1/O
                         net (fo=33, routed)          2.006    63.066    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X61Y98         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.862   103.272    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.506   104.868    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/_jtag_TCK_i_ival_pad_1_O
    SLICE_X61Y98         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/C
                         clock pessimism              0.188   105.056    
                         clock uncertainty           -0.035   105.021    
    SLICE_X61Y98         FDRE (Setup_fdre_C_CE)      -0.205   104.816    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -63.066    
  -------------------------------------------------------------------
                         slack                                 41.750    

Slack (MET) :             41.750ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.790ns  (logic 1.630ns (20.923%)  route 6.160ns (79.077%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 104.868 - 100.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 55.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.967    53.447    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.733    55.276    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X56Y112        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDCE (Prop_fdce_C_Q)         0.524    55.800 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/Q
                         net (fo=6, routed)           0.884    56.684    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[3]
    SLICE_X56Y112        LUT5 (Prop_lut5_I2_O)        0.153    56.837 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.124    57.961    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.331    58.292 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=50, routed)          0.773    59.065    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124    59.189 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[32]_i_4/O
                         net (fo=2, routed)           0.661    59.850    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.150    60.000 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[32]_i_2/O
                         net (fo=7, routed)           0.713    60.712    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[32]
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.348    61.060 r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[32]_i_1/O
                         net (fo=33, routed)          2.006    63.066    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X61Y98         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.862   103.272    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.506   104.868    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/_jtag_TCK_i_ival_pad_1_O
    SLICE_X61Y98         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/C
                         clock pessimism              0.188   105.056    
                         clock uncertainty           -0.035   105.021    
    SLICE_X61Y98         FDRE (Setup_fdre_C_CE)      -0.205   104.816    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -63.066    
  -------------------------------------------------------------------
                         slack                                 41.750    

Slack (MET) :             41.750ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.790ns  (logic 1.630ns (20.923%)  route 6.160ns (79.077%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 104.868 - 100.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 55.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.967    53.447    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.733    55.276    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X56Y112        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDCE (Prop_fdce_C_Q)         0.524    55.800 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/Q
                         net (fo=6, routed)           0.884    56.684    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[3]
    SLICE_X56Y112        LUT5 (Prop_lut5_I2_O)        0.153    56.837 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.124    57.961    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.331    58.292 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=50, routed)          0.773    59.065    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124    59.189 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[32]_i_4/O
                         net (fo=2, routed)           0.661    59.850    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.150    60.000 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[32]_i_2/O
                         net (fo=7, routed)           0.713    60.712    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[32]
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.348    61.060 r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[32]_i_1/O
                         net (fo=33, routed)          2.006    63.066    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X61Y98         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.862   103.272    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.506   104.868    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/_jtag_TCK_i_ival_pad_1_O
    SLICE_X61Y98         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
                         clock pessimism              0.188   105.056    
                         clock uncertainty           -0.035   105.021    
    SLICE_X61Y98         FDRE (Setup_fdre_C_CE)      -0.205   104.816    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -63.066    
  -------------------------------------------------------------------
                         slack                                 41.750    

Slack (MET) :             41.750ns  (required time - arrival time)
  Source:                 chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        7.790ns  (logic 1.630ns (20.923%)  route 6.160ns (79.077%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 104.868 - 100.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 55.276 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.480    51.480 f  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.967    53.447    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.543 f  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.733    55.276    chiptop0/system/dtm/tapIO_controllerInternal/CLK
    SLICE_X56Y112        FDCE                                         r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDCE (Prop_fdce_C_Q)         0.524    55.800 r  chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg[3]/Q
                         net (fo=6, routed)           0.884    56.684    chiptop0/system/dtm/tapIO_controllerInternal/activeInstruction_reg_n_0_[3]
    SLICE_X56Y112        LUT5 (Prop_lut5_I2_O)        0.153    56.837 f  chiptop0/system/dtm/tapIO_controllerInternal/regs_34_i_3/O
                         net (fo=6, routed)           1.124    57.961    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/dmiReqReg_data_reg[0]
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.331    58.292 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/readys_mask[1]_i_3__1/O
                         net (fo=50, routed)          0.773    59.065    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[2]_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.124    59.189 f  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/cdc_reg[32]_i_4/O
                         net (fo=2, routed)           0.661    59.850    chiptop0/system/tlDM/dmOuter/dmiXbar/_dtm_io_dmi_resp_ready
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.150    60.000 r  chiptop0/system/tlDM/dmOuter/dmiXbar/cdc_reg[32]_i_2/O
                         net (fo=7, routed)           0.713    60.712    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg_reg[32]
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.348    61.060 r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/cdc_reg[32]_i_1/O
                         net (fo=33, routed)          2.006    63.066    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/E[0]
    SLICE_X61Y98         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.410   101.410 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           1.862   103.272    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.363 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         1.506   104.868    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/_jtag_TCK_i_ival_pad_1_O
    SLICE_X61Y98         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/C
                         clock pessimism              0.188   105.056    
                         clock uncertainty           -0.035   105.021    
    SLICE_X61Y98         FDRE (Setup_fdre_C_CE)      -0.205   104.816    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -63.066    
  -------------------------------------------------------------------
                         slack                                 41.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_27_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.631     0.879    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.644     1.549    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/_jtag_TCK_i_ival_pad_1_O
    SLICE_X57Y105        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.746    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_33_reg[24]
    SLICE_X56Y105        LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_27_i_1/O
                         net (fo=1, routed)           0.000     1.791    chiptop0/system/dtm/dmiAccessChain/regs_27_reg_0
    SLICE_X56Y105        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_27_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.685     1.121    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.917     2.067    chiptop0/system/dtm/dmiAccessChain/_jtag_TCK_i_ival_pad_1_O
    SLICE_X56Y105        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_27_reg/C
                         clock pessimism             -0.504     1.562    
    SLICE_X56Y105        FDRE (Hold_fdre_C_D)         0.120     1.682    chiptop0/system/dtm/dmiAccessChain/regs_27_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_10_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.086%)  route 0.400ns (73.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.631     0.879    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.496    chiptop0/system/dtm/dmiAccessChain/_jtag_TCK_i_ival_pad_1_O
    SLICE_X58Y98         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  chiptop0/system/dtm/dmiAccessChain/regs_10_reg/Q
                         net (fo=2, routed)           0.400     2.036    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_data[8]
    SLICE_X57Y103        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.685     1.121    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.917     2.067    chiptop0/system/dtm/_jtag_TCK_i_ival_pad_1_O
    SLICE_X57Y103        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[8]/C
                         clock pessimism             -0.249     1.817    
    SLICE_X57Y103        FDRE (Hold_fdre_C_D)         0.076     1.893    chiptop0/system/dtm/dmiReqReg_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_22_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.448%)  route 0.117ns (38.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.631     0.879    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.644     1.549    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/_jtag_TCK_i_ival_pad_1_O
    SLICE_X57Y105        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[21]/Q
                         net (fo=1, routed)           0.117     1.807    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_33_reg[19]
    SLICE_X54Y105        LUT6 (Prop_lut6_I2_O)        0.045     1.852 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_22_i_1/O
                         net (fo=1, routed)           0.000     1.852    chiptop0/system/dtm/dmiAccessChain/regs_22_reg_0
    SLICE_X54Y105        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_22_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.685     1.121    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.917     2.067    chiptop0/system/dtm/dmiAccessChain/_jtag_TCK_i_ival_pad_1_O
    SLICE_X54Y105        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_22_reg/C
                         clock pessimism             -0.482     1.584    
    SLICE_X54Y105        FDRE (Hold_fdre_C_D)         0.120     1.704    chiptop0/system/dtm/dmiAccessChain/regs_22_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_12_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.836%)  route 0.405ns (74.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.631     0.879    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.496    chiptop0/system/dtm/dmiAccessChain/_jtag_TCK_i_ival_pad_1_O
    SLICE_X58Y98         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  chiptop0/system/dtm/dmiAccessChain/regs_12_reg/Q
                         net (fo=2, routed)           0.405     2.042    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_data[10]
    SLICE_X55Y105        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.685     1.121    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.917     2.067    chiptop0/system/dtm/_jtag_TCK_i_ival_pad_1_O
    SLICE_X55Y105        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[10]/C
                         clock pessimism             -0.249     1.817    
    SLICE_X55Y105        FDRE (Hold_fdre_C_D)         0.070     1.887    chiptop0/system/dtm/dmiReqReg_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiAccessChain/regs_15_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.017%)  route 0.109ns (36.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.631     0.879    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.496    chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/_jtag_TCK_i_ival_pad_1_O
    SLICE_X61Y98         FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  chiptop0/system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/Q
                         net (fo=1, routed)           0.109     1.746    chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_33_reg[12]
    SLICE_X63Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_15_i_1/O
                         net (fo=1, routed)           0.000     1.791    chiptop0/system/dtm/dmiAccessChain/regs_15_reg_0
    SLICE_X63Y97         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.685     1.121    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.863     2.012    chiptop0/system/dtm/dmiAccessChain/_jtag_TCK_i_ival_pad_1_O
    SLICE_X63Y97         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_15_reg/C
                         clock pessimism             -0.478     1.534    
    SLICE_X63Y97         FDRE (Hold_fdre_C_D)         0.091     1.625    chiptop0/system/dtm/dmiAccessChain/regs_15_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.631     0.879    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.644     1.549    chiptop0/system/dtm/_jtag_TCK_i_ival_pad_1_O
    SLICE_X55Y105        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  chiptop0/system/dtm/dmiReqReg_data_reg[21]/Q
                         net (fo=1, routed)           0.112     1.802    chiptop0/system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[29]_0[20]
    SLICE_X55Y106        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.685     1.121    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.917     2.067    chiptop0/system/tlDM/dmOuter/asource/nodeOut_a_source/_jtag_TCK_i_ival_pad_1_O
    SLICE_X55Y106        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[21]/C
                         clock pessimism             -0.501     1.565    
    SLICE_X55Y106        FDRE (Hold_fdre_C_D)         0.070     1.635    chiptop0/system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_6_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.018%)  route 0.130ns (47.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.631     0.879    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.591     1.496    chiptop0/system/dtm/dmiAccessChain/_jtag_TCK_i_ival_pad_1_O
    SLICE_X63Y96         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  chiptop0/system/dtm/dmiAccessChain/regs_6_reg/Q
                         net (fo=2, routed)           0.130     1.767    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_data[4]
    SLICE_X62Y97         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.685     1.121    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.863     2.012    chiptop0/system/dtm/_jtag_TCK_i_ival_pad_1_O
    SLICE_X62Y97         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[4]/C
                         clock pessimism             -0.499     1.513    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.075     1.588    chiptop0/system/dtm/dmiReqReg_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_8_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.631     0.879    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.592     1.497    chiptop0/system/dtm/dmiAccessChain/_jtag_TCK_i_ival_pad_1_O
    SLICE_X63Y97         FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  chiptop0/system/dtm/dmiAccessChain/regs_8_reg/Q
                         net (fo=2, routed)           0.127     1.765    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_data[6]
    SLICE_X62Y97         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.685     1.121    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.863     2.012    chiptop0/system/dtm/_jtag_TCK_i_ival_pad_1_O
    SLICE_X62Y97         FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[6]/C
                         clock pessimism             -0.502     1.510    
    SLICE_X62Y97         FDRE (Hold_fdre_C_D)         0.076     1.586    chiptop0/system/dtm/dmiReqReg_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiReqReg_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.631     0.879    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.644     1.549    chiptop0/system/dtm/_jtag_TCK_i_ival_pad_1_O
    SLICE_X57Y103        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141     1.690 r  chiptop0/system/dtm/dmiReqReg_data_reg[19]/Q
                         net (fo=1, routed)           0.103     1.793    chiptop0/system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[29]_0[18]
    SLICE_X57Y104        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.685     1.121    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.917     2.067    chiptop0/system/tlDM/dmOuter/asource/nodeOut_a_source/_jtag_TCK_i_ival_pad_1_O
    SLICE_X57Y104        FDRE                                         r  chiptop0/system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[19]/C
                         clock pessimism             -0.501     1.565    
    SLICE_X57Y104        FDRE (Hold_fdre_C_D)         0.047     1.612    chiptop0/system/tlDM/dmOuter/asource/nodeOut_a_source/mem_0_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 chiptop0/system/dtm/dmiAccessChain/regs_34_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            chiptop0/system/dtm/dmiReqReg_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.316%)  route 0.129ns (47.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.631     0.879    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.643     1.548    chiptop0/system/dtm/dmiAccessChain/_jtag_TCK_i_ival_pad_1_O
    SLICE_X55Y108        FDRE                                         r  chiptop0/system/dtm/dmiAccessChain/regs_34_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  chiptop0/system/dtm/dmiAccessChain/regs_34_reg/Q
                         net (fo=2, routed)           0.129     1.818    chiptop0/system/dtm/_dmiAccessChain_io_update_bits_addr[0]
    SLICE_X54Y108        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    jtag_TCK_i_ival_pad/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.436     0.436 r  jtag_TCK_i_ival_pad/IBUF/O
                         net (fo=1, routed)           0.685     1.121    _jtag_TCK_i_ival_pad_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.150 r  _jtag_TCK_i_ival_pad_O_BUFG_inst/O
                         net (fo=283, routed)         0.916     2.066    chiptop0/system/dtm/_jtag_TCK_i_ival_pad_1_O
    SLICE_X54Y108        FDRE                                         r  chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
                         clock pessimism             -0.504     1.561    
    SLICE_X54Y108        FDRE (Hold_fdre_C_D)         0.075     1.636    chiptop0/system/dtm/dmiReqReg_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jd_2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  _jtag_TCK_i_ival_pad_O_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y111   chiptop0/system/dtm/busyReg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y110   chiptop0/system/dtm/dmiAccessChain/regs_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y98    chiptop0/system/dtm/dmiAccessChain/regs_10_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y98    chiptop0/system/dtm/dmiAccessChain/regs_11_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y98    chiptop0/system/dtm/dmiAccessChain/regs_12_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y97    chiptop0/system/dtm/dmiAccessChain/regs_13_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y99    chiptop0/system/dtm/dmiAccessChain/regs_14_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X63Y97    chiptop0/system/dtm/dmiAccessChain/regs_15_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X63Y97    chiptop0/system/dtm/dmiAccessChain/regs_16_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y108   chiptop0/system/dtm/dmiAccessChain/regs_34_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y108   chiptop0/system/dtm/dmiAccessChain/regs_37_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y108   chiptop0/system/dtm/dmiAccessChain/regs_38_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y108   chiptop0/system/dtm/dmiAccessChain/regs_39_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y108   chiptop0/system/dtm/dmiReqReg_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y108   chiptop0/system/dtm/dmiReqReg_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y108   chiptop0/system/dtm/dmiReqReg_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y108   chiptop0/system/dtm/dmiReqReg_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y108   chiptop0/system/dtm/dmiReqReg_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y108   chiptop0/system/dtm/dmiReqReg_addr_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y114   chiptop0/system/dtm/dtmInfoChain/regs_0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y113   chiptop0/system/dtm/dtmInfoChain/regs_10_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y113   chiptop0/system/dtm/dtmInfoChain/regs_11_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y114   chiptop0/system/dtm/dtmInfoChain/regs_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y114   chiptop0/system/dtm/dtmInfoChain/regs_2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y113   chiptop0/system/dtm/dtmInfoChain/regs_31_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y114   chiptop0/system/dtm/dtmInfoChain/regs_3_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y114   chiptop0/system/dtm/dtmInfoChain/regs_4_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y114   chiptop0/system/dtm/dtmInfoChain/regs_5_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X54Y114   chiptop0/system/dtm/dtmInfoChain/regs_6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        8.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.104ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.534ns  (logic 2.408ns (9.815%)  route 22.126ns (90.185%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.470    18.426    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.550 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3/O
                         net (fo=12, routed)          1.972    20.522    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I3_O)        0.124    20.646 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_4[7]_i_1/O
                         net (fo=8, routed)           2.961    23.607    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]_1
    SLICE_X52Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.153    32.235    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.524    31.711    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]
  -------------------------------------------------------------------
                         required time                         31.711    
                         arrival time                         -23.607    
  -------------------------------------------------------------------
                         slack                                  8.104    

Slack (MET) :             8.209ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.525ns  (logic 2.408ns (9.819%)  route 22.117ns (90.181%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.508    23.598    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.153    32.235    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    31.806    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]
  -------------------------------------------------------------------
                         required time                         31.806    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  8.209    

Slack (MET) :             8.209ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.525ns  (logic 2.408ns (9.819%)  route 22.117ns (90.181%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.508    23.598    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.153    32.235    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    31.806    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]
  -------------------------------------------------------------------
                         required time                         31.806    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  8.209    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.521ns  (logic 2.408ns (9.820%)  route 22.113ns (90.180%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.504    23.594    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.153    32.235    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    31.806    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]
  -------------------------------------------------------------------
                         required time                         31.806    
                         arrival time                         -23.594    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.521ns  (logic 2.408ns (9.820%)  route 22.113ns (90.180%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.504    23.594    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.153    32.235    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    31.806    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]
  -------------------------------------------------------------------
                         required time                         31.806    
                         arrival time                         -23.594    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.273ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.365ns  (logic 2.408ns (9.883%)  route 21.957ns (90.117%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.470    18.426    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.550 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3/O
                         net (fo=12, routed)          1.972    20.522    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I3_O)        0.124    20.646 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_4[7]_i_1/O
                         net (fo=8, routed)           2.793    23.438    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]_1
    SLICE_X54Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X54Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.153    32.235    
    SLICE_X54Y95         FDRE (Setup_fdre_C_R)       -0.524    31.711    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]
  -------------------------------------------------------------------
                         required time                         31.711    
                         arrival time                         -23.438    
  -------------------------------------------------------------------
                         slack                                  8.273    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.153    32.235    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.711    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]
  -------------------------------------------------------------------
                         required time                         31.711    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.153    32.235    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.711    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]
  -------------------------------------------------------------------
                         required time                         31.711    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.153    32.235    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.711    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]
  -------------------------------------------------------------------
                         required time                         31.711    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.153    32.235    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.711    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]
  -------------------------------------------------------------------
                         required time                         31.711    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.713    -0.433    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.388 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.266    -0.122    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.643     0.547    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X48Y110        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDCE (Prop_fdce_C_Q)         0.141     0.688 r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.086     0.773    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg_n_0
    SLICE_X49Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.818 r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/ready_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.818    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg0
    SLICE_X49Y110        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.917     0.659    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/_gated_clock_debug_clock_gate_out
    SLICE_X49Y110        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/C
                         clock pessimism             -0.099     0.560    
    SLICE_X49Y110        FDCE (Hold_fdce_C_D)         0.091     0.651    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.556    -0.591    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X44Y63         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[16]/Q
                         net (fo=1, routed)           0.157    -0.293    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/DIC1
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.825    -0.830    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/WCLK
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1/CLK
                         clock pessimism              0.254    -0.576    
    SLICE_X46Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.462    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 chiptop0/system/pbus/atomics/cam_d_0_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.805%)  route 0.399ns (68.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.547    -0.600    chiptop0/system/pbus/atomics/clk_out3
    SLICE_X32Y76         FDRE                                         r  chiptop0/system/pbus/atomics/cam_d_0_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  chiptop0/system/pbus/atomics/cam_d_0_data_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.274    chiptop0/system/pbus/atomics/cam_d_0_data[0]
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.045    -0.229 r  chiptop0/system/pbus/atomics/Memory_reg_0_1_12_17_i_2__2/O
                         net (fo=1, routed)           0.214    -0.015    chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/DIB0
    SLICE_X38Y76         RAMD32                                       r  chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.812    -0.842    chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/WCLK
    SLICE_X38Y76         RAMD32                                       r  chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB/CLK
                         clock pessimism              0.503    -0.339    
    SLICE_X38Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.193    chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.547    -0.600    chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/clk_out3
    SLICE_X45Y74         FDRE                                         r  chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address_reg[21]/Q
                         net (fo=1, routed)           0.097    -0.362    chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address[21]
    SLICE_X44Y74         LUT3 (Prop_lut3_I0_O)        0.045    -0.317 r  chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/ram[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.317    chiptop0/system/plic_domain/plic/out_back_front_q/D[19]
    SLICE_X44Y74         FDRE                                         r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.814    -0.841    chiptop0/system/plic_domain/plic/out_back_front_q/clk_out3
    SLICE_X44Y74         FDRE                                         r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X44Y74         FDRE (Hold_fdre_C_D)         0.091    -0.496    chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.347%)  route 0.161ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.556    -0.591    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X45Y63         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[15]/Q
                         net (fo=1, routed)           0.161    -0.302    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/DIC0
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.825    -0.830    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/WCLK
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC/CLK
                         clock pessimism              0.254    -0.576    
    SLICE_X46Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    -0.485    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.557    -0.590    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/clk_out3
    SLICE_X37Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[21]/Q
                         net (fo=1, routed)           0.135    -0.314    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg_n_0_[21]
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.269 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/o_swb_rdt[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[31]_1[20]
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.826    -0.829    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]/C
                         clock pessimism              0.255    -0.574    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121    -0.453    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.249%)  route 0.161ns (55.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.557    -0.590    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X45Y62         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[9]/Q
                         net (fo=1, routed)           0.161    -0.301    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/DIC0
    SLICE_X46Y63         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.825    -0.830    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/WCLK
    SLICE_X46Y63         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC/CLK
                         clock pessimism              0.254    -0.576    
    SLICE_X46Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    -0.485    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_awmaddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.563    -0.584    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X55Y51         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_awmaddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_awmaddr_reg[10]/Q
                         net (fo=2, routed)           0.119    -0.324    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/Q[6]
    SLICE_X54Y50         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.833    -0.821    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/clk_out3
    SLICE_X54Y50         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]/C
                         clock pessimism              0.253    -0.568    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.059    -0.509    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.557    -0.590    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/clk_out3
    SLICE_X37Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[20]/Q
                         net (fo=1, routed)           0.136    -0.313    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg_n_0_[20]
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/o_swb_rdt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[31]_1[19]
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.826    -0.829    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]/C
                         clock pessimism              0.255    -0.574    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121    -0.453    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[88]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/plic_domain/plic/threshold_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.092%)  route 0.104ns (35.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.546    -0.601    chiptop0/system/plic_domain/plic/out_back_front_q/clk_out3
    SLICE_X41Y75         FDSE                                         r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[88]/Q
                         net (fo=2, routed)           0.104    -0.356    chiptop0/system/plic_domain/plic/out_back_front_q/_out_back_front_q_io_deq_bits_mask[0]
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.311 r  chiptop0/system/plic_domain/plic/out_back_front_q/threshold_0_i_1/O
                         net (fo=1, routed)           0.000    -0.311    chiptop0/system/plic_domain/plic/out_back_front_q_n_16
    SLICE_X43Y75         FDRE                                         r  chiptop0/system/plic_domain/plic/threshold_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.813    -0.842    chiptop0/system/plic_domain/plic/clk_out3
    SLICE_X43Y75         FDRE                                         r  chiptop0/system/plic_domain/plic/threshold_0_reg/C
                         clock pessimism              0.254    -0.588    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.092    -0.496    chiptop0/system/plic_domain/plic/threshold_0_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm_1
Waveform(ns):       { 0.000 15.391 }
Period(ns):         30.782
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y11     ServCore_uut/serving/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y10     ServCore_uut/serving/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.782      28.206     RAMB36_X1Y11     ServCore_uut/serving/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.782      28.206     RAMB36_X1Y10     ServCore_uut/serving/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         30.782      28.626     BUFGCTRL_X0Y0    ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/I
Min Period        n/a     BUFG/I              n/a            2.155         30.782      28.626     BUFGCTRL_X0Y16   ip_mmcm/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         30.782      29.533     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         30.782      29.782     SLICE_X30Y74     chiptop0/system/pbus/coupler_to_device_named_uart_0/fragmenter/repeater/saved_opcode_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.782      29.782     SLICE_X30Y74     chiptop0/system/pbus/coupler_to_device_named_uart_0/fragmenter/repeater/saved_opcode_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.782      29.782     SLICE_X32Y75     chiptop0/system/pbus/coupler_to_device_named_uart_0/fragmenter/repeater/saved_opcode_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.782      182.578    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X42Y74     chiptop0/system/pbus/buffer_1/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X56Y51     chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeOut_ar_deq_q/ram_ext/Memory_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X56Y51     chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeOut_ar_deq_q/ram_ext/Memory_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y70     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y70     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y70     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y70     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y72     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y72     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y72     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y72     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y72     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y72     chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_24_29/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y18   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        8.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.534ns  (logic 2.408ns (9.815%)  route 22.126ns (90.185%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.470    18.426    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.550 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3/O
                         net (fo=12, routed)          1.972    20.522    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I3_O)        0.124    20.646 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_4[7]_i_1/O
                         net (fo=8, routed)           2.961    23.607    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]_1
    SLICE_X52Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.607    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.207ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.525ns  (logic 2.408ns (9.819%)  route 22.117ns (90.181%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.508    23.598    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    31.804    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]
  -------------------------------------------------------------------
                         required time                         31.804    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  8.207    

Slack (MET) :             8.207ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.525ns  (logic 2.408ns (9.819%)  route 22.117ns (90.181%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.508    23.598    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    31.804    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]
  -------------------------------------------------------------------
                         required time                         31.804    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  8.207    

Slack (MET) :             8.210ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.521ns  (logic 2.408ns (9.820%)  route 22.113ns (90.180%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.504    23.594    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    31.804    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]
  -------------------------------------------------------------------
                         required time                         31.804    
                         arrival time                         -23.594    
  -------------------------------------------------------------------
                         slack                                  8.210    

Slack (MET) :             8.210ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.521ns  (logic 2.408ns (9.820%)  route 22.113ns (90.180%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.504    23.594    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    31.804    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]
  -------------------------------------------------------------------
                         required time                         31.804    
                         arrival time                         -23.594    
  -------------------------------------------------------------------
                         slack                                  8.210    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.365ns  (logic 2.408ns (9.883%)  route 21.957ns (90.117%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.470    18.426    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.550 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3/O
                         net (fo=12, routed)          1.972    20.522    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I3_O)        0.124    20.646 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_4[7]_i_1/O
                         net (fo=8, routed)           2.793    23.438    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]_1
    SLICE_X54Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X54Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X54Y95         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.438    
  -------------------------------------------------------------------
                         slack                                  8.271    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.713    -0.433    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.388 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.266    -0.122    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.643     0.547    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X48Y110        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDCE (Prop_fdce_C_Q)         0.141     0.688 r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.086     0.773    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg_n_0
    SLICE_X49Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.818 r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/ready_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.818    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg0
    SLICE_X49Y110        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.917     0.659    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/_gated_clock_debug_clock_gate_out
    SLICE_X49Y110        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/C
                         clock pessimism             -0.099     0.560    
                         clock uncertainty            0.155     0.715    
    SLICE_X49Y110        FDCE (Hold_fdce_C_D)         0.091     0.806    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.556    -0.591    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X44Y63         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[16]/Q
                         net (fo=1, routed)           0.157    -0.293    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/DIC1
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.825    -0.830    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/WCLK
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1/CLK
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.155    -0.421    
    SLICE_X46Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.307    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 chiptop0/system/pbus/atomics/cam_d_0_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.805%)  route 0.399ns (68.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.547    -0.600    chiptop0/system/pbus/atomics/clk_out3
    SLICE_X32Y76         FDRE                                         r  chiptop0/system/pbus/atomics/cam_d_0_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  chiptop0/system/pbus/atomics/cam_d_0_data_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.274    chiptop0/system/pbus/atomics/cam_d_0_data[0]
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.045    -0.229 r  chiptop0/system/pbus/atomics/Memory_reg_0_1_12_17_i_2__2/O
                         net (fo=1, routed)           0.214    -0.015    chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/DIB0
    SLICE_X38Y76         RAMD32                                       r  chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.812    -0.842    chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/WCLK
    SLICE_X38Y76         RAMD32                                       r  chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB/CLK
                         clock pessimism              0.503    -0.339    
                         clock uncertainty            0.155    -0.184    
    SLICE_X38Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.038    chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.547    -0.600    chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/clk_out3
    SLICE_X45Y74         FDRE                                         r  chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address_reg[21]/Q
                         net (fo=1, routed)           0.097    -0.362    chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address[21]
    SLICE_X44Y74         LUT3 (Prop_lut3_I0_O)        0.045    -0.317 r  chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/ram[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.317    chiptop0/system/plic_domain/plic/out_back_front_q/D[19]
    SLICE_X44Y74         FDRE                                         r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.814    -0.841    chiptop0/system/plic_domain/plic/out_back_front_q/clk_out3
    SLICE_X44Y74         FDRE                                         r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.155    -0.432    
    SLICE_X44Y74         FDRE (Hold_fdre_C_D)         0.091    -0.341    chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.347%)  route 0.161ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.556    -0.591    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X45Y63         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[15]/Q
                         net (fo=1, routed)           0.161    -0.302    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/DIC0
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.825    -0.830    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/WCLK
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC/CLK
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.155    -0.421    
    SLICE_X46Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    -0.330    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.557    -0.590    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/clk_out3
    SLICE_X37Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[21]/Q
                         net (fo=1, routed)           0.135    -0.314    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg_n_0_[21]
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.269 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/o_swb_rdt[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[31]_1[20]
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.826    -0.829    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]/C
                         clock pessimism              0.255    -0.574    
                         clock uncertainty            0.155    -0.419    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121    -0.298    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.249%)  route 0.161ns (55.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.557    -0.590    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X45Y62         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[9]/Q
                         net (fo=1, routed)           0.161    -0.301    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/DIC0
    SLICE_X46Y63         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.825    -0.830    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/WCLK
    SLICE_X46Y63         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC/CLK
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.155    -0.421    
    SLICE_X46Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    -0.330    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_awmaddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.563    -0.584    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X55Y51         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_awmaddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_awmaddr_reg[10]/Q
                         net (fo=2, routed)           0.119    -0.324    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/Q[6]
    SLICE_X54Y50         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.833    -0.821    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/clk_out3
    SLICE_X54Y50         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]/C
                         clock pessimism              0.253    -0.568    
                         clock uncertainty            0.155    -0.413    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.059    -0.354    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.557    -0.590    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/clk_out3
    SLICE_X37Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[20]/Q
                         net (fo=1, routed)           0.136    -0.313    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg_n_0_[20]
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/o_swb_rdt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[31]_1[19]
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.826    -0.829    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]/C
                         clock pessimism              0.255    -0.574    
                         clock uncertainty            0.155    -0.419    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121    -0.298    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[88]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/plic_domain/plic/threshold_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.092%)  route 0.104ns (35.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.546    -0.601    chiptop0/system/plic_domain/plic/out_back_front_q/clk_out3
    SLICE_X41Y75         FDSE                                         r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[88]/Q
                         net (fo=2, routed)           0.104    -0.356    chiptop0/system/plic_domain/plic/out_back_front_q/_out_back_front_q_io_deq_bits_mask[0]
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.311 r  chiptop0/system/plic_domain/plic/out_back_front_q/threshold_0_i_1/O
                         net (fo=1, routed)           0.000    -0.311    chiptop0/system/plic_domain/plic/out_back_front_q_n_16
    SLICE_X43Y75         FDRE                                         r  chiptop0/system/plic_domain/plic/threshold_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.813    -0.842    chiptop0/system/plic_domain/plic/clk_out3
    SLICE_X43Y75         FDRE                                         r  chiptop0/system/plic_domain/plic/threshold_0_reg/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.155    -0.433    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.092    -0.341    chiptop0/system/plic_domain/plic/threshold_0_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        8.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.534ns  (logic 2.408ns (9.815%)  route 22.126ns (90.185%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.470    18.426    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.550 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3/O
                         net (fo=12, routed)          1.972    20.522    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I3_O)        0.124    20.646 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_4[7]_i_1/O
                         net (fo=8, routed)           2.961    23.607    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]_1
    SLICE_X52Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.607    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.207ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.525ns  (logic 2.408ns (9.819%)  route 22.117ns (90.181%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.508    23.598    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    31.804    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[4]
  -------------------------------------------------------------------
                         required time                         31.804    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  8.207    

Slack (MET) :             8.207ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.525ns  (logic 2.408ns (9.819%)  route 22.117ns (90.181%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.508    23.598    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    31.804    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[6]
  -------------------------------------------------------------------
                         required time                         31.804    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  8.207    

Slack (MET) :             8.210ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.521ns  (logic 2.408ns (9.820%)  route 22.113ns (90.180%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.504    23.594    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    31.804    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[1]
  -------------------------------------------------------------------
                         required time                         31.804    
                         arrival time                         -23.594    
  -------------------------------------------------------------------
                         slack                                  8.210    

Slack (MET) :             8.210ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.521ns  (logic 2.408ns (9.820%)  route 22.113ns (90.180%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.445    18.401    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y107        LUT6 (Prop_lut6_I3_O)        0.124    18.525 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5/O
                         net (fo=80, routed)          2.440    20.965    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_24[7]_i_5_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.124    21.089 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_28[7]_i_1/O
                         net (fo=8, routed)           2.504    23.594    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[0]_1
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X51Y93         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    31.804    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_28_reg[5]
  -------------------------------------------------------------------
                         required time                         31.804    
                         arrival time                         -23.594    
  -------------------------------------------------------------------
                         slack                                  8.210    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.365ns  (logic 2.408ns (9.883%)  route 21.957ns (90.117%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.470    18.426    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.550 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3/O
                         net (fo=12, routed)          1.972    20.522    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_0[7]_i_3_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I3_O)        0.124    20.646 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_4[7]_i_1/O
                         net (fo=8, routed)           2.793    23.438    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[0]_1
    SLICE_X54Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X54Y95         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X54Y95         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_4_reg[4]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.438    
  -------------------------------------------------------------------
                         slack                                  8.271    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[2]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[4]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 2.408ns (9.888%)  route 21.944ns (90.112%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.122ns = ( 31.904 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.540    -0.927    chiptop0/system/cbus/buffer/nodeOut_a_q/clk_out3
    SLICE_X41Y69         FDRE                                         r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  chiptop0/system/cbus/buffer/nodeOut_a_q/wrap_1_reg/Q
                         net (fo=126, routed)         5.079     4.608    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/ADDRA0
    SLICE_X52Y78         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.758 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/Memory_reg_0_1_42_47/RAMA/O
                         net (fo=20, routed)          1.967     6.725    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/R0_data0[40]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.328     7.053 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8/O
                         net (fo=1, routed)           0.151     7.204    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_8_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.328 r  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id[2]_i_3/O
                         net (fo=2, routed)           0.605     7.933    chiptop0/system/cbus/fixer/a_id[0]
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.150     8.083 f  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_8__0__0/O
                         net (fo=4, routed)           0.590     8.673    chiptop0/system/cbus/fixer/stalls_id_reg[1]_1
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.332     9.005 r  chiptop0/system/cbus/fixer/Memory_reg_0_1_0_5_i_3__5/O
                         net (fo=16, routed)          0.924     9.930    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/stalls_id_reg[0]_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.124    10.054 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27/O
                         net (fo=2, routed)           1.007    11.060    chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/readys_mask[5]_i_27_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I2_O)        0.124    11.184 f  chiptop0/system/cbus/buffer/nodeOut_a_q/ram_ext/full_i_5__3/O
                         net (fo=1, routed)           0.849    12.033    chiptop0/system/cbus/out_xbar/acknum_reg[2]
    SLICE_X37Y67         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  chiptop0/system/cbus/out_xbar/full_i_4__3/O
                         net (fo=16, routed)          1.689    13.847    chiptop0/system/cbus/out_xbar/_cbus_auto_coupler_to_debug_fragmenter_anon_out_d_ready
    SLICE_X39Y72         LUT3 (Prop_lut3_I0_O)        0.124    13.971 f  chiptop0/system/cbus/out_xbar/abstractDataMem_16[7]_i_9/O
                         net (fo=11, routed)          2.861    16.832    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/programBufferMem_7_reg[0]
    SLICE_X37Y102        LUT4 (Prop_lut4_I3_O)        0.124    16.956 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5/O
                         net (fo=67, routed)          1.468    18.424    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_16[7]_i_5_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I3_O)        0.124    18.548 f  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4/O
                         net (fo=8, routed)           1.891    20.439    chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_4_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.124    20.563 r  chiptop0/system/cbus/coupler_to_debug/fragmenter/repeater/abstractDataMem_12[7]_i_1/O
                         net (fo=8, routed)           2.862    23.425    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[0]_1
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.442    31.904    chiptop0/system/tlDM/dmInner/dmInner/_gated_clock_debug_clock_gate_out
    SLICE_X52Y94         FDRE                                         r  chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]/C
                         clock pessimism              0.485    32.389    
                         clock uncertainty           -0.155    32.233    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.524    31.709    chiptop0/system/tlDM/dmInner/dmInner/abstractDataMem_12_reg[6]
  -------------------------------------------------------------------
                         required time                         31.709    
                         arrival time                         -23.425    
  -------------------------------------------------------------------
                         slack                                  8.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.713    -0.433    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.388 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.266    -0.122    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.643     0.547    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X48Y110        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDCE (Prop_fdce_C_Q)         0.141     0.688 r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg/Q
                         net (fo=1, routed)           0.086     0.773    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_0_reg_n_0
    SLICE_X49Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.818 r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/ready_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.818    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg0
    SLICE_X49Y110        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.917     0.659    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/_gated_clock_debug_clock_gate_out
    SLICE_X49Y110        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg/C
                         clock pessimism             -0.099     0.560    
                         clock uncertainty            0.155     0.715    
    SLICE_X49Y110        FDCE (Hold_fdce_C_D)         0.091     0.806    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.556    -0.591    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X44Y63         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[16]/Q
                         net (fo=1, routed)           0.157    -0.293    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/DIC1
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.825    -0.830    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/WCLK
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1/CLK
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.155    -0.421    
    SLICE_X46Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.307    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 chiptop0/system/pbus/atomics/cam_d_0_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.805%)  route 0.399ns (68.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.547    -0.600    chiptop0/system/pbus/atomics/clk_out3
    SLICE_X32Y76         FDRE                                         r  chiptop0/system/pbus/atomics/cam_d_0_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  chiptop0/system/pbus/atomics/cam_d_0_data_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.274    chiptop0/system/pbus/atomics/cam_d_0_data[0]
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.045    -0.229 r  chiptop0/system/pbus/atomics/Memory_reg_0_1_12_17_i_2__2/O
                         net (fo=1, routed)           0.214    -0.015    chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/DIB0
    SLICE_X38Y76         RAMD32                                       r  chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.812    -0.842    chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/WCLK
    SLICE_X38Y76         RAMD32                                       r  chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB/CLK
                         clock pessimism              0.503    -0.339    
                         clock uncertainty            0.155    -0.184    
    SLICE_X38Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.038    chiptop0/system/pbus/buffer_1/nodeIn_d_q/ram_ext/Memory_reg_0_1_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.547    -0.600    chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/clk_out3
    SLICE_X45Y74         FDRE                                         r  chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address_reg[21]/Q
                         net (fo=1, routed)           0.097    -0.362    chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/saved_address[21]
    SLICE_X44Y74         LUT3 (Prop_lut3_I0_O)        0.045    -0.317 r  chiptop0/system/cbus/coupler_to_plic/fragmenter/repeater/ram[19]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.317    chiptop0/system/plic_domain/plic/out_back_front_q/D[19]
    SLICE_X44Y74         FDRE                                         r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.814    -0.841    chiptop0/system/plic_domain/plic/out_back_front_q/clk_out3
    SLICE_X44Y74         FDRE                                         r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.155    -0.432    
    SLICE_X44Y74         FDRE (Hold_fdre_C_D)         0.091    -0.341    chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[19]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.347%)  route 0.161ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.556    -0.591    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X45Y63         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.463 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[15]/Q
                         net (fo=1, routed)           0.161    -0.302    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/DIC0
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.825    -0.830    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/WCLK
    SLICE_X46Y64         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC/CLK
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.155    -0.421    
    SLICE_X46Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    -0.330    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.557    -0.590    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/clk_out3
    SLICE_X37Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[21]/Q
                         net (fo=1, routed)           0.135    -0.314    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg_n_0_[21]
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.269 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/o_swb_rdt[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[31]_1[20]
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.826    -0.829    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]/C
                         clock pessimism              0.255    -0.574    
                         clock uncertainty            0.155    -0.419    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121    -0.298    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.249%)  route 0.161ns (55.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.557    -0.590    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X45Y62         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_rdata_reg[9]/Q
                         net (fo=1, routed)           0.161    -0.301    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/DIC0
    SLICE_X46Y63         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.825    -0.830    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/WCLK
    SLICE_X46Y63         RAMD32                                       r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC/CLK
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.155    -0.421    
    SLICE_X46Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    -0.330    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4buf/nodeIn_r_deq_q/ram_ext/Memory_reg_0_1_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_awmaddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.563    -0.584    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X55Y51         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_awmaddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_awmaddr_reg[10]/Q
                         net (fo=2, routed)           0.119    -0.324    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/Q[6]
    SLICE_X54Y50         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.833    -0.821    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/clk_out3
    SLICE_X54Y50         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]/C
                         clock pessimism              0.253    -0.568    
                         clock uncertainty            0.155    -0.413    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.059    -0.354    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi4frag/deq_q_1/ram_reg[11]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.557    -0.590    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/clk_out3
    SLICE_X37Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg[20]/Q
                         net (fo=1, routed)           0.136    -0.313    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/ram_reg_n_0_[20]
    SLICE_X38Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.268 r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/axi42tl/nodeIn_r_deq_q/o_swb_rdt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[31]_1[19]
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.826    -0.829    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/clk_out3
    SLICE_X38Y60         FDRE                                         r  chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]/C
                         clock pessimism              0.255    -0.574    
                         clock uncertainty            0.155    -0.419    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.121    -0.298    chiptop0/system/tile_prci_domain/element_reset_domain_serv_tile/core/ServCore_uut/bridge/o_swb_rdt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[88]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/plic_domain/plic/threshold_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.092%)  route 0.104ns (35.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.546    -0.601    chiptop0/system/plic_domain/plic/out_back_front_q/clk_out3
    SLICE_X41Y75         FDSE                                         r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  chiptop0/system/plic_domain/plic/out_back_front_q/ram_reg[88]/Q
                         net (fo=2, routed)           0.104    -0.356    chiptop0/system/plic_domain/plic/out_back_front_q/_out_back_front_q_io_deq_bits_mask[0]
    SLICE_X43Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.311 r  chiptop0/system/plic_domain/plic/out_back_front_q/threshold_0_i_1/O
                         net (fo=1, routed)           0.000    -0.311    chiptop0/system/plic_domain/plic/out_back_front_q_n_16
    SLICE_X43Y75         FDRE                                         r  chiptop0/system/plic_domain/plic/threshold_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.813    -0.842    chiptop0/system/plic_domain/plic/clk_out3
    SLICE_X43Y75         FDRE                                         r  chiptop0/system/plic_domain/plic/threshold_0_reg/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.155    -0.433    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.092    -0.341    chiptop0/system/plic_domain/plic/threshold_0_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       23.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.715ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 0.580ns (8.847%)  route 5.976ns (91.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.252 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.538    -0.929    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out3
    SLICE_X35Y69         FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=81, routed)          2.212     1.739    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     1.863 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/state_1_0_i_1/O
                         net (fo=813, routed)         3.763     5.627    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/SR[0]
    SLICE_X12Y76         FDCE                                         f  chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.422    29.252    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/clk_out3
    SLICE_X12Y76         FDCE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/C
                         clock pessimism              0.564    29.816    
                         clock uncertainty           -0.155    29.660    
    SLICE_X12Y76         FDCE (Recov_fdce_C_CLR)     -0.319    29.341    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         29.341    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 23.715    

Slack (MET) :             24.754ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/clock_en_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.574ns (10.883%)  route 4.700ns (89.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 29.436 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          2.286     4.539    chiptop0/debug_reset
    SLICE_X48Y111        FDPE                                         f  chiptop0/clock_en_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.606    29.436    chiptop0/clk_out3
    SLICE_X48Y111        FDPE                                         r  chiptop0/clock_en_reg/C
                         clock pessimism              0.573    30.009    
                         clock uncertainty           -0.155    29.854    
    SLICE_X48Y111        FDPE (Recov_fdpe_C_PRE)     -0.561    29.293    chiptop0/clock_en_reg
  -------------------------------------------------------------------
                         required time                         29.293    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                 24.754    

Slack (MET) :             25.637ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.574ns (8.552%)  route 6.138ns (91.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 31.891 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.724     5.976    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/debug_reset
    SLICE_X39Y84         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.429    31.891    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X39Y84         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/C
                         clock pessimism              0.485    32.376    
                         clock uncertainty           -0.155    32.220    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.607    31.613    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         31.613    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 25.637    

Slack (MET) :             25.637ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.574ns (8.552%)  route 6.138ns (91.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 31.891 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.724     5.976    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/debug_reset
    SLICE_X39Y84         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.429    31.891    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X39Y84         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/C
                         clock pessimism              0.485    32.376    
                         clock uncertainty           -0.155    32.220    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.607    31.613    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         31.613    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 25.637    

Slack (MET) :             25.910ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 0.574ns (8.906%)  route 5.871ns (91.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 31.897 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.457     5.710    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/debug_reset
    SLICE_X39Y94         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.435    31.897    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X39Y94         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/C
                         clock pessimism              0.485    32.382    
                         clock uncertainty           -0.155    32.226    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.607    31.619    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         31.619    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                 25.910    

Slack (MET) :             25.917ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.580ns (13.249%)  route 3.798ns (86.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.261 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.538    -0.929    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out3
    SLICE_X35Y69         FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=81, routed)          2.212     1.739    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     1.863 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/state_1_0_i_1/O
                         net (fo=813, routed)         1.585     3.449    chiptop0/system/clint_domain/intsource/reg_0/SR[0]
    SLICE_X34Y53         FDCE                                         f  chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.431    29.261    chiptop0/system/clint_domain/intsource/reg_0/clk_out3
    SLICE_X34Y53         FDCE                                         r  chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]/C
                         clock pessimism              0.579    29.840    
                         clock uncertainty           -0.155    29.684    
    SLICE_X34Y53         FDCE (Recov_fdce_C_CLR)     -0.319    29.365    chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         29.365    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 25.917    

Slack (MET) :             26.408ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.574ns (9.305%)  route 5.595ns (90.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 32.074 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.181     5.433    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/debug_reset
    SLICE_X50Y106        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.612    32.074    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X50Y106        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/C
                         clock pessimism              0.485    32.559    
                         clock uncertainty           -0.155    32.404    
    SLICE_X50Y106        FDCE (Recov_fdce_C_CLR)     -0.563    31.841    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         31.841    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 26.408    

Slack (MET) :             26.449ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.574ns (9.441%)  route 5.506ns (90.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 32.071 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.092     5.344    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/debug_reset
    SLICE_X40Y105        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.609    32.071    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X40Y105        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep/C
                         clock pessimism              0.485    32.556    
                         clock uncertainty           -0.155    32.401    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.607    31.794    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep
  -------------------------------------------------------------------
                         required time                         31.794    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                 26.449    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.574ns (9.305%)  route 5.595ns (90.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 32.074 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.181     5.433    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/debug_reset
    SLICE_X50Y106        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.612    32.074    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/_gated_clock_debug_clock_gate_out
    SLICE_X50Y106        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/C
                         clock pessimism              0.485    32.559    
                         clock uncertainty           -0.155    32.404    
    SLICE_X50Y106        FDCE (Recov_fdce_C_CLR)     -0.521    31.883    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg
  -------------------------------------------------------------------
                         required time                         31.883    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.574ns (9.305%)  route 5.595ns (90.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 32.074 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.181     5.433    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/debug_reset
    SLICE_X50Y106        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.612    32.074    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/_gated_clock_debug_clock_gate_out
    SLICE_X50Y106        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/C
                         clock pessimism              0.485    32.559    
                         clock uncertainty           -0.155    32.404    
    SLICE_X50Y106        FDCE (Recov_fdce_C_CLR)     -0.521    31.883    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg
  -------------------------------------------------------------------
                         required time                         31.883    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 26.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.922%)  route 0.293ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.293    -0.051    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.912    -0.743    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                         clock pessimism              0.250    -0.493    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.922%)  route 0.293ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.293    -0.051    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.912    -0.743    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/C
                         clock pessimism              0.250    -0.493    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.922%)  route 0.293ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.293    -0.051    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.912    -0.743    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/C
                         clock pessimism              0.250    -0.493    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.508     1.162    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.070    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.508     1.162    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.070    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.508     1.162    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.070    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.508     1.162    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.070    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.189ns (8.854%)  route 1.946ns (91.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.966     0.599    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.048     0.647 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          0.980     1.627    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/debug_reset
    SLICE_X51Y112        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.915     0.657    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X51Y112        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/C
                         clock pessimism              0.508     1.165    
    SLICE_X51Y112        FDCE (Remov_fdce_C_CLR)     -0.154     1.011    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.189ns (8.854%)  route 1.946ns (91.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.966     0.599    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.048     0.647 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          0.980     1.627    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/debug_reset
    SLICE_X51Y112        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.915     0.657    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X51Y112        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/C
                         clock pessimism              0.508     1.165    
    SLICE_X51Y112        FDCE (Remov_fdce_C_CLR)     -0.154     1.011    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.189ns (8.854%)  route 1.946ns (91.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.966     0.599    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.048     0.647 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          0.980     1.627    chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/debug_reset
    SLICE_X51Y112        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.915     0.657    chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X51Y112        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.508     1.165    
    SLICE_X51Y112        FDCE (Remov_fdce_C_CLR)     -0.154     1.011    chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.616    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       23.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.715ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 0.580ns (8.847%)  route 5.976ns (91.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.252 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.538    -0.929    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out3
    SLICE_X35Y69         FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=81, routed)          2.212     1.739    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     1.863 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/state_1_0_i_1/O
                         net (fo=813, routed)         3.763     5.627    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/SR[0]
    SLICE_X12Y76         FDCE                                         f  chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.422    29.252    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/clk_out3
    SLICE_X12Y76         FDCE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/C
                         clock pessimism              0.564    29.816    
                         clock uncertainty           -0.155    29.660    
    SLICE_X12Y76         FDCE (Recov_fdce_C_CLR)     -0.319    29.341    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         29.341    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 23.715    

Slack (MET) :             24.754ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/clock_en_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.574ns (10.883%)  route 4.700ns (89.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 29.436 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          2.286     4.539    chiptop0/debug_reset
    SLICE_X48Y111        FDPE                                         f  chiptop0/clock_en_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.606    29.436    chiptop0/clk_out3
    SLICE_X48Y111        FDPE                                         r  chiptop0/clock_en_reg/C
                         clock pessimism              0.573    30.009    
                         clock uncertainty           -0.155    29.854    
    SLICE_X48Y111        FDPE (Recov_fdpe_C_PRE)     -0.561    29.293    chiptop0/clock_en_reg
  -------------------------------------------------------------------
                         required time                         29.293    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                 24.754    

Slack (MET) :             25.637ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.574ns (8.552%)  route 6.138ns (91.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 31.891 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.724     5.976    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/debug_reset
    SLICE_X39Y84         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.429    31.891    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X39Y84         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/C
                         clock pessimism              0.485    32.376    
                         clock uncertainty           -0.155    32.220    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.607    31.613    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         31.613    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 25.637    

Slack (MET) :             25.637ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.574ns (8.552%)  route 6.138ns (91.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 31.891 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.724     5.976    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/debug_reset
    SLICE_X39Y84         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.429    31.891    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X39Y84         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/C
                         clock pessimism              0.485    32.376    
                         clock uncertainty           -0.155    32.220    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.607    31.613    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         31.613    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 25.637    

Slack (MET) :             25.910ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 0.574ns (8.906%)  route 5.871ns (91.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 31.897 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.457     5.710    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/debug_reset
    SLICE_X39Y94         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.435    31.897    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X39Y94         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/C
                         clock pessimism              0.485    32.382    
                         clock uncertainty           -0.155    32.226    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.607    31.619    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         31.619    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                 25.910    

Slack (MET) :             25.917ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.580ns (13.249%)  route 3.798ns (86.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.261 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.538    -0.929    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out3
    SLICE_X35Y69         FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=81, routed)          2.212     1.739    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     1.863 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/state_1_0_i_1/O
                         net (fo=813, routed)         1.585     3.449    chiptop0/system/clint_domain/intsource/reg_0/SR[0]
    SLICE_X34Y53         FDCE                                         f  chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.431    29.261    chiptop0/system/clint_domain/intsource/reg_0/clk_out3
    SLICE_X34Y53         FDCE                                         r  chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]/C
                         clock pessimism              0.579    29.840    
                         clock uncertainty           -0.155    29.684    
    SLICE_X34Y53         FDCE (Recov_fdce_C_CLR)     -0.319    29.365    chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         29.365    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 25.917    

Slack (MET) :             26.408ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.574ns (9.305%)  route 5.595ns (90.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 32.074 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.181     5.433    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/debug_reset
    SLICE_X50Y106        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.612    32.074    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X50Y106        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/C
                         clock pessimism              0.485    32.559    
                         clock uncertainty           -0.155    32.404    
    SLICE_X50Y106        FDCE (Recov_fdce_C_CLR)     -0.563    31.841    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         31.841    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 26.408    

Slack (MET) :             26.449ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.574ns (9.441%)  route 5.506ns (90.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 32.071 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.092     5.344    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/debug_reset
    SLICE_X40Y105        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.609    32.071    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X40Y105        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep/C
                         clock pessimism              0.485    32.556    
                         clock uncertainty           -0.155    32.401    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.607    31.794    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep
  -------------------------------------------------------------------
                         required time                         31.794    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                 26.449    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.574ns (9.305%)  route 5.595ns (90.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 32.074 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.181     5.433    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/debug_reset
    SLICE_X50Y106        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.612    32.074    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/_gated_clock_debug_clock_gate_out
    SLICE_X50Y106        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/C
                         clock pessimism              0.485    32.559    
                         clock uncertainty           -0.155    32.404    
    SLICE_X50Y106        FDCE (Recov_fdce_C_CLR)     -0.521    31.883    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg
  -------------------------------------------------------------------
                         required time                         31.883    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.574ns (9.305%)  route 5.595ns (90.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 32.074 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.181     5.433    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/debug_reset
    SLICE_X50Y106        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.612    32.074    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/_gated_clock_debug_clock_gate_out
    SLICE_X50Y106        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/C
                         clock pessimism              0.485    32.559    
                         clock uncertainty           -0.155    32.404    
    SLICE_X50Y106        FDCE (Recov_fdce_C_CLR)     -0.521    31.883    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg
  -------------------------------------------------------------------
                         required time                         31.883    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 26.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.922%)  route 0.293ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.293    -0.051    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.912    -0.743    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                         clock pessimism              0.250    -0.493    
                         clock uncertainty            0.155    -0.337    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.922%)  route 0.293ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.293    -0.051    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.912    -0.743    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/C
                         clock pessimism              0.250    -0.493    
                         clock uncertainty            0.155    -0.337    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.922%)  route 0.293ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.293    -0.051    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.912    -0.743    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/C
                         clock pessimism              0.250    -0.493    
                         clock uncertainty            0.155    -0.337    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.508     1.162    
                         clock uncertainty            0.155     1.317    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.225    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.508     1.162    
                         clock uncertainty            0.155     1.317    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.225    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.508     1.162    
                         clock uncertainty            0.155     1.317    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.225    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.508     1.162    
                         clock uncertainty            0.155     1.317    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.225    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.189ns (8.854%)  route 1.946ns (91.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.966     0.599    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.048     0.647 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          0.980     1.627    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/debug_reset
    SLICE_X51Y112        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.915     0.657    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X51Y112        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/C
                         clock pessimism              0.508     1.165    
                         clock uncertainty            0.155     1.320    
    SLICE_X51Y112        FDCE (Remov_fdce_C_CLR)     -0.154     1.166    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.189ns (8.854%)  route 1.946ns (91.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.966     0.599    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.048     0.647 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          0.980     1.627    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/debug_reset
    SLICE_X51Y112        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.915     0.657    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X51Y112        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/C
                         clock pessimism              0.508     1.165    
                         clock uncertainty            0.155     1.320    
    SLICE_X51Y112        FDCE (Remov_fdce_C_CLR)     -0.154     1.166    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.189ns (8.854%)  route 1.946ns (91.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.966     0.599    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.048     0.647 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          0.980     1.627    chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/debug_reset
    SLICE_X51Y112        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.915     0.657    chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X51Y112        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.508     1.165    
                         clock uncertainty            0.155     1.320    
    SLICE_X51Y112        FDCE (Remov_fdce_C_CLR)     -0.154     1.166    chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       23.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.715ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 0.580ns (8.847%)  route 5.976ns (91.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.252 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.538    -0.929    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out3
    SLICE_X35Y69         FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=81, routed)          2.212     1.739    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     1.863 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/state_1_0_i_1/O
                         net (fo=813, routed)         3.763     5.627    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/SR[0]
    SLICE_X12Y76         FDCE                                         f  chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.422    29.252    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/clk_out3
    SLICE_X12Y76         FDCE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/C
                         clock pessimism              0.564    29.816    
                         clock uncertainty           -0.155    29.660    
    SLICE_X12Y76         FDCE (Recov_fdce_C_CLR)     -0.319    29.341    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         29.341    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 23.715    

Slack (MET) :             24.754ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/clock_en_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.574ns (10.883%)  route 4.700ns (89.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 29.436 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          2.286     4.539    chiptop0/debug_reset
    SLICE_X48Y111        FDPE                                         f  chiptop0/clock_en_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.606    29.436    chiptop0/clk_out3
    SLICE_X48Y111        FDPE                                         r  chiptop0/clock_en_reg/C
                         clock pessimism              0.573    30.009    
                         clock uncertainty           -0.155    29.854    
    SLICE_X48Y111        FDPE (Recov_fdpe_C_PRE)     -0.561    29.293    chiptop0/clock_en_reg
  -------------------------------------------------------------------
                         required time                         29.293    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                 24.754    

Slack (MET) :             25.637ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.574ns (8.552%)  route 6.138ns (91.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 31.891 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.724     5.976    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/debug_reset
    SLICE_X39Y84         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.429    31.891    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X39Y84         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/C
                         clock pessimism              0.485    32.376    
                         clock uncertainty           -0.155    32.220    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.607    31.613    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         31.613    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 25.637    

Slack (MET) :             25.637ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.574ns (8.552%)  route 6.138ns (91.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 31.891 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.724     5.976    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/debug_reset
    SLICE_X39Y84         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.429    31.891    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X39Y84         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/C
                         clock pessimism              0.485    32.376    
                         clock uncertainty           -0.155    32.220    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.607    31.613    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         31.613    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 25.637    

Slack (MET) :             25.910ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 0.574ns (8.906%)  route 5.871ns (91.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 31.897 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.457     5.710    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/debug_reset
    SLICE_X39Y94         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.435    31.897    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X39Y94         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/C
                         clock pessimism              0.485    32.382    
                         clock uncertainty           -0.155    32.226    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.607    31.619    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         31.619    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                 25.910    

Slack (MET) :             25.917ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.580ns (13.249%)  route 3.798ns (86.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.261 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.538    -0.929    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out3
    SLICE_X35Y69         FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=81, routed)          2.212     1.739    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     1.863 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/state_1_0_i_1/O
                         net (fo=813, routed)         1.585     3.449    chiptop0/system/clint_domain/intsource/reg_0/SR[0]
    SLICE_X34Y53         FDCE                                         f  chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.431    29.261    chiptop0/system/clint_domain/intsource/reg_0/clk_out3
    SLICE_X34Y53         FDCE                                         r  chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]/C
                         clock pessimism              0.579    29.840    
                         clock uncertainty           -0.155    29.684    
    SLICE_X34Y53         FDCE (Recov_fdce_C_CLR)     -0.319    29.365    chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         29.365    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 25.917    

Slack (MET) :             26.408ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.574ns (9.305%)  route 5.595ns (90.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 32.074 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.181     5.433    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/debug_reset
    SLICE_X50Y106        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.612    32.074    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X50Y106        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/C
                         clock pessimism              0.485    32.559    
                         clock uncertainty           -0.155    32.404    
    SLICE_X50Y106        FDCE (Recov_fdce_C_CLR)     -0.563    31.841    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         31.841    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 26.408    

Slack (MET) :             26.449ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.574ns (9.441%)  route 5.506ns (90.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 32.071 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.092     5.344    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/debug_reset
    SLICE_X40Y105        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.609    32.071    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X40Y105        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep/C
                         clock pessimism              0.485    32.556    
                         clock uncertainty           -0.155    32.401    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.607    31.794    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep
  -------------------------------------------------------------------
                         required time                         31.794    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                 26.449    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.574ns (9.305%)  route 5.595ns (90.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 32.074 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.181     5.433    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/debug_reset
    SLICE_X50Y106        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.612    32.074    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/_gated_clock_debug_clock_gate_out
    SLICE_X50Y106        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/C
                         clock pessimism              0.485    32.559    
                         clock uncertainty           -0.155    32.404    
    SLICE_X50Y106        FDCE (Recov_fdce_C_CLR)     -0.521    31.883    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg
  -------------------------------------------------------------------
                         required time                         31.883    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.574ns (9.305%)  route 5.595ns (90.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 32.074 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.181     5.433    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/debug_reset
    SLICE_X50Y106        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.612    32.074    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/_gated_clock_debug_clock_gate_out
    SLICE_X50Y106        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/C
                         clock pessimism              0.485    32.559    
                         clock uncertainty           -0.155    32.404    
    SLICE_X50Y106        FDCE (Recov_fdce_C_CLR)     -0.521    31.883    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg
  -------------------------------------------------------------------
                         required time                         31.883    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 26.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.922%)  route 0.293ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.293    -0.051    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.912    -0.743    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                         clock pessimism              0.250    -0.493    
                         clock uncertainty            0.155    -0.337    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.922%)  route 0.293ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.293    -0.051    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.912    -0.743    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/C
                         clock pessimism              0.250    -0.493    
                         clock uncertainty            0.155    -0.337    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.922%)  route 0.293ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.293    -0.051    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.912    -0.743    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/C
                         clock pessimism              0.250    -0.493    
                         clock uncertainty            0.155    -0.337    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.508     1.162    
                         clock uncertainty            0.155     1.317    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.225    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.508     1.162    
                         clock uncertainty            0.155     1.317    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.225    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.508     1.162    
                         clock uncertainty            0.155     1.317    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.225    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.508     1.162    
                         clock uncertainty            0.155     1.317    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.225    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.189ns (8.854%)  route 1.946ns (91.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.966     0.599    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.048     0.647 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          0.980     1.627    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/debug_reset
    SLICE_X51Y112        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.915     0.657    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X51Y112        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/C
                         clock pessimism              0.508     1.165    
                         clock uncertainty            0.155     1.320    
    SLICE_X51Y112        FDCE (Remov_fdce_C_CLR)     -0.154     1.166    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.189ns (8.854%)  route 1.946ns (91.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.966     0.599    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.048     0.647 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          0.980     1.627    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/debug_reset
    SLICE_X51Y112        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.915     0.657    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X51Y112        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/C
                         clock pessimism              0.508     1.165    
                         clock uncertainty            0.155     1.320    
    SLICE_X51Y112        FDCE (Remov_fdce_C_CLR)     -0.154     1.166    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.189ns (8.854%)  route 1.946ns (91.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.966     0.599    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.048     0.647 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          0.980     1.627    chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/debug_reset
    SLICE_X51Y112        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.915     0.657    chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X51Y112        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.508     1.165    
                         clock uncertainty            0.155     1.320    
    SLICE_X51Y112        FDCE (Remov_fdce_C_CLR)     -0.154     1.166    chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.461    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       23.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.717ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 0.580ns (8.847%)  route 5.976ns (91.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 29.252 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.538    -0.929    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out3
    SLICE_X35Y69         FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=81, routed)          2.212     1.739    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     1.863 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/state_1_0_i_1/O
                         net (fo=813, routed)         3.763     5.627    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/SR[0]
    SLICE_X12Y76         FDCE                                         f  chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.422    29.252    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/clk_out3
    SLICE_X12Y76         FDCE                                         r  chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg/C
                         clock pessimism              0.564    29.816    
                         clock uncertainty           -0.153    29.662    
    SLICE_X12Y76         FDCE (Recov_fdce_C_CLR)     -0.319    29.343    chiptop0/system/uartClockDomainWrapper/uart_0/intsource/reg_0/reg_0_reg
  -------------------------------------------------------------------
                         required time                         29.343    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 23.717    

Slack (MET) :             24.756ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/clock_en_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.574ns (10.883%)  route 4.700ns (89.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 29.436 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          2.286     4.539    chiptop0/debug_reset
    SLICE_X48Y111        FDPE                                         f  chiptop0/clock_en_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.606    29.436    chiptop0/clk_out3
    SLICE_X48Y111        FDPE                                         r  chiptop0/clock_en_reg/C
                         clock pessimism              0.573    30.009    
                         clock uncertainty           -0.153    29.856    
    SLICE_X48Y111        FDPE (Recov_fdpe_C_PRE)     -0.561    29.295    chiptop0/clock_en_reg
  -------------------------------------------------------------------
                         required time                         29.295    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                 24.756    

Slack (MET) :             25.639ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.574ns (8.552%)  route 6.138ns (91.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 31.891 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.724     5.976    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/debug_reset
    SLICE_X39Y84         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.429    31.891    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X39Y84         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg/C
                         clock pessimism              0.485    32.376    
                         clock uncertainty           -0.153    32.222    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.607    31.615    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         31.615    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 25.639    

Slack (MET) :             25.639ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.574ns (8.552%)  route 6.138ns (91.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 31.891 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.724     5.976    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/debug_reset
    SLICE_X39Y84         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.429    31.891    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X39Y84         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg/C
                         clock pessimism              0.485    32.376    
                         clock uncertainty           -0.153    32.222    
    SLICE_X39Y84         FDCE (Recov_fdce_C_CLR)     -0.607    31.615    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         31.615    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                 25.639    

Slack (MET) :             25.912ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 0.574ns (8.906%)  route 5.871ns (91.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 31.897 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.457     5.710    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/debug_reset
    SLICE_X39Y94         FDCE                                         f  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.435    31.897    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X39Y94         FDCE                                         r  chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg/C
                         clock pessimism              0.485    32.382    
                         clock uncertainty           -0.153    32.228    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.607    31.621    chiptop0/system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         31.621    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                 25.912    

Slack (MET) :             25.919ns  (required time - arrival time)
  Source:                 chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.580ns (13.249%)  route 3.798ns (86.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.261 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.538    -0.929    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/clk_out3
    SLICE_X35Y69         FDCE                                         r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456    -0.473 r  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg/Q
                         net (fo=81, routed)          2.212     1.739    chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     1.863 f  chiptop0/system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/state_1_0_i_1/O
                         net (fo=813, routed)         1.585     3.449    chiptop0/system/clint_domain/intsource/reg_0/SR[0]
    SLICE_X34Y53         FDCE                                         f  chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.431    29.261    chiptop0/system/clint_domain/intsource/reg_0/clk_out3
    SLICE_X34Y53         FDCE                                         r  chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]/C
                         clock pessimism              0.579    29.840    
                         clock uncertainty           -0.153    29.686    
    SLICE_X34Y53         FDCE (Recov_fdce_C_CLR)     -0.319    29.367    chiptop0/system/clint_domain/intsource/reg_0/reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                         29.367    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 25.919    

Slack (MET) :             26.409ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.574ns (9.305%)  route 5.595ns (90.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 32.074 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.181     5.433    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/debug_reset
    SLICE_X50Y106        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.612    32.074    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X50Y106        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg/C
                         clock pessimism              0.485    32.559    
                         clock uncertainty           -0.153    32.406    
    SLICE_X50Y106        FDCE (Recov_fdce_C_CLR)     -0.563    31.843    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         31.843    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 26.409    

Slack (MET) :             26.451ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.574ns (9.441%)  route 5.506ns (90.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 32.071 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.092     5.344    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/debug_reset
    SLICE_X40Y105        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.609    32.071    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X40Y105        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep/C
                         clock pessimism              0.485    32.556    
                         clock uncertainty           -0.153    32.403    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.607    31.796    chiptop0/system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/sync_0_reg_rep
  -------------------------------------------------------------------
                         required time                         31.796    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                 26.451    

Slack (MET) :             26.451ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.574ns (9.305%)  route 5.595ns (90.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 32.074 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.181     5.433    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/debug_reset
    SLICE_X50Y106        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.612    32.074    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/_gated_clock_debug_clock_gate_out
    SLICE_X50Y106        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg/C
                         clock pessimism              0.485    32.559    
                         clock uncertainty           -0.153    32.406    
    SLICE_X50Y106        FDCE (Recov_fdce_C_CLR)     -0.521    31.885    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_ridx_bin_reg
  -------------------------------------------------------------------
                         required time                         31.885    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 26.451    

Slack (MET) :             26.451ns  (required time - arrival time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.574ns (9.305%)  route 5.595ns (90.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 32.074 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.731    -0.736    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.456    -0.280 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           2.414     2.134    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.118     2.252 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          3.181     5.433    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/debug_reset
    SLICE_X50Y106        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.200 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.362    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    26.158 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    27.739    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.830 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.803    29.633    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    29.733 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.638    30.371    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.462 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        1.612    32.074    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/_gated_clock_debug_clock_gate_out
    SLICE_X50Y106        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg/C
                         clock pessimism              0.485    32.559    
                         clock uncertainty           -0.153    32.406    
    SLICE_X50Y106        FDCE (Recov_fdce_C_CLR)     -0.521    31.885    chiptop0/system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/valid_reg_reg
  -------------------------------------------------------------------
                         required time                         31.885    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 26.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.922%)  route 0.293ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.293    -0.051    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.912    -0.743    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                         clock pessimism              0.250    -0.493    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.922%)  route 0.293ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.293    -0.051    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.912    -0.743    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg/C
                         clock pessimism              0.250    -0.493    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.922%)  route 0.293ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.293    -0.051    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        FDCE                                         f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.912    -0.743    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg/C
                         clock pessimism              0.250    -0.493    
    SLICE_X53Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.508     1.162    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.070    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg/C
                         clock pessimism              0.508     1.162    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.070    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_1_reg_0
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.508     1.162    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.070    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.209ns (9.705%)  route 1.945ns (90.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0_sjtag_reset_fpga_power_on/clock
    SLICE_X52Y113        FDRE                                         r  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.344 f  chiptop0_sjtag_reset_fpga_power_on/power_on_reset_reg/Q
                         net (fo=51, routed)          0.801     0.457    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/power_on_reset
    SLICE_X53Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.502 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1__0/O
                         net (fo=18, routed)          1.144     1.646    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg_1
    SLICE_X53Y116        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.912     0.654    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X53Y116        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg/C
                         clock pessimism              0.508     1.162    
    SLICE_X53Y116        FDCE (Remov_fdce_C_CLR)     -0.092     1.070    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.189ns (8.854%)  route 1.946ns (91.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.966     0.599    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.048     0.647 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          0.980     1.627    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/debug_reset
    SLICE_X51Y112        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.915     0.657    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X51Y112        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg/C
                         clock pessimism              0.508     1.165    
    SLICE_X51Y112        FDCE (Remov_fdce_C_CLR)     -0.154     1.011    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.189ns (8.854%)  route 1.946ns (91.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.966     0.599    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.048     0.647 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          0.980     1.627    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/debug_reset
    SLICE_X51Y112        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.915     0.657    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X51Y112        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg/C
                         clock pessimism              0.508     1.165    
    SLICE_X51Y112        FDCE (Remov_fdce_C_CLR)     -0.154     1.011    chiptop0/system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain/sync_2_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.189ns (8.854%)  route 1.946ns (91.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        0.639    -0.508    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/clk_out3
    SLICE_X53Y114        FDCE                                         r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.367 r  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg/Q
                         net (fo=2, routed)           0.966     0.599    chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0__0
    SLICE_X53Y114        LUT1 (Prop_lut1_I0_O)        0.048     0.647 f  chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_2_i_1/O
                         net (fo=33, routed)          0.980     1.627    chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/debug_reset
    SLICE_X51Y112        FDCE                                         f  chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=4236, routed)        1.012    -0.642    chiptop0/gated_clock_debug_clock_gate/clk_out3
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.586 r  chiptop0/gated_clock_debug_clock_gate/ABSTRACTAUTOReg_autoexecdata[7]_i_6/O
                         net (fo=1, routed)           0.299    -0.287    chiptop0_n_4
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  ABSTRACTAUTOReg_autoexecdata_reg[7]_i_3/O
                         net (fo=1069, routed)        0.915     0.657    chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/_gated_clock_debug_clock_gate_out
    SLICE_X51Y112        FDCE                                         r  chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg/C
                         clock pessimism              0.508     1.165    
    SLICE_X51Y112        FDCE (Remov_fdce_C_CLR)     -0.154     1.011    chiptop0/system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/sync_0_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.616    





