Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jul 10 04:04:00 2023
| Host         : DESKTOP-M2KV102 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          13          
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.741      -35.173                     31                14129        0.045        0.000                      0                14129        3.750        0.000                       0                  7151  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.741      -35.173                     31                14129        0.045        0.000                      0                14129        3.750        0.000                       0                  7151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           31  Failing Endpoints,  Worst Slack       -2.741ns,  Total Violation      -35.173ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.741ns  (required time - arrival time)
  Source:                 load_buffer/queue_reg[3][82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsu/store_buffer/search_data__reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.716ns  (logic 4.408ns (34.666%)  route 8.308ns (65.334%))
  Logic Levels:           17  (CARRY4=5 LUT2=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.549     5.070    load_buffer/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  load_buffer/queue_reg[3][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  load_buffer/queue_reg[3][82]/Q
                         net (fo=1, routed)           1.279     6.806    load_buffer/queue_reg_n_0_[3][82]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  load_buffer/load_rob[0][2]_i_12/O
                         net (fo=1, routed)           0.000     6.930    load_buffer/load_rob[0][2]_i_12_n_0
    SLICE_X44Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.142 r  load_buffer/load_rob_reg[0][2]_i_5/O
                         net (fo=1, routed)           0.948     8.090    load_buffer/load_rob_reg[0][2]_i_5_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.299     8.389 r  load_buffer/load_rob[0][2]_i_1/O
                         net (fo=104, routed)         0.840     9.228    load_buffer/head_reg[4]_0[5]
    SLICE_X45Y29         MUXF7 (Prop_muxf7_S_O)       0.276     9.504 r  load_buffer/store_buffer_reg[15][39]_i_46/O
                         net (fo=1, routed)           0.859    10.363    load_buffer/store_buffer_reg[15][39]_i_46_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.662 r  load_buffer/store_buffer[15][39]_i_18/O
                         net (fo=1, routed)           0.669    11.331    load_buffer/store_buffer[15][39]_i_18_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.455 r  load_buffer/store_buffer[15][39]_i_5/O
                         net (fo=1, routed)           0.000    11.455    load_buffer/store_buffer[15][39]_i_5_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.987 r  load_buffer/store_buffer_reg[15][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.987    load_buffer/store_buffer_reg[15][39]_i_1_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.243 r  load_buffer/store_buffer_reg[15][43]_i_1/O[2]
                         net (fo=17, routed)          0.637    12.880    load_buffer/store_buffer[15][43]_i_5_0[4]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.302    13.182 r  load_buffer/buf_raddr3_reg[1][11]_srl7_i_1/O
                         net (fo=17, routed)          0.850    14.032    lsu/store_buffer/raddr[10]
    SLICE_X50Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.156 r  lsu/store_buffer/search_data_[4]_i_204/O
                         net (fo=1, routed)           0.000    14.156    lsu/store_buffer/search_data_[4]_i_204_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.532 r  lsu/store_buffer/search_data__reg[4]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.532    load_buffer/search_data__reg[4]_i_17_0[0]
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  load_buffer/search_data__reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.649    load_buffer/search_data__reg[4]_i_52_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.878 f  load_buffer/search_data__reg[4]_i_17/CO[2]
                         net (fo=2, routed)           0.448    15.326    lsu/store_buffer/search_data_[0]_i_6_0[0]
    SLICE_X50Y32         LUT2 (Prop_lut2_I1_O)        0.310    15.636 r  lsu/store_buffer/search_data_[4]_i_85/O
                         net (fo=5, routed)           0.777    16.413    lsu/store_buffer/search_data_[4]_i_85_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124    16.537 f  lsu/store_buffer/search_data_[4]_i_32/O
                         net (fo=1, routed)           0.594    17.131    load_buffer/search_data__reg[4]_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I4_O)        0.124    17.255 r  load_buffer/search_data_[4]_i_9/O
                         net (fo=1, routed)           0.407    17.662    lsu/store_buffer/search_data__reg[4]_2
    SLICE_X57Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.786 r  lsu/store_buffer/search_data_[4]_i_2/O
                         net (fo=1, routed)           0.000    17.786    lsu/store_buffer/search_data_[4]_i_2_n_0
    SLICE_X57Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.448    14.789    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y35         FDRE (Setup_fdre_C_D)        0.031    15.045    lsu/store_buffer/search_data__reg[4]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -17.786    
  -------------------------------------------------------------------
                         slack                                 -2.741    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 load_buffer/queue_reg[3][82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsu/store_buffer/search_data__reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.708ns  (logic 4.432ns (34.875%)  route 8.276ns (65.125%))
  Logic Levels:           17  (CARRY4=5 LUT2=2 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.549     5.070    load_buffer/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  load_buffer/queue_reg[3][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  load_buffer/queue_reg[3][82]/Q
                         net (fo=1, routed)           1.279     6.806    load_buffer/queue_reg_n_0_[3][82]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  load_buffer/load_rob[0][2]_i_12/O
                         net (fo=1, routed)           0.000     6.930    load_buffer/load_rob[0][2]_i_12_n_0
    SLICE_X44Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.142 r  load_buffer/load_rob_reg[0][2]_i_5/O
                         net (fo=1, routed)           0.948     8.090    load_buffer/load_rob_reg[0][2]_i_5_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.299     8.389 r  load_buffer/load_rob[0][2]_i_1/O
                         net (fo=104, routed)         0.840     9.228    load_buffer/head_reg[4]_0[5]
    SLICE_X45Y29         MUXF7 (Prop_muxf7_S_O)       0.276     9.504 r  load_buffer/store_buffer_reg[15][39]_i_46/O
                         net (fo=1, routed)           0.859    10.363    load_buffer/store_buffer_reg[15][39]_i_46_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.662 r  load_buffer/store_buffer[15][39]_i_18/O
                         net (fo=1, routed)           0.669    11.331    load_buffer/store_buffer[15][39]_i_18_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.455 r  load_buffer/store_buffer[15][39]_i_5/O
                         net (fo=1, routed)           0.000    11.455    load_buffer/store_buffer[15][39]_i_5_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.987 r  load_buffer/store_buffer_reg[15][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.987    load_buffer/store_buffer_reg[15][39]_i_1_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.243 r  load_buffer/store_buffer_reg[15][43]_i_1/O[2]
                         net (fo=17, routed)          0.637    12.880    load_buffer/store_buffer[15][43]_i_5_0[4]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.302    13.182 r  load_buffer/buf_raddr3_reg[1][11]_srl7_i_1/O
                         net (fo=17, routed)          0.709    13.891    lsu/store_buffer/raddr[10]
    SLICE_X53Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.015 r  lsu/store_buffer/search_data_[4]_i_239/O
                         net (fo=1, routed)           0.000    14.015    lsu/store_buffer/search_data_[4]_i_239_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.416 r  lsu/store_buffer/search_data__reg[4]_i_172/CO[3]
                         net (fo=1, routed)           0.000    14.416    load_buffer/search_data__reg[4]_i_36_0[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.530 r  load_buffer/search_data__reg[4]_i_97/CO[3]
                         net (fo=1, routed)           0.000    14.530    load_buffer/search_data__reg[4]_i_97_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.758 f  load_buffer/search_data__reg[4]_i_36/CO[2]
                         net (fo=2, routed)           0.496    15.253    lsu/store_buffer/search_data_[0]_i_8_1[0]
    SLICE_X54Y33         LUT2 (Prop_lut2_I1_O)        0.313    15.566 r  lsu/store_buffer/search_data_[4]_i_94/O
                         net (fo=5, routed)           0.977    16.544    lsu/store_buffer/search_data_[4]_i_94_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.668 f  lsu/store_buffer/search_data_[2]_i_8/O
                         net (fo=1, routed)           0.572    17.240    lsu/store_buffer/search_data_[2]_i_8_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I5_O)        0.124    17.364 f  lsu/store_buffer/search_data_[2]_i_4/O
                         net (fo=1, routed)           0.291    17.654    lsu/store_buffer/search_data_[2]_i_4_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I3_O)        0.124    17.778 r  lsu/store_buffer/search_data_[2]_i_1/O
                         net (fo=1, routed)           0.000    17.778    lsu/store_buffer/search_data_[2]_i_1_n_0
    SLICE_X57Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.448    14.789    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y35         FDRE (Setup_fdre_C_D)        0.031    15.045    lsu/store_buffer/search_data__reg[2]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -17.778    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.659ns  (required time - arrival time)
  Source:                 load_buffer/queue_reg[3][82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsu/store_buffer/search_data__reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 4.308ns (34.752%)  route 8.089ns (65.248%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT4=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.549     5.070    load_buffer/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  load_buffer/queue_reg[3][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  load_buffer/queue_reg[3][82]/Q
                         net (fo=1, routed)           1.279     6.806    load_buffer/queue_reg_n_0_[3][82]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  load_buffer/load_rob[0][2]_i_12/O
                         net (fo=1, routed)           0.000     6.930    load_buffer/load_rob[0][2]_i_12_n_0
    SLICE_X44Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.142 r  load_buffer/load_rob_reg[0][2]_i_5/O
                         net (fo=1, routed)           0.948     8.090    load_buffer/load_rob_reg[0][2]_i_5_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.299     8.389 r  load_buffer/load_rob[0][2]_i_1/O
                         net (fo=104, routed)         0.840     9.228    load_buffer/head_reg[4]_0[5]
    SLICE_X45Y29         MUXF7 (Prop_muxf7_S_O)       0.276     9.504 r  load_buffer/store_buffer_reg[15][39]_i_46/O
                         net (fo=1, routed)           0.859    10.363    load_buffer/store_buffer_reg[15][39]_i_46_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.662 r  load_buffer/store_buffer[15][39]_i_18/O
                         net (fo=1, routed)           0.669    11.331    load_buffer/store_buffer[15][39]_i_18_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.455 r  load_buffer/store_buffer[15][39]_i_5/O
                         net (fo=1, routed)           0.000    11.455    load_buffer/store_buffer[15][39]_i_5_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.987 r  load_buffer/store_buffer_reg[15][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.987    load_buffer/store_buffer_reg[15][39]_i_1_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.243 r  load_buffer/store_buffer_reg[15][43]_i_1/O[2]
                         net (fo=17, routed)          0.637    12.880    load_buffer/store_buffer[15][43]_i_5_0[4]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.302    13.182 r  load_buffer/buf_raddr3_reg[1][11]_srl7_i_1/O
                         net (fo=17, routed)          0.817    13.999    lsu/store_buffer/raddr[10]
    SLICE_X51Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.123 r  lsu/store_buffer/search_data_[4]_i_253/O
                         net (fo=1, routed)           0.000    14.123    lsu/store_buffer/search_data_[4]_i_253_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.524 r  lsu/store_buffer/search_data__reg[4]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.524    load_buffer/search_data__reg[4]_i_47_0[0]
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.638 r  load_buffer/search_data__reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.638    load_buffer/search_data__reg[4]_i_119_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.866 r  load_buffer/search_data__reg[4]_i_47/CO[2]
                         net (fo=6, routed)           0.704    15.569    load_buffer/store_buffer_reg[10][63][0]
    SLICE_X54Y35         LUT4 (Prop_lut4_I2_O)        0.313    15.882 f  load_buffer/search_data_[4]_i_15/O
                         net (fo=1, routed)           0.656    16.538    load_buffer/search_data_[4]_i_15_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.662 r  load_buffer/search_data_[4]_i_3/O
                         net (fo=6, routed)           0.179    16.841    load_buffer/store_buffer_reg[15][64]
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.965 r  load_buffer/search_data_[4]_i_1/O
                         net (fo=6, routed)           0.501    17.467    lsu/store_buffer/E[0]
    SLICE_X57Y34         FDRE                                         r  lsu/store_buffer/search_data__reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.447    14.788    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  lsu/store_buffer/search_data__reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X57Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.808    lsu/store_buffer/search_data__reg[0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -17.467    
  -------------------------------------------------------------------
                         slack                                 -2.659    

Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 load_buffer/queue_reg[3][82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsu/store_buffer/search_data__reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.619ns  (logic 4.284ns (33.950%)  route 8.335ns (66.050%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.549     5.070    load_buffer/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  load_buffer/queue_reg[3][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  load_buffer/queue_reg[3][82]/Q
                         net (fo=1, routed)           1.279     6.806    load_buffer/queue_reg_n_0_[3][82]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  load_buffer/load_rob[0][2]_i_12/O
                         net (fo=1, routed)           0.000     6.930    load_buffer/load_rob[0][2]_i_12_n_0
    SLICE_X44Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.142 r  load_buffer/load_rob_reg[0][2]_i_5/O
                         net (fo=1, routed)           0.948     8.090    load_buffer/load_rob_reg[0][2]_i_5_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.299     8.389 r  load_buffer/load_rob[0][2]_i_1/O
                         net (fo=104, routed)         0.840     9.228    load_buffer/head_reg[4]_0[5]
    SLICE_X45Y29         MUXF7 (Prop_muxf7_S_O)       0.276     9.504 r  load_buffer/store_buffer_reg[15][39]_i_46/O
                         net (fo=1, routed)           0.859    10.363    load_buffer/store_buffer_reg[15][39]_i_46_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.662 r  load_buffer/store_buffer[15][39]_i_18/O
                         net (fo=1, routed)           0.669    11.331    load_buffer/store_buffer[15][39]_i_18_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.455 r  load_buffer/store_buffer[15][39]_i_5/O
                         net (fo=1, routed)           0.000    11.455    load_buffer/store_buffer[15][39]_i_5_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.987 r  load_buffer/store_buffer_reg[15][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.987    load_buffer/store_buffer_reg[15][39]_i_1_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.243 r  load_buffer/store_buffer_reg[15][43]_i_1/O[2]
                         net (fo=17, routed)          0.637    12.880    load_buffer/store_buffer[15][43]_i_5_0[4]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.302    13.182 r  load_buffer/buf_raddr3_reg[1][11]_srl7_i_1/O
                         net (fo=17, routed)          0.850    14.032    lsu/store_buffer/raddr[10]
    SLICE_X50Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.156 r  lsu/store_buffer/search_data_[4]_i_204/O
                         net (fo=1, routed)           0.000    14.156    lsu/store_buffer/search_data_[4]_i_204_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.532 r  lsu/store_buffer/search_data__reg[4]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.532    load_buffer/search_data__reg[4]_i_17_0[0]
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  load_buffer/search_data__reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.649    load_buffer/search_data__reg[4]_i_52_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.878 r  load_buffer/search_data__reg[4]_i_17/CO[2]
                         net (fo=2, routed)           0.969    15.847    load_buffer/store_buffer_reg[4][63][0]
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.310    16.157 r  load_buffer/search_data_[4]_i_4/O
                         net (fo=6, routed)           0.861    17.017    load_buffer/search_data_[4]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.141 r  load_buffer/search_data_[0]_i_3/O
                         net (fo=1, routed)           0.424    17.565    lsu/store_buffer/search_data__reg[0]_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I2_O)        0.124    17.689 r  lsu/store_buffer/search_data_[0]_i_1/O
                         net (fo=1, routed)           0.000    17.689    lsu/store_buffer/search_data_[0]_i_1_n_0
    SLICE_X57Y34         FDRE                                         r  lsu/store_buffer/search_data__reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.447    14.788    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  lsu/store_buffer/search_data__reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X57Y34         FDRE (Setup_fdre_C_D)        0.029    15.042    lsu/store_buffer/search_data__reg[0]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.624ns  (required time - arrival time)
  Source:                 load_buffer/queue_reg[3][82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsu/store_buffer/search_data__reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.600ns  (logic 4.284ns (34.001%)  route 8.316ns (65.999%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.549     5.070    load_buffer/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  load_buffer/queue_reg[3][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  load_buffer/queue_reg[3][82]/Q
                         net (fo=1, routed)           1.279     6.806    load_buffer/queue_reg_n_0_[3][82]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  load_buffer/load_rob[0][2]_i_12/O
                         net (fo=1, routed)           0.000     6.930    load_buffer/load_rob[0][2]_i_12_n_0
    SLICE_X44Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.142 r  load_buffer/load_rob_reg[0][2]_i_5/O
                         net (fo=1, routed)           0.948     8.090    load_buffer/load_rob_reg[0][2]_i_5_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.299     8.389 r  load_buffer/load_rob[0][2]_i_1/O
                         net (fo=104, routed)         0.840     9.228    load_buffer/head_reg[4]_0[5]
    SLICE_X45Y29         MUXF7 (Prop_muxf7_S_O)       0.276     9.504 r  load_buffer/store_buffer_reg[15][39]_i_46/O
                         net (fo=1, routed)           0.859    10.363    load_buffer/store_buffer_reg[15][39]_i_46_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.662 r  load_buffer/store_buffer[15][39]_i_18/O
                         net (fo=1, routed)           0.669    11.331    load_buffer/store_buffer[15][39]_i_18_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.455 r  load_buffer/store_buffer[15][39]_i_5/O
                         net (fo=1, routed)           0.000    11.455    load_buffer/store_buffer[15][39]_i_5_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.987 r  load_buffer/store_buffer_reg[15][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.987    load_buffer/store_buffer_reg[15][39]_i_1_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.243 r  load_buffer/store_buffer_reg[15][43]_i_1/O[2]
                         net (fo=17, routed)          0.637    12.880    load_buffer/store_buffer[15][43]_i_5_0[4]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.302    13.182 r  load_buffer/buf_raddr3_reg[1][11]_srl7_i_1/O
                         net (fo=17, routed)          0.850    14.032    lsu/store_buffer/raddr[10]
    SLICE_X50Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.156 r  lsu/store_buffer/search_data_[4]_i_204/O
                         net (fo=1, routed)           0.000    14.156    lsu/store_buffer/search_data_[4]_i_204_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.532 r  lsu/store_buffer/search_data__reg[4]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.532    load_buffer/search_data__reg[4]_i_17_0[0]
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  load_buffer/search_data__reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.649    load_buffer/search_data__reg[4]_i_52_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.878 r  load_buffer/search_data__reg[4]_i_17/CO[2]
                         net (fo=2, routed)           0.969    15.847    load_buffer/store_buffer_reg[4][63][0]
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.310    16.157 r  load_buffer/search_data_[4]_i_4/O
                         net (fo=6, routed)           0.863    17.020    load_buffer/search_data_[4]_i_4_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.144 r  load_buffer/search_data_[3]_i_3/O
                         net (fo=1, routed)           0.402    17.546    lsu/store_buffer/search_data__reg[3]_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.670 r  lsu/store_buffer/search_data_[3]_i_1/O
                         net (fo=1, routed)           0.000    17.670    lsu/store_buffer/search_data_[3]_i_1_n_0
    SLICE_X57Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.448    14.789    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y35         FDRE (Setup_fdre_C_D)        0.032    15.046    lsu/store_buffer/search_data__reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -17.670    
  -------------------------------------------------------------------
                         slack                                 -2.624    

Slack (VIOLATED) :        -2.540ns  (required time - arrival time)
  Source:                 load_buffer/queue_reg[3][82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsu/store_buffer/search_data__reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.561ns  (logic 4.284ns (34.106%)  route 8.277ns (65.894%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.549     5.070    load_buffer/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  load_buffer/queue_reg[3][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  load_buffer/queue_reg[3][82]/Q
                         net (fo=1, routed)           1.279     6.806    load_buffer/queue_reg_n_0_[3][82]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  load_buffer/load_rob[0][2]_i_12/O
                         net (fo=1, routed)           0.000     6.930    load_buffer/load_rob[0][2]_i_12_n_0
    SLICE_X44Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.142 r  load_buffer/load_rob_reg[0][2]_i_5/O
                         net (fo=1, routed)           0.948     8.090    load_buffer/load_rob_reg[0][2]_i_5_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.299     8.389 r  load_buffer/load_rob[0][2]_i_1/O
                         net (fo=104, routed)         0.840     9.228    load_buffer/head_reg[4]_0[5]
    SLICE_X45Y29         MUXF7 (Prop_muxf7_S_O)       0.276     9.504 r  load_buffer/store_buffer_reg[15][39]_i_46/O
                         net (fo=1, routed)           0.859    10.363    load_buffer/store_buffer_reg[15][39]_i_46_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.662 r  load_buffer/store_buffer[15][39]_i_18/O
                         net (fo=1, routed)           0.669    11.331    load_buffer/store_buffer[15][39]_i_18_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.455 r  load_buffer/store_buffer[15][39]_i_5/O
                         net (fo=1, routed)           0.000    11.455    load_buffer/store_buffer[15][39]_i_5_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.987 r  load_buffer/store_buffer_reg[15][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.987    load_buffer/store_buffer_reg[15][39]_i_1_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.243 r  load_buffer/store_buffer_reg[15][43]_i_1/O[2]
                         net (fo=17, routed)          0.637    12.880    load_buffer/store_buffer[15][43]_i_5_0[4]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.302    13.182 r  load_buffer/buf_raddr3_reg[1][11]_srl7_i_1/O
                         net (fo=17, routed)          0.850    14.032    lsu/store_buffer/raddr[10]
    SLICE_X50Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.156 r  lsu/store_buffer/search_data_[4]_i_204/O
                         net (fo=1, routed)           0.000    14.156    lsu/store_buffer/search_data_[4]_i_204_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.532 r  lsu/store_buffer/search_data__reg[4]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.532    load_buffer/search_data__reg[4]_i_17_0[0]
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.649 r  load_buffer/search_data__reg[4]_i_52/CO[3]
                         net (fo=1, routed)           0.000    14.649    load_buffer/search_data__reg[4]_i_52_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.878 r  load_buffer/search_data__reg[4]_i_17/CO[2]
                         net (fo=2, routed)           0.969    15.847    load_buffer/store_buffer_reg[4][63][0]
    SLICE_X55Y34         LUT6 (Prop_lut6_I3_O)        0.310    16.157 r  load_buffer/search_data_[4]_i_4/O
                         net (fo=6, routed)           0.810    16.967    load_buffer/search_data_[4]_i_4_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.091 r  load_buffer/search_data_[1]_i_3/O
                         net (fo=1, routed)           0.416    17.507    lsu/store_buffer/search_data__reg[1]_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I2_O)        0.124    17.631 r  lsu/store_buffer/search_data_[1]_i_1/O
                         net (fo=1, routed)           0.000    17.631    lsu/store_buffer/search_data_[1]_i_1_n_0
    SLICE_X56Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.448    14.789    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y35         FDRE (Setup_fdre_C_D)        0.077    15.091    lsu/store_buffer/search_data__reg[1]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -17.631    
  -------------------------------------------------------------------
                         slack                                 -2.540    

Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 load_buffer/queue_reg[3][82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsu/store_buffer/search_data__reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.266ns  (logic 4.308ns (35.123%)  route 7.958ns (64.877%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT4=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.549     5.070    load_buffer/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  load_buffer/queue_reg[3][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  load_buffer/queue_reg[3][82]/Q
                         net (fo=1, routed)           1.279     6.806    load_buffer/queue_reg_n_0_[3][82]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  load_buffer/load_rob[0][2]_i_12/O
                         net (fo=1, routed)           0.000     6.930    load_buffer/load_rob[0][2]_i_12_n_0
    SLICE_X44Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.142 r  load_buffer/load_rob_reg[0][2]_i_5/O
                         net (fo=1, routed)           0.948     8.090    load_buffer/load_rob_reg[0][2]_i_5_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.299     8.389 r  load_buffer/load_rob[0][2]_i_1/O
                         net (fo=104, routed)         0.840     9.228    load_buffer/head_reg[4]_0[5]
    SLICE_X45Y29         MUXF7 (Prop_muxf7_S_O)       0.276     9.504 r  load_buffer/store_buffer_reg[15][39]_i_46/O
                         net (fo=1, routed)           0.859    10.363    load_buffer/store_buffer_reg[15][39]_i_46_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.662 r  load_buffer/store_buffer[15][39]_i_18/O
                         net (fo=1, routed)           0.669    11.331    load_buffer/store_buffer[15][39]_i_18_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.455 r  load_buffer/store_buffer[15][39]_i_5/O
                         net (fo=1, routed)           0.000    11.455    load_buffer/store_buffer[15][39]_i_5_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.987 r  load_buffer/store_buffer_reg[15][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.987    load_buffer/store_buffer_reg[15][39]_i_1_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.243 r  load_buffer/store_buffer_reg[15][43]_i_1/O[2]
                         net (fo=17, routed)          0.637    12.880    load_buffer/store_buffer[15][43]_i_5_0[4]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.302    13.182 r  load_buffer/buf_raddr3_reg[1][11]_srl7_i_1/O
                         net (fo=17, routed)          0.817    13.999    lsu/store_buffer/raddr[10]
    SLICE_X51Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.123 r  lsu/store_buffer/search_data_[4]_i_253/O
                         net (fo=1, routed)           0.000    14.123    lsu/store_buffer/search_data_[4]_i_253_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.524 r  lsu/store_buffer/search_data__reg[4]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.524    load_buffer/search_data__reg[4]_i_47_0[0]
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.638 r  load_buffer/search_data__reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.638    load_buffer/search_data__reg[4]_i_119_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.866 r  load_buffer/search_data__reg[4]_i_47/CO[2]
                         net (fo=6, routed)           0.704    15.569    load_buffer/store_buffer_reg[10][63][0]
    SLICE_X54Y35         LUT4 (Prop_lut4_I2_O)        0.313    15.882 f  load_buffer/search_data_[4]_i_15/O
                         net (fo=1, routed)           0.656    16.538    load_buffer/search_data_[4]_i_15_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.662 r  load_buffer/search_data_[4]_i_3/O
                         net (fo=6, routed)           0.179    16.841    load_buffer/store_buffer_reg[15][64]
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.965 r  load_buffer/search_data_[4]_i_1/O
                         net (fo=6, routed)           0.370    17.336    lsu/store_buffer/E[0]
    SLICE_X57Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.448    14.789    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.809    lsu/store_buffer/search_data__reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -17.336    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 load_buffer/queue_reg[3][82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsu/store_buffer/search_data__reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.266ns  (logic 4.308ns (35.123%)  route 7.958ns (64.877%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT4=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.549     5.070    load_buffer/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  load_buffer/queue_reg[3][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  load_buffer/queue_reg[3][82]/Q
                         net (fo=1, routed)           1.279     6.806    load_buffer/queue_reg_n_0_[3][82]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  load_buffer/load_rob[0][2]_i_12/O
                         net (fo=1, routed)           0.000     6.930    load_buffer/load_rob[0][2]_i_12_n_0
    SLICE_X44Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.142 r  load_buffer/load_rob_reg[0][2]_i_5/O
                         net (fo=1, routed)           0.948     8.090    load_buffer/load_rob_reg[0][2]_i_5_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.299     8.389 r  load_buffer/load_rob[0][2]_i_1/O
                         net (fo=104, routed)         0.840     9.228    load_buffer/head_reg[4]_0[5]
    SLICE_X45Y29         MUXF7 (Prop_muxf7_S_O)       0.276     9.504 r  load_buffer/store_buffer_reg[15][39]_i_46/O
                         net (fo=1, routed)           0.859    10.363    load_buffer/store_buffer_reg[15][39]_i_46_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.662 r  load_buffer/store_buffer[15][39]_i_18/O
                         net (fo=1, routed)           0.669    11.331    load_buffer/store_buffer[15][39]_i_18_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.455 r  load_buffer/store_buffer[15][39]_i_5/O
                         net (fo=1, routed)           0.000    11.455    load_buffer/store_buffer[15][39]_i_5_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.987 r  load_buffer/store_buffer_reg[15][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.987    load_buffer/store_buffer_reg[15][39]_i_1_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.243 r  load_buffer/store_buffer_reg[15][43]_i_1/O[2]
                         net (fo=17, routed)          0.637    12.880    load_buffer/store_buffer[15][43]_i_5_0[4]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.302    13.182 r  load_buffer/buf_raddr3_reg[1][11]_srl7_i_1/O
                         net (fo=17, routed)          0.817    13.999    lsu/store_buffer/raddr[10]
    SLICE_X51Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.123 r  lsu/store_buffer/search_data_[4]_i_253/O
                         net (fo=1, routed)           0.000    14.123    lsu/store_buffer/search_data_[4]_i_253_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.524 r  lsu/store_buffer/search_data__reg[4]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.524    load_buffer/search_data__reg[4]_i_47_0[0]
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.638 r  load_buffer/search_data__reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.638    load_buffer/search_data__reg[4]_i_119_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.866 r  load_buffer/search_data__reg[4]_i_47/CO[2]
                         net (fo=6, routed)           0.704    15.569    load_buffer/store_buffer_reg[10][63][0]
    SLICE_X54Y35         LUT4 (Prop_lut4_I2_O)        0.313    15.882 f  load_buffer/search_data_[4]_i_15/O
                         net (fo=1, routed)           0.656    16.538    load_buffer/search_data_[4]_i_15_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.662 r  load_buffer/search_data_[4]_i_3/O
                         net (fo=6, routed)           0.179    16.841    load_buffer/store_buffer_reg[15][64]
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.965 r  load_buffer/search_data_[4]_i_1/O
                         net (fo=6, routed)           0.370    17.336    lsu/store_buffer/E[0]
    SLICE_X57Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.448    14.789    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.809    lsu/store_buffer/search_data__reg[3]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -17.336    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -2.527ns  (required time - arrival time)
  Source:                 load_buffer/queue_reg[3][82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsu/store_buffer/search_data__reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.266ns  (logic 4.308ns (35.123%)  route 7.958ns (64.877%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT4=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.549     5.070    load_buffer/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  load_buffer/queue_reg[3][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  load_buffer/queue_reg[3][82]/Q
                         net (fo=1, routed)           1.279     6.806    load_buffer/queue_reg_n_0_[3][82]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  load_buffer/load_rob[0][2]_i_12/O
                         net (fo=1, routed)           0.000     6.930    load_buffer/load_rob[0][2]_i_12_n_0
    SLICE_X44Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.142 r  load_buffer/load_rob_reg[0][2]_i_5/O
                         net (fo=1, routed)           0.948     8.090    load_buffer/load_rob_reg[0][2]_i_5_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.299     8.389 r  load_buffer/load_rob[0][2]_i_1/O
                         net (fo=104, routed)         0.840     9.228    load_buffer/head_reg[4]_0[5]
    SLICE_X45Y29         MUXF7 (Prop_muxf7_S_O)       0.276     9.504 r  load_buffer/store_buffer_reg[15][39]_i_46/O
                         net (fo=1, routed)           0.859    10.363    load_buffer/store_buffer_reg[15][39]_i_46_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.662 r  load_buffer/store_buffer[15][39]_i_18/O
                         net (fo=1, routed)           0.669    11.331    load_buffer/store_buffer[15][39]_i_18_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.455 r  load_buffer/store_buffer[15][39]_i_5/O
                         net (fo=1, routed)           0.000    11.455    load_buffer/store_buffer[15][39]_i_5_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.987 r  load_buffer/store_buffer_reg[15][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.987    load_buffer/store_buffer_reg[15][39]_i_1_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.243 r  load_buffer/store_buffer_reg[15][43]_i_1/O[2]
                         net (fo=17, routed)          0.637    12.880    load_buffer/store_buffer[15][43]_i_5_0[4]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.302    13.182 r  load_buffer/buf_raddr3_reg[1][11]_srl7_i_1/O
                         net (fo=17, routed)          0.817    13.999    lsu/store_buffer/raddr[10]
    SLICE_X51Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.123 r  lsu/store_buffer/search_data_[4]_i_253/O
                         net (fo=1, routed)           0.000    14.123    lsu/store_buffer/search_data_[4]_i_253_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.524 r  lsu/store_buffer/search_data__reg[4]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.524    load_buffer/search_data__reg[4]_i_47_0[0]
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.638 r  load_buffer/search_data__reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.638    load_buffer/search_data__reg[4]_i_119_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.866 r  load_buffer/search_data__reg[4]_i_47/CO[2]
                         net (fo=6, routed)           0.704    15.569    load_buffer/store_buffer_reg[10][63][0]
    SLICE_X54Y35         LUT4 (Prop_lut4_I2_O)        0.313    15.882 f  load_buffer/search_data_[4]_i_15/O
                         net (fo=1, routed)           0.656    16.538    load_buffer/search_data_[4]_i_15_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.662 r  load_buffer/search_data_[4]_i_3/O
                         net (fo=6, routed)           0.179    16.841    load_buffer/store_buffer_reg[15][64]
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.965 r  load_buffer/search_data_[4]_i_1/O
                         net (fo=6, routed)           0.370    17.336    lsu/store_buffer/E[0]
    SLICE_X57Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.448    14.789    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.809    lsu/store_buffer/search_data__reg[4]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -17.336    
  -------------------------------------------------------------------
                         slack                                 -2.527    

Slack (VIOLATED) :        -2.491ns  (required time - arrival time)
  Source:                 load_buffer/queue_reg[3][82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lsu/store_buffer/search_data__reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.266ns  (logic 4.308ns (35.123%)  route 7.958ns (64.877%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT4=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.549     5.070    load_buffer/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  load_buffer/queue_reg[3][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  load_buffer/queue_reg[3][82]/Q
                         net (fo=1, routed)           1.279     6.806    load_buffer/queue_reg_n_0_[3][82]
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  load_buffer/load_rob[0][2]_i_12/O
                         net (fo=1, routed)           0.000     6.930    load_buffer/load_rob[0][2]_i_12_n_0
    SLICE_X44Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.142 r  load_buffer/load_rob_reg[0][2]_i_5/O
                         net (fo=1, routed)           0.948     8.090    load_buffer/load_rob_reg[0][2]_i_5_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.299     8.389 r  load_buffer/load_rob[0][2]_i_1/O
                         net (fo=104, routed)         0.840     9.228    load_buffer/head_reg[4]_0[5]
    SLICE_X45Y29         MUXF7 (Prop_muxf7_S_O)       0.276     9.504 r  load_buffer/store_buffer_reg[15][39]_i_46/O
                         net (fo=1, routed)           0.859    10.363    load_buffer/store_buffer_reg[15][39]_i_46_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.662 r  load_buffer/store_buffer[15][39]_i_18/O
                         net (fo=1, routed)           0.669    11.331    load_buffer/store_buffer[15][39]_i_18_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I1_O)        0.124    11.455 r  load_buffer/store_buffer[15][39]_i_5/O
                         net (fo=1, routed)           0.000    11.455    load_buffer/store_buffer[15][39]_i_5_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.987 r  load_buffer/store_buffer_reg[15][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.987    load_buffer/store_buffer_reg[15][39]_i_1_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.243 r  load_buffer/store_buffer_reg[15][43]_i_1/O[2]
                         net (fo=17, routed)          0.637    12.880    load_buffer/store_buffer[15][43]_i_5_0[4]
    SLICE_X50Y32         LUT2 (Prop_lut2_I0_O)        0.302    13.182 r  load_buffer/buf_raddr3_reg[1][11]_srl7_i_1/O
                         net (fo=17, routed)          0.817    13.999    lsu/store_buffer/raddr[10]
    SLICE_X51Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.123 r  lsu/store_buffer/search_data_[4]_i_253/O
                         net (fo=1, routed)           0.000    14.123    lsu/store_buffer/search_data_[4]_i_253_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.524 r  lsu/store_buffer/search_data__reg[4]_i_195/CO[3]
                         net (fo=1, routed)           0.000    14.524    load_buffer/search_data__reg[4]_i_47_0[0]
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.638 r  load_buffer/search_data__reg[4]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.638    load_buffer/search_data__reg[4]_i_119_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.866 r  load_buffer/search_data__reg[4]_i_47/CO[2]
                         net (fo=6, routed)           0.704    15.569    load_buffer/store_buffer_reg[10][63][0]
    SLICE_X54Y35         LUT4 (Prop_lut4_I2_O)        0.313    15.882 f  load_buffer/search_data_[4]_i_15/O
                         net (fo=1, routed)           0.656    16.538    load_buffer/search_data_[4]_i_15_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.662 r  load_buffer/search_data_[4]_i_3/O
                         net (fo=6, routed)           0.179    16.841    load_buffer/store_buffer_reg[15][64]
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.965 r  load_buffer/search_data_[4]_i_1/O
                         net (fo=6, routed)           0.370    17.336    lsu/store_buffer/E[0]
    SLICE_X56Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.448    14.789    lsu/store_buffer/clk_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  lsu/store_buffer/search_data__reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y35         FDRE (Setup_fdre_C_CE)      -0.169    14.845    lsu/store_buffer/search_data__reg[1]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -17.336    
  -------------------------------------------------------------------
                         slack                                 -2.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 d1_pcC_reg[21]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3_pcC_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.551     1.434    clk_IBUF_BUFG
    SLICE_X33Y78         FDRE                                         r  d1_pcC_reg[21]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  d1_pcC_reg[21]__0/Q
                         net (fo=1, routed)           0.100     1.675    d1_pcC_reg[21]__0_n_0
    SLICE_X30Y77         SRL16E                                       r  d3_pcC_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.816     1.944    clk_IBUF_BUFG
    SLICE_X30Y77         SRL16E                                       r  d3_pcC_reg[21]_srl2/CLK
                         clock pessimism             -0.497     1.447    
    SLICE_X30Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.630    d3_pcC_reg[21]_srl2
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 d1_pcB_reg[21]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3_pcB_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.551     1.434    clk_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  d1_pcB_reg[21]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  d1_pcB_reg[21]__0/Q
                         net (fo=1, routed)           0.110     1.685    d1_pcB_reg[21]__0_n_0
    SLICE_X30Y78         SRL16E                                       r  d3_pcB_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.817     1.945    clk_IBUF_BUFG
    SLICE_X30Y78         SRL16E                                       r  d3_pcB_reg[21]_srl2/CLK
                         clock pessimism             -0.498     1.447    
    SLICE_X30Y78         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.630    d3_pcB_reg[21]_srl2
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 decoderC/d2_opcodeC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_buffer/queue_reg[4][95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.356%)  route 0.264ns (58.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.563     1.446    decoderC/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  decoderC/d2_opcodeC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  decoderC/d2_opcodeC_reg[1]/Q
                         net (fo=34, routed)          0.264     1.851    decoderC/output_dataC[95]
    SLICE_X30Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.896 r  decoderC/queue[4][95]_i_2/O
                         net (fo=1, routed)           0.000     1.896    alu_buffer/queue_reg[4][95]_0[27]
    SLICE_X30Y46         FDRE                                         r  alu_buffer/queue_reg[4][95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.832     1.959    alu_buffer/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  alu_buffer/queue_reg[4][95]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121     1.831    alu_buffer/queue_reg[4][95]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pc_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3_pcA_reg[29]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.890%)  route 0.126ns (47.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.553     1.436    clk_IBUF_BUFG
    SLICE_X32Y80         FDRE                                         r  pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  pc_reg[29]/Q
                         net (fo=4, routed)           0.126     1.703    pc_reg_n_0_[29]
    SLICE_X30Y79         SRL16E                                       r  d3_pcA_reg[29]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.818     1.946    clk_IBUF_BUFG
    SLICE_X30Y79         SRL16E                                       r  d3_pcA_reg[29]_srl3/CLK
                         clock pessimism             -0.497     1.449    
    SLICE_X30Y79         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.632    d3_pcA_reg[29]_srl3
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 d3_pcC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoderC/d2_pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.357%)  route 0.258ns (64.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.563     1.446    clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  d3_pcC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d3_pcC_reg[1]/Q
                         net (fo=8, routed)           0.258     1.845    decoderC/d2_pc_reg[13]_0[0]
    SLICE_X38Y41         FDRE                                         r  decoderC/d2_pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.831     1.958    decoderC/clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  decoderC/d2_pc_reg[1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.063     1.772    decoderC/d2_pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 decoderA/d2_imm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROBhelper_reg[19][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.170%)  route 0.277ns (59.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.551     1.434    decoderA/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  decoderA/d2_imm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  decoderA/d2_imm_reg[3]/Q
                         net (fo=66, routed)          0.277     1.852    decoderA/output_locA[3]
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  decoderA/ROBhelper[19][3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    decoderA_n_354
    SLICE_X38Y28         FDRE                                         r  ROBhelper_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.820     1.947    clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  ROBhelper_reg[19][3]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.120     1.818    ROBhelper_reg[19][3]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mem/buf_waddr_reg[1][3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg_2_7/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.516%)  route 0.167ns (50.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.560     1.443    mem/clk_IBUF_BUFG
    SLICE_X56Y30         FDRE                                         r  mem/buf_waddr_reg[1][3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  mem/buf_waddr_reg[1][3]__0/Q
                         net (fo=28, routed)          0.167     1.774    mem/buf_waddr_reg[1][3]__0_n_0
    RAMB36_X2Y6          RAMB36E1                                     r  mem/data_reg_2_7/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.872     2.000    mem/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  mem/data_reg_2_7/CLKARDCLK
                         clock pessimism             -0.497     1.503    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.686    mem/data_reg_2_7
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 d1_pcC_reg[29]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3_pcC_reg[29]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.902%)  route 0.173ns (55.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.553     1.436    clk_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  d1_pcC_reg[29]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  d1_pcC_reg[29]__0/Q
                         net (fo=1, routed)           0.173     1.750    d1_pcC_reg[29]__0_n_0
    SLICE_X34Y81         SRL16E                                       r  d3_pcC_reg[29]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.819     1.947    clk_IBUF_BUFG
    SLICE_X34Y81         SRL16E                                       r  d3_pcC_reg[29]_srl2/CLK
                         clock pessimism             -0.478     1.469    
    SLICE_X34Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.652    d3_pcC_reg[29]_srl2
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 d3_pcB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoderB/d2_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.932%)  route 0.268ns (62.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.563     1.446    clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  d3_pcB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  d3_pcB_reg[3]/Q
                         net (fo=8, routed)           0.268     1.878    decoderB/ADDRBWRADDR[2]
    SLICE_X38Y41         FDRE                                         r  decoderB/d2_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.831     1.958    decoderB/clk_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  decoderB/d2_pc_reg[3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.052     1.761    decoderB/d2_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 d1_pcC_reg[20]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3_pcC_reg[20]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.551     1.434    clk_IBUF_BUFG
    SLICE_X33Y77         FDRE                                         r  d1_pcC_reg[20]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  d1_pcC_reg[20]__0/Q
                         net (fo=1, routed)           0.100     1.675    d1_pcC_reg[20]__0_n_0
    SLICE_X30Y77         SRL16E                                       r  d3_pcC_reg[20]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.816     1.944    clk_IBUF_BUFG
    SLICE_X30Y77         SRL16E                                       r  d3_pcC_reg[20]_srl2/CLK
                         clock pessimism             -0.497     1.447    
    SLICE_X30Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.556    d3_pcC_reg[20]_srl2
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   mem/data_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11  mem/data_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  mem/data_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11  mem/data_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y12  mem/data_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y13  mem/data_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12  mem/data_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   mem/data_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   mem/data_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3   mem/data_reg_2_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y52  lsu/load_opcodeB_reg_0_7_0_2/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 4.503ns (49.774%)  route 4.544ns (50.226%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.635     5.156    display/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           1.578     7.253    display/activate_refresh[1]
    SLICE_X65Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.377 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.960     8.336    display/LED_N[2]
    SLICE_X65Y9          LUT4 (Prop_lut4_I2_O)        0.154     8.490 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.006    10.497    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.204 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.204    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 4.286ns (48.229%)  route 4.601ns (51.771%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.635     5.156    display/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           1.578     7.253    display/activate_refresh[1]
    SLICE_X65Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.377 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.960     8.336    display/LED_N[2]
    SLICE_X65Y9          LUT4 (Prop_lut4_I1_O)        0.124     8.460 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.063    10.523    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.043 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.043    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.746ns  (logic 4.491ns (51.350%)  route 4.255ns (48.650%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.635     5.156    display/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           1.578     7.253    display/activate_refresh[1]
    SLICE_X65Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.377 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.564     7.940    display/LED_N[2]
    SLICE_X65Y9          LUT4 (Prop_lut4_I1_O)        0.118     8.058 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.113    10.171    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    13.902 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.902    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.716ns  (logic 4.505ns (51.683%)  route 4.211ns (48.317%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.635     5.156    display/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           1.578     7.253    display/activate_refresh[1]
    SLICE_X65Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.377 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.568     7.944    display/LED_N[2]
    SLICE_X65Y9          LUT4 (Prop_lut4_I1_O)        0.119     8.063 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.065    10.128    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.872 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.872    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.583ns  (logic 4.277ns (49.826%)  route 4.307ns (50.174%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.635     5.156    display/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           1.578     7.253    display/activate_refresh[1]
    SLICE_X65Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.377 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.564     7.940    display/LED_N[2]
    SLICE_X65Y9          LUT4 (Prop_lut4_I1_O)        0.124     8.064 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.165    10.229    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.740 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.740    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.507ns  (logic 4.301ns (50.562%)  route 4.206ns (49.438%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.635     5.156    display/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           1.578     7.253    display/activate_refresh[1]
    SLICE_X65Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.377 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.568     7.944    display/LED_N[2]
    SLICE_X65Y9          LUT4 (Prop_lut4_I3_O)        0.124     8.068 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.060    10.128    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.663 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.663    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 4.297ns (50.750%)  route 4.170ns (49.250%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.635     5.156    display/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           1.578     7.253    display/activate_refresh[1]
    SLICE_X65Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.377 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.737     8.113    display/LED_N[2]
    SLICE_X65Y9          LUT4 (Prop_lut4_I2_O)        0.124     8.237 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.855    10.093    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.624 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.624    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 3.961ns (48.873%)  route 4.143ns (51.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.569     5.090    clk_IBUF_BUFG
    SLICE_X57Y39         FDSE                                         r  led_light_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDSE (Prop_fdse_C_Q)         0.456     5.546 r  led_light_reg[0]/Q
                         net (fo=1, routed)           4.143     9.690    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.194 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.194    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.546ns  (logic 4.401ns (58.321%)  route 3.145ns (41.679%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.635     5.156    display/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 f  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.251     6.925    display/activate_refresh[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.152     7.077 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.894     8.971    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731    12.702 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.702    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.466ns  (logic 4.382ns (58.696%)  route 3.084ns (41.304%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        1.635     5.156    display/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.249     6.923    display/activate_refresh[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.152     7.075 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.835     8.910    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    12.622 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.622    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_light_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.366ns (70.804%)  route 0.563ns (29.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.556     1.439    clk_IBUF_BUFG
    SLICE_X14Y21         FDSE                                         r  led_light_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDSE (Prop_fdse_C_Q)         0.164     1.603 r  led_light_reg[2]/Q
                         net (fo=1, routed)           0.563     2.166    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.369 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.369    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.395ns (68.271%)  route 0.648ns (31.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.563     1.446    clk_IBUF_BUFG
    SLICE_X14Y37         FDSE                                         r  led_light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDSE (Prop_fdse_C_Q)         0.164     1.610 r  led_light_reg[1]/Q
                         net (fo=1, routed)           0.648     2.258    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.489 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.489    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.409ns (62.882%)  route 0.832ns (37.118%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 f  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.440     2.080    display/activate_refresh[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045     2.125 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.517    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.717 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.717    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_third_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.463ns (64.173%)  route 0.817ns (35.827%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X62Y6          FDRE                                         r  display/display_third_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display/display_third_reg[2]/Q
                         net (fo=1, routed)           0.131     1.750    display/display_third_reg_n_0_[2]
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.273     2.068    display/LED_N[2]
    SLICE_X65Y9          LUT4 (Prop_lut4_I2_O)        0.045     2.113 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.526    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.758 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.758    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_fourth_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.475ns (64.633%)  route 0.807ns (35.367%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  display/display_fourth_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  display/display_fourth_reg[1]/Q
                         net (fo=1, routed)           0.052     1.694    display/display_fourth_reg_n_0_[1]
    SLICE_X65Y6          LUT6 (Prop_lut6_I2_O)        0.045     1.739 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.268     2.008    display/LED_N[1]
    SLICE_X65Y9          LUT4 (Prop_lut4_I2_O)        0.045     2.053 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.539    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.760 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.760    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_third_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.467ns (63.310%)  route 0.850ns (36.690%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X62Y6          FDRE                                         r  display/display_third_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display/display_third_reg[2]/Q
                         net (fo=1, routed)           0.131     1.750    display/display_third_reg_n_0_[2]
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.217     2.012    display/LED_N[2]
    SLICE_X65Y9          LUT4 (Prop_lut4_I3_O)        0.045     2.057 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.559    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.795 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.795    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_fourth_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.525ns (65.623%)  route 0.799ns (34.377%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  display/display_fourth_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  display/display_fourth_reg[1]/Q
                         net (fo=1, routed)           0.052     1.694    display/display_fourth_reg_n_0_[1]
    SLICE_X65Y6          LUT6 (Prop_lut6_I2_O)        0.045     1.739 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.268     2.008    display/LED_N[1]
    SLICE_X65Y9          LUT4 (Prop_lut4_I3_O)        0.045     2.053 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.478     2.531    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.801 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.801    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.413ns (60.634%)  route 0.917ns (39.366%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 f  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.440     2.080    display/activate_refresh[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.045     2.125 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.603    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.807 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.807    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.483ns (63.135%)  route 0.866ns (36.865%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.440     2.080    display/activate_refresh[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.046     2.126 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.552    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.826 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.826    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.351ns (56.357%)  route 1.046ns (43.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7150, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X33Y40         FDSE                                         r  led_light_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  led_light_reg[3]/Q
                         net (fo=1, routed)           1.046     2.632    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.843 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.843    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





