{"comelab":{"timestamp_begin":1745784637.860756175, "rt":7.19, "ut":0.91, "st":4.84}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745784637.289502156}
{"VCS_COMP_START_TIME": 1745784637.289502156}
{"VCS_COMP_END_TIME": 1745784645.114849913}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all +lint=noVCDE +warn=all -timescale=1ns/1ps -nc I2C_test"}
