// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Mon Feb  6 14:39:58 2023
// Host        : LAPTOP-7UM5MEUP running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               e:/Research/Ethernet1G/EthernetIP_zuc102_v2/EthernetIP_zuc102_v2.gen/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_sim_netlist.v
// Design      : gig_ethernet_pcs_pma_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu9eg-ffvb1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* DowngradeIPIdentifiedWarnings = "yes" *) (* EXAMPLE_SIMULATION = "0" *) 
(* NotValidForBitStream *)
module gig_ethernet_pcs_pma_0
   (gtrefclk,
    txp,
    txn,
    rxp,
    rxn,
    resetdone,
    cplllock,
    mmcm_reset,
    txoutclk,
    rxoutclk,
    userclk,
    userclk2,
    rxuserclk,
    rxuserclk2,
    independent_clock_bufg,
    pma_reset,
    mmcm_locked,
    gmii_txclk,
    gmii_rxclk,
    gmii_txd,
    gmii_tx_en,
    gmii_tx_er,
    gmii_rxd,
    gmii_rx_dv,
    gmii_rx_er,
    gmii_isolate,
    mdc,
    mdio_i,
    mdio_o,
    mdio_t,
    phyaddr,
    configuration_vector,
    configuration_valid,
    an_interrupt,
    an_adv_config_vector,
    an_adv_config_val,
    an_restart_config,
    status_vector,
    reset,
    gtpowergood,
    signal_detect);
  input gtrefclk;
  output txp;
  output txn;
  input rxp;
  input rxn;
  output resetdone;
  output cplllock;
  output mmcm_reset;
  output txoutclk;
  output rxoutclk;
  input userclk;
  input userclk2;
  input rxuserclk;
  input rxuserclk2;
  input independent_clock_bufg;
  input pma_reset;
  input mmcm_locked;
  output gmii_txclk;
  output gmii_rxclk;
  input [7:0]gmii_txd;
  input gmii_tx_en;
  input gmii_tx_er;
  output [7:0]gmii_rxd;
  output gmii_rx_dv;
  output gmii_rx_er;
  output gmii_isolate;
  input mdc;
  input mdio_i;
  output mdio_o;
  output mdio_t;
  input [4:0]phyaddr;
  input [4:0]configuration_vector;
  input configuration_valid;
  output an_interrupt;
  input [15:0]an_adv_config_vector;
  input an_adv_config_val;
  input an_restart_config;
  output [15:0]status_vector;
  input reset;
  output gtpowergood;
  input signal_detect;

  wire \<const0> ;
  wire \<const1> ;
  wire an_adv_config_val;
  wire [15:0]an_adv_config_vector;
  wire an_interrupt;
  wire an_restart_config;
  wire configuration_valid;
  wire [4:0]configuration_vector;
  wire cplllock;
  wire gmii_isolate;
  wire gmii_rx_dv;
  wire gmii_rx_er;
  wire gmii_rxclk;
  wire [7:0]gmii_rxd;
  wire gmii_tx_en;
  wire gmii_tx_er;
  wire gmii_txclk;
  wire [7:0]gmii_txd;
  wire gtpowergood;
  wire gtrefclk;
  wire independent_clock_bufg;
  wire mdc;
  wire mdio_i;
  wire mdio_o;
  wire mdio_t;
  wire mmcm_locked;
  wire mmcm_reset;
  wire [4:0]phyaddr;
  wire pma_reset;
  wire reset;
  wire resetdone;
  wire rxn;
  wire rxoutclk;
  wire rxp;
  wire signal_detect;
  wire [15:0]\^status_vector ;
  wire txn;
  wire txoutclk;
  wire txp;
  wire userclk;
  wire userclk2;
  wire [11:7]NLW_inst_status_vector_UNCONNECTED;

  assign status_vector[15:12] = \^status_vector [15:12];
  assign status_vector[11] = \<const1> ;
  assign status_vector[10] = \<const0> ;
  assign status_vector[9:8] = \^status_vector [9:8];
  assign status_vector[7] = \<const0> ;
  assign status_vector[6:0] = \^status_vector [6:0];
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* EXAMPLE_SIMULATION = "0" *) 
  (* X_CORE_INFO = "gig_ethernet_pcs_pma_v16_2_8,Vivado 2022.1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  gig_ethernet_pcs_pma_0_block inst
       (.an_adv_config_val(an_adv_config_val),
        .an_adv_config_vector({an_adv_config_vector[15],1'b0,an_adv_config_vector[13:12],1'b0,1'b0,1'b0,an_adv_config_vector[8:7],1'b0,an_adv_config_vector[5],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .an_interrupt(an_interrupt),
        .an_restart_config(an_restart_config),
        .configuration_valid(configuration_valid),
        .configuration_vector(configuration_vector),
        .cplllock(cplllock),
        .gmii_isolate(gmii_isolate),
        .gmii_rx_dv(gmii_rx_dv),
        .gmii_rx_er(gmii_rx_er),
        .gmii_rxclk(gmii_rxclk),
        .gmii_rxd(gmii_rxd),
        .gmii_tx_en(gmii_tx_en),
        .gmii_tx_er(gmii_tx_er),
        .gmii_txclk(gmii_txclk),
        .gmii_txd(gmii_txd),
        .gtpowergood(gtpowergood),
        .gtrefclk(gtrefclk),
        .independent_clock_bufg(independent_clock_bufg),
        .mdc(mdc),
        .mdio_i(mdio_i),
        .mdio_o(mdio_o),
        .mdio_t(mdio_t),
        .mmcm_locked(mmcm_locked),
        .mmcm_reset(mmcm_reset),
        .phyaddr(phyaddr),
        .pma_reset(pma_reset),
        .reset(reset),
        .resetdone(resetdone),
        .rxn(rxn),
        .rxoutclk(rxoutclk),
        .rxp(rxp),
        .rxuserclk(1'b0),
        .rxuserclk2(1'b0),
        .signal_detect(signal_detect),
        .status_vector(\^status_vector ),
        .txn(txn),
        .txoutclk(txoutclk),
        .txp(txp),
        .userclk(userclk),
        .userclk2(userclk2));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* EXAMPLE_SIMULATION = "0" *) 
module gig_ethernet_pcs_pma_0_block
   (gtrefclk,
    txp,
    txn,
    rxp,
    rxn,
    txoutclk,
    rxoutclk,
    resetdone,
    cplllock,
    mmcm_reset,
    mmcm_locked,
    userclk,
    userclk2,
    rxuserclk,
    rxuserclk2,
    independent_clock_bufg,
    pma_reset,
    gmii_txclk,
    gmii_rxclk,
    gmii_txd,
    gmii_tx_en,
    gmii_tx_er,
    gmii_rxd,
    gmii_rx_dv,
    gmii_rx_er,
    gmii_isolate,
    mdc,
    mdio_i,
    mdio_o,
    mdio_t,
    phyaddr,
    configuration_vector,
    configuration_valid,
    an_interrupt,
    an_adv_config_vector,
    an_adv_config_val,
    an_restart_config,
    status_vector,
    reset,
    gtpowergood,
    signal_detect);
  input gtrefclk;
  output txp;
  output txn;
  input rxp;
  input rxn;
  output txoutclk;
  output rxoutclk;
  output resetdone;
  output cplllock;
  output mmcm_reset;
  input mmcm_locked;
  input userclk;
  input userclk2;
  input rxuserclk;
  input rxuserclk2;
  input independent_clock_bufg;
  input pma_reset;
  output gmii_txclk;
  output gmii_rxclk;
  input [7:0]gmii_txd;
  input gmii_tx_en;
  input gmii_tx_er;
  output [7:0]gmii_rxd;
  output gmii_rx_dv;
  output gmii_rx_er;
  output gmii_isolate;
  input mdc;
  input mdio_i;
  output mdio_o;
  output mdio_t;
  input [4:0]phyaddr;
  input [4:0]configuration_vector;
  input configuration_valid;
  output an_interrupt;
  input [15:0]an_adv_config_vector;
  input an_adv_config_val;
  input an_restart_config;
  output [15:0]status_vector;
  input reset;
  output gtpowergood;
  input signal_detect;

  wire \<const0> ;
  wire an_adv_config_val;
  wire [15:0]an_adv_config_vector;
  wire an_interrupt;
  wire an_restart_config;
  wire configuration_valid;
  wire [4:0]configuration_vector;
  wire cplllock;
  wire enablealign;
  wire gmii_isolate;
  wire gmii_rx_dv;
  wire gmii_rx_er;
  wire [7:0]gmii_rxd;
  wire gmii_tx_en;
  wire gmii_tx_er;
  wire [7:0]gmii_txd;
  wire gtpowergood;
  wire gtrefclk;
  wire independent_clock_bufg;
  wire mdc;
  wire mdio_i;
  wire mdio_o;
  wire mdio_t;
  wire mgt_rx_reset;
  wire mgt_tx_reset;
  wire mmcm_locked;
  wire mmcm_reset;
  wire [4:0]phyaddr;
  wire pma_reset;
  wire powerdown;
  wire reset;
  wire resetdone;
  wire resetdone_i;
  wire [1:1]rxbufstatus;
  wire rxchariscomma;
  wire rxcharisk;
  wire [1:0]rxclkcorcnt;
  wire [7:0]rxdata;
  wire rxdisperr;
  wire rxn;
  wire rxnotintable;
  wire rxoutclk;
  wire rxp;
  wire signal_detect;
  wire [15:0]\^status_vector ;
  wire txbuferr;
  wire txchardispmode;
  wire txchardispval;
  wire txcharisk;
  wire [7:0]txdata;
  wire txn;
  wire txoutclk;
  wire txp;
  wire userclk;
  wire userclk2;
  wire NLW_gig_ethernet_pcs_pma_0_core_an_enable_UNCONNECTED;
  wire NLW_gig_ethernet_pcs_pma_0_core_drp_den_UNCONNECTED;
  wire NLW_gig_ethernet_pcs_pma_0_core_drp_dwe_UNCONNECTED;
  wire NLW_gig_ethernet_pcs_pma_0_core_drp_req_UNCONNECTED;
  wire NLW_gig_ethernet_pcs_pma_0_core_en_cdet_UNCONNECTED;
  wire NLW_gig_ethernet_pcs_pma_0_core_ewrap_UNCONNECTED;
  wire NLW_gig_ethernet_pcs_pma_0_core_loc_ref_UNCONNECTED;
  wire NLW_gig_ethernet_pcs_pma_0_core_s_axi_arready_UNCONNECTED;
  wire NLW_gig_ethernet_pcs_pma_0_core_s_axi_awready_UNCONNECTED;
  wire NLW_gig_ethernet_pcs_pma_0_core_s_axi_bvalid_UNCONNECTED;
  wire NLW_gig_ethernet_pcs_pma_0_core_s_axi_rvalid_UNCONNECTED;
  wire NLW_gig_ethernet_pcs_pma_0_core_s_axi_wready_UNCONNECTED;
  wire [9:0]NLW_gig_ethernet_pcs_pma_0_core_drp_daddr_UNCONNECTED;
  wire [15:0]NLW_gig_ethernet_pcs_pma_0_core_drp_di_UNCONNECTED;
  wire [63:0]NLW_gig_ethernet_pcs_pma_0_core_rxphy_correction_timer_UNCONNECTED;
  wire [31:0]NLW_gig_ethernet_pcs_pma_0_core_rxphy_ns_field_UNCONNECTED;
  wire [47:0]NLW_gig_ethernet_pcs_pma_0_core_rxphy_s_field_UNCONNECTED;
  wire [1:0]NLW_gig_ethernet_pcs_pma_0_core_s_axi_bresp_UNCONNECTED;
  wire [31:0]NLW_gig_ethernet_pcs_pma_0_core_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_gig_ethernet_pcs_pma_0_core_s_axi_rresp_UNCONNECTED;
  wire [1:0]NLW_gig_ethernet_pcs_pma_0_core_speed_selection_UNCONNECTED;
  wire [11:7]NLW_gig_ethernet_pcs_pma_0_core_status_vector_UNCONNECTED;
  wire [9:0]NLW_gig_ethernet_pcs_pma_0_core_tx_code_group_UNCONNECTED;

  assign gmii_rxclk = userclk2;
  assign gmii_txclk = userclk2;
  assign status_vector[15:12] = \^status_vector [15:12];
  assign status_vector[11] = \<const0> ;
  assign status_vector[10] = \<const0> ;
  assign status_vector[9:8] = \^status_vector [9:8];
  assign status_vector[7] = \<const0> ;
  assign status_vector[6:0] = \^status_vector [6:0];
  GND GND
       (.G(\<const0> ));
  (* B_SHIFTER_ADDR = "10'b1001010000" *) 
  (* C_1588 = "0" *) 
  (* C_2_5G = "FALSE" *) 
  (* C_COMPONENT_NAME = "gig_ethernet_pcs_pma_0" *) 
  (* C_DYNAMIC_SWITCHING = "FALSE" *) 
  (* C_ELABORATION_TRANSIENT_DIR = "BlankString" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_HAS_AN = "TRUE" *) 
  (* C_HAS_AXIL = "FALSE" *) 
  (* C_HAS_MDIO = "TRUE" *) 
  (* C_HAS_TEMAC = "FALSE" *) 
  (* C_IS_SGMII = "FALSE" *) 
  (* C_RX_GMII_CLK = "TXOUTCLK" *) 
  (* C_SGMII_FABRIC_BUFFER = "TRUE" *) 
  (* C_SGMII_PHY_MODE = "FALSE" *) 
  (* C_USE_LVDS = "FALSE" *) 
  (* C_USE_TBI = "FALSE" *) 
  (* C_USE_TRANSCEIVER = "TRUE" *) 
  (* GT_RX_BYTE_WIDTH = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  gig_ethernet_pcs_pma_0_gig_ethernet_pcs_pma_v16_2_8 gig_ethernet_pcs_pma_0_core
       (.an_adv_config_val(an_adv_config_val),
        .an_adv_config_vector({an_adv_config_vector[15],1'b0,an_adv_config_vector[13:12],1'b0,1'b0,1'b0,an_adv_config_vector[8:7],1'b0,an_adv_config_vector[5],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .an_enable(NLW_gig_ethernet_pcs_pma_0_core_an_enable_UNCONNECTED),
        .an_interrupt(an_interrupt),
        .an_restart_config(an_restart_config),
        .basex_or_sgmii(1'b0),
        .configuration_valid(configuration_valid),
        .configuration_vector(configuration_vector),
        .correction_timer({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dcm_locked(mmcm_locked),
        .drp_daddr(NLW_gig_ethernet_pcs_pma_0_core_drp_daddr_UNCONNECTED[9:0]),
        .drp_dclk(1'b0),
        .drp_den(NLW_gig_ethernet_pcs_pma_0_core_drp_den_UNCONNECTED),
        .drp_di(NLW_gig_ethernet_pcs_pma_0_core_drp_di_UNCONNECTED[15:0]),
        .drp_do({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drp_drdy(1'b0),
        .drp_dwe(NLW_gig_ethernet_pcs_pma_0_core_drp_dwe_UNCONNECTED),
        .drp_gnt(1'b0),
        .drp_req(NLW_gig_ethernet_pcs_pma_0_core_drp_req_UNCONNECTED),
        .en_cdet(NLW_gig_ethernet_pcs_pma_0_core_en_cdet_UNCONNECTED),
        .enablealign(enablealign),
        .ewrap(NLW_gig_ethernet_pcs_pma_0_core_ewrap_UNCONNECTED),
        .gmii_isolate(gmii_isolate),
        .gmii_rx_dv(gmii_rx_dv),
        .gmii_rx_er(gmii_rx_er),
        .gmii_rxd(gmii_rxd),
        .gmii_tx_en(gmii_tx_en),
        .gmii_tx_er(gmii_tx_er),
        .gmii_txd(gmii_txd),
        .gtx_clk(1'b0),
        .link_timer_basex({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .link_timer_sgmii({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .link_timer_value({1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .loc_ref(NLW_gig_ethernet_pcs_pma_0_core_loc_ref_UNCONNECTED),
        .mdc(mdc),
        .mdio_in(mdio_i),
        .mdio_out(mdio_o),
        .mdio_tri(mdio_t),
        .mgt_rx_reset(mgt_rx_reset),
        .mgt_tx_reset(mgt_tx_reset),
        .phyad(phyaddr),
        .pma_rx_clk0(1'b0),
        .pma_rx_clk1(1'b0),
        .powerdown(powerdown),
        .reset(reset),
        .reset_done(resetdone),
        .rx_code_group0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_code_group1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_gt_nominal_latency({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .rxbufstatus({rxbufstatus,1'b0}),
        .rxchariscomma(rxchariscomma),
        .rxcharisk(rxcharisk),
        .rxclkcorcnt({1'b0,rxclkcorcnt}),
        .rxdata(rxdata),
        .rxdisperr(rxdisperr),
        .rxnotintable(rxnotintable),
        .rxphy_correction_timer(NLW_gig_ethernet_pcs_pma_0_core_rxphy_correction_timer_UNCONNECTED[63:0]),
        .rxphy_ns_field(NLW_gig_ethernet_pcs_pma_0_core_rxphy_ns_field_UNCONNECTED[31:0]),
        .rxphy_s_field(NLW_gig_ethernet_pcs_pma_0_core_rxphy_s_field_UNCONNECTED[47:0]),
        .rxrecclk(1'b0),
        .rxrundisp(1'b0),
        .s_axi_aclk(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_gig_ethernet_pcs_pma_0_core_s_axi_arready_UNCONNECTED),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_gig_ethernet_pcs_pma_0_core_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(1'b0),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_gig_ethernet_pcs_pma_0_core_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_gig_ethernet_pcs_pma_0_core_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_gig_ethernet_pcs_pma_0_core_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_resetn(1'b0),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_gig_ethernet_pcs_pma_0_core_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_gig_ethernet_pcs_pma_0_core_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wready(NLW_gig_ethernet_pcs_pma_0_core_s_axi_wready_UNCONNECTED),
        .s_axi_wvalid(1'b0),
        .signal_detect(signal_detect),
        .speed_is_100(1'b0),
        .speed_is_10_100(1'b0),
        .speed_selection(NLW_gig_ethernet_pcs_pma_0_core_speed_selection_UNCONNECTED[1:0]),
        .status_vector(\^status_vector ),
        .systemtimer_ns_field({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .systemtimer_s_field({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_code_group(NLW_gig_ethernet_pcs_pma_0_core_tx_code_group_UNCONNECTED[9:0]),
        .txbuferr(txbuferr),
        .txchardispmode(txchardispmode),
        .txchardispval(txchardispval),
        .txcharisk(txcharisk),
        .txdata(txdata),
        .userclk(1'b0),
        .userclk2(userclk2));
  gig_ethernet_pcs_pma_0_sync_block sync_block_reset_done
       (.data_in(resetdone_i),
        .resetdone(resetdone),
        .userclk2(userclk2));
  gig_ethernet_pcs_pma_0_transceiver transceiver_inst
       (.D(txdata),
        .Q(rxclkcorcnt),
        .SR(mgt_rx_reset),
        .cplllock(cplllock),
        .data_in(resetdone_i),
        .enablealign(enablealign),
        .gtpowergood(gtpowergood),
        .gtrefclk(gtrefclk),
        .independent_clock_bufg(independent_clock_bufg),
        .mmcm_locked(mmcm_locked),
        .mmcm_reset(mmcm_reset),
        .pma_reset(pma_reset),
        .powerdown(powerdown),
        .rxbuferr(rxbufstatus),
        .rxchariscomma(rxchariscomma),
        .rxcharisk(rxcharisk),
        .\rxdata_reg[7]_0 (rxdata),
        .rxdisperr(rxdisperr),
        .rxn(rxn),
        .rxnotintable(rxnotintable),
        .rxoutclk(rxoutclk),
        .rxp(rxp),
        .txbuferr(txbuferr),
        .txchardispmode_reg_reg_0(txchardispmode),
        .txchardispval_reg_reg_0(txchardispval),
        .txcharisk_reg_reg_0(txcharisk),
        .txn(txn),
        .txoutclk(txoutclk),
        .txp(txp),
        .txreset(mgt_tx_reset),
        .userclk(userclk),
        .userclk2(userclk2));
endmodule

(* CHECK_LICENSE_TYPE = "gig_ethernet_pcs_pma_0_gt,gig_ethernet_pcs_pma_0_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "gig_ethernet_pcs_pma_0_gt_gtwizard_top,Vivado 2022.1" *) 
module gig_ethernet_pcs_pma_0_gt
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    cpllrefclksel_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    eyescanreset_in,
    eyescantrigger_in,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    gtrefclk1_in,
    loopback_in,
    pcsrsvdin_in,
    rx8b10ben_in,
    rxbufreset_in,
    rxcdrhold_in,
    rxcommadeten_in,
    rxdfelpmreset_in,
    rxlpmen_in,
    rxmcommaalignen_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxrate_in,
    rxusrclk_in,
    rxusrclk2_in,
    tx8b10ben_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdiffctrl_in,
    txelecidle_in,
    txinhibit_in,
    txpcsreset_in,
    txpd_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txusrclk_in,
    txusrclk2_in,
    cplllock_out,
    dmonitorout_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxclkcorcnt_out,
    rxcommadet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxresetdone_out,
    txbufstatus_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txresetdone_out);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [15:0]gtwiz_userdata_tx_in;
  output [15:0]gtwiz_userdata_rx_out;
  input [2:0]cpllrefclksel_in;
  input [9:0]drpaddr_in;
  input [0:0]drpclk_in;
  input [15:0]drpdi_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [0:0]eyescanreset_in;
  input [0:0]eyescantrigger_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrefclk1_in;
  input [2:0]loopback_in;
  input [15:0]pcsrsvdin_in;
  input [0:0]rx8b10ben_in;
  input [0:0]rxbufreset_in;
  input [0:0]rxcdrhold_in;
  input [0:0]rxcommadeten_in;
  input [0:0]rxdfelpmreset_in;
  input [0:0]rxlpmen_in;
  input [0:0]rxmcommaalignen_in;
  input [0:0]rxpcommaalignen_in;
  input [0:0]rxpcsreset_in;
  input [1:0]rxpd_in;
  input [0:0]rxpmareset_in;
  input [0:0]rxpolarity_in;
  input [0:0]rxprbscntreset_in;
  input [3:0]rxprbssel_in;
  input [2:0]rxrate_in;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [0:0]tx8b10ben_in;
  input [15:0]txctrl0_in;
  input [15:0]txctrl1_in;
  input [7:0]txctrl2_in;
  input [4:0]txdiffctrl_in;
  input [0:0]txelecidle_in;
  input [0:0]txinhibit_in;
  input [0:0]txpcsreset_in;
  input [1:0]txpd_in;
  input [0:0]txpmareset_in;
  input [0:0]txpolarity_in;
  input [4:0]txpostcursor_in;
  input [0:0]txprbsforceerr_in;
  input [3:0]txprbssel_in;
  input [4:0]txprecursor_in;
  input [0:0]txusrclk_in;
  input [0:0]txusrclk2_in;
  output [0:0]cplllock_out;
  output [15:0]dmonitorout_out;
  output [15:0]drpdo_out;
  output [0:0]drprdy_out;
  output [0:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [0:0]gtpowergood_out;
  output [2:0]rxbufstatus_out;
  output [0:0]rxbyteisaligned_out;
  output [0:0]rxbyterealign_out;
  output [1:0]rxclkcorcnt_out;
  output [0:0]rxcommadet_out;
  output [15:0]rxctrl0_out;
  output [15:0]rxctrl1_out;
  output [7:0]rxctrl2_out;
  output [7:0]rxctrl3_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxpmaresetdone_out;
  output [0:0]rxprbserr_out;
  output [0:0]rxresetdone_out;
  output [1:0]txbufstatus_out;
  output [0:0]txoutclk_out;
  output [0:0]txpmaresetdone_out;
  output [0:0]txprgdivresetdone_out;
  output [0:0]txresetdone_out;

  wire \<const0> ;
  wire [0:0]cplllock_out;
  wire [0:0]drpclk_in;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [15:0]gtwiz_userdata_rx_out;
  wire [15:0]gtwiz_userdata_tx_in;
  wire [2:2]\^rxbufstatus_out ;
  wire [1:0]rxclkcorcnt_out;
  wire [1:0]\^rxctrl0_out ;
  wire [1:0]\^rxctrl1_out ;
  wire [1:0]\^rxctrl2_out ;
  wire [1:0]\^rxctrl3_out ;
  wire [0:0]rxmcommaalignen_in;
  wire [0:0]rxoutclk_out;
  wire [1:0]rxpd_in;
  wire [0:0]rxusrclk_in;
  wire [1:1]\^txbufstatus_out ;
  wire [15:0]txctrl0_in;
  wire [15:0]txctrl1_in;
  wire [7:0]txctrl2_in;
  wire [0:0]txelecidle_in;
  wire [0:0]txoutclk_out;
  wire [0:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [2:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [8:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [0:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [2:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [0:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [15:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [0:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_out_UNCONNECTED;
  wire [0:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxp_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [1:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [1:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [0:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [15:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [15:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [0:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [4:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [15:2]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [15:2]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [7:2]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [7:2]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [127:0]NLW_inst_rxdata_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [5:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxpmaresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclkout_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [9:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [0:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [0:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [0:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [0:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [0:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txpmaresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [0:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign drpdo_out[15] = \<const0> ;
  assign drpdo_out[14] = \<const0> ;
  assign drpdo_out[13] = \<const0> ;
  assign drpdo_out[12] = \<const0> ;
  assign drpdo_out[11] = \<const0> ;
  assign drpdo_out[10] = \<const0> ;
  assign drpdo_out[9] = \<const0> ;
  assign drpdo_out[8] = \<const0> ;
  assign drpdo_out[7] = \<const0> ;
  assign drpdo_out[6] = \<const0> ;
  assign drpdo_out[5] = \<const0> ;
  assign drpdo_out[4] = \<const0> ;
  assign drpdo_out[3] = \<const0> ;
  assign drpdo_out[2] = \<const0> ;
  assign drpdo_out[1] = \<const0> ;
  assign drpdo_out[0] = \<const0> ;
  assign drprdy_out[0] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign rxbufstatus_out[2] = \^rxbufstatus_out [2];
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7] = \<const0> ;
  assign rxctrl0_out[6] = \<const0> ;
  assign rxctrl0_out[5] = \<const0> ;
  assign rxctrl0_out[4] = \<const0> ;
  assign rxctrl0_out[3] = \<const0> ;
  assign rxctrl0_out[2] = \<const0> ;
  assign rxctrl0_out[1:0] = \^rxctrl0_out [1:0];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7] = \<const0> ;
  assign rxctrl1_out[6] = \<const0> ;
  assign rxctrl1_out[5] = \<const0> ;
  assign rxctrl1_out[4] = \<const0> ;
  assign rxctrl1_out[3] = \<const0> ;
  assign rxctrl1_out[2] = \<const0> ;
  assign rxctrl1_out[1:0] = \^rxctrl1_out [1:0];
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1:0] = \^rxctrl2_out [1:0];
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1:0] = \^rxctrl3_out [1:0];
  assign rxpmaresetdone_out[0] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign txbufstatus_out[1] = \^txbufstatus_out [1];
  assign txbufstatus_out[0] = \<const0> ;
  assign txpmaresetdone_out[0] = \<const0> ;
  assign txprgdivresetdone_out[0] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2500.000000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "50.000000" *) 
  (* C_GT_REV = "57" *) 
  (* C_GT_TYPE = "2" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "0" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "1" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "1" *) 
  (* C_RX_CC_K = "8'b00010001" *) 
  (* C_RX_CC_LEN_SEQ = "2" *) 
  (* C_RX_CC_NUM_SEQ = "2" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100" *) 
  (* C_RX_COMMA_M_ENABLE = "1" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "1" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "1" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "20" *) 
  (* C_RX_LINE_RATE = "1.250000" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "4" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "62.500000" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "2" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "125.000000" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "16" *) 
  (* C_RX_USRCLK2_FREQUENCY = "62.500000" *) 
  (* C_RX_USRCLK_FREQUENCY = "62.500000" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "1" *) 
  (* C_TOTAL_NUM_COMMONS = "0" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "1" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "2" *) 
  (* C_TXPROGDIV_FREQ_VAL = "125.000000" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "1" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "20" *) 
  (* C_TX_LINE_RATE = "1.250000" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "4" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "2" *) 
  (* C_TX_OUTCLK_FREQUENCY = "62.500000" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "2" *) 
  (* C_TX_REFCLK_FREQUENCY = "125.000000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "16" *) 
  (* C_TX_USRCLK2_FREQUENCY = "62.500000" *) 
  (* C_TX_USRCLK_FREQUENCY = "62.500000" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  gig_ethernet_pcs_pma_0_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[2:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[8:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[2:0]),
        .cdrstepdir_in(1'b0),
        .cdrstepsq_in(1'b0),
        .cdrstepsx_in(1'b0),
        .cfgreset_in(1'b0),
        .clkrsvd0_in(1'b0),
        .clkrsvd1_in(1'b0),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[0]),
        .cpllfreqlock_in(1'b0),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in(1'b0),
        .cplllocken_in(1'b1),
        .cpllpd_in(1'b0),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1}),
        .cpllreset_in(1'b0),
        .dmonfiforeset_in(1'b0),
        .dmonitorclk_in(1'b0),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[15:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpclk_common_in(1'b0),
        .drpclk_in(drpclk_in),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(NLW_inst_drpdo_out_UNCONNECTED[15:0]),
        .drpen_common_in(1'b0),
        .drpen_in(1'b0),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(NLW_inst_drprdy_out_UNCONNECTED[0]),
        .drprst_in(1'b0),
        .drpwe_common_in(1'b0),
        .drpwe_in(1'b0),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in(1'b0),
        .eyescantrigger_in(1'b0),
        .freqos_in(1'b0),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in(1'b0),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in(1'b0),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in(1'b0),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(1'b0),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in(1'b0),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in(1'b0),
        .gtrxresetsel_in(1'b0),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in(1'b0),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in(1'b0),
        .gttxreset_in(1'b0),
        .gttxresetsel_in(1'b0),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in(1'b0),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(1'b0),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in(1'b0),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(1'b0),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .gtyrxn_in(1'b0),
        .gtyrxp_in(1'b0),
        .gtytxn_out(NLW_inst_gtytxn_out_UNCONNECTED[0]),
        .gtytxp_out(NLW_inst_gtytxp_out_UNCONNECTED[0]),
        .incpctrl_in(1'b0),
        .loopback_in({1'b0,1'b0,1'b0}),
        .looprsvd_in(1'b0),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in(1'b0),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[1:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[1:0]),
        .pcierstidle_in(1'b0),
        .pciersttxsyncstart_in(1'b0),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[0]),
        .pcieuserratedone_in(1'b0),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[15:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[15:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[0]),
        .qpll0clk_in(1'b0),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in(1'b0),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b0),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b1),
        .qpll0refclk_in(1'b0),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b1),
        .qpll1clk_in(1'b0),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in(1'b0),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in(1'b0),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[0]),
        .resetovrd_in(1'b0),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in(1'b1),
        .rxafecfoken_in(1'b1),
        .rxbufreset_in(1'b0),
        .rxbufstatus_out({\^rxbufstatus_out ,NLW_inst_rxbufstatus_out_UNCONNECTED[1:0]}),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[0]),
        .rxcdrfreqreset_in(1'b0),
        .rxcdrhold_in(1'b0),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[0]),
        .rxcdrovrden_in(1'b0),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[0]),
        .rxcdrreset_in(1'b0),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[0]),
        .rxchbonden_in(1'b0),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0}),
        .rxchbondmaster_in(1'b0),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[4:0]),
        .rxchbondslave_in(1'b0),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[0]),
        .rxckcalreset_in(1'b0),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[0]),
        .rxcommadeten_in(1'b1),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[0]),
        .rxctrl0_out({NLW_inst_rxctrl0_out_UNCONNECTED[15:2],\^rxctrl0_out }),
        .rxctrl1_out({NLW_inst_rxctrl1_out_UNCONNECTED[15:2],\^rxctrl1_out }),
        .rxctrl2_out({NLW_inst_rxctrl2_out_UNCONNECTED[7:2],\^rxctrl2_out }),
        .rxctrl3_out({NLW_inst_rxctrl3_out_UNCONNECTED[7:2],\^rxctrl3_out }),
        .rxdata_out(NLW_inst_rxdata_out_UNCONNECTED[127:0]),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[7:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[1:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in({1'b0,1'b1}),
        .rxdfeagchold_in(1'b0),
        .rxdfeagcovrden_in(1'b0),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in(1'b0),
        .rxdfecfokfpulse_in(1'b0),
        .rxdfecfokhold_in(1'b0),
        .rxdfecfokovren_in(1'b0),
        .rxdfekhhold_in(1'b0),
        .rxdfekhovrden_in(1'b0),
        .rxdfelfhold_in(1'b0),
        .rxdfelfovrden_in(1'b0),
        .rxdfelpmreset_in(1'b0),
        .rxdfetap10hold_in(1'b0),
        .rxdfetap10ovrden_in(1'b0),
        .rxdfetap11hold_in(1'b0),
        .rxdfetap11ovrden_in(1'b0),
        .rxdfetap12hold_in(1'b0),
        .rxdfetap12ovrden_in(1'b0),
        .rxdfetap13hold_in(1'b0),
        .rxdfetap13ovrden_in(1'b0),
        .rxdfetap14hold_in(1'b0),
        .rxdfetap14ovrden_in(1'b0),
        .rxdfetap15hold_in(1'b0),
        .rxdfetap15ovrden_in(1'b0),
        .rxdfetap2hold_in(1'b0),
        .rxdfetap2ovrden_in(1'b0),
        .rxdfetap3hold_in(1'b0),
        .rxdfetap3ovrden_in(1'b0),
        .rxdfetap4hold_in(1'b0),
        .rxdfetap4ovrden_in(1'b0),
        .rxdfetap5hold_in(1'b0),
        .rxdfetap5ovrden_in(1'b0),
        .rxdfetap6hold_in(1'b0),
        .rxdfetap6ovrden_in(1'b0),
        .rxdfetap7hold_in(1'b0),
        .rxdfetap7ovrden_in(1'b0),
        .rxdfetap8hold_in(1'b0),
        .rxdfetap8ovrden_in(1'b0),
        .rxdfetap9hold_in(1'b0),
        .rxdfetap9ovrden_in(1'b0),
        .rxdfeuthold_in(1'b0),
        .rxdfeutovrden_in(1'b0),
        .rxdfevphold_in(1'b0),
        .rxdfevpovrden_in(1'b0),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in(1'b1),
        .rxdlybypass_in(1'b1),
        .rxdlyen_in(1'b0),
        .rxdlyovrden_in(1'b0),
        .rxdlysreset_in(1'b0),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[0]),
        .rxelecidlemode_in({1'b1,1'b1}),
        .rxeqtraining_in(1'b0),
        .rxgearboxslip_in(1'b0),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[5:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[1:0]),
        .rxlatclk_in(1'b0),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[0]),
        .rxlpmen_in(1'b1),
        .rxlpmgchold_in(1'b0),
        .rxlpmgcovrden_in(1'b0),
        .rxlpmhfhold_in(1'b0),
        .rxlpmhfovrden_in(1'b0),
        .rxlpmlfhold_in(1'b0),
        .rxlpmlfklovrden_in(1'b0),
        .rxlpmoshold_in(1'b0),
        .rxlpmosovrden_in(1'b0),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[7:0]),
        .rxmonitorsel_in({1'b0,1'b0}),
        .rxoobreset_in(1'b0),
        .rxoscalreset_in(1'b0),
        .rxoshold_in(1'b0),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in(1'b0),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in(1'b0),
        .rxpcsreset_in(1'b0),
        .rxpd_in({rxpd_in[1],1'b0}),
        .rxphalign_in(1'b0),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[0]),
        .rxphalignen_in(1'b0),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[0]),
        .rxphdlypd_in(1'b1),
        .rxphdlyreset_in(1'b0),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b0,1'b0}),
        .rxpmareset_in(1'b0),
        .rxpmaresetdone_out(NLW_inst_rxpmaresetdone_out_UNCONNECTED[0]),
        .rxpolarity_in(1'b0),
        .rxprbscntreset_in(1'b0),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[0]),
        .rxprogdivreset_in(1'b0),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in({1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[0]),
        .rxratemode_in(1'b0),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(NLW_inst_rxrecclkout_out_UNCONNECTED[0]),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[0]),
        .rxslide_in(1'b0),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[0]),
        .rxslipoutclk_in(1'b0),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[0]),
        .rxslippma_in(1'b0),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[1:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[2:0]),
        .rxsyncallin_in(1'b0),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[0]),
        .rxsyncin_in(1'b0),
        .rxsyncmode_in(1'b0),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[0]),
        .rxsysclksel_in({1'b0,1'b0}),
        .rxtermination_in(1'b0),
        .rxuserrdy_in(1'b1),
        .rxusrclk2_in(1'b0),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in(1'b0),
        .tcongpi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[9:0]),
        .tconpowerup_in(1'b0),
        .tconreset_in({1'b0,1'b0}),
        .tconrsvdin1_in({1'b0,1'b0}),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in(1'b1),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out({\^txbufstatus_out ,NLW_inst_txbufstatus_out_UNCONNECTED[0]}),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[0]),
        .txcominit_in(1'b0),
        .txcomsas_in(1'b0),
        .txcomwake_in(1'b0),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[1:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[1:0]}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[1:0]}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[0]),
        .txdccforcestart_in(1'b0),
        .txdccreset_in(1'b0),
        .txdeemph_in({1'b0,1'b0}),
        .txdetectrx_in(1'b0),
        .txdiffctrl_in({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in(1'b1),
        .txdlyen_in(1'b0),
        .txdlyhold_in(1'b0),
        .txdlyovrden_in(1'b0),
        .txdlysreset_in(1'b0),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[0]),
        .txdlyupdown_in(1'b0),
        .txelecidle_in(txelecidle_in),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in(1'b0),
        .txlatclk_in(1'b0),
        .txlfpstreset_in(1'b0),
        .txlfpsu2lpexit_in(1'b0),
        .txlfpsu3wake_in(1'b0),
        .txmaincursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in(1'b0),
        .txmuxdcdorwren_in(1'b0),
        .txoneszeros_in(1'b0),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[0]),
        .txoutclksel_in({1'b1,1'b0,1'b1}),
        .txpcsreset_in(1'b0),
        .txpd_in({1'b0,1'b0}),
        .txpdelecidlemode_in(1'b0),
        .txphalign_in(1'b0),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[0]),
        .txphalignen_in(1'b0),
        .txphdlypd_in(1'b1),
        .txphdlyreset_in(1'b0),
        .txphdlytstclk_in(1'b0),
        .txphinit_in(1'b0),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[0]),
        .txphovrden_in(1'b0),
        .txpippmen_in(1'b0),
        .txpippmovrden_in(1'b0),
        .txpippmpd_in(1'b0),
        .txpippmsel_in(1'b0),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in(1'b0),
        .txpllclksel_in({1'b0,1'b0}),
        .txpmareset_in(1'b0),
        .txpmaresetdone_out(NLW_inst_txpmaresetdone_out_UNCONNECTED[0]),
        .txpolarity_in(1'b0),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in(1'b0),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(NLW_inst_txprgdivresetdone_out_UNCONNECTED[0]),
        .txprogdivreset_in(1'b0),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[0]),
        .txratemode_in(1'b0),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in(1'b0),
        .txsyncallin_in(1'b0),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[0]),
        .txsyncin_in(1'b0),
        .txsyncmode_in(1'b0),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[0]),
        .txsysclksel_in({1'b0,1'b0}),
        .txuserrdy_in(1'b1),
        .txusrclk2_in(1'b0),
        .txusrclk_in(1'b0),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[0]),
        .ubdo_in(1'b0),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in(1'b0),
        .ubintr_in(1'b0),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in(1'b0),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

module gig_ethernet_pcs_pma_0_gt_gthe4_channel_wrapper
   (in0,
    \gen_gtwizard_gthe4.drprdy_int ,
    gthtxn_out,
    gthtxp_out,
    \gen_gtwizard_gthe4.gtpowergood_int ,
    rxcdrlock_out,
    rxoutclk_out,
    rxoutclkpcs_out,
    gtwiz_userclk_rx_active_out,
    rxresetdone_out,
    txoutclk_out,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ,
    txresetdone_out,
    gtwiz_userdata_rx_out,
    D,
    rxctrl0_out,
    rxctrl1_out,
    rxclkcorcnt_out,
    txbufstatus_out,
    rxbufstatus_out,
    rxctrl2_out,
    rxctrl3_out,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ,
    drpclk_in,
    DEN_O,
    DWE_O,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ,
    \gen_gtwizard_gthe4.gttxreset_int ,
    rxmcommaalignen_in,
    \gen_gtwizard_gthe4.rxprogdivreset_int ,
    RXRATE,
    \gen_gtwizard_gthe4.rxuserrdy_int ,
    rxusrclk_in,
    txelecidle_in,
    \gen_gtwizard_gthe4.txprogdivreset_ch_int ,
    \gen_gtwizard_gthe4.txuserrdy_int ,
    gtwiz_userdata_tx_in,
    Q,
    txctrl0_in,
    txctrl1_in,
    RXPD,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ,
    txctrl2_in,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output in0;
  output \gen_gtwizard_gthe4.drprdy_int ;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output \gen_gtwizard_gthe4.gtpowergood_int ;
  output [0:0]rxcdrlock_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxoutclkpcs_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  output [0:0]rxresetdone_out;
  output [0:0]txoutclk_out;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ;
  output [0:0]txresetdone_out;
  output [15:0]gtwiz_userdata_rx_out;
  output [15:0]D;
  output [1:0]rxctrl0_out;
  output [1:0]rxctrl1_out;
  output [1:0]rxclkcorcnt_out;
  output [0:0]txbufstatus_out;
  output [0:0]rxbufstatus_out;
  output [1:0]rxctrl2_out;
  output [1:0]rxctrl3_out;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ;
  input \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ;
  input \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ;
  input [0:0]drpclk_in;
  input DEN_O;
  input DWE_O;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtrefclk0_in;
  input \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  input \gen_gtwizard_gthe4.gttxreset_int ;
  input [0:0]rxmcommaalignen_in;
  input \gen_gtwizard_gthe4.rxprogdivreset_int ;
  input [0:0]RXRATE;
  input \gen_gtwizard_gthe4.rxuserrdy_int ;
  input [0:0]rxusrclk_in;
  input [0:0]txelecidle_in;
  input \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  input \gen_gtwizard_gthe4.txuserrdy_int ;
  input [15:0]gtwiz_userdata_tx_in;
  input [15:0]Q;
  input [1:0]txctrl0_in;
  input [1:0]txctrl1_in;
  input [0:0]RXPD;
  input [2:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ;
  input [1:0]txctrl2_in;
  input [6:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire [15:0]D;
  wire DEN_O;
  wire DWE_O;
  wire [15:0]Q;
  wire [0:0]RXPD;
  wire [0:0]RXRATE;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.drprdy_int ;
  wire \gen_gtwizard_gthe4.gtpowergood_int ;
  wire \gen_gtwizard_gthe4.gttxreset_int ;
  wire \gen_gtwizard_gthe4.rxprogdivreset_int ;
  wire \gen_gtwizard_gthe4.rxuserrdy_int ;
  wire \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  wire \gen_gtwizard_gthe4.txuserrdy_int ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ;
  wire [2:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ;
  wire [6:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_userclk_rx_active_out;
  wire [15:0]gtwiz_userdata_rx_out;
  wire [15:0]gtwiz_userdata_tx_in;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [0:0]rxbufstatus_out;
  wire [0:0]rxcdrlock_out;
  wire [1:0]rxclkcorcnt_out;
  wire [1:0]rxctrl0_out;
  wire [1:0]rxctrl1_out;
  wire [1:0]rxctrl2_out;
  wire [1:0]rxctrl3_out;
  wire [0:0]rxmcommaalignen_in;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxoutclkpcs_out;
  wire [0:0]rxresetdone_out;
  wire [0:0]rxusrclk_in;
  wire [0:0]txbufstatus_out;
  wire [1:0]txctrl0_in;
  wire [1:0]txctrl1_in;
  wire [1:0]txctrl2_in;
  wire [0:0]txelecidle_in;
  wire [0:0]txoutclk_out;
  wire [0:0]txresetdone_out;

  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gthe4_channel channel_inst
       (.D(D),
        .DEN_O(DEN_O),
        .DWE_O(DWE_O),
        .Q(Q),
        .RXPD(RXPD),
        .RXRATE(RXRATE),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int (\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ),
        .\gen_gtwizard_gthe4.drprdy_int (\gen_gtwizard_gthe4.drprdy_int ),
        .\gen_gtwizard_gthe4.gtpowergood_int (\gen_gtwizard_gthe4.gtpowergood_int ),
        .\gen_gtwizard_gthe4.gttxreset_int (\gen_gtwizard_gthe4.gttxreset_int ),
        .\gen_gtwizard_gthe4.rxprogdivreset_int (\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .\gen_gtwizard_gthe4.rxuserrdy_int (\gen_gtwizard_gthe4.rxuserrdy_int ),
        .\gen_gtwizard_gthe4.txprogdivreset_ch_int (\gen_gtwizard_gthe4.txprogdivreset_ch_int ),
        .\gen_gtwizard_gthe4.txuserrdy_int (\gen_gtwizard_gthe4.txuserrdy_int ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 (\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 (\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 (\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 (\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 (\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5 (\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_userclk_rx_active_out(gtwiz_userclk_rx_active_out),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .in0(in0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrlock_out(rxcdrlock_out),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkpcs_out(rxoutclkpcs_out),
        .rxresetdone_out(rxresetdone_out),
        .rxusrclk_in(rxusrclk_in),
        .txbufstatus_out(txbufstatus_out),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txctrl2_in(txctrl2_in),
        .txelecidle_in(txelecidle_in),
        .txoutclk_out(txoutclk_out),
        .txresetdone_out(txresetdone_out));
endmodule

module gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4
   (gtpowergood_out,
    gthtxn_out,
    gthtxp_out,
    rxoutclk_out,
    txoutclk_out,
    gtwiz_userdata_rx_out,
    rxctrl0_out,
    rxctrl1_out,
    rxclkcorcnt_out,
    txbufstatus_out,
    rxbufstatus_out,
    rxctrl2_out,
    rxctrl3_out,
    cplllock_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    rxpd_in,
    drpclk_in,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    rxmcommaalignen_in,
    rxusrclk_in,
    txelecidle_in,
    gtwiz_userdata_tx_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_datapath_in);
  output [0:0]gtpowergood_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [0:0]rxoutclk_out;
  output [0:0]txoutclk_out;
  output [15:0]gtwiz_userdata_rx_out;
  output [1:0]rxctrl0_out;
  output [1:0]rxctrl1_out;
  output [1:0]rxclkcorcnt_out;
  output [0:0]txbufstatus_out;
  output [0:0]rxbufstatus_out;
  output [1:0]rxctrl2_out;
  output [1:0]rxctrl3_out;
  output [0:0]cplllock_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxpd_in;
  input [0:0]drpclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtrefclk0_in;
  input [0:0]rxmcommaalignen_in;
  input [0:0]rxusrclk_in;
  input [0:0]txelecidle_in;
  input [15:0]gtwiz_userdata_tx_in;
  input [1:0]txctrl0_in;
  input [1:0]txctrl1_in;
  input [1:0]txctrl2_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;

  wire [0:0]cplllock_out;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.cplllock_ch_int ;
  wire \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  wire [15:0]\gen_gtwizard_gthe4.drpdo_int ;
  wire \gen_gtwizard_gthe4.drpen_ch_int ;
  wire \gen_gtwizard_gthe4.drprdy_int ;
  wire \gen_gtwizard_gthe4.drpwe_ch_int ;
  wire \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int ;
  wire [7:1]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int ;
  wire [15:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_1 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_2 ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire \gen_gtwizard_gthe4.gtpowergood_int ;
  wire \gen_gtwizard_gthe4.gttxreset_int ;
  wire \gen_gtwizard_gthe4.rxprogdivreset_int ;
  wire \gen_gtwizard_gthe4.rxratemode_ch_int ;
  wire \gen_gtwizard_gthe4.rxuserrdy_int ;
  wire \gen_gtwizard_gthe4.txprgdivresetdone_int ;
  wire \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  wire \gen_gtwizard_gthe4.txprogdivreset_int ;
  wire \gen_gtwizard_gthe4.txuserrdy_int ;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [15:0]gtwiz_userdata_rx_out;
  wire [15:0]gtwiz_userdata_tx_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire rst_in0;
  wire [0:0]rxbufstatus_out;
  wire [1:0]rxclkcorcnt_out;
  wire [1:0]rxctrl0_out;
  wire [1:0]rxctrl1_out;
  wire [1:0]rxctrl2_out;
  wire [1:0]rxctrl3_out;
  wire [0:0]rxmcommaalignen_in;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxpd_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]txbufstatus_out;
  wire [1:0]txctrl0_in;
  wire [1:0]txctrl1_in;
  wire [1:0]txctrl2_in;
  wire [0:0]txelecidle_in;
  wire [0:0]txoutclk_out;

  gig_ethernet_pcs_pma_0_gt_gthe4_channel_wrapper \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst 
       (.D(\gen_gtwizard_gthe4.drpdo_int ),
        .DEN_O(\gen_gtwizard_gthe4.drpen_ch_int ),
        .DWE_O(\gen_gtwizard_gthe4.drpwe_ch_int ),
        .Q(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int ),
        .RXPD(\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1 ),
        .RXRATE(\gen_gtwizard_gthe4.rxratemode_ch_int ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int (\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ),
        .\gen_gtwizard_gthe4.drprdy_int (\gen_gtwizard_gthe4.drprdy_int ),
        .\gen_gtwizard_gthe4.gtpowergood_int (\gen_gtwizard_gthe4.gtpowergood_int ),
        .\gen_gtwizard_gthe4.gttxreset_int (\gen_gtwizard_gthe4.gttxreset_int ),
        .\gen_gtwizard_gthe4.rxprogdivreset_int (\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .\gen_gtwizard_gthe4.rxuserrdy_int (\gen_gtwizard_gthe4.rxuserrdy_int ),
        .\gen_gtwizard_gthe4.txprogdivreset_ch_int (\gen_gtwizard_gthe4.txprogdivreset_ch_int ),
        .\gen_gtwizard_gthe4.txuserrdy_int (\gen_gtwizard_gthe4.txuserrdy_int ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST (\gen_gtwizard_gthe4.txprgdivresetdone_int ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 (\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_1 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_2 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int ),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_userclk_rx_active_out(\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8 ),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .in0(\gen_gtwizard_gthe4.cplllock_ch_int ),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrlock_out(\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5 ),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkpcs_out(\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7 ),
        .rxresetdone_out(\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9 ),
        .rxusrclk_in(rxusrclk_in),
        .txbufstatus_out(txbufstatus_out),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txctrl2_in(txctrl2_in),
        .txelecidle_in(txelecidle_in),
        .txoutclk_out(txoutclk_out),
        .txresetdone_out(\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12 ));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst 
       (.DADDR_O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int ),
        .DEN_O(\gen_gtwizard_gthe4.drpen_ch_int ),
        .DI_O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int ),
        .DO_I(\gen_gtwizard_gthe4.drpdo_int ),
        .DWE_O(\gen_gtwizard_gthe4.drpwe_ch_int ),
        .Q(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int ),
        .RESET_IN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int ),
        .USER_CPLLLOCK_OUT_reg(cplllock_out),
        .cpllpd_int_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_1 ),
        .cpllreset_int_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_inst_n_2 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.drprdy_int (\gen_gtwizard_gthe4.drprdy_int ),
        .\gen_gtwizard_gthe4.txprogdivreset_ch_int (\gen_gtwizard_gthe4.txprogdivreset_ch_int ),
        .i_in_meta_reg(\gen_gtwizard_gthe4.txprogdivreset_int ),
        .i_in_meta_reg_0(\gen_gtwizard_gthe4.txprgdivresetdone_int ),
        .in0(\gen_gtwizard_gthe4.cplllock_ch_int ),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .rst_in0(rst_in0),
        .txoutclk_out(txoutclk_out));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gthe4_delay_powergood \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.RXPD(\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1 ),
        .RXRATE(\gen_gtwizard_gthe4.rxratemode_ch_int ),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57 ),
        .out(gtpowergood_out),
        .rxoutclkpcs_out(\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7 ),
        .rxpd_in(rxpd_in));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .rxresetdone_out(\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9 ));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_0 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .txresetdone_out(\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12 ));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gtwiz_reset \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.RESET_IN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int ),
        .cplllock_out(cplllock_out),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int (\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .\gen_gtwizard_gthe4.gtpowergood_int (\gen_gtwizard_gthe4.gtpowergood_int ),
        .\gen_gtwizard_gthe4.gttxreset_int (\gen_gtwizard_gthe4.gttxreset_int ),
        .\gen_gtwizard_gthe4.rxprogdivreset_int (\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .\gen_gtwizard_gthe4.rxuserrdy_int (\gen_gtwizard_gthe4.rxuserrdy_int ),
        .\gen_gtwizard_gthe4.txuserrdy_int (\gen_gtwizard_gthe4.txuserrdy_int ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_out(\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8 ),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .rst_in0(rst_in0),
        .rst_in_out_reg(\gen_gtwizard_gthe4.txprogdivreset_int ),
        .rxcdrlock_out(\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5 ),
        .rxusrclk_in(rxusrclk_in));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2500.000000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "50.000000" *) 
(* C_GT_REV = "57" *) (* C_GT_TYPE = "2" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "0" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "1" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "1" *) (* C_RX_CC_K = "8'b00010001" *) 
(* C_RX_CC_LEN_SEQ = "2" *) (* C_RX_CC_NUM_SEQ = "2" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100" *) (* C_RX_COMMA_M_ENABLE = "1" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "1" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "1" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "20" *) (* C_RX_LINE_RATE = "1.250000" *) 
(* C_RX_MASTER_CHANNEL_IDX = "4" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "62.500000" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "2" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "125.000000" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "16" *) (* C_RX_USRCLK2_FREQUENCY = "62.500000" *) 
(* C_RX_USRCLK_FREQUENCY = "62.500000" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "1" *) (* C_TOTAL_NUM_COMMONS = "0" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) (* C_TXPROGDIV_FREQ_ENABLE = "1" *) (* C_TXPROGDIV_FREQ_SOURCE = "2" *) 
(* C_TXPROGDIV_FREQ_VAL = "125.000000" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "1" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "20" *) (* C_TX_LINE_RATE = "1.250000" *) (* C_TX_MASTER_CHANNEL_IDX = "4" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "2" *) (* C_TX_OUTCLK_FREQUENCY = "62.500000" *) (* C_TX_OUTCLK_SOURCE = "4" *) 
(* C_TX_PLL_TYPE = "2" *) (* C_TX_REFCLK_FREQUENCY = "125.000000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "16" *) (* C_TX_USRCLK2_FREQUENCY = "62.500000" *) 
(* C_TX_USRCLK_FREQUENCY = "62.500000" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
module gig_ethernet_pcs_pma_0_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [17:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [17:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [17:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [17:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [15:0]gtwiz_userdata_tx_in;
  output [15:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [9:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [1:0]tconreset_in;
  input [1:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [0:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [0:0]ubgpi_in;
  input [0:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [0:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [9:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [0:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [0:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [0:0]cdrstepdir_in;
  input [0:0]cdrstepsq_in;
  input [0:0]cdrstepsx_in;
  input [0:0]cfgreset_in;
  input [0:0]clkrsvd0_in;
  input [0:0]clkrsvd1_in;
  input [0:0]cpllfreqlock_in;
  input [0:0]cplllockdetclk_in;
  input [0:0]cplllocken_in;
  input [0:0]cpllpd_in;
  input [2:0]cpllrefclksel_in;
  input [0:0]cpllreset_in;
  input [0:0]dmonfiforeset_in;
  input [0:0]dmonitorclk_in;
  input [9:0]drpaddr_in;
  input [0:0]drpclk_in;
  input [15:0]drpdi_in;
  input [0:0]drpen_in;
  input [0:0]drprst_in;
  input [0:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [0:0]eyescanreset_in;
  input [0:0]eyescantrigger_in;
  input [0:0]freqos_in;
  input [0:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtnorthrefclk0_in;
  input [0:0]gtnorthrefclk1_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [15:0]gtrsvd_in;
  input [0:0]gtrxreset_in;
  input [0:0]gtrxresetsel_in;
  input [0:0]gtsouthrefclk0_in;
  input [0:0]gtsouthrefclk1_in;
  input [0:0]gttxreset_in;
  input [0:0]gttxresetsel_in;
  input [0:0]incpctrl_in;
  input [0:0]gtyrxn_in;
  input [0:0]gtyrxp_in;
  input [2:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [0:0]pcieeqrxeqadaptdone_in;
  input [0:0]pcierstidle_in;
  input [0:0]pciersttxsyncstart_in;
  input [0:0]pcieuserratedone_in;
  input [15:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0freqlock_in;
  input [0:0]qpll0refclk_in;
  input [0:0]qpll1clk_in;
  input [0:0]qpll1freqlock_in;
  input [0:0]qpll1refclk_in;
  input [0:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [0:0]rx8b10ben_in;
  input [0:0]rxafecfoken_in;
  input [0:0]rxbufreset_in;
  input [0:0]rxcdrfreqreset_in;
  input [0:0]rxcdrhold_in;
  input [0:0]rxcdrovrden_in;
  input [0:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [0:0]rxchbonden_in;
  input [4:0]rxchbondi_in;
  input [2:0]rxchbondlevel_in;
  input [0:0]rxchbondmaster_in;
  input [0:0]rxchbondslave_in;
  input [0:0]rxckcalreset_in;
  input [6:0]rxckcalstart_in;
  input [0:0]rxcommadeten_in;
  input [1:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [0:0]rxdfeagchold_in;
  input [0:0]rxdfeagcovrden_in;
  input [3:0]rxdfecfokfcnum_in;
  input [0:0]rxdfecfokfen_in;
  input [0:0]rxdfecfokfpulse_in;
  input [0:0]rxdfecfokhold_in;
  input [0:0]rxdfecfokovren_in;
  input [0:0]rxdfekhhold_in;
  input [0:0]rxdfekhovrden_in;
  input [0:0]rxdfelfhold_in;
  input [0:0]rxdfelfovrden_in;
  input [0:0]rxdfelpmreset_in;
  input [0:0]rxdfetap10hold_in;
  input [0:0]rxdfetap10ovrden_in;
  input [0:0]rxdfetap11hold_in;
  input [0:0]rxdfetap11ovrden_in;
  input [0:0]rxdfetap12hold_in;
  input [0:0]rxdfetap12ovrden_in;
  input [0:0]rxdfetap13hold_in;
  input [0:0]rxdfetap13ovrden_in;
  input [0:0]rxdfetap14hold_in;
  input [0:0]rxdfetap14ovrden_in;
  input [0:0]rxdfetap15hold_in;
  input [0:0]rxdfetap15ovrden_in;
  input [0:0]rxdfetap2hold_in;
  input [0:0]rxdfetap2ovrden_in;
  input [0:0]rxdfetap3hold_in;
  input [0:0]rxdfetap3ovrden_in;
  input [0:0]rxdfetap4hold_in;
  input [0:0]rxdfetap4ovrden_in;
  input [0:0]rxdfetap5hold_in;
  input [0:0]rxdfetap5ovrden_in;
  input [0:0]rxdfetap6hold_in;
  input [0:0]rxdfetap6ovrden_in;
  input [0:0]rxdfetap7hold_in;
  input [0:0]rxdfetap7ovrden_in;
  input [0:0]rxdfetap8hold_in;
  input [0:0]rxdfetap8ovrden_in;
  input [0:0]rxdfetap9hold_in;
  input [0:0]rxdfetap9ovrden_in;
  input [0:0]rxdfeuthold_in;
  input [0:0]rxdfeutovrden_in;
  input [0:0]rxdfevphold_in;
  input [0:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [0:0]rxdfexyden_in;
  input [0:0]rxdlybypass_in;
  input [0:0]rxdlyen_in;
  input [0:0]rxdlyovrden_in;
  input [0:0]rxdlysreset_in;
  input [1:0]rxelecidlemode_in;
  input [0:0]rxeqtraining_in;
  input [0:0]rxgearboxslip_in;
  input [0:0]rxlatclk_in;
  input [0:0]rxlpmen_in;
  input [0:0]rxlpmgchold_in;
  input [0:0]rxlpmgcovrden_in;
  input [0:0]rxlpmhfhold_in;
  input [0:0]rxlpmhfovrden_in;
  input [0:0]rxlpmlfhold_in;
  input [0:0]rxlpmlfklovrden_in;
  input [0:0]rxlpmoshold_in;
  input [0:0]rxlpmosovrden_in;
  input [0:0]rxmcommaalignen_in;
  input [1:0]rxmonitorsel_in;
  input [0:0]rxoobreset_in;
  input [0:0]rxoscalreset_in;
  input [0:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [0:0]rxosovrden_in;
  input [2:0]rxoutclksel_in;
  input [0:0]rxpcommaalignen_in;
  input [0:0]rxpcsreset_in;
  input [1:0]rxpd_in;
  input [0:0]rxphalign_in;
  input [0:0]rxphalignen_in;
  input [0:0]rxphdlypd_in;
  input [0:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [1:0]rxpllclksel_in;
  input [0:0]rxpmareset_in;
  input [0:0]rxpolarity_in;
  input [0:0]rxprbscntreset_in;
  input [3:0]rxprbssel_in;
  input [0:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [2:0]rxrate_in;
  input [0:0]rxratemode_in;
  input [0:0]rxslide_in;
  input [0:0]rxslipoutclk_in;
  input [0:0]rxslippma_in;
  input [0:0]rxsyncallin_in;
  input [0:0]rxsyncin_in;
  input [0:0]rxsyncmode_in;
  input [1:0]rxsysclksel_in;
  input [0:0]rxtermination_in;
  input [0:0]rxuserrdy_in;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [0:0]sigvalidclk_in;
  input [19:0]tstin_in;
  input [7:0]tx8b10bbypass_in;
  input [0:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [0:0]txcominit_in;
  input [0:0]txcomsas_in;
  input [0:0]txcomwake_in;
  input [15:0]txctrl0_in;
  input [15:0]txctrl1_in;
  input [7:0]txctrl2_in;
  input [127:0]txdata_in;
  input [7:0]txdataextendrsvd_in;
  input [0:0]txdccforcestart_in;
  input [0:0]txdccreset_in;
  input [1:0]txdeemph_in;
  input [0:0]txdetectrx_in;
  input [4:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [0:0]txdlybypass_in;
  input [0:0]txdlyen_in;
  input [0:0]txdlyhold_in;
  input [0:0]txdlyovrden_in;
  input [0:0]txdlysreset_in;
  input [0:0]txdlyupdown_in;
  input [0:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [5:0]txheader_in;
  input [0:0]txinhibit_in;
  input [0:0]txlatclk_in;
  input [0:0]txlfpstreset_in;
  input [0:0]txlfpsu2lpexit_in;
  input [0:0]txlfpsu3wake_in;
  input [6:0]txmaincursor_in;
  input [2:0]txmargin_in;
  input [0:0]txmuxdcdexhold_in;
  input [0:0]txmuxdcdorwren_in;
  input [0:0]txoneszeros_in;
  input [2:0]txoutclksel_in;
  input [0:0]txpcsreset_in;
  input [1:0]txpd_in;
  input [0:0]txpdelecidlemode_in;
  input [0:0]txphalign_in;
  input [0:0]txphalignen_in;
  input [0:0]txphdlypd_in;
  input [0:0]txphdlyreset_in;
  input [0:0]txphdlytstclk_in;
  input [0:0]txphinit_in;
  input [0:0]txphovrden_in;
  input [0:0]txpippmen_in;
  input [0:0]txpippmovrden_in;
  input [0:0]txpippmpd_in;
  input [0:0]txpippmsel_in;
  input [4:0]txpippmstepsize_in;
  input [0:0]txpisopd_in;
  input [1:0]txpllclksel_in;
  input [0:0]txpmareset_in;
  input [0:0]txpolarity_in;
  input [4:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [0:0]txprbsforceerr_in;
  input [3:0]txprbssel_in;
  input [4:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [0:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [2:0]txrate_in;
  input [0:0]txratemode_in;
  input [6:0]txsequence_in;
  input [0:0]txswing_in;
  input [0:0]txsyncallin_in;
  input [0:0]txsyncin_in;
  input [0:0]txsyncmode_in;
  input [1:0]txsysclksel_in;
  input [0:0]txuserrdy_in;
  input [0:0]txusrclk_in;
  input [0:0]txusrclk2_in;
  output [0:0]bufgtce_out;
  output [2:0]bufgtcemask_out;
  output [8:0]bufgtdiv_out;
  output [0:0]bufgtreset_out;
  output [2:0]bufgtrstmask_out;
  output [0:0]cpllfbclklost_out;
  output [0:0]cplllock_out;
  output [0:0]cpllrefclklost_out;
  output [15:0]dmonitorout_out;
  output [0:0]dmonitoroutclk_out;
  output [15:0]drpdo_out;
  output [0:0]drprdy_out;
  output [0:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [0:0]gtpowergood_out;
  output [0:0]gtrefclkmonitor_out;
  output [0:0]gtytxn_out;
  output [0:0]gtytxp_out;
  output [0:0]pcierategen3_out;
  output [0:0]pcierateidle_out;
  output [1:0]pcierateqpllpd_out;
  output [1:0]pcierateqpllreset_out;
  output [0:0]pciesynctxsyncdone_out;
  output [0:0]pcieusergen3rdy_out;
  output [0:0]pcieuserphystatusrst_out;
  output [0:0]pcieuserratestart_out;
  output [15:0]pcsrsvdout_out;
  output [0:0]phystatus_out;
  output [15:0]pinrsrvdas_out;
  output [0:0]powerpresent_out;
  output [0:0]resetexception_out;
  output [2:0]rxbufstatus_out;
  output [0:0]rxbyteisaligned_out;
  output [0:0]rxbyterealign_out;
  output [0:0]rxcdrlock_out;
  output [0:0]rxcdrphdone_out;
  output [0:0]rxchanbondseq_out;
  output [0:0]rxchanisaligned_out;
  output [0:0]rxchanrealign_out;
  output [4:0]rxchbondo_out;
  output [0:0]rxckcaldone_out;
  output [1:0]rxclkcorcnt_out;
  output [0:0]rxcominitdet_out;
  output [0:0]rxcommadet_out;
  output [0:0]rxcomsasdet_out;
  output [0:0]rxcomwakedet_out;
  output [15:0]rxctrl0_out;
  output [15:0]rxctrl1_out;
  output [7:0]rxctrl2_out;
  output [7:0]rxctrl3_out;
  output [127:0]rxdata_out;
  output [7:0]rxdataextendrsvd_out;
  output [1:0]rxdatavalid_out;
  output [0:0]rxdlysresetdone_out;
  output [0:0]rxelecidle_out;
  output [5:0]rxheader_out;
  output [1:0]rxheadervalid_out;
  output [0:0]rxlfpstresetdet_out;
  output [0:0]rxlfpsu2lpexitdet_out;
  output [0:0]rxlfpsu3wakedet_out;
  output [7:0]rxmonitorout_out;
  output [0:0]rxosintdone_out;
  output [0:0]rxosintstarted_out;
  output [0:0]rxosintstrobedone_out;
  output [0:0]rxosintstrobestarted_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxoutclkfabric_out;
  output [0:0]rxoutclkpcs_out;
  output [0:0]rxphaligndone_out;
  output [0:0]rxphalignerr_out;
  output [0:0]rxpmaresetdone_out;
  output [0:0]rxprbserr_out;
  output [0:0]rxprbslocked_out;
  output [0:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [0:0]rxratedone_out;
  output [0:0]rxrecclkout_out;
  output [0:0]rxresetdone_out;
  output [0:0]rxsliderdy_out;
  output [0:0]rxslipdone_out;
  output [0:0]rxslipoutclkrdy_out;
  output [0:0]rxslippmardy_out;
  output [1:0]rxstartofseq_out;
  output [2:0]rxstatus_out;
  output [0:0]rxsyncdone_out;
  output [0:0]rxsyncout_out;
  output [0:0]rxvalid_out;
  output [1:0]txbufstatus_out;
  output [0:0]txcomfinish_out;
  output [0:0]txdccdone_out;
  output [0:0]txdlysresetdone_out;
  output [0:0]txoutclk_out;
  output [0:0]txoutclkfabric_out;
  output [0:0]txoutclkpcs_out;
  output [0:0]txphaligndone_out;
  output [0:0]txphinitdone_out;
  output [0:0]txpmaresetdone_out;
  output [0:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [0:0]txratedone_out;
  output [0:0]txresetdone_out;
  output [0:0]txsyncdone_out;
  output [0:0]txsyncout_out;

  wire \<const0> ;
  wire [0:0]cplllock_out;
  wire [0:0]drpclk_in;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [15:0]gtwiz_userdata_rx_out;
  wire [15:0]gtwiz_userdata_tx_in;
  wire [2:2]\^rxbufstatus_out ;
  wire [1:0]rxclkcorcnt_out;
  wire [1:0]\^rxctrl0_out ;
  wire [1:0]\^rxctrl1_out ;
  wire [1:0]\^rxctrl2_out ;
  wire [1:0]\^rxctrl3_out ;
  wire [0:0]rxmcommaalignen_in;
  wire [0:0]rxoutclk_out;
  wire [1:0]rxpd_in;
  wire [0:0]rxusrclk_in;
  wire [1:1]\^txbufstatus_out ;
  wire [15:0]txctrl0_in;
  wire [15:0]txctrl1_in;
  wire [7:0]txctrl2_in;
  wire [0:0]txelecidle_in;
  wire [0:0]txoutclk_out;

  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drpdo_out[15] = \<const0> ;
  assign drpdo_out[14] = \<const0> ;
  assign drpdo_out[13] = \<const0> ;
  assign drpdo_out[12] = \<const0> ;
  assign drpdo_out[11] = \<const0> ;
  assign drpdo_out[10] = \<const0> ;
  assign drpdo_out[9] = \<const0> ;
  assign drpdo_out[8] = \<const0> ;
  assign drpdo_out[7] = \<const0> ;
  assign drpdo_out[6] = \<const0> ;
  assign drpdo_out[5] = \<const0> ;
  assign drpdo_out[4] = \<const0> ;
  assign drpdo_out[3] = \<const0> ;
  assign drpdo_out[2] = \<const0> ;
  assign drpdo_out[1] = \<const0> ;
  assign drpdo_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign drprdy_out[0] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtytxn_out[0] = \<const0> ;
  assign gtytxp_out[0] = \<const0> ;
  assign pcierategen3_out[0] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pciesynctxsyncdone_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign phystatus_out[0] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbufstatus_out[2] = \^rxbufstatus_out [2];
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7] = \<const0> ;
  assign rxctrl0_out[6] = \<const0> ;
  assign rxctrl0_out[5] = \<const0> ;
  assign rxctrl0_out[4] = \<const0> ;
  assign rxctrl0_out[3] = \<const0> ;
  assign rxctrl0_out[2] = \<const0> ;
  assign rxctrl0_out[1:0] = \^rxctrl0_out [1:0];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7] = \<const0> ;
  assign rxctrl1_out[6] = \<const0> ;
  assign rxctrl1_out[5] = \<const0> ;
  assign rxctrl1_out[4] = \<const0> ;
  assign rxctrl1_out[3] = \<const0> ;
  assign rxctrl1_out[2] = \<const0> ;
  assign rxctrl1_out[1:0] = \^rxctrl1_out [1:0];
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1:0] = \^rxctrl2_out [1:0];
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1:0] = \^rxctrl3_out [1:0];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63] = \<const0> ;
  assign rxdata_out[62] = \<const0> ;
  assign rxdata_out[61] = \<const0> ;
  assign rxdata_out[60] = \<const0> ;
  assign rxdata_out[59] = \<const0> ;
  assign rxdata_out[58] = \<const0> ;
  assign rxdata_out[57] = \<const0> ;
  assign rxdata_out[56] = \<const0> ;
  assign rxdata_out[55] = \<const0> ;
  assign rxdata_out[54] = \<const0> ;
  assign rxdata_out[53] = \<const0> ;
  assign rxdata_out[52] = \<const0> ;
  assign rxdata_out[51] = \<const0> ;
  assign rxdata_out[50] = \<const0> ;
  assign rxdata_out[49] = \<const0> ;
  assign rxdata_out[48] = \<const0> ;
  assign rxdata_out[47] = \<const0> ;
  assign rxdata_out[46] = \<const0> ;
  assign rxdata_out[45] = \<const0> ;
  assign rxdata_out[44] = \<const0> ;
  assign rxdata_out[43] = \<const0> ;
  assign rxdata_out[42] = \<const0> ;
  assign rxdata_out[41] = \<const0> ;
  assign rxdata_out[40] = \<const0> ;
  assign rxdata_out[39] = \<const0> ;
  assign rxdata_out[38] = \<const0> ;
  assign rxdata_out[37] = \<const0> ;
  assign rxdata_out[36] = \<const0> ;
  assign rxdata_out[35] = \<const0> ;
  assign rxdata_out[34] = \<const0> ;
  assign rxdata_out[33] = \<const0> ;
  assign rxdata_out[32] = \<const0> ;
  assign rxdata_out[31] = \<const0> ;
  assign rxdata_out[30] = \<const0> ;
  assign rxdata_out[29] = \<const0> ;
  assign rxdata_out[28] = \<const0> ;
  assign rxdata_out[27] = \<const0> ;
  assign rxdata_out[26] = \<const0> ;
  assign rxdata_out[25] = \<const0> ;
  assign rxdata_out[24] = \<const0> ;
  assign rxdata_out[23] = \<const0> ;
  assign rxdata_out[22] = \<const0> ;
  assign rxdata_out[21] = \<const0> ;
  assign rxdata_out[20] = \<const0> ;
  assign rxdata_out[19] = \<const0> ;
  assign rxdata_out[18] = \<const0> ;
  assign rxdata_out[17] = \<const0> ;
  assign rxdata_out[16] = \<const0> ;
  assign rxdata_out[15] = \<const0> ;
  assign rxdata_out[14] = \<const0> ;
  assign rxdata_out[13] = \<const0> ;
  assign rxdata_out[12] = \<const0> ;
  assign rxdata_out[11] = \<const0> ;
  assign rxdata_out[10] = \<const0> ;
  assign rxdata_out[9] = \<const0> ;
  assign rxdata_out[8] = \<const0> ;
  assign rxdata_out[7] = \<const0> ;
  assign rxdata_out[6] = \<const0> ;
  assign rxdata_out[5] = \<const0> ;
  assign rxdata_out[4] = \<const0> ;
  assign rxdata_out[3] = \<const0> ;
  assign rxdata_out[2] = \<const0> ;
  assign rxdata_out[1] = \<const0> ;
  assign rxdata_out[0] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxelecidle_out[0] = \<const0> ;
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1] = \<const0> ;
  assign rxheader_out[0] = \<const0> ;
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxpmaresetdone_out[0] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxrecclkout_out[0] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxstatus_out[2] = \<const0> ;
  assign rxstatus_out[1] = \<const0> ;
  assign rxstatus_out[0] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign rxvalid_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[9] = \<const0> ;
  assign tcongpo_out[8] = \<const0> ;
  assign tcongpo_out[7] = \<const0> ;
  assign tcongpo_out[6] = \<const0> ;
  assign tcongpo_out[5] = \<const0> ;
  assign tcongpo_out[4] = \<const0> ;
  assign tcongpo_out[3] = \<const0> ;
  assign tcongpo_out[2] = \<const0> ;
  assign tcongpo_out[1] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txbufstatus_out[1] = \^txbufstatus_out [1];
  assign txbufstatus_out[0] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txpmaresetdone_out[0] = \<const0> ;
  assign txprgdivresetdone_out[0] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4 \gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst 
       (.cplllock_out(cplllock_out),
        .drpclk_in(drpclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .rxbufstatus_out(\^rxbufstatus_out ),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxctrl0_out(\^rxctrl0_out ),
        .rxctrl1_out(\^rxctrl1_out ),
        .rxctrl2_out(\^rxctrl2_out ),
        .rxctrl3_out(\^rxctrl3_out ),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxoutclk_out(rxoutclk_out),
        .rxpd_in(rxpd_in[1]),
        .rxusrclk_in(rxusrclk_in),
        .txbufstatus_out(\^txbufstatus_out ),
        .txctrl0_in(txctrl0_in[1:0]),
        .txctrl1_in(txctrl1_in[1:0]),
        .txctrl2_in(txctrl2_in[1:0]),
        .txelecidle_in(txelecidle_in),
        .txoutclk_out(txoutclk_out));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    rxresetdone_out,
    drpclk_in);
  output \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]rxresetdone_out;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rxresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_0
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    txresetdone_out,
    drpclk_in);
  output \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]txresetdone_out;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1
   (E,
    gtpowergood_out,
    drpclk_in,
    \FSM_sequential_sm_reset_all_reg[0] ,
    Q,
    \FSM_sequential_sm_reset_all_reg[0]_0 );
  output [0:0]E;
  input [0:0]gtpowergood_out;
  input [0:0]drpclk_in;
  input \FSM_sequential_sm_reset_all_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire \FSM_sequential_sm_reset_all_reg[0]_0 ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire [0:0]gtpowergood_out;
  wire gtpowergood_sync;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(\FSM_sequential_sm_reset_all_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_all_reg[0]_0 ),
        .I5(Q[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtpowergood_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_10
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    rxcdrlock_out,
    drpclk_in,
    sm_reset_rx_cdr_to_sat,
    Q,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    \gen_gtwizard_gthe4.rxprogdivreset_int );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  input [0:0]rxcdrlock_out;
  input [0:0]drpclk_in;
  input sm_reset_rx_cdr_to_sat;
  input [2:0]Q;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input \gen_gtwizard_gthe4.rxprogdivreset_int ;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.rxprogdivreset_int ;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxcdrlock_out;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_cdr_to_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rxcdrlock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF700000330)) 
    rxprogdivreset_out_i_1
       (.I0(sm_reset_rx_cdr_to_clr0__0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFF3FFF02023303)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(sm_reset_rx_cdr_to_clr0__0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_reg),
        .I4(Q[2]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_19
   (drprst_in_sync,
    drpclk_in);
  output drprst_in_sync;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire drprst_in_sync;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(drprst_in_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_2
   (gtwiz_reset_rx_datapath_dly,
    in0,
    drpclk_in);
  output gtwiz_reset_rx_datapath_dly;
  input in0;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_22
   (i_in_out_reg_0,
    \cpll_cal_state_reg[0] ,
    in0,
    drpclk_in,
    Q,
    cal_on_tx_reset_in_sync,
    USER_CPLLLOCK_OUT_reg);
  output i_in_out_reg_0;
  output \cpll_cal_state_reg[0] ;
  input in0;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input cal_on_tx_reset_in_sync;
  input USER_CPLLLOCK_OUT_reg;

  wire [1:0]Q;
  wire USER_CPLLLOCK_OUT_reg;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state_reg[0] ;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT5 #(
    .INIT(32'h00000004)) 
    USER_CPLLLOCK_OUT_i_1
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(cal_on_tx_reset_in_sync),
        .I3(Q[1]),
        .I4(USER_CPLLLOCK_OUT_reg),
        .O(\cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_23
   (D,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;
  wire [0:0]txoutclksel_int;
  wire [0:0]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_24
   (D,
    drpclk_in,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;
  wire [1:1]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1 
       (.I0(user_txoutclksel_sync),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_25
   (D,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire [0:0]txoutclksel_int;
  wire [2:2]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_26
   (\cpll_cal_state_reg[14] ,
    D,
    i_in_meta_reg_0,
    drpclk_in,
    Q,
    cal_on_tx_reset_in_sync,
    freq_counter_rst_reg,
    freq_counter_rst_reg_0,
    freq_counter_rst_reg_1,
    \cpll_cal_state_reg[29] ,
    \cpll_cal_state_reg[20] ,
    cal_fail_store__0);
  output \cpll_cal_state_reg[14] ;
  output [4:0]D;
  input i_in_meta_reg_0;
  input [0:0]drpclk_in;
  input [8:0]Q;
  input cal_on_tx_reset_in_sync;
  input freq_counter_rst_reg;
  input freq_counter_rst_reg_0;
  input freq_counter_rst_reg_1;
  input \cpll_cal_state_reg[29] ;
  input \cpll_cal_state_reg[20] ;
  input cal_fail_store__0;

  wire [4:0]D;
  wire [8:0]Q;
  wire cal_fail_store__0;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state_reg[14] ;
  wire \cpll_cal_state_reg[20] ;
  wire \cpll_cal_state_reg[29] ;
  wire [0:0]drpclk_in;
  wire freq_counter_rst_i_2_n_0;
  wire freq_counter_rst_reg;
  wire freq_counter_rst_reg_0;
  wire freq_counter_rst_reg_1;
  wire gthe4_txprgdivresetdone_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[19]_i_1 
       (.I0(gthe4_txprgdivresetdone_sync),
        .I1(Q[3]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[2]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[20]_i_1 
       (.I0(Q[3]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(\cpll_cal_state_reg[20] ),
        .I3(Q[4]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[29]_i_1 
       (.I0(gthe4_txprgdivresetdone_sync),
        .I1(Q[6]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[5]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \cpll_cal_state[30]_i_1 
       (.I0(Q[7]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(Q[6]),
        .I3(cal_fail_store__0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \cpll_cal_state[31]_i_1 
       (.I0(Q[8]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(Q[6]),
        .I3(cal_fail_store__0),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFEFE00303232)) 
    freq_counter_rst_i_1
       (.I0(Q[0]),
        .I1(cal_on_tx_reset_in_sync),
        .I2(Q[1]),
        .I3(freq_counter_rst_reg),
        .I4(freq_counter_rst_i_2_n_0),
        .I5(freq_counter_rst_reg_0),
        .O(\cpll_cal_state_reg[14] ));
  LUT4 #(
    .INIT(16'h0BBB)) 
    freq_counter_rst_i_2
       (.I0(freq_counter_rst_reg_1),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(gthe4_txprgdivresetdone_sync),
        .O(freq_counter_rst_i_2_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gthe4_txprgdivresetdone_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_27
   (txprogdivreset_int_reg,
    i_in_meta_reg_0,
    drpclk_in,
    txprogdivreset_int,
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg );
  output txprogdivreset_int_reg;
  input i_in_meta_reg_0;
  input [0:0]drpclk_in;
  input txprogdivreset_int;
  input \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire user_txprogdivreset_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txprogdivreset_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1 
       (.I0(txprogdivreset_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ),
        .I2(user_txprogdivreset_sync),
        .O(txprogdivreset_int_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_3
   (D,
    sm_reset_rx_pll_timer_sat_reg,
    in0,
    drpclk_in,
    Q,
    p_0_in11_out__0,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx[2]_i_3 ,
    gtwiz_reset_rx_datapath_dly);
  output [1:0]D;
  output sm_reset_rx_pll_timer_sat_reg;
  input in0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input p_0_in11_out__0;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx[2]_i_3 ;
  input gtwiz_reset_rx_datapath_dly;

  wire [1:0]D;
  wire \FSM_sequential_sm_reset_rx[2]_i_3 ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire p_0_in11_out__0;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_reg;

  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hDD769976)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(gtwiz_reset_rx_pll_and_datapath_dly),
        .I3(Q[1]),
        .I4(p_0_in11_out__0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h00FFF511)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[2]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(p_0_in11_out__0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3 ),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_pll_and_datapath_dly),
        .I4(gtwiz_reset_rx_datapath_dly),
        .O(sm_reset_rx_pll_timer_sat_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_4
   (gtwiz_reset_tx_datapath_dly,
    in0,
    drpclk_in);
  output gtwiz_reset_tx_datapath_dly;
  input in0;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_5
   (sm_reset_tx_pll_timer_sat_reg,
    D,
    in0,
    drpclk_in,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_3 ,
    Q,
    gtwiz_reset_tx_datapath_dly);
  output sm_reset_tx_pll_timer_sat_reg;
  output [1:0]D;
  input in0;
  input [0:0]drpclk_in;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_3 ;
  input [2:0]Q;
  input gtwiz_reset_tx_datapath_dly;

  wire [1:0]D;
  wire \FSM_sequential_sm_reset_tx[2]_i_3 ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_reg;

  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h55AB)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(\FSM_sequential_sm_reset_tx[2]_i_3 ),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_pll_and_datapath_dly),
        .I4(gtwiz_reset_tx_datapath_dly),
        .O(sm_reset_tx_pll_timer_sat_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_6
   (\FSM_sequential_sm_reset_rx_reg[1] ,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_userclk_rx_active_out,
    drpclk_in,
    p_0_in11_out__0,
    Q,
    sm_reset_rx_cdr_to_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_timer_sat,
    sm_reset_rx_timer_clr_reg_0,
    gtwiz_reset_rx_any_sync,
    \gen_gtwizard_gthe4.rxuserrdy_int );
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]drpclk_in;
  input p_0_in11_out__0;
  input [2:0]Q;
  input sm_reset_rx_cdr_to_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_timer_sat;
  input sm_reset_rx_timer_clr_reg_0;
  input gtwiz_reset_rx_any_sync;
  input \gen_gtwizard_gthe4.rxuserrdy_int ;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire \gen_gtwizard_gthe4.rxuserrdy_int ;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_out;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_clr_reg_0;
  wire sm_reset_rx_timer_sat;

  LUT6 #(
    .INIT(64'h30BB30BB30BB3088)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(p_0_in11_out__0),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(Q[0]),
        .I4(sm_reset_rx_cdr_to_sat),
        .I5(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEDED00000800)) 
    rxuserrdy_out_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(sm_reset_rx_timer_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(\gen_gtwizard_gthe4.rxuserrdy_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h40)) 
    rxuserrdy_out_i_2
       (.I0(sm_reset_rx_timer_clr_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
  LUT6 #(
    .INIT(64'hFAAFCCFF0AA0CC0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0B000800)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .I4(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_7
   (sm_reset_tx_timer_clr0__0,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    gtwiz_userclk_tx_active_in,
    drpclk_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    Q,
    sm_reset_tx_timer_clr013_out__0,
    sm_reset_tx_timer_clr_reg,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg_0,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gthe4.txuserrdy_int );
  output sm_reset_tx_timer_clr0__0;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]drpclk_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [2:0]Q;
  input sm_reset_tx_timer_clr013_out__0;
  input sm_reset_tx_timer_clr_reg;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg_0;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gthe4.txuserrdy_int ;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire \gen_gtwizard_gthe4.txuserrdy_int ;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_tx_timer_clr013_out__0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_clr_reg_0;
  wire sm_reset_tx_timer_sat;

  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(sm_reset_tx_timer_clr_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFACFFACF0AC00ACF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr_reg_0),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT6 #(
    .INIT(64'hBABF00008A800000)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(sm_reset_tx_timer_clr013_out__0),
        .I5(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFCCF00000008)) 
    txuserrdy_out_i_1
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(\gen_gtwizard_gthe4.txuserrdy_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_8
   (E,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[1]_0 ,
    cplllock_out,
    drpclk_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    sm_reset_rx_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    \FSM_sequential_sm_reset_rx_reg[0]_1 ,
    p_0_in11_out__0,
    gtwiz_reset_rx_done_int_reg,
    gtwiz_reset_rx_any_sync,
    \gen_gtwizard_gthe4.gtrxreset_int );
  output [0:0]E;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[1]_0 ;
  input [0:0]cplllock_out;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input sm_reset_rx_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  input p_0_in11_out__0;
  input gtwiz_reset_rx_done_int_reg;
  input gtwiz_reset_rx_any_sync;
  input \gen_gtwizard_gthe4.gtrxreset_int ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire \FSM_sequential_sm_reset_rx_reg[1]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire [2:0]Q;
  wire [0:0]cplllock_out;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gtrxreset_int ;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire plllock_rx_sync;
  wire sm_reset_rx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  MUXF7 \FSM_sequential_sm_reset_rx_reg[2]_i_1 
       (.I0(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I1(\FSM_sequential_sm_reset_rx_reg[0] ),
        .O(E),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hFFFFFF7F0000003E)) 
    gtrxreset_out_i_1
       (.I0(\FSM_sequential_sm_reset_rx_reg[1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(\gen_gtwizard_gthe4.gtrxreset_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF77FF00800080)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(p_0_in11_out__0),
        .I3(Q[0]),
        .I4(plllock_rx_sync),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cplllock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[1]),
        .I1(plllock_rx_sync),
        .I2(sm_reset_rx_timer_sat),
        .I3(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(i_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_bit_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_9
   (E,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    cplllock_out,
    drpclk_in,
    Q,
    gtwiz_reset_tx_done_int0__0,
    sm_reset_tx_timer_clr0__0,
    sm_reset_tx_timer_sat,
    \FSM_sequential_sm_reset_tx_reg[0]_0 ,
    \FSM_sequential_sm_reset_tx_reg[0]_1 ,
    gtwiz_reset_tx_done_int_reg,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gthe4.gttxreset_int );
  output [0:0]E;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]cplllock_out;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int0__0;
  input sm_reset_tx_timer_clr0__0;
  input sm_reset_tx_timer_sat;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  input \FSM_sequential_sm_reset_tx_reg[0]_1 ;
  input gtwiz_reset_tx_done_int_reg;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gthe4.gttxreset_int ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_1 ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire [0:0]cplllock_out;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gttxreset_int ;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire sm_reset_tx_timer_clr012_out__0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(\FSM_sequential_sm_reset_tx[2]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(gtwiz_reset_tx_done_int0__0),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr0__0),
        .O(E));
  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_tx[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F0000003C)) 
    gttxreset_out_i_1
       (.I0(sm_reset_tx_timer_clr012_out__0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(\gen_gtwizard_gthe4.gttxreset_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h40)) 
    gttxreset_out_i_2
       (.I0(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .I1(sm_reset_tx_timer_sat),
        .I2(plllock_tx_sync),
        .O(sm_reset_tx_timer_clr012_out__0));
  LUT6 #(
    .INIT(64'hFFCFFFFF00008080)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(gtwiz_reset_tx_done_int0__0),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(plllock_tx_sync),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cplllock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    sm_reset_tx_timer_clr_i_3
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_gte4_drp_arb" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb
   (Q,
    cal_on_tx_drdy,
    DEN_O,
    DWE_O,
    DADDR_O,
    DI_O,
    drprst_in_sync,
    drpclk_in,
    DO_I,
    cal_on_tx_drpen_out,
    \addr_i_reg[27]_0 ,
    \data_i_reg[47]_0 ,
    cal_on_tx_drpwe_out,
    \gen_gtwizard_gthe4.drprdy_int );
  output [15:0]Q;
  output cal_on_tx_drdy;
  output DEN_O;
  output DWE_O;
  output [6:0]DADDR_O;
  output [15:0]DI_O;
  input drprst_in_sync;
  input [0:0]drpclk_in;
  input [15:0]DO_I;
  input cal_on_tx_drpen_out;
  input [6:0]\addr_i_reg[27]_0 ;
  input [15:0]\data_i_reg[47]_0 ;
  input cal_on_tx_drpwe_out;
  input \gen_gtwizard_gthe4.drprdy_int ;

  wire CEB2;
  wire [6:0]DADDR_O;
  wire \DADDR_O[7]_i_1_n_0 ;
  wire DEN_O;
  wire DEN_O_i_1_n_0;
  wire DEN_O_i_2_n_0;
  wire [15:0]DI_O;
  wire \DI_O[15]_i_1_n_0 ;
  wire [15:0]DO_I;
  wire [47:32]DO_USR_O0;
  wire \DO_USR_O[47]_i_1_n_0 ;
  wire \DRDY_USR_O[2]_i_1_n_0 ;
  wire \DRDY_USR_O[2]_i_2_n_0 ;
  wire DWE_O;
  wire [15:0]Q;
  wire [27:21]addr_i;
  wire [6:0]\addr_i_reg[27]_0 ;
  wire [3:0]arb_state;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire [7:1]daddr;
  wire [7:1]daddr0;
  wire [47:32]data_i;
  wire [15:0]\data_i_reg[47]_0 ;
  wire di;
  wire \di[0]_i_1_n_0 ;
  wire \di[10]_i_1_n_0 ;
  wire \di[11]_i_1_n_0 ;
  wire \di[12]_i_1_n_0 ;
  wire \di[13]_i_1_n_0 ;
  wire \di[14]_i_1_n_0 ;
  wire \di[15]_i_1_n_0 ;
  wire \di[1]_i_1_n_0 ;
  wire \di[2]_i_1_n_0 ;
  wire \di[3]_i_1_n_0 ;
  wire \di[4]_i_1_n_0 ;
  wire \di[5]_i_1_n_0 ;
  wire \di[6]_i_1_n_0 ;
  wire \di[7]_i_1_n_0 ;
  wire \di[8]_i_1_n_0 ;
  wire \di[9]_i_1_n_0 ;
  wire \di_reg_n_0_[0] ;
  wire \di_reg_n_0_[10] ;
  wire \di_reg_n_0_[11] ;
  wire \di_reg_n_0_[12] ;
  wire \di_reg_n_0_[13] ;
  wire \di_reg_n_0_[14] ;
  wire \di_reg_n_0_[15] ;
  wire \di_reg_n_0_[1] ;
  wire \di_reg_n_0_[2] ;
  wire \di_reg_n_0_[3] ;
  wire \di_reg_n_0_[4] ;
  wire \di_reg_n_0_[5] ;
  wire \di_reg_n_0_[6] ;
  wire \di_reg_n_0_[7] ;
  wire \di_reg_n_0_[8] ;
  wire \di_reg_n_0_[9] ;
  wire done_i_1_n_0;
  wire done_i_2_n_0;
  wire done_i_3_n_0;
  wire done_reg_n_0;
  wire [6:0]drp_state;
  wire \drp_state[0]_i_2_n_0 ;
  wire \drp_state[1]_i_2_n_0 ;
  wire \drp_state[4]_i_2_n_0 ;
  wire \drp_state[5]_i_2_n_0 ;
  wire \drp_state[6]_i_2_n_0 ;
  wire \drp_state[6]_i_3_n_0 ;
  wire \drp_state[6]_i_4_n_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[1] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire \drp_state_reg_n_0_[6] ;
  wire [0:0]drpclk_in;
  wire drprst_in_sync;
  wire [2:2]en;
  wire \en[2]_i_2_n_0 ;
  wire \gen_gtwizard_gthe4.drprdy_int ;
  wire \idx[0]_i_1_n_0 ;
  wire \idx[1]_i_2_n_0 ;
  wire \idx_reg_n_0_[0] ;
  wire \idx_reg_n_0_[1] ;
  wire [3:0]p_0_in;
  wire rd;
  wire rd_i_1_n_0;
  wire rd_reg_n_0;
  wire [7:0]timeout_cntr;
  wire \timeout_cntr[5]_i_2_n_0 ;
  wire \timeout_cntr[7]_i_1_n_0 ;
  wire \timeout_cntr[7]_i_3_n_0 ;
  wire \timeout_cntr[7]_i_4_n_0 ;
  wire \timeout_cntr_reg_n_0_[0] ;
  wire \timeout_cntr_reg_n_0_[1] ;
  wire \timeout_cntr_reg_n_0_[2] ;
  wire \timeout_cntr_reg_n_0_[3] ;
  wire \timeout_cntr_reg_n_0_[4] ;
  wire \timeout_cntr_reg_n_0_[5] ;
  wire \timeout_cntr_reg_n_0_[6] ;
  wire \timeout_cntr_reg_n_0_[7] ;
  wire [2:2]we;
  wire \we[2]_i_1_n_0 ;
  wire \we_reg_n_0_[2] ;
  wire wr;
  wire wr_reg_n_0;

  LUT6 #(
    .INIT(64'h0000000100010000)) 
    \DADDR_O[7]_i_1 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .I4(\drp_state_reg_n_0_[4] ),
        .I5(\drp_state_reg_n_0_[1] ),
        .O(\DADDR_O[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DADDR_O[7]_i_1_n_0 ),
        .D(daddr[1]),
        .Q(DADDR_O[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DADDR_O[7]_i_1_n_0 ),
        .D(daddr[2]),
        .Q(DADDR_O[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DADDR_O[7]_i_1_n_0 ),
        .D(daddr[3]),
        .Q(DADDR_O[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DADDR_O[7]_i_1_n_0 ),
        .D(daddr[4]),
        .Q(DADDR_O[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DADDR_O[7]_i_1_n_0 ),
        .D(daddr[5]),
        .Q(DADDR_O[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DADDR_O[7]_i_1_n_0 ),
        .D(daddr[6]),
        .Q(DADDR_O[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DADDR_O[7]_i_1_n_0 ),
        .D(daddr[7]),
        .Q(DADDR_O[6]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    DEN_O_i_1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(DEN_O_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    DEN_O_i_2
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .O(DEN_O_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DEN_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1_n_0),
        .D(DEN_O_i_2_n_0),
        .Q(DEN_O),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DI_O[15]_i_1 
       (.I0(\drp_state_reg_n_0_[1] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(\drp_state_reg_n_0_[6] ),
        .O(\DI_O[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[0] ),
        .Q(DI_O[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[10] ),
        .Q(DI_O[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[11] ),
        .Q(DI_O[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[12] ),
        .Q(DI_O[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[13] ),
        .Q(DI_O[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[14] ),
        .Q(DI_O[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[15] ),
        .Q(DI_O[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[1] ),
        .Q(DI_O[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[2] ),
        .Q(DI_O[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[3] ),
        .Q(DI_O[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[4] ),
        .Q(DI_O[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[5] ),
        .Q(DI_O[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[6] ),
        .Q(DI_O[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[7] ),
        .Q(DI_O[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[8] ),
        .Q(DI_O[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[9] ),
        .Q(DI_O[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \DO_USR_O[47]_i_1 
       (.I0(arb_state[0]),
        .I1(arb_state[3]),
        .I2(arb_state[2]),
        .I3(arb_state[1]),
        .I4(\idx_reg_n_0_[0] ),
        .I5(\idx_reg_n_0_[1] ),
        .O(\DO_USR_O[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[32] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[32]),
        .Q(Q[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[33] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[33]),
        .Q(Q[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[34] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[34]),
        .Q(Q[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[35] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[35]),
        .Q(Q[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[36] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[36]),
        .Q(Q[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[37] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[37]),
        .Q(Q[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[38] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[38]),
        .Q(Q[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[39] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[39]),
        .Q(Q[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[40] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[40]),
        .Q(Q[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[41] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[41]),
        .Q(Q[9]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[42] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[42]),
        .Q(Q[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[43] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[43]),
        .Q(Q[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[44] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[44]),
        .Q(Q[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[45] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[45]),
        .Q(Q[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[46] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[46]),
        .Q(Q[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[47] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[47]),
        .Q(Q[15]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFDFF00000020)) 
    \DRDY_USR_O[2]_i_1 
       (.I0(\DRDY_USR_O[2]_i_2_n_0 ),
        .I1(arb_state[1]),
        .I2(arb_state[2]),
        .I3(arb_state[3]),
        .I4(arb_state[0]),
        .I5(cal_on_tx_drdy),
        .O(\DRDY_USR_O[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DRDY_USR_O[2]_i_2 
       (.I0(\idx_reg_n_0_[1] ),
        .I1(\idx_reg_n_0_[0] ),
        .O(\DRDY_USR_O[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[2]_i_1_n_0 ),
        .Q(cal_on_tx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    DWE_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1_n_0),
        .D(\drp_state_reg_n_0_[4] ),
        .Q(DWE_O),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[21] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [0]),
        .Q(addr_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[22] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [1]),
        .Q(addr_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[23] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [2]),
        .Q(addr_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[24] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [3]),
        .Q(addr_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[25] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [4]),
        .Q(addr_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[26] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [5]),
        .Q(addr_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[27] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [6]),
        .Q(addr_i[27]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hFEEB)) 
    \arb_state[0]_i_1 
       (.I0(arb_state[3]),
        .I1(arb_state[0]),
        .I2(arb_state[1]),
        .I3(arb_state[2]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \arb_state[1]_i_1 
       (.I0(arb_state[0]),
        .I1(arb_state[3]),
        .I2(done_reg_n_0),
        .I3(arb_state[2]),
        .I4(arb_state[1]),
        .I5(di),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \arb_state[2]_i_1 
       (.I0(arb_state[1]),
        .I1(done_reg_n_0),
        .I2(arb_state[2]),
        .I3(arb_state[3]),
        .I4(arb_state[0]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h00000000000F0700)) 
    \arb_state[3]_i_1 
       (.I0(en),
        .I1(\idx_reg_n_0_[1] ),
        .I2(arb_state[3]),
        .I3(arb_state[0]),
        .I4(arb_state[2]),
        .I5(arb_state[1]),
        .O(p_0_in[3]));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \arb_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(arb_state[0]),
        .S(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(arb_state[1]),
        .R(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(arb_state[2]),
        .R(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(arb_state[3]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \daddr[1]_i_1 
       (.I0(addr_i[21]),
        .I1(\idx_reg_n_0_[0] ),
        .O(daddr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \daddr[2]_i_1 
       (.I0(addr_i[22]),
        .I1(\idx_reg_n_0_[0] ),
        .O(daddr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \daddr[3]_i_1 
       (.I0(addr_i[23]),
        .I1(\idx_reg_n_0_[0] ),
        .O(daddr0[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \daddr[4]_i_1 
       (.I0(addr_i[24]),
        .I1(\idx_reg_n_0_[0] ),
        .O(daddr0[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \daddr[5]_i_1 
       (.I0(addr_i[25]),
        .I1(\idx_reg_n_0_[0] ),
        .O(daddr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \daddr[6]_i_1 
       (.I0(addr_i[26]),
        .I1(\idx_reg_n_0_[0] ),
        .O(daddr0[6]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \daddr[7]_i_1 
       (.I0(arb_state[1]),
        .I1(arb_state[2]),
        .I2(arb_state[0]),
        .I3(arb_state[3]),
        .I4(\idx_reg_n_0_[1] ),
        .I5(en),
        .O(di));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \daddr[7]_i_2 
       (.I0(addr_i[27]),
        .I1(\idx_reg_n_0_[0] ),
        .O(daddr0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[1]),
        .Q(daddr[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[2]),
        .Q(daddr[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[3]),
        .Q(daddr[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[4]),
        .Q(daddr[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[5]),
        .Q(daddr[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[6]),
        .Q(daddr[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[7]),
        .Q(daddr[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[32] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [0]),
        .Q(data_i[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[33] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [1]),
        .Q(data_i[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[34] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [2]),
        .Q(data_i[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[35] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [3]),
        .Q(data_i[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[36] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [4]),
        .Q(data_i[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[37] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [5]),
        .Q(data_i[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[38] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [6]),
        .Q(data_i[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[39] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [7]),
        .Q(data_i[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[40] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [8]),
        .Q(data_i[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[41] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [9]),
        .Q(data_i[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[42] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [10]),
        .Q(data_i[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[43] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [11]),
        .Q(data_i[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[44] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [12]),
        .Q(data_i[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[45] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [13]),
        .Q(data_i[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[46] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [14]),
        .Q(data_i[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[47] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [15]),
        .Q(data_i[47]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[0]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[32]),
        .O(\di[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[10]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[42]),
        .O(\di[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[11]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[43]),
        .O(\di[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[12]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[44]),
        .O(\di[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[13]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[45]),
        .O(\di[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[14]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[46]),
        .O(\di[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[15]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[47]),
        .O(\di[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[1]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[33]),
        .O(\di[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[2]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[34]),
        .O(\di[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[3]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[35]),
        .O(\di[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[4]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[36]),
        .O(\di[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[5]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[37]),
        .O(\di[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[6]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[38]),
        .O(\di[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[7]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[39]),
        .O(\di[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[8]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[40]),
        .O(\di[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \di[9]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(data_i[41]),
        .O(\di[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[0]_i_1_n_0 ),
        .Q(\di_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[10]_i_1_n_0 ),
        .Q(\di_reg_n_0_[10] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[11]_i_1_n_0 ),
        .Q(\di_reg_n_0_[11] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[12]_i_1_n_0 ),
        .Q(\di_reg_n_0_[12] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[13]_i_1_n_0 ),
        .Q(\di_reg_n_0_[13] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[14]_i_1_n_0 ),
        .Q(\di_reg_n_0_[14] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[15]_i_1_n_0 ),
        .Q(\di_reg_n_0_[15] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[1]_i_1_n_0 ),
        .Q(\di_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[2]_i_1_n_0 ),
        .Q(\di_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[3]_i_1_n_0 ),
        .Q(\di_reg_n_0_[3] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[4]_i_1_n_0 ),
        .Q(\di_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[5]_i_1_n_0 ),
        .Q(\di_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[6]_i_1_n_0 ),
        .Q(\di_reg_n_0_[6] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[7]_i_1_n_0 ),
        .Q(\di_reg_n_0_[7] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[8]_i_1_n_0 ),
        .Q(\di_reg_n_0_[8] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[9]_i_1_n_0 ),
        .Q(\di_reg_n_0_[9] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[0] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[0]),
        .Q(DO_USR_O0[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[10] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[10]),
        .Q(DO_USR_O0[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[11] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[11]),
        .Q(DO_USR_O0[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[12] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[12]),
        .Q(DO_USR_O0[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[13] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[13]),
        .Q(DO_USR_O0[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[14] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[14]),
        .Q(DO_USR_O0[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[15] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[15]),
        .Q(DO_USR_O0[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[1] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[1]),
        .Q(DO_USR_O0[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[2] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[2]),
        .Q(DO_USR_O0[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[3] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[3]),
        .Q(DO_USR_O0[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[4] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[4]),
        .Q(DO_USR_O0[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[5] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[5]),
        .Q(DO_USR_O0[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[6] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[6]),
        .Q(DO_USR_O0[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[7] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[7]),
        .Q(DO_USR_O0[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[8] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[8]),
        .Q(DO_USR_O0[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[9] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(DO_I[9]),
        .Q(DO_USR_O0[41]),
        .R(drprst_in_sync));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    done_i_1
       (.I0(done_i_2_n_0),
        .I1(drp_state[6]),
        .I2(\DADDR_O[7]_i_1_n_0 ),
        .I3(done_i_3_n_0),
        .I4(done_reg_n_0),
        .O(done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    done_i_2
       (.I0(\drp_state_reg_n_0_[6] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state[6]_i_3_n_0 ),
        .O(done_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    done_i_3
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[1] ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(done_i_1_n_0),
        .Q(done_reg_n_0),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEF8)) 
    \drp_state[0]_i_1 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[6] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state[0]_i_2_n_0 ),
        .O(drp_state[0]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F01F)) 
    \drp_state[0]_i_2 
       (.I0(wr_reg_n_0),
        .I1(rd_reg_n_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(\drp_state_reg_n_0_[1] ),
        .I5(\drp_state[1]_i_2_n_0 ),
        .O(\drp_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \drp_state[1]_i_1 
       (.I0(rd_reg_n_0),
        .I1(\drp_state_reg_n_0_[0] ),
        .I2(\drp_state_reg_n_0_[6] ),
        .I3(\drp_state[1]_i_2_n_0 ),
        .I4(\drp_state_reg_n_0_[1] ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[1]_i_2 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .O(\drp_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000C0400)) 
    \drp_state[2]_i_1 
       (.I0(\drp_state[6]_i_3_n_0 ),
        .I1(\drp_state[5]_i_2_n_0 ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[1] ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \drp_state[4]_i_1 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(wr_reg_n_0),
        .I3(rd_reg_n_0),
        .I4(\drp_state[4]_i_2_n_0 ),
        .O(drp_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \drp_state[4]_i_2 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(\drp_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000C0040)) 
    \drp_state[5]_i_1 
       (.I0(\drp_state[6]_i_3_n_0 ),
        .I1(\drp_state[5]_i_2_n_0 ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[4] ),
        .I5(\drp_state_reg_n_0_[1] ),
        .O(drp_state[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[5]_i_2 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .O(\drp_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000600000000)) 
    \drp_state[6]_i_1 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[6] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state[6]_i_2_n_0 ),
        .I5(\drp_state[6]_i_3_n_0 ),
        .O(drp_state[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[6]_i_2 
       (.I0(\drp_state_reg_n_0_[1] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .O(\drp_state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \drp_state[6]_i_3 
       (.I0(\drp_state[6]_i_4_n_0 ),
        .I1(\timeout_cntr_reg_n_0_[7] ),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(\timeout_cntr_reg_n_0_[0] ),
        .I4(\timeout_cntr_reg_n_0_[1] ),
        .I5(\gen_gtwizard_gthe4.drprdy_int ),
        .O(\drp_state[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \drp_state[6]_i_4 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[2] ),
        .I2(\timeout_cntr_reg_n_0_[5] ),
        .I3(\timeout_cntr_reg_n_0_[4] ),
        .O(\drp_state[6]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .Q(\drp_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[1]),
        .Q(\drp_state_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[2]),
        .Q(\drp_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[4]),
        .Q(\drp_state_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[5]),
        .Q(\drp_state_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[6]),
        .Q(\drp_state_reg_n_0_[6] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \en[2]_i_1 
       (.I0(cal_on_tx_drpen_out),
        .I1(\idx_reg_n_0_[1] ),
        .I2(\idx_reg_n_0_[0] ),
        .I3(done_reg_n_0),
        .O(we));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    \en[2]_i_2 
       (.I0(\idx_reg_n_0_[1] ),
        .I1(\idx_reg_n_0_[0] ),
        .I2(done_reg_n_0),
        .I3(cal_on_tx_drpen_out),
        .O(\en[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[2] 
       (.C(drpclk_in),
        .CE(we),
        .D(\en[2]_i_2_n_0 ),
        .Q(en),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idx[0]_i_1 
       (.I0(\idx_reg_n_0_[1] ),
        .I1(\idx_reg_n_0_[0] ),
        .O(\idx[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \idx[1]_i_1 
       (.I0(arb_state[0]),
        .I1(arb_state[3]),
        .I2(arb_state[2]),
        .I3(arb_state[1]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx[1]_i_2 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(\idx_reg_n_0_[1] ),
        .O(\idx[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[0] 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(\idx[0]_i_1_n_0 ),
        .Q(\idx_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[1] 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(\idx[1]_i_2_n_0 ),
        .Q(\idx_reg_n_0_[1] ),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    rd_i_1
       (.I0(arb_state[1]),
        .I1(\we_reg_n_0_[2] ),
        .I2(\idx_reg_n_0_[1] ),
        .I3(en),
        .O(rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(rd),
        .D(rd_i_1_n_0),
        .Q(rd_reg_n_0),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \timeout_cntr[0]_i_1 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .O(timeout_cntr[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0EE0)) 
    \timeout_cntr[1]_i_1 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[1] ),
        .O(timeout_cntr[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h77708880)) 
    \timeout_cntr[2]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[2] ),
        .O(timeout_cntr[2]));
  LUT6 #(
    .INIT(64'h7F7F7F0080808000)) 
    \timeout_cntr[3]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\timeout_cntr_reg_n_0_[3] ),
        .O(timeout_cntr[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \timeout_cntr[4]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .I4(\drp_state[1]_i_2_n_0 ),
        .I5(\timeout_cntr_reg_n_0_[4] ),
        .O(timeout_cntr[4]));
  LUT6 #(
    .INIT(64'hFF7F000000800000)) 
    \timeout_cntr[5]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[4] ),
        .I1(\timeout_cntr_reg_n_0_[3] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\timeout_cntr[5]_i_2_n_0 ),
        .I4(\drp_state[1]_i_2_n_0 ),
        .I5(\timeout_cntr_reg_n_0_[5] ),
        .O(timeout_cntr[5]));
  LUT2 #(
    .INIT(4'h7)) 
    \timeout_cntr[5]_i_2 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .O(\timeout_cntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hA854)) 
    \timeout_cntr[6]_i_1 
       (.I0(\timeout_cntr[7]_i_4_n_0 ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\timeout_cntr_reg_n_0_[6] ),
        .O(timeout_cntr[6]));
  LUT5 #(
    .INIT(32'h0000055C)) 
    \timeout_cntr[7]_i_1 
       (.I0(\drp_state[4]_i_2_n_0 ),
        .I1(\timeout_cntr[7]_i_3_n_0 ),
        .I2(\drp_state_reg_n_0_[6] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(drprst_in_sync),
        .O(\timeout_cntr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hE00EE0E0)) 
    \timeout_cntr[7]_i_2 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\timeout_cntr_reg_n_0_[7] ),
        .I3(\timeout_cntr[7]_i_4_n_0 ),
        .I4(\timeout_cntr_reg_n_0_[6] ),
        .O(timeout_cntr[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0116)) 
    \timeout_cntr[7]_i_3 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[4] ),
        .O(\timeout_cntr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \timeout_cntr[7]_i_4 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .I5(\timeout_cntr_reg_n_0_[5] ),
        .O(\timeout_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[0] 
       (.C(drpclk_in),
        .CE(\timeout_cntr[7]_i_1_n_0 ),
        .D(timeout_cntr[0]),
        .Q(\timeout_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[1] 
       (.C(drpclk_in),
        .CE(\timeout_cntr[7]_i_1_n_0 ),
        .D(timeout_cntr[1]),
        .Q(\timeout_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[2] 
       (.C(drpclk_in),
        .CE(\timeout_cntr[7]_i_1_n_0 ),
        .D(timeout_cntr[2]),
        .Q(\timeout_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[3] 
       (.C(drpclk_in),
        .CE(\timeout_cntr[7]_i_1_n_0 ),
        .D(timeout_cntr[3]),
        .Q(\timeout_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[4] 
       (.C(drpclk_in),
        .CE(\timeout_cntr[7]_i_1_n_0 ),
        .D(timeout_cntr[4]),
        .Q(\timeout_cntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[5] 
       (.C(drpclk_in),
        .CE(\timeout_cntr[7]_i_1_n_0 ),
        .D(timeout_cntr[5]),
        .Q(\timeout_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[6] 
       (.C(drpclk_in),
        .CE(\timeout_cntr[7]_i_1_n_0 ),
        .D(timeout_cntr[6]),
        .Q(\timeout_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[7] 
       (.C(drpclk_in),
        .CE(\timeout_cntr[7]_i_1_n_0 ),
        .D(timeout_cntr[7]),
        .Q(\timeout_cntr_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hDF00)) 
    \we[2]_i_1 
       (.I0(\idx_reg_n_0_[1] ),
        .I1(\idx_reg_n_0_[0] ),
        .I2(done_reg_n_0),
        .I3(cal_on_tx_drpwe_out),
        .O(\we[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[2] 
       (.C(drpclk_in),
        .CE(we),
        .D(\we[2]_i_1_n_0 ),
        .Q(\we_reg_n_0_[2] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0012)) 
    wr_i_1
       (.I0(arb_state[1]),
        .I1(arb_state[2]),
        .I2(arb_state[0]),
        .I3(arb_state[3]),
        .O(rd));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    wr_i_2
       (.I0(arb_state[1]),
        .I1(\we_reg_n_0_[2] ),
        .I2(\idx_reg_n_0_[1] ),
        .I3(en),
        .O(wr));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(rd),
        .D(wr),
        .Q(wr_reg_n_0),
        .R(drprst_in_sync));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_gthe4_channel" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gthe4_channel
   (in0,
    \gen_gtwizard_gthe4.drprdy_int ,
    gthtxn_out,
    gthtxp_out,
    \gen_gtwizard_gthe4.gtpowergood_int ,
    rxcdrlock_out,
    rxoutclk_out,
    rxoutclkpcs_out,
    gtwiz_userclk_rx_active_out,
    rxresetdone_out,
    txoutclk_out,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ,
    txresetdone_out,
    gtwiz_userdata_rx_out,
    D,
    rxctrl0_out,
    rxctrl1_out,
    rxclkcorcnt_out,
    txbufstatus_out,
    rxbufstatus_out,
    rxctrl2_out,
    rxctrl3_out,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ,
    drpclk_in,
    DEN_O,
    DWE_O,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ,
    \gen_gtwizard_gthe4.gttxreset_int ,
    rxmcommaalignen_in,
    \gen_gtwizard_gthe4.rxprogdivreset_int ,
    RXRATE,
    \gen_gtwizard_gthe4.rxuserrdy_int ,
    rxusrclk_in,
    txelecidle_in,
    \gen_gtwizard_gthe4.txprogdivreset_ch_int ,
    \gen_gtwizard_gthe4.txuserrdy_int ,
    gtwiz_userdata_tx_in,
    Q,
    txctrl0_in,
    txctrl1_in,
    RXPD,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ,
    txctrl2_in,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output in0;
  output \gen_gtwizard_gthe4.drprdy_int ;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output \gen_gtwizard_gthe4.gtpowergood_int ;
  output [0:0]rxcdrlock_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxoutclkpcs_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  output [0:0]rxresetdone_out;
  output [0:0]txoutclk_out;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ;
  output [0:0]txresetdone_out;
  output [15:0]gtwiz_userdata_rx_out;
  output [15:0]D;
  output [1:0]rxctrl0_out;
  output [1:0]rxctrl1_out;
  output [1:0]rxclkcorcnt_out;
  output [0:0]txbufstatus_out;
  output [0:0]rxbufstatus_out;
  output [1:0]rxctrl2_out;
  output [1:0]rxctrl3_out;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ;
  input \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ;
  input \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ;
  input [0:0]drpclk_in;
  input DEN_O;
  input DWE_O;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtrefclk0_in;
  input \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  input \gen_gtwizard_gthe4.gttxreset_int ;
  input [0:0]rxmcommaalignen_in;
  input \gen_gtwizard_gthe4.rxprogdivreset_int ;
  input [0:0]RXRATE;
  input \gen_gtwizard_gthe4.rxuserrdy_int ;
  input [0:0]rxusrclk_in;
  input [0:0]txelecidle_in;
  input \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  input \gen_gtwizard_gthe4.txuserrdy_int ;
  input [15:0]gtwiz_userdata_tx_in;
  input [15:0]Q;
  input [1:0]txctrl0_in;
  input [1:0]txctrl1_in;
  input [0:0]RXPD;
  input [2:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ;
  input [1:0]txctrl2_in;
  input [6:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5 ;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire [15:0]D;
  wire DEN_O;
  wire DWE_O;
  wire [15:0]Q;
  wire [0:0]RXPD;
  wire [0:0]RXRATE;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.drprdy_int ;
  wire \gen_gtwizard_gthe4.gtpowergood_int ;
  wire \gen_gtwizard_gthe4.gttxreset_int ;
  wire \gen_gtwizard_gthe4.rxprogdivreset_int ;
  wire \gen_gtwizard_gthe4.rxuserrdy_int ;
  wire \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  wire \gen_gtwizard_gthe4.txuserrdy_int ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ;
  wire [2:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ;
  wire [6:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99 ;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_userclk_rx_active_out;
  wire [15:0]gtwiz_userdata_rx_out;
  wire [15:0]gtwiz_userdata_tx_in;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire [0:0]rxbufstatus_out;
  wire [0:0]rxcdrlock_out;
  wire [1:0]rxclkcorcnt_out;
  wire [1:0]rxctrl0_out;
  wire [1:0]rxctrl1_out;
  wire [1:0]rxctrl2_out;
  wire [1:0]rxctrl3_out;
  wire [0:0]rxmcommaalignen_in;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxoutclkpcs_out;
  wire [0:0]rxresetdone_out;
  wire [0:0]rxusrclk_in;
  wire [0:0]txbufstatus_out;
  wire [1:0]txctrl0_in;
  wire [1:0]txctrl1_in;
  wire [1:0]txctrl2_in;
  wire [0:0]txelecidle_in;
  wire [0:0]txoutclk_out;
  wire [0:0]txresetdone_out;
  wire xlnx_opt_;
  wire xlnx_opt__1;

  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(txoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(\gen_gtwizard_gthe4.gtpowergood_int ),
        .O(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ));
  (* box_type = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(2),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h3C3C),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0080),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(15),
    .CLK_COR_MIN_LAT(12),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0110111100),
    .CLK_COR_SEQ_1_2(10'b0001010000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0110111100),
    .CLK_COR_SEQ_2_2(10'b0010110101),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("TRUE"),
    .CLK_COR_SEQ_LEN(2),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h0023),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h3),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(0),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0249),
    .RXCDR_CFG2_GEN2(10'h249),
    .RXCDR_CFG2_GEN3(16'h0249),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(4),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h1300),
    .RXPI_CFG1(16'b0000000011111101),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b0),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b1),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(5),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0100),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b0110),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(4),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h03DF),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(5),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0201),
    .TX_PI_BIASSET(0),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("CPLL"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319 }),
        .BUFGTDIV({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380 }),
        .BUFGTRESET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(in0),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ),
        .CPLLREFCLKLOST(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222 }),
        .DMONITOROUTCLK(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5 [5]}),
        .DRPCLK(drpclk_in),
        .DRPDI(Q),
        .DRPDO(D),
        .DRPEN(DEN_O),
        .DRPRDY(\gen_gtwizard_gthe4.drprdy_int ),
        .DRPRST(1'b0),
        .DRPWE(DWE_O),
        .EYESCANDATAERROR(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(gthrxn_in),
        .GTHRXP(gthrxp_in),
        .GTHTXN(gthtxn_out),
        .GTHTXP(gthtxp_out),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int ),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(\gen_gtwizard_gthe4.gttxreset_int ),
        .GTTXRESETSEL(1'b0),
        .INCPCTRL(1'b0),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304 }),
        .PCIERATEQPLLRESET({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254 }),
        .PHYSTATUS(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270 }),
        .POWERPRESENT(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(1'b0),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(1'b0),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b1),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325 }),
        .RXBYTEISALIGNED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(rxcdrlock_out),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT(rxclkcorcnt_out),
        .RXCOMINITDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284 ,rxctrl0_out}),
        .RXCTRL1({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300 ,rxctrl1_out}),
        .RXCTRL2({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345 ,rxctrl2_out}),
        .RXCTRL3({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353 ,rxctrl3_out}),
        .RXDATA({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190 ,gtwiz_userdata_rx_out}),
        .RXDATAEXTENDRSVD({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363 }),
        .RXDATAVALID({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310 }),
        .RXDFEAGCCTRL({1'b0,1'b1}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339 }),
        .RXHEADERVALID({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(rxmcommaalignen_in),
        .RXMONITOROUT({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(rxoutclkpcs_out),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(rxmcommaalignen_in),
        .RXPCSRESET(1'b0),
        .RXPD({RXPD,RXPD}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPHOVRDEN(1'b0),
        .RXPLLCLKSEL({1'b0,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(gtwiz_userclk_rx_active_out),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .RXQPIEN(1'b0),
        .RXQPISENN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51 ),
        .RXQPISENP(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRATE({1'b0,1'b0,RXRATE}),
        .RXRATEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53 ),
        .RXRATEMODE(RXRATE),
        .RXRECCLKOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54 ),
        .RXRESETDONE(rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSTARTOFSEQ({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314 }),
        .RXSTATUS({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61 ),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(\gen_gtwizard_gthe4.rxuserrdy_int ),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b1),
        .TXBUFSTATUS({txbufstatus_out,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316 }),
        .TXCOMFINISH(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67 ),
        .TXOUTCLKPCS(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68 ),
        .TXOUTCLKSEL(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ),
        .TXPCSRESET(1'b0),
        .TXPD({txelecidle_in,txelecidle_in}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPLLCLKSEL({1'b0,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71 ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ),
        .TXPROGDIVRESET(\gen_gtwizard_gthe4.txprogdivreset_ch_int ),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73 ),
        .TXQPISENP(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74 ),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75 ),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(txresetdone_out),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78 ),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(\gen_gtwizard_gthe4.txuserrdy_int ),
        .TXUSRCLK(rxusrclk_in),
        .TXUSRCLK2(rxusrclk_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal
   (\gen_gtwizard_gthe4.txprogdivreset_ch_int ,
    cpllpd_int_reg,
    cpllreset_int_reg,
    USER_CPLLLOCK_OUT_reg,
    rst_in0,
    Q,
    DEN_O,
    DWE_O,
    DADDR_O,
    DI_O,
    in0,
    i_in_meta_reg,
    i_in_meta_reg_0,
    txoutclk_out,
    drpclk_in,
    RESET_IN,
    DO_I,
    \gen_gtwizard_gthe4.drprdy_int ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  output cpllpd_int_reg;
  output cpllreset_int_reg;
  output USER_CPLLLOCK_OUT_reg;
  output rst_in0;
  output [2:0]Q;
  output DEN_O;
  output DWE_O;
  output [6:0]DADDR_O;
  output [15:0]DI_O;
  input in0;
  input i_in_meta_reg;
  input i_in_meta_reg_0;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input RESET_IN;
  input [15:0]DO_I;
  input \gen_gtwizard_gthe4.drprdy_int ;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire [6:0]DADDR_O;
  wire DEN_O;
  wire [15:0]DI_O;
  wire [15:0]DO_I;
  wire DWE_O;
  wire [2:0]Q;
  wire RESET_IN;
  wire USER_CPLLLOCK_OUT_reg;
  wire [17:1]\U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg ;
  wire [15:0]cal_on_tx_dout;
  wire cal_on_tx_drdy;
  wire [7:1]cal_on_tx_drpaddr_out;
  wire [15:0]cal_on_tx_drpdi_out;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in_sync;
  wire cpllpd_int_reg;
  wire cpllreset_int_reg;
  wire [0:0]drpclk_in;
  wire drprst_in_sync;
  wire \gen_gtwizard_gthe4.drprdy_int ;
  wire \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  wire gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i_n_24;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_10 ;
  wire \i_/i_/i__carry__0_n_11 ;
  wire \i_/i_/i__carry__0_n_12 ;
  wire \i_/i_/i__carry__0_n_13 ;
  wire \i_/i_/i__carry__0_n_14 ;
  wire \i_/i_/i__carry__0_n_15 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__0_n_8 ;
  wire \i_/i_/i__carry__0_n_9 ;
  wire \i_/i_/i__carry__1_n_14 ;
  wire \i_/i_/i__carry__1_n_15 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_10 ;
  wire \i_/i_/i__carry_n_11 ;
  wire \i_/i_/i__carry_n_12 ;
  wire \i_/i_/i__carry_n_13 ;
  wire \i_/i_/i__carry_n_14 ;
  wire \i_/i_/i__carry_n_15 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire \i_/i_/i__carry_n_8 ;
  wire \i_/i_/i__carry_n_9 ;
  wire i_in_meta_reg;
  wire i_in_meta_reg_0;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire rst_in0;
  wire [0:0]txoutclk_out;
  wire [7:1]\NLW_i_/i_/i__carry__1_CO_UNCONNECTED ;
  wire [7:2]\NLW_i_/i_/i__carry__1_O_UNCONNECTED ;

  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_19 bit_synchronizer_drprst_inst
       (.drpclk_in(drpclk_in),
        .drprst_in_sync(drprst_in_sync));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gte4_drp_arb gtwizard_ultrascale_v1_7_13_gte4_drp_arb_i
       (.DADDR_O(DADDR_O),
        .DEN_O(DEN_O),
        .DI_O(DI_O),
        .DO_I(DO_I),
        .DWE_O(DWE_O),
        .Q(cal_on_tx_dout),
        .\addr_i_reg[27]_0 (cal_on_tx_drpaddr_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\data_i_reg[47]_0 (cal_on_tx_drpdi_out),
        .drpclk_in(drpclk_in),
        .drprst_in_sync(drprst_in_sync),
        .\gen_gtwizard_gthe4.drprdy_int (\gen_gtwizard_gthe4.drprdy_int ));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i
       (.D(\U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg ),
        .O({\i_/i_/i__carry_n_8 ,\i_/i_/i__carry_n_9 ,\i_/i_/i__carry_n_10 ,\i_/i_/i__carry_n_11 ,\i_/i_/i__carry_n_12 ,\i_/i_/i__carry_n_13 ,\i_/i_/i__carry_n_14 ,\i_/i_/i__carry_n_15 }),
        .Q(cal_on_tx_dout),
        .S(gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i_n_24),
        .USER_CPLLLOCK_OUT_reg_0(USER_CPLLLOCK_OUT_reg),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .cpllpd_int_reg_0(cpllpd_int_reg),
        .cpllreset_int_reg_0(cpllreset_int_reg),
        .\daddr_reg[7]_0 (cal_on_tx_drpaddr_out),
        .\di_reg[15]_0 (cal_on_tx_drpdi_out),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.txprogdivreset_ch_int (\gen_gtwizard_gthe4.txprogdivreset_ch_int ),
        .i_in_meta_reg(i_in_meta_reg),
        .i_in_meta_reg_0(i_in_meta_reg_0),
        .in0(in0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 (Q),
        .rst_in0(rst_in0),
        .\testclk_cnt_reg[15] ({\i_/i_/i__carry__0_n_8 ,\i_/i_/i__carry__0_n_9 ,\i_/i_/i__carry__0_n_10 ,\i_/i_/i__carry__0_n_11 ,\i_/i_/i__carry__0_n_12 ,\i_/i_/i__carry__0_n_13 ,\i_/i_/i__carry__0_n_14 ,\i_/i_/i__carry__0_n_15 }),
        .\testclk_cnt_reg[17] ({\i_/i_/i__carry__1_n_14 ,\i_/i_/i__carry__1_n_15 }),
        .txoutclk_out(txoutclk_out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 ,\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i__carry_n_8 ,\i_/i_/i__carry_n_9 ,\i_/i_/i__carry_n_10 ,\i_/i_/i__carry_n_11 ,\i_/i_/i__carry_n_12 ,\i_/i_/i__carry_n_13 ,\i_/i_/i__carry_n_14 ,\i_/i_/i__carry_n_15 }),
        .S({\U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg [7:1],gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx_i_n_24}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 ,\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_8 ,\i_/i_/i__carry__0_n_9 ,\i_/i_/i__carry__0_n_10 ,\i_/i_/i__carry__0_n_11 ,\i_/i_/i__carry__0_n_12 ,\i_/i_/i__carry__0_n_13 ,\i_/i_/i__carry__0_n_14 ,\i_/i_/i__carry__0_n_15 }),
        .S(\U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg [15:8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_/i_/i__carry__1_CO_UNCONNECTED [7:1],\i_/i_/i__carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_/i_/i__carry__1_O_UNCONNECTED [7:2],\i_/i_/i__carry__1_n_14 ,\i_/i_/i__carry__1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg [17:16]}));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_20 reset_synchronizer_resetin_rx_inst
       (.drpclk_in(drpclk_in));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_21 reset_synchronizer_resetin_tx_inst
       (.RESET_IN(RESET_IN),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .drpclk_in(drpclk_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_freq_counter" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_freq_counter
   (done_o_reg_0,
    D,
    rst_in_out_reg,
    rst_in_out_reg_0,
    S,
    done_o_reg_1,
    DI,
    \freq_cnt_o_reg[16]_0 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[14]_0 ,
    \freq_cnt_o_reg[0]_0 ,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[16]_1 ,
    drpclk_in,
    \state_reg[1]_0 ,
    txoutclkmon,
    O,
    \testclk_cnt_reg[15]_0 ,
    \testclk_cnt_reg[17]_0 ,
    cal_on_tx_reset_in_sync,
    \repeat_ctr_reg[3] ,
    CO,
    \repeat_ctr_reg[3]_0 ,
    Q,
    cal_fail_store_reg,
    cal_fail_store__0,
    \cpll_cal_state_reg[21] ,
    cal_fail_store_reg_0,
    cal_fail_store_reg_1,
    \cpll_cal_state_reg[13] ,
    \cpll_cal_state_reg[13]_0 ,
    \cpll_cal_state_reg[13]_1 ,
    \cpll_cal_state_reg[13]_2 );
  output done_o_reg_0;
  output [16:0]D;
  output rst_in_out_reg;
  output rst_in_out_reg_0;
  output [0:0]S;
  output [1:0]done_o_reg_1;
  output [5:0]DI;
  output [7:0]\freq_cnt_o_reg[16]_0 ;
  output [6:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[14]_0 ;
  output \freq_cnt_o_reg[0]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[16]_1 ;
  input [0:0]drpclk_in;
  input \state_reg[1]_0 ;
  input txoutclkmon;
  input [7:0]O;
  input [7:0]\testclk_cnt_reg[15]_0 ;
  input [1:0]\testclk_cnt_reg[17]_0 ;
  input cal_on_tx_reset_in_sync;
  input \repeat_ctr_reg[3] ;
  input [0:0]CO;
  input [0:0]\repeat_ctr_reg[3]_0 ;
  input [5:0]Q;
  input cal_fail_store_reg;
  input cal_fail_store__0;
  input [0:0]\cpll_cal_state_reg[21] ;
  input cal_fail_store_reg_0;
  input cal_fail_store_reg_1;
  input \cpll_cal_state_reg[13] ;
  input \cpll_cal_state_reg[13]_0 ;
  input \cpll_cal_state_reg[13]_1 ;
  input \cpll_cal_state_reg[13]_2 ;

  wire [0:0]CO;
  wire [16:0]D;
  wire [5:0]DI;
  wire [7:0]O;
  wire [5:0]Q;
  wire [0:0]S;
  wire cal_fail_store__0;
  wire cal_fail_store_i_2_n_0;
  wire cal_fail_store_i_3_n_0;
  wire cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire cal_fail_store_reg_1;
  wire cal_on_tx_reset_in_sync;
  wire clear;
  wire \cpll_cal_state[21]_i_2_n_0 ;
  wire \cpll_cal_state_reg[13] ;
  wire \cpll_cal_state_reg[13]_0 ;
  wire \cpll_cal_state_reg[13]_1 ;
  wire \cpll_cal_state_reg[13]_2 ;
  wire [0:0]\cpll_cal_state_reg[21] ;
  wire done_o_reg_0;
  wire [1:0]done_o_reg_1;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1_n_0 ;
  wire \freq_cnt_o_reg[0]_0 ;
  wire [7:0]\freq_cnt_o_reg[14]_0 ;
  wire [6:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[16]_0 ;
  wire [0:0]\freq_cnt_o_reg[16]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire \freq_cnt_o_reg_n_0_[0] ;
  wire \freq_cnt_o_reg_n_0_[10] ;
  wire \freq_cnt_o_reg_n_0_[12] ;
  wire \freq_cnt_o_reg_n_0_[13] ;
  wire \freq_cnt_o_reg_n_0_[14] ;
  wire \freq_cnt_o_reg_n_0_[15] ;
  wire \freq_cnt_o_reg_n_0_[16] ;
  wire \freq_cnt_o_reg_n_0_[17] ;
  wire \freq_cnt_o_reg_n_0_[1] ;
  wire \freq_cnt_o_reg_n_0_[2] ;
  wire \freq_cnt_o_reg_n_0_[3] ;
  wire \freq_cnt_o_reg_n_0_[4] ;
  wire \freq_cnt_o_reg_n_0_[5] ;
  wire \freq_cnt_o_reg_n_0_[6] ;
  wire \freq_cnt_o_reg_n_0_[7] ;
  wire \freq_cnt_o_reg_n_0_[8] ;
  wire \freq_cnt_o_reg_n_0_[9] ;
  wire \hold_clk[2]_i_1_n_0 ;
  wire \hold_clk[5]_i_1_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in__0;
  wire [15:1]p_0_in__1;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_4;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_4;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1_n_0 ;
  wire [15:0]refclk_cnt_reg;
  wire \repeat_ctr[3]_i_4_n_0 ;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]\repeat_ctr_reg[3]_0 ;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire rst_in_out_reg_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[3]_i_1_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire \state[4]_i_1_n_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0_n_0;
  wire [0:0]testclk_cnt_reg;
  wire [7:0]\testclk_cnt_reg[15]_0 ;
  wire [1:0]\testclk_cnt_reg[17]_0 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire txoutclkmon;
  wire [7:6]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    cal_fail_store_i_1
       (.I0(cal_fail_store_i_2_n_0),
        .I1(cal_on_tx_reset_in_sync),
        .I2(cal_fail_store_i_3_n_0),
        .I3(cal_fail_store_reg),
        .I4(Q[5]),
        .I5(cal_fail_store__0),
        .O(rst_in_out_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    cal_fail_store_i_2
       (.I0(CO),
        .I1(\repeat_ctr_reg[3]_0 ),
        .O(cal_fail_store_i_2_n_0));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    cal_fail_store_i_3
       (.I0(cal_fail_store_reg_0),
        .I1(cal_fail_store_reg_1),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_0 ),
        .I4(Q[3]),
        .I5(done_o_reg_0),
        .O(cal_fail_store_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_1
       (.I0(\freq_cnt_o_reg_n_0_[0] ),
        .I1(\freq_cnt_o_reg_n_0_[1] ),
        .O(\freq_cnt_o_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    cpll_cal_state2_carry_i_10
       (.I0(\freq_cnt_o_reg_n_0_[13] ),
        .I1(\freq_cnt_o_reg_n_0_[12] ),
        .O(\freq_cnt_o_reg[16]_0 [5]));
  LUT2 #(
    .INIT(4'h2)) 
    cpll_cal_state2_carry_i_11
       (.I0(\freq_cnt_o_reg_n_0_[10] ),
        .I1(\freq_cnt_o_reg[15]_0 [4]),
        .O(\freq_cnt_o_reg[16]_0 [4]));
  LUT2 #(
    .INIT(4'h8)) 
    cpll_cal_state2_carry_i_12
       (.I0(\freq_cnt_o_reg_n_0_[9] ),
        .I1(\freq_cnt_o_reg_n_0_[8] ),
        .O(\freq_cnt_o_reg[16]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    cpll_cal_state2_carry_i_13
       (.I0(\freq_cnt_o_reg_n_0_[6] ),
        .I1(\freq_cnt_o_reg_n_0_[7] ),
        .O(\freq_cnt_o_reg[16]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    cpll_cal_state2_carry_i_14
       (.I0(\freq_cnt_o_reg_n_0_[5] ),
        .I1(\freq_cnt_o_reg_n_0_[4] ),
        .O(\freq_cnt_o_reg[16]_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    cpll_cal_state2_carry_i_15
       (.I0(\freq_cnt_o_reg_n_0_[2] ),
        .I1(\freq_cnt_o_reg_n_0_[3] ),
        .O(\freq_cnt_o_reg[16]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    cpll_cal_state2_carry_i_2
       (.I0(\freq_cnt_o_reg_n_0_[13] ),
        .O(DI[5]));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_3
       (.I0(\freq_cnt_o_reg_n_0_[10] ),
        .I1(\freq_cnt_o_reg[15]_0 [4]),
        .O(DI[4]));
  LUT2 #(
    .INIT(4'h7)) 
    cpll_cal_state2_carry_i_4
       (.I0(\freq_cnt_o_reg_n_0_[8] ),
        .I1(\freq_cnt_o_reg_n_0_[9] ),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_5
       (.I0(\freq_cnt_o_reg_n_0_[6] ),
        .I1(\freq_cnt_o_reg_n_0_[7] ),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h7)) 
    cpll_cal_state2_carry_i_6
       (.I0(\freq_cnt_o_reg_n_0_[4] ),
        .I1(\freq_cnt_o_reg_n_0_[5] ),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_7
       (.I0(\freq_cnt_o_reg_n_0_[2] ),
        .I1(\freq_cnt_o_reg_n_0_[3] ),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_8
       (.I0(\freq_cnt_o_reg_n_0_[16] ),
        .I1(\freq_cnt_o_reg_n_0_[17] ),
        .O(\freq_cnt_o_reg[16]_0 [7]));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_9
       (.I0(\freq_cnt_o_reg_n_0_[14] ),
        .I1(\freq_cnt_o_reg_n_0_[15] ),
        .O(\freq_cnt_o_reg[16]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \cpll_cal_state[13]_i_1 
       (.I0(\cpll_cal_state_reg[13] ),
        .I1(Q[2]),
        .I2(\cpll_cal_state[21]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(done_o_reg_0),
        .I5(Q[1]),
        .O(done_o_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \cpll_cal_state[21]_i_1 
       (.I0(done_o_reg_0),
        .I1(Q[3]),
        .I2(\cpll_cal_state[21]_i_2_n_0 ),
        .I3(\cpll_cal_state_reg[21] ),
        .I4(Q[4]),
        .O(done_o_reg_1[1]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \cpll_cal_state[21]_i_2 
       (.I0(\repeat_ctr_reg[3]_0 ),
        .I1(CO),
        .I2(\cpll_cal_state_reg[13]_0 ),
        .I3(\cpll_cal_state_reg[13]_1 ),
        .I4(\cpll_cal_state_reg[13]_2 ),
        .I5(cal_fail_store_reg_0),
        .O(\cpll_cal_state[21]_i_2_n_0 ));
  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\state_reg[1]_0 ),
        .D(\state_reg_n_0_[4] ),
        .Q(done_o_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1 
       (.I0(p_1_in),
        .I1(\state_reg[1]_0 ),
        .O(\freq_cnt_o[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg),
        .Q(\freq_cnt_o_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[9]),
        .Q(\freq_cnt_o_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[10]),
        .Q(\freq_cnt_o_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[11]),
        .Q(\freq_cnt_o_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[12]),
        .Q(\freq_cnt_o_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[13]),
        .Q(\freq_cnt_o_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[14]),
        .Q(\freq_cnt_o_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[15]),
        .Q(\freq_cnt_o_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[16]),
        .Q(\freq_cnt_o_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[0]),
        .Q(\freq_cnt_o_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[1]),
        .Q(\freq_cnt_o_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[2]),
        .Q(\freq_cnt_o_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[3]),
        .Q(\freq_cnt_o_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[4]),
        .Q(\freq_cnt_o_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[5]),
        .Q(\freq_cnt_o_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[6]),
        .Q(\freq_cnt_o_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[7]),
        .Q(\freq_cnt_o_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[8]),
        .Q(\freq_cnt_o_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in__0[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in__0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1
       (.I0(\freq_cnt_o_reg_n_0_[17] ),
        .I1(\freq_cnt_o_reg_n_0_[16] ),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_2
       (.I0(\freq_cnt_o_reg_n_0_[16] ),
        .I1(\freq_cnt_o_reg_n_0_[17] ),
        .O(\freq_cnt_o_reg[16]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(testclk_cnt_reg),
        .O(S));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_10
       (.I0(\freq_cnt_o_reg_n_0_[9] ),
        .I1(\freq_cnt_o_reg_n_0_[8] ),
        .O(\freq_cnt_o_reg[14]_0 [4]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_11
       (.I0(\freq_cnt_o_reg_n_0_[7] ),
        .I1(\freq_cnt_o_reg_n_0_[6] ),
        .O(\freq_cnt_o_reg[14]_0 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_12
       (.I0(\freq_cnt_o_reg_n_0_[5] ),
        .I1(\freq_cnt_o_reg_n_0_[4] ),
        .O(\freq_cnt_o_reg[14]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_13
       (.I0(\freq_cnt_o_reg_n_0_[2] ),
        .I1(\freq_cnt_o_reg_n_0_[3] ),
        .O(\freq_cnt_o_reg[14]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_14
       (.I0(\freq_cnt_o_reg_n_0_[0] ),
        .I1(\freq_cnt_o_reg_n_0_[1] ),
        .O(\freq_cnt_o_reg[14]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1__0
       (.I0(\freq_cnt_o_reg_n_0_[15] ),
        .I1(\freq_cnt_o_reg_n_0_[14] ),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_2
       (.I0(\freq_cnt_o_reg_n_0_[13] ),
        .I1(\freq_cnt_o_reg_n_0_[12] ),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_3
       (.I0(\freq_cnt_o_reg_n_0_[9] ),
        .I1(\freq_cnt_o_reg_n_0_[8] ),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_4
       (.I0(\freq_cnt_o_reg_n_0_[6] ),
        .I1(\freq_cnt_o_reg_n_0_[7] ),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_5
       (.I0(\freq_cnt_o_reg_n_0_[5] ),
        .I1(\freq_cnt_o_reg_n_0_[4] ),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_6
       (.I0(\freq_cnt_o_reg_n_0_[1] ),
        .I1(\freq_cnt_o_reg_n_0_[0] ),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7
       (.I0(\freq_cnt_o_reg_n_0_[14] ),
        .I1(\freq_cnt_o_reg_n_0_[15] ),
        .O(\freq_cnt_o_reg[14]_0 [7]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_8
       (.I0(\freq_cnt_o_reg_n_0_[13] ),
        .I1(\freq_cnt_o_reg_n_0_[12] ),
        .O(\freq_cnt_o_reg[14]_0 [6]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_9
       (.I0(\freq_cnt_o_reg_n_0_[10] ),
        .I1(\freq_cnt_o_reg[15]_0 [4]),
        .O(\freq_cnt_o_reg[14]_0 [5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,refclk_cnt0_carry_n_4,refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__1[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,refclk_cnt0_carry__0_n_4,refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__1[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1 
       (.I0(refclk_cnt_reg[0]),
        .O(\refclk_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1_n_0 ),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \repeat_ctr[3]_i_1 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(\repeat_ctr_reg[3] ),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_0 ),
        .I4(\repeat_ctr[3]_i_4_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \repeat_ctr[3]_i_4 
       (.I0(done_o_reg_0),
        .I1(Q[3]),
        .O(\repeat_ctr[3]_i_4_n_0 ));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_28 reset_synchronizer_testclk_rst_inst
       (.out(testclk_rst),
        .rst_in_out(rst_in_out),
        .txoutclkmon(txoutclkmon));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4_n_0 ),
        .I5(\state[2]_i_5_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .PRE(\state_reg[1]_0 ),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\state_reg[1]_0 ),
        .D(\state[1]_i_1_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\state_reg[1]_0 ),
        .D(\state[2]_i_1_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\state_reg[1]_0 ),
        .D(\state[3]_i_1_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\state_reg[1]_0 ),
        .D(\state[4]_i_1_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[0]),
        .Q(testclk_cnt_reg));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [2]),
        .Q(D[9]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [3]),
        .Q(D[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [4]),
        .Q(D[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [5]),
        .Q(D[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [6]),
        .Q(D[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [7]),
        .Q(D[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[17]_0 [0]),
        .Q(D[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[17]_0 [1]),
        .Q(D[16]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[1]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[2]),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[3]),
        .Q(D[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[4]),
        .Q(D[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[5]),
        .Q(D[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[6]),
        .Q(D[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[7]),
        .Q(D[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [0]),
        .Q(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [1]),
        .Q(D[8]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_tx
   (\gen_gtwizard_gthe4.txprogdivreset_ch_int ,
    cpllpd_int_reg_0,
    cpllreset_int_reg_0,
    USER_CPLLLOCK_OUT_reg_0,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    D,
    rst_in0,
    S,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ,
    \daddr_reg[7]_0 ,
    \di_reg[15]_0 ,
    in0,
    i_in_meta_reg,
    i_in_meta_reg_0,
    txoutclk_out,
    drpclk_in,
    cal_on_tx_reset_in_sync,
    O,
    \testclk_cnt_reg[15] ,
    \testclk_cnt_reg[17] ,
    Q,
    cal_on_tx_drdy,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  output cpllpd_int_reg_0;
  output cpllreset_int_reg_0;
  output USER_CPLLLOCK_OUT_reg_0;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output [16:0]D;
  output rst_in0;
  output [0:0]S;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  output [6:0]\daddr_reg[7]_0 ;
  output [15:0]\di_reg[15]_0 ;
  input in0;
  input i_in_meta_reg;
  input i_in_meta_reg_0;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input cal_on_tx_reset_in_sync;
  input [7:0]O;
  input [7:0]\testclk_cnt_reg[15] ;
  input [1:0]\testclk_cnt_reg[17] ;
  input [15:0]Q;
  input cal_on_tx_drdy;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const0> ;
  wire \<const1> ;
  wire [16:0]D;
  wire [7:0]O;
  wire [15:0]Q;
  wire [0:0]S;
  wire USER_CPLLLOCK_OUT_reg_0;
  wire U_TXOUTCLK_FREQ_COUNTER_n_0;
  wire U_TXOUTCLK_FREQ_COUNTER_n_18;
  wire U_TXOUTCLK_FREQ_COUNTER_n_19;
  wire U_TXOUTCLK_FREQ_COUNTER_n_23;
  wire U_TXOUTCLK_FREQ_COUNTER_n_24;
  wire U_TXOUTCLK_FREQ_COUNTER_n_25;
  wire U_TXOUTCLK_FREQ_COUNTER_n_26;
  wire U_TXOUTCLK_FREQ_COUNTER_n_27;
  wire U_TXOUTCLK_FREQ_COUNTER_n_28;
  wire U_TXOUTCLK_FREQ_COUNTER_n_29;
  wire U_TXOUTCLK_FREQ_COUNTER_n_30;
  wire U_TXOUTCLK_FREQ_COUNTER_n_31;
  wire U_TXOUTCLK_FREQ_COUNTER_n_32;
  wire U_TXOUTCLK_FREQ_COUNTER_n_33;
  wire U_TXOUTCLK_FREQ_COUNTER_n_34;
  wire U_TXOUTCLK_FREQ_COUNTER_n_35;
  wire U_TXOUTCLK_FREQ_COUNTER_n_36;
  wire U_TXOUTCLK_FREQ_COUNTER_n_37;
  wire U_TXOUTCLK_FREQ_COUNTER_n_38;
  wire U_TXOUTCLK_FREQ_COUNTER_n_39;
  wire U_TXOUTCLK_FREQ_COUNTER_n_40;
  wire U_TXOUTCLK_FREQ_COUNTER_n_41;
  wire U_TXOUTCLK_FREQ_COUNTER_n_42;
  wire U_TXOUTCLK_FREQ_COUNTER_n_43;
  wire U_TXOUTCLK_FREQ_COUNTER_n_44;
  wire U_TXOUTCLK_FREQ_COUNTER_n_45;
  wire U_TXOUTCLK_FREQ_COUNTER_n_46;
  wire U_TXOUTCLK_FREQ_COUNTER_n_47;
  wire U_TXOUTCLK_FREQ_COUNTER_n_48;
  wire U_TXOUTCLK_FREQ_COUNTER_n_49;
  wire U_TXOUTCLK_FREQ_COUNTER_n_50;
  wire U_TXOUTCLK_FREQ_COUNTER_n_51;
  wire U_TXOUTCLK_FREQ_COUNTER_n_52;
  wire U_TXOUTCLK_FREQ_COUNTER_n_53;
  wire U_TXOUTCLK_FREQ_COUNTER_n_54;
  wire bit_synchronizer_cplllock_inst_n_0;
  wire bit_synchronizer_cplllock_inst_n_1;
  wire bit_synchronizer_txoutclksel_inst0_n_0;
  wire bit_synchronizer_txoutclksel_inst1_n_0;
  wire bit_synchronizer_txoutclksel_inst2_n_0;
  wire bit_synchronizer_txprgdivresetdone_inst_n_0;
  wire bit_synchronizer_txprogdivreset_inst_n_0;
  wire cal_fail_store__0;
  wire cal_fail_store_i_4_n_0;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in_sync;
  wire cpll_cal_state2;
  wire cpll_cal_state26_in;
  wire cpll_cal_state2_carry_n_1;
  wire cpll_cal_state2_carry_n_2;
  wire cpll_cal_state2_carry_n_3;
  wire cpll_cal_state2_carry_n_4;
  wire cpll_cal_state2_carry_n_5;
  wire cpll_cal_state2_carry_n_6;
  wire cpll_cal_state2_carry_n_7;
  wire \cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [31:1]cpll_cal_state7_out;
  wire \cpll_cal_state_reg_n_0_[0] ;
  wire \cpll_cal_state_reg_n_0_[12] ;
  wire \cpll_cal_state_reg_n_0_[27] ;
  wire \cpll_cal_state_reg_n_0_[28] ;
  wire \cpll_cal_state_reg_n_0_[29] ;
  wire \cpll_cal_state_reg_n_0_[30] ;
  wire \cpll_cal_state_reg_n_0_[31] ;
  wire cpllpd_int_i_1_n_0;
  wire cpllpd_int_reg_0;
  wire cpllreset_int_i_1_n_0;
  wire cpllreset_int_reg_0;
  wire [7:1]daddr0_in;
  wire \daddr[4]_i_2_n_0 ;
  wire \daddr[5]_i_1__0_n_0 ;
  wire \daddr[5]_i_2_n_0 ;
  wire \daddr[6]_i_1__0_n_0 ;
  wire \daddr[6]_i_2_n_0 ;
  wire \daddr[7]_i_1__0_n_0 ;
  wire \daddr[7]_i_3_n_0 ;
  wire [6:0]\daddr_reg[7]_0 ;
  wire den_i_1_n_0;
  wire \di_msk[0]_i_1_n_0 ;
  wire \di_msk[10]_i_1_n_0 ;
  wire \di_msk[11]_i_1_n_0 ;
  wire \di_msk[12]_i_1_n_0 ;
  wire \di_msk[12]_i_2_n_0 ;
  wire \di_msk[12]_i_3_n_0 ;
  wire \di_msk[13]_i_1_n_0 ;
  wire \di_msk[13]_i_2_n_0 ;
  wire \di_msk[14]_i_1_n_0 ;
  wire \di_msk[14]_i_2_n_0 ;
  wire \di_msk[15]_i_1_n_0 ;
  wire \di_msk[15]_i_2_n_0 ;
  wire \di_msk[15]_i_3_n_0 ;
  wire \di_msk[15]_i_4_n_0 ;
  wire \di_msk[1]_i_1_n_0 ;
  wire \di_msk[1]_i_2_n_0 ;
  wire \di_msk[2]_i_1_n_0 ;
  wire \di_msk[3]_i_1_n_0 ;
  wire \di_msk[4]_i_1_n_0 ;
  wire \di_msk[5]_i_1_n_0 ;
  wire \di_msk[5]_i_2_n_0 ;
  wire \di_msk[6]_i_1_n_0 ;
  wire \di_msk[6]_i_2_n_0 ;
  wire \di_msk[7]_i_1_n_0 ;
  wire \di_msk[8]_i_1_n_0 ;
  wire \di_msk[9]_i_1_n_0 ;
  wire \di_msk_reg_n_0_[0] ;
  wire \di_msk_reg_n_0_[10] ;
  wire \di_msk_reg_n_0_[11] ;
  wire \di_msk_reg_n_0_[12] ;
  wire \di_msk_reg_n_0_[13] ;
  wire \di_msk_reg_n_0_[14] ;
  wire \di_msk_reg_n_0_[15] ;
  wire \di_msk_reg_n_0_[1] ;
  wire \di_msk_reg_n_0_[2] ;
  wire \di_msk_reg_n_0_[3] ;
  wire \di_msk_reg_n_0_[4] ;
  wire \di_msk_reg_n_0_[5] ;
  wire \di_msk_reg_n_0_[6] ;
  wire \di_msk_reg_n_0_[7] ;
  wire \di_msk_reg_n_0_[8] ;
  wire \di_msk_reg_n_0_[9] ;
  wire [15:0]\di_reg[15]_0 ;
  wire drp_done;
  wire \drp_state[0]_i_1__0_n_0 ;
  wire \drp_state[1]_i_1__0_n_0 ;
  wire \drp_state[2]_i_1__0_n_0 ;
  wire \drp_state[3]_i_1_n_0 ;
  wire \drp_state[4]_i_1__0_n_0 ;
  wire \drp_state[5]_i_1__0_n_0 ;
  wire \drp_state[6]_i_1__0_n_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[1] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[3] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire [0:0]drpclk_in;
  wire dwe_i_1_n_0;
  wire freq_counter_rst_reg_n_0;
  wire \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  wire i_in_meta_reg;
  wire i_in_meta_reg_0;
  wire in0;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire mask_user_in_i_1_n_0;
  wire mask_user_in_reg_n_0;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in2_in;
  wire p_1_in5_in;
  wire p_25_in;
  wire p_29_in;
  wire p_2_in;
  wire p_2_in1_in;
  wire p_2_in4_in;
  wire p_2_in8_in;
  wire p_3_in;
  wire p_3_in9_in;
  wire p_4_in;
  wire progclk_sel_store;
  wire \progclk_sel_store_reg_n_0_[0] ;
  wire \progclk_sel_store_reg_n_0_[10] ;
  wire \progclk_sel_store_reg_n_0_[11] ;
  wire \progclk_sel_store_reg_n_0_[12] ;
  wire \progclk_sel_store_reg_n_0_[13] ;
  wire \progclk_sel_store_reg_n_0_[14] ;
  wire \progclk_sel_store_reg_n_0_[1] ;
  wire \progclk_sel_store_reg_n_0_[2] ;
  wire \progclk_sel_store_reg_n_0_[3] ;
  wire \progclk_sel_store_reg_n_0_[4] ;
  wire \progclk_sel_store_reg_n_0_[5] ;
  wire \progclk_sel_store_reg_n_0_[6] ;
  wire \progclk_sel_store_reg_n_0_[7] ;
  wire \progclk_sel_store_reg_n_0_[8] ;
  wire \progclk_sel_store_reg_n_0_[9] ;
  wire progdiv_cfg_store;
  wire \progdiv_cfg_store[15]_i_1_n_0 ;
  wire \progdiv_cfg_store_reg_n_0_[0] ;
  wire \progdiv_cfg_store_reg_n_0_[10] ;
  wire \progdiv_cfg_store_reg_n_0_[11] ;
  wire \progdiv_cfg_store_reg_n_0_[12] ;
  wire \progdiv_cfg_store_reg_n_0_[13] ;
  wire \progdiv_cfg_store_reg_n_0_[14] ;
  wire \progdiv_cfg_store_reg_n_0_[15] ;
  wire \progdiv_cfg_store_reg_n_0_[1] ;
  wire \progdiv_cfg_store_reg_n_0_[2] ;
  wire \progdiv_cfg_store_reg_n_0_[3] ;
  wire \progdiv_cfg_store_reg_n_0_[4] ;
  wire \progdiv_cfg_store_reg_n_0_[5] ;
  wire \progdiv_cfg_store_reg_n_0_[6] ;
  wire \progdiv_cfg_store_reg_n_0_[7] ;
  wire \progdiv_cfg_store_reg_n_0_[8] ;
  wire \progdiv_cfg_store_reg_n_0_[9] ;
  wire rd;
  wire rd_i_1__0_n_0;
  wire rd_i_2_n_0;
  wire \repeat_ctr[0]_i_1_n_0 ;
  wire \repeat_ctr[1]_i_1_n_0 ;
  wire \repeat_ctr[2]_i_1_n_0 ;
  wire \repeat_ctr[3]_i_2_n_0 ;
  wire \repeat_ctr[3]_i_3_n_0 ;
  wire \repeat_ctr_reg_n_0_[0] ;
  wire \repeat_ctr_reg_n_0_[1] ;
  wire \repeat_ctr_reg_n_0_[2] ;
  wire \repeat_ctr_reg_n_0_[3] ;
  wire rst_in0;
  wire status_store__0;
  wire status_store_i_1_n_0;
  wire [7:0]\testclk_cnt_reg[15] ;
  wire [1:0]\testclk_cnt_reg[17] ;
  wire [0:0]txoutclk_out;
  wire txoutclkmon;
  wire [2:2]txoutclksel_int;
  wire \txoutclksel_int[2]_i_1_n_0 ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_i_1_n_0;
  wire wait_ctr0_carry__0_n_0;
  wire wait_ctr0_carry__0_n_1;
  wire wait_ctr0_carry__0_n_10;
  wire wait_ctr0_carry__0_n_11;
  wire wait_ctr0_carry__0_n_12;
  wire wait_ctr0_carry__0_n_13;
  wire wait_ctr0_carry__0_n_14;
  wire wait_ctr0_carry__0_n_15;
  wire wait_ctr0_carry__0_n_2;
  wire wait_ctr0_carry__0_n_3;
  wire wait_ctr0_carry__0_n_4;
  wire wait_ctr0_carry__0_n_5;
  wire wait_ctr0_carry__0_n_6;
  wire wait_ctr0_carry__0_n_7;
  wire wait_ctr0_carry__0_n_8;
  wire wait_ctr0_carry__0_n_9;
  wire wait_ctr0_carry__1_n_1;
  wire wait_ctr0_carry__1_n_10;
  wire wait_ctr0_carry__1_n_11;
  wire wait_ctr0_carry__1_n_12;
  wire wait_ctr0_carry__1_n_13;
  wire wait_ctr0_carry__1_n_14;
  wire wait_ctr0_carry__1_n_15;
  wire wait_ctr0_carry__1_n_2;
  wire wait_ctr0_carry__1_n_3;
  wire wait_ctr0_carry__1_n_4;
  wire wait_ctr0_carry__1_n_5;
  wire wait_ctr0_carry__1_n_6;
  wire wait_ctr0_carry__1_n_7;
  wire wait_ctr0_carry__1_n_8;
  wire wait_ctr0_carry__1_n_9;
  wire wait_ctr0_carry_n_0;
  wire wait_ctr0_carry_n_1;
  wire wait_ctr0_carry_n_10;
  wire wait_ctr0_carry_n_11;
  wire wait_ctr0_carry_n_12;
  wire wait_ctr0_carry_n_13;
  wire wait_ctr0_carry_n_14;
  wire wait_ctr0_carry_n_15;
  wire wait_ctr0_carry_n_2;
  wire wait_ctr0_carry_n_3;
  wire wait_ctr0_carry_n_4;
  wire wait_ctr0_carry_n_5;
  wire wait_ctr0_carry_n_6;
  wire wait_ctr0_carry_n_7;
  wire wait_ctr0_carry_n_8;
  wire wait_ctr0_carry_n_9;
  wire \wait_ctr[0]_i_1_n_0 ;
  wire \wait_ctr[10]_i_1_n_0 ;
  wire \wait_ctr[11]_i_1_n_0 ;
  wire \wait_ctr[12]_i_1_n_0 ;
  wire \wait_ctr[13]_i_1_n_0 ;
  wire \wait_ctr[14]_i_1_n_0 ;
  wire \wait_ctr[15]_i_1_n_0 ;
  wire \wait_ctr[16]_i_1_n_0 ;
  wire \wait_ctr[17]_i_1_n_0 ;
  wire \wait_ctr[18]_i_1_n_0 ;
  wire \wait_ctr[19]_i_1_n_0 ;
  wire \wait_ctr[1]_i_1_n_0 ;
  wire \wait_ctr[20]_i_1_n_0 ;
  wire \wait_ctr[21]_i_1_n_0 ;
  wire \wait_ctr[22]_i_1_n_0 ;
  wire \wait_ctr[23]_i_1_n_0 ;
  wire \wait_ctr[24]_i_10_n_0 ;
  wire \wait_ctr[24]_i_11_n_0 ;
  wire \wait_ctr[24]_i_12_n_0 ;
  wire \wait_ctr[24]_i_13_n_0 ;
  wire \wait_ctr[24]_i_14_n_0 ;
  wire \wait_ctr[24]_i_15_n_0 ;
  wire \wait_ctr[24]_i_16_n_0 ;
  wire \wait_ctr[24]_i_17_n_0 ;
  wire \wait_ctr[24]_i_18_n_0 ;
  wire \wait_ctr[24]_i_19_n_0 ;
  wire \wait_ctr[24]_i_1_n_0 ;
  wire \wait_ctr[24]_i_20_n_0 ;
  wire \wait_ctr[24]_i_2_n_0 ;
  wire \wait_ctr[24]_i_3_n_0 ;
  wire \wait_ctr[24]_i_4_n_0 ;
  wire \wait_ctr[24]_i_5_n_0 ;
  wire \wait_ctr[24]_i_6_n_0 ;
  wire \wait_ctr[24]_i_7_n_0 ;
  wire \wait_ctr[24]_i_8_n_0 ;
  wire \wait_ctr[24]_i_9_n_0 ;
  wire \wait_ctr[2]_i_1_n_0 ;
  wire \wait_ctr[3]_i_1_n_0 ;
  wire \wait_ctr[4]_i_1_n_0 ;
  wire \wait_ctr[5]_i_1_n_0 ;
  wire \wait_ctr[6]_i_1_n_0 ;
  wire \wait_ctr[7]_i_1_n_0 ;
  wire \wait_ctr[8]_i_1_n_0 ;
  wire \wait_ctr[9]_i_1_n_0 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[13] ;
  wire \wait_ctr_reg_n_0_[14] ;
  wire \wait_ctr_reg_n_0_[15] ;
  wire \wait_ctr_reg_n_0_[16] ;
  wire \wait_ctr_reg_n_0_[17] ;
  wire \wait_ctr_reg_n_0_[18] ;
  wire \wait_ctr_reg_n_0_[19] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[20] ;
  wire \wait_ctr_reg_n_0_[21] ;
  wire \wait_ctr_reg_n_0_[22] ;
  wire \wait_ctr_reg_n_0_[23] ;
  wire \wait_ctr_reg_n_0_[24] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire wr;
  wire wr_i_1__0_n_0;
  wire \x0e1_store[14]_i_1_n_0 ;
  wire \x0e1_store_reg_n_0_[0] ;
  wire \x0e1_store_reg_n_0_[12] ;
  wire \x0e1_store_reg_n_0_[13] ;
  wire \x0e1_store_reg_n_0_[14] ;
  wire \x0e1_store_reg_n_0_[1] ;
  wire \x0e1_store_reg_n_0_[2] ;
  wire \x0e1_store_reg_n_0_[3] ;
  wire \x0e1_store_reg_n_0_[4] ;
  wire \x0e1_store_reg_n_0_[5] ;
  wire \x0e1_store_reg_n_0_[6] ;
  wire \x0e1_store_reg_n_0_[7] ;
  wire \x0e1_store_reg_n_0_[8] ;
  wire \x0e1_store_reg_n_0_[9] ;
  wire [7:0]NLW_cpll_cal_state2_carry_O_UNCONNECTED;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:7]NLW_wait_ctr0_carry__1_CO_UNCONNECTED;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE USER_CPLLLOCK_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_cplllock_inst_n_1),
        .Q(USER_CPLLLOCK_OUT_reg_0),
        .R(1'b0));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gthe4_cpll_cal_freq_counter U_TXOUTCLK_FREQ_COUNTER
       (.CO(cpll_cal_state2),
        .D(D),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_23,U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28}),
        .O(O),
        .Q({\cpll_cal_state_reg_n_0_[27] ,p_2_in8_in,p_11_in,p_18_in,\cpll_cal_state_reg_n_0_[12] ,\cpll_cal_state_reg_n_0_[0] }),
        .S(S),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_fail_store_reg(bit_synchronizer_cplllock_inst_n_0),
        .cal_fail_store_reg_0(\repeat_ctr_reg_n_0_[3] ),
        .cal_fail_store_reg_1(cal_fail_store_i_4_n_0),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[13] (\wait_ctr[24]_i_6_n_0 ),
        .\cpll_cal_state_reg[13]_0 (\repeat_ctr_reg_n_0_[1] ),
        .\cpll_cal_state_reg[13]_1 (\repeat_ctr_reg_n_0_[0] ),
        .\cpll_cal_state_reg[13]_2 (\repeat_ctr_reg_n_0_[2] ),
        .\cpll_cal_state_reg[21] (drp_done),
        .done_o_reg_0(U_TXOUTCLK_FREQ_COUNTER_n_0),
        .done_o_reg_1({cpll_cal_state7_out[21],cpll_cal_state7_out[13]}),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[0]_0 (U_TXOUTCLK_FREQ_COUNTER_n_52),
        .\freq_cnt_o_reg[14]_0 ({U_TXOUTCLK_FREQ_COUNTER_n_44,U_TXOUTCLK_FREQ_COUNTER_n_45,U_TXOUTCLK_FREQ_COUNTER_n_46,U_TXOUTCLK_FREQ_COUNTER_n_47,U_TXOUTCLK_FREQ_COUNTER_n_48,U_TXOUTCLK_FREQ_COUNTER_n_49,U_TXOUTCLK_FREQ_COUNTER_n_50,U_TXOUTCLK_FREQ_COUNTER_n_51}),
        .\freq_cnt_o_reg[15]_0 ({U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39,U_TXOUTCLK_FREQ_COUNTER_n_40,U_TXOUTCLK_FREQ_COUNTER_n_41,U_TXOUTCLK_FREQ_COUNTER_n_42,U_TXOUTCLK_FREQ_COUNTER_n_43}),
        .\freq_cnt_o_reg[16]_0 ({U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31,U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36}),
        .\freq_cnt_o_reg[16]_1 (U_TXOUTCLK_FREQ_COUNTER_n_54),
        .\freq_cnt_o_reg[17]_0 (U_TXOUTCLK_FREQ_COUNTER_n_53),
        .\repeat_ctr_reg[3] (\repeat_ctr[3]_i_3_n_0 ),
        .\repeat_ctr_reg[3]_0 (cpll_cal_state26_in),
        .rst_in_out_reg(U_TXOUTCLK_FREQ_COUNTER_n_18),
        .rst_in_out_reg_0(U_TXOUTCLK_FREQ_COUNTER_n_19),
        .\state_reg[1]_0 (freq_counter_rst_reg_n_0),
        .\testclk_cnt_reg[15]_0 (\testclk_cnt_reg[15] ),
        .\testclk_cnt_reg[17]_0 (\testclk_cnt_reg[17] ),
        .txoutclkmon(txoutclkmon));
  VCC VCC
       (.P(\<const1> ));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_22 bit_synchronizer_cplllock_inst
       (.Q({\cpll_cal_state_reg_n_0_[30] ,\cpll_cal_state_reg_n_0_[0] }),
        .USER_CPLLLOCK_OUT_reg(mask_user_in_reg_n_0),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[0] (bit_synchronizer_cplllock_inst_n_1),
        .drpclk_in(drpclk_in),
        .i_in_out_reg_0(bit_synchronizer_cplllock_inst_n_0),
        .in0(in0));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_23 bit_synchronizer_txoutclksel_inst0
       (.D(bit_synchronizer_txoutclksel_inst0_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] (mask_user_in_reg_n_0),
        .txoutclksel_int(txoutclksel_int));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_24 bit_synchronizer_txoutclksel_inst1
       (.D(bit_synchronizer_txoutclksel_inst1_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] (mask_user_in_reg_n_0));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_25 bit_synchronizer_txoutclksel_inst2
       (.D(bit_synchronizer_txoutclksel_inst2_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (mask_user_in_reg_n_0),
        .txoutclksel_int(txoutclksel_int));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_26 bit_synchronizer_txprgdivresetdone_inst
       (.D({cpll_cal_state7_out[31:29],cpll_cal_state7_out[20:19]}),
        .Q({\cpll_cal_state_reg_n_0_[31] ,\cpll_cal_state_reg_n_0_[30] ,\cpll_cal_state_reg_n_0_[29] ,\cpll_cal_state_reg_n_0_[28] ,p_11_in,p_12_in,p_13_in,p_16_in,p_17_in}),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[14] (bit_synchronizer_txprgdivresetdone_inst_n_0),
        .\cpll_cal_state_reg[20] (U_TXOUTCLK_FREQ_COUNTER_n_0),
        .\cpll_cal_state_reg[29] (\wait_ctr[24]_i_6_n_0 ),
        .drpclk_in(drpclk_in),
        .freq_counter_rst_reg(\wait_ctr[24]_i_5_n_0 ),
        .freq_counter_rst_reg_0(freq_counter_rst_reg_n_0),
        .freq_counter_rst_reg_1(\wait_ctr[24]_i_9_n_0 ),
        .i_in_meta_reg_0(i_in_meta_reg_0));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_27 bit_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .i_in_meta_reg_0(i_in_meta_reg),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg (mask_user_in_reg_n_0),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg(bit_synchronizer_txprogdivreset_inst_n_0));
  (* OPT_MODIFIED = "MLO" *) 
  (* box_type = "PRIMITIVE" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_txoutclkmon_inst
       (.CE(\^lopt ),
        .CEMASK(1'b1),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(txoutclkmon));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    cal_fail_store_i_4
       (.I0(\repeat_ctr_reg_n_0_[1] ),
        .I1(\repeat_ctr_reg_n_0_[0] ),
        .I2(\repeat_ctr_reg_n_0_[2] ),
        .O(cal_fail_store_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cal_fail_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(U_TXOUTCLK_FREQ_COUNTER_n_19),
        .Q(cal_fail_store__0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry
       (.CI(U_TXOUTCLK_FREQ_COUNTER_n_52),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2,cpll_cal_state2_carry_n_1,cpll_cal_state2_carry_n_2,cpll_cal_state2_carry_n_3,cpll_cal_state2_carry_n_4,cpll_cal_state2_carry_n_5,cpll_cal_state2_carry_n_6,cpll_cal_state2_carry_n_7}),
        .DI({1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_23,U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28}),
        .O(NLW_cpll_cal_state2_carry_O_UNCONNECTED[7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31,U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\cpll_cal_state2_inferred__0/i__carry_n_0 ,\cpll_cal_state2_inferred__0/i__carry_n_1 ,\cpll_cal_state2_inferred__0/i__carry_n_2 ,\cpll_cal_state2_inferred__0/i__carry_n_3 ,\cpll_cal_state2_inferred__0/i__carry_n_4 ,\cpll_cal_state2_inferred__0/i__carry_n_5 ,\cpll_cal_state2_inferred__0/i__carry_n_6 ,\cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39,U_TXOUTCLK_FREQ_COUNTER_n_40,U_TXOUTCLK_FREQ_COUNTER_n_41,U_TXOUTCLK_FREQ_COUNTER_n_42,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_43}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_44,U_TXOUTCLK_FREQ_COUNTER_n_45,U_TXOUTCLK_FREQ_COUNTER_n_46,U_TXOUTCLK_FREQ_COUNTER_n_47,U_TXOUTCLK_FREQ_COUNTER_n_48,U_TXOUTCLK_FREQ_COUNTER_n_49,U_TXOUTCLK_FREQ_COUNTER_n_50,U_TXOUTCLK_FREQ_COUNTER_n_51}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],cpll_cal_state26_in}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_53}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_54}));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[12]_i_1 
       (.I0(drp_done),
        .I1(p_0_in),
        .O(cpll_cal_state7_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hBA30)) 
    \cpll_cal_state[14]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(p_18_in),
        .I3(p_17_in),
        .O(cpll_cal_state7_out[14]));
  LUT4 #(
    .INIT(16'hF222)) 
    \cpll_cal_state[15]_i_1 
       (.I0(p_17_in),
        .I1(\wait_ctr[24]_i_9_n_0 ),
        .I2(\wait_ctr[24]_i_5_n_0 ),
        .I3(p_16_in),
        .O(cpll_cal_state7_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hBA30)) 
    \cpll_cal_state[16]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(\wait_ctr[24]_i_5_n_0 ),
        .I2(p_16_in),
        .I3(p_15_in),
        .O(cpll_cal_state7_out[16]));
  LUT4 #(
    .INIT(16'hF222)) 
    \cpll_cal_state[17]_i_1 
       (.I0(p_15_in),
        .I1(\wait_ctr[24]_i_9_n_0 ),
        .I2(\wait_ctr[24]_i_5_n_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[17]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[18]_i_1 
       (.I0(\wait_ctr[24]_i_6_n_0 ),
        .I1(p_13_in),
        .I2(\wait_ctr[24]_i_5_n_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \cpll_cal_state[1]_i_1 
       (.I0(\cpll_cal_state_reg_n_0_[0] ),
        .I1(drp_done),
        .I2(p_1_in10_in),
        .O(cpll_cal_state7_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[27]_i_1 
       (.I0(drp_done),
        .I1(p_3_in),
        .O(cpll_cal_state7_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \cpll_cal_state[28]_i_1 
       (.I0(\cpll_cal_state_reg_n_0_[27] ),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(\cpll_cal_state_reg_n_0_[28] ),
        .O(cpll_cal_state7_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[2]_i_1 
       (.I0(p_1_in10_in),
        .I1(drp_done),
        .O(cpll_cal_state7_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[3]_i_1 
       (.I0(drp_done),
        .I1(p_1_in2_in),
        .I2(status_store__0),
        .I3(p_29_in),
        .O(cpll_cal_state7_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \cpll_cal_state[5]_i_1 
       (.I0(p_1_in5_in),
        .I1(drp_done),
        .I2(p_0_in7_in),
        .I3(status_store__0),
        .I4(p_29_in),
        .O(cpll_cal_state7_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[6]_i_1 
       (.I0(drp_done),
        .I1(p_1_in5_in),
        .O(cpll_cal_state7_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[7]_i_1 
       (.I0(drp_done),
        .I1(p_1_in),
        .I2(status_store__0),
        .I3(p_25_in),
        .O(cpll_cal_state7_out[7]));
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \cpll_cal_state[9]_i_1 
       (.I0(p_4_in),
        .I1(drp_done),
        .I2(p_0_in3_in),
        .I3(status_store__0),
        .I4(p_25_in),
        .O(cpll_cal_state7_out[9]));
  FDSE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\cpll_cal_state_reg_n_0_[0] ),
        .S(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_4_in),
        .Q(p_0_in0_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_0_in0_in),
        .Q(p_0_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[12]),
        .Q(\cpll_cal_state_reg_n_0_[12] ),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[13]),
        .Q(p_18_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[14]),
        .Q(p_17_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[15]),
        .Q(p_16_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[16]),
        .Q(p_15_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[17]),
        .Q(p_14_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[18]),
        .Q(p_13_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[19]),
        .Q(p_12_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[1]),
        .Q(p_1_in10_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[20]),
        .Q(p_11_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[21]),
        .Q(p_2_in8_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_2_in8_in),
        .Q(p_2_in4_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_2_in4_in),
        .Q(p_2_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_2_in),
        .Q(p_2_in1_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_2_in1_in),
        .Q(p_3_in9_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_3_in9_in),
        .Q(p_3_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[27]),
        .Q(\cpll_cal_state_reg_n_0_[27] ),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[28] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[28]),
        .Q(\cpll_cal_state_reg_n_0_[28] ),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[29] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[29]),
        .Q(\cpll_cal_state_reg_n_0_[29] ),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[2]),
        .Q(p_29_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[30] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[30]),
        .Q(\cpll_cal_state_reg_n_0_[30] ),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[31] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[31]),
        .Q(\cpll_cal_state_reg_n_0_[31] ),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[3]),
        .Q(p_1_in2_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_1_in2_in),
        .Q(p_0_in7_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[5]),
        .Q(p_1_in5_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[6]),
        .Q(p_25_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[7]),
        .Q(p_1_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_1_in),
        .Q(p_0_in3_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[9]),
        .Q(p_4_in),
        .R(cal_on_tx_reset_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFDD2F00)) 
    cpllpd_int_i_1
       (.I0(p_17_in),
        .I1(\wait_ctr[24]_i_9_n_0 ),
        .I2(\wait_ctr[24]_i_6_n_0 ),
        .I3(p_18_in),
        .I4(cpllpd_int_reg_0),
        .O(cpllpd_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllpd_int_i_1_n_0),
        .Q(cpllpd_int_reg_0),
        .R(cal_on_tx_reset_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFFDD2F00)) 
    cpllreset_int_i_1
       (.I0(p_15_in),
        .I1(\wait_ctr[24]_i_9_n_0 ),
        .I2(\wait_ctr[24]_i_5_n_0 ),
        .I3(p_16_in),
        .I4(cpllreset_int_reg_0),
        .O(cpllreset_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllreset_int_i_1_n_0),
        .Q(cpllreset_int_reg_0),
        .R(cal_on_tx_reset_in_sync));
  LUT5 #(
    .INIT(32'h00000100)) 
    \daddr[1]_i_1__0 
       (.I0(p_0_in0_in),
        .I1(p_2_in1_in),
        .I2(p_1_in2_in),
        .I3(\daddr[5]_i_2_n_0 ),
        .I4(\daddr[4]_i_2_n_0 ),
        .O(daddr0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \daddr[2]_i_1__0 
       (.I0(p_1_in5_in),
        .I1(p_2_in4_in),
        .I2(p_0_in3_in),
        .I3(p_3_in),
        .I4(\daddr[4]_i_2_n_0 ),
        .O(daddr0_in[2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \daddr[3]_i_1__0 
       (.I0(p_3_in9_in),
        .I1(p_2_in8_in),
        .I2(p_4_in),
        .I3(p_0_in7_in),
        .I4(p_1_in10_in),
        .I5(\cpll_cal_state_reg_n_0_[0] ),
        .O(daddr0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00015555)) 
    \daddr[4]_i_1__0 
       (.I0(\daddr[4]_i_2_n_0 ),
        .I1(p_1_in2_in),
        .I2(p_2_in1_in),
        .I3(p_0_in0_in),
        .I4(\daddr[5]_i_2_n_0 ),
        .O(daddr0_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \daddr[4]_i_2 
       (.I0(\cpll_cal_state_reg_n_0_[0] ),
        .I1(p_1_in10_in),
        .I2(p_0_in7_in),
        .I3(p_4_in),
        .I4(p_2_in8_in),
        .I5(p_3_in9_in),
        .O(\daddr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4545454545454555)) 
    \daddr[5]_i_1__0 
       (.I0(\cpll_cal_state_reg_n_0_[0] ),
        .I1(\daddr[6]_i_2_n_0 ),
        .I2(\daddr[5]_i_2_n_0 ),
        .I3(p_0_in0_in),
        .I4(p_2_in1_in),
        .I5(p_1_in2_in),
        .O(\daddr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \daddr[5]_i_2 
       (.I0(p_3_in),
        .I1(p_0_in3_in),
        .I2(p_2_in4_in),
        .I3(p_1_in5_in),
        .O(\daddr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \daddr[6]_i_1__0 
       (.I0(\cpll_cal_state_reg_n_0_[0] ),
        .I1(\daddr[6]_i_2_n_0 ),
        .I2(p_3_in),
        .I3(p_0_in3_in),
        .I4(p_2_in4_in),
        .I5(p_1_in5_in),
        .O(\daddr[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \daddr[6]_i_2 
       (.I0(p_3_in9_in),
        .I1(p_2_in8_in),
        .I2(p_4_in),
        .I3(p_0_in7_in),
        .I4(p_1_in10_in),
        .O(\daddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \daddr[7]_i_1__0 
       (.I0(p_0_in),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(\daddr[7]_i_3_n_0 ),
        .O(\daddr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \daddr[7]_i_2__0 
       (.I0(p_1_in10_in),
        .I1(p_0_in7_in),
        .I2(p_4_in),
        .I3(p_2_in8_in),
        .I4(p_3_in9_in),
        .I5(\cpll_cal_state_reg_n_0_[0] ),
        .O(daddr0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \daddr[7]_i_3 
       (.I0(\daddr[4]_i_2_n_0 ),
        .I1(\daddr[5]_i_2_n_0 ),
        .I2(p_1_in2_in),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(\daddr[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__0_n_0 ),
        .D(daddr0_in[1]),
        .Q(\daddr_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__0_n_0 ),
        .D(daddr0_in[2]),
        .Q(\daddr_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__0_n_0 ),
        .D(daddr0_in[3]),
        .Q(\daddr_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__0_n_0 ),
        .D(daddr0_in[4]),
        .Q(\daddr_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__0_n_0 ),
        .D(\daddr[5]_i_1__0_n_0 ),
        .Q(\daddr_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__0_n_0 ),
        .D(\daddr[6]_i_1__0_n_0 ),
        .Q(\daddr_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__0_n_0 ),
        .D(daddr0_in[7]),
        .Q(\daddr_reg[7]_0 [6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    den_i_1
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[1] ),
        .I4(cal_on_tx_drpen_out),
        .O(den_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    den_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(den_i_1_n_0),
        .Q(cal_on_tx_drpen_out));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[0]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[0] ),
        .I2(\progdiv_cfg_store_reg_n_0_[0] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[0] ),
        .O(\di_msk[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \di_msk[10]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[10] ),
        .I3(p_0_in7_in),
        .I4(p_2_in1_in),
        .I5(\progclk_sel_store_reg_n_0_[10] ),
        .O(\di_msk[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0FFE0)) 
    \di_msk[11]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[11] ),
        .I3(\progclk_sel_store_reg_n_0_[11] ),
        .I4(\di_msk[12]_i_2_n_0 ),
        .I5(p_0_in0_in),
        .O(\di_msk[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[12]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[12] ),
        .I2(\progdiv_cfg_store_reg_n_0_[12] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[12] ),
        .O(\di_msk[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .O(\di_msk[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_3 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .O(\di_msk[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[13]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[13] ),
        .I3(\di_msk[13]_i_2_n_0 ),
        .O(\di_msk[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[13]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[13] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[13] ),
        .I5(p_0_in),
        .O(\di_msk[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[14]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[14] ),
        .I3(\di_msk[14]_i_2_n_0 ),
        .O(\di_msk[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[14]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[14] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[14] ),
        .I5(p_0_in),
        .O(\di_msk[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \di_msk[15]_i_1 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(\di_msk[15]_i_3_n_0 ),
        .I2(\cpll_cal_state_reg_n_0_[0] ),
        .O(\di_msk[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \di_msk[15]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[15] ),
        .I3(p_0_in7_in),
        .I4(p_0_in),
        .O(\di_msk[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \di_msk[15]_i_3 
       (.I0(p_0_in0_in),
        .I1(p_3_in9_in),
        .I2(p_0_in3_in),
        .I3(p_3_in),
        .I4(\di_msk[12]_i_2_n_0 ),
        .I5(\di_msk[15]_i_4_n_0 ),
        .O(\di_msk[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \di_msk[15]_i_4 
       (.I0(p_0_in),
        .I1(p_2_in),
        .O(\di_msk[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[1]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[1] ),
        .I3(\di_msk[1]_i_2_n_0 ),
        .O(\di_msk[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[1]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[1] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[1] ),
        .I5(p_0_in),
        .O(\di_msk[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[2]_i_1 
       (.I0(\di_msk[12]_i_3_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[2] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[2] ),
        .I4(\progclk_sel_store_reg_n_0_[2] ),
        .I5(\di_msk[12]_i_2_n_0 ),
        .O(\di_msk[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[3]_i_1 
       (.I0(\di_msk[12]_i_3_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[3] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[3] ),
        .I4(\progclk_sel_store_reg_n_0_[3] ),
        .I5(\di_msk[12]_i_2_n_0 ),
        .O(\di_msk[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[4]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[4] ),
        .I2(\progdiv_cfg_store_reg_n_0_[4] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[4] ),
        .O(\di_msk[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[5]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[5] ),
        .I3(\di_msk[5]_i_2_n_0 ),
        .O(\di_msk[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[5]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[5] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[5] ),
        .I5(p_0_in),
        .O(\di_msk[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[6]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[6] ),
        .I3(\di_msk[6]_i_2_n_0 ),
        .O(\di_msk[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[6]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[6] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[6] ),
        .I5(p_0_in),
        .O(\di_msk[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[7]_i_1 
       (.I0(\di_msk[12]_i_3_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[7] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[7] ),
        .I4(\progclk_sel_store_reg_n_0_[7] ),
        .I5(\di_msk[12]_i_2_n_0 ),
        .O(\di_msk[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[8]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[8] ),
        .I2(\progdiv_cfg_store_reg_n_0_[8] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[8] ),
        .O(\di_msk[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[9]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[9] ),
        .I2(\progdiv_cfg_store_reg_n_0_[9] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[9] ),
        .O(\di_msk[9]_i_1_n_0 ));
  FDRE \di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[0]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[10]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[11]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[12]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[13]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[14]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[15]_i_2_n_0 ),
        .Q(\di_msk_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[1]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[2]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[3]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[4]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[5]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[6]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[7]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[8]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[9]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[9] ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[0] ),
        .Q(\di_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[10] ),
        .Q(\di_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[11] ),
        .Q(\di_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[12] ),
        .Q(\di_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[13] ),
        .Q(\di_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[14] ),
        .Q(\di_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[15] ),
        .Q(\di_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[1] ),
        .Q(\di_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[2] ),
        .Q(\di_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[3] ),
        .Q(\di_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[4] ),
        .Q(\di_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[5] ),
        .Q(\di_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[6] ),
        .Q(\di_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[7] ),
        .Q(\di_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[8] ),
        .Q(\di_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[9] ),
        .Q(\di_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \drp_state[0]_i_1__0 
       (.I0(drp_done),
        .I1(rd),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_state[1]_i_1__0 
       (.I0(rd),
        .I1(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[2]_i_1__0 
       (.I0(\drp_state_reg_n_0_[1] ),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg_n_0_[2] ),
        .O(\drp_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drp_state[3]_i_1 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(cal_on_tx_drdy),
        .I2(rd),
        .O(\drp_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \drp_state[4]_i_1__0 
       (.I0(\drp_state_reg_n_0_[3] ),
        .I1(rd),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[5]_i_1__0 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg_n_0_[5] ),
        .O(\drp_state[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \drp_state[6]_i_1__0 
       (.I0(cal_on_tx_drdy),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(rd),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(\drp_state[6]_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state[0]_i_1__0_n_0 ),
        .PRE(cal_on_tx_reset_in_sync),
        .Q(\drp_state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\drp_state[1]_i_1__0_n_0 ),
        .Q(\drp_state_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\drp_state[2]_i_1__0_n_0 ),
        .Q(\drp_state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\drp_state[3]_i_1_n_0 ),
        .Q(\drp_state_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\drp_state[4]_i_1__0_n_0 ),
        .Q(\drp_state_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\drp_state[5]_i_1__0_n_0 ),
        .Q(\drp_state_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\drp_state[6]_i_1__0_n_0 ),
        .Q(drp_done));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    dwe_i_1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(cal_on_tx_drpwe_out),
        .O(dwe_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    dwe_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(dwe_i_1_n_0),
        .Q(cal_on_tx_drpwe_out));
  FDRE #(
    .INIT(1'b1)) 
    freq_counter_rst_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprgdivresetdone_inst_n_0),
        .Q(freq_counter_rst_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    mask_user_in_i_1
       (.I0(\cpll_cal_state_reg_n_0_[0] ),
        .I1(p_1_in10_in),
        .I2(\cpll_cal_state_reg_n_0_[30] ),
        .I3(\cpll_cal_state_reg_n_0_[31] ),
        .I4(mask_user_in_reg_n_0),
        .O(mask_user_in_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mask_user_in_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(mask_user_in_i_1_n_0),
        .Q(mask_user_in_reg_n_0),
        .R(cal_on_tx_reset_in_sync));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst0_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst1_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst2_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprogdivreset_inst_n_0),
        .Q(\gen_gtwizard_gthe4.txprogdivreset_ch_int ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progclk_sel_store[14]_i_1 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(drp_done),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(progclk_sel_store));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[0] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[0]),
        .Q(\progclk_sel_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[10] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[10]),
        .Q(\progclk_sel_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[11] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[11]),
        .Q(\progclk_sel_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[12] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[12]),
        .Q(\progclk_sel_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[13] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[13]),
        .Q(\progclk_sel_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[14] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[14]),
        .Q(\progclk_sel_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[1] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[1]),
        .Q(\progclk_sel_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[2] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[2]),
        .Q(\progclk_sel_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[3] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[3]),
        .Q(\progclk_sel_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[4] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[4]),
        .Q(\progclk_sel_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[5] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[5]),
        .Q(\progclk_sel_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[6] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[6]),
        .Q(\progclk_sel_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[7] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[7]),
        .Q(\progclk_sel_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[8] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[8]),
        .Q(\progclk_sel_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[9] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[9]),
        .Q(\progclk_sel_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progdiv_cfg_store[14]_i_1 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(drp_done),
        .I2(p_2_in4_in),
        .I3(p_1_in),
        .O(progdiv_cfg_store));
  LUT6 #(
    .INIT(64'hFFFFEFFF30302000)) 
    \progdiv_cfg_store[15]_i_1 
       (.I0(Q[15]),
        .I1(cal_on_tx_reset_in_sync),
        .I2(drp_done),
        .I3(p_2_in4_in),
        .I4(p_1_in),
        .I5(\progdiv_cfg_store_reg_n_0_[15] ),
        .O(\progdiv_cfg_store[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[0]),
        .Q(\progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[10]),
        .Q(\progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[11]),
        .Q(\progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[12]),
        .Q(\progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[13]),
        .Q(\progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[14]),
        .Q(\progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\progdiv_cfg_store[15]_i_1_n_0 ),
        .Q(\progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[1]),
        .Q(\progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[2]),
        .Q(\progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[3]),
        .Q(\progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[4]),
        .Q(\progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[5]),
        .Q(\progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[6]),
        .Q(\progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[7]),
        .Q(\progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[8]),
        .Q(\progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[9]),
        .Q(\progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    rd_i_1__0
       (.I0(drp_done),
        .I1(p_1_in),
        .I2(p_2_in4_in),
        .I3(p_4_in),
        .I4(rd_i_2_n_0),
        .I5(rd),
        .O(rd_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_i_2
       (.I0(p_1_in5_in),
        .I1(p_1_in10_in),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(rd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rd_i_1__0_n_0),
        .Q(rd),
        .R(cal_on_tx_reset_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \repeat_ctr[0]_i_1 
       (.I0(p_11_in),
        .I1(\repeat_ctr_reg_n_0_[0] ),
        .O(\repeat_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \repeat_ctr[1]_i_1 
       (.I0(p_11_in),
        .I1(\repeat_ctr_reg_n_0_[0] ),
        .I2(\repeat_ctr_reg_n_0_[1] ),
        .O(\repeat_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \repeat_ctr[2]_i_1 
       (.I0(p_11_in),
        .I1(\repeat_ctr_reg_n_0_[2] ),
        .I2(\repeat_ctr_reg_n_0_[1] ),
        .I3(\repeat_ctr_reg_n_0_[0] ),
        .O(\repeat_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \repeat_ctr[3]_i_2 
       (.I0(p_11_in),
        .I1(\repeat_ctr_reg_n_0_[3] ),
        .I2(\repeat_ctr_reg_n_0_[2] ),
        .I3(\repeat_ctr_reg_n_0_[0] ),
        .I4(\repeat_ctr_reg_n_0_[1] ),
        .O(\repeat_ctr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \repeat_ctr[3]_i_3 
       (.I0(\repeat_ctr_reg_n_0_[3] ),
        .I1(\repeat_ctr_reg_n_0_[2] ),
        .I2(\repeat_ctr_reg_n_0_[0] ),
        .I3(\repeat_ctr_reg_n_0_[1] ),
        .O(\repeat_ctr[3]_i_3_n_0 ));
  FDRE \repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_18),
        .D(\repeat_ctr[0]_i_1_n_0 ),
        .Q(\repeat_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_18),
        .D(\repeat_ctr[1]_i_1_n_0 ),
        .Q(\repeat_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_18),
        .D(\repeat_ctr[2]_i_1_n_0 ),
        .Q(\repeat_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_18),
        .D(\repeat_ctr[3]_i_2_n_0 ),
        .Q(\repeat_ctr_reg_n_0_[3] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__3
       (.I0(USER_CPLLLOCK_OUT_reg_0),
        .O(rst_in0));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    status_store_i_1
       (.I0(Q[15]),
        .I1(p_1_in5_in),
        .I2(p_1_in10_in),
        .I3(cal_on_tx_reset_in_sync),
        .I4(drp_done),
        .I5(status_store__0),
        .O(status_store_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    status_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(status_store_i_1_n_0),
        .Q(status_store__0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \txoutclksel_int[2]_i_1 
       (.I0(txoutclksel_int),
        .I1(\cpll_cal_state_reg_n_0_[12] ),
        .I2(\cpll_cal_state_reg_n_0_[0] ),
        .O(\txoutclksel_int[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\txoutclksel_int[2]_i_1_n_0 ),
        .Q(txoutclksel_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    txprogdivreset_int_i_1
       (.I0(\wait_ctr[24]_i_6_n_0 ),
        .I1(\cpll_cal_state_reg_n_0_[28] ),
        .I2(p_13_in),
        .I3(txprogdivreset_int),
        .O(txprogdivreset_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txprogdivreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txprogdivreset_int_i_1_n_0),
        .Q(txprogdivreset_int),
        .R(cal_on_tx_reset_in_sync));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry
       (.CI(\wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry_n_0,wait_ctr0_carry_n_1,wait_ctr0_carry_n_2,wait_ctr0_carry_n_3,wait_ctr0_carry_n_4,wait_ctr0_carry_n_5,wait_ctr0_carry_n_6,wait_ctr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry_n_8,wait_ctr0_carry_n_9,wait_ctr0_carry_n_10,wait_ctr0_carry_n_11,wait_ctr0_carry_n_12,wait_ctr0_carry_n_13,wait_ctr0_carry_n_14,wait_ctr0_carry_n_15}),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] ,\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__0
       (.CI(wait_ctr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry__0_n_0,wait_ctr0_carry__0_n_1,wait_ctr0_carry__0_n_2,wait_ctr0_carry__0_n_3,wait_ctr0_carry__0_n_4,wait_ctr0_carry__0_n_5,wait_ctr0_carry__0_n_6,wait_ctr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__0_n_8,wait_ctr0_carry__0_n_9,wait_ctr0_carry__0_n_10,wait_ctr0_carry__0_n_11,wait_ctr0_carry__0_n_12,wait_ctr0_carry__0_n_13,wait_ctr0_carry__0_n_14,wait_ctr0_carry__0_n_15}),
        .S({\wait_ctr_reg_n_0_[16] ,\wait_ctr_reg_n_0_[15] ,\wait_ctr_reg_n_0_[14] ,\wait_ctr_reg_n_0_[13] ,\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__1
       (.CI(wait_ctr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_wait_ctr0_carry__1_CO_UNCONNECTED[7],wait_ctr0_carry__1_n_1,wait_ctr0_carry__1_n_2,wait_ctr0_carry__1_n_3,wait_ctr0_carry__1_n_4,wait_ctr0_carry__1_n_5,wait_ctr0_carry__1_n_6,wait_ctr0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__1_n_8,wait_ctr0_carry__1_n_9,wait_ctr0_carry__1_n_10,wait_ctr0_carry__1_n_11,wait_ctr0_carry__1_n_12,wait_ctr0_carry__1_n_13,wait_ctr0_carry__1_n_14,wait_ctr0_carry__1_n_15}),
        .S({\wait_ctr_reg_n_0_[24] ,\wait_ctr_reg_n_0_[23] ,\wait_ctr_reg_n_0_[22] ,\wait_ctr_reg_n_0_[21] ,\wait_ctr_reg_n_0_[20] ,\wait_ctr_reg_n_0_[19] ,\wait_ctr_reg_n_0_[18] ,\wait_ctr_reg_n_0_[17] }));
  LUT5 #(
    .INIT(32'h22203333)) 
    \wait_ctr[0]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(\wait_ctr_reg_n_0_[0] ),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[10]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__0_n_14),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[11]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__0_n_13),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[12]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__0_n_12),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[13]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__0_n_11),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[14]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__0_n_10),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[15]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__0_n_9),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[16]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__0_n_8),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[17]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__1_n_15),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[18]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__1_n_14),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[19]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__1_n_13),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[1]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry_n_15),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[20]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__1_n_12),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[21]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__1_n_11),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[22]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__1_n_10),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[23]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__1_n_9),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \wait_ctr[24]_i_1 
       (.I0(\wait_ctr[24]_i_2_n_0 ),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_5_n_0 ),
        .I3(\wait_ctr[24]_i_6_n_0 ),
        .I4(p_16_in),
        .I5(p_14_in),
        .O(\wait_ctr[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wait_ctr[24]_i_10 
       (.I0(\wait_ctr_reg_n_0_[22] ),
        .I1(\wait_ctr_reg_n_0_[21] ),
        .I2(\wait_ctr_reg_n_0_[24] ),
        .I3(\wait_ctr_reg_n_0_[23] ),
        .I4(\wait_ctr[24]_i_16_n_0 ),
        .O(\wait_ctr[24]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \wait_ctr[24]_i_11 
       (.I0(\wait_ctr_reg_n_0_[9] ),
        .I1(\wait_ctr_reg_n_0_[8] ),
        .I2(\wait_ctr_reg_n_0_[7] ),
        .I3(\wait_ctr_reg_n_0_[10] ),
        .I4(\wait_ctr_reg_n_0_[11] ),
        .O(\wait_ctr[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA800)) 
    \wait_ctr[24]_i_12 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[4] ),
        .I2(\wait_ctr_reg_n_0_[5] ),
        .I3(\wait_ctr[24]_i_18_n_0 ),
        .I4(\wait_ctr_reg_n_0_[12] ),
        .I5(\wait_ctr_reg_n_0_[13] ),
        .O(\wait_ctr[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wait_ctr[24]_i_13 
       (.I0(\wait_ctr[24]_i_19_n_0 ),
        .I1(\wait_ctr_reg_n_0_[7] ),
        .I2(\wait_ctr_reg_n_0_[9] ),
        .I3(\wait_ctr_reg_n_0_[12] ),
        .I4(\wait_ctr_reg_n_0_[8] ),
        .I5(\wait_ctr[24]_i_20_n_0 ),
        .O(\wait_ctr[24]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_ctr[24]_i_14 
       (.I0(\wait_ctr_reg_n_0_[13] ),
        .I1(\wait_ctr_reg_n_0_[14] ),
        .I2(\wait_ctr_reg_n_0_[15] ),
        .I3(\wait_ctr_reg_n_0_[16] ),
        .O(\wait_ctr[24]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_ctr[24]_i_15 
       (.I0(\wait_ctr_reg_n_0_[23] ),
        .I1(\wait_ctr_reg_n_0_[24] ),
        .I2(\wait_ctr_reg_n_0_[21] ),
        .I3(\wait_ctr_reg_n_0_[22] ),
        .O(\wait_ctr[24]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_ctr[24]_i_16 
       (.I0(\wait_ctr_reg_n_0_[17] ),
        .I1(\wait_ctr_reg_n_0_[18] ),
        .I2(\wait_ctr_reg_n_0_[19] ),
        .I3(\wait_ctr_reg_n_0_[20] ),
        .O(\wait_ctr[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wait_ctr[24]_i_17 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[11] ),
        .I3(\wait_ctr_reg_n_0_[10] ),
        .I4(\wait_ctr_reg_n_0_[3] ),
        .I5(\wait_ctr_reg_n_0_[4] ),
        .O(\wait_ctr[24]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wait_ctr[24]_i_18 
       (.I0(\wait_ctr_reg_n_0_[9] ),
        .I1(\wait_ctr_reg_n_0_[8] ),
        .O(\wait_ctr[24]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \wait_ctr[24]_i_19 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .I3(\wait_ctr_reg_n_0_[3] ),
        .I4(\wait_ctr_reg_n_0_[4] ),
        .O(\wait_ctr[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h5555550455555555)) 
    \wait_ctr[24]_i_2 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(p_0_in),
        .I2(drp_done),
        .I3(\cpll_cal_state_reg_n_0_[0] ),
        .I4(\wait_ctr[24]_i_7_n_0 ),
        .I5(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_ctr[24]_i_20 
       (.I0(\wait_ctr_reg_n_0_[10] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .I2(\wait_ctr_reg_n_0_[5] ),
        .I3(\wait_ctr_reg_n_0_[6] ),
        .O(\wait_ctr[24]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[24]_i_3 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__1_n_8),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \wait_ctr[24]_i_4 
       (.I0(p_15_in),
        .I1(p_17_in),
        .I2(\wait_ctr[24]_i_9_n_0 ),
        .O(\wait_ctr[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0111011101111111)) 
    \wait_ctr[24]_i_5 
       (.I0(\wait_ctr[24]_i_10_n_0 ),
        .I1(\wait_ctr_reg_n_0_[16] ),
        .I2(\wait_ctr_reg_n_0_[15] ),
        .I3(\wait_ctr_reg_n_0_[14] ),
        .I4(\wait_ctr[24]_i_11_n_0 ),
        .I5(\wait_ctr[24]_i_12_n_0 ),
        .O(\wait_ctr[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wait_ctr[24]_i_6 
       (.I0(\wait_ctr_reg_n_0_[13] ),
        .I1(\wait_ctr_reg_n_0_[14] ),
        .I2(\wait_ctr_reg_n_0_[15] ),
        .I3(\wait_ctr_reg_n_0_[16] ),
        .I4(\wait_ctr[24]_i_10_n_0 ),
        .I5(\wait_ctr[24]_i_13_n_0 ),
        .O(\wait_ctr[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wait_ctr[24]_i_7 
       (.I0(p_17_in),
        .I1(p_15_in),
        .O(\wait_ctr[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \wait_ctr[24]_i_8 
       (.I0(p_14_in),
        .I1(p_16_in),
        .I2(\cpll_cal_state_reg_n_0_[28] ),
        .I3(p_13_in),
        .I4(p_18_in),
        .O(\wait_ctr[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0001010101010101)) 
    \wait_ctr[24]_i_9 
       (.I0(\wait_ctr[24]_i_14_n_0 ),
        .I1(\wait_ctr[24]_i_15_n_0 ),
        .I2(\wait_ctr[24]_i_16_n_0 ),
        .I3(\wait_ctr_reg_n_0_[12] ),
        .I4(\wait_ctr[24]_i_17_n_0 ),
        .I5(\wait_ctr[24]_i_11_n_0 ),
        .O(\wait_ctr[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[2]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry_n_14),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[3]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry_n_13),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[4]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry_n_12),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[5]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry_n_11),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[6]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry_n_10),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[7]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry_n_9),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[8]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry_n_8),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8880CCCC)) 
    \wait_ctr[9]_i_1 
       (.I0(\wait_ctr[24]_i_9_n_0 ),
        .I1(wait_ctr0_carry__0_n_15),
        .I2(p_15_in),
        .I3(p_17_in),
        .I4(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[9]_i_1_n_0 ));
  FDRE \wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[0]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[10]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[11]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[12]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[13]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[13] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[14]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[14] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[15]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[15] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[16]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[16] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[17]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[17] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[18]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[18] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[19]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[19] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[1]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[20]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[20] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[21]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[21] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[22]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[22] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[23]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[23] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[24]_i_3_n_0 ),
        .Q(\wait_ctr_reg_n_0_[24] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[2]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[3]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[4]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[5]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[6]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[7]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[8]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[9]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h74)) 
    wr_i_1__0
       (.I0(drp_done),
        .I1(\di_msk[15]_i_3_n_0 ),
        .I2(wr),
        .O(wr_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(wr_i_1__0_n_0),
        .Q(wr),
        .R(cal_on_tx_reset_in_sync));
  LUT3 #(
    .INIT(8'h40)) 
    \x0e1_store[14]_i_1 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(p_4_in),
        .I2(drp_done),
        .O(\x0e1_store[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[0] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\x0e1_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[12] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[12]),
        .Q(\x0e1_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[13] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[13]),
        .Q(\x0e1_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[14] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[14]),
        .Q(\x0e1_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[1] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\x0e1_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[2] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\x0e1_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[3] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\x0e1_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[4] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\x0e1_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[5] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\x0e1_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[6] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\x0e1_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[7] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\x0e1_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[8] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\x0e1_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[9] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\x0e1_store_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_gthe4_delay_powergood" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gthe4_delay_powergood
   (out,
    RXPD,
    RXRATE,
    rxoutclkpcs_out,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ,
    rxpd_in);
  output out;
  output [0:0]RXPD;
  output [0:0]RXRATE;
  input [0:0]rxoutclkpcs_out;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  input [0:0]rxpd_in;

  wire [0:0]RXPD;
  wire [0:0]RXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;
  wire [0:0]rxoutclkpcs_out;
  wire [0:0]rxpd_in;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(rxoutclkpcs_out),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(rxoutclkpcs_out),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(RXRATE));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3 
       (.I0(rxpd_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(RXPD));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_gtwiz_reset" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_gtwiz_reset
   (rst_in_out_reg,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    \gen_gtwizard_gthe4.gttxreset_int ,
    \gen_gtwizard_gthe4.txuserrdy_int ,
    \gen_gtwizard_gthe4.rxprogdivreset_int ,
    \gen_gtwizard_gthe4.rxuserrdy_int ,
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ,
    RESET_IN,
    gtpowergood_out,
    gtwiz_userclk_tx_active_in,
    cplllock_out,
    gtwiz_userclk_rx_active_out,
    rxcdrlock_out,
    drpclk_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    rst_in0,
    rxusrclk_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gthe4.gtpowergood_int ,
    gtwiz_reset_rx_datapath_in);
  output rst_in_out_reg;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output \gen_gtwizard_gthe4.gttxreset_int ;
  output \gen_gtwizard_gthe4.txuserrdy_int ;
  output \gen_gtwizard_gthe4.rxprogdivreset_int ;
  output \gen_gtwizard_gthe4.rxuserrdy_int ;
  output \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  output RESET_IN;
  input [0:0]gtpowergood_out;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]cplllock_out;
  input [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]rxcdrlock_out;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in0;
  input [0:0]rxusrclk_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input \gen_gtwizard_gthe4.gtpowergood_int ;
  input [0:0]gtwiz_reset_rx_datapath_in;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire \FSM_sequential_sm_reset_rx[2]_i_2_n_0 ;
  wire RESET_IN;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2;
  wire bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire [0:0]cplllock_out;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire \gen_gtwizard_gthe4.gtpowergood_int ;
  wire \gen_gtwizard_gthe4.gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gttxreset_int ;
  wire \gen_gtwizard_gthe4.rxprogdivreset_int ;
  wire \gen_gtwizard_gthe4.rxuserrdy_int ;
  wire \gen_gtwizard_gthe4.txuserrdy_int ;
  wire [0:0]gtpowergood_out;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_datapath_dly;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_datapath_dly;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_out;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire p_0_in;
  wire p_0_in11_out__0;
  wire [9:0]p_0_in__2;
  wire [9:0]p_0_in__3;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire rst_in0;
  wire rst_in_out_reg;
  wire [0:0]rxcdrlock_out;
  wire [0:0]rxusrclk_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [1:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr013_out__0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF70000FFFFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .O(sm_reset_all__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_rx[1]_i_2 
       (.I0(sm_reset_rx_timer_clr_reg_n_0),
        .I1(sm_reset_rx_timer_sat),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .O(p_0_in11_out__0));
  LUT6 #(
    .INIT(64'hFFFFFF000800FF00)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .I1(sm_reset_rx_timer_sat),
        .I2(sm_reset_rx_timer_clr_reg_n_0),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx[1]),
        .I5(sm_reset_rx[0]),
        .O(\FSM_sequential_sm_reset_rx[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_0),
        .D(\FSM_sequential_sm_reset_rx[2]_i_2_n_0 ),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h38)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[1]),
        .I2(sm_reset_tx[2]),
        .O(sm_reset_tx__0[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(sm_reset_tx_timer_clr_reg_n_0),
        .I1(sm_reset_tx_timer_sat),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_tx_inst_n_0),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_tx_inst_n_0),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_tx_inst_n_0),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_1 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .\FSM_sequential_sm_reset_all_reg[0]_0 (\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .Q(sm_reset_all),
        .drpclk_in(drpclk_in),
        .gtpowergood_out(gtpowergood_out));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_2 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_rx_datapath_dly(gtwiz_reset_rx_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_3 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0),
        .\FSM_sequential_sm_reset_rx[2]_i_3 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_datapath_dly(gtwiz_reset_rx_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat),
        .sm_reset_rx_pll_timer_sat_reg(bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_4 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_tx_datapath_dly(gtwiz_reset_tx_datapath_dly),
        .in0(gtwiz_reset_tx_datapath_sync));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_5 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .\FSM_sequential_sm_reset_tx[2]_i_3 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_tx_datapath_dly(gtwiz_reset_tx_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat),
        .sm_reset_tx_pll_timer_sat_reg(bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_6 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gthe4.rxuserrdy_int (\gen_gtwizard_gthe4.rxuserrdy_int ),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_userclk_rx_active_out(gtwiz_userclk_rx_active_out),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr_reg_0(bit_synchronizer_plllock_rx_inst_n_1),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_7 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .\gen_gtwizard_gthe4.txuserrdy_int (\gen_gtwizard_gthe4.txuserrdy_int ),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .sm_reset_tx_timer_clr013_out__0(sm_reset_tx_timer_clr013_out__0),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_clr_reg_0(bit_synchronizer_plllock_tx_inst_n_1),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_8 bit_synchronizer_plllock_rx_inst
       (.E(bit_synchronizer_plllock_rx_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (sm_reset_rx_timer_clr_reg_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[1] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[1]_0 (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_3),
        .Q(sm_reset_rx),
        .cplllock_out(cplllock_out),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gtrxreset_int (\gen_gtwizard_gthe4.gtrxreset_int ),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_1),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_9 bit_synchronizer_plllock_tx_inst
       (.E(bit_synchronizer_plllock_tx_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (sm_reset_tx_timer_clr_reg_n_0),
        .\FSM_sequential_sm_reset_tx_reg[0]_1 (bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_plllock_tx_inst_n_3),
        .Q(sm_reset_tx),
        .cplllock_out(cplllock_out),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gttxreset_int (\gen_gtwizard_gthe4.gttxreset_int ),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_1),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_bit_synchronizer_10 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_2),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.rxprogdivreset_int (\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_0),
        .rxcdrlock_out(rxcdrlock_out),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_plllock_rx_inst_n_2),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat));
  LUT3 #(
    .INIT(8'h8B)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gthe4.gtrxreset_int ),
        .I1(gtpowergood_out),
        .I2(\gen_gtwizard_gthe4.gtpowergood_int ),
        .O(\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_4),
        .Q(\gen_gtwizard_gthe4.gtrxreset_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_3),
        .Q(\gen_gtwizard_gthe4.gttxreset_int ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_11 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_1(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_12 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_13 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.drpclk_in(drpclk_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_14 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_15 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_16 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.drpclk_in(drpclk_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk_in(rxusrclk_in));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_17 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .rxusrclk_in(rxusrclk_in));
  gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_18 reset_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .rst_in0(rst_in0),
        .rst_in_out_reg_0(rst_in_out_reg));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__2
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(RESET_IN));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_2),
        .Q(\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2),
        .Q(\gen_gtwizard_gthe4.rxuserrdy_int ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_1),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I1(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I4(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I5(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[10]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[3]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[1]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ),
        .I1(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[13]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I4(\sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_6 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_7 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[25]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_8 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[5]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__3[8]));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I5(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__3[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[9]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[2]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__2[8]));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I5(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__2[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[9]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[2]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_tx_timer_clr_i_4
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_clr013_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .Q(\gen_gtwizard_gthe4.txuserrdy_int ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_inv_synchronizer_17
   (gtwiz_reset_tx_done_out,
    rxusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input [0:0]rxusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_reset_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer
   (gtwiz_reset_all_sync,
    drpclk_in,
    gtwiz_reset_all_in);
  output gtwiz_reset_all_sync;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_all_in;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_all_in),
        .Q(gtwiz_reset_all_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_reset_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_11
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    drpclk_in,
    Q,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    rst_in_out_reg_0,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_1);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input rst_in_out_reg_0;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_1;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    rst_in_meta_i_1
       (.I0(rst_in_out_reg_0),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(rst_in_out_reg_1),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_reset_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_12
   (in0,
    drpclk_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__0
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_reset_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_13
   (in0,
    drpclk_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]drpclk_in;
  input rst_in_meta_reg_0;

  wire [0:0]drpclk_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_reset_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_14
   (gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    drpclk_in,
    gtwiz_reset_tx_datapath_in,
    rst_in_out_reg_0,
    Q,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int );
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in_out_reg_0;
  input [2:0]Q;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(gtwiz_reset_tx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_reset_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_15
   (in0,
    drpclk_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_reset_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_16
   (in0,
    drpclk_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]drpclk_in;
  input rst_in_meta_reg_0;

  wire [0:0]drpclk_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_reset_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_18
   (rst_in_out_reg_0,
    drpclk_in,
    rst_in0);
  output rst_in_out_reg_0;
  input [0:0]drpclk_in;
  input rst_in0;

  wire [0:0]drpclk_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(rst_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_reset_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_20
   (drpclk_in);
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_in_meta));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(1'b1),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(1'b1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(1'b1),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_reset_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_21
   (cal_on_tx_reset_in_sync,
    drpclk_in,
    RESET_IN);
  output cal_on_tx_reset_in_sync;
  input [0:0]drpclk_in;
  input RESET_IN;

  wire RESET_IN;
  wire cal_on_tx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(RESET_IN),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(RESET_IN),
        .Q(cal_on_tx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(RESET_IN),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(RESET_IN),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(RESET_IN),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_13_reset_synchronizer" *) 
module gig_ethernet_pcs_pma_0_gtwizard_ultrascale_v1_7_13_reset_synchronizer_28
   (rst_in_out,
    txoutclkmon,
    out);
  output rst_in_out;
  input txoutclkmon;
  input out;

  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txoutclkmon;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

module gig_ethernet_pcs_pma_0_reset_sync
   (reset_out,
    userclk2,
    enablealign);
  output reset_out;
  input userclk2;
  input enablealign;

  wire enablealign;
  wire reset_out;
  wire reset_stage1;
  wire reset_stage2;
  wire reset_stage3;
  wire reset_stage4;
  wire reset_stage5;
  wire userclk2;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDPE #(
    .INIT(1'b1)) 
    reset_sync1
       (.C(userclk2),
        .CE(1'b1),
        .D(1'b0),
        .PRE(enablealign),
        .Q(reset_stage1));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDPE #(
    .INIT(1'b1)) 
    reset_sync2
       (.C(userclk2),
        .CE(1'b1),
        .D(reset_stage1),
        .PRE(enablealign),
        .Q(reset_stage2));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDPE #(
    .INIT(1'b1)) 
    reset_sync3
       (.C(userclk2),
        .CE(1'b1),
        .D(reset_stage2),
        .PRE(enablealign),
        .Q(reset_stage3));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDPE #(
    .INIT(1'b1)) 
    reset_sync4
       (.C(userclk2),
        .CE(1'b1),
        .D(reset_stage3),
        .PRE(enablealign),
        .Q(reset_stage4));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDPE #(
    .INIT(1'b1)) 
    reset_sync5
       (.C(userclk2),
        .CE(1'b1),
        .D(reset_stage4),
        .PRE(enablealign),
        .Q(reset_stage5));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FDP" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDPE #(
    .INIT(1'b1)) 
    reset_sync6
       (.C(userclk2),
        .CE(1'b1),
        .D(reset_stage5),
        .PRE(1'b0),
        .Q(reset_out));
endmodule

module gig_ethernet_pcs_pma_0_sync_block
   (resetdone,
    data_in,
    userclk2);
  output resetdone;
  input data_in;
  input userclk2;

  wire data_in;
  wire data_sync1;
  wire data_sync2;
  wire data_sync3;
  wire data_sync4;
  wire data_sync5;
  wire resetdone;
  wire userclk2;

  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE GND:R" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg1
       (.C(userclk2),
        .CE(1'b1),
        .D(data_in),
        .Q(data_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE GND:R" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg2
       (.C(userclk2),
        .CE(1'b1),
        .D(data_sync1),
        .Q(data_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE GND:R" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg3
       (.C(userclk2),
        .CE(1'b1),
        .D(data_sync2),
        .Q(data_sync3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE GND:R" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg4
       (.C(userclk2),
        .CE(1'b1),
        .D(data_sync3),
        .Q(data_sync4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE GND:R" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg5
       (.C(userclk2),
        .CE(1'b1),
        .D(data_sync4),
        .Q(data_sync5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE GND:R" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    data_sync_reg6
       (.C(userclk2),
        .CE(1'b1),
        .D(data_sync5),
        .Q(resetdone),
        .R(1'b0));
endmodule

module gig_ethernet_pcs_pma_0_transceiver
   (cplllock,
    txn,
    txp,
    gtpowergood,
    rxoutclk,
    txoutclk,
    rxchariscomma,
    rxcharisk,
    Q,
    \rxdata_reg[7]_0 ,
    rxdisperr,
    rxnotintable,
    rxbuferr,
    txbuferr,
    data_in,
    mmcm_reset,
    userclk2,
    enablealign,
    mmcm_locked,
    pma_reset,
    independent_clock_bufg,
    rxn,
    rxp,
    gtrefclk,
    userclk,
    SR,
    txreset,
    D,
    powerdown,
    txchardispval_reg_reg_0,
    txchardispmode_reg_reg_0,
    txcharisk_reg_reg_0);
  output cplllock;
  output txn;
  output txp;
  output gtpowergood;
  output rxoutclk;
  output txoutclk;
  output rxchariscomma;
  output rxcharisk;
  output [1:0]Q;
  output [7:0]\rxdata_reg[7]_0 ;
  output rxdisperr;
  output rxnotintable;
  output rxbuferr;
  output txbuferr;
  output data_in;
  output mmcm_reset;
  input userclk2;
  input enablealign;
  input mmcm_locked;
  input pma_reset;
  input independent_clock_bufg;
  input rxn;
  input rxp;
  input gtrefclk;
  input userclk;
  input [0:0]SR;
  input txreset;
  input [7:0]D;
  input powerdown;
  input [0:0]txchardispval_reg_reg_0;
  input [0:0]txchardispmode_reg_reg_0;
  input [0:0]txcharisk_reg_reg_0;

  wire [7:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire cplllock;
  wire data_in;
  wire enablealign;
  wire encommaalign_int;
  wire gig_ethernet_pcs_pma_0_gt_i_n_117;
  wire gig_ethernet_pcs_pma_0_gt_i_n_57;
  wire gtpowergood;
  wire gtrefclk;
  wire gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_done_out;
  wire gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_done_out;
  wire independent_clock_bufg;
  wire mmcm_locked;
  wire mmcm_reset;
  wire p_0_in;
  wire [7:0]p_1_in;
  wire [0:0]p_1_in__0;
  wire [0:0]p_1_in__1;
  wire [0:0]p_1_in__2;
  wire pma_reset;
  wire powerdown;
  wire rxbuferr;
  wire rxchariscomma;
  wire [1:0]rxchariscomma_double;
  wire rxchariscomma_i_1_n_0;
  wire [1:0]rxchariscomma_reg__0;
  wire rxcharisk;
  wire [1:0]rxcharisk_double;
  wire rxcharisk_i_1_n_0;
  wire [1:0]rxcharisk_reg__0;
  wire [1:0]rxclkcorcnt_double;
  wire [1:0]rxclkcorcnt_int;
  wire [1:0]rxclkcorcnt_reg;
  wire [1:0]rxctrl0_out;
  wire [1:0]rxctrl1_out;
  wire [1:0]rxctrl2_out;
  wire [1:0]rxctrl3_out;
  wire \rxdata[0]_i_1_n_0 ;
  wire \rxdata[1]_i_1_n_0 ;
  wire \rxdata[2]_i_1_n_0 ;
  wire \rxdata[3]_i_1_n_0 ;
  wire \rxdata[4]_i_1_n_0 ;
  wire \rxdata[5]_i_1_n_0 ;
  wire \rxdata[6]_i_1_n_0 ;
  wire \rxdata[7]_i_1_n_0 ;
  wire [15:0]rxdata_double;
  wire [15:0]rxdata_int;
  wire [15:0]rxdata_reg;
  wire [7:0]\rxdata_reg[7]_0 ;
  wire rxdisperr;
  wire [1:0]rxdisperr_double;
  wire rxdisperr_i_1_n_0;
  wire [1:0]rxdisperr_reg__0;
  wire rxn;
  wire rxnotintable;
  wire [1:0]rxnotintable_double;
  wire rxnotintable_i_1_n_0;
  wire [1:0]rxnotintable_reg__0;
  wire rxoutclk;
  wire rxp;
  wire rxpowerdown;
  wire rxpowerdown_double;
  wire rxpowerdown_reg__0;
  wire toggle;
  wire toggle_i_1_n_0;
  wire txbuferr;
  wire [1:1]txbufstatus_reg;
  wire [1:0]txchardispmode_double;
  wire [1:0]txchardispmode_int;
  wire [0:0]txchardispmode_reg_reg_0;
  wire [1:0]txchardispval_double;
  wire [1:0]txchardispval_int;
  wire [0:0]txchardispval_reg_reg_0;
  wire [1:0]txcharisk_double;
  wire [1:0]txcharisk_int;
  wire [0:0]txcharisk_reg_reg_0;
  wire [15:0]txdata_double;
  wire [15:0]txdata_int;
  wire txn;
  wire txoutclk;
  wire txp;
  wire txpowerdown;
  wire txpowerdown_double;
  wire txpowerdown_reg__0;
  wire txreset;
  wire userclk;
  wire userclk2;
  wire [15:0]NLW_gig_ethernet_pcs_pma_0_gt_i_dmonitorout_out_UNCONNECTED;
  wire [15:0]NLW_gig_ethernet_pcs_pma_0_gt_i_drpdo_out_UNCONNECTED;
  wire [0:0]NLW_gig_ethernet_pcs_pma_0_gt_i_drprdy_out_UNCONNECTED;
  wire [0:0]NLW_gig_ethernet_pcs_pma_0_gt_i_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_gig_ethernet_pcs_pma_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [1:0]NLW_gig_ethernet_pcs_pma_0_gt_i_rxbufstatus_out_UNCONNECTED;
  wire [0:0]NLW_gig_ethernet_pcs_pma_0_gt_i_rxbyteisaligned_out_UNCONNECTED;
  wire [0:0]NLW_gig_ethernet_pcs_pma_0_gt_i_rxbyterealign_out_UNCONNECTED;
  wire [0:0]NLW_gig_ethernet_pcs_pma_0_gt_i_rxcommadet_out_UNCONNECTED;
  wire [15:2]NLW_gig_ethernet_pcs_pma_0_gt_i_rxctrl0_out_UNCONNECTED;
  wire [15:2]NLW_gig_ethernet_pcs_pma_0_gt_i_rxctrl1_out_UNCONNECTED;
  wire [7:2]NLW_gig_ethernet_pcs_pma_0_gt_i_rxctrl2_out_UNCONNECTED;
  wire [7:2]NLW_gig_ethernet_pcs_pma_0_gt_i_rxctrl3_out_UNCONNECTED;
  wire [0:0]NLW_gig_ethernet_pcs_pma_0_gt_i_rxpmaresetdone_out_UNCONNECTED;
  wire [0:0]NLW_gig_ethernet_pcs_pma_0_gt_i_rxprbserr_out_UNCONNECTED;
  wire [0:0]NLW_gig_ethernet_pcs_pma_0_gt_i_rxresetdone_out_UNCONNECTED;
  wire [0:0]NLW_gig_ethernet_pcs_pma_0_gt_i_txbufstatus_out_UNCONNECTED;
  wire [0:0]NLW_gig_ethernet_pcs_pma_0_gt_i_txpmaresetdone_out_UNCONNECTED;
  wire [0:0]NLW_gig_ethernet_pcs_pma_0_gt_i_txprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_gig_ethernet_pcs_pma_0_gt_i_txresetdone_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    data_sync1_i_1
       (.I0(gtwiz_reset_tx_done_out),
        .I1(gtwiz_reset_rx_done_out),
        .O(data_in));
  (* CHECK_LICENSE_TYPE = "gig_ethernet_pcs_pma_0_gt,gig_ethernet_pcs_pma_0_gt_gtwizard_top,{}" *) 
  (* X_CORE_INFO = "gig_ethernet_pcs_pma_0_gt_gtwizard_top,Vivado 2022.1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  gig_ethernet_pcs_pma_0_gt gig_ethernet_pcs_pma_0_gt_i
       (.cplllock_out(cplllock),
        .cpllrefclksel_in({1'b0,1'b0,1'b1}),
        .dmonitorout_out(NLW_gig_ethernet_pcs_pma_0_gt_i_dmonitorout_out_UNCONNECTED[15:0]),
        .drpaddr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpclk_in(independent_clock_bufg),
        .drpdi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdo_out(NLW_gig_ethernet_pcs_pma_0_gt_i_drpdo_out_UNCONNECTED[15:0]),
        .drpen_in(1'b0),
        .drprdy_out(NLW_gig_ethernet_pcs_pma_0_gt_i_drprdy_out_UNCONNECTED[0]),
        .drpwe_in(1'b0),
        .eyescandataerror_out(NLW_gig_ethernet_pcs_pma_0_gt_i_eyescandataerror_out_UNCONNECTED[0]),
        .eyescanreset_in(1'b0),
        .eyescantrigger_in(1'b0),
        .gthrxn_in(rxn),
        .gthrxp_in(rxp),
        .gthtxn_out(txn),
        .gthtxp_out(txp),
        .gtpowergood_out(gtpowergood),
        .gtrefclk0_in(gtrefclk),
        .gtrefclk1_in(1'b0),
        .gtwiz_reset_all_in(pma_reset),
        .gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_reset_rx_cdr_stable_out(NLW_gig_ethernet_pcs_pma_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(1'b0),
        .gtwiz_userclk_tx_active_in(mmcm_locked),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userdata_rx_out(rxdata_int),
        .gtwiz_userdata_tx_in(txdata_int),
        .loopback_in({1'b0,1'b0,1'b0}),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx8b10ben_in(1'b1),
        .rxbufreset_in(1'b0),
        .rxbufstatus_out({gig_ethernet_pcs_pma_0_gt_i_n_57,NLW_gig_ethernet_pcs_pma_0_gt_i_rxbufstatus_out_UNCONNECTED[1:0]}),
        .rxbyteisaligned_out(NLW_gig_ethernet_pcs_pma_0_gt_i_rxbyteisaligned_out_UNCONNECTED[0]),
        .rxbyterealign_out(NLW_gig_ethernet_pcs_pma_0_gt_i_rxbyterealign_out_UNCONNECTED[0]),
        .rxcdrhold_in(1'b0),
        .rxclkcorcnt_out(rxclkcorcnt_int),
        .rxcommadet_out(NLW_gig_ethernet_pcs_pma_0_gt_i_rxcommadet_out_UNCONNECTED[0]),
        .rxcommadeten_in(1'b1),
        .rxctrl0_out({NLW_gig_ethernet_pcs_pma_0_gt_i_rxctrl0_out_UNCONNECTED[15:2],rxctrl0_out}),
        .rxctrl1_out({NLW_gig_ethernet_pcs_pma_0_gt_i_rxctrl1_out_UNCONNECTED[15:2],rxctrl1_out}),
        .rxctrl2_out({NLW_gig_ethernet_pcs_pma_0_gt_i_rxctrl2_out_UNCONNECTED[7:2],rxctrl2_out}),
        .rxctrl3_out({NLW_gig_ethernet_pcs_pma_0_gt_i_rxctrl3_out_UNCONNECTED[7:2],rxctrl3_out}),
        .rxdfelpmreset_in(1'b0),
        .rxlpmen_in(1'b1),
        .rxmcommaalignen_in(encommaalign_int),
        .rxoutclk_out(rxoutclk),
        .rxpcommaalignen_in(1'b0),
        .rxpcsreset_in(1'b0),
        .rxpd_in({rxpowerdown,1'b0}),
        .rxpmareset_in(1'b0),
        .rxpmaresetdone_out(NLW_gig_ethernet_pcs_pma_0_gt_i_rxpmaresetdone_out_UNCONNECTED[0]),
        .rxpolarity_in(1'b0),
        .rxprbscntreset_in(1'b0),
        .rxprbserr_out(NLW_gig_ethernet_pcs_pma_0_gt_i_rxprbserr_out_UNCONNECTED[0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0}),
        .rxrate_in({1'b0,1'b0,1'b0}),
        .rxresetdone_out(NLW_gig_ethernet_pcs_pma_0_gt_i_rxresetdone_out_UNCONNECTED[0]),
        .rxusrclk2_in(1'b0),
        .rxusrclk_in(userclk),
        .tx8b10ben_in(1'b1),
        .txbufstatus_out({gig_ethernet_pcs_pma_0_gt_i_n_117,NLW_gig_ethernet_pcs_pma_0_gt_i_txbufstatus_out_UNCONNECTED[0]}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txchardispval_int}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txchardispmode_int}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txcharisk_int}),
        .txdiffctrl_in({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .txelecidle_in(txpowerdown),
        .txinhibit_in(1'b0),
        .txoutclk_out(txoutclk),
        .txpcsreset_in(1'b0),
        .txpd_in({1'b0,1'b0}),
        .txpmareset_in(1'b0),
        .txpmaresetdone_out(NLW_gig_ethernet_pcs_pma_0_gt_i_txpmaresetdone_out_UNCONNECTED[0]),
        .txpolarity_in(1'b0),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprbsforceerr_in(1'b0),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprgdivresetdone_out(NLW_gig_ethernet_pcs_pma_0_gt_i_txprgdivresetdone_out_UNCONNECTED[0]),
        .txresetdone_out(NLW_gig_ethernet_pcs_pma_0_gt_i_txresetdone_out_UNCONNECTED[0]),
        .txusrclk2_in(1'b0),
        .txusrclk_in(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    gig_ethernet_pcs_pma_0_gt_i_i_1
       (.I0(txreset),
        .I1(gtwiz_reset_tx_done_out),
        .O(gtwiz_reset_tx_datapath_in));
  LUT2 #(
    .INIT(4'h8)) 
    gig_ethernet_pcs_pma_0_gt_i_i_2
       (.I0(SR),
        .I1(gtwiz_reset_rx_done_out),
        .O(gtwiz_reset_rx_datapath_in));
  LUT1 #(
    .INIT(2'h1)) 
    mmcm_reset_INST_0
       (.I0(cplllock),
        .O(mmcm_reset));
  gig_ethernet_pcs_pma_0_reset_sync reclock_encommaalign
       (.enablealign(enablealign),
        .reset_out(encommaalign_int),
        .userclk2(userclk2));
  FDRE rxbuferr_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rxbuferr),
        .R(1'b0));
  FDRE \rxbufstatus_reg_reg[2] 
       (.C(userclk),
        .CE(1'b1),
        .D(gig_ethernet_pcs_pma_0_gt_i_n_57),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \rxchariscomma_double_reg[0] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxchariscomma_reg__0[0]),
        .Q(rxchariscomma_double[0]),
        .R(SR));
  FDRE \rxchariscomma_double_reg[1] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxchariscomma_reg__0[1]),
        .Q(rxchariscomma_double[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rxchariscomma_i_1
       (.I0(rxchariscomma_double[1]),
        .I1(toggle),
        .I2(rxchariscomma_double[0]),
        .O(rxchariscomma_i_1_n_0));
  FDRE rxchariscomma_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(rxchariscomma_i_1_n_0),
        .Q(rxchariscomma),
        .R(SR));
  FDRE \rxchariscomma_reg_reg[0] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxctrl2_out[0]),
        .Q(rxchariscomma_reg__0[0]),
        .R(1'b0));
  FDRE \rxchariscomma_reg_reg[1] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxctrl2_out[1]),
        .Q(rxchariscomma_reg__0[1]),
        .R(1'b0));
  FDRE \rxcharisk_double_reg[0] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxcharisk_reg__0[0]),
        .Q(rxcharisk_double[0]),
        .R(SR));
  FDRE \rxcharisk_double_reg[1] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxcharisk_reg__0[1]),
        .Q(rxcharisk_double[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rxcharisk_i_1
       (.I0(rxcharisk_double[1]),
        .I1(toggle),
        .I2(rxcharisk_double[0]),
        .O(rxcharisk_i_1_n_0));
  FDRE rxcharisk_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(rxcharisk_i_1_n_0),
        .Q(rxcharisk),
        .R(SR));
  FDRE \rxcharisk_reg_reg[0] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxctrl0_out[0]),
        .Q(rxcharisk_reg__0[0]),
        .R(1'b0));
  FDRE \rxcharisk_reg_reg[1] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxctrl0_out[1]),
        .Q(rxcharisk_reg__0[1]),
        .R(1'b0));
  FDRE \rxclkcorcnt_double_reg[0] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxclkcorcnt_reg[0]),
        .Q(rxclkcorcnt_double[0]),
        .R(SR));
  FDRE \rxclkcorcnt_double_reg[1] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxclkcorcnt_reg[1]),
        .Q(rxclkcorcnt_double[1]),
        .R(SR));
  FDRE \rxclkcorcnt_reg[0] 
       (.C(userclk2),
        .CE(1'b1),
        .D(rxclkcorcnt_double[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \rxclkcorcnt_reg[1] 
       (.C(userclk2),
        .CE(1'b1),
        .D(rxclkcorcnt_double[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \rxclkcorcnt_reg_reg[0] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxclkcorcnt_int[0]),
        .Q(rxclkcorcnt_reg[0]),
        .R(1'b0));
  FDRE \rxclkcorcnt_reg_reg[1] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxclkcorcnt_int[1]),
        .Q(rxclkcorcnt_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxdata[0]_i_1 
       (.I0(rxdata_double[8]),
        .I1(toggle),
        .I2(rxdata_double[0]),
        .O(\rxdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxdata[1]_i_1 
       (.I0(rxdata_double[9]),
        .I1(toggle),
        .I2(rxdata_double[1]),
        .O(\rxdata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxdata[2]_i_1 
       (.I0(rxdata_double[10]),
        .I1(toggle),
        .I2(rxdata_double[2]),
        .O(\rxdata[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxdata[3]_i_1 
       (.I0(rxdata_double[11]),
        .I1(toggle),
        .I2(rxdata_double[3]),
        .O(\rxdata[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxdata[4]_i_1 
       (.I0(rxdata_double[12]),
        .I1(toggle),
        .I2(rxdata_double[4]),
        .O(\rxdata[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxdata[5]_i_1 
       (.I0(rxdata_double[13]),
        .I1(toggle),
        .I2(rxdata_double[5]),
        .O(\rxdata[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxdata[6]_i_1 
       (.I0(rxdata_double[14]),
        .I1(toggle),
        .I2(rxdata_double[6]),
        .O(\rxdata[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rxdata[7]_i_1 
       (.I0(rxdata_double[15]),
        .I1(toggle),
        .I2(rxdata_double[7]),
        .O(\rxdata[7]_i_1_n_0 ));
  FDRE \rxdata_double_reg[0] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[0]),
        .Q(rxdata_double[0]),
        .R(SR));
  FDRE \rxdata_double_reg[10] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[10]),
        .Q(rxdata_double[10]),
        .R(SR));
  FDRE \rxdata_double_reg[11] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[11]),
        .Q(rxdata_double[11]),
        .R(SR));
  FDRE \rxdata_double_reg[12] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[12]),
        .Q(rxdata_double[12]),
        .R(SR));
  FDRE \rxdata_double_reg[13] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[13]),
        .Q(rxdata_double[13]),
        .R(SR));
  FDRE \rxdata_double_reg[14] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[14]),
        .Q(rxdata_double[14]),
        .R(SR));
  FDRE \rxdata_double_reg[15] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[15]),
        .Q(rxdata_double[15]),
        .R(SR));
  FDRE \rxdata_double_reg[1] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[1]),
        .Q(rxdata_double[1]),
        .R(SR));
  FDRE \rxdata_double_reg[2] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[2]),
        .Q(rxdata_double[2]),
        .R(SR));
  FDRE \rxdata_double_reg[3] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[3]),
        .Q(rxdata_double[3]),
        .R(SR));
  FDRE \rxdata_double_reg[4] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[4]),
        .Q(rxdata_double[4]),
        .R(SR));
  FDRE \rxdata_double_reg[5] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[5]),
        .Q(rxdata_double[5]),
        .R(SR));
  FDRE \rxdata_double_reg[6] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[6]),
        .Q(rxdata_double[6]),
        .R(SR));
  FDRE \rxdata_double_reg[7] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[7]),
        .Q(rxdata_double[7]),
        .R(SR));
  FDRE \rxdata_double_reg[8] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[8]),
        .Q(rxdata_double[8]),
        .R(SR));
  FDRE \rxdata_double_reg[9] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdata_reg[9]),
        .Q(rxdata_double[9]),
        .R(SR));
  FDRE \rxdata_reg[0] 
       (.C(userclk2),
        .CE(1'b1),
        .D(\rxdata[0]_i_1_n_0 ),
        .Q(\rxdata_reg[7]_0 [0]),
        .R(SR));
  FDRE \rxdata_reg[1] 
       (.C(userclk2),
        .CE(1'b1),
        .D(\rxdata[1]_i_1_n_0 ),
        .Q(\rxdata_reg[7]_0 [1]),
        .R(SR));
  FDRE \rxdata_reg[2] 
       (.C(userclk2),
        .CE(1'b1),
        .D(\rxdata[2]_i_1_n_0 ),
        .Q(\rxdata_reg[7]_0 [2]),
        .R(SR));
  FDRE \rxdata_reg[3] 
       (.C(userclk2),
        .CE(1'b1),
        .D(\rxdata[3]_i_1_n_0 ),
        .Q(\rxdata_reg[7]_0 [3]),
        .R(SR));
  FDRE \rxdata_reg[4] 
       (.C(userclk2),
        .CE(1'b1),
        .D(\rxdata[4]_i_1_n_0 ),
        .Q(\rxdata_reg[7]_0 [4]),
        .R(SR));
  FDRE \rxdata_reg[5] 
       (.C(userclk2),
        .CE(1'b1),
        .D(\rxdata[5]_i_1_n_0 ),
        .Q(\rxdata_reg[7]_0 [5]),
        .R(SR));
  FDRE \rxdata_reg[6] 
       (.C(userclk2),
        .CE(1'b1),
        .D(\rxdata[6]_i_1_n_0 ),
        .Q(\rxdata_reg[7]_0 [6]),
        .R(SR));
  FDRE \rxdata_reg[7] 
       (.C(userclk2),
        .CE(1'b1),
        .D(\rxdata[7]_i_1_n_0 ),
        .Q(\rxdata_reg[7]_0 [7]),
        .R(SR));
  FDRE \rxdata_reg_reg[0] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[0]),
        .Q(rxdata_reg[0]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[10] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[10]),
        .Q(rxdata_reg[10]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[11] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[11]),
        .Q(rxdata_reg[11]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[12] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[12]),
        .Q(rxdata_reg[12]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[13] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[13]),
        .Q(rxdata_reg[13]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[14] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[14]),
        .Q(rxdata_reg[14]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[15] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[15]),
        .Q(rxdata_reg[15]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[1] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[1]),
        .Q(rxdata_reg[1]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[2] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[2]),
        .Q(rxdata_reg[2]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[3] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[3]),
        .Q(rxdata_reg[3]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[4] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[4]),
        .Q(rxdata_reg[4]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[5] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[5]),
        .Q(rxdata_reg[5]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[6] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[6]),
        .Q(rxdata_reg[6]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[7] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[7]),
        .Q(rxdata_reg[7]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[8] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[8]),
        .Q(rxdata_reg[8]),
        .R(1'b0));
  FDRE \rxdata_reg_reg[9] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxdata_int[9]),
        .Q(rxdata_reg[9]),
        .R(1'b0));
  FDRE \rxdisperr_double_reg[0] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdisperr_reg__0[0]),
        .Q(rxdisperr_double[0]),
        .R(SR));
  FDRE \rxdisperr_double_reg[1] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxdisperr_reg__0[1]),
        .Q(rxdisperr_double[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rxdisperr_i_1
       (.I0(rxdisperr_double[1]),
        .I1(toggle),
        .I2(rxdisperr_double[0]),
        .O(rxdisperr_i_1_n_0));
  FDRE rxdisperr_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(rxdisperr_i_1_n_0),
        .Q(rxdisperr),
        .R(SR));
  FDRE \rxdisperr_reg_reg[0] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxctrl1_out[0]),
        .Q(rxdisperr_reg__0[0]),
        .R(1'b0));
  FDRE \rxdisperr_reg_reg[1] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxctrl1_out[1]),
        .Q(rxdisperr_reg__0[1]),
        .R(1'b0));
  FDRE \rxnotintable_double_reg[0] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxnotintable_reg__0[0]),
        .Q(rxnotintable_double[0]),
        .R(SR));
  FDRE \rxnotintable_double_reg[1] 
       (.C(userclk2),
        .CE(toggle),
        .D(rxnotintable_reg__0[1]),
        .Q(rxnotintable_double[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rxnotintable_i_1
       (.I0(rxnotintable_double[1]),
        .I1(toggle),
        .I2(rxnotintable_double[0]),
        .O(rxnotintable_i_1_n_0));
  FDRE rxnotintable_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(rxnotintable_i_1_n_0),
        .Q(rxnotintable),
        .R(SR));
  FDRE \rxnotintable_reg_reg[0] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxctrl3_out[0]),
        .Q(rxnotintable_reg__0[0]),
        .R(1'b0));
  FDRE \rxnotintable_reg_reg[1] 
       (.C(userclk),
        .CE(1'b1),
        .D(rxctrl3_out[1]),
        .Q(rxnotintable_reg__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxpowerdown_double_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(powerdown),
        .Q(rxpowerdown_double),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxpowerdown_reg
       (.C(userclk),
        .CE(1'b1),
        .D(rxpowerdown_reg__0),
        .Q(rxpowerdown),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxpowerdown_reg_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(rxpowerdown_double),
        .Q(rxpowerdown_reg__0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    toggle_i_1
       (.I0(toggle),
        .O(toggle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    toggle_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(toggle_i_1_n_0),
        .Q(toggle),
        .R(1'b0));
  FDRE txbuferr_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(txbufstatus_reg),
        .Q(txbuferr),
        .R(1'b0));
  FDRE \txbufstatus_reg_reg[1] 
       (.C(userclk),
        .CE(1'b1),
        .D(gig_ethernet_pcs_pma_0_gt_i_n_117),
        .Q(txbufstatus_reg),
        .R(1'b0));
  FDRE \txchardispmode_double_reg[0] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(p_1_in__1),
        .Q(txchardispmode_double[0]),
        .R(txreset));
  FDRE \txchardispmode_double_reg[1] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(txchardispmode_reg_reg_0),
        .Q(txchardispmode_double[1]),
        .R(txreset));
  FDRE \txchardispmode_int_reg[0] 
       (.C(userclk),
        .CE(1'b1),
        .D(txchardispmode_double[0]),
        .Q(txchardispmode_int[0]),
        .R(1'b0));
  FDRE \txchardispmode_int_reg[1] 
       (.C(userclk),
        .CE(1'b1),
        .D(txchardispmode_double[1]),
        .Q(txchardispmode_int[1]),
        .R(1'b0));
  FDRE txchardispmode_reg_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(txchardispmode_reg_reg_0),
        .Q(p_1_in__1),
        .R(txreset));
  FDRE \txchardispval_double_reg[0] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(p_1_in__0),
        .Q(txchardispval_double[0]),
        .R(txreset));
  FDRE \txchardispval_double_reg[1] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(txchardispval_reg_reg_0),
        .Q(txchardispval_double[1]),
        .R(txreset));
  FDRE \txchardispval_int_reg[0] 
       (.C(userclk),
        .CE(1'b1),
        .D(txchardispval_double[0]),
        .Q(txchardispval_int[0]),
        .R(1'b0));
  FDRE \txchardispval_int_reg[1] 
       (.C(userclk),
        .CE(1'b1),
        .D(txchardispval_double[1]),
        .Q(txchardispval_int[1]),
        .R(1'b0));
  FDRE txchardispval_reg_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(txchardispval_reg_reg_0),
        .Q(p_1_in__0),
        .R(txreset));
  FDRE \txcharisk_double_reg[0] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(p_1_in__2),
        .Q(txcharisk_double[0]),
        .R(txreset));
  FDRE \txcharisk_double_reg[1] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(txcharisk_reg_reg_0),
        .Q(txcharisk_double[1]),
        .R(txreset));
  FDRE \txcharisk_int_reg[0] 
       (.C(userclk),
        .CE(1'b1),
        .D(txcharisk_double[0]),
        .Q(txcharisk_int[0]),
        .R(1'b0));
  FDRE \txcharisk_int_reg[1] 
       (.C(userclk),
        .CE(1'b1),
        .D(txcharisk_double[1]),
        .Q(txcharisk_int[1]),
        .R(1'b0));
  FDRE txcharisk_reg_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(txcharisk_reg_reg_0),
        .Q(p_1_in__2),
        .R(txreset));
  FDRE \txdata_double_reg[0] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(p_1_in[0]),
        .Q(txdata_double[0]),
        .R(txreset));
  FDRE \txdata_double_reg[10] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(D[2]),
        .Q(txdata_double[10]),
        .R(txreset));
  FDRE \txdata_double_reg[11] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(D[3]),
        .Q(txdata_double[11]),
        .R(txreset));
  FDRE \txdata_double_reg[12] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(D[4]),
        .Q(txdata_double[12]),
        .R(txreset));
  FDRE \txdata_double_reg[13] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(D[5]),
        .Q(txdata_double[13]),
        .R(txreset));
  FDRE \txdata_double_reg[14] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(D[6]),
        .Q(txdata_double[14]),
        .R(txreset));
  FDRE \txdata_double_reg[15] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(D[7]),
        .Q(txdata_double[15]),
        .R(txreset));
  FDRE \txdata_double_reg[1] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(p_1_in[1]),
        .Q(txdata_double[1]),
        .R(txreset));
  FDRE \txdata_double_reg[2] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(p_1_in[2]),
        .Q(txdata_double[2]),
        .R(txreset));
  FDRE \txdata_double_reg[3] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(p_1_in[3]),
        .Q(txdata_double[3]),
        .R(txreset));
  FDRE \txdata_double_reg[4] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(p_1_in[4]),
        .Q(txdata_double[4]),
        .R(txreset));
  FDRE \txdata_double_reg[5] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(p_1_in[5]),
        .Q(txdata_double[5]),
        .R(txreset));
  FDRE \txdata_double_reg[6] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(p_1_in[6]),
        .Q(txdata_double[6]),
        .R(txreset));
  FDRE \txdata_double_reg[7] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(p_1_in[7]),
        .Q(txdata_double[7]),
        .R(txreset));
  FDRE \txdata_double_reg[8] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(D[0]),
        .Q(txdata_double[8]),
        .R(txreset));
  FDRE \txdata_double_reg[9] 
       (.C(userclk2),
        .CE(toggle_i_1_n_0),
        .D(D[1]),
        .Q(txdata_double[9]),
        .R(txreset));
  FDRE \txdata_int_reg[0] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[0]),
        .Q(txdata_int[0]),
        .R(1'b0));
  FDRE \txdata_int_reg[10] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[10]),
        .Q(txdata_int[10]),
        .R(1'b0));
  FDRE \txdata_int_reg[11] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[11]),
        .Q(txdata_int[11]),
        .R(1'b0));
  FDRE \txdata_int_reg[12] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[12]),
        .Q(txdata_int[12]),
        .R(1'b0));
  FDRE \txdata_int_reg[13] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[13]),
        .Q(txdata_int[13]),
        .R(1'b0));
  FDRE \txdata_int_reg[14] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[14]),
        .Q(txdata_int[14]),
        .R(1'b0));
  FDRE \txdata_int_reg[15] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[15]),
        .Q(txdata_int[15]),
        .R(1'b0));
  FDRE \txdata_int_reg[1] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[1]),
        .Q(txdata_int[1]),
        .R(1'b0));
  FDRE \txdata_int_reg[2] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[2]),
        .Q(txdata_int[2]),
        .R(1'b0));
  FDRE \txdata_int_reg[3] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[3]),
        .Q(txdata_int[3]),
        .R(1'b0));
  FDRE \txdata_int_reg[4] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[4]),
        .Q(txdata_int[4]),
        .R(1'b0));
  FDRE \txdata_int_reg[5] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[5]),
        .Q(txdata_int[5]),
        .R(1'b0));
  FDRE \txdata_int_reg[6] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[6]),
        .Q(txdata_int[6]),
        .R(1'b0));
  FDRE \txdata_int_reg[7] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[7]),
        .Q(txdata_int[7]),
        .R(1'b0));
  FDRE \txdata_int_reg[8] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[8]),
        .Q(txdata_int[8]),
        .R(1'b0));
  FDRE \txdata_int_reg[9] 
       (.C(userclk),
        .CE(1'b1),
        .D(txdata_double[9]),
        .Q(txdata_int[9]),
        .R(1'b0));
  FDRE \txdata_reg_reg[0] 
       (.C(userclk2),
        .CE(1'b1),
        .D(D[0]),
        .Q(p_1_in[0]),
        .R(txreset));
  FDRE \txdata_reg_reg[1] 
       (.C(userclk2),
        .CE(1'b1),
        .D(D[1]),
        .Q(p_1_in[1]),
        .R(txreset));
  FDRE \txdata_reg_reg[2] 
       (.C(userclk2),
        .CE(1'b1),
        .D(D[2]),
        .Q(p_1_in[2]),
        .R(txreset));
  FDRE \txdata_reg_reg[3] 
       (.C(userclk2),
        .CE(1'b1),
        .D(D[3]),
        .Q(p_1_in[3]),
        .R(txreset));
  FDRE \txdata_reg_reg[4] 
       (.C(userclk2),
        .CE(1'b1),
        .D(D[4]),
        .Q(p_1_in[4]),
        .R(txreset));
  FDRE \txdata_reg_reg[5] 
       (.C(userclk2),
        .CE(1'b1),
        .D(D[5]),
        .Q(p_1_in[5]),
        .R(txreset));
  FDRE \txdata_reg_reg[6] 
       (.C(userclk2),
        .CE(1'b1),
        .D(D[6]),
        .Q(p_1_in[6]),
        .R(txreset));
  FDRE \txdata_reg_reg[7] 
       (.C(userclk2),
        .CE(1'b1),
        .D(D[7]),
        .Q(p_1_in[7]),
        .R(txreset));
  FDRE #(
    .INIT(1'b0)) 
    txpowerdown_double_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(txpowerdown_reg__0),
        .Q(txpowerdown_double),
        .R(txreset));
  FDRE #(
    .INIT(1'b0)) 
    txpowerdown_reg
       (.C(userclk),
        .CE(1'b1),
        .D(txpowerdown_double),
        .Q(txpowerdown),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txpowerdown_reg_reg
       (.C(userclk2),
        .CE(1'b1),
        .D(powerdown),
        .Q(txpowerdown_reg__0),
        .R(txreset));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
XL0vCpwJkpY29C2iE4LPlf/odeUNPw9BVX/J5pEuKj2Daef6TwO4W44ER/rohRxort+oJ1FEnjTl
dO9suKxGx6l5qoEu601AYmdQx5qtrjpt5ZGKiDiqJHQu0sNZj2OpRSMBF2+xpK6q1k0YwWEsL2yM
Dk14qp/TPBMp5RE5dog=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Pk367+A7d85WWbWihXnmNhli57Ii8GCSlPvH8qHqwzR/ezoXFHJelkpzH2yVZqsPrfmk2NFaOsEs
M1axqfiNh0tU1KMP7/T8Z8SUUXEL8RHmFLGRFGDFU09+/htgWkyd52BTRgIK4xxqdNeHRvHuh9eO
Xoc91nJGkr5lyxxTROPFBa+JdoqRs9bDqyz3atfFQej6vJovFHG2okDG/vCx1XB1qvN+e1+epX31
2giRBGffUGfZdshykZtf0S0Kj1hobLe34cMhJaDdZ+jhjN6QiA9PF+Uhp/S/A8APv5yY2pLwZJi/
lx733RyXkWqUcnNtuuQXd+cbVvDu8Nkgy8Wrqg==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
PSDriSbxCGy1IkAQGX1Dpf4e+G70LYZYfQvHhkTdWu3f8dIzce38bnZUYwJ3PFkbLPD9xdrPHXpc
YHffwh/sskJmoWdc3xCXegJzAt03leKM0XeW0QDeuMElufJyRoPGciV0ISzDtCccOegxRPMnXkzI
kE04JwwijsIe2HS3mWA=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
mY+SycwdugcaAAgVirnNdFm8EBfn62CPaeo94BjJZ+vU9m28AxCSwDD3tD06N21maLpla50ThHcZ
2+106fXzJsWtL9Pz+RPRWduaY/aqQj9DI1lsK962ves+UJ55hZpmrK6XQ0LbTkTACnJ+rbn1XOr6
Sy6zYwJAJc8qnHmIgrQxv5S9PmPs3PD3w/KTPcknzXMtlxwEyfFFJv3qUPbJf4hQiKWId/2N0keC
yuxY3jIMroLsnWmLHYAHDH+KBlPKhm0T47WRfD7mAEUsdvMGdJJMQSAz7kZj14OUMXw4DFxp31LM
Mdw8lsakafIjy2kkFUJbghSGrmLhS9eejA4drA==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
XD7l6Li/98UDd4ASpKYFRLL/Bm3DF1ctodfSWQQYkOkHw+iPJrP4dUeL4uxbw5cmd13HI9d/+bl7
flwuZn1ZsI8+fTLM3T0oYPyVEcleZHq0WhbH4/fAZVtG1KCzFHAkmPbLs7uv7CMumqjJdmtmn5+j
xPyobFsdk7JkDBGTpiw6sLLYNRajRDRO+TtCCooQg1oZ9mbnKEQn+ccjBbpltTTovGTXxvIys5QE
AyX9dO8uSwtGll4an6rSWFnl0uDG8mKULJjCoJCx5igXn5MfbZyoun9fmtC0oBi6/z70Bc7Ngf/X
BxC2PFv9du+wdtufsrRExX5CtLY6SrrVbYmgsg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
NnkpyUpgSR1m9dLBiJuJuOGCGzGq+qYsW2dFPuHEdelcqcyBjCfhAHOxsPTg47uYbXrmZKPQT9oB
mF2IFSybwtNxfbYFoozuT0BNJ/5tM80X+LXJbFfCwvgBsytlBfwh0uSzLrHE/8Rj8J7mLWry0qh3
iJAr2rFe8K6RVUpdeiifjliMaSreWEgvFSdo2esnYOcHcjY+Hu8svZHAEUWDKh73U70IF7FdFvqF
XO1yYXuXJRiceHuJPwpgh+dKsPDerxr30wA8JeIZXlrJf9HlT+0dlKVBCNqzJaYEpnPDQJz729Ff
Z07YHgx5oCRnxKUnnjT955+n0UO5Bm0CbNM98g==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
C8Tp/eDRRCMOwHxdxcUmbuASA2jQT5JtPZgfJpftbLH97GxlWZMNcwUflF51EUdAwd7Ir0jGS4SN
cr6Uva26gsckiDjhmtq68IVcUBq8iifyFtfwFTkAYsSR9t4iFExJQmqmJhRj/kjacbUMGJYAC6zR
h3ljNiQdmkYQpOt5jaSWP95maYRqXft/7eCGmAeaT/hsFmBP3RQOCK0k9gUhLLR1PO5xnTyZjGQJ
VCk/JVMUOSmN3A3j8uruhVvih7YMqPc9iQBC+HtbR5h4rhfWuy61XFdNoAJHjYVA1tYMqW+AEV+Q
1VtSSnB2mmxlGlAt5Neajfvuyy7rlpFsJ45pjQ==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
xpgEYrMDyzTrppjK9pdbdERRVcGsOM1wehgNM05p7/GPYcE/Ldlf0NddSTOkeI7hjbtKJh5O+mOM
1DBGpPYqiLVAGGEkWOjemutvTwnFlOgFP/jBtscvT0xoJBauy19XM/qMu2zEdGpo+cTuJWzONd/i
3ghZO49KQIulbxfD2jQCC9rH6BOq1q57AbVoYFrWhtZyeWmQYWqoBBCoKhU0mW4HcQbiWcYymJHT
F7Wl3c/rvmZ19HaO7JHZa6PyhFnE8YeyhkUhNO5fcvZ7gFHlRumoJS365hjRroAoOu/CLJR/eLzy
ipT4tHFj/T7mhSJUeLz7A/6hK8fdFLzSZwEuZVstx+LDWxZ6pst0+57+uQ0enpOHMLlWG7IDZ9AV
vnJhH0UrMMbR196CYsdG3cIByN27DizesnW+jNkMQBaswtDLtVZnbdkXy8Zk9SXNXJvTwQegCw/a
5CAl8y//34XRWeFt4Wtkeso5A1iTLvpgBuH+GJMSKXA7KSxJoCnBU8Fi

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
PtXIj+hfSzAR7L3qE+PnK05Exl2JklQ0WEvqE/2UzQ6NMKlYocvT6ipW6HQPMOEIcQZ0yLsnPM3H
AJTKwnCXBrDf9LrsG68+NcVRqGYlmQxBA+B/Wz13Is/n6cNLZF0gc3NyuJtBtL2Uxe3MwscxIw7q
kdbu2/O6Cyl0g687jBXJycalF9NXdTP1rxdkEcnqKylZS7CE4cy54owMRjqGSecZkwM9W6KM/LnC
gXlHpN84ld6K+TZYDQX69vk5C2jSfvikiyv+hOQBT9MYZBs7WpN6ZB7rzEIftz7mRrfVTftis8ny
vl11eoBQKss+QRJIL8eXborkKe8di5p1yilcPQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 313152)
`pragma protect data_block
zgQqIavBwZQuegrhq+p0woZVmzgoggcZMXIEh9gY6277e/iYrHoEP2c4SGmyQ/sipmCjsn0GzsJ+
Z8DA4LgNxaTnFc2YBsEXXbHkEcPzBO3vNr/SIgh0JO3/oTcZbq42w/BXkC9fgSbdbqlkLgTvkAvr
+hYd8/ndEUpXZUd16us7xlFP7bayggZO6O7PCmc7vzitoGqJh5FFpyEThBRv7JSoLwsZquj+jrvP
fXYUblJ6XRKFSF11UWafSTj6vAZdunpbsDzpKncxaQgMFOLDkK1agUVkQjUCImwv75+2VbD+RhBM
hePnEkyJJsX4swMWgpe1goYRIyVl/GPSeD5ffb8TtqD05Wgyj/oOyrKm1L8zsFUDy0mWp7+9/ZU/
HLKLObPt1irQMBDF5ecYCNIWUuc5+IvfegQvs95YXs8+06QbfcOoOM0+fJJHs/yizaznqGIPrI3e
RyMcd20aBVxpJ3IsNUGZYKQZ4iFLkgk+lUofTjZN1E81VFs0r9bszUUKVaeemUn3SQyxPzzVAoPW
KICndOPvOs2ZJL3+773Zyb8GCQ3xWrWK4qQyika4aF/uVEfRHMmxXdFI82cULZIriubmu1rakRE/
zmz/MCady+98+W/iZ0RNeqUJpi014bLJXiIKHFSIXdcSv79ySX79bREajjoGJjLyZThBB3Pfq75n
Pj5bYdNM/fFQS7zox6PA3ykM7aIpd8ZQcLvHFZLWmU81exyAJRl+pd/iJLbxk4+Ca8QSD7KFC5l2
cLBfKyTdPPMQbyzQT3kQGBrevKMyeWVgoY/V+ioZPVzKsvBPZWHolvlqgZYAdz27YTYDtCgUS8xk
LUYaCAodjlf57vjy2FT/HCSPZnP5dsiuYbklTnDAJdf9lV8pQ5YnHX5KJwgIX5qbdCcJ1Gr5g+sh
usT8RbPjVU+6/ckfhtEmofQLsx+JmhqX6TGWWSCQeiLc8lRe+xJgOPsMCbvz2fwoexyqdzR20EVj
FVfdX4ydGmEf4YLX+qxcMq+FlJuoRJ35ePv7cXbjt6PLXq9x+B8e/UH91Gx2y5iRA6ul3eGcwMaE
CU5h9EeQLlcXVK/vfwq2eS8nnH0DkTHfNv+ht+3dS8ItxBVGSS7oDczM9sa3O6e6qtwZINQ4rgBD
+UETXLx2BYjQORTgp4ryi019scS3DunkyaLdytNvApEY2WIlBdaQr2LJ9NZc/df+0rNjH5DEJwQN
uc/RYSV58DR8m6cGALVOWw7MOXLiHgVlFcHPdamfRv7fO1WrC5OZNQJU2JHXBsCSxa3/A+DxSpKr
45JdXWkLzlza3v6pi1+ooZKNRhtWxUV2HK9l4fcPYVVyhzlMgv4GigKPgGrfESyou0U7gH3E9cJU
lysaSxCZrhf7u2kq+YItSrr+eqzcCBDgM5RMvrIucwzN0qBdrvTIUj2blFurTY84Df8PGoXFtTUM
wLMvTT9otVopK2h1n4rYnfte/F+5sewy2fTMWWK4pOD0oOn7hdAkOt3hHribumC9cT6dcw27/0al
QFktlR9D4m8HMkAwvXsjijTSY4C7H73VU0Opz8yRr3uVXh/GQ9jDwYBGj0D8Xx03y4M7932PU35y
bwHq4K8Xz9vqDpo5bIU2CIJBHez2bwwOlQRtZE/Ln/YOQOULDMoz1A0/RN1VlGE8d4YqTybk7ARc
wS3tSmBmTALLEGYeskGkMRhbWRagOgmF3VLXeRAQt2nHoc3Of2ACWn+6HPsNoMvSG7kxVtvwoeps
hvVcBgpcI0q0k1Rbf7Wy4ZV5StWMWjgki78cSj70c3po+y7YZCE9XLSL2k1eA1Xszf19tKyD1Dh1
2OYmiD57UkJNGdsjg4Hq8Wwb6Sp3RkKlYYBYyooERJokVtoxMO4GLFPa+A3M06GIU9YoPHIgpbm5
oV805Yue90HcJ42NZanG1//eI7Qz7TyJK+b+rjCvtAj+r1Q+oGe4Cc7Dt4ZzkfIj+vH+4Z4OEcRv
ZU3a1kwLw5RqY2m85V01RcJLSTEemZkUWNsrLE+yhNQN4fxKxjAolIrnNb0VjxwpYq0/nR2no5SR
X18RNZGgPclNIHUkXUXQVrpFSjTKm2rOhwTUgY89n8rIN4AeI9F3+fOXquSjgvD3aePBHb2fHt0X
5B9krALSy7KVv/Ws4axUp8j+RcRvQkJeCURh+SfyVn4kWPEW+Ho/lqFouklKl5QQPtOflwhmqbNq
GO23UWQoWro5VcbQssgBkUoa2ibvCN6zq2TdlPCHz5L3Ao7e1TfUMA8r+xic8coLLbSuByrFnu98
dOENP0O/NxUf7ju0jLG6xAAepQdyJyJ3lUrOdw/a57z75jAP+lBJ2NruRqN4+kcjrHVMy8iEff3b
UDfd7O6DTLa+yHXHPK/0NyZjfpVNLxBQSOXy+FRyRbSUu4jFEeEDIHVpa4niGA4MH1zK0bwcOf0u
LJeNpCYUS+EApcod9z06/gZ266rrUhOZZjp0eDqgavsTfWvxVKCVTeFEttDGBh7oafJj57EjCESj
zffBiN5J2u7WY4SeBBb5KB8gg7HsG9cRwZ2W8Q5FbJm8h3cVdfRp0N9vtrI/53J+BEpGZnkYfX0+
ceqNNKgEIDxieXUHtaeLrltrdHD5PZkO82yb45L7Ha8YYg8AI8+EvByEMNjauWfLUYFGmECfT8VK
XWGeH8lme8/5iM7iG47TY/27e2o5h4TVNKc9yRRl1RLMeetcLVpsHb+ojHQXv7oxyFFsqV9V+bRd
tSX32FQ63N1Fp1I5GYdzyucIpp5oYQlyriDAx/yW9l90tYgWi8ofsOosU21O79SV8AW7Iggy+Pj2
ckS4apyK7yMD4CpzsANlfiHxiVEGEIwEwqXEXRAxap6WH2E+lxFLdd6woV1xNsd/GfeM7/KFB1RG
o3sH+aJrTJ4jTKsAKTjs4bI47i59oqhnJAsi96Tz3ecwHK8/7H1srTy6LAfN4p4eSmip74GGnshD
NJ8bgv6UVieNKSRfr1EMS5vY23ouNNj7eZueZFKomfO8qcwudT2EjGF+WJAKuqEubGKCVH/RGmlJ
9OTGFKs6ExdW2xQ6iJ5Xe7o4Ru2HnbpKEQ/i6EMeGErqlFWgxrzOrKS7s2+cRPLWkcXq0BSFwNm7
E7sl4ozKLlYOxdCSIHNksbucCYvGfKoWr9n856G+sj3HWVX7Q6ILE55giIoIBq9cey47BHUgRxtL
V9D+BwoEKtuAgpaE9K1RD8INvG9jeOQr9F+0B8TkP4XVp5E65e+Yc6aFdpyGfnf7kvCSlROiuXej
ZYTlxFM2QvhTfSMBDTdiWpht/zU1B55z5HZR4zmNvJUkzbqqzVcViGt4rF306RWJSgbfzV/gdi72
sBesMlXCEgnKPVq/oyqHrOLQuvL/M8hrq7Gd2UnqSQhHiRoNH9VGAG1QYYtXGo3bU2zN950xYD7O
wN2nGp1YKsi0zHrIDcKozQZWR0fi2wV/Dzmtw8S5BfEgoywnAAiRJwmUb0sXg3ezkOWbPJ2lL4Hh
1din+JdAFvVKWp4Xllgbx5jycXN/NyDUtm3q8AfP+kO+XXkQUnZo8VAH2RPLVS60SIXRwNNLm68l
2egVU5sKaWOCTT6MeqatquvsIr0k/7RHsdZeJU5JlX8z3Nvt5EuTfGzgLcPoPrpZ8L4A60ZcTrRR
gqGE8K+TxGAtjQtVFbZgtCUxN4o1U6XDeSm/nTASFIVnJzCC27+6h0hEGr0iFWf0wcHo8WuAOdOK
IOxkzwk2R/X4xacQ5nBEEvExnaxlLIK3WAVjzbFl+TB4EroA7XwUv1LStzoq93sG/RGCwqhBitja
Dg9GW5V2p1/PM+wqj3o0VsmdPUTUqmTwQUG1irJKnFyH/RMfevGhl9GRSLhS0CGefrku0GFCcs99
VAEmuHf502xMxEYeHWTjyN5KTyGD5tOHxcHsB0zrrBNy6x4MztJ6Tm0bMz42vlUkVMBvHYOQHZzC
lhnIL4A/Js422xNX3fU+GU2B50cMoCDOCKWLIBoFrGm8SemCzOfG8C6FE/Qc/fmLDggrndNjxOUy
sv1EzGyaFAN/omC0hs8EolPRaKIR6kcGuU/qVDPTnOpX6a54UhEYU8adJtia8OJqoZx5qz48mjBp
s48M602mybghbAGLSdNmIKB4Bpru9MdCH3bBmFj7qzU0ensHyxDRK7qwjFtJrNiOvEm57nezkwMb
kVtvMF1wFvKq+KfYI2mc4ykKA04civMp9oI77QxjwdRZZm9UqayppeALBnioMWaK6JjOBSu4ticA
aubqFWgqjAxNhOMKge1kV9/0pVTp9pIRVPQlFjER2KYFy0k73XXS0cA3R8uvhZL9Ef+voo3MWKjF
tsuucTkHXRqEW7kygKSS84m++Pu8HrM0Z4yNykAgSDNSZKoZX7DAVHSY0PQU7CUv3O847ClTjoiB
SzHwpRqBADROW6VU/o1RkhTZu6qQJ5NNzqNHN5w1WgjCPQwI7zVLhZbXF4fOa4R83VGcjGaF7XfZ
k0gt7rPQamcB+gi5HHipq8njlRQVK8YPl1rEsT3TNDwrnBa9aar88xrTA7irjzAnrW7qHe2DLyAm
ImgJHC0k57k+as/Dwg0qnMxOqB1Z9tKQf201B9xLDpfKsfa1+3ylNlJ8/0quSQLcbgUii+sUDyZn
89FAq7RUvMq6RyKJZW/isWZ7P2Rm6GOBHkrFKZVoW2NPYUeHkZmDoiqaMLkPoc8TDQ6jPnowOLXz
t3wWQoCmdoFv3kiTpvRVchdblWXzxfT8cfHjYuDcpg6EFD3i0oAjC//jfO1SpfjVY7dPyKIizSNG
MmAm9gPvOwnwqi95WPGySjOiVYYUFeSUYdiqDsn1AeQFkZmdNnX7/wJzQ3YKJ0cXleK5tLtjm9pa
2UkZ8AO5kl7LvVvFpeF49Q+zUExa3W/9Ksd5rrQFuOx9Bzwr6s2cGjFvexN5ZULchyFSaDuHzqb0
1P/jQfiTctycnxcSe1vD6KIPtC5Rx8gSkCz3V/uk6SxYYFs6jJiaLXqlsFORkpy5DVt7RWU6m19w
T9g+zXApcDY4e8G79EC2mBXC83ifJd4N6YIg6voGN/HoXEJgFy3iNTwKDMMRjr5C0vLekUVeZAM7
9aSwTlXAnGAG7fqkMSmL/EgCAws8eKoKBQGIFQYGQQJMGAyun2d1YQbi+D+b6g+u67ju5eeOxqiY
Qtg/sAq0/V6RvaQ88aO8un+QYLtPITcrzR8RzEhy1AuF/WwRSZE63ZKGVxDOjQl+LyfU+EinvXQU
pxK8FlzO/DRi0ENK3j5A9m4UECvSHP4eKvj9rnGIZLJCOJ0xJGGTLoIrPv1kUKVWwt7zlCgPeJwF
Zm2I2pGSTYd85FdwM9q8/GoOx8Qtqn16p+juxwNsladFvF9DmNIn45zsnbDkzVsBnfYq3z1IPhUg
b//w7TLNfe8ekk21Qprh8fX6HQlqGTObKl7YOKMxkpUR6pico2OPVjFoDejEGWyESaRIrYpz2xc6
40V4FVkjbPNG4mGvF/umWOSacOqNMoALofVAfK9ZvtzD3rJ8uvI4tp9EwKgKNmhhdx6y0h6fYg1E
45NZUkPIMTHSUKWjil+5cQ/u0WfUG19wX2aL6KnOg6UC4HFnUsuKVuWkRfU1BQ3wFhc7mr6ghhLv
Na3skaXs01jePeORGs/+cY/uMdl/IXTId1fmEfM1OqpoQRESYLaGMxma0hnyPtHLVgSU7FmXdTiZ
NieSdBtxdMIIxcJaJmai6t3R6781jFPCO7uSigBU4xoot02yFKdoIWUs9MwTp/hNIMrJ2OS29KAT
nsD05N2Rc8dOcC76pkuqtRgjiK9poeP5oa/CsasXRraSsCM2DC6PKAc3O5dTKV2GVDHyDzDPOagw
92/OXsGxty5dXNro92yvnzfBE09PC2Wwlm1GeH8oHblsG/3+grNBVJVj9mWYCwZUMzmHzslhsPJY
sUiRkCOSpb6NzXIDsv9ka1nDX9l0MMTHvvYnqBCDzHN+nlR3ey0ls8CNAq5sFRb5ifvU6eEi2PMB
NY/XDsYbvAXCX9OH8JTmEPb2d2kCg1vXhvjdt4+W2BZocQMi5qsqM1Ey/ClQbWpq56sS7l+yx4lT
gnq3r6r17ZCGGl3bEWMH+z9c9cpDi8DZwoVhvA1k/8qRRsxSF0vtWtr2U7TZqwS1+DZOC5gV3JuM
gN8brHir4kyK7ycdZ5sIseNyTWx26gc4u98p2C1SihSd16J/b15Px4UrY1k4LyD3wA282nAnq/Uf
zhXur8oeg7Ap7WxrUYnUrayOKOgjNxpqMeuQr2H3flM//4hYqXeDg9xl9V5a0yVVvQfQOVGhntrB
b+/2lM8k+ROPYWeK7FVM3xTGegsfgqElr5h/iMChHOvxirVdp4AbQ7QLWMo0eTdgGiyE2O85F5/T
/xx4FwqakTTYs3JjkjyMIaGbuNkxNKPc6fvO0i6RB1cskZ+gukSen/5T8Sx3aKQaVB+orKR61Fpz
8vLYN30l3/QdO7bOpwjXKB/QiEpuZRNsyrF/VVt6CGhCKQdrJjCqNqzvYHekgr1mn1S7jZTPAh7m
CNthLAgbWOFwVOWRP28e6VQj/yIA2W2NQ32RQWyujU60Mxeoqyp9sIhlhAmZIB9FjvJcUpHtqDVp
FovF4tbn8MxQvsPfbFoW9VQxeiKbgFli4eqoL8locu1oKFCZSB30NaAriWtFLMGnZj4AwTwVgbpf
w0Hx/CyctTzTy7pWXEMiXPWtP3XXhimsdCMIqsQ/VzkwbmFqGvtH540xf7hAfCe8VzcclSqoPnak
/TmSbBVa9AtLj6O//v0OUPWL0hdYKQqv8ayTPqPt5GlAxHnCq65/mp0ibHMJmGm9FSo1XQhEElmA
ApKjfp+hygdtHV2fHFyaZp7PY0gg0T5+xUX/D7wY+RG2RGb1OXxOh60pW9h+2Gg7RXnc2p2lWDd2
ZIxjLrUdJY0gmJ2Xsgr4UJRIBBmC+x7gEwiVdbQgQutJve4GCdYiti6815lUWm5A0sO3ngVaBVWA
bSzHqJhuBXjQUCVKhrDtQNx48PDaMNehegonIQGY0hgVCErPjVAwUIFaBRJNX5/l1BzHlmb4kT/H
F/irZNvPk/kPBygguZJrlRIMjCthZAC3EOQ5eyFTYWxQDWfulFeD1CpcEbo9sMuYgJh1a/knnKjn
hqzm8zHy0EXh9ZAapiQCy5DjYNGvPaAIW/XYk9pL2qVU5ZPKNIDsdXDTVhEXBlfOk3RtXaUARqt1
dm7FZobGX/SSmImP4rIFNrPAdGTPUbMQJ8hkcdnfHS38isjSLmJhCCy5wg79k35YB07HYGUkmt6b
32rbgAXxB77RXEKbJhg0od6AqbKJmSciOueyR4GVuqKS6HilLx0/NE4enSE7pzLKO+MIC2pzcAsK
uZ/qKEnv6ct7IPGWpDzW4vfsZBqLLXvepLBVsvwz4FFIjbnbOvs8RNW0oP6dsQ+KXjxRNq8hSI0/
hsYqMNqYmuDnTlqoCrx2v+Y4EJALYy+hB2VnLOCEFP24mE9FtIKaWMgFoSfstRrthcFmnERsgXuV
RvPpxJtiJLa4O+FjQRnKegVsc3j9GfGVwbTcVUc9aJQoTL0Ifm5hWF/2ulOCymuFH3ehK55/TW94
h2+hmNeyAdJOxilEBxg+OnskS9Uer5qvgnXZm/ROo9DYEKi2rauiWXR3nhrprRZ0+8LrqpJ7jWTR
/mpA8sgsZsPLtwvmn+nEZ3JPeKxE5Iv9qJSveaWjlOxjKnKIc35y8hIKlULqCfTiKIB3ZTLJ/12D
9vRfUQAnZlUsUX7myci2jWNm7LdC7Kf22iHUVQWdy3qgcACE/8y9W8NY+Fx2oOA/Wxjw1OkdUOmB
qdP587ZvxI3pASr7ZRksd6DAPbd1WSv/AZp3VsJwekA7XDGAQzfmycatKm5AK9PmpYvRE2buPkLr
4SuhU4/jJcQOv5VUK3NxsxNdipXcWEkQsojz+NULJeEfc4VuYR71Jh8cw4RWCftVnK9SkAoEIWRA
QkRGW3TcAQPAG4CNFuqFlvEx/XskRH6Mp/TW5JnKoayTO1SQBE+bZH58qARpUEdxL5eL4Sx4VJg4
Kxnhz31EmcXVupbMwc4NzBjn9Hj+20/RDScHP+8baamCaTZoTHKyu8taD2VhMk3Ubxa8LBKv9Mj+
6RlI/gHqEjDHCTHWzvxww/wfm50sDWJWqBRNsBKiCe8aVAfQ/9NIAB/n95HQ0V9Ho+oOSXj0kRhj
MuGnxvIEV4w5ZxJ3c7ZfnPVzYzR4c8f/oTdPpPVZOONWIJJ5pHkVBfoaBDPcKAoOTahV1kCkrJ2n
g9PT14emueMA7b7y+ZxDWekVCISeTtQxIyfiBSV39l+TRHVn+rH7tFlvU1skP2pCK4eVbcwWTPwb
qgYedT2WiOwaypJNhr2V6uiOK6ayqn1so4qp4Alc2d5ny5TyrE6YMa4cSrB3Vytc0jao4NALOLg/
jfENvIylhKMmlZuG6UqLII6MqZnJ0O43gHA0cTNETOQ6YAcLeecx+qJ47sV+JsbeB1lR9nB+P+DL
OjxHV0iBoMEQdSTy2bBD3otDL7Y7gOehADTGHcChjUEGW140eZ+u4pXFd+hNRYpnX0V9aW/bcQnN
F2+wruXRkS+ur+8EFYv84Pljmk+qpOXaNayWkd+Vb1qcf9ri50co6i41rKN/LnEu3xhMF3PfqI9k
BAwcWMhKK1xoikuiDZkBfAqV/rtbEUbCdQVf5TU1eJLAMMB+12Sl2gxGlgRe7UH32XrHUE58jgXE
cdIBFWQqTChzN9eeyVg19VHP7JWqVQlYJBWu8Ud8DRG7rVFGtEh8Ggb2ei0Zm8+XRxGSuLWj55BA
qetuuCmBMeuFg/h4qGPUCcHeCs1IejJSd+4Jv/QVi/km2G8ZtfZlZ9e1QPRf3tVEVNkIEsmF0/YZ
NMs3Ik7VVrSTASciPmwSBSwMoGGO3NUGb/fWFMQybUVXAP2cPhiX7Lpi2+GbVVrM7768eLxi8FBN
Qpxk4OxYtXqzP7aCJlNzLjxODLc0BpQW5jqwj/n58OEI/NVHjDS2QttzOJlahiCzoAykfu26SI/j
KDvj9Cnh3lmBU0nWf0YHCBJM/o44Gt4JQIvAktn4r6tnKOzrC9GIoMO1f+2uYO5Du+Gihq58VKW/
68rnkdUQvDUuswIJyRJbZjhL7bCVl75bvNFjstD1PB5s0EK3BM9Dt2crzeEJsSemktnEvX8bu8YZ
to0m67sGrqOt0fACTkGZJ8lipFNyxntz/BpgHw1f2wjzdYubzIPWCZa6aVJiSO+dU/TqMNQFgzPS
k4A8XcwOGYciFdTiBC7q/jc/DyQf2tsePnl6AJd7/pFYV0nbaYCQyqcoYjwCmHELpac0Zs8/zyG5
cEgd0DhtTHHr6VmItvnB0L40bRt2Nz1WCNddHoGRffoSRvpvF4OjDSEzo88hnLDbnBx2yokoI3bH
S+v9JBuOWZa+0ofj4HI0ENX86zI6kTARL4WR9SJwc/25PMjpRPU2Vh7feT/DSDtaSGANh+T9SmIY
OJWbSiVqK6078vv5qI3dLvUtAR+28bBxNgzFNrZws0TJZpgWQj8LteqkmwZUA+61ZaSxF2xDiXdo
K11McIx+oHv+kjMQN/+5ClQbtMwAK0JM8GsKfKEiZaoORQNHwnTmizIFj6vOMgJdzjF1brsYryP6
9yhFYI0/0vufaluLe9oKGy2+ewSfn9OnLML2tn7G/WeWnZOgvguZe09tjQsJ/siZjQUQnp+zOjMY
8UFmt+0YQjngI/Z/l7JPUR2WjnoKixk0cQuT42cOgXzK6ZmJRI41wuV+SYhEDSa4Mnpk9kTk4KrU
jPvjln2s2jGnAEMzYierYL6mkqqZaVsakyxsRDwzsfIhglCt70G8BO+TKvsU4EVsDs/frUDKsnlc
zKPL0MKbso7OEaed6G+hKdTZSEoAuRoSBDkrncWnoB9pCOvtCmbkCtFNqmJhEG6pwOGGECQC/sSE
+gSniDJy1raQ10MrDRk7OYBoCnNvAtI1d84ZxSlBfcNn0vnG37rSXxhHU9cdAr4xBOzrBZrPs8LW
FU3gF5Dka1xytOyWN+BcQq92dqwFi/jvdxOPBQrWuXOOiYZfnJddpWrQO5Q7Z+sSjJV8syf5QORt
D/ir2hw6oabFhAFWatXobgOPSABPrIgkMpZIwSB97Bk/LU3VtmnKj1ZyrYvpvWpZALS6xJrnnGiJ
8AktgkedIbDACiIAElcWMWDjMd9e1KK0LIg2HgwnOuaTM+/l+hz9LH8co0APZU8ccbZqNF+vEC78
u3n2munyRhr+K1Wutojn8DoWwDEbCzfjNb9ft2lWCrR5l6fdtUxetSyWY15DOuASg0wZPkKPmQZd
GgalmguEtnLE5IfxgZoakykyiuqEWlO/Ug6Kqhs5/itfDaxTyAxit/+sWz+GrhdtckaIVGLMEUxa
eJP4VSE+mb/1d5Gi3vwdKse8zPQvFy6DuAcRM+B54dCy0RdV86ZJtji5CY6TZ01HK2DEf8MXqwBG
wUvPciyLyz2kDw/qWFq+caPzyUiVEshsE+IieTA5gFYJx3ZS8C69UbmUeMxPCv+9AbhwVn9yzmaP
BvKpBhBU+QEqkPqRaoSdJofzu8lCZVaU/YZSkZ4WR1pOJ9tpnBU+qg6zq8W+o7CqGIez3dkxcSjJ
9m1MKoiWf9ZEzt9dRhVnA6M5DTj1++8/kc3iQ4tl0iptH7oYfTJLiXJhfRIuIQ0ZLSh6dhP6zwwX
WWeMfDvLh8J2FPwLpPo81hfdQhpbqJQL+ojntJpnyGl1YARYcXcjXvE2lUe+Y/4fT6tgYJDny4i0
P57NzxWOskjnLvuv5koX1xZDA1HIniQ8/gl6TGx0h5FNZQ3p3S3LroZMM6rGvGRI8NKCoyJOf+xI
QhGCILe9mYY6fh5Tn3pKLAGoPnqlrDRyanVmJLRfFmjbZEHpfRSdEcjzfVAWNnAz9ShRn8myHMEc
jiT+pTplGlf4/j5O4pfVD0vltr8tvswDYZeaPoAjPLqBRMErM+UjnI/SkN/Iiiag0EK6r1APHzb8
SCr0Urdx7Nbkgb4Qm87sUJYUGiANHpGu09ArLBHl9lstf8Qyspo/zRTZaTCI3m1CI1YPST+4BC8T
d/imZV6dYwV8kYesbAqKK3z6lide9/3Y0+efLSMPA/IEqMjY8KZmk9jFUvSzXrjXLgH59yRlA9nV
IbJrb4Nd+x0QBsGl3KkvSpu/b2VpizW2r+GuTAgCf5U+BHaBqkyR3rYYXE8oLMAkYdYhytT2ND1E
Q13p74AWWVWzEm+O6bHdLo1PysQ/xcoELaL8cfhoeSiCZUYsgQMDNQd7a3xdw2EgmXMJDxZniAXl
vVpxk1gQ+8TH4WFtGHU4QFkodZ5+s2QWg6XbAx78IUoYPLckyidQTi6OxDxSUq0emGLH8/RhvBIb
U22PdLfGernMrJr+gEggYbiDsXBjD65owy3vme1prmCh3hrNTuSfcJ72RY0S5HvTmkAceH3oo6mG
/Ux8SGcX5REshGOS89sAje69EvP+r450coiXAZMXUbyzCvfa0imqETP/BNKDFwG0sI9PUA6GqCrA
qVz1L3zoUl8fmo/lXFkks7SEoSQLiexyidfPrFb1aVC+rrzAtEeevH6q3HMwLTWmI3CCAhBZ1MS3
yMJqNiM3TpYwmUa89zMfbK7An2FIuknPT82CszVQnxLO31UVXDPCREqqeWfP4zfFXRIHsU/pO2v8
VhYwrWeQZc5U1tAGsMS6cN7XIZPmu2AGBL1dt+hQ/X9FNlfC0ZkWxcv2Lmb+NfVRoDAiSZOgGI4Y
Xv2CQ56/R4wWrElNPqm3X0L4ZN/jAnIUiJ75X7bPVnhV2vXWnhiIylw4FLMdehsUDTtRSHMfcJW6
mblNfPYYhrhYO8d8TwAGsjY4S07fxnWvk98z+kXF/UlinDThEIF7mw5JONLMaeUn6+fWHNkM3SJM
AJME1JOkZbP/hmg8IAt1iBXJfNgXib8V2nkfZs/kIjNw0U9ZO0qkXF12vbfVKRuHg9b9I8/sFYAD
J5xAoxh51vV1VckS22axs7VQAIBLxQ/U6OKUqkGGFxWx6OvaLekPkTdA96pOADGbIDDKFb7/Ntj+
2SbiMA9F8JmTFaS4hhtAwuIil/1Rkv/j0+zCRorgG8N3eYRbS4TzTM+nXWYqiTQPHubbVkRuvnKu
z1pHlkS4dGiGb6X70RR5E1RWTyMwWzfezUO524WBQs4e4eayJwmDi7mr/wK8bFaOK+n3/oJ5J+bk
CbjSNv4fO1yr9P3qDYdSbJXZObi1JUejuGm3sdM7bo/b62isk1hZeLN6GSZUdh+Cr9j80keQyvSH
SzqGGRPvDc3OlqMUmTq3wlMAiZ9PKsSiCKt031IgiFl7jxdN9xIID96htPwiFjTQmR16bmHlTmB8
oZfB0vYZHQwI5N5cgDEcU49k1sfDG5k6Za9j/sidMlH9MDllp72duUh92L9XoTgXw6GXXjuIIQW0
bDZqBYoSDHnYRKHJqovdvpKzRpIpgr6/Q4E/H11nHhjdl2FxkV684C/fsqxcL1Mk+Zyq3ad9OUyi
blUIEufpwB4E7qENco8vF1TJwpC5AyCjdFNfPNXsV3HPIUu5jz56DjyhN5/CCd5Vj5QH/q0UgJ1/
Pa633KTNbJljme3uh9QmpulmdBPC1HTPJHpmSdaJakpQzznIruUir9vzweihFPk1FU0hikGlPlsR
L22jhjxt6MOY64tWa4U2glV1C3WGD9hAaF67bNq8kQzJVW68+6mKbAAQoAzD5HFCNccBxiTdevev
or0bCWLEf6OL3iuO9FtbNEpPxLSlyJQ1ksJgzx4tbY9gAbN6IPxzsDiHnRLxM+/xsQRdavyL3u8s
JwTVcOZ225EdGrPs/EzKCnEq29hx5c9U3FweF7IM6zOh5VTdzsTbIdEGHFC8th2wB1FG+tDWPD1P
+58OZX3N3OH43KcLpHnrEVNnuwpzyehPHOFrWri/3VhiCgR0dHPo3oAn0Ilx6FAZyfn+QUoXpvKu
1FqsEnHRXfiHZlfsTpmgOec9o5rjN/OI2aZBAGbm0CNbVba1mmCvKp72LNFz9KyuTBBD+KOX49Wj
DmHGPbyI+fH4Y1bRE1QPBajkMI1mNNi5w8h3vUw/4l1M8gNh1pHp2ifzJ0DQSGMNwU3ab1yCXYCd
FsgBKBevy7U6iicHIktrcseKT1KGZGBOL7apKmEOvr9jMQQKdSXpT81U1XT7Depo+gv4DbZgzHQo
tPOIkpuNcfQLhD4H+3IVjSQlj4SrXpfL7h0NyPM5u70Crk+iInYDXFMssGVh5R0aShltI+3mvSDW
jbx00HMGcCxBxP+VvckNcpiK0k6hnZ6ImH5SUBMsCCDBWRr+xNCyqFF1+BndISBZRRMZSyGpcwVV
o3QvF2Ja1k/1hgzvtGr3L0ujKzwMsnqv8iV+OqOpE88TZMCAoS6SBmAn5hTAlZ0C7+bWLg3J/eFN
TepTfiZ4zuQiYkC6CdBY0nZYEjVyfGRd2c1HJ+PK297ghnIiJ1jUiWM/mNVOmQPEznFnEqRAdIzi
ImkCkzm3XNb/M47lWclk91gblrDdicrRlgOz99gQlOhvJ/k28ZLlNkCz+ZmcHD7arfRcyKuChAYa
IFsGV/+Gv9vKEmeU7DQnk/KOsm8jiujb3tAFi3griDAN0D829rLF7jq+kfG5GedQ80YDGPWsAKSh
abDL+WWy0xeyxVZeszUQ4iQPVIb7I3EE/KPn0Rf61iXA7+cREldvCJWWHiP84TBchMpztmCEisZe
KY2qllS00oGpNlz3kBbncl68ruoWZqamLfpaIp3Ryh/KMmLBdbdf/OGR5++QgleXDy3KhB7xilBR
/Zw5Y2DuhIuKOnBdUzpT4zCJuxVJ08F8okbix+KhAhGikzNv6zPW4I7tzt44lZx9vrr39sbVdehs
l/4j8boD9I0Zwo84MnMt+lOE23acYe4VR/UXAEEi53+CYcrhIk3640bBHdgeao2Kzc4DVU5Z/b8Z
ZTnZPH79qYCznweKCQMt9WZdfeEvA0Eg8szIgzeeiIOROFWeLU3O+Xv/p7nQ5YIkhf7LPyvWu4BX
mVnEAkGmHPt+5/IIbhabAwFqCzxNr07cxBnEnzFUs3tY+YO0sxASp1eaDUa2VpuLEN3jXAuSChdR
g57QlrQgFa8daggq0Qkp0ZvWL/JH67R9ZgZSkEYzUdrufpnqP6Co/gy1NUxhKihASySF7x4iaoEm
jlWdfHfDpwJLw/eEHQh9W6F+2UxBCsAMLufcUXgBJkdXN6Sznqx0HQ0O1LeXTvYAmr11VwjvxZ+l
WEK3KR/F2eFNnXrmfdKe+msAcb/9Ru5Dfg3rtweL3DkQ9rGd12H7g7IHr9Lem7dAjwrXAbgZov6c
B4QDIs3uaQ5Zo4LQI4cvNL/AcrwdkxaxfsTiadAOAED/p5EekB8LAXlUXNXJnPEsovMnVxpXEn1k
Ui4hJoXxGTgv7rub0i/VSLxI+sXyk/kVvQFSdeisWJF7Pc1Zyo6HMmvIjv+YNdUM8t61vKpGNLHp
eoy6NCQvpVXFeyHuBeYSSGBiPUM4T03XrPLv7nJueYUgSqvzIEt2SefxZMRb2lWeFtpl3FeoA9SD
z9Kt4L7oiL2xuGNe1bjaA10rDynfW9GYhdsEpW/ZAOV1olZzziUGX6HNpwoUSvxIo6xWHZA3keSt
T9HnCVW1mjSCX+IXuDnLJ5fshMuB4nUFxtE9r15nqI81XHIaeI1Di27HEtnXZ7t4iAiZ1ruR4zs5
1ZtkqH9e8w9CbQm2pVm7npvkHaC0z3u41jNRA1tyEAk1gSML6sqoG9MCkEK4WSMS+BjdQNdPCUNv
suSPE09rBNMIAJ8dEaIXFBqwPJlfBKnQuZWcptpF3XahCzMtOgAzGl/183pL4pUX072AFTAWK7Ww
YZoyMYokn71X+bgaegczAScS2OohchfuvDlW/2ndMnbb2l/UcavF60n0neq4k3wScGYxDeucVlbj
fPZ5Xg5T8AWztXWXv/TDEYKSlQhGJNrO8f3xYifxmO2a2O6tbw8Zk4IBARhewbRgGRSMeTxK+aMz
WCBgPcLEm0RkJGq1LCw2aS2J/eh5j95CFg76DSpsZuO1nxw6UEzXZuPJIsf7eYx9w6Q/EPg1LaZW
afBG1buOQhc4coJrOhUzoTkieJb9BaAfJHjnCZpWnhUCo/sUwhuIpsYOXr/ESX43c9IQAmTBiaIo
hcFdWsekVvvNBDBl8mry1GcvYYXefpYP2/VtKncOdX2mopeDZ4xQTV61vqqOwoPVVVL5NQkrlOfU
E4VSh7eW6NZTRw0l18Ty9a7q5TPvm+AFS4OeEtIBKJZTyx6xLgWqnITDfJL9R3LN+mgXpst9vttQ
Xnb4lR/J+N5EbkSI1X5WoVf85vYL9PGwYG/nNY7wOoAgYynvvyeIO2Iby/EN1LHkI8n1Fg427gj/
AsM0Ynx+N8i7+nUyBsToIlIoJjCddzDbP3Mb/lF3K8N207e3ielIeQoO8hruw3rONRlA+gozu/xe
NUgQzV8/qqLcsl7a9cxbgowiQBaDUYQjhp/6fK7Czr/TIf9GQ1Oe/70t+9yo1nc+mtO1UKaaLQ3u
xeB1fq7+4U5c92yL4t0o6A71Cpe+dJIXdelqyvQOtj34S02Of8hyR785XW+LHWGgjvqUfJofpZpl
EOPZlCkiAKBVrxW0dKY3jTjSMIgTr1/budqwSDOKXCNwvsa9ed65NyBeLiUxpMcYCb3ZY9eCTXBt
fGMynncinGg6bY+LRW5SUhED7TDokGh42cUhL9DKMb1z/5X4YT7wC3abG7O1k4Yba24UXQH/vsxW
FCQ1w3zAjHDym3X9mMqIyUAHJWemtNZMBTI3YLqkRZ0Zd9z1rrPny/K/tAtQWDE0UoHsF0+9K1Jf
6PXScU0NP4wmtwx8jQdyhQpiWwe0KGJyMaCHt5EJXt+DuBIFpFQ9wGKoyLkSDXCLibgAeXt0d01e
b3KZ6ovM+3WcnvBC6CX8CETMcoTQR++dwH2YcmjNClxsMitS06tYCRWd+pZgty6sRDo2eTDCdFcW
p9QaTzEJWcshqI+t8+g5QZFxw0ZP59zzaLiSsARczhXNu6R0mxuRnxC+Ve+jjlj5zQVcZnK9NOUO
8X8IiD8Wc6w84M1rwvgSM0O4vzaVoZP6ODJezidrAYRJhVcGGIqUyTL4K3GGZaksmifyOqVi4gWp
abegTe0w//ySExANkzCOQwfBKiqQ5LbURZDv74/lj80v0cHLVEwukwiffnm9QTtMn/GldaUdyk2T
mHw1oTLhcn85zzJGBhB7N5d7iFNmuhjocn+raR89CMl9cVYOT/30+ONaV89/l/AIC/ZT0UuRX6xd
5gXiEwQVpeUkZMKv4JpFKOzwSHcgvOZ4vAsa+8YfhLemK5IcL5dD7xhv1jMY3AYkIaURDQ1G5Zq/
d7mk5s0h/q9pww8zk8woedYYsOCgmRa6/LIG1WAQSlkWBo1IieRGykZUGaj5pJ1bU/6e6YQwOPXj
+rY9sSEkNxO8mFxE+8TVw5qS2ShAroVYJeLrDVslZvV8gbGtHabB+wscKZMYoxi/Dhe/18WG3Six
2dwe0t3q1SAXeMIo0oQbk/wOguAPOZ4g9UgVAkLnTm+Yu/RQUapDEMqi8+Xoa804jKBUZYvVCiPD
tw2gUn7Olda/ehGhoIOPmgw1PZJAHse1gyweeXNbOKgXZTWFrftkv8VFOw6rdhO2d9HZieFIjFeU
qfy/CGFz81BRSZY9gW9VsgeLNmg0kTvYT8DxVW9CAH+ZedZIPCHki9pvh7HQ1Z7ZsymM5UJ56nF0
46QGwOurYrZoIChb33lD4tFCrklYfwXp2+8Iz9djtSqEAw7ANy6KwI6oO0s22PsTZTIHwXRpG1vN
GDWX61zcYGGqErhinn5iEDaRzBLgy0u7U5oeVhXgh8eOhK4wu4Vy42QZ0hmjQDtLs5a5YZRAhNpP
1Pn+8Ua7jlNt8wXWcsQ0d2xDQVVsKf1bJ3VvQw+OhfYsAsg47H87MJ9KWUfVVReyIoQtOC7q15Ab
aAUuaKj9lOpMf5zUhY2uIcDURITjwPYdreQv13DugWhUWt52NnTUEd1Ic3FAMUZMETBglvmz++w5
gJtEOnw3Yh+h4WjLXgexH/X6SNWFjx9x6hVNkgYKvSXud8Sf2KiDTHcFVA3mvYC2DrPJjYVuXndr
T1Q6SFzcz7lud8l8Runl22GRNvke6r8OgJIO5Kjzdpi28Vl0y1HijuC1trMNyZjGq98P69XXXWJn
kZUFuXMXh6gJMqpgCn+66HRNgIIRNwl9N+TMoz+0ysw7Dzt7KqTJpiaUdYWudAB55QMgeyDltoWy
59IAQ7V0lSKpoLpr1mEg4mlpVff97luMInXZkTqV8lAEYgrupQ6l9SF514mJHVcPZIwm4tKijJBf
JCh7MnwNny3Mc2GNENMLXwAC3NQyEkuzg4+M6eabsCSkftaJLZzhjKv34tg/z7IYTtYT9KV+tGvP
qkOwn2t5vRTD0lfPqHEhOpZNoe6ZrImrbZL87txz47OXSw/tuoFangdPOmbi4yqfdm/Diaf79p+U
SE3ZSET/tgwm1gxs2QE0bNWbG1NhN60h6XdEV8DcxzqZ3JwNdQyF/fvLd8mdHEr41XAU9wdmVTNe
uV5FpWwGwqZSg1gxldNb3USm0mGte4DsBJT9d1rDrtWdw+gGAgtgbOVj1nYRjarsT5aMt/3WvTZ9
uxxtf3g/8hvTM4+CVc9RtxOED7uVKZLZlFiUYMk78MDPOFFWXHUVuB8q+Mi1i+neGhKew76g9f7m
UqLmDdp1AkRg7auDPOONjKQNXFCLqdo/Nr1enilpM1VuiFQ13uc8mvS7S4zVfbqcUiaFnUNA4QxQ
aARIGfBghDo242CQXUb090yAzvSOHGL52Dpm9Gbr9bU3H5sMehdwQKgULVBdLnOEXjH0E6TAK2GE
EgJ6zBrFAoKPy3+AtAEeFUr2TTVJfR7Dtnlur78vF6Uf6WmKDdX+iNlwea1sOXn/0ilc1uQyLFYO
YpV8GesiVbZGNUhhSIzDbebCJ6aLikoqKsSD1AIUq/T/LJCec+WMy+7HTwZ4/JMEXu72fs9DOkGT
XFpxv51nkNBHCF0lClGoYdidT+cm4SKiJTawpgjPVmluNvqkRUYBXbyJuXHQGhjM01nKFyEYjPJw
UQY+gdLrEoaXZTwPUq/q0+xqDqdzU01oUFkdGFCttLwSKKwq967zf1mOXOlXVQdj8ujDV1ivEtOo
nK72ljdhfxx17M1QOs6hES+4DyZb4pTPWlqwhC1H7kqBokWBnGOIW0gzthXve6hrFPfU05TtvFqo
YhIlpTZWBOdRf2AJQPPj2i7ZOzh8fmSJE1uxeLdxLc+ix0iDgUUEBiswO4YgmIDk1pRMJ7TVduYW
M/4gB6aWeFR+fLZXHJaKsaPxLVf4NG3Qf21eYguTANfV11gSAFzHnAam5O1+JHC6YVM5D+ER4E/u
7QFsP6HPDuWzH6DuKm9hLGGSfqvswhu5tgKndL5CWuijzWVVt+TJkVBGAm20SezndB7hCna23c5A
qq9/bhcqI/5Q9/MOnj6z0NmdA4X7OIuxcJpQsYwr//j/4z6j5J3ab1zNDucZEBPGX07VrrH0ig6Z
riowlGH4zr+YoxviZCeKRHHb0/Sh9BtCmUfkPLrotWzI6SpJwAK5mj5yhJU6Z2eVgmoNsu7Pz+6J
1o4BS65h4HKMVNGN/Jn3YIBA1C8Rj69poA06RNDI5TdxVwv90MXikWAxMAoZEN9di2xzFTgXADYn
bRBvcGvSPyg5iMOVxYTp7o46Bx8J9kgQ4RqA+D1UdoY51R7PctRNPNp+Swm1j90kwY1cCgb55CIp
6c6PMWrNjB8YYQ8Rvuj6ioJH4lZxJD2vs5dD20YSUVo1IZaIMNXhfmVL3uyf69Y7UQ43xaoyqA4J
fjAba/aHo7HM7JHDLDcM8a2ECBU248USxSdvastoOYzYRwu3WXwEvQ+0PFSjlk2SxAkmG+0/9tS6
hFJ51ExzhjVYBCt/s41tsN92yR89jPIK1eCnljNDcOTdrqGcY33GfFivXC++XZBfPqaFT/cIvGaY
oo9RsHkS1rDYHR9kQJLgfBwuZPeDDCPIMNVRanqn2H49RCOzditwNbkbdkTfO4wVmA2WysEQfl5Y
kOIDjAmnwdfIHA6QhhToZ4CZXenZc9sf5k+ZDrnCUnL8NLL/p1o+8OY3vH7htR0nocrsPobWOft5
BTdJe/fZ5cfJelTQS+Q2dpLOoZ4hFgfefK82awSrPQOijts66h/u5U6d0vLGS+eaeFJLBB0Xhqj0
+9M2NZJDPgQ31synK72P3wx+3fGCzx7ONXdgIpoK3DZpkmFpGMMecCkWZnSYR7ZjH5LoOTzxWOUl
zlqY5knwp8Mif0zIe98BHvRnkb2x2LlIzJGtbXY8h9Pc1j0fWBpv7e+fOIvEc/qxMAXKaBsIhVz6
Fy8TiurUxnFtgPpb2d9Y0JmIv7/Q+HOdKavdS6gMME0lbRk5SF4rJGcv6Syat2F2PW3ke5gdMmet
3mKXxCJlo+Rcfma4N7ipYOR2jwgOFEMw2lMmPUVQj9Hvuf/t3dCnw4OoDzHCOyrN8ZilXccSGu8u
ztcxBPzEywVr5vtn6SJkZNQR0RMCW555FIUa3VWP6Bbpcc3+G1sMkFCXzjbKazCDWvwCE230euVa
c1gWlmkiZcvuErgo2aT7tQIqqk5W7/VpowAvDtg6MRZBBM6MjCtkboOnKGFbquLb0Us4w9ScMghu
2HEMgdAD9x24Mhm5Vd8RdtCupQsIjwTxzfe5GjLw8Zui2M89TlBUCxF744M2JSLBbu51iOSTHV2z
NnZVZ7q7ou3hUU/vn7ESaivP73qcTzsAys23SOuQNq8XsixKcYqmA6tryQn78uatFmqytV+QhKuw
x3+4DY4/z6W377SZbxZ6R7QhRmUBRmKBhiMYFYXZR/iRFMuHcV6uA5oOpAdiexdbqUxEbBfQL1u6
WdKGlqoTgW6MUjsgbv16AYM5/BjVlGyoowE7PK7eBVU+e4HARfhau+hD2XKPMMkRWidiRpgErcbJ
WkMxWTkEqUGyuW/wPzF/rqD7H0iFOKOTVTL2th6I8NH61o4mBHrN2pE+24UqJi/Ul3PClinwv1jx
PXYyY88GinjBmoqWHHJey8hLvmOX19Gu7atNeoytC1Pnkl5PIeRWUoJTMBOXsQGUiJnh4cWkBvIr
N/RELfgnKbr+a0KkgQSVqAMA58gciyLbatBw90HCSAcoqqeLFphBVUOtTZDjEkPb2fMGsgdDVX2G
TOjX/3Oa6s6dnHs9eEs33q0IY2JR/aoOCg+f9Rwxu/Nym+arzvPHDpq7rA17oSK5K8q8ENfx2Gv8
+16YF4XZ9UQB6EWOSQHF6yIEIUSdhaqao1NwRyGL8jBIHeW6sUMX8f4WxWpGWqA1LC701gTa20gh
GDSUgrnUk2LeBHeBCJGXIdgknwcBfuJRPQC1JOqZK0Tp9rjpC+/BqgnFK0aS73QEUZtNPdZSfQXK
7ChOK8Loi5KZe8RKiSCZwcdaEhZ9XZJO3TUkM7afs0qM42OjIaLzvnUWw8fJZMTv/3xnNoBd/j2b
lGKi8TWdx6l+ObRzVmFS2BiyA7r18qn/cYpEIcKgXoSpehnQYgkBX7Qd7E+BXWkzg3nAyjSECeVT
SAxHxPbGRrFQgct7yeGjVUMaCf+zlo/fIVQqBUjaUTdvcOXBQFIS7wuSa+BhS+k2kUK6t1jYFMDT
QjupOzREy9LlcyqI12NiDj8pkFUSXAn7aDQkhWmN9rUtmberMx0lZ/5Un8ADhDazdrAEDB7+5pEv
Rz5RI6ykIDR30xKIn65vvsNKOXlhmXJEWTnNomUQmIMxFZGcxnA5sBg2BK7uzYPjyPy1jtbaXmsQ
kUcudeBH6/HdLiy6F91AfxowsddVJEwob+981UJw9CcmwgGetpWf7dc5AhjuLgzWEz+U0rnauWdP
bcHU1G6kZICXcbYzHtERXAJMH9SptAz9XFgaGnwSOWodQWn8ZJo1qN5Df07hnMkmPyLr/1q43wSq
5eMn6XQdh7LidWUqnVIpYLQFa7AcZY9HED9fEXOffjGV4/i0Mt1EIwlALNNeurZ0xIMyR8ycZTXs
X03kIvM64wR1SGNhJagbHiGddBwdLRqTVneuNDCxaFyF2YkKbF5rSh/OubB/G9xbnZVWK19kQYSz
VDACTWw2WN3qT7tsxUELC0yRA0xiwZq+5K4vMd7xwP0jxqPV+T5Dp1/tIXaRnBIYQ2aYJvYYSiN8
wHVLGNyCcXvDxH7vqWHfUPKLJvHI0zBpGtVUp3mS6yvTHrETJ7l4WXa2jTOjEx3Lvcc50ciqKKQo
qKxUk8j/GaeO+5FuwRv3uhGrGVSRHNBtU7VeQJoaoVwK4FWx+ntCh0+3D9gyfMVoecuNc3qENzCm
JKb8X2g/AH9IKyBtDN+d/RWiUQJrk/+blvRxVwA4UwJ00wZ6kopyVDJ2mZSWnIy/fEAqngPnMtlG
v/N9WCKBFb6+JKksx6zv/zsBE8B1qE5adeO6rvwe83thikK64vudkhyshXeAHPJOHzd0IQKsZbl/
xIZGzn03hguC2jYhAjWd+mLv5wn3bWQqans89pX+etFATegIpzTJgdX8V7TldIfR+9i/aQSSeBBA
2zE1pZuRnKrizksTk2E/Ecwzd7LYZXd3+T0e280EH3EenjW8maLhojFlgngNfYgvLDZZHZ7gtqAY
lnDdi/XYSqXPu/CfPGLIcHYrnQVpJL4Oj8K5jet/92xBbIMItwrqrrG5FfQpRv/OZzRXcW8MaePM
f1ftlHWmi73id0aDpGKoExB3BDn1hNf0146JzYWz4AcCpst3oUKXz6Mt3LnTEICeJEcGrB/TFxd0
a34HfjbZwQOy3oAB3hsNFZczZcQGAHDLVd6xxpAGQwEYECCs/yX+Tw4FzrtX7apfvdXQz0NrGRc6
FZja4+9CL8CnjLU6zFZdXl2PNYFcqdA3+M6tlUcyH2c+Ia2wUevGqZ75fYQe+vj9ESwU46TEx4X1
Yx5ND1C3hzy+glbZuFvKF/KOdTKh4Il0dYT7A6F0Q18TkFIW8yQlTDfWuZymw0+FthjoDaWCytyB
NkMuqhPdM0btkoD4ql4fsXSxVg3cPOaU5l7f/Nx8hRkVm3ZJdxfpb48oDiv5GnO23K4BkWoPCNjY
pmTH9xRFg7eHHDSPMlz3IjAs9OuELccZw0uexAUFO9cCtxNvLAQK9hqGX5cAcbF1nKzWI3jx1rKE
HJuVp2mnivfJqO6I7JAwiwYAv/GJVmGOGC1WgCQWKlEGkpDINVBSYgoVB/Dx51VUbj0TN50zHfyO
nijo+XRWODBMCaDoNwKlyjt6d4vjBRTIEv7e3+/e9/0FjzFEcSIBlVAn38EiZNiiAS9Bc594e/Oe
VAIFgQAY6pqXv2od89yjKlzFOUh8WJ+56stOyoE5DjmzelLpAAANpikrG9HECpccXxBUG/i6wbcE
uE+SlTFvIW6HKTsLJnwzm2DAhXtglBp037nSmy7ePmWDBo9RWhGakkFnsOJP9ZC/20sPpjX/TE/X
pWrc2ycMz/u81QxdVgU2zLZ8dOjhPnjs+4puRbSr3Ww7T95I79LYGJBSmeMW+vTtXgwk0vC1Eciz
Sh5GfeHne/u4X/kFcoTvmC5wPvrgh05BCQiWOJhJUisPM880pHOKF1GfNnK+GokDXJ+9uQmuMTTb
A5I7kM0iiCX1mU5UyQ3STM9KQsarQSDv/OP6rIxYqwiHV8I/l0EjzLapWHqTLzRopP6xxhVMrmLm
8GaPwYCglXkNCpAX0WK3rMV4OORxzS/yyuUzHL96AIOBSxcbQvcmD6zbhwEJ6H9B+wOkZIw3IM05
pG4T7yCApVstCTUXyGBVV0Hed+cj9xX+MmXiOCwDMb1T9Gah7iQdWM804wMu1UzYCXzgHUJ1YKm0
UbNqURilC1NQI9yCZLycqxPbRMNZsO4ME44ImhTYF9xt3W8omiuGHMjZyjvGEjPWKzyolcIZ4Sbz
m47WuDnaHyk5lPBlcdmyV+ZKk0qxX+JD6YbqukEi/m+YRDO3GkAPzdvdoa/SGv2milA457BRzZ/e
uoCveaKVcyj7D9V5ooY7CaxaCyJ9a00pDzgGDeUIPX/w4tMw0nS4RKM4+xx1943H4dQx+yLiHh4S
h/oky1XI5KWFkUQc0HH8dDEsTrujSig/6uIZuyvcR4bZsFthzBd/Oz8vJMQ2mORkKD/itJkWX4Ed
BFW41zt90tqs5cCqdFHKg/9QXi4tU6/BY/Ugj8GM0H218UnDMWqhAkkNxqhyYE/CGzPJknQ8O+s+
FRhCJ61ltKZt/538Jc+nuS73t9cbYMieFHHV3XmZRwQ5xoydwx4ca4tyrvShz4JOgkU1lWd9yJyg
GkLRXnbE6d7n7aHCc0zlfC5Ylk8nsGNxsSAoYglrLrbAsAB/jyuTUiZCF6A2mCG9Q9llSUprU9GF
KIhxZ90tVX+6FQZixSRmGbtT9UEC6/txiEk1oqfwqm5E/m2Apv4uU1I0WO9fqLoavCfJIu6BuEcn
Yxb6roSs0uiRFAwnmPCMZahiF5XxzJR+PV9z2ps90QU14LK8BtyhZHmONognpxhVH9fIcpH1M80t
/hn2ilB/4DRLNYPJJ99eplLfIllQrTqI8LF4Y91V8yMiXyEW2EJSvPcdgoXacXGwrdR7/v40sMQN
zjh+o0ipQWQ5Wc2hHw1h2Wgr47OPuEKlw22/gpArJ/D3Z728dmdzDR/a+wpnWQvi3RpznLb8pmeZ
UXwr6PW1IlVX15KzlVy2EvWu6igDnym9qd85yZVb/oJgF/0NZtXuscp9pUZWWK3bpeOeUWMjYUlS
L51M5a/89xbP/xH5vsq8nqUsFQmQlu/Wu4rQ7avJTrzlc2oOtgsMcUw99643/o6Q5lWihJW2PrJa
YUTf0xdMlQ0iSXbDGVBWOF489wnstIQUF1oUyN4vdHTTjFR8MU+e1Xcebq7SIJExkThffgZH4Ci4
P0VHdzEXJujkxbzy4CDWai2lYt3tOllNKwudVuxiNVh8e6Ujs6G5N+WKc5wPoSDufsKW1/uWYwM9
asCF9iMHGOgRYY8NhCkxp6X9vDhYtyHoUnkDCW5mSR316hVjJujYqZaid4VdRwiwwULCNP3HU3Yc
VjhRmIaqesKS6eNYQVClPd5zV7oLb982b0+54XoMFkJLeRxIun+QA/ke2KzBaLikC4DaGUb2fX7h
XeQPGkwMLOxL96g9uPnwbfqTiWHREIXQM6ZlQLhVelgS9n9gQ3FXTqL5QSXJYjQLPlVRGGl+LJ2/
gq9YxFks+5RtDfRfT6doSU64/m64fz60GQVfx/2ZL234T7k2ZnTGgMHrVnew/4mUbCoY9SN3uw4d
m55cdSN4J2QYAIoVGrtxxrqHf8wC7A7/Yf+Xb5uZbzg7P2qRjEam4YsEAN6M1dCkOOzNKih1dC+U
rkv5ms6gv2TeIuBvOZ+gtcXLIJXVyg/Wr/mo0hiyc09wwIgMnJ6tVfgMsp5t64X4Eo1y1qWucn4+
081FlJdGIsL4Qjs6vnW2ElVBG/9N+5QJByoqJIdzifmeNasigd9DoelXP/Kk/mWSgXQVz2HDgijj
G9Jm59VYJj0AtRsPCxmNQPD7JRyyC+ubkKSw2rWpr1Fp8wSVI+xZWRElBHRhO2LLBzfglnB+qNhs
k+tkxuDY0BSrh04v1uak4oQVc0Zs/2XkicueY2HjymIBbhIATx+YGOkJ1Y3ECLoZSctAJEXqkdJ4
IDXVNb2g09GN82M9+b9GfXkq9JXAAifGnvBRCtTuny+nvFSgHXQXZgqynOUlW8gHDPHKhgyWGq49
zO3UT3aMCZZUKiSQhWnfBIAnzBiBkdTMmnlFKVmfnENWw2kxKdU+ZIivg3V0SSCMRPf5afKtv+eo
Kqgn3wc/cROo5wurK7vlzZo0QKGY20kBPZhUXDDW09noMXqzWo/KmQQ0X5+P0xGgJxBC+X3IRROc
4lwZ8aKw1lW5+wQ+XKqz/Je7xXWMYH5WLgM0zGQAyPZQ6PzOJtTIUcBTtglQ02tTDJiDlUjfwk4W
JzS+V7/9QcXriQmQzAhYxdml+zBS6xNOWmE7TJxqMOZkbuldeRgd1y0FoHaCJ7I1Tk/gskzK7Dgu
d81BL61AtDXt8D5fThWg0Y2bI1943celX9LFYOg1cCFTeGLeiXdviYPnSrxNQfHnCkXEMyJ0fpTL
sKFc8tKgoO9p4gqbiB/IzfpkhMsMz7K3lU2znkhTZVkjFOtWO5PhqDrARgzeIbjJjB4aysbKyGMV
fSe2R1pzbOo60/Hl6IyfxAzrP9TqCMFHuHlHPyn/F/CseCt6UIo6T58mH6cYcQGnDg5jZZktL2cU
EY5Q2OI9SVC7nO2PMjh55NhhWxtowCY7JT0SUKtN9xgGGBio2PTrnbjsbQmWpJS3yPYuvEHJdKxY
25KBJ15uvvhNIq5Y/Y3Uj9PgeVH4SYoeFS7nmC4pp8RyPUhrQuneVKRJspE0TpMswyUpuTglUWkJ
Z+RJ7XBMJWlLhd8YMqfd9WnzwSw4Npde2ppEUV+pwLWGkNbYmfK7PCnRTR5GGFljyiEfuIFOP99G
QI7wnPv0D+K2W21dgdg02nzJQwNzHqWIeBbfBpVUvWiT1+u9bVBmA1cOyRdk5pkztiZuB9sO05UR
u6UgQhIZDDWeK2znEuR1kp4fpFfj/V44elqGd2UH9D94C1lAjjK2g+ljoXbOL3KNJkEVS1ptGxV3
EWLMud9LDWiGMkyQ/wXAIWKPFKMlI5L6PBrMiaM27+MeP6mLfhRP3stUOIYO+QBmoxdEwj55bpFS
Xc7sMEm/hJUzNEXMjzA9ilQDvqXCJfNp8FgqPPvqSeseM8+8O2tlB1FST772dI2aGRQDWNcW7fRg
5V3uPXbbDHp4zqn3k1QiMkWSHNog3fs/GGhthTiKT30QcKakDuKR1FmQ0FTqiMgcz+Zd1c4L+Tbr
P782Y9Pyy9cjOF8D5khj0eCZuSByw460RjupYZxpQrKnh9LNwgWgXUsxnjleEZ343CfEOeTSduPa
ex+7ysUyg3pfWfci2slJjQVWob+kl5xmak+/Xo/TfPEuyjZJ6ETzDwa+hSBIhyASUAFChDdXRZvv
muLXQwkYGN/XPj89chcMlXffB2We+BIsbdKocsSxITx0QdIsVCZuzBCKKJkKeq1GOT1dCAStiCTv
9QVE5XbSkzK+p4DFlAj1nYtJ4gu/j53knKwgeWEXgnSNF0olfC8wXWm3rc5O6PaxSL3Y/0DqINF8
HOqc893AW5XSyzhJ8k8aIEG2dACwIwh9J8i+pXc+0AeGWOA2QcDKK+pWuZyGjTIuAUwcbRGXaLmu
7bfvV7vRhi8EvlFQkiFf+JkCLtqvf85Y2Mj58V8HN6M4ZJ29EnoEB42HykriYpBDh21acucVgwvQ
Ok/0KdgamJ7cVANw8RofQAVvuUxSltznyauivM3ZKUu2IjUL6MRSGQr4I4rYMJjv3rTkUcUHvtAM
v8JUE6mdj6wigD1OpoqTaLFAtD1FggL72ZL1TT3UxucT0HxoV+8N30OCglKI9ry/ZCOrLdPOc7Rk
2j7+RZ3U7Wo2O5UPNye7eW2s4OQt89mnwHnE7/3KAic0ve79p1gjw8jHJHi09hkHBdPF9cudvtWq
4bu+7H7lPKYr8KXbVdk+0HhTXTL77Q7T+/S5KLPgwfPiWmFzDuwkzj0OCH0zpHTvvHBVcH3ik77+
i9VfF5rjFVSE5f1QO0NuGvDoO4UcqElSvkvvgIOfYOZGrCBdShs9Ee4yc5WKZdAjN5xRqf1wXEB1
Hynbb/UBgVRKvai+SPG01JWWqM8tz4V4rBwQq6ePaLZbSxKUWEivwNkKfbMQoKP7ikNYIvsdD+cF
axPqzlmz8zlu3HQbhb3QU2UZTKjSvmkWgQ1x0gkybmTXTaTkq55TKOFp/T/o63z5qCXGTji6KeqB
bCKkFpyr+zcP1HGSRcwpbA+zInk1xdrHi/fIApDQ1+u+Gn/mlhxYXtDOzVbb4Gqfe4Ldd1BHfuXS
eQKjwz3fKrOGwu8kIJURQsVTdwQkE4OsOsUQIYqsOkQMBxXEDHjh0Ls8vCrJKemQ37Wzs2Ib3snt
yk0OXRh56PIiS/nCChxqkUzmRTSibX+bx7MwsncOqECWLfPLfYqClHq5YE5rxgpCwklldad1S9OC
HC4RyBto7OBQtgbM/CBQfd6yj4l8kDMVPHiC55/ALVWVU1MU8WjFEwxymj80ZIS2D4SsuNn8pBsg
3T7dF4xAbeqIU0cRqpx4uZ6sjANjOVnclQMrlVtDFvcCVqYOnJkOxIwWbLoNMMpGJZK2AkBpd0gN
rkSkB8yM+6tHb2SC4FJFhC0IaL1GEz+AyznlO9RIWszFgmN6gzAhMCRjxeWcvNk1mrhXBX3C2Tmd
Gw+D9d3bHNvFfUog0c/FBvvcaM+GY5FaxXYpTn/nlBs5UKr/nu30REwL2kQOaxtHoROS5OgCMDIO
oeDzI7hxEDMSUiqhVDeLKloec38P/negpmcpw31L6F6sZZjbkCUk94MWPP8aZxwxBEq/pJ9fB40T
YZrKRAx0etx6gCzaC6KnW8W3B824yFT7x1gT8xocmkaA5ghEY7kCOr+eadwgvrl0bDYADEZRLhtd
9GBOoaXdGiUalleYPxX1yh28nKJKufOEyGuT8Rhyx9/S5RhkRRAukE2lx+SYw6aP1txQsappW/2q
oWQDdpVylCLOZnoQPbEbHW0uOI2cTVn85kllLeCU9yYcnClAQ8nVkoI6T7ZoDE5AKUy50AoUsrb4
flGOrpIeayD11SGsWeQItbkbnboJnEc5J91IVv4Sy9sVc7FUaDS3GgrgP0R4UukmqB65Acvxb+Y7
Db46fwfQoObB0pxLm58x9UR1f6ej72syTporE+KEZ+8RugyKyaa/Au//mqAb1Sf+rPwdF9bnhtGF
1laKFE7htOn5iUrqj/ZYhzlj0Aui3nD70FuaDZhm8QS11G2drtzahbJpA1rUAFa5uhgYCWTQUinw
VESkMpGfl73pAKq6aqeaV51Ai/8rw5NfjdHiX9gYTzxUvUnOAP3nJf8DiQ/ud9Hag4m8V7G7G9ne
Gw+VAc8BftEtTOiPu5QI0EWBMT4QiHmNu4emyG8Nv9W02edviE9q/qT+DCpXXjsVpAm+dxC+IeSN
DVZbxF96AybeHbZF1WycT4Jdw8jXo9I4PU7gYprxu7oBfqTFhrO7njGRNcstupuQJ5DVSY/AZP9O
2iW656ep7MltEiIv/IvqX7zJTptQBRuKDX/J0/KO26Wh+afsMs0vpMivC4I+Ngwvkj5FcgKj2vix
SZn2dNgGp/T5c6Ok+8oOPYZLo/lr/YLBEu1ukhKIBwFoRaMLfNwJ9a6lS6F0iICWhHIfvyPVa4Yd
92l1kyt935an9qg+tNRmEmRW+b9jZ2mkJJKdUzHREDiKfF3X+/kXrslgYY3XCbO3P6DqoI7NGJWo
gc1Sd3RVSNcUKtNJABX18qAgPyQLe/VZpx25yYSDUHHso0P9s8iZRDAVv47YezjsDDa1PqUaSkts
w7xo1M1uXl8FRoHmk3UNXRaogPbaWfY37tXUux6q/fFyfYfNfqIgg/IJ+J3PV7/GEC2Ccxg8jD9C
f0Ov6F3muTY/Cncp3ZZCs4EFvr//x0y2b9pNUuY99SQG/cXtjiQHChV0LIf6NP2j8xwDlw4d4bW6
StujxabztztVBfaFDN8etG6opa1Y54gb7h2tOYPNVUOxefqiGHcUudQYPBVnmydAttVmtIVnLqP0
Qbr5yJ5NiIkqPAxiGT1VYBvC8qQZpbrZ3vpumPuxz9U10Fdbqb5LTVLP2WgHZkbkHGbXU0TDtX/j
mf5uBh0qh+Lkdhr5wpzDdMCIwdqbUvryL+MAwtRSh/EpPyzslJfvsDSZtYjdCmD7gBOaIqqPst+5
sRT5aNvAqfy0/amfWU1lppFiHjHT30tjFqUju6UM8yfiNYYcTpE8YPXqQg9F+AVuagivf0YC3DJ0
EHbVJIIDNQ01XxlB656oCdwEc8lAcc79nXxkiSRLPPGw5fcrBH4Eu3QRSaV3UaN3dfaN2ZJK9dqe
qc+5+PKaKjZTL46duPWOrJ/jdUIzkrQx24vUnG0oWdgvUfLm3JWWZlQ2j74dzvOO8muchsUWL/HJ
4KyjQzAQvFak9ohd7+Q8b4wFXVIAPDswbjVvkwHdf8/sDwgddiZuvO/h2vXwVMcO8Dd4QQqHtzkP
ZzoDekIrYBlPM2XDbVWvs5q/6WBQECLF2+lVU/TJ4UC3GGL4g9+xYkv+4+3x97y+O9+pGl9Wxjjk
/JkxY1tlfBi8UuHcjxDCR416fDZwz0LgLNcib1KrHEUiY407HzDt/opqEVN7w1auU2R+L8/8IEpQ
ytDEFYc07ZFeqf0Xfv+8mg4w8o+4o2uyGve7WK9vY1v/BGryqQJETj4Ya5vOWDhNXD/G2Yz7RQ1h
W/7ALyBQcJGUyYSgjZQwSO2Ld9umPM+Eobz5nxJma3gNiU07LApYQyzzJRqyZtVtoP0C3PnHK7VD
YbM95mKnznodUlii2jnRACLlpu4EFnaeqVxakz+GohdC7/gyQBUb4Fe1f4QZrfcHXwOmpBaLiwOF
vd8+BSFhVxPFTorjuinU6AZihJsXkIJnq7mJpwy825E/odo+E7APxb4qs+VymL5QERd5M3FCiRxW
ZJ35cNx+9j2UXxoD8wuhdjrRZRcfoYIr/YOSWoviw5rmgCR5MFPf6Y15JokbvK7HZu/+FYveWIOU
lr0+XiA4Q9xZiJIGHk4+Uf/RyVJIlGp9OSMfWORJfRFwE0Vxrs34+GTiNKS6/N4su7g5PRG8AHOt
HgKfSKOfyfLYk8ZeWtL5eq5zGhPGvdg4qyAC62UCHbYEM/47RU1SeR0EW2te6DwX7bo8oz6XVQqy
5elG7VSwawmUHfoVxojqd8nU3FNiaPPaKJIGdbURmEgjrzCwxLLEMpKA5R7vXN5Ez3+R9/aF1Sa7
zghh8XL1eycMaACcAYQNfT9Np9td88lR2SddR+Jicl/ZasnjeZrJ53WCy2a5Xuaf3TuBg9QYOrq/
K9GyJN4DhgBibe6UQ3/3Q6yclq9GKxOipnAqHhbucQY+mjUyokf5GilW0L5ovArmjwqgDNL7FnDf
GyBBV5zDZNA7Q06mIGVc4gg29EIqNZxYWLmDOiHtUkoN0TWvU4YF2QYhu5m1iFbA5eaOz6lXwrLI
4q1TvThf0HpzphfB53Et6Ab/N6UCtmH3rrw+Xr559ULj+g4ZRGzjX0oZ8grRBU/6lBjQsIOx386O
VCCYghImQ17svwaCmgwAkk5ykNyl62H6bhs9vgEMiVHEsvFDYUwoe+PPkI41WV0lrmSX0cNvL+xi
aYXeWwef1mc1bkWVJrfhU+pBxO39kAX3kFyyl1yRgeuQxhr0cWFiAC5Hpq2NExW3eAVsl+vsHZ1G
a2/IBZM+U1JVxd1DTTwWG0vl17MuidI61WnbkuJhZ+EbgYAb/YCeZ7kpkD6Ez6Kysgbe2PRt7JLD
gvBN67OKnM5tojvNejbKwqdZHFV6EvCQc1+47KYUtd9RqdNpGSjt9mCQVnngIc9ohdxmbZwbpnXW
tD+SWAe2zBBd6y9+66QtzNp5RVh8EA0KZE12eQk0a5Yl4e+GEfkNSjQS86SI2alQZhTM4eh8eKDK
6MqBd00vRlY1QeCcizPWj+aRF8NvoEqDear92oXeSLVBT47hwV/rykSxIUiQjHiaIYVBiZLPYi1d
ts2dUS03sti1qm6CkB30NsWo2Vy8tSoWT+nUh+smpnVZYJomhiOwH2envDNP2MjiJDG9pdO4NKPD
+oWMi8HDKFzyaMqjxBXNSBmuZWj+Nrun5kTI1JJivCqEJHUqDSsG8xW0VKUGZt5XqJtU52ALZLy2
hBbDW3MiIntTLehkRhbZaOaWwAERG/o8AIwHMOqbocY9zUagWUPo2o0AveLlqLLYDmYFXDM5tE5F
uZNKsUGa1PrjmRktlkO7mbqaXRVQcmG5GpXP8pZ46a2RBSv/xITwY5EAKsisEPWIdPRLonPLM3L8
Q/3086YM4xovjTx6ain4GywSQ4zPJxwZyLsn2yhYqcsjqPUJDicjsFtpzl/j78cGGXGWYQmylRGa
Fax69vb0xBRSvXSfvWELKlRtD3l9pVVsH+mjPlajnZzF5XGAZ3eANuj6NXmeWVhWxaYpsZAqsJbr
1WrvUsCUzxQNjMKam/AuB8/Wys5vnp/tjcCxGaOsykYm1j3sABvsmGKNIxnaA2UQYmy+gmkV+zij
xcxu5MY9i1yUfHTl0Bfn2ne314vZvAguKACgfDb6rhU/Tm0Vc3H+sFAknujWi+lJy0VUECAWBnNx
jQYrSZ3O0VT6+YZFdHW2j1q5Iuh2zKPTcboQxMCifCjrDole9si11RnjGgBTD9q5t6lF26I9DHxl
hXDxoaOO5N3Eyx6y0a/vdvNf77nm0X2AmkIospPxW/sh0qxIuJbK7brV1860PibhwyhNlJLRfPeB
evA02dkILurZunH4sRth0O09QwuWYG+jtMK6HqUUyT+o69ftGs3M9gKVsdHdNgg4anN+dx5MpXg6
OhI41dpcZsT0i4is88SVLWslzIYwdtwqZW1odtdYFhgoWxcmrtQct1QCDgdXpTuAsmoi7Py1eQFj
riUBNH7Kv2d2NEKnPqrLMPW3vbNizD9zTXREbmlxRhq+yxEAZ0SWg7Etro+EssCNz3KfREnjO9zn
U89IzcEBp0CRM9kJ0wbKnZUoTi1/As5uVToyDfaUqORGaoWRq3T53anJnCf68+zB4+iDxfjb7L4D
nQYUj8jXBzeNvGwvG8a2W+Wh2gsuQW9geQ+kny3JVeji2L65qg17n0ye+0odDSsERg0xvSTokCaj
Zez2hJckVBNfJG+OYN1FouC3ZfXDpa7NfGf/ssnzUKgBtrCedn/n8r0ySZbJIEg2KWQ5orUafXzV
SWZx0wSW7mDYYTrnGUI2veq6Tqo8ClmfIwfzzIBG6aGX070XyZsiq1w65KMNyaaZJjwOrx68K613
arYlQfnUdz6UoTIXlMYd6RgMUfqTXv2UtLGftcdIC/cAbs5bzmSgbJd/DozOARJkipu69ZvPhjWa
7GnlMPhhA1mzYf4jm2Rt73k2xuXxGws4upC+TZTcPFbEd2SD5rCDC5rKjwjRYKM1CuaKXanWXA1b
yilNnoifGKd2zoBmS0zIFYAe9bGThg/m412B9sp+g0IMikiYGH6tvP20bIRHm00Pw2cY89dmFyQD
Rwrh1wMS4ztsdPduqVyrx8qTBXDsHyxuHyYRF6KqQIWBJMHxTKUhT3hWMeHld6trtJhLyPxOytPF
Cpjh9xIRLv4qKbKL8K/hdU2wcxKcOFfe56EpMDW3gbqJYeTvgStEHD9j2Y7gK2ZWHVZWR56TSdws
z+tbSKkPrb3zj2H/2SiscUH1AIgPeCF30W2pk7a5qUMlKv/92gNVTR4a78yhG+tpb9ynQ3J6JRAy
PA16sfmwrH/QZF/IISdSuPdzAVA8/tVxZFvIBhSpc8ao7pcxwxoXXkPfwDN8hUsPnF7eJWPx6RnW
ZMnhUmf9bapq/CKLt+pGtkrrxZ8BJVHu6o5fk1jEdE9071eLvSQtdPKVWcwxjve8ZB+Og8cJ9Plb
YtPdDbYt1bmV7JermTqDpsYdo1cpMZnOgY4FDehYh02uEK4XByy6Jcrc565MrMNUKxD154Wjroex
34ntmMTpwcSepTlnc8bRMDtZaichPuiAPgQ29ciz+ulvm/FiXahLp0oq9/NUTr+qq3pgbQOFppV3
VIy8kuobtTTugPvFuE8pgi9DHtqvADszkOiUbqDRzgepz4T4iFWzDQ6DxlfIbiEQfSgMJOqsaouK
5iCo/TNNk7CahvJ9GcLsiYAWMz+dtUppbGBTV6RaH0FbE+hHeHbuuxPi4mFpYL5XUWgPZU+OGLyX
nTs+ia2joNOCnfFGDGj+ndxcf5PKeL7jv/BngZH4GZcKV+vf9huI1ZxaTMdDMMtrSoVsZJ/wjyw8
ryxDGmKyG0pfzsoslKc8cEUCXiZFdk4uCgLnoeba5p6la4GbIYuvbIQg6RpPK55orOtVWWR3amZ3
JoHilIoX+eJ/UV+BRqsZfqlEQLGb3w01qUJRQsg0QGRkBEl561lSYWUbkkqNsVSsp4uM88iCZvlX
6Za631qh7u0DeebsMSGaBjE/BBshxVlioLJTns57BS0hO2pBltGCwEsYHT1dRAgxfLap/dUF6GAJ
sH5Pa26PKGPQ6ecPiFB2KL5A+VpSJ4+HtPK2wt53unx6kZRzLNnnMCXyWttAajJnWsIUjzkDHMYi
llj9HAgFmMYDwkDUVJ0Nkg60d0Kd1XUzG+MMNTp+JD5OyMIUvkvr7qUAoAO3c069rgXJeku5zvwO
IgPwJuLQQbA8/RO0xHLWW7fSCV91e1kiENb/2tg4qb4HP9NuCZQDpYnc4kmtsOjB4Hs/Qvl5EddJ
e1RO9M6s3bnUGskiU474SOBBg1vllmry4E2RUvRn7/h+9RzplCEsvoACe6KoxMzba0QGAwJcUF5r
cLk4/j5L0kxfLZvcHdG2lOYeuTPTIZ6YA6jezvJzLVr4VQUQ8YgJfVhFL03+ZjFpJ7Cw/IHRU/Mo
DumQWx54WNW62oMte3krtGHcZfulk8reSC2g0GVTtRSq+/m7y3WEQXoupeP22q2m+pu7QPw5jUdU
ZHf16OTi6TnW3UQr3bOL4p222tnZmw0/N91bLF9MoUCgcigWc3nK9D8/sZFXQVRN9r1vtSUGMfAB
L8xtDBfX89l+jC9MPHc+Guef/wfh7Wqo4Fs0wcl0DP76lXo8ZuV/0seN5vsowEhGPttWPW1xPyS+
7JSCQXYY6+NCcMX/vl2ktLaqsuhX4yEpe+b9oTSeMHMAj5SLsVL1OwnemeCoB33E8SJOjc5MINs1
BCiZ3vF5HAS6oc1H86Tu4sSdELzB7bqeyQ+q281PVCzJVBNb01TOYpC76RsTXlh3TG4CW9L4st2l
3X64wX7SHXj2/772ee0fgTHgNfcfjFUWOmi6tmAOHDH1EcYy4W01s2JSF0YinSCIvbRy4XBKwQV6
yQJ4cbvfSs7Os0Z4ZhyjtbzFArF/ayajyjzmfyPZvJpuIdSEoaa35Qdt6aPnO2zpxE1F5Y0fnwLb
CQ+z2T0jTxTJksxtcFHQpw2LTQCG4JMs2i/0rrEt2jzOypLXtJzA2POUWy0/gSGK4pHYyqBC7M6X
kLKZ+kPMTtc9vPPd3BYfZXP+hoKMsLSm6CuVdoas2L0RV360F0Zh5zGqMVbDedbjLdf2f7iaBFaK
uAAoYi4PEOig+mMYx7wSVwa6xn5rbV6tZ/hD7CDDH/cNArPSwHR7QqdXpRaYSuWlksft0qwDLd+6
ov4nOeygJH6Sn4gUYlvw1M0+mWkOdaWsFYliitT43cN2UfM+fTMHPYO/++I50a/TG2YqqTVlTyzU
m0UrKmxnnfaIREEBkHTMoAsWYm7KUOJk9pTiumeYuNvyv4bNIdHvq0oe8ZNx5sh47LNROVfFlEjj
1vHeJ+miqjVY/OsotrSrDnIlT9caaLdT0RYNIipU/rxGTLnuEBEqX8KeZzowdqvvZVJqA1tlzosp
yq499ugiReBiZu1QvQugQ6amf5kuZdC0RfYuEAai9N5S9o37U/m0tRuDsDNUCdjMk5JoOzXprcwW
Lr9IaPNPf6Ad+RMcyFtVYtDUp65XpUwXqeKVIRFvjhrmuR8ZmN3QmgTo8nmioVmtrE3BssDaIVyF
qhBhfqBG1h/feJErz/o8FkR/1nxNLBwiaWFCmat73apkDQF/jnMPIlrXq43FGAst+qjetFzqlXJR
yKKni4mZUGCFz4qEbNiRW33vieuesbjUtP+6CAeh/OyRVtME/c2g+T7uj92tK1NctqEsaHltyhx9
bl5DndZE09wkbBbzDG3IiARUF9mS/vTZ8ElyONBzVUC1zl1gNKY1XklUvG7nd4vidLOIeNuOpzWK
eTYSAmzkSGPPKb9U6lNg2EYkTXXzp7inmWcQ+C9yF4C5uxH0qnaDbbaWiuQMKolYRk8Fvs7PsAQ8
CVN1nnPiPamcpHWAUthWyvZp6tocuZQoLcAxUlpbY9REMdCxMW5u9dRAyBIov75VRYgKanjT9+y7
ESTrAr7hDvZdw6j6t/6ysubd9OoYAsg1lZebUnC1l7zge7k+JPpXQIKJnfWcjPV0vV9c23C+aHPr
oLE4WOTXA3wV1dbXI9g4QY5jJx2Q7Fo4lbeGnfkVFROsGOgqG9wlSwxxFmjTvsgGlIks1ipXvjLj
1IV/5fIXe31FU1aJUXTpzJwOoniSe12R8UFFtqSeihSiSV311bFhIwE5lxOFyKt+HouIvQIfl5QW
/zsOYf5hmVhgZmvfarqXEX1+BlOWJ693kR+1NXHE3IWmBqaQ/vX+H0X/qWRGRVv9J/pjcLFEfiVh
ajwQavYQzSEOr9o93zRDFE8Kz8tpB1K9QpZa9jCGj8q7ZeQeWe6sGSRBW12mZeWm7hKGKrsYePFF
frR4721vLHoYqdjtJWdKpGCt5p+DIn3zqhu6eM9X0ZHnotzkqxj8VLbvsBcQTAnbTPg/cT884MRd
3IGQYosyBsNvR5gef0zHXSPg5iCVVxbR3STYgerLD+F9SziMScLLF6plkGbkhTSnVlJRXjeMJ0md
SrR3RPwpDRmtqJm/rbr2X75IvDeRgLvfJZerVJLlbPupsLendcvXkDlvEtZwqpMjzI8biUA+RQzp
fyA2nxkIYHx8Yj5N/JE0DqwCqeV79GqJ9oyIcvfAWbExauvGlpkLztrkb2Nf7Qs6NaNKM2LlFpKC
5oZl+nXTM853+MaeSm4Xcq6ud9ZxEJRCmdhGwZlQ2OnD5fJMKChGgkxsWS+Po67B/9cu55SdDNK9
D9cmI5i7krGNv3z6GP1SksrNGT/aGOWFAIc4F3x+tMUSjEkYsDBvWhnLi5Il9vBfJB1I/cpeqz49
R6z/ORYHqXps+IvtjBChbkqI30THjUznpeRXdItzhvc1RcWZkRmEiKVPyuECpTJbllfNeue+S7bo
Xiaxy+qVAIP2H+p0mYzznHjl9mGkAAqGoVihwBVibO1ckTX6/4xtAqvUpBqqEpxCGg/5ITA9EcCZ
xGOizTPGXF1nJ1wUthWtKc6cJKcSjxvTAIoEE2gFawXv9ZZzL4vxAO2JFp9TL5yxRawTy2VlkwJx
nOiDPcEldFNThn8kTS01Usir9lvIdTF7d3YutBtYu8JpnSGpTlzOPh+imAoOsECNBMxk8k1lo4dh
Qy3ycgzoUjjBDRkhYGmUZcrCMq3Ix6BpkVl/VatRCAH7JHDIQsONujAVhjsh3P/QSgyl0XxUqzQk
sQKy2h2lxU4hRgdiCtpho8Sym0j3uQYrgRM5Vgv620jOT2KxTWLgVXFpkU6Cr/bMJQrK16Qggg/F
9MmlWs1IGXIa40bBD5rgUKchVM6prLeWYg6fOEWGzL94RRQkxWEGaCzO3ZWxUZ8PXGM1jj5rBvaR
xkB+zmaiWz5UPonYnKHsV6Tl3+5z+SBMQcoARwH3mU2qkoz0D/mNDQN1Qc3i/BZ9/1B12spYuZpq
5P6R088Qc+SuilZ13cUx5p7n1nxFIQQZ7eOLTiSLmL0iASOoXV2BolQQ3IOAjHMknIgMzPp8MgqB
5rBZFAo/jyvRVXcCaOsVsNEKOmPjOUYH7bwwRjxDAaFFJjAFG53xape7G3NMeAJjj4Akth1mMGJe
eQmXLoEP/eF+p+igPO9tgsRfwV5xs+3ag/wdF5XY+OVXqdgslUo3A9S/jxJN8kHgBX7MwshuR7m+
mvnutM3JN1hhdqzzQ3G8uHbvdpov91HWtZ9u0I/dz01Yzw3Bt65YhhWrb6Dil9TSEGGsI/4RCVN8
B+4/yFB1npU0FChbmxgYpx+1oXtf4eUcygAUlHw5kvxTV+pucOOV4CEm5924PRayAyNiSwwdi0xS
Tufa9Zhkc0La7tbKzDjN1n6nDPkGwLyzVVhxNpBWxqUTPS6HiiPNKhJYphTtFu4HbedoROonqqkf
uKOi1ScGGbEE6NEViUYqMzQxeCHp8fcMqaHnEDure4g1lcSjrY+xc3btxNqyX9zM4wzGLiUBmxRM
AmzuibcPdAqNlqay1T9XI459RUEnZac5sAXJvf22O8joml1HKOC+DllXppSkXaIIaB+z4qy+jwJN
Gl68reoClK9OfaX86kT9XBvGnNV9R3EIgZMtIV/pGLl7+YTRsj6+Zn4F8sMRFQ3SQ5/D3BODI9iL
qnnLjTNl/ACekbnXIfZsPHutD/sCUn3/ex9hILDdx+Oq8GvZjVUTsQlEuFAub1ua0PP2qvJnHkfR
aWeBSBmLhsCeIqjo+huEqdoN7O2qDu+eproi740yY/8hjRG5IjcJDKl6DuymYbea0NuiHhKGK7OW
XTJBUpLPQPt2j/BtqLAC3fH7TcKAM8F3wvh+RJ/Xcerk/1l2EJRSv+87y60B8QOGRS+RiW/IPe7B
PsHkAHnDHWcNF3WWa1+wdsIydboCUOaEIqDjIkDRaCV5/vr14BAJ8KNv1icIsFmS0mxuwO6BerFz
yJWOyaVFev+dcARttn9Xuk0dYwfas06qwdl30OIciueHmNvStHA5uMFa3FPO3vi/FxMKRIIi2MFW
7O9K8rlw1RU8ToKzW4xa38wQtk/G6QyW/XZ50ktJMfNWZYFN7Y2eyONdI+6Rd1S495Bichh+dSwq
UvfNg6RvByPpkzL6HGZZp5orphRQV+gjaEtNxkb8nQlR8sSpym1Q4dZd23wL7PYsMiNEFkY5slcq
mjJCDVHjPhEIgtdS1PbNnG0oh3HV1W+8v1euDpprdf1NXk3cx6cM0a3wr1zroqbpZsv+rJOjOiak
s8QoSbCgMa1ab778unYvSx/+9t0VJyMBgA5/mYuZ+SjTRc3M0NaULCM6y0UN1FD8fhqfK5nNtSqU
iCyNPGbJQiI4JjQd29HKBbqbmNBcQiDk+PmAC1uz14ZLW1s+ap1Sh0XFD9UlbvWwlfvbvyi6tQLR
H5NyI32j9ESHitpSTEYGagPZzjpHVBN82JoFZhZmg7kkawfQ0MAELXtEDPg097PDVIGKR0eqoVjw
KaAHRO55GSXXJRFUGlixXzyOLZe0AzoSOJVhpbHJOBpgNUPaPxKCMRdbt9lrlNeB+DHCoJFz2ru1
9VCBy/r++/TchGET8v/ZI1EypyOHhVtN7GTqlUfCTqNd2BRs0ua+HN1E03ITEdRTLjC6NSu/PQPG
B0boXWMp1JhVw6gM2+to/xYFTKXaR7uYa27yO7nfhUrZNMJyyaPOUa7JcWugLjECDwZqf0+OfcJY
5NCCYx4/+W83zAjLbNviZvK2hrCbcMqUhdDpQI+U8KBBOQcCk3tPUFD8upMMLsKRM6cKO5e0JjwO
bn2fSilyVsxsVG1YeHcw0pXOMnZySfPuOrziW+icXbektnABg9rHZjoRGuQLhirvMLwybBtQKGXg
UFVsJ2+d/4sGCzGlrqj2GeSEXZa+87p3/wIsA0RW/9AGuPJOEwq3icHc7zPYtMFvaExIo2om3yqN
m9aJDHhLcKFVk6qCvcDKCWcyYKrhO/deZ0vay+LfZh/uqUgt0gJ57MXlPDpxxAvifvomKUx3EWK4
/1JtSdvgEihn2hJ52egry9YbRIYuNaniACwIbSvL8b3OfwBtQ73ToPJGucqCUi9+jBzi1SOHegJC
0kNbtW1ucsbBDSV7AMDHipaBTO/xsExjB61llVgl4qfzvO01nFIyTzEzl06P1GymGGYghyu8CCPc
Q1fgfZapf5ywTRA98CB+8JKhOBLIhGhMzPAzu6Lz68zfOncYZaJHYIcgMeCSbRMQLqacjPIRVReW
0EaviNm6BTzVVB3expjVXTPZL1YCWXrglRsodAqPVNSgwUlP0oSM2vVqJGu6aou/OYkWo7dFBpOs
uYkD1kUgQ6wkTdmVG13NKHIHFvb4eH+niW8ejhLDnmeXDCl79c+vqrn1ulWevk4fZr7ABHlX5+Ls
nnAn0oc6O196+0mrFaz4Qf00Uvrv0AYBUEZr2WG9/IarJZOzAC7nTfJuSuPAYFv74SA9ORz9CyUn
bylR5+8d/c7Ezyxk8cIV0ULO0wlDMoMMdjZfxf4ri8MdMGPaN+s2YbAL4Wqm5wD3n5r/P6ZnZt4G
/QpTJv+XUcndnEa+YDHnALCxstO4NQhnFaHN71+4KXKWch5AdwX78qk59AsUwgU9nXA/FS657tCt
XQ4yOKIUUd8VE+Ws8ORyhtv0xto7YmsiDYT5F++juvW/IdyxfFJAqHBd6NnOasgm5/Ba1uwkjPhy
ggtpMLjUOXLnHkTmLL7Uon3oEbSesaXuXngUtJkixBbEWQfoEAOBFtoDnMlJIyMy/C9SxO3b0v4x
b27u9LbDk6oVrhyo9NsuSwWLW+t5oqKI/e4OlglfmKpbKcJ/MxVdT6ZClK6T3lVfo/2Zga99wWVA
p/UXhE8K33tGndZUmYZ4YgukRS/yFctBYn7U6DT9SUfTjbjW9RuVteNusulUQJ2ONIQgeLOYm6kN
8h7MlNHbfqxNpSLQRUtgoOsWvsvCHDNSTkTtfLP2DRVOxKTXK1O5vai3K/9Q9ZI/1WIB1REghXE3
Pii5JZS8maLhMZ4faq1V5+OHSd5W6E98++i2RHFotiqvZ3dYY6CKUvvngwNanrtpjfxEcXKpo0Lb
nub/KANFCgR1l6eZ1KTtV6XKgmV8IpfjnIRWlE+mDPzOI84Ok516p7X13DwgvWaOikENRv79L1JY
TNqHrFIHDyU7/4SJNhAsn/N1irITgmNd3mpqEWEf+45PFeukm1/DA59HCYVMbxk/bkY9AufI8+xJ
wzUGulAvq5buxRp65Vphpb2XSXlU24TeW9KfvUQayRLGbd+BaZjDrmzQexKZfUndTxPpN6NNYKc2
C6HMJTBsW1YOsG/16YwqkZgFDYb/IPJSf8GsV+DjY8JjjGDOHzvedckeCKTdOgCtPmsN79eEwULa
DKiQWxH/QMnuDEUmieygAYWQENzi169g4CEu64fEAeEz2TAbl3sYrJLGHi8D2STwo5fHIUvlaaFj
bp9WLiNcQMaDXaWoLA8P24I9DXFZoHfP2Q9RSTsVbc6luPSKooWMRa9eRawzTlBbLgxIOMyadxkt
78lgEaCOfTIvnrlxfcCCOBA/OaD+/VFxsP9x41HzS8VeT/Ptj3t/QQjlv7mSlQOLkr+VeHpqqDKe
T6p33Rb7Oz6wfwCXy78dxwtAcwP0sqlcdPdJ/u8AzA4XOpSyMb91e2KEsB5516cfXNch1CerGqLG
40a/cqc5B6RO/cr7cpVsN8pvL7vUtt5YUhUu1+Yk1sHfESfPsrpvS2GDmI8ephWrpR89jybYxSl8
XnhCn/ONpWzsMnSx+uA+UYrew53KM0t1DZM8j4vrkywtbcsP43ZRt6LfCoZZ4/EnU2yi5Qwe8Bfg
L5nWc9DaQwLl+CHT6LJOIpSpbmptxxO+OtZjGGjPD8dVGje7PIYKk+PRKQwPpvgXXXjW4pHK0yq8
bj4tn/HIVlsDF9X6rmxbpQuKYGezrwUF0+/JfC8n9frfwM5c0cf1HXOXAVNUGTSBsFlRMvh60Xke
fXnFBWRd1yqtszd/ekM8DnqEkAnCCvN67jrOSWhmps2G1DG8c6oYa9ljAF85IK8EMgHFBdBzPpIe
2qSlmSJXHC23R+U4lwRJZ3M9UZ4AXWVwnL29fKULDip87JMmMgheozHdJM09buN1piRsu7jH7XXq
wlDkRjLk7RQV56ybh2eEtz6Fg1O2+Vuxw+D7N3NVTPB68JwhrrxccxIpLbkqZhjeGl5UGUg6SBPe
zQp8vH404+OH+2p4lgYJhZEq7lnsaAM0gkE+19U0jyLa3RoCDg4J8xPWojFHUQs5yqOv6JF9pA1j
KPJPXd99Hsqp+Y+9L6Pwo3cJT8h+bw9O0Vv6FW1UEgLbxqO8lsxh6QRYBiqazsFKFUsZFht/2VRE
Fqcia9hcc0yFQmynxu6AFVt3YncROqTM+UXq3KaLdFwkKuZUKpvOZjjfRvUJV4gcB7nXdE5FKreX
MGGvKQ0tChqU83WubAdSNjjRObZHVu2WQuYKz3QE9XxOBAzNWOSTzaA/9ojNzpXHjluNJA6zLyZY
meORRxGDsYItDIIkTwe6oPf1sExizw3KfRpFhQgfX4IINKLG15tELYoeYE6vz0TrqA60DB3PU7r7
0DxIMXJTpCi/f3t+r4HfiLJGlScF8SHMOmskRbXg2DkvUjKSzBWdAslrSpaDZ0VbL6VuX81PHOp4
umIO0GgDEgLODdv9SkPNLd+a1Tnj4xGSjfdHrPWb1S8bkKD1goKgg72CTgL00GAcWA9jJBHFjrqJ
ciBf7EfyRDwn1FU8mqSuhjCGb91VH7mZ2gc5egVUhPDu6W3t/UOPhPqmv67I7K6yI8sYY2AiTtpW
J5lNMZznuNCzD1CxSXTsv3jJLKgu4uVSgJw5qYO6FC7zC+fuFcXPomDU+z/+snE2XRrqZ0dPIlYr
nu7Ul8n0bwdeJkfqjOJPkl3FdTXczLsTbmHexDzJrpIivFUbDQsgM/iF9SLGmM1ub0mbOWL35FY3
ovySjarl/H2SWASf99uQ7G3ZZpK/xzAou50LmvMsAGhRxqm3GoYC59m6mQ4/xaVgPn8OrOE5Rzvh
7spyAwcDx21SWKMkXtHnMxH49sr11Npg++OQrajvqVmgiDTzZ83L9v0ydz7tGg5XCfmbVZ7txYaV
msJa1mwBONzvdXoD3xmmcMotrR0Q2xc6/3NFz7sRn0W9Y+s1IbKCr/KEZ4ROCLnYImO3AjPVRhTM
92odqxVG/4LyI9pKZp27/5uK1jaUwDVN+6bxq/7ErmlWw2/8+0SwbvavWMsGM11cPZ3K/+Gd5EPr
rqYciUipK44CAh9KuyWPTk5GQauzeohEqcjc0LfoVxTprlHDR+fJUPOqIMthk1A2mYn1+wSWjy7v
rGsbs7Fj6Ekh4PEs8LLnXNkBb1BSXz6UmhZGXaRVNHjAlihdEpNTexQ9AlKQa5Fx8gihWvYMBkB9
J0Msl5GHSuxbDWabXndeKK2zxXg8eVBQgSHNj0EdnxpsFNjfV6a0i7qgJxdK48BnjWemYsOpb2eV
pBXkul4iEYoAIAcoIHOqYP3jDflws4PnDfNJuYb4GnydVNgZEL/7jz+HfuFHe7plQ5Mg9E7jo05W
ZVN/oU6/FcXpu2BByLVLE+koUeTbShX7UW743eozN/7lxpWO1JzEasONX0IunWiOtzYrfdw2n3j7
cRqa3UaRKpqK+CRx6sKhvXwNaMyKNg4/RUEed/wz+8mCrKp9TMnYiUzCO4Vu1EFfkIAbAd7uyn+r
khh3mYEdwmU533wYhhGRtEZZkNmQwhict+6G8fII3cGF12JIMlx+hZrZTPuswDiKB+toAS/4v+q/
HFxmXS0oC0A6KkEYoF1E4m1/ahQlvkZ8nZ8BAOgowytFQXMbWkRHCWjdIika29ThGQj8c7bqrXVF
kTa9AxfIY2f2N3XBjHnkGU4DEGbqNVBS3VGswyOMpPM9zHYHoxky0cvxLDyLbaA9V933eC3JlJIz
Noon9bkWzbJsw6ec2B7SFbWJkJYYCcMGweQQ5VGCcdqNiFlbmLXT1C8RBXMTZXW/V3r6tRwO0L/B
4G0sMAO7ouL5ZW/A4O2SebvV8lLQxTYbjlTczlunbY7DnO5J/A0jtcAzkgEIksjR/6z/1o1TtUe0
5/iq/FEVrzJuQ7MSmRj2TX7qsnhBbNZdWHgXY8q7Xf8YZdbgGmArBEYDiaV7Kyqt4/N1fuSDBZsV
sYHX3s8ru8/wv7TUAhJwoMmRh46RztvPm58PqiX/YzNVEMxe6F7kBBadsVeJhTf/eqPhiXFABJtQ
LgImRp77/xjoThhjWhDtOuScOQVcR9/NvoGeCVEoBtuPp7odtKmblx178r43Dv47kSSvqx0U3GDH
DgNJSQGULBbH50ucnFuLCtQ+0CTks8nXPOzqXQhkIJrYpmkONrMhJw2wPlMVMMkAQCYDIxZXbz9C
iUDoxM7owyTVroZzAo7ggsnh/rBr/hiOv3WESl9R2PZ4G6T6cQ1bS/yqs6kNjsgCMZ5scfukW9Lv
vOLyIG+4NDdLB5u8Pm8hiv6UmhpRIeMvR3JzHEBTO1My/tyOdB7yXc7YAFRJ1/ZWrDRAACGHNRxr
1zDrdIvUY8ed1AZU9WJGcCYSaU/fluGQKNcLhSpbumEQd6A3CnAd5aS5JQHIaSWnLPbSXr+SNOdN
U6GPTXzkqxZoXFG4qcWRUN/1q6Ezztmye8LEyTUQXMGpLfXgQTFatET2L9vtXZ3P4vyXFiRXTTQU
05ITnQtdAN8G94DFioS8x2XAcz8HrL5pNvc+U9qTf5X9Ieb0gDVReddh9hfwf8wq0nmLnPOLoO76
Ofv3GJqFioOF9H42RL9yVBCyprxu8R43YJgDASjGeiNKI5ppiGeDB3CQFiX+AMxLmG3RX5O3Iu5f
4WKScC0EctIL1TUHMXRrhHAZAO21CxAoJhYQ/ixhpPzqIFXHmMDttyJ7dbnMDXF6hBHv5ZHObwXv
CswprvLJW6htu3lXcklFW0VfxDDjZEXvvLZlLhtvAqxROIHZ5ID7ZXMuVgx/+JH2tt+0xf/4OGUT
YSrPyHnQEV5h7mR3WilqKU7q4WGLB0b9WHqKcQkyOt5SoBVfm+mBULF5OYUanRVCzNabKYtNlKa0
tT9GAvukN6evp6PjjYXmcBU6AI6cvHd/lbvqkNktDu81hrHH/iQm9qyn8V+o0Y6tHNRFTPpOjNNE
OfRlWC+jgCIcYO+Jhxa4ZBEtoUTWFvHvXvBCrBlaeQ1W7b/+61jKxx5IEq4Dfu58vZrgrAvJwVko
sElchGEIWHxbKEhPd3TiVDKhN6R8FV1V2DpAN1un0smQDfWPa2nb3dK8B5sa1CvnkSpz6Rb8aG5u
6PrIGNSUyuUUL/52P81QGHJf7YHmtmvdkSJkaCG1tcXoxsmpqFGEHWVqCESFIkY6w6sHyd8COZ5f
J6K5wq0ZzFQf/czPO7/6Lxeq9dFOhW92i1mW33+Pd+eWo8eFx3JFtPP6Su7GvBU/8z/Eh8SzOc2x
n1eXUwRrWPuck2BrIKkkfWTrrxeW9FioMyNtbt9R3l9UV4Fdmm+/mScNd0Zo/SVmTb+BOZu72zGe
NUh2YGpAEOIbC+JgzdlLd5OMq/HhlrteHpVieWw3dDmFIryMr4W7VCMgk88qHqtNYtqkmX8oh9C7
DLVyAQXb7EKb8zP0la5Umy4M0/pen6ELkPFl8w+MHfa7vSxr8Som98KHt1ZxnQp0fTpqcjYdYKbW
Iqze+k6kzgtW8RlPMxLSTgf0Zb8eYfjDOwTIOuXI+yCBPlrhpS5j5a4a7ktv7krV/O0HJyF+GHCX
f04rM+dwQ1dU+Ypq1d89FEVsLa+8MCpTf6JsoBz5r82ZCx2YswdkmTB2TPA6jM4h3xcXzhLTeJyV
wmbTT9rUYbm/g1HYB53JorpmovigShe6KdEafXmjTBh4BtjWBnL8gfADlLHsqrCMUhD6JgT0WodQ
rjpvbwMjiMuZWeidOk96qLj+gYR2pdBFK1wHY/eguDFq5K6e7rHNOPhVkRwn7qBFwMpztprcuIif
UOVNvlTerF8Rg4N2mH7xxuPmwpG68HO9sw196ksQ0j0QPlapRzywZVEnBVJiPoeGb636nDvhLO8H
ZzdVlfCUIGbJoMEJk+4y6DcFIkUrGL0ZMUG/iJcDc7m/d0eDUai4j5hp9Aq4bQDdtim5nLy7zLI8
HLMLteAMFg9s4gYDK/PlWKx7rmWYOcIGKI5H4w01ONxD/U/BrkLVVvIJsOuI4gw8yttxiqOupBCN
egognQt4KPpHxYzL3MLJdEBWLw3asp7hWse71M8QdBhGqmIGJTYzEyzlfzY2u0XLgin6kWIIXTt2
B1yrlWheBL/fOb9m6+71D6wNdkJrxB0jzUJTS2zFmdbpMeFtq1m6wCxTrGhpJxTA08VYypSmLb4s
UmwrUbp7aY8gLCDm/n1Xa/gonQeLNoTdXj2ba0YvacuThtOPqlU1RvTe77KESyb4ueiiaZ35pfly
AcT2DmIqPq/BHecYsjx18DH9lElQBddduKNv6P5cmP6//EXE3kSdWudBq4nXjTV4RmTIcHH8u2+r
EiX/IDbxZxA7A7bhwwvIh2fCVlmuWIhFbUrthP21KooTM+X3+rZgiwYdyChf3Zk3v0lLaT+8c2UL
yV/NtHHEekSu7gMTURP3oc/Zz/J2mdXD/LHrAVGOj2qkecSdbpmH1Opwhx4Bni8pANOxZL7iaL+j
3c9H9ARGYirTn4FeOpZkdOcGPwSpRym9zK0M1EOVi0ruhbvBhDRedecH5hJlSeKtWBSBvoaeN3Hb
HzzAwwtS0H9qvKVrEIv9MV+k0sxAe77YLJrqlzaKJOHlkdwp5ZswYStBMy2karMRQSH/dm24luT6
5IUg4KdHuDIsbPAN0aCRxFG0FAJi1fVGAfC5t7Tb03O1SG9EiGo5RJkZYlWz6CaEruXK4uXupKNY
VVg1f6twj213Y6ncdqZVDAgLRd3TmugtoM1t+yvdugn/7+d7PxRg9sDldTXXD6DmpUKKk79yqpzI
B11vlD+/+D+ZmLSe5krcgNm2iI6mJm/UBi7vFBoPZNHn33I8k/WmMfrhFxnA6R3WNOiR3ePCsig2
G/KR4Q9EAdsv7IXNEMtRFsWmDMzwR4tErzURj+IAFSI9vG01EeXn3iMCJdwylp2ysU6ssDVUlYmo
j3Ng42x37zEG6t5Bt9M5iRlHP6cRrZf8fU06yIl+I2qldamNvnWZntfEC7q5ZMkTEB1ts8XjdA/s
viV+uWHYMfbftxhZ1JhtLavcb2XJl2AA2nn2We3SNOU7MZ3h1A63ft/g6k2nlfVcGuwndT49RAuZ
o6NiSJ60px0xK/w89gIv8ucE6utvEvisuYgQi4yPtuUDI1b8lSlrK97cowTJ0zO5GURAtMW/Vpnh
8tgeIPhTmzZQY8S9zAfGHH3yITuTyK3FTB9urE1UHCQWi2HY5F6FzKFZUNPQxi2w2Nvn73kDHTIL
vtbC+ZydTCCngqp3aeJ2c05EH+ib1sWkzB5oUV5rpDH85n6qAJE8Sj7mp8+EIh9PLagsbNB3Nieh
qTf2O5X/sLRizpMmrQUlsAYYINYTbQphTxkoXgmxQnCUaM6CQjt+RKBAdiTz/z3GO2ZgSACeNwkK
qS++Hjlte/LYcgXMHYZzTyaPT2R19EeiKZpKJaPEFcUAiroPliLy1GHNcnybldA4K7MjBopuJzol
gT4Q9b0PpNCXfeAllQyqAtyOvYM2OXduku5WkqDJ/Jv67ZsgyGITOE9X3rPyS1V8n6B0TW4aEhnC
/r+Em++4cbmO2BWMMPdcaU9vdj1d43CHxWgaJiRN7ucObXOtZ6X8tcRFNvsRVdgjqZRtcubcYKS2
GgnhQ4wPQsWPDlFFPJsMzRcBKUAmiBpwfUo+TKjnIR+sDubMRSQIYARv7cTRrD/fr3+ONMWW2Ltx
S5gkfnp+f7lUF9YE/D64f5Z1XM2NvV/7NVnSwZ15KznThSwEWyoSKM+wvZFAnOpNsR66i0fIXNeQ
G9HRvA4zSB9EpO9o2U2c1kHY8Jw099Ld0jPfmh9yWkfcWOMav8RHHKwCrC63rGZC5M4y0DlajvP4
d26nh7y+9A23J1n5sF2hz5YY+ywO74XoPzaTdFkTSQVQ5NqMcLE/wxw9eVuDSAstOUp5sGBC4KwM
Vpl9oC2788T/QZ1k9X/YK2TxXv5XPe6ADfzdAF0iao4XCdIgaxAgJnL7+cNBXESKhFFfr1YwTnur
mbiSCuXIKHoKpWHNQR9RuND0HVd0fEUvq5dInxRhh6fnndBsdarOKA+5dlP7Lw8YBRwrRxRHr92r
OKnY49oCwM6KO/iKjgPuy/CaoMBFIHEnXdodN/MgiEGsIvwV3JW3ke9bzq3mnpIqxRJk5lFsrRXl
Ud9TMgoPo64kuKW6TAmg6lopX0HaA3kivq8VAhlhCGmPdEGFfsrMxutL9Jy302YZ1x6Sjs08l6WB
XyXhDzoDByJuyufkl5oIdFKTi9Iu2DgOX16RYjVTw0QMhpibUai6Ofsu3Vs2U7nbIqF7v0HC7b1m
ZYzdGLhMnlI186DnNOHJQhETGNZDXUwGr4ZUWYbewg+Oo5z+DRPKjMnx9pfMFGDZzQ1A8f7N71ul
V2drg+i0qzUUmKa2+2q2xHQNt7GwfLV8Vvq7qblG6xdLnes8FGk5jws9rEfJ6guqMCK9HvgnQxFE
SMsXbq6Fs8Z0Z3F5O/cFhNi1bsdZ3brUP+DbgVFFlIgIXeL+6l3xiq+FMt12IAwPvQ8OiJ9gEGpz
NiwNNpNo8hTQws+4qEMT7bPGdSsCK6dIp2bI6wR+SmgvthSrW2DLqq+WXukcJshKArTsLaUyhZH4
3nt8uF6+np4SUH/cKJYIGbhwjuelZ2sFoH4NebyWTnO8HcXBIOVFfbGA4Hvaz+p10wdXttqmbbJa
C3UtP3X8peHxtVQplLxaFV125y5U1pnGOHLiySZVvpg276TAdvUodnHc3jd0P4Pj6ex0PP49vjZ9
6inaL9FB2ZkBIo7GeDX/ybqiELMYqdN/5/a7NHCOOGVW5G6i/rT2xDB9JLWXsmme7KAfGzcZG5fL
TFjmdBYhoHmdHQUg/mwCdl3kcnd2gQ9UgiOpJSNQM+BrxUfCPKmgfQuQYQix82A7FcjUHWk3mtN1
WQM3+PdgfU7RmZj4i0yJarDP214IZZ2tYNl6S8fxsi5tQVCatbE4JPz2/IC5OVNlExsGzB7Ibpnj
RKd2CgXsZf+BptpHLiZhNhwoYFMi6oyhWWE1V5vcPu7WVMEPe1XieYfXQL2rZ3qCX7Emjq3Js0fY
4R7D40WoS6MMy61fuhSYtqP+PeIgRUG2rl0YIqQDOpb57EKzDI98mPHc9UjMCD2Srrgid0XQV867
Iu//ofyEHnxqcBAtbZlaJNkAm+OGk5qje5orcizVtrkKW0BCUDq0RMQxx5Fio3kmqQcSEAQSZlOQ
Q6R2XNuPyicTGdcAqkfLh0TxH03WQ4sd0dPLVP/UcSPqzbrQaL0Nq2/Yf0QBQ9m6CXSVEoc5BJwU
ffXD2yDhXVe0SepXZuSPhOEn5KdDMEGxq6xRGeBpSZykXEd4wk1DCtb2tfU4hXWZEaSqT7Pg0HR9
VNLY3n0Z+WDkitBzaU6MbCJlq2tzeSbBkPZqiznGFHTvLjHr5lRthOfcwixPCPelDPo84ZHqlX4e
edRejz0D/FcGa0zET2nmQotUXCS0TQRMCrJWsdWdDmpnCssqicAgjy9UemprFMZ3uVWN9wcvjgre
ZwbdGxReYUr+Qe20ehxeXGqvXGziAGIjF0SRgGnJgnKF2zETFCJnd34ytK1lNEvVmml9lvvdeqoe
8JDyQBNktuei3wrMi9l2ovH3QL/C7NaQoiINJvhzWVYbl5iyRF+4HrZSqnrnDs6P1xv5aGPx0xQu
Y8xbPnsRx0HpdmIdHcCq4Vol88ZLynq2krZBl/amHUpQlz9kiCp/2XtqEI5okJyTvoIGIZvWasm6
8llwL1dzrJP1xaPrF63OnjqFyVLa2wEDGfGpHQ3pBIH+G2tGy/NBNIk8qHoHYja9Fatyq2Byh/+H
vxYotvMuBUNyFDQpBtBg/AmHpb1VJRCtJotOeY3tZqLA4KFRj4qcqrvjqwtysvnUX4Q24OWkcWye
G4+pyptyoca+9lXler8ZQrVLHPtWiNhHJr7n13vre2ZM4djPxFhFduyTr1SQIXsWYi2fY4zioqW5
9yB4MJYiNEGV5OCe9B0D+sfCaY2uI51/QzIN99KXXCuRGDnIDBxRVEWyGlKa0rIjoSw2oBXSvD3f
5gHZY2eKbHBbjkHlxr/2o0ec6NwurDftFE48+Y0YssJNl8h5ax23EXg0urX+x08aXEw2ToJf5NlZ
549OX4Wg40SJXNRsL/q+MkQQKKKpeVJnvNjkCimuKFUvusN7yWurtIRwnXb/sI3sclapRBEPisPs
K1UpuJJpvqwMHBJeZYNcXBcECmP4mB2TuEEwKXnJvn+c0D5erPClWr9RAqtU18pIpVmDKKZTvGk6
gjEEo8xM0iIVzBHAMDGjqfRgt9+Oc2pd52tPGdh2G6MbalNsE/iUlCv6ve3SZxwj2B+oK7Ldz12O
g3GDXDSuraacWpNQmZlFHIkA1R9BrLrXHqNdU8p2+M64HsOP1+VfVAUzntYbs4lGDe8eO849I9sV
V40aYWMEV1ZxgIe7B2uWn+EzrA8PlN/GdEy/+Qq/O9oUueIRwloLQByEy7rvFuguxl3pkKPWTqZk
SFKCgqX8j4MKhBHfgxnG6q/YNB9L2OCIPcrXYnQMRWluCC+PcgCNxqy13ItjHOvW5+Ac6pl38SQo
HIHm0ZWzILdskfm4p/L4qGjyaaJRRheNaUIUOahrzGyTvmGnnB8t36/TpKGM7pHv1LNNMsrrJ4Bf
00lXv9CTSpQzsoTJtcIGrE7EuTRuJFPg7ygPcpCs7JN0/eU7+ZoGaNEQZxFCd7w/Gn79g5oE10ur
Fp7eg7Tx+rDLQp7XYvSA5HvTQFvqvjPgjaVcnbYKNyG/gdkcb+aAHnXrWTOxru+lTMasLUWbIqWE
fJggw0JqddWQ+8hMijjDchw45DuoSorkixgTDI87a9vZi8QYi3LR6W/3I3G+4XEPFmiK5m1qpb6I
WL+U+Q/aXF5rTjVY/+9qjVGkl3zLl8CR1iDH6d1JmIHNNYLqd2ru1pbIwNc5Y2W6q/PA0JH/+9nK
54OutEvJ6csMH1Jkw8OZQRhupvcyK19vdemSNhfVIfXaGz2bS0T3zvOc2YQkwF+U2h6jbsaALEOw
elbCw46vHGCCrGil/R5qYYbGO1/UksZJ7E4Ha+Qc7aQ0QM/+4bUI2E4QyRiVboqLCDOJCXynvjcT
6RhiKNqE7vfhVqTNSWQVWU+ZNPJTQIqx7oywvy7saeE8vjGIeEs9FzWtunckElaGH+aAW5/OggXz
jnhoR2rUvrsWpqR0yOIPE4AmxZ+gVK1goRdvGLF5A9gDGRS2wbVhLnNqpz4a77ImRlgoLqp64Xyy
JXqeQAeh+UI1pBmRizQQfNWatnmYnuwDlaxCgL/rNSiSM1warOfctH3HtNxJNjfS0Xa54jfnYJxH
Do9rVraTGEhideUyczvxOx0yhKdqNcINN38diCgI/zwQ8fItxk1nkvUUQMLL+Vut0TX+JO0JEY6G
QBNKIgOalg8qaOq77g4CrL45QpL9RLOELm6tSKjjMWOiJbUNNCebfUS4J9gmKBmgIDc9Fm3/PPnU
sQ/EspkHc2iFrp7yexYoZIrZ6XQ964Yf93ko1uAWKpHAvrSKnQzzK6J5E8TWoLSjoA/X3dI3zRYK
geqPsu7b38Od7LPXPMxZ+JMmhDXeDnWBVJHB89j3KtcLKusxqqrtHTHvF7hi/tap55qNa8CsA8IR
CBb97AV/J105C1WkoufzlRCuy4EHmBxoTlPPTAQxpqSVFQ5P7c9oE1qTyntdDDTJXy4T2IdC63KM
NxV3GIOfOEdWzPhdBPPmXJ/4+tpEWCrpOCJ/30ay8Je1xk/3jwoqG1XKWe+TPUumVWBZExBITsrt
jnbxjeZ5rGL/UEid61YgScYDfnu2893T8bappSykavfoD/EUGCmARBtfP+ElMX5HWPrTi7rBxuZm
sReOANUZn4RkRn4EJiU+Vkr3yxGuSaiUUHe0kK6348x5yG159CwrAOLcgi5a8KvBCPTFHTQOcwUp
e7owtFJQ6/0TLix73hA+OXHl6Qw3Va9mA39Sp2Cx7ZGoKD1l32KLSUyZ2T/LXEno//vqBNOJhtpl
PiGJu32/9Br0wMrNKR9n0mElEIBr5wzhNGJ5KUQ9coMrFJ2bEsrHk4BuPFYHMnLirXXx4WY3/az4
Q5fRS6xuvnwnLAI2a/KF3W+Vv1gmlrSfi0yRmVDjq2H4LuZGGt9pmJmizchkDwGt4zPzoTOogZMX
cv99C38TG+xK68c8h1R2SJUTQSWIVd2alO1S1tKEQpIB8nVKdgWePIPO0N7feOze1ByHaWW4T/to
lPLTWZjjV/n9UQa4DX54SlPYWTkdAvjFyEjTbnPrGbAHP16jhT8bOUulcFMEI3MbcrgzNfLctBow
jrLaPTfKjjOC7NSohgWnRMN0DMOEfPysGdfd1kdbj3gVgN3qf7Lyz0Fg10Y9c94fn46S8Lv4lIP9
r/MDuqyS3yiAaR5730Vs+1II20ChexFgC+TL2CuJrY3BUcpF5HbPOaZdMDvNVNb7EkermnCNKTuB
u+/nzAFOXC5RjgUzcudFfdj1NdePw4JMTmDSznE+YpEMfvGT7B8xn/omHsLdOXPKmp4jA7X83oEn
Z2S+DJ93ljF/X/CC0vlj1rKm5m+zbD/1jfTN5xgdrucsmmeRB9oUxaV9tSriZgI38xYvYUEZBZce
bhah+BRbF+r5Rzdkh7RDySv7l8BQe6VjL3DgWEn5sj2gZe13IBTDe2xc/q7mzl1H8MvFf6prNLXA
B8b9/MoI6hmmVOaHYqQu81iVOjWSvo3Fuac/qrHxe/0KeCLLDM1G53Asd0jXjheIkndcXOQz6KRZ
JjDBsyF9E0TS7CrgPttUGJIyPKrg0jJWj+CBc+4UJQc7SQd/AagpvoHPOA7/Vuo54JyBFVZWiWLA
ZTOgaqg02L9OxLvxCFektIwTvZGSyuMZiaZ9LWM/a8tENqaPQ3fhtiBdPp7P2KR5ZMgD40V4awJx
urLjTxQDv8oOr3+Ug4UfchzUGyoUkNAysGUEQL3Dvd6IapEFmDxzaHyLph1y6yWnFS/VsokP784u
V+FjIWb6IeEymqBOnVM/r9e7GD8DybyH4OnNTMs0mtoYcD/8/AU+jCC3N4c3+LM2TisaMnUbumpR
7jW7OlPvc4u4oYsIy9xGn4rNaxHkL8I1GyC1ZSaGs0IG7TVPKRZnaeqjqRKF7TtN4iL/lXJB7DVu
+BmQP8BUHkm1i35n6+WMmaxPL2zF0VVXgZmXRGdD6QldqySP0muOJDqbQVn/PFPtHVCsQ7OW4Gu+
YM1aA6AxjWgMDbB0SmRAHNbdpQlD0jAVAk02sgWvFeS6FVHSxfIhQRLUvMaD2FU080G4NF1dwtiJ
/X1jUlaSx1OZ1LEKBTBjc1JOsD8PZ/vbPFKDPbrzEqhN0h9NZyetj9xd0K7SizrYuwc3woNH9MNu
2E7zOcCTbS7FCk83pDMN3b0q8C/EJCbgCJ7GR1EDfR7wovvLaiJbtOjOB6RTUvnK1YJTix9qvBXd
u8Uc/l6NfksSafRJnmyFIhNTBmiXR9eFEvqjaRFcbnEOHv9YNPPXIC4lzoPmSikPB8j6UhfQpAzJ
n6L5kkSIu+XKrJ7632Kku+mRJCcvCYcTKzrHN3v4b9v+9qwKZX/E8uzkV+s/VlEDZFyRFM9K6xsI
f4ZIrSuNCZnFat0ShV8P7gq2ZTTysdeikAlSf5v4XjT1+1F9shtdy8vaxS8+fROHn678wzYZE72G
mVZLbeyqf4/ib0lWpIgs5VrzL3+TKPQsg/tToLnT/LqmsrllQkwht6Ab9qDTgxWjiARtUYnijubV
hOpDSUBzzYyJ3YqUSDmIK5tNMNFGzNNWHT3UdtcyWxzLEhvbWAooFD2Vcbwudr2uEN3LMN38TN69
/EopKksA7vQdRuosKqhY2t/DjFXwH0K5Smg1YJJJhvfvM3TTKBOb/aPutu4UVl6ULMCmtCqr6eWo
tRjI7p0Fhl2bfpCEFM/30cm7juWJJNx64wtBJLq1oOfaeGd5y0uj9Jf0FDgrOSPRUIRWimajI166
JWT3OGpSU8TBhehYgIFmkpUML0X22lxvF/qCzgEjU7w2nRe9ZokpCp8fwrtY8Ax2qhcKBsN+3Yqf
Hb59N3hbap3h7y2/81D2DgSWyzah7U25HvN9ExrAAdHLvMy+in4acoJDKKHzc+BVRivNIbJizDuV
LTNs/PkLprxy0I7l0N8IKWIy3LWqdaxbisx+cZthe/dtXCkl36Zo1n+j3e14RyjOyXMBDwp5qwg+
ndTrOKNPHO2dgVgSKD8aEUSWN+RrtBoegP9R0pWqbsZWs1pz5z4BKl35s93RaO7lhzrds8RdwEFm
hDmZ8FaLpc307+D2yd8AyAABc6e1K0wpEkoDfA3R2tpYPzKO/Tl/BENbCvotnGFxLnHQq2pm1mR5
+9F8k/D93V8Ztv9Vt6gZ7tMfvfqk9sCDEBlxrifo0Qd7GS4rILsr+d2C4DT8ONSrPV08HAiAfoC8
kk6Wm1wyLN87fRsJ0V7TCQHBUTGuKHQzrOeeF9sPua05QSDzwNS6HNEurlRQT9LeQ/4GF/ET2V62
i9iD3Qxgi8b+z6irAqIfoVd9Rjl7toDrLVFJ/Hw9zfC+Y0KY5gdpn5ZCQ/lC5cl56vhhn2NCPmRO
He0heygaxTAuIpxh+RCoDK7JbgHre8viVdwTBPNeFNrCmw99OZ9rT0qHJwquavy/PIDWQC7DqE93
JWXCUC2KKXmzGMQmizdjE0FYIIq4xRCai0VQWM5m68fWdoc+8WiMW3CwVBXHquuAiGyxWO+jFXV/
4SW1K6mUuoEtgFs742pOzviYpIqFl7/5KHZQ1ep1qdLvboKgjzCcm8TyJcpMtgEE9v89WfiFr/fP
yv0V3FPKejwrQztNP6JazldlV8uGJY45rBsRkdy51exF2blzfoqcUoavvENAu1K7xxhXcgAqWis9
e+C5jiHvV6Y61BLm33QJoh2J6+tK2KdxLSBbs5JltH/AplyuKR/Zi/5+AStBHiwBaMpA+yniftj3
qDMdyNHXobA4yAFAIWNq1FxI/cddZS2NBPrfaiB7MU88UPrjlhDwVJ5uF3X+NkVH1Pkp3reyhKq+
9h8qpHVZOuSE7UnU7yrWsTOSElVtt5SLlTfaDDoSedoK6AeZv4yazIomw1fFPVABXVpqQN/7Hgbk
2D/qIMIVRHouhn/ug+Uxz0gyg8Fh0OwaZM6gHayVydDvZpCIFT12VTHdtWTC3hTEajRhbhLq09uR
du6Mkltvh26I1Er25tmn5EogbmkXHFOJU0CVyx+JM6yRw8H4Rnjf4lLCGrbqc9lJvqSN5zwPbkeR
LVNr7jilMmhsrHUOw5IgsX7U0nBB6utcyDXp1vnLxC9v801/j9PhVe/xIf5GK7sjEIsHVuwIeBQE
QQX/tpaX1mEt3Pt/RgBTC7J0BrW///2fBF+NUGD59wemgSsYQVVyfQoGlznp4X1vnJjlkiG8xFbA
8zzJLC94XREAj93CFgh8lVRSsF8V7wQMDq6piln7vESmbmmqz4nVuL4tKtWPPatshxLeYqawbvv6
83JCJmgRW6YtO5pZkTeC0/6N1eU5S6nR6ENGSZ+HbV37zTBwmS5lF1SFrtDCDv1ez9Tz0pX603/U
2j+kR4NEn9qvNhEcXl7nKd9LHoA2ljID3hBRaVdqgFzCPB+pQERPuBJfJJ74oqRN9k3aPYujWAMX
Rnw+Ifd1ZllTHBfAnHurikeeuvfU49vi34/BYO1zP9/O45U7ehKZEwK9bJ0GApXgad5vdK3x7I8E
kqdA7KepGvf/20dm0cPJWoAOC+dee06u7vQ7Msoyf7QZUh2gzjGIP6xykVObtqg+eo7fXps0hIBN
18DxG5yAXFrT2oc2aScJTBNc3ISxpyD/SFf5yZFe43VMwK8rOqz7P201EHm0npmukymNGzs89CLx
VwU3e0rFGUt9madSzzmK3vdjEmaRID3+Ubt/96DqX3uYNQy5Vmb9llXhER7lMKkaLKid1dGMMBUA
3XdfEimkpgvlY7ciN7TUz4YDlU+4Uuo5MJxTZk/L4hxjk8HLmCV4oDxEckIJWBOqzG7bhe91jLu8
w/2v1g38Y48mmdRkWgqd3ymCnE4YVV1Pb4ri+If9oaEVbwmyfpAU71ezQyfCHPIR/NveXDwZJmRH
XmuUEzfHAYmVJ5BwQUs5ulhXHZHki9G4K15Ij0GlhiX3tYSTDLNHUixf0OqOvke1X2inzWZuNVll
cmr/9BU5w/UcAgwB0hQ/hIm8K+vTNhxVt1MHsQSVDP6t5XDVkD0M0n2CXfOfazTiEAVKyI0xeE3G
jjXf4timtJBL5ZL6KVbFre78Vuq5gNq6EkX6wed5qn9GIu1iPZaJv5mKgKngpJBoNbi15UXMU4zl
qeksbyx225Rambc6zwgCggEzT1pZDAc831T5tY8Pjn2hoW2NoW7LtCNcd8qzFb/mDog4Rxp3mKN8
2JxXRDopQ0ITLuOkfjsjDkp0RUlJ3tdozPdn27n5d8fkqHAS5bQLnAykYyY/IQkLDDVTXk1cLvTc
TlMg2agn7Yec8HaOjF53e37SPMF5QbpBD4ZYNlxeBR/DX7Ww1PDEEXCYSnlN6jw6qJcUNfWh43J9
5V5AhD/qf3JhTt6wMfSpUlzilwd1DhyLCZnNggjEoSyiaZeVoyn4K/WhvCQp1fXFyHFr0I7snWA2
gK8qTboxNUCiNByqJDrh1Q8dzWcihkj1hLeEmvLf6W+eWCl4r7YbiSb9j2Mzf48ANj6jxcM+gIn+
LBuaAJU9WwlE/i4J2hOR/ml0aJJdsbtRG1NwmpPvXuMmYwzxoPh/TAF4XHuXJ1aMrf3x2kuJgCx2
PIs1y6rCuyd4YvX2yiLy5Sa3K5zl0CK3lBjbsqTiAXJpgPiRq2fgwmuABqCJAPkzYh7CTOTOK0aZ
yTnyxpS1Eu0fKFWMI8B8OzWBjmHWD0x0zJyL8ngV+wGQLOZZs+IyN3MA3gbjeC3VmdTzooIHl1tv
j7r+do08CijXL+h5AR+jYdcOMwQPoorWgRKBtu2HDsIMVlNFVGVwujUrLsXsNyFbgWHZ/pfdkucL
qrebZkmK458vQRpbKhSiB4eCNK+TLnvhf0GXW02ESMglTif1avohSCItp1pWaIPMa5WbwxRIz1KC
Se/tKpG8nv7SejLdYjyxkXSjCsbKL0jk0m/xOExWkcKuHXn7GJo7VsEyOldzt8gSVOlpszetF8Cj
kwWCdLAk5d6arLIkMNot+YGS+2wRBnvaF44bnmf7zYsJDDc7bRDn89u2aHjvorbpC4AgxBSKi/7P
o/o8wcxb5w//MYsz0XamWze8qbMomRm1RQBhYUSgB99LdrC5YKv+vZbWv/7ZHUufSIfCeKw++4Zj
hlTWpzaENrwV7gBdct6eVUI1SexdPM4XH3BHL38Vn5VhYq9JlYM2gEhi7gtcO57txFFUvZ6h7owC
/iUmdiIbhSdMO33+17ZlOsOcwFG8fk75ZxZLG4RPorT7uzSa93JZbiGDuBg5EWhog/0AzC9/3Y8h
fVafjaf4FEqmg3HamlpNfGAn9YvR5VbLC+KXgZdCgqfL/MlAD0ZLoMMoQBowsm1mRNu4RECtwF0M
9SskSHmv0t+F8GkEDZoYkeHGMGjr1FoSKNlB+GD1adfEreB5iqXRI/TAlvoH6huj7o6DR2WVdtxp
GofN6KfSSUOvlof5pIJcwyzdutv3w4dBDImN06gIunHU2Kmcs08SV0c2/XzqtFTRI6f7RwDrppGG
SewFNJBcLjmgupgQnhVmGUXIlFo6Wzpd2mG0scVY1TzD8cKfXlUmwS3i6vHUnL6pfXtIWBz1ZtAy
MEU4by53lOzcLW+Sjr1VHX66mywiAkNYk5sba+9E4jwkrS+prVOUodWhD2pxS/VrPeQEunNblUIj
nZK8USpztMhT8oHYi8+hyoqHFr/5N6YnvamXQ1FbL/ERPSjUlzojrUgX7SfEuwmCGfUobTmAbCED
PY9/f3Y5Ld/6QvPliQdaRn+36hj+1pkljJGWz4LLwp1MxlHDwc7kP7moD+6VvIu34rkV4ziSt+bs
GcK4g/6XGUiYUvtfgScsY9fdfIFZmWkw1uigF2CgfbaZELGFGVlks226q/7i4J+TpmZm2Eslzdxk
Zk7WELnEvhKpRBAUe8yexlcMs3OTmEwcLFs3xyn+ArrzY1p6MZPnCH7uj9BH7UpUTOrjN672dL/w
smC52U27NfFz7zusg+wN5S76UW60KTs3DNaM+sR4sddbGLKFmcFQxi38DWN9PI/0c155dpeSIWOf
Ksgb02k/BdOvKnLyoyy75KzUP0fi6r2air1zLAAWLTpB6/ZJzxwvQN5zNs0AEL9YzPmaHyE4rb5o
No+Sa24IDYdpB16HnDTI3N56AV/S2TPaaJivtooV3yg0l1sYMj7tZ3Aun5RPgdzhgs2qJyZ6SGrK
9WmjESZnEEAZQ4XsKD3RFLyAlrXIQd/vBsBm2QvHpRHjdtlGDUp+DuHIKEg2xocLwGKfHzMLG92K
YCN4Efoe0H3Vvhtxy21hUKwJjpkTprBNyTnXJL9d9urpUCR72IgVzjEqCUmzyrZmeElgYx4kyZw2
WD/6nYL6D7Ipl2RjYTQcaYNMoxaZo1h0TeaawWc51yI3f07aK6qBsxXDariz/NFoFAN3u8Gg83wL
H4ReoWCRPc8Ovb7fhgdQ40y2s3KDlxcVqFY5QfsXkv7dwunDpnn2F1RhIXV8alV4wepzt+nP9Vxm
sxUYnDNGRqArbuLLNUOqyUTvRF4zlXO+SmtBWu3N5q155vqvWUK82AxBWMQV5sMUJ3OQ/yoIkvjA
rTrIB9dk9a/iM1k8sXZcXlZ63NTaIAuvi8KgIVrnxZEKeuYJKExV9sGq5CTFf5ppEKXft6m64F2I
E5R3yL3mPiqIR/reX6ypf/xG5FAokDsQhkhjQsQ+KhXGHZiTTHO98jscCRocpP6LfDq9Z+k5WysJ
0y7l5AVI34gkK14orz+SYiVUd+TPV1gqa73jzngcECrNhB9fqqNSo5YXVhHcRU2/CMFxVT1CYoKf
O18q4G0KPLapYcWGDdQQO8iS7BZp9bIW8c3LuvVYMwMk56sYCwR51ciwsDWKpssY1dbF7VgaSUwH
dPHFzrDk9pYU9NFdW9flbSDbKzGQnt0HyNR7ogTXifzuJIXQjuxe4gr3CWS5Zkl+BWQo0ap3Cojs
37tWudIgkWOF3jRH93I5se221d+njvS1BiALfpd1/RDngEMffekWLVOkwXZhRZnFRoemgmlfp75G
CloHD++Mtb+bCR+dE7n0JLEXOpphwCrOzZBJDGxEsbfGedARSNWOYMXJsvgIJ01XQttDt/gEbnk/
3R3yBEura8mLFSSOfZBPS+40oijoiOvhgfvU+X0eZ9FJZbRj8Oz1/eoPNS6EnKhdTXISYjRwmYzb
c3u9cmO1Flh4PCFXLpRu12DUrWVw/lnN9//3b8ZewK2ADFVNS8+z6MKVRNoSHt3wUUb8s80F++Oi
+8jaAF6fua276/sia8fD0ZxeJuDbcMZk2E2gGk9d+afRNqg94pHg7ZBDqK/DNL2vkIRM8NqvqLsB
b4mnVBWR52ZApzqpGu8g1PsYPZBU1BsYZP2dYtauZzLX5uTGYRE6g8eOlR+IIO+pfWvUE7qmH6Bf
k7G5ttoI6gkO++iFQ/oYxfyzZ5ZbfhpBmjhnDYv3njLp+6DuImFyKSO+JEfalK5CD2ZpdbtmFCnP
CnqoVIccSJ/QU97Jn4okt0qeGUltLSzrBqPBQB+eDeGn49yQoO8MbuZTajTl7jDY3L5ZTXeXrHpy
iiVa6AeKJ6+zgeYDkKhFw1etdEx1p05nLH8vR/oj4xYXOYBgAU2v57SQTHXd+6LWeFU1PeWC/PnI
UcNGi5MK1RXehBDe4R82WbMxm9XhyzQLXipjqXWlNblTq1Ol4ednVdNgPVZuc5Hd8habCjQ3etrX
N/eGF7pRiAy/+zgrCNuJOliCFLAGIp9mnXsXgy1kJZFiu0aY8p0XWlFQDnUreOSSSl/ntWcPTKGA
0KlqgIGEjlQVm56jRW/WG3gF9PvPXkD0h6EL/33liZgtSSNY9Y0szZE+xzQS6dXL1UcfrgwOzps9
esG+Pp4Fj7MNZl5J9jfx15w5zlbNCUeiQvNfOB+EhiuYRQRt28W0lLAr0xpjLklXFGa7oEMNU+Wd
OS5AwOqKfy78GDVRRtBKQ9AaH3GjZynfa0jFpPWzCL/j70Idzn3ooMOlh0w955mflhcE8cKL70MF
ui7jZZUZiTl2oUhutmTnETKtlwyo82WgXVqs5VAYS0onSCNBpQ01xPi9IQRnGgy0jgSQccmRvnbG
R63swBb+0gPcGT6uhp4z4xN/gDSN0E04DkNOxI2CySs9pIBjgNkARb/s6tN0zuTzTReQkbkDW9Qm
Pef7jUxtFfjlEj6Is1caS7sOMIaoBeqPOp1gMCggWwADsNPV/tY/JtWP48six1kjjOhdeLtcDUDn
Qz70lVql79pFOwLC2yuJ/O3WpN2D7dQWczVOISEgBU1DwZEAeVm7iMfHJ/7F861tdvlRvRGkwoCX
2Pipzl5MrbBSG2Vly0WUTTfXMMXB/BvK890CG0zaj3wyaICKTz0s2J61Tg2g3Beh7bX+I4gO7Fwo
hBhbkLlYcTB+0omsp5ElCg4JECQR9tFE35JLZ2Enlawsge2gC0MQB7z6DyeYoTeE1ElmCKew3gIE
+pG5WJz5f151X2ewN1yvwwYF2bBOyxTcgpKW4/ZCWVL167TuBgdexhkuEXy+Zau2B/d+/aqQxSPd
dvlC0pOFlj/nMT7K2C39U4YSzcCj5NOyhIu8L/ifeho2gTa4PNC+AxewQJQWbknzBp0BA916bX86
WrMZcfYqd+PjwxAm0DVaghyLtppFEfH7EuphdHaR21VtW33HlvR1yANR5iK4FkvByCs2samjJzVC
nTW/oLQnnODPr/FR+sYkI/Y+YwHUicf8UbZGLkP5BiABPUz32pj2YrCEOnJRB8IpdzPAHCfLwySI
wd4YUVyMRSuM2GI0opP6hK5iic/iqoyKH1GgYJhIeawrXH/STxn91e7adj5xRA7S14woaVhQH+Yc
KKpY/yy+NyN6lJgws71KbaAY4c1xly2AGxmfRRy7vygpkd2judR6mwa7ksZn2eEu+VNFUB5/LxOZ
xahIdLL8wUTjkiYksdf4xZ3sTLUFpVRbABtZsU+1cku9VSZfCXtjTGAWgP2NTE9Y/f4jFop1+Y5k
aRv24y1Gj7xXKBMHfGKXRusdeawncsrb4y23+oG4DNw1FmPH1HTLkNZPwv+sZym69aXSynrofLEm
vgdNtVNd6JsnQaNtkLso9lR9zIBgwTtlPLOONutRPGNM8Zxshb+nsONqshyCMwNpKJIQzKqEnQ1l
Mgvc/W91ONISEsEOCJiJ9UnAGwdyKrm9xO6V9u5iegEaa/4NLVMt57jFEwbnsK0WJxcSm47qMspD
qWirp7iIzUVj+oRNGxhBZLTGke7Gzv+Iix1OQYoTl5ogBq4UbQsWqdrPYSsibD4o0WtOeAaF/zYW
z+Xmee3BmLkJArBXnnKX9NXDkvAVxzTbfqkiNUD7mSAxAQNxm1hwiJ70HOivCDLXlQsab2RDtKTH
1MLIB700AykZm7/hEEDQS58W3XLvmHDJ592MoTDHEm8MyyIx7A7Nm3yTxLlTePlaXbFiFs8nEoIm
1JTfXKdp8Lg4oY0AC/sGwCUa7OGGUWeUgEwNQN/khGHTjFaVwtbMKFGeuw3GNTPPGOyS3VlKyG5w
lNYHDNi3+dY2uiaKZJ5C3jUZhGGL9iH/sMVVS7Dn11dBqb+dkqNXwLQMm4DSPKa/PoKjL/qntkpi
q6OsNP4noLF/ibqVB6wBM8RtCDJWTAj7sAY7MBQxtO0gsqNRhXRaI3EDjJTpW7HkdWaIgn/zMwta
zYqb/C9uetZMZ0qEFTa8Xst/IRFI5ue7Oo5LOAyfYtLUH9WwPBpyOYPFFbwRlRIohfU88kJDzLT+
SdOpYrCIOkW9Pmz9/YMH5h/B/vuSeLNIe10F73RlJMcCZ7EHroJfzXxDK+UPb5zskK9AQ03kaepd
8FgwhwmlP/2XyF1cD5u9s+D636D3YdlRKDverP4LJWeBjkzhVcTo8VmdfueAPKVylgc+f7k/jfL6
XieUMqFBisi7Cz+UpfPUWBRTTSBTCwIEoyDzQWqjavIcKsXvfXMrxB0XJs8kPf5kEsewzh5vvTRH
ea33rc8WboaFZjBp5PpM24YsyxLZDQ65dHnKSlr4aTeJ2rz/3Z6490qXtmZ/R246+KN7xQD4Jwsc
ico4nvCFBMeLLsmLGHRScaxW418m/seTj4BkvNAJX+BNkthg8PV9YQWIheScw266BA+oWV3QqzYh
HRyxumOfqPzAfMjI2xznD+0E2SHvXHn1AVyQ4mEOTcGT5/TNoWFPE1iiyHsEOZ/NmTxVILYSrZsp
iNhkIEFyLpo+M7amaSL90HwuOEjESduZO7hhM2kRJEINOukDA69kkRrtd1aIyDWK4rfgfOS3uTSg
zxwCq+c7uQPsBk297rTrhsYfkEzVhtN2zybCNNHqMQaspuPnP3hN8V6R3t2QHstItM1qSCGRGNCU
FoywayAg7VIfGkcrU00zqCt0Sm7SCT82XgGFfsrr6Vu++tzRVpcdjZ1s+CvX/lsXLoZqji0oWXk9
yI+ID2PEZ8RclOAmJH4651Qu78w4O3vlXyEuErIyGA9NwkGDTY9IuyeYl5BC9eKt5fEXag21RTgQ
5gLG6GuVixJYG/zxMGVsvZJ5m2BAX9mQ7j8ybMwp64CPmp1tiFJQcKsRAFIYTQb5TMHqvt/XAcUQ
FIlxIBCu1WW3AXsqq0h6XO+VSCxVeoCJEBFW4rRUn/G+9RWHixbaHGf4/ndfv1oUft+9YP5YvycP
fNx2zFdpIFtg1GuC1rbegCxkX/gm12gVrFIDgQS6UYZLSqKtgUaaXKtjK4Kzaijf1ATlBtaDUxer
uz5TH8O0M1Fylag8FOpsbjvNmKvoTMkFNZTecbpRGaBn/W5UNrN5YvFZjoap2mnqoMNVCD/BpLM1
gYNOeNgliqNf2xZ0HB4wBUOxqfmOEpbEdZUd3SjDmy6M78KilpsSXVDzskKnC/shJWIELijbfe16
VRNmUIEE9EGyHDbJ7xsUwLpE6gQveaZi7H9NDkrwmo8Kf6QSkAylYysp/xqKwR3EuI3YWpgsLnrL
bJNCUGDhRjDD9ZDD7pSzOuIvbG31PoUkEKZjf6EC8cB69u2iuPU+OkiNAcoJ/zy3XynUq2I2z4Gy
CWWPnd5GXUalEG/m434NZkBOI9wUrfZzwD9eZMtjEzCwOuYxK7Ubt9FzL0uxO78/gyl2d6mce9wF
yimS0VAubuKbOt1u3tV/w3T1F4Z9CfXoPQwvjoswBXZEAcTdwWrXXICZceXVW5EluKfm2oLIKVzL
AFCQGIVGLLXKKxOL9GWBg25gIbUYf5j1dQHPSU9GMCHiakuBLq0BA19Z9PvaTSzzK07FMGA5lFsN
0fbdTfUh8BE4XhXK4FlI8HZeNt35Ixn61zd08obo1yFt9gEfH8swllSBJFBM3VOmQQWY6r+OABza
okucnoZWw6si01eA2N23W0KWlBCwsgVt0bYrQquvGFUpLRvOtwlexWFuMlQPV9HEvA5e0CngfwxU
3VnzckNFNc1fhO+XaYzPVVEfOaKboi/au0eRtbnVCOcRq/t/8lZPsFFBfWoK92H6ErwcOvZ27XgG
Re9LmainQqxlIcs+c5xvMIak/Yv7bms6sWvRTmaoQ0NXLV/ledzEy4UKB6vvy5EC4pHHTHwzMMrR
gINFZ+IPOhwWddBiYDG55FYiI4BSPhY+u/s+uLlRwJbTe1OATzNnJvB3kMR8wko8aZNnazjEzsPO
H7oOKoU9sZaQzSUWWW9yAgP5RinrAY2EYXgAIbtrz5KSp9HjxnQ57lLtLI1QzTHYXXMRkr7Lr7DK
perew1Qj8WsBwPYd+xBa0j+yRjxXy3Z8RJXp+8A+Dsfayqaq32o7okOIE9d7xebi/6uaem+EN9DX
SeVSIlnx0OrCWxqoRms+2ALMqV9qj0WDrL8RAMA1tTZA4iRgno9mCJLDo2fX4jAfLCtYK/0eKJgv
A1/ehS1Wz1XuQMeQk0yLqFjo+ctLV4UwpmJL9TaePjuLVOOh5pOO1TbpaWh89e6u/iUjH6sk4Tvq
iNR02N10dpiX2FrdOOFHh1O2lzyHcGaAFS8SQzn96v0J3wlPfVYaORqNUGKTt5JdM02GanEbez07
6v0H8uNPAwpSkgzJ72B7nlgxuHD51R2S5oDheWK57ONOtpEzJoNCKJaYj+oYBuhXGHYoHrC6EzS1
bDXlqjscrLEpmxWljGUo7MRznP1P6i4jyl++KKJuLRsQSCVYOU8az94D9ENEVVPclCfNAxpOiIYp
8ggIUy/UWe2U95+OmM9yaC7wWBZzBjbDR1Y1zivFCnM62ob3o0jrILYn6LbFPqxKGek+FnAm9acj
sAPR+5lgHHPBtgM9tw3wfzgC+qhdGy8UMutsXFu+gEh59LPtgHDq2Dy2rR5YHQy/uUsI4JFqe4sI
IWTuK8Thp4+em6alLkgDixLOuiWEJxfSf6NDxakGR7KexrUCapBztyLBpl0vs1oe+GdM9tWjJ1VL
yGkEz3kLA7OgoJIQ9bSVbsVxykwARZQki7PD1/vltdC+qXUt23vWr1hyO3s124anosSSEvE5NHHa
BU9ek3QxIlacip/47ByPqAjPaTJSvRl21U3C5fXQ95cyouiAgid6J8EJ9RHZtbD+b4i69MDsJ1Q4
r5qiXzuSwBGqopV7kRT0dblt5ZLx8F/NbHE3WlX0TnmEr7+cbeZQOBrAYhJ4aV216X/CHjRrB3Qj
5SyWFzXyW4pcM0ijaMdpsXaGoxFdJ/HzOu7Qi/DAUjdl2ysxMHPN/S/P8PTf6JV5gzqlRIm0EZ8v
iPsNRQaMgZsEZqwzWf44JWdY8MZtTx00cuHjWeAMc/E1rDOkvLBUn0HihfkOm/D1S7CS0WhRGktU
gE8ZsEd1wvYHOc9oETV9HMipTHHjJHI4w1FOwJtA3xzxziiY3a1vNa9o86LaEPY7kxeHoCTiq+UN
SCRupqcb9xYF13sjTaYsStOpBCVRCO/YYrvtv4Q/8UUjGlsnUSSbRCEkgTtjnSXSF2hP2IkyT36c
JvjmncIsestbWGVU/hk7N3f+uL3wGZtePnPRu54mU+13sPfB31RN9QJFiWq0FH2PZ+b2v10wq8z4
ak5XRlgtC/BhMr94RVlpLGfAWunxLr87yslInZRy0XM7iv+yaJtAt5+o1QzLW58LZBSX3fawNVCG
KYUMQX5YeIbdlojta0f1FJld5yx54GGJGaSRfognGOCzCtqqoW39FjaZc35DR8yxFJNcsN3aOLeJ
cK5vBroPrKe+HZagj54PyeCyeH3S+rCe46EYrXKIZQ0zUUnaDrF4NkFvmY3BedNaN8MvJohYhuxS
CurJBkmx5qH1ZGr3JckFY0ZxFvv1sG2cFqTd2JgRx/TD1cOtLNkVM7aQL6B8jQaeb7HU2dnDQU4j
NHDYYREZh6pxxY9b+2bGi10QZ+iSOuKPkkXHM+vp7BbBhUCdjB3F6Da35RtVCSRE8sQbid880Y6h
G4t04K4uScKxB7l2rVj8/BRXLIMcHDOY2D7IU2R3XNDzLDHvxaeM74Dt+WaZ1HIQedJx5JMorI9I
xBd/2k3AIzbPQYp18nNCclhIrnbGMlx8Ej/+AHnS3J7zfR6iphGdyIHoZkBLTPCRn9e4ZZtTurPP
8lKpNWMd4J4pl6AqNCt0yqCM9vv1Ywb78oKslIWBQdmNHGXzK9YLyvDiUbHMbRwHvE+TmkA8xMkb
qlTyqBDMtzd4i55GAedVtNl+jagzSgrTFjctZBbDcqCowXyHqo8uFKk74pcVy4dDqSS8mQ0RtzAU
4lOmCsZor7isWfWv8cdLpAGdQUdKy9HdzEHvuw7WMkyFa1GqbUV2uHVrJq5Ka66KL/hCZmyvqFwg
VGGdmAL/j7HQYb4iMiq2e65eq/IH1K3v6EReCDIPgKpTsXMLGQN2OKiSz6ndCc7Ik/L5IGE2VM5e
Q5/ke6ExoVkj4W/93c2xRWXdS7tER7YFR2XHjv6FyumPLt+K/m16pFrCtLyMJ5iqMQ2Qz9LJgI1w
yWD4LJVBp/AEHqbydw+Ewmo1MTsSKPAXUfKiX6pxHxNvkykK5pUer2Od+kB3ue23pDksUEsY51Fi
Aw1hDOYg3g58YWbGSIWb6TaIJw8FLsaF/h48+6etF/Bq//VpDylJnRsAZHXEGSx6T5UiAY7eCP2Q
26geg7F05KgXYjnor9BQnifEuKjn+nYhQp2p0s/HIT84oTU6CAwjwHevF/ecWiXjodyBcdO2k25+
7CX5U6TFN3XyC29jMU45Njcl1pk3G6Id49oi30Byp/650n7rCLcFKEmlk724oQfrWorWc35+RcgO
zb68NmCChPXnuaGcmPUpVbYhhy/0AN+qFcmm2y3/XHUXFmIY/6H9Lqm/5FxsAXXyLFzTsHA0bnh6
4QZVmGxv2H9ioPe8q12zWw9NdVxLmrl0AsinKscSdyY+sBMuJlpbKufi/U+MnKYIJFtzO3ewNp/D
IgHMgCiD863g/2k8IPePbzwmQDZKzBTsAlgN8pkdCeUCPqSVK06CREJ9Xrabk7OU4t2qwNGfNfYt
rPUguoszz3gfxNI0sJD4FLaADPM3grLzRPNL3Za1kxKTyDDiYMGwTJ7a0No0BMRhWNR3zRlHQ4MA
YIw3opGwwux09LFKFj0fR7tCKhMUQX6C8Nikn/RH8rESPYNs3rgHCTfLdjwReX015P0guttM5sNn
TMxhEukMQtM2iAvmTCCWhU+uYeQqXcl3vJlC4Z6Glp1VqQT41ejt5w6qEKWVEsvnI+5yWAyTdBCs
18XO+ACUsOuxaKdSilv8q9kUNcedvwIL+/UAbkkvdua5PTXNegwAsRjIIXXN7uf3Q0+HVQMe78Ga
n2WnWiYiWIP7TvsPxpC3r++G4HALhFueDyGJ/o3InDJ3dRNgF3JPU3dFLMbtYZXOJTIYP54hXzOG
5HM09EcqhyWYJVVQ9fHFD0DSTWW6UWGvdyNBBBJ723BJxomqo+vbnBMXG1xlfWs7UeRWTXGNWfnc
Kfu0/Q+JSHH0NFpe8u8R5cZxyEwazyCfcivd/mWgH6+Gh4IJWzWd3dxFn8UhiDGjjghQSvYeQmla
3eq7xfJ9k3rZyG2ICi9ZcPpyjllP4WSHw1xjtZysk0WfF0Y1mwLEhdkUXeGlqFeWxg9HqG+dvX8A
9pV8w66PBWlFGKG2+3TmvgOeMCwR1tk9ampuofUwh7HbnFyHG62dgbYfIAPQSWqrWpjbhhHm1Wkr
93sprib1yg4okS30UnbqmBpRU58fIX8xS4/ymFCccZz2ftA6BInIopNjGHuw7Q+NFbONwsQkVqvB
RwvpUe1DRd3m7rQ8FXPIyjVTkxYYFSriq+WJfacKq7/1ZKnhIpMdcJ8aGnKnSshdHOEUg3/9Nex1
7RKaS0MQc3Eb9B8xxPMABXBrQ1eWfmFMhz/Lr/N4en5fLODypEWz77AcRHEl6Z0+BVxGqEHqJwJ1
jpNu3OYF0etKvBpq7llRwzhTB3daRMStNcHzl3R9nNCaNPQ4aQI9USbeHAwkj5OTbztDhEDmIJJO
jm7lfHUrOvgf7uXmnbqzHxCykCcWVrgiJ9F2rX3+hulTV3krnl2cVFdlGysrIl8Js5shwGqivCWi
OZ5vG3dn49RecIUqtCnG0Fqg/tL8B2/xqJYIOBrs24VFh2fEYBmhfPu2WSy281rhzeyrqdSMXHDY
FXrXhrs4QY5oj0WeHdNkRfYlgwTvVALoXGNn2e1eeqSdOm1STgf3NrQBKtuT74IvmAeHTvjhvEsn
P8G2e6I2xfj82BG5c9UGjQZRidiEQ3aXde7AO4c6jvqJ7Tnx7pI8JAuVusA23PjKFSF7eRVe28qL
t0yw4BWucRcx1uRyPZuPjkYns70Dw7KUaZP9GpB27oRSIEzlBeIWUiQZepTQKLhZ1yF3bDxzjnYC
OnWUyqmFs9ZUl0i1Za8eR0Gyp2mbg563kPdXV+KTI8p1ZzPKXCkahnCBTnRjGPlBEzfoPXeh7mWu
abVHShQU8pkFjCRlrJv8W5ImMD9TsxY7KdPnC6skSxNR1g8uel4dpnrWvartwvDJO+OFsM8Dz5k6
gwPct7FJrheQMZYm64MZbEenjT+5rA3PPsMV6LUb1uq8dJl5xnSIhrk24OvinazkYLz+leR1OMkT
TvEEACZSJ3TKbSV3xzH+LAvM0q5w5MXKDbELhvEsYcCG/5qI0vf7zSfBWGpK8MwNDpnP6yGTeZIk
5MMUGGfYrpU6qYMaquX3pNN5zIYq1hxoDo0KWBWfzLOo/A+sluQxm2S7RXjXw4kEpJ9yz2PSDfcT
4BYYB7/Kt0z0X7Ah3QTXY1fGOla98gJGt2iBiZ4+8vW+6UlmULceh5TRO5QtH2Jsb3TTIRrFpSPV
ppAS23YkRHOFsBuVbe3+FGNrnZqshV4VlXqemafbQwwcMz6a4jecTln6jdrRoHTIMP5oKhXWUU0l
gCXuYWeqwDbdRWxW8XwzgoRVx/VVSSW0vu60iMEkNYRQXMeAHW2fgmnNizGL2rTuVYOkRqjqygcE
Vp7KkIVMnqOkZ08sPGaiZRrCE/Hc40XL+hshHQelhQ57++9fAoXwxRzQTYdjnSwI4bB0x+iZopur
aJDJ8fdh/kNbngnD5T1la49J3rQf7TKXk/ToYbvrsQZOPARdV7owcuBjt4uL2GytSZspmz0Uq/aj
wxSKtd8QZXq7/YBn50AKMhB0VnYXBXHtODUS3lzrqrsPd977AZ0L6ahF6plY5/kJ7rxmFaY12oYq
zYZk5t17RXW12s5KDvsbIvfGiczUC8ee35bnPNKMmVMwa1fLvp02pba2G8Hn9EfYCEBa7kKdSNSv
asWQoRj1hQNTNnK4Jk6jzQkmE+zWNK2wcjF4BQmmx9rbDtqZP1KHcqb5Ki5qPCQqOPd66p+ttK1L
bFDE3ZrrwjP7txiUmQfPULnKmjN5zMpuMbbhf37SVj9G0r4jbTgaa7khKZWE9FrqB9sUyqjGKFt6
jCzN+jLkkL+6EQpvmop1JzyNY5ZL5nN/geQjZc5FR9uKD96H3MF+aGOsEwYaX5jUmiYKz6VtYqeV
jx4ZsODwXSohyrO3ZCQuMX8ZIofp93MZoD0oeewJWRVvpg9W/wCvxf8xwWR4SG4snm7sLHfAM4Xs
+2WuVULMIAUIe+udMcJYpnZdVgYVxcVEL5XdjpCGUzP7FUgJ3U/x040+Vp50flkFsNqFlZKwWB2M
StTHA/UhdV9hy0tA+0tG3XLzWd2IL+Q6SfjlHxbrR+v6nSVIq9QWWXva4X0ua7zaVsR2Hm36ZkJ2
5zUDxK2XvR9FzqfguPRtTQd3+sIiBNdVWhXPkEgqUTVO7O8w91S/+E0x+DhhZZLT72Rpm8gm+rKF
ZiqgQjOljwjVFE7DpmqPHWPpRi3gnmMi/0iC8sn6B4jHBrDbkFseJznRUHJCmIqYPOO0mWjrqj4B
VB25WXAd6t7xQ/Y+ef/JiPMdBoePzj7NX6O+/GaJO+scwFZ5ie32MwZpNeIN9rNjFnDwk2Qb0YBc
J68nuP3/IWn2n5hCxHxgP8JP2Y+SkSbd80FXzjsO0bGaY5HdWlkQni+rRMNSuJWnpDlCobsPK1QJ
VYQ4H9B9EhUIiaf0OEpz7lqdtRTLDLu6e0bcFql5GCJ7Ofbs2M4NraSJk5ykhgOtcCHiybhcb7YU
8ymf4oSyk2BnRlM35wsTDxcLf+hrrSigbOvp8g1WR+6sYNQqV4BO71tDgY8nOlFHIKFb1XmS8oy7
/zDh32RUMHv7v0Q6X+nkhiqsosvX2pyDPsf3EFs2uieDTDC6OT4naBHkJtPfw/rFwvDF6Ic7b3NF
TI90IftlaOBjEHeFS1Zp3Vta6TFmpa6HH6hJa9rLs41ZQoBqVGT9Ipz15kurT3aSq4FELnzpioG2
OW9GdC/HkL9mK3DNOgSf+pCmZTng/oV50yEMYjPEN/ftwlKMwB7huPfwFpY2xK7XV76YJTIOhuH7
iRGv2G8qlcu8sopXD4YEWCe9hXvsvpFQbxHP+K9AT3j2FLo1exqevon2m/zo/FlByjhUK89nIkU2
E+/GoDLi26Xa+xFvYdn6EJ8VfpfmvD2j94X5ioMv2jlPpp9lu/JvqhwBordzDjQqwfC63aeE/Vzo
cF4BymMeRuP+mh/DGpVUUWw338jfIXjatRem+BpQW7mButrFK0+Y/Ngmplo7cuitA3PcQx9Rfy56
sKj3Z7mOH+1yUEtzyQw3p7rmYk9k/EYApw4v/HYfPDWPRxubSgrGyB6V99bZEsGZtDt0Uw/XseT4
jQx3Dmr7LyDb9aaOjMt25F/lP97PFHbkFhzC6N9pjLS23Ijxe8uCm4bw/+PveMDBabnMylCCOWtx
T+l8yzP/SqahuCOjlx8MBX/l+37RRN/igJscNnFUm1Tpv3n/xeepUWql7l9ezawSiWleMD4Vj8Ks
Ma199LLsQMIsYHcvtuwTv6MhNzfXwNJrZ6n3fKy73ToUtDQRemwG0r438wGI+wc9jIs/ZZ/RDeor
MsiyfWTExkAZPEQeYq4/JRjL8Ijk+AygMZ6rOtQ9GnOv9f2WRsNuD1av1o972ZYwfnsNyrIANU3E
SPFLB/vDVFinW/BO+1Dw02b0DCjvb2TPr3MGXtqSNkf+kTdmIcSZf2+qQJqthhb6MmVOdIO4OXCr
F3RXbB+07L58PR3OSl4krhCClTksz8DKyiEfwStHaS2Um8lAfvf6mxIKU2AyMMOwJcktbW2WOzqh
SlxrZeqXhsO+6WJzqrQ+UvJu3LBsUmn1diLU27ZeyQARaAIe8A1Ggu9d2DKoX2CbHsx9MmO3deC6
rLc+7vvCTB9uJqyBi+sYPuP0IZeaZS7wA/IsVgB5SkEM5rPWVA6XNpvldyz4p10NhXqdnLwcOhe4
mXM81aQSHoUec9xN24ojoDC0NkiAixPvbnPSNYB7KSktOaOrWowinGeL2libYM3pmjTEPXZq1jBe
3VMF+LwWRvKTF/YIMTDXVzUmPX2RhJ7t6EYVWy6nv2TGbTrh8jXBPMTCrWBD65Zq2rqM550Q+3k1
huaYAT8T9rim8r6QMXMHG2MoLi8PgKTYrvGHXEfoazHTQb04GFoNSf3ht3xvgdE1hOJauQSusGdr
IuGGn6ruNd6utPStNSytzkjfPwK1xkK4Fm1ZPGMPMKCge8HjVCude+fEboNXr7t4kZPycEEFB/7c
4QSvz+eGZ47CFh5muxa4OyBQ6PYiGNIC4bPjqzUF2uzmRGkRWcqLnEK1kJqZzLU+wL5a5L8s6AAH
9cZumF6vlNRJOxhp9XvNyPRlG5rB+fDFIiZqurVLtF+B21A8S0tWpgLJSN2ktzb3e54PGi12IYqk
KSHZyRLV7Qon+GfQ4Bzsz5FG9dxYrHOZK/+XJUNJ3ps7nvXaEPNu449SdGOMIDveaN5DGlegQ/vD
GYjYO1X5vEaZpj1nRiBZbYNZjl/zkcg/jM03rfdYDGpC5RzGLMRho/3Il5L19xmvc7iRTR9uotEq
3wCs4RmVIwZunG7yH05SvZZCtL0WKbozLgaLnMA4AvukyHPcyiFcKkNO4lack+nsjK7amHv9Shoa
/oXHORdgLnUrfJPISS8nxs51IIWdnZZ8HeQTJhJQRSuo+a9ufasakvzPnuqIA0/F1HLsBVwc9Tao
8e7eh6vDzZxzBXEzvpRxtLETfzW7bYQ0VVyV2ra1QH6KSCU8IJ38HHS1g0aFxGq7Z0+kCsYOa4nG
y3Bz4gnFx/YH01/7Mf1Ttu6+Gr+R2guMie1QpJpyGoCm+hQUWf/gdfa3gqa12Xz5MwQ4AW99Ilu7
z7G39XlWx293Z7I+1ZvJOJCv43vjB+Pfz6QJFvfC18JufvfG6xPAAHLfBPSjrBb6CNHUFyENLTUG
XCyNlPs7hE7apcKpLkOYu4iePRIM6iVW+jfP51063ij1KRhb10IhzeV0x47YxYKVZ1NNLMQ3YYiB
F/CcNlL7SeBbgpwDi5KE1+ZDIun1OOqa47FJmOn1OW9eHs9eo7rz/L39WwIQlnLxcCt/LAlHiU6I
TH4jil6BUMU1HID0mjGF2TEWqCTKW8UDCgQDAddkzaXYWNYcDnj6nQXqpK1veWqURB0HhlDK5AI5
1fBfEGgASD6EWFXRDkYB6wW/ddAjGdsdsgoHfuXC/To769VDYjy2gLYFncdfEN6+CoMDK44657Sj
0V5sasVEf0zm3RC/bRtO6bNegusvTCxvAjkTyma0eQp+Zr+odvemBZ9gK+zBp6o9POdGxepNnuoj
gTa7PZ/xUiQlBJluR0PT3P0Li+Y92R4empo2mf1LCV98OlIXJ01qOwFiWHnBawAe2KBmljmiKTM4
tGOAJq8m1Nz44scmvzCpIrAqw5S8zoZ8GZAIRQX5fT4Nuc/WOH+NtiGxpHGms7e+Yt0JPhgCDhtC
ni7ZUvphh22DhXbImIS3XMFeK2hu2Oe638Hj2xg1+X+PxKWb8t5lJBHjGx8jzPJKg+PMVsXtC1V5
Qott/6AlrzAx8G+TIf7X+aSCac7YSfzAZpCNAOyk1mzZijp6sEpkTfMUBkpFFCbDr6YzNPCedyFG
LvAHLU5kHpCDfu9oatQySrZ2S60OsWyzKixy3VVeNrUm3VWA5CZyCgfmMCyrEdzELQflMY/p8ph0
ehPUoHvoStnXx+uyuwXRh4u6LEBtQc1YyjoBybGM/6NtX/x3vVttkiWChG6zKs272niearP0WbCT
BfLj5CwPxgN9wfpe60S13X99rTLboTmZH45ILYX6B7Jp95/wJyaAtI9Ar4lKgfWD0dA9ggtYmkEX
auXEhthf95C8pGvlYj7Iygfpi9V54Mb1NSxuWf3o/79MCEBL5eNOkq+AW2mUiekm6di3BiEsjYBj
baHWWQ2pps+VgO2HMY3BOc/wj/hT8EK+3of28vdeVkyRUUdmfRdjdlBmSOcFRDLR25NU6UP57X4n
Af36jnhSwjyXyA3LpMTYxHbvP0v3VB/1i1VbrZi8iKJmWLUWCaajdKXhZibX5/R4ZrbaiNU9X40n
+6tHwX+FlCSBhdp/fmy61z0ARzfQYjmURD9xhzouB25IBhv/ZSczUR3D8wB+8H7mklM5I04JFpU6
4aB1gjrJi6WdF7xxZMLc4Xb45AuG6pp57wZeLxw/wuILTTMtNy0WRSyDY2iJet/99hps7ni8Wkq8
jB2RPA5EaVRewpSE0Qdimqh7LN068oMvYvBJaiiHaPD8aWulTvUQQWG6yaR9AjerkrWF8O7Wzk0G
evvvxPwgp/JpfY3LOYSMUBG6/G/Rkeg7DZVLli05llMkPDrPJvPpGZsRRXNH+Pw5RdFCJmFjAmHJ
OWkqFxxpvKDaKxVq046qjVqpCDXTDpB914DIO6DkQiTVnoFGiv25ycDbwYSQUE/cZcttvJAGzfGG
rkQq/b11o4x/r/KwQVHGbGNzqL2tS2JjbH5n3iB9zJi9gS6mozqcpVO4NbGMXpfHcksXAKO9lekc
1B9/CB6gRc0JbIqBqg+llU7PBZP2zANi/8WihydpwymmfKLzk6nTokl7Dwfzq/lbRHLCQBozpDrl
5gNXb4uaFbFNQZzbcw1jHrWv6WkkgRRoyHsxSacLx4yolW0zq/Jdh4qG1SsdPtJZUBXMhz0u3tqN
QKiI38BUAyBsLZK6659HSxI+WjuAuW/b4Q6F/DnbxOvtqslLvmRdW9fjbPvYxcErNb7CenkOrGqn
gaxHFAv2tFvOS5i/+4Q5wHSOEI+HSYJlwQV6FObyirwsevkrv1S/ZRZiviAzcfitk6C0rfXlI3bJ
fBEbkXyAJ7/WJLQENpyHnSpAEhSDJwWfMI5K29984WT6WXpNwn/PLhknWuiXzchQH3XBDU5j4TkC
3B1OjG97oz9Pz6A3dIEUzyrWXIK8Ess2zzZlapVUkQ1JKnCXH65dNOYrBQCYvK6QBvlCSlGlEqvs
iOuRSaAU33RrqzBNX0NXpYGEXDoG/wZoRdJpe/8ul115nes48PWvE3QnGBDDWH/0a4WbbnZr41Oq
RMW92Z9RY67FTgW+Yy3Ty7ZNDd3YlNHx/ep0phTYlcD/vosJ9IwOfVQsdUbhWwBm4/eisVxId/f8
7KF6h8hkTE4Wu4RCKvqokebcxF2Qs5Tzk3w7EvMrDuz4zZjgsjpAp8PtfK+POTJjzl4TZydNQm05
Ckvq3bIWrdMKFl7fRvnwEpWnK49VB4zUBMpbs0Kzu6W/Z2ODnmJO0/jX0n6IrcgDvnYo17eJwXxv
/xgMfcHgapjZOIYmKlYI+/Lh7T3pDXnrJqnSwnGpv1li+zQFQSVXvy/SnFwDRbcMtAheXONmJGK9
vvmbX8JXOL+CwHIUBRbmuDjmGD9DfyB1tX682r0oBX7GyHx/LYGLjwOHbcUyz99GVaLOz0NGYNwV
pZG41lV5KbWuchqoHgLgPbz7xq60Aiq/HDEkDsInnywA0s3b+p9chq6p89FYntBbvAoXv0JvYtCe
viwVmhrVnGc3gb0rv4S4ZfpWgJmhIiWMiNEFeul/3jWNLCC5ynT2vc0wfOFB225+1LMTBH8S94ed
9J9E5087D1KF/UpeUs1kCCRG9v9toFcs/6WMsWbWKTeIIo6wa5WOYAg9bQnPNiSm4SxA1QGZhmPb
IqOPMtic+DcA7H/4s8YbngC22LpGQ82iqtQldfJWctKPOf5I5a7BVbrohSRPmvjLpxCrROLQ+j9X
SAAgUfBg+ALgxfq2LoQugCmyug8DOverq6GysOvhknWfympy5+XBbmGXrfNVVNCVjqdFbQovXZSk
co26Y0PSe4vj+5ReJIGn76kmjajxbphq3qAaPVrSOGD0ULBA1rbR06MOUQq9yD5rBYKlwa8SWDKw
KKWhTb5GH33IXi+WP/unXv/aS+ZO/IX8wHKRnw+9e636uSJcD8ncJR6tbAIzEBq+xa70rPJX1ja8
6dsT7PHXHluPr5S0r8LbiRlOEM/ayZwFjJ3bHSVwzQ1LCrRPDdJsFUwCcO15VhY+s9d4u3qCUrU3
MuTo0P7utoS05b/+xrqszMjZN0VmTqjwjUZpZ+dw9lLg3oAHgxlE2ax0Aafk+HFVky+dg+Kbx4IT
srwK0ITM0tk9nTXgeCzFHhmPj5gpQ0J+U0EZfuPtkOZ4CmV+Z0rUn91xxbQOEJeSb96wII3EXBMk
icDsBm7EAsjn8gKqYrT3BiUwQcK7B2G/YVzujoqSod0msTyhs9JmoXVzulXa6dgJX+gUnee6E1Vb
BLxoSnavokf1U3JSNufECzr+rdud7/+/tXVDJISdSJGbfBlhKxalnh61t+Qi4Qmx/wPLKlZcjBS1
dQ2PTOoGAG4WLJf50Bou6rkGHyfMAxEmvq07g3kDA8ctu/bOhGNogvZ5Ljh1fcE4BsAvB2rNZ+sj
YG01hK3tz10cvV+Y0FckIQSgcIdV7F0IaMWdAz0Torpd+atagPJaKooKA5I0V+dAdc6v2TCxMMgW
Bz9ha47Dj+zGLCzUhavoA0E6rPgQ7jqSsAbB5SrZ21EuQ4tWZ8UjUxHHaePz+2uKJgW4lvX04ime
XGD+DkyGHlXjvlwX3ZU/+kc5PR949xhresrPpMxvZl0v/uMUXhS9dwB/afHz/mopCpekwdhemjJb
rZTtiYQCMEF3JyjyjVA+UROc+TB4HKlMhmaD1CdHkn5TcZX78+8T8DgV4AldLEsT4b8WDul6MwWb
wrF757mdLgUXnHyZn2tqTS7PMEtc4va6oO5Rb5u5/TnDbciUXuTzcUJ4E+VfAWHo11pv0q6iARim
ptzaWxNMG0w9A0pQYwPppF+AQNl8Rfxi9IfF94CMV8N9XWQQRi3Vgl5/E2i7SSSM9Q1a2t2g+sUY
xOXbcHX+9kzM/Cu744KvKag7hTJpnttRGky2qftqYmlIuPF8qfORk2VEi6YaaB84excy8EMlr+mo
hTSd0dyXmRl91Q0wFNoi8oBuUDzvM7841syx1Y/hlU7bAmzzABTF9q7jJXlCMahhQL52TdRLUEu8
MGq2QELi+pWZ3muTikY/do+GttFNWK6LTsnsCgtwBH8tto66OOTI2Zlgs43mhI0oQyqx8DZoihZJ
Z5hJ+5FXe+tGDgZIO/aQ3igEXYMplKXDv1wYSt6cs4+xXlKlIHBDpWGpcWQQXw2tBv54dWJ+FFvU
MbGG3kABBlNeiCgaeQkQaA3Ini1OhfAvZsFU4vBAewt4tktEflByw9rmqQRDyXKqKCl2pKXL36U+
wuzxUZ3o+EdC1wyyB82zrmonV6WJxh5sOyK09RlnOga6Sdhi1zbjEhHlT5espYBj82QS0o6VC1UC
bL9yah0Jt+c1Pr5EJB/dw3ZRNFw6rF4NLBCVcjSK1PMs8OappHUX5JXqRUw9xPOY8cxRSnC1x9QW
vHMVssl+h4D9SaAIj78wAbbmbuizjkVPIOzubpRmPm/wyHfFnNLgEEwl3Eru5PP8grj/2m4+qm9A
GiEikOG/axmndrImIScPWFLr5P2Q9OA9Y9I7XSwyHn3hRdOsDu4zUsVYxRwlTth6HqkUTq9qf9FU
hNLXqbShSYoh3ehc5MgimyjKiY3HFqrBxOBKOf6Yt8/b0m73jo2eqLggmeA7fixysS3+tKYkKlsW
ptxUJI+xPwHCOFYXSKxWlXHgyZ0fRo41LXNsuHEhpGRg+vHQyBPZdopMnwgOhs4xKt+U5oj3arMf
KZ73lCilqmBCe7ghMUEngTm0VdKjmDYiajR4ugARy/+fIFT1BjkJqwTu9xFOtmlLkq9rkLD48lhQ
FpDtAWCr8fPMv3GsR5eEatO2MJT7pBx7EvSFAE07wu1M3F+YSsvppKUv6/eUVhnLw60maWYCyXCx
Owi0mGXH1Kt07ECfAjdEZXoa2iyb+5PFwCLZYRZ34tVDUK9oeMzHiyg9VjQkFDsoQ+9rxNnlHDHl
YKJyBgjl1hMDYMJ/FTQHmOAYBuUGTO92eoRqwEJpnT6Cp/Nq2CtPboIWPx4f9xHgnz6PKlNUSSIY
XECI48pTBQntSo7qa0SZIqgT/FK/06n4EVyvIntBqWDl/ohjsW1uRbBJ2Naoj5yxszTbkzjKXELy
B5yi1awJENnzfm/EpH0YuTarr4sKUDUDvDqllMar1PFAqezjk9OU8ubo5alnVhdE/MOBOhe27g6E
th3igxAB8q0Hgx7RqflIBHJ/wY85wmvT13CBgKRM5ugf4v7TwVinATFidobhtTDwPOwHm1rnuS6H
h0pK2xN8SDIlRMXog8DPDMXrPnszgkmUefzuczzaL2lJxqVHYzWt2VvEe9LVd81r9FDqGRgcjmfn
O0yvbraMxw4nhF5Pk+oNWpCi/gt7pDjsy2ydx/absV2HwaF+kDct7KdSoOB074J09O80V1XAWniu
wfl992v2mOa+yd5NteZ4uslO85uXatYNScH9MCNQbLeqj+8oD1vDKmVGUrTfyoukfavXOXASSndU
KNNnrBtcQsljBEYtnY9mQV5bx2JCEx+xgtydBzX6w5bpiPmxMCM6nE6y/fRV073sBlEGzhokUGm/
cIddzjpl6nNVjARNHzgUenNBdqxR2u8+ZCIMR4RNwKDpVMGRjP8+R01jqnAMDavn5t7BuK/K4mY8
wInrIGJXQaXTSqqQzHvFdLp6cwiMmG7NTsogud4l5wHQwx3fT1mFPhzHU/LwKN79K5mEVm2bEvgH
iPGOfxafc+qKKOROkf0fDgxNsncc2xfgpXlwoSifYwUs3ONQJqCP1yJFxLEh/30sWBL1v4nUWL/U
0t4cgziRt2UP+RsSR9AVQcWkauQjJrkOcNzjw+LJLO1boaiHlXRvUUXpSOQYY+DVBtTun6OOLhjv
a8VRXH49sqNf2m9fDYw4243FIZZKGMaC8HnIZ+rnoQJ9pmV4vcsrXj0RTb7WGa7GwuqK7KRr4xyT
ss8zqEz5X9ce/gtk4T2z/T57cXGl4Mv0rCtRlY9uVZHn2RfnNQ6S03pvUfmrpTuTSs3yfCCDMuvW
F5RaD1WXBlT5C5OzzIeeII5oMuzxds0usf3MxJkQBE5sfJCKCEIbBNO6iZCxqKfEUnf5i4sgnYRE
xLNkqDyyDxEHYN2dAbuso6VR40sx01P5FFzKVuPRiFEwGvGzTTtXNq22sjJEB69PzbWQ7ze/8YWY
8OZ6rl+ogMmaQYy0QRvwisonykMfOsuow8IMtnQ18/MuyHmDY70xYzSEBT+Xh8B0A4kNlmQx/ejY
qCxYpAJQUfQlzBUPB2GJ+UbRUsm6BZMAiYbpmI+AotlZb0mKAWVV7eXDedofBQQ0+l8SxhRu0/ZL
mHPL8qp8w9PDu1AqJ8I+7hQad3DlG+kmpoH4cWsR/8SFUB2O6SVsjDuRodlEuvROV1HNNo2Mt9s+
U3X/Oyl+3XEdMh70/XMRWA1vRU5xzRMRfkNw7pIGZY5apmKO1dZ2zg1RNxo8g++vi2ATbU3Ia7K1
T6Votk9fKPjc5Ev4+2i/HpfxmfLhWiWfqQKMKSCxneCDEIc4rXrJLjMRtPAn74MczXULAbeS3jMH
O+yiRgM3XDeZeRD5CG9siy90+ftTw6B7GzdiUjRr0zn1I4ppGaY/+Z9irFj9ZnMrb2FjiN2AV3Hv
GJloLRCP9mV6CIgpHRLpoQUaZRFnh1wjrGD1S69xknEsRezpurvkuPWM1uAdRKwyiguVq48xKKlm
OvfKFrDL28S3MK/BcbFcx9BCcF61yFL2kWBfDvuEVfGO6pNKkR/zqMDV97VT7eOQKCxxs9f8TiRf
1IsixjgmrXvvuRGyxsB7IOjfHzcDgaxXsfOclXoNCazajz1S6jYS5JIDiastx3Cy7p30WDNgE5zd
myDT6QbmYcsRpws9SHkOgJV7N0D4CIda49bzYS9zA5dhT7JH+mi9XMwNpd8Qe3mAfFtw5gU+KWar
nmH8qoHkBDbK8JdQ2Rki8oa2ArMYbtvBpbAIg717b7mIBKPzq9vJHAQbMpZwueyMaXMOBrucKqWR
vQ8A97JuzykFquTokn5o0IWBWdG1lAa85oQK66mVtwVQTSaAl6DkbVKYP9Bx1zVH4TihohNZqrD7
Z+ZOMnibrKyDm20kFn5xOQbn4BqlaEuVDP40i1soYrNfPfeMWOrrYesrc5Oo3q60H34AdzpMKdDf
XfLwWX5a1MX864GVfp90cMZvhgqQf4+FGVT9R7R+XFqxGdgCVmwszAu35MBucOTlB52raZs5U2mu
AboMURoUP51LUFSsSnAI5OaP1JdIqWn2UVtJpEpXNlC1NriL+ibmPYcOfSr9osicVQHX4iXjiDAe
t0oxZTYfIBSWK2dbqzoi3OqAAyWzsIOZb1oD5iTlk+dHrFUJQD9SPCuAdCYobXGaePSTYy/TdGlY
a09tZtZU9t3JK9MwO6p/HBz3ig+Q9bDsjq8+CztgfbdHBs2nph4U3RBLNb1B+Yk9PEJKqs6zIrWr
rzZIb21BaVxsgM5yh5gTni348EClxDNryYpr6FGAY/dGXNbwfvUmJcSyhy+7JldHPO2479zkhbh1
hfU+e+5Q33hxL9VKFvXeueSWy9849++3yP1OtrPDo9wtV4Ptq1De7PCPnqw49JYTfPJ9GKtvtF1m
FhHAhrBn8ezMojdjphtoL4kVkctUTgZ3S4yyyv/Ro74ZZNZixNS4Ft9ztEhbTM8KppszDnATQY/I
hUGTYbG3xOolsLC05qReiNYr1YEZZ+wm2ahAwK6esVyDPk6aoJB9EXjonVhZJ2ksEkGNzP+CAZuh
auj10Mbl6obmbKYgREbOlOSI0vXu6uWa70Wf9q/RPkVs9y9WBxu6FJi0i1mpSZ1zUW50labAHs90
pTCDfE36X7B9FuoC3Iff3gtneQH9Qyqsg7DeERTUnO919QDt5/jkyCY1qSTT3CyompFtLnDuICDN
TQYsUtQZtFbK7WoMI2h17O1DB2edNg5ikDRecrRc5Kb/NU8N/blcRJ0hkBtOc1SbHWACgumXOvFx
lSMSFnUXcNTwC1uTPi1zuWMt6H5cWzsU3mip9dKA14qRtp5TAe+WqRL5w2YcTY9qDhFDE7LcdI5n
mV4WpOWlpDWrAiI0Jh16MF/+ounjbYJ0qLTisamYQQpC/k2LVVXi5/IsTk5Qzsj10d3d8yLeNJlJ
jLHG8d2QsBYbc3mlzA/CcgEXdsidftCcCIQaPEqsVE7+92a4E71J6kex5KhLohWG7SrDbGcucHb6
cTpi7DQZCiUZncXpV51Yful7LxSSo0A/AUJJiRtUDuK/in3k7Nd3NYZ2a7xvuCUn8By3AIYHp6Gl
zJ50T3qbNk77xksTTFy+YenpLE+j/1D2jkSAIlMhA5ea75BXGXHpZTtPU5sAgD8dH7Ba+uSt82Su
uIT0AAeRef3LNiX/dxDrxNJ5jOqkLu3BRbG9GYAEJZViZVoYRH9MINXRI62B9RRBxb/QURpe9tN+
3ZNdfr5K/iqiYLnEzFRgDjyTCu7pHPXRyqhEpfrIL4U2PBCr1hz25dibeUnK/EwAFQGnbI5ij3DL
V8wDbNVotuehCHXzvGENRcfAyD97m5IsdCMvjyx/8O7jY2EWRGdd5bCmg0fKvOrzzYhDAn4VNNIq
9R9+53uNYECSrvGm+FrCL7YXr1y9+2KKgwbJm3GXFn40XyDAg8QFgussyzvzu2jdAIAy/JHyiCgj
Lp0iLDA8Qi1LCoXClEQbbD2G5W9nVX7UrKg+xF6U6t+b9kdAJnz0Y4oSzi1GCXlSJgOwdJWLiBgY
CRYNYvNeiWgUktfMoCQpKKt9BmZ8k7AVuYA11tHEXxeUVKKBDyiWn4pztyyI3GHywy0MaIRfQHc2
7ym5m7Y7O/H8VZxmh6mR2/buotwSH3edxIMMwc2E3tG3R9GWYdBWp1XyIbTw5etdOvTNMcxXN7Tc
2DKxTDUa4vgVU1WC+u6qen9ep+KPICJF+Vs4D1exSCThKXX1+mhVc7HGDSzLhINgPaePoDrlAcxt
jWPi40HcU9aWjXdqiFLM0H9oRj7/Jb7pBVqd52c7KlNJIFWuLYNTsi8+tx2O9LyLGx4rOo7Vbb5K
qpAG4CdUaaXYunVMpp7bywSHRrDZjSbqo9rX1Oe1xIf9UQdr2sOVml7s3KhkH9WAFisRt8NV7Byl
kWzzIBQ+/6Kn7k3QUlU6VJGDNcL7/UxqbjK6FU3hOSUMjmh+hC6GAz9nrZVqcwILhMtPVjnDRvRf
6GxbnMw2l05Yr2IPNy7+ZDbr3GUqx2XgGSY7LGz3cAwA5vPxoKx1YD1RhDk30Si/xJLNjxOpWR17
kRux62Bchovq1iDn4UNN7z48JzIEOr9rXrGymSLiCNIV1RBBtinBX6dNaOXA9t+gbv4aHOSNb2hV
6R0flYeqqGqoEpDSZB7BoXoycFLLPsZOq84/LmDFLGqjY2nOT2Ko4cJreAg5XKLM4UNyTfI2298r
CuYSeoQGgKykoQW/Bk7fmZL7XAMcLxVbM2zcuWb7QgsrFVtMQYGWjwzWewFaSyYuZTv4+kAmNLvT
yIC1h8Sel+pJk6nGyaEKhk6ZvyOx4RCbWX7grHyybDriQNrMbkgPfSFCe+IVvZ2nThoN+RGcOdya
+pGrO9GiFnZ0P+SOAcwUZTUcDP68gcPWXCT1pAhrQ+Nh+hv/XzPHMWg99m2LBT8OdSFGh5ASfd3U
E8yGAd5G8BNV8g3xUvyotkjKBkdREUA0mNckHRX//hHJCIVBBjPNrzZ72hCcS6Z9NoCXF9QEIGN4
kcH7MBFbASDeEi/VqgXJujUjpf6+BfbQqVUxOOxTcScVfzLluibenKVHve1NlMfmwKWr4pnZmveL
3zH1NDj7YIJ5QCtwuYoBqaIjXQru7dohY6zmLcykFjRCH2BPKgK7Fr56w2Fzo9KrliCSgdo4ImCo
FexAAretEWt2ITElz8mXzdOh82LCUu7LKLpnah6GVeh1NuwAtIkED5RDDu3f/RmZSMhav3X5dLPw
5kmkKkC8mP5YobHkt4dbmVHH0XlcuApSBNi+qCpSw+yEV0UQLl4BL3hW9cVuZ2VSrpYBZ3W4AnDf
aAbrIBEpY1Qt7Isvw+yciUDyfPDcnj2EfwyzHAi7I5c6aHBqY0Pbx0ZUMOonvtW2bD8SNs8iJEvR
dZyTNyDdg+knT2Vd/FjW5SweqA46gFItLeaP9zkMBcJ5OOen1N5mEsI1Q7ICH5/Vdx5HUqejFTS1
axtesba4Xt0CXjcQPNWeI1bxgVKawXhI+jSgEVCsNR5psJNn39zvZWeO8WVWOuxCPwlm1zdMASt5
cVPAn7R3lVWxZFCECcI8ZM17IcnOtQIVGoP9+uM8KHNdydlZGj6X9vzvp+5kin4+G1us/pGFuleF
X6PRglhpouKps0ZJHPxDauEzbqTD9OiOcjLvqvRnNCerThe0lOkXT4ry5P4CwGANr8TT1vvsAJYA
q2dtMme+67l9dBuD2EMtmSexySvZ3BLfQ1iGcL8/Cv6LiOri/JXlLc5WMzFsmVvMMx4XR6UKIJD0
u82HAPGFaN1pj8SPjsGrbypT0JetjUD5Yo7I6RstJqpymQBR2/kb10GfxgTx7QYvH7K0ka5Gb/Xm
5V/SGb32MdhuVAGujErgCaw7DNcKVTDiRAKJZgqqzORMSLkI1gh4nOvrKyrByxlv01uBZk37VBXD
jW6aZjONubBVWMwLIam7sCn36YVKx3O6hxZIAOAHLpH/aCBBtkZEImLwXETqNPHXIREMKmxuisvV
4PgLtuXlNU24r9HBYZjr2SZ1Zn2CZ2jInvzrvix5esuHTnerIatB5kHCf+2lLwVqq22l0SSXEdKD
eWhyRlo63CsbI6uNWH9rbr9R+fGnYZam6YWPvVOyx4DwWf61y7qO7LEU9hkORE4lRRfdHPXMw7Uz
gO694vRrpbvagpIgSX0OFkn85HdlKzYu4+Q7BbRibLJhXnsaYmutBm81XnmuUYuq3tH/fXL1fJYs
mcO3h1kxdePpTImZy03c339x1HEOL4a+afQqjcaQ3Pat+tnoowtxhqAj8evo6Al3hObdOlsmqCjC
wy2BvO26IXVbWvoJVXQQgIDAczIeMTUDF5X8xn70R45lDULBVDWMiTlOpud1jyKhEZSeTD+RLs0l
UzdCEJq/+ZfWsRa/W/vxBkpqGLOvz28XcZNxujJoZwO+9x1/xzr6Jk7vpuQ/On06ZBDkU74fh15I
+Y+S2oE3akgyudSWDTFoWegI4X2bLmYqGyH+9+HQu90HZxIpGKJA7ldSaTDoj+q/QlDlX2bwAKSj
qrkDu+3vpVJVN9z6Rkw6P8ytz//mMLi1bfS8u/RRT7oeCE05ySDbKjVaG6VjobLXIEO8FTABLrlt
/QKkeRYXMZUKdHc9o2liZXoZlIFk+l1eIPnuRgAiUu3gQVZvN4TjeM8K/gdaqEDqowQNxzU0LARd
ASIB/NCl2jul1x5jF/usibdonVCtEizZTfCEMx89ISSQ8j79k6hfnbLHaWz3+QAyra14gEjSGExG
thmqP4Ojh6CE4Y0V9vRrsC+4ZEI6gso/QkWcC0qsndN8iXzEJ4/eH5eDaayF+67SySQ7Za1tmfY/
o8KQFAcTB1ZyV33leNFykylgma0k/vZOdObOt0SVQTJPURXcYiO9LHQk0xhgG627GYmH/yc8TVuB
HjYuI+nhFpgR+KUkoAPeiUsZlinxHeN/V6Kamu3NGx2EGE3hG6i+CU4+sjrCOk9z7HB5bwhOqgSi
F4A9Hss+k9Ln9QdYloIjZIw9AkdJg7EZp1QJ2obYGhmZJ5Bo/WZVvKsOy29erIGfQRTI3ayoICpr
0+Y76mZ7QPQJWf/A+d18yTfNmjnQ/lJdI/eshqlAyV3YDQIXCk72Nir2cO++EpDwRATvuxkePe/J
BuZtsWs+PKovmb9AaoMRlpCoEtQdqkB8sJjQze5B11acsbNkoTOGurX1Y9TJWTyifIJsM1yfP8XK
HjT1wkn3z+OwCmSRTDjvH+w5qe/QXjy/e9qg5MVKb6gBcN5ygDl6u/M/pHPuyQAfStPeXjpUzFgg
4tzYWd4jltLcmc5CQHjSpYzP9G8FpyOiSFHQ12ewetYiVNfcRYHF5REvTG1Bg5Q/TyBlklp+/T7T
15057ZvQ5Lxwb4QkPJkPY1Y+GACt1dH16JRhojMV5d/Hte2ogwt5BgwngPwgljJ8z/k8UMJGLuyH
4nHbS6q8mvi1s25iUpYOzGK9Evp4pfBqRA5uemNhQcho2EtOuji+W7rvOCjgH+/HdYN4a1Ovjkql
ye5BremU+QX5HYY9FH7OL7un+s7j6jxpGju3qRez/IzZD9hj6INGgpj9hjKdkExKGUvSoJMR7eda
G6VwpK5aYljaT6bW6K7g0PZVU5P0YcQMA9J/pqZOABSZ6XTRszatgKz0PGl+07VO2EGGl8EcDbkl
lV34oiNJmRzX9MplDLe7vndNG1lVqbfHqPAF7tZTRGoWxxRDCI9/FvuDmiJNh7kfNzvJ6VLRV0ef
AV0OvaG276y+nZlHVp6uHULsnq2nGu9vJ9sN4lyFuG55EkAi/bXpjXSPGjq28eBft004e7sz08n0
d0ND5wqgPw9z6xzbnUCdIzJwym8zTrVdAmLjPDybxiztnXzTICuiUFRbNJQ/k//95wbGtdQ9bniw
MwR89umCaq8O5CWafGqCixh1XlDg0dnOnUfqb6c7EMZtu5m12sneLTxnwBu8bX7nFkMxfTxmW+Ba
Kg9F6GsWDqiamQvNHWNP3tdjGR7BiE95AcaVU0MDszQQO5V5XZhgLvToI7+24v9I5uDOq0jl36S7
ilUxMrYLMG/awAY3lrKMNZpl+EyONcl1t7HUjhI8FL7MglrM8qbTq7JlVTdqZF4zcI2MxnzurXYJ
I3V7rqoOhhOIlTQYGwe7RN542F+humxRrAsKVdyNVhqLxIexJDhm6ZKenREAFG0zsNjURZUN4Boh
8Q+RRem4BNvC/SvVJzXxcIpJIB005yCG2VAsTI4dTjiZ2msuaUj3KxauNacUdDqBnrGc/fkGpMhx
0jblH/Rzm4lW4lt/ZuofxLbn31BY7TWI+oXkbvINU6EwMJ7fSV3enTypnew4gCHXPvvPdmojak7u
LnfMhucf/2DbDMMuzVJswS3OMXpv/xLU4Q1eavXF6+Jo7CYp0Gr6m9b8TNvowjnJx3tvL3ym3q1H
05pQJcweAF94vf1y5iEkkVScbwef5P2VcpRIoB1nfTo13L70dH2kcNqHZ+zb7wxUTzUU7Zp+PAva
spERLkQFR+3QNc2IG69gBsSbDVI0frawWcCqL3ok41nuq1oPfQLwBd4w2NgXicsP2QcCWVV1Tiwx
+h5DoxhLtw/RjMblHI+fCVicmD4X3u2WNxHs1fliiVWHQP4fNBUHB6Bs8+ez7+wY7i8ylLFXez3o
7sil8JR4k5n6StETVpShUIrbK9FoLgTKQavZEWdldBcg8SmgONWB77RCfI8aCPeSR8SH5/aQItsU
cyxd2lum/xeg0DujHun/D8OGoK9hcJmdOZF4cxpJ6IEmjSl7WlWZzmF2Zk/m72Zet9v8Hny/bLhd
GQrSxvPC6tCbzVFNlraxKJux7214TfkaQKJSPXID7tT5SK4yDEFyxsAEX8EsTJNSFTDM1304GEdj
3/09ShJZIrANs6fN8V8LX+5vl11MeGfEO98FMGm1DFPTmCJ81DhhKPrJmsksUU4211n4fK6sFjuJ
X4/myExzviHSrEmy/D62A28RIJ7hR4F/3aIASDPviEW60B5/O1zPcC9AYqzfhuLsMWbdvv+Rcjvg
Qv9t/aR5mMnpM2L8HN8GlCXM8IQp+yUARkmi69YFjsOkREMlvfWRRRrEeWxqwouM8gLrK3zmG8Bf
d2iUxxzVsl0IIGnusdv4A6m/yqrzrJgWybzrmpcpndyCmKMe5JFkIj5VK2E2AN/h8NalBjr4UsIm
mrultrCR23DXYpA2TqNuV/lDTnk94DSWvz+15RQcLdddsyvpf3zS/e+gt9vD8zwFgs/+DSxGd6fs
+dQaD32kxDJe5IwHMBMTRHUmxn5TU9uNSw7a/9Q5B9q2/Te/JY0KeUpO4oooIQgQVFOTlo/miGvW
OvW231Xed/d0cXRmUFZdYakGIQyHUxnYE/Tkp0ErCK00ELPLfa+/5SV0lCzaFQUZyRsigT1DO5vI
FrnW/xRY+It8vQyzMWbiMS6trsejfgqyjWocsjhSgnVLW/NYVZ5qakXg7EiN6J9OujVZ8vSKt6p3
Znr7Fchx0IGAkep+ufPxdADbBLOyDwHSlmAVDK2RzrY8JYaXelH5U66N9XGBCCN2FDInDiarulBW
dc7/D7lzrr3K3j8NvdeSg5V/PidC3cI6EKP/I6bYRH+VS2lfsA76+SlP7XeRAzVqW9tAXpRE2uB7
CkpvdPA1hgQd6ilprEkEE0NYk4uWqBC9yVb0l7W69eQ4VJxzeKwPxWeGZBdih9uQsw/acMnq2Yb5
ECrZ1FEJLZATOMKZcSb+Xczwpi91kmGGys3bQfSQ/OIPo8uPFLZxFWgYMFC8TJQS6CZnBNUd0bBd
X60I3yVyve19Ekt9baVLvDChyGVTzp97ztn6Hbf00gESANQNQE3H4M29Ycxt0BztFlEDZRqK/rDh
7KBLjdaaeO2cP3xYvMDMhEeQmINaCJYVAib4FW2eWDUROrnQMAbvJtjyrAagp7ndg/TEniCFcjLL
LEjj48spTrVgJj0tzBwx9hQdorcbRLyjfSPyQ9lq+jGuXo8Sey+f1bmHF/DaZ0y3s95lFSLywbTv
JvZtspkdeYutn9MMbv1XGBr7j5Z7b93EGVRRd0HHdnK0A6a3OQhh5GR1K5Snv0Eu8CnnN4b6AzSp
GDmjS6BsVPE2qqAfYD3vKlLPqVn7jl+niznmiFRki8Cfg8hu9c5ZtmvKCwHorkmOlgYzmUxwuFPM
UxvOZ+QusOF43BuTn2gNORhh48W/RCdedowHiUcIHb6dyAoVvmIbj89iJ8OaZ6Z3tdyGtdKwS2N6
9TU9YyMA3aPAbKtAp9WrMR2mqmazf6BEfqBK8ftQM932wMonF7MfLiyEuYhAtlmq2Qeoq90JD4hg
6BpyroA66EDfb0djKQtNnF+9Ik/pyURusmj5Sld/lIddyMIDJOxMtJ4EQhtlDYqJi0YMpwqyJvW9
PGkxnpnLKR4idLRMzi45pfnvtCX3LNO6p3nK6TsbmbatuMWpjHcNM7sA1vG0xOGfw7Wi8jaoA7QF
QAv+r+NIZOvbuBrB/3wlY4BiSdOTmmgy684dNn/ljfSvzkTBtxmDyDTyfRPuMMDz3zhPprCz7dIO
neLH5bt1DRKbJeS8XzsTlmSCs1ZWqseOjteKAudHTDz7xlTG0BLGwWjuBaBwrkul5xAnT5WLKA8E
GSpbAHYD7bVhI0O2Iu23VTKo0MTMo1Y01R6R2eWT12YhCWJ+BR7RTH3p3gChDILnPd57jaLgGXRi
CLaWVzPjVfLjHvB4sLaL6NegtoNmNs3Athre96w7MvKZt1FdY8L8mMO2cI+H1m1bVCfftGKxZEBY
rXFRvPa2yHKgKAnpXifW+BG1ZWmduvnjWQ5vHMIChULt8+kiP9Z30iXak8WKcF+oRCi4MaB4LSTB
BP0z+5wUTCQ2kvj4HgZbw8GaQKoQGyDMRG6BubVweETsdTVIYhWlS1cwTQ6t53Vrwb4D/DSzGgTA
bbCCDZndzM7PRE8/XIQ3oKj5NkJnIF36dIQm2IqjFcuqpvjwOpNlPbUymDCIYZ1LEF5EdvQ71zlS
3uzMt9/EDDAQT1OQVRoPVVWwG7YtT7Xfxyz+fGwnnEiEuRRqWDBOOBTT3gnfdjCWEt82RJf9vt9M
GLsY+YlByAk1LuHGmCAZj1M/V5uia2CuxGWAqDfvVtGNSyL2bfGALiALvyTiXmhEZWpTQrI+curw
Uc9HqFhco9ulXYFfvwZmKjJW4UqgaXoh/TlJFjkq5i2isIO7v8HQuxY2OoFov2w/5MrRRmYFKnUc
Xk3vbSv4yAbvF2iJEgju4bed/IlzqoSfJQ0WFme5oF17sXR/3hUyW8wvqg3vLzYmwywTlqWEGGqy
PsThAFNT0SxYPLT1PBoHMeJ2vZRGzxIJxTcy3PJkMi6FwmLoKbxMDWYdrUDvdLA9h606AdeTpzoA
vafYhpzf/+HR4+6AFIsAHT2wJLckyLiCEslL8/KeVQfvuzntVQouW36YrMQyEpxEaO4G/7b+zo7i
9P2eHrmi1aMdXipkiN8jDR5I2pf67WxsvvGFHbh2IgX84e4d23zXR5a2V8mMt8F3FADGaHPFwWLF
pGJArqBq9n43P7syM7dhSVENQdiMkqcrUPgHToysqv/4Zt488xBLFmZvZHlAWOoqImVwQBkda6HN
8xl0Ff8eA8WqvUMTLSGtIV18RzRmKxa6FMmYOWiOlUnVcff/5isqnmoSqsPtaqe+GfNEaX6G5I2b
NAvQ2Dby/QNvPUNe/nFWEzPrHJM+xKo3B7pJTXozF4/UEVmg5sD0/yRA0EZbv/QmzE3XidrAPhZ9
PA2Q41VOBIIuz0biU11Nfnvxhuw7EsO4tFtHIzT0BlzfKguR76hSrgrwM7ijdfEdjCzucJqEYixC
jexD8/mDSnhTLrz9p8cVCQ81zoWNCDZsjtKNvf3CFGlfn1NyHUvGn7VXrKq6L1697bHFnYjDLl/l
iA9jfX8WayY2GWKkJf1X44OLLKIMCGsMwhyTW0k+t4Q2A1/OD8nZBapx+7QnBB++8/OgelkC8Rsn
DlXyjTsBxlNrNO9SqB/TC+ocGHkekgHD5zEuC1OT71wSvnkcbEhWm2vqDMRnOevWxiPj2nbGyGik
OLOtkRUqVHfie8Yo9cEOO/1rcsxMlDCmFG6YfBjKPDvtIAxwj1IJ9ezuthvZjxLBNM+zSivPBK5S
ivVDDOm1N5fIA5KSxdu+I2PnQAsvUPBLxc8CYb0GQaFxLZ0yziZwLDVLAt7RGoEpcFdKs4oLYH0r
Wwf0X8m46lov40VSjmXMA6jLNdzNyTD2xAVmvyMkaI15niYUPBe7qZBkMlO31C4Z3BpIvuyTIng6
AyKG4slha8QYvCBc6Q5nebSh1uLbdGJ0QNFWJ+fCitaEcQ3729SsrO9PrAb0J26E0vEBkOdMh6XW
T9juzj0EKzRnfotEHG8PiNisfdQnbQ+Gts8zw/IWv9DZUP/hycajeJ0/HCMtogdIangvKx+ognp8
ZL2jGhDzosSXTm6fK+fDT5Ho8eRpy35CQEznckesDesWZJTvDQp4BpjslXX3suS1F19WNGH4BAGr
wV96wdIpJ9BSOQCG2ZYAJqnhWEUNswV4d7qK710eyR53KjOnC/+SuYgsFd+b+Z/xE4FGqmdtkNA/
FRM6GuTPUksLpgU/MQupDKZedUaCV+8KxJ+E4xF7YbWpWG1GS6PV5gSIajs82v/8GLRZnnW3qAsG
RKsdMBuNHgt2j4uUh+7t/ffQ9FmqZLHex3hkoc/nST3QgPibcZBa9mSakYcGCMbzMc+xdZ1Vvn4Z
OU6Zj23UN+u/OtO1aOowN9+CRokd76WpoMb2pn/SIUsl/b02D7hY2htH0XvGgC3E1alG9MI7mseY
Nn9hwfCMrrKG9LVmR/FLJkKhmcxpKj5WKjqZ6tuLfO6dnKQ4+oCn08n2Y0vtjojXTTFhbfb7k31w
zZsjCD/qJdKFDZYqAg5ekxQDW0gRH7AutXyFsPIjOlM5JiMnc1vEySyGvHEzx8Rbqod6UrgCZEC2
9ku4Pj5X6s0h0vFKDNDP9er6EN9OmD3V8D7KmeAfC8n7PcLcE0gHO1BLUrmC5IL0R/SJlW1HokHw
/9ctwMGmsqF8p9WrhFtYyQSwy8qBXiGycJnMDHcIcijjzY0Q37oQAkk73jXeAaIYzpboEP5Wl1As
Aq1xvg8qw7IZo+UraoTbiUQPciT0ScBuOMP6Cgaz2Q+Quda5nlpZvqq6T9iIYQMefxKVWLkNEmEv
I36p0dMBRMke5Qn3yJ/lR6PAAj9Rdjvk0n9XVVM9xov5qsP+3M487yGgTPtrT5phAjDSceK29tcp
XgGvDiLeeUVz6LRNjAbXDTrvmhh4IHw4Rc4RLi5P80THaJivwggQ/7wRVLxAjDcWGuzi81H1PHi6
uO0jwoDDSk22qf2hElJXeOD+8SmDc+OM73RsIJ8J5Rxi6+xHBs6OKMm7R7DlITlqjwk6RYvQuJqA
U7qKYdwFXMrBWY4a9Q4XEQhVj/DgkplJnKzRgSGHP6pwATVpVRdzmwAN6fbCDVGtvvnThxkPXlEH
uXG3UzHy9rrt0J7StdUEH8vdCjmIzqNKfCom63Z7Q8kWd/f/9LAVsqVwYMpXj4W/tGVAkO4Yj8Qt
2zRuWCv3hmbGpsZqc03wnfTPn2vXlMrAacvIPzmpqgzVuvx6nniLIYjQWtaFI3D+h2XzWJnknNu/
4OntzahHf7IqbbkW+dVCpFSAQOKhDQdQztrxG52ROcBDKjtOhYkF7Dl4uBeyffLKHiszvn76vOCG
EcvFPpQAOOVhaRAF01dtynmC3llWeMZ7nJK2OaaMdxu2WoX05EkBeCg84HrdgyFukERMhfttq10l
gygEDu2vMferxjb5LqP8zhdlVhq6Vka6L63YCPKYDKCZ7noTkkl24UMaydoU639ziEn2mY0kRyif
H90VRT3TTl6MfByiAIWSeGQSY+kP1hMf3Agx3CXye3di59umMT0vIjWsJjFflxTr5BjCoBhnvFt+
GeccABB7vVv7WxxP29mNhbklc6vzpTSvMqeHDvxdp5vEvbf3Cx2xTvoX+thv19+fzxt4SvZITimB
vGjsTBv0nlKcwV1u/65l9HFeb58XPWXBqtPTrrWrzOR+R15BpQV4YJUCQw9XxifdILeIwyAKxzn8
zmYZAzv/uZ8WBHlY2lpgeIhlKu8G3iBjTSET2set0YDGJexHrJkF5i/Q755bA28WIV6xsmd7GKCi
KxAK0UL7dzNlGr7yxGWRn6ROSsj+bkgYt8i1K1OE6d4dQ3I3Cart9jgHjWqmHEByPGriTcpqLfXG
dsXoVFyFiN6OBguPYpF6fQxKKsmz9ru1fCJV5is58vpNUV7DY4B/xK/YVF9ezg5dPIX3EoTIrAjx
1MlDSaMO8ffziP8T4efsDMBUKVe9EMoYmFpcAW+qWP4QexwSGBwdYqKGOFDDcv47O4Q6OvtLpEPG
svKMs5/rIB8QjdxI8c8sEDTTqLWw6s8igG/CqUqwxUoTLC1tIFlM8tIixfcr9bMgM7pu+5Ag5KAQ
i9L9T3dtk1T2h1YnMj3+fkWVEDhn9tq0S54N6ReeHCiTjSz8rGUJamGDKwdEIH/LV/XbH7ZXKRyZ
71Fn606/2EJpgkCi0gxP5iKitYbA7zglNr4EAdE5Lx3UOeGjOvKp8eSHWAV3y7KUhl2UX03NextT
CwLiaQhcq7dHRabJ0PU+FdbX/LHjF5KI25t4KrhpEXng8/EB5WE2xF3/u4kZgEcGqRqiAWDbxqM2
cn4b1ln0LBCbTvhv573wLepmfEClc3AlYv0SHOrdtSjdFQ4cU2T+gIxjYyepXsbA0LZ8V6qNXuU2
bgd5KhpC8HSTpgOjA7+MhAqVmmw4KthNEN4gx5PQg0OO5uoCoGs48IR74LCTVkCPeXTN2LuI5YPG
MwUi42O3p/EeQhR80iNY8hY936KHJawsx+20kx+9lbVo9+NQQQtZvIHLJ0dleV2lFNZkpNhsYWAg
60FUySf2jO8ROuBCE1xVQYs1nsW/ofOTZbZ6n/m5RZ+C4Bys6XkSqEiqqdpuix31uUhD7p9Kv7q7
VY6Sn58zBDnq9KubPycVzgUIDkMCUCzL330QdBSyn7hpJ767ndxAD4ounyVDGrYKbySXC1/5Q+mb
5BGGS5lJS5Wd7LPGYUI9ayL156a+bS6QMljIUK1jYo+DpQKbfSu/Lv+WdpLbwnObG+LHZEeUCeph
H61/YrO2yT/oKTUNlbUVWItYATgk2F4O9hDipc3xYOINbkC/1cIRi+9QkX4yOB9t9L5ENpvvUo2i
9tGgH3jU8Zg9S+uRLH6Iexb7TaIIXNTt4BiPsuRp7L0ct8C5eqZofR7cNHbQoqY8Ir4cixYwljHZ
mOXP1CScAbmB2gY64twegtZNsIAltHmYQwAF31iiprEf9MqeaOrxDbOVoEarhweq013TCYSLq9+z
S+a8icTSod72v0Q5rCPnafXleVd1QI4DlYdg6BVUBlyYfUebOJbZDS+7B9e0HWzEifYm8cqU5+pn
hAH/PJkq/NuBtDp8+zBL5h5tEb2rPU0xd0JHy9VytZnPxSMFoiHFQMkppiDt8LmCySPfSCB3pyHu
dDG8QCkXsJriXI995ZIgzl7Si6QBC2Zl1PMENrb0SgJqQe2PMuzzCDXQsiD+tYBsK4IKCWGu362G
q854TDvZBOaPUsdx+z0cOCw56WAohkUFaEzDxl0O2QsM6uz7ko4GTlk8WIUr+Nbis5hOChxdwg+O
vHqwB5iXyZmjSdjK2rYVpLk8Y2F0IspOw23JztpWsQx+Ltrl9oeazbS9n1Z75B+Q606LN5tnpe7E
o1BVLlcZj14dZh1Djp6hvMUkhZr8pSl1394w4+4V8tE9/6eBykih69kLliTIyEwHE9wyE+/aR2pV
op/bxTuRVMmKVOi9AtP2wSILbws/qVGyKU+ZoJqNffv2EdhCoCtXBxqRRZ4sTUyJiBkc/Jja+4JU
MEiVyAdjdk7P8AJW86cILFnUfYwUyLxfC5+cUzE4z3pCe1G0cTFVEPpAC0csJ30X4qsozuhawDNo
Rz9VWklD8FqhGn6pv/O5zhmJFAjoe4xWE56R4DS8pZEY72d/IxtvKQRaAdHRazeYfThD68CmQJop
4FBxU1eMSv8ps5gCvlac9kQ9e66bdg8If1XFSHdfD1xOGDC1A6l/vHI2IZ960m3JSP666XS588wd
1dWeR+SfrYMcUVSELiF4wzuzr22fg4WmorA+FX1IQz9IeQtZdnt+gMJKIZdST+QFWMKddaAExH/X
hcPGIm5vYvuwDeMtUZp1oDYNRig/52tIBWCNRnty5ze2H5kfZ2G6NL1E2yBD0AfT52O8XWiK1xKr
g+/uLn8mNsxSaM0R3feRQtXt7DNFi0HpbJd/pCfQRQwOh5Ge4iDV9fsoV4brJsvOSMe4Pf9prb8V
ygAeMx8yKlHgRskF2FWSa1FS8tU6BzQIvx5j88exQG167yedWhsw5crl64aGZzXNRBH2jmAq9pM3
SP0ndcEw+9MukFn8pDhtk6Ri6GYCb/GO0vEJwdWN0GCNh/caLWl51GZ+mV7b8fi5cxP+cagROCWi
U+m9O3DhmvjwylEcW5d9lm0btAUtABUXauOU6YqG4Q/I1DVhmXTVF/VgRMfKI7gih5A61W//0NjP
Yrx+2XXyP1B3jTD8q5JB3jfbkIcetPZvHkcri3rWsjsvwxVEx9X6h275SoQZiDtTAwVINbumYSoN
SgjJLTWKBcC2uUiLDyp7tjCShJuWNby4dpKGBdJVayu1zmiB36FdDltZM8K0EsrCypHwk0hXmIQj
8jymbiyGjMfwCyyZtmVa7s8Z+EnyacTs46EqBRUVTIt9heDQ8nywNH0l8D8bYQdotXkcpk+6E/Ex
u+yXMzjacoOZzJZF3G15zW31JrWcpH/VyHtcrrr+KM1OSGzNUoniHWeOfFAkt88ToZLcYjdv8LnO
oEfnyRPB4MZ0NBByPY3+FElzMbevCBLnOTML7x6PlxS+ech5SMFAk3xG/TTUJIMswxS4DgEQvUbj
150UGruipW8hLtF2r5npdf66gRM4pYUUsrWgLWkN+WIQVHEAOItVgI/mstwVnymelFTlHFOBs5p0
D1a76RNB/UcNojhIkkSboztnsiSfGBTnBSuzfJV136CM3ijG6EjVAgAuLorYWI/SY64mw9PD038F
7TkWUXFi+6VZVFkw5d1O0J4lUbp4PSrSmLJuO3XNZEmOlqm25DejOn1XJdLLqfam3OvuFWLOoc9h
5U713FlctfWmjF7WJVDxApr0umk2HU50XQvFr+6JxutlKaxmBZLcIV0U0Fjv2qLGNsHpng9zXr7c
nlkMnmW5I3ZEUWT/T/yiCS2zj9wKUNHE4fuQJ6SboTtoobOeCDgdewahPmonuY/eKRL0cBFjdkWw
wheiM6Hw7QUbaShdvgAXI7IuEMisKLFmuJ/55O7q0fbIvS5cqdEtdLueZGFfpNExqLbV4HfdGPlc
oo384zoLJPonux0hiiizyw7IiA4Ut6I8LMKrlKxCN1Alq7Vwayo2xhuSO62cGlPVpYk/wFovvonL
rIBgbn2VnQBSD4WsW1m8GQ2XrO8I+ZkFIlZMsZEmjWgIdnMky0pKCalJGq2Jr5UYqTvWLHpEBRqV
Y0WozImjhATMXCjVQzFNEVcr+TrDFuFcWrl+xkwdxcIqwH4gpO1DzbTYwqHYtY9JtzhmY/HNCE3l
Rdxf+iN9Q6IRUOXNCG2WOX/dI6WXTVXkH9kpuDwaJOzeDo2FZTlotcU5vpTmXeKcR+N9dLscHri9
8MNY8epZRvx86LT0KBABK1ON3LO3hfvlA3fkv/WtX2PMhGoOkiCeXfOkcWxhnx/tlaApZWQk21Y1
6W/tpzut4sWcPdTAlegcxGKq2HHz6JWGCREsy78Cs/onD4yjoVOLrSiSPIZtWX8Qu2aTVypRF5Bs
E9WI8ai0eOBJbEtueft5hpTQEd4Ody8bM/ABtdmRdXjII1W54DVDiEJLtE9ziwmZx7d1VYuMQ57l
abr51Y9h22a258YIWm/KZHP7zNfazDcXuEjI3TGHc17fCwR9BI87VboeyNu7+OVR5wyfVcsYe6Z0
X5QCpF/3IEIZXPkEEz3YdT0J16r4eRq2uGcGdupVs1spsUFJyIxUbzDmpYpTyNqChWvNGro2DSVD
hUbYw+692lqWF/ETUSP/waxillFX7b8Uzb/5I668LcDFnCfn/hb+LwrDaIG1eeqyWc3VTqIFYjtf
8BM17rkdQnMVlx/dGOwRANWoAbCGta5wCVzK9q0IlNLWJ1zga4PuWbngM37RVqtoxB1mviZGEytT
zYQ6ACPR2yfRN6N1vYzbLFmm0JIK71LukTrdj4xbtKpSNGZLmv0JB4xdAwF8CzXsJcmSaaq1BQyB
LaW0BFCtQrclBqrZsIAfuuTB7HR3ScgYY6WUXk0T1pbl7udwf3+0HEGcSBoIbD4kZe++1V362nk6
aYgUz0gkaOUXDJPVYeKDX5dLn7iv8B0jcfBIeXMX6Lh0dWJ0isc2dmDk//FlIMX6bO5yNj3RswbH
7Ctqq0CJBbKjAMFdvUWQtZgkPNNh54mCOTbxyuPerFtSaIZh7Lu7jZ83tsARUudreBPysT/K0sO3
EF5ksY+RDjXB/NFiWPhkIR9aEVSRo+v2RLTXnnPESHxqR8KteI29NXr4+unPHdGs7CO/8VHHF6q8
kq/V+5vlKwyazsgaO2xFavSQaMN+Ai+rWgfv2qNc+BSsGRDXoLM0YFDxoxpuq2Go1GWAZ45CuWYT
/m1dtxHeKxB9Newznm8fweszxUajZiBONiPqIHIfXVOr8PDxNgdVLWWocBznP9pk8gdoy2Kgsl5N
eFAoKRpW7WZ56mBAiLWnglxdirGPngyBaYkHekJsah6V//3W0WW7Bt/mkY9cFxOhxhsrBtL6gmO4
Wx7vzN9FcHwtWj7hK2O+Zhzzn+b107JkRZ0fYaHZltQlTL1XB6iNaddnEM7T972q8uqY1qZ+H+53
QlGPbQHUlMQM4Qmm4vvJxAOVH0JPRNDP2+0XSonGPj0ImSrZRM66ZuHlWdC1aBvwPSDP6oGyxEYH
sTwpU+YtGs6qBWQdB8NuPr71f3/et6uMGgIz0qcvlr/KgJLwvReQqWz4e02JgBiE9zUJGDzKTZqX
v4YCj0V8R1YH+LtNtRyKBMaLILCPPl73QFPn9D+QFJ5lmdMQkJxtWmSSyo9WVXWxhNvFoqd9PPeU
eyH0cfWp6em9URTODKvFcCTY4sEmfR2OEVlniFCaRSL5l+w4OuLzQpJk3aaXxjf1CkqQW/hib5dM
F+Bzf0bRMIvIn4P5/WwfelQxoV6B96+G/24BZnskkTRUzPiq5cGnMi/BhZbAu8FWk/kz+5NskxCg
zFGtXdN7zf7Pn2Nvvh/BJrC8NmP/qVH9JjWvaZbBewO10lIUD5TdLRBg2IoFOaGiAeGr4GZfkqqV
jk5/fVCQPjnGSwVjqsf1nRpY0EnBTw4R/3eTxbHZ3MVJx4dZoPbadytAl/YuelFlgHgLObu0bYvQ
Z1QhJ3G4DrYTIGuPq5OR0RNbYeE4ctI0gsLPAmNv6cXw9xvITZRHHvwHxYOuAYJI37Hjyldwrqbw
CKxW5tzVmg33lYzpOZ3qTQRz9MsKLtt9VELMuDr3ezELNBAsnZ/aZI6sHzFa/RIqXZbKgQlOE51g
pXlIXdTcXPZBWJ2IORd/ii4kDEinaBlYISszKXQQkjoRw2daZE3EBje3W3Oz5ji2XgqXO4WF1+wt
mbmG7DfscGIYR0vyGx/wMUTOtD4g4m8DeZrD6wUvVDu1gzHDfC9t2Q8+8aOslu23aRboh0Tk/Iqh
M4+hZkNB15WbB//lLh74c1rgEt6f2UQfGIjYgBN9q68BWmTMlq2/BfeWV6kMn9L3tXtafNdGAjKk
3hWQPiDLQ+Fw5XVZGZiJQZc61IVLgd9j2SD/2DtYRXFgTjSB4NvTh6nIj7R9VH3m8ZXgYbTUBQ+z
WZdMzfmjOGACHtXqXayBrLU4eTr5GMyKKL+7H8Frt6YbFu1NpD7meobGpcTfF/YToWXswLM05l/e
yohwm2kD2vUnRyUUSdiJWjZ+SjaGxP3wS2/qcOaggIa6iDMKl4BHr4jky8o3irhFzHR4VMbxKeS4
F80i3n6BnzC3S6xKUiUrjUxSvPpNGxrlbnqOUSaSa+2i7Bv312KH6IJkqpru9iOiykTEPK0lk+U/
ydf3suMsaiEDiOVOwgzHjtn1B+OutZ+9+lHv8wCAWZl8YTxtNoCnt0GAvX7Z1oAz2ZXaHwCzjKK8
eg5bBpVERrfagN4uxht5/m8my3bRvmg1xmj7NAC0rE3O26cPkUhZFjW47Xgt8V4viI5WM4KcbpkX
j+3NoZiBBElmkH2xIeL8LUYZO1KPBAufkWghSAzvxQOzTyx1mj+THa8/RE1Y+U1nr6QGLve026wJ
fERqc5L6je26SwXQ1ET/+FAoy/W5dKKMg2WvtNCw08G9chlKdKcsy8r/xXUsWJwt00SRTYLzpzxP
GBYYhAlAc0JGXz+XBtOJ/LR4COEEDMLVKlvN7y5CjLTX7PLQOYdO85XjH9G8Vwh4SIOz/EJuYY39
lJURUjRZnrwh+xbKMcx/Au+jbFf6309tXHPnbWKZ7BQE7AQgNcRFXi94oSlVO4QRj+RhdXCMuPlq
yj6N6I0K1BEpqbn0rhxb9ZVi7TLxGAYT5XkeoS3Xcw6yv60UHF8RaarF6MDkRf1we69M4Ejse3gg
ZrsYzaoJ0rCsbOXBoaxopgzSKIn1dIIlLT/TC5V+VgHBjzJ0vciBfWG8wKSkjybicVFoFk0JO7kK
cEnYvjArUJaG7pXPS/fVoc4hnjBQWFz4Dm3ZUWoyZkvF3XJ8HQPZ7m+jCpoDDKluYNHtcPwT8IqB
HRH2NNzX4raOZgc/Cm+YNWnbBeMLNPIc5vUHQSWECVd9CknysZbWYe12r2WVEcuAuxQ/s2yudk7v
kXP4YI0OqvfasbX/4DuvjhG1SVtHxPRLAzuAR3CqTVr2lkwNYHp1hZZyiXT5uhGPEAr02hYiWnoz
AomnN+ETyWOIZR0A/2MEdCFXkHerM9wDotcbuIW9vjijAUN5/9EfEfnRLOHyPJzBrud8m3qhxuWX
wbSd6BRA/ePKA7HBnjrOBfaB1LZtAH6sYPywFIqyA9NR/481weiOUy5JsKMT5IrTklwrRFJ/kTSJ
iXV7aiKK/3W0CkT0BxyHBLm2jclzGWjavi0TMuvC7yI9VpNlBSof4YYCUU7qCvRIJuO6YBsKExny
+S8VHOGpQoHGuQJycXiyde5ABdKMtvFTvmbH92Cb2lFS3wN4HB5bog9Gl1y5XyLhj7ED1MisS0wk
O4Yuff1EISl8NoJF+O2ELy5+06qH1jHd18fF8YqQqlL4YVYPBPrTb59J+l6EJBw6qBY67V3YMN6u
AI1bePCCqcH9hbfkVpV6Fl0ZUi8sgiposnlTZg+PJzu++l+uWXD5UEULBVEhF9YVLzEDtAuvpoDH
zVC0S3acQFDAKwBGHU0l4/bCbRMYdz5gg109A6/RPKPYwZmAqEduIu3omJYnWnnFIv5T+Dt48+f/
BhWHqu/uT+9T+iwhN0AcYv2fHj8/EZR+ey3zYROYYMC6ZaV1y8uYjVugGLJsx/CYXaneiTqCJJxA
LYWf9UgZmkivtJZcCZRqqd/ASzFpm0OPmzqywpV4Nd20oH7K+STTwoyrSRe+zPdGS/NjoDbs8ohf
uVYTGMQ/7YjVEiF2smKx2KqHH5JJvGIHU0o6GtkwQanoW59Eetew2nxJvXEP/BDtklwTljF1/0a1
SuRcd+QwKA+KGOT35oG2FSkNsndO/1wnMYtppAf6KD/+0ZUK4cChWwsKEhEtZP9XzrhB2d9X7uhy
vd43FAsHndnffjOwBt8YdYH5Ym9RMct6uX9beGwYhVR19qv4K4NPxbPs+E7aAw8SuAjuyEfQhO4Y
gNfkYy5eiVLx8AxnmZcx2hvs5jnFA6gtbIF0kQdF8iG5K27Ey4pndZVkqqoednfTsnWbzoYSkxuC
upRIfQKVd1L8M/UEErc/SS2wimWE+LbV1HQJ2+y7OAxqPkatvd0IdFiJ/7MPOM1Yo6EM+v3Okp6A
kfYbFd75AbEGRFjYYQh1xuLFmh6iUaxT+GJIWjWhTlgACDUf9qgw9dyrw5JXfVKXGDNCgmohdsMs
RZDXfnW8YUs9huwGMD8vadOsv+qWVwNcz9Px3Wuf1ZP1d70/DWViodzN7wfAI2RJy7HLipBaPX+l
R8I28KOBzpwDselYsuFQmeVWo5GnhOo6tOCXrmwv3Z3fZf9aGSeMsb6Xl9elY77F5YATKhQPliFw
J+LXhk3RV/sKn6zJeAqJiYUdl6X2bWNqq+h2CVYH25nYjrtAZQWA1QkYu202C49jBU2y4EgsycRH
DEXdgjaSOCp/MovI6HrrSVZodvshZhIi1jKuFZAR2Raj2NOFoPRiUGGCNdpjCPIPibHL/BYdhriY
zNJHXcMIZp0JVEpQJArQFRTy3YmAAixl/t8LYC36+DqNHJm5EFp/k5qqCyxuLZzyt4cn7irRPIOP
1mqh0dxqfCVH9C6PXTtFXKbNJVsxMnFTS+stGxfh4wDs9zkBfrEF3nVEiGWf48Sx3DBimCn1BYpa
tRLafVFIOW4JzyVl/HUWjdahPCe5Awo6kcJEeKKvSnqEjCCJ3Oq6/X8IlKSywimiFiK0r7l2laJL
l9awG+XV8uPXOe+qAZgw6iO2ucS9m+1mBoT8rjvntcVtljLrJQNVlR6bshgiTttCVbD/XdwYOXfo
ga37HQQAne3z4vj4fi5s9X6FVk2r6PxlRJynmqwxPM8N8r+B1KRL7gdHocyU5OKNEudPpGRAHokc
Iy8IbiZT0WGrUNaq5dR50jXqtlnEwa9ltsVQR+VKDsAoCgl5jKPy5rXyHCrOHDQP4KuHGaVDLuxr
ybEMcTx7rdeAlV29c5d+i68cGiIbjkA4xJgRElgrYpicNSe5+VyW9XVvkRu1ZZpTpAMugcn61/d1
TbOtSBXO6a6F1snwe/pDxZfNLtaeJxudxoY28sBVlKM5O29C3yLpElXdaETMtCcCiTvfK8hhLEjg
UqPrvagQ9Yqw0tURNjTSw0WHSj1ehlpnWcnbYbkTVd2Jt9WRLM85WFCxen80HVpx7RC1Z048VsCq
3Zc/k4/jqEob5mya37mTR+9tonRsqs5bcf0ZWueH3ATnfTYBfeURpffSFSLAozCXwF0bGWiyg4W2
imGa0f+p+HWf7RYmeMVJsRfs9o57cNY0I6/WTwe/WSkwNDmkCIv7WWywDgRASqzVibL2Mac4M9MB
bpBYZ99vS2bhmjrWmRIca9MNDqaXOnFvNpX1B6J1P91OIQ75Qj3syA3/t26ilZVjx/isyU7i3euq
JC18FGqri1JyLhQeD6kTcoQislcbDHxPHqgQISTnii+4MeGlxHiIxXTi5gYF0RfNukc6Cu5N3Rm/
NdxmoOYEd1rBjuKraRV4IHyJpvaMsnwNgQ0/kmjxcbdRSJki+TKJkh7UepHQbwjAXEpuTCBWoVth
iyyMXK6JCQ7VQdGft0liVk5EU3T6FkWi8DP+leUV1CaX5mXiIRzU5+s/TLkRXZPLD8euVDY+IEQi
lzCNjLqKooK6w5RrmjdOGvlr7FafGBhYFPuEgehwEmUy3e6TXljmppX0D3E1yFpvlQiZTOVPOVIt
9aOWURgIElkJnqEVrSNvb4hlNSf3XZ96ltlBviVQri9qvCrMBbsVqqelnY7+TMuxrsYLwOkVDmvM
AR/0YecYQ3I5iCdsDkoFsbe2cu8OMuLcar7KUI4v3QK3hsuOWMNzwjeMXl6bcsZHNnUTf+RcgjGL
jB4Zoq4mca+CLqjwN3Eptq/QbfcwgIN0UShuzUkCtjgaMo55Fy5j16KmihkBbPFhrJx+y6sr3DQp
GHYipbYcNuGAxbkKA76SAsFAJkILuLJDlBBON2VI5PaKH4OqsI1AvZ0ccIx3X6AQKZllwfIL4wFX
fFXdN446SaRN4cJXKJqqeUxGE+TvNCAAqzNCHW77tA0sT+mARJoYomjac0myWQtIt+/7gFXJXWIb
uA1iTVdrjTN4KtAJqkLDoLMOLUpRoVT4ZSSJqXaqxozRCfr3o6rSFRp6GwkfzSaOAvMcFe3BcURs
YkUpwORhaUJptfXxHxNLi1QxXK573OWYqhNTxWohcxqiBEM0aeWvXiuLYdQfnTedDTj34piFu94S
kjavODJaVts5IzrnGB8K0kjyhoITcqHKkMx82YesrRhc7xDBycdjcHSEJFrsZm+ei20mok8mYCjt
Us1oew5QRIwgx2GKkC1nOh3VoBmLHmg4ITssMZscOOgXZYRZY2ILm0kAB+zBMaw59DPy/xNSM0dS
6rq87uBONz0KNN7uQ4ugVnV8tOTbiDElN0NzKz2DaVyzVSGOE8eAZv8tIrt83/7dH/IgaH1hRR7f
7x5zjl4WtZO+pollKo05tjyT7EZK1XoSDlS7CUBGiQ0dVScvSfZEw+t9AuqtIk3bGWTxwH4nn4nE
Mq7FzCQm2XuH2/Pmb2jwwAwkfL89OzoxKRTl3hSRMRXpfO1seSIy9LFeCsmYCXZ+DLgJO2Yavhmx
tjqw5rR+EoY0maf2l5ou8e6VETgY0MVsnBhplLubzuMhIkqWrClK6XSDkJmDyW8jSByblYxJhkas
33lqxV2/FR9Alxc/z0QYNcmxayrxI88xaOtyXoGWPZ8oXs9TgMtc8L/s3F2vPqyCWk5OXRHPkwSG
EjUP2gPaSTiQlckYq4pjVRo0lchzHHq/aRARf5jNwomXA30nyft5Jy31u2RLJbCtCAoesGkdST3Q
/JHR58B2FzR8i3NsxNFqmt2k9hw8TfRmTrMDBexp5zZU0+8JU22kfLyGi76WlxCRYvYJAyoP4n1T
6DxvAvZtYlOz08B1BYFGgDu/Klm/vRfC7ATNTq8v90zgDo7K6WhcY/48mvJ9q0HvFaq42yOORuUC
wXp6OOISb0qgcT0+jDiClhVt0/oxaLA2MqPq67XAq88nG2eS9Mlv1g+InvIyEy562Yd/ndWx8nch
rMFjV5SjMlqoZduYDhCvM65jWIoc9VfDsxmA6frt1aOj4M95pAhwWHCrNYFt/KApOw6GUZ2fBrUL
CtiE4v7oLEQoVbgRw+3DWSjbRKyCXAw+GMTeLar9ipk8A2FP16OgzHl93PKfZ/J8ZiA0JbWkY7sr
C2fqAGBkDLkUICfwQVPzBwyR8DMpu+E8L2IvRv1GOPekK+JxSu2bX0RYRpv2YywMnGg5b3cp2fdT
TF/6OR3kRD7Zc8YI9ZKMMLIIL4kU3Kvzo28ag3rSavbW6DaGZjYEYgjQXUcWwve37jX7DqOpZMQW
3PGvqgQOxflTbasROKIpJFeBk8e6Jh3BDe2hRdzFLzohsL45xOaBmupGQi+lRITOXh2Pm5LqRJzk
QvW6BLux4On72QkPSxk5aWngZ8pA+Gy3VMnnQbhOGrIVNa713YN3tufiwOtZXSRmTSnQY8HEazIu
EUXr2ZQ9acpUFiGr3R4TVeaPm2ZzIPKc9FMQwmswAlmIyjy0R08XUZKrBzjafkjGWri/5sc9IeLd
+QeoQ1OdAoZRtSSnRo2hu/w58bcmaLnsyj7BokuyZ0eAOlMhjQjx9Z89+4LhaGP0P43yASezNl7T
KC0IbP6/h2j3WqKwr9sVFmJoPSnLLCJq0X6BuRHVZ5NVlWLSYQ0vl65A6pKqdQFggqYYkC+WQdTP
BIcQXTkUDVp6ebY5xpUmUnw0WYh0oDxBwJa9f2cQAkK3UpXxmR4KBA2mjlfG/zQQIcOCdsKwVIyS
U2G6/21aQUO/6d4QGctZE8opFfMhcKg2vL2ccsHVHC1J5eBlkfIyTnm1QEiC6PIrdLJPcrQicsBy
aiCWJ6L7Wr1KfoAeyrNXtZoNEcmlOtJeuXzY5MtR87dKbWbsDFLuuMYYq/3EmGe6iB243I78gpoh
v06D6FhUbiaYu/pzkDtUcGLwKAETkYJX/5ym/FhCCKRWwbMBrklfiu+BtNWJkvA/2WcPXmGrNdd/
UTVowdln/W3XhU04GlIM/SWIERc8VXQ2LQaT+l8SVl+fC5MiEMicVhjyJO1fKPAKxESrua48aHIU
FeznVlh+C7QDNgLhQSQ5S3kj83sDv8fLq8dhQuAPB/LFDTobC6ld9LrfNowKlpacyTW7oMRCahbb
099ZJcz+3Gk+xTszsftM4OXRloLQ7VKSAVU/Bl5b6CpFGQ8hwxQfNjlQB9EbyTaZYTL1sDsJ5i1a
HOmkN3ZT8MqL8Pan4hb10yfTkW5gA8NzqnVg14k1UMHyfmepi7ABZ1e/r7RJoDoDjFEd+OJXrXHc
VNvWsClSN1v19vx/DvegEIoQMLBocTKdKYwwMIwqT2MlY+/v0Dl9aVcSq4evMWl+Dze9bxUefnwq
K9PbeIloTsVS7px+Izn3kIQerDDr0f8iTWxzklOkauTZ1qFQCfzHZKiiaYW0kniUpl+59jrfK2mf
lgggvDKriACV930mZDTDKQZN98S1l/hAl30yBnuRMT3HlsvQ+ogTvfQ1RT4XseGpGz8UckqW8EMv
g2QOkzlA7Hqzpk99GaKfUiU7ppTr0/mb6Lg7MBglGlG0rVU5eL9DUu3+GjUPG4VkT5KTZxeQf0bd
Ccm4B82keIUITbr6ZNxsB3OB5PmbtfmVsDz3HdqfbCn1mXzqqlR+5BJJb0YwiIv+pG2d0vKdcewk
pp1+wElOtatBIy9ET7VMtb5Fpx5eH1pLle3iz7ARmEdX0mVgrTemjqJMymVcD9lrdNJPgJ42VKJ0
bCE3O9n2SyIIERAAqSXNnSYCxwG7YqYnTsf7681JrkTnjGEDLXC3xG40hSPdfOVbQI+rU1DidZ91
9Myi0WajfHEluGaoaZXmMSR5ykhubfPahEkdfxW2k2WXYm/H2tCg3f2AnwFTYyLBffvRtJLoNktV
wwwijwkZRlFWy7H6JTccgmTy8rSDQsLTP7plRIXYSe4jEdZbEI5ozeFe5AXLokS3ES56oUOqghbO
QOmvboDjCSSmcQ5NiwmPwGGHrEPSM+PBQqNxQSMmAi5/ei+OfuED1Bfe54uPtQLOpGTN62VzgsWo
7agvo1XlB6t9yJ2FT9jxN2GTit5K5OawJN+5q0ULw7+OXxFwfpJPEci4pqpQj/pWmbFk250iaVti
yhNJtHebX9jqYCtNXxfpGJX1PzzgasC3s7hAARrPnLtmb6EAZWyauOc14j36jpceu0hMjShNyW9x
enMoBlAzIik1pRMoDfjCvhdyp3HxxOBqZXrhQxqrYXUQRMxRRzDpuQcMrtFtLgF54j/BzWeXmosb
GdHOvDPBcRFNhiHA+bsCtWoW8Pxk9273qdtkjD4W5e7hmzJflcscWmIQ+qwoTeUArO0yqyP1f+8u
67crb9HnIF2Zx50dyHGC7au8TjidLIR1Pwghg0Nfux/6I9OcVif7NXJNh17SQh96YrRkVucXjBtW
/SMyIKzLg4OkQtgNtIFXiO+fudTI9jwV2V1tYBbrWHrTIJJ8iCQi1czwnA7o2rJ7hT9wB1JzL4qG
1iqC8n3dWqMuL2mOcdcWgtTqGV/dnLGXSTHB63ZKUXvOyZJ5TpfH+kVd5cQ3z4QJL2wt1lGVgS6l
iouqzyh3b2y8ggrPfK0+i6J81gqyOOSvvYkidAHJktviW1r6gNkx1CwKRLs3/tgCUZVfxUK5RhzB
CiqVnh+kCZxeM6fzRUd31us0hzhBKkyTZl6pfIDNbMHaxsLxq/ZIm2wuu37wwY2H2V1wwnLPHwhL
wm085TUNn9lrHEo+W3pxBz5w4VW04kh7+64Hej6fMfi/RZpGp8Oedg6PMcd+aPc4abeu+/HarlJ2
N9ZgJ1F3XFtf5U8vc4qda2m+xiReGBmDmSVkgr8aGRKIi0Y8v9nH79GTz3f9rKBme/zUy+z/fsB3
WeChGy8U3a+Ys52SzE+k4AWCJOkJ5288w0o/Tnr9tr6yWhhQLT9/1j6Qi8NO6eXB323dWLflom9Z
tOS3Zqzw9cxFTVlEyC5rko+fnxAamyGV6AkbWTHZUZMNep5GBuEcYnxmMWzTJlyNZPrZzxoh24Nm
aPsXpLQhq/uy9hMfbf5Xlcnk0ZryUVmIz97fAWFwXmwJbtw/KMxeZ3H8hh90+6PiIZJGml/8A6PD
Aqa0XqnCaxq5DFjMdZgq00lR3r44m8r9d/xxbAH9W5va4yi+eLqbOXDk9QiPPbUhmY+fh+u4M4IB
BQ0fL0HpuXX/kWO8CkACmC6MGnmieXRc8Xdi4kxU10f9F+M0/PGbhhn+qlL9weLJ4ewfRstnVeLQ
Cx01g5wI31zAlonf+ijCxaJQgVXDDhsuaynZ282n79POZnGlTYIfpMRBoegQpMXgXnurFOyuAU4x
rjhHOU/AUIjf8yFLaWgKihSUBtf2VeHf8m7isalGZlgt46FPdfaDkkIY4mUUhNWeGWYn6vayvEx1
EvYGGdL7RFSmnrfm/E1NgVc3ay4pmwTpdY18wymuXNcomGwycY8iuMHHrAMb0cN+0TpNCEKv193s
Ej+LyS7GsioVdUhRrrxoW7YCnNwIFPgwa/vzosb69vhitbYqafXArpKOl7Z+zmpdjQ5N6KXEqr73
H0sCRbBWSDfcFHW3fTRv5b16JYlOfoRV01uqxoH50hqOjRYXGYhhTZAKXTaU2Dsk15DUvDAuuA0U
oC/GmDubhNO88MXU76pG3coI6OX4z4G6UH8bbf2s4AiP/DBUIZnf0oG7YyP2fVFXqYO5d0qvhbyu
QFLnrEL9pck/ERQm5GOnTxK4RXk37M2zSzOO3qKJqq9DEm/51J3YsaSEAcDhlBDKcSbLLW5qcidg
kXgtCTKFcYkQaTcKH94mEipZ4/jQ6Mtg/fZ9JqnTsga1mc7r/hTgyNa8sd6/O35SaXTbTod5kBIT
kCHHbIP1oTHe/sFwWbWP4XGLkYX0nNQBIEwedydO1i4lookqvRRG6a0pnmkPxpK/BpG1Ab2uMS2x
EEcclHHzC9X9oi9R0+ZOKQ+uebx/Rycgh5MO1FiVVqxk8hTbngttgCSZpVUSdhqofJYS2iVHaqI8
NIJmIoKcBoz+5wkRGoeq4VBwx6DFytEG3at9hBFjOSQjyoGVauf1izD6LG3H3vtW2ScDGOxp18dU
MaEkrH5qpqeLwihMbECO4ASwf0daR3YhDuSRlPekqYZLyK6c4mFYcx7nLr7OYfaZUuBoTmgmZj0G
j7Vt/V85gB5UJSMK00sd+ViRJD45gFYBQzzR9+F2jIhTdeWKGehXbh/uLqX5wZdYnIdYeFGE1FWG
WgVCyheGH9FHaWyqwmQEsCO/UfxRCXzKaWaeKWJLO1Rkvs4KlOxsF8iMNVOrd2ZtsV5jSqCf9CpS
9PlBwy8ZTk4N3Iv1eHxsyJlWtrcC9Tb7AqGZy85d1I3fu3t/+5fAktYIq+OQNuZuwSDXH1yQTj0Q
MqBOG/WohFXUTvAdrvUbIJHjgS9hc9hy1QLi9dJT058Cfgr3Yn13faUGvGxKgkZrsTL8O4pX3W4M
8mkFxb67bdyc0mApff2vfVN8Gy5WDDxABDKOj3YzFGV7FJNexciP5I1zTdjAJQ3Wi3oEZvmg1uif
OWjms6EIU4di534fUiFdTqdtyuxQsMMsAJFK/AHStYmbyNXXO12yTVldwCg0DCivA7fE9lHI22Fe
5/1QzS/sds9I2+Tbv3dLMiUjC8RvkyTFTjIDFyPnc9cg3tN063wl1kbUdohL0HgkP8Cr8l+N7QOu
1w6+UN3WhcsjNL+e3touARu/Xovh73IRxsZNNzvCJXwEN5jEzfpp+A+hm+PVuoFIw1ex9z1kAwaC
1AUulMPfDCkPv2wS5wY/PdLoTN0YrF9zZKxEHNbZ7KWMSfj/N4JObPCS+PUAeAcEcR7P2WFqGJ89
Ey5tGt0Rlm1A5/cu+oj1ZtdTWEcvRLIttc5plqEMrIHQGvzFQnG7Ls8sp7FoTozIkN2Vu4yft+1o
RPftXBxK+6/4IK4tL8IPeBrsCDC03adfL9X/vj9A/ZC3fQVFNnjmGUbmiKu9K40Rq3XOXJjYj7Pd
ilunlUrQ6DDc9koTJHfYL9Fvb1xWWcho7x62u4w1dWD1hMKF6eS3Hol6Kybg1QHy8Pbmi8RDJ5e6
QJZiFC+bJ4PE4eisd6u6VWCHTh7Q6MAeKt10o+J9BkHHDrA/FqarLmeJhL5eij82edijejVVjtBX
OV6s7cvQSXfQrMmEQGmmGuwpqtO3+ir5ABuv/NDYYm7kQsJsOrq8qx1tfJ+cGnYwmTFXgLUmYTLK
AqOGH4sW3SXbb1H1H5OpII9vYA0OSQ1CRAfAPtC60SvSiBlvzK0+JvyKTlcf/4cQyStBsngTiuEm
bwQ2iIjptyLOjE2of2e+8WhtfmuQjPGiqk/XXsU5P1ojU0kO/z040kFNZFWVJcokw2Qxrqpt5WsI
clATSP9rj3cKF44bVYf/3500KMnzYa0AHLEGur4FFxym5tlGDsNJMavhGmGtjxMb9R9LI1gxxaZI
CsFtFI2pmZ4kHo4gdI7ilUCyKBHkCSQ3Pn551MtzDM7cLda7PbGSOf7n4RRGjSFFNtenELCrr9MJ
jyOqWkpf6btOaSJSHdlXoGbKWYsGMaNYI6vzZGnhyLucNaEozeuiZ50ePZKEg8GluEEi/Bl0GV5O
KnbJGpAOdwbQWFfnNCy4y/UmSgKVKRvtS00NqMzBt2ltBw5ZAqN4TSGq00XUFixRpY5neZSiBSIf
Oifn+R18jeCIM09+b3G8CGRaJ+8r/L72FIG8jenr18IfVOplIR3PNDIGZQ/5cBQ/LNP3ZyuI6slf
0Xes6qnpeAkDyewUt7U/eEk+MwVWEqbSIBam4Oh8/nWOm0DSaTHLI1qtaUh3ySMzkgxQkndokxw2
8Lihgm4h05JXKQQWZDUEJ4YubioQIyhqITWFI9w0x5gqB74Eh7EWV++ZWcI9d8fDG8XZftp1G1BG
8bM40/iO/BJGkHeM6O3yYWxtzHUrsC1R4BmPfpbYErDS4uMEHrTVXQUTAg8XIQz70rIOcgmQq7p2
/wc46hux802bIp8RV9ocIXNPjbYJc5Y7sUvl+w6+U4WYJyk4SwmC729poAn6b7KKzfBhImFsUypy
sZPSG6sgbrk1sHVixx8o6hDscTCA/pTWfhwvbqqm5OjkNWqWA7fYOqOPXpNl08KQd3yI5+DIgH2W
PKyolS3xfpbIWm7RvBybQY4PpNCtQFmDkusNN9Ilu6Fy9rnDhqMhc6w0AKXX4YOEyVGieTyYU3KV
DsCu/XnR1uKSymkH3rxF1fbsVfk4uscV1os4CjjEZ7DbnYX7TsNtU5eAJs33uW21AjeHvWTTRHS2
l/1GoPfiI2llFcQAsJHznrAUMtxd3dppGdXaCHQLWkTnt8BwCerAC9okbhktxE7kMQ3KBOCLMjqK
nJlYzeGEH+JlOO0491dcC1pICAt1FgKBiDn4pq8DoKxkWVAXr9U8S1ASkUR4kElRe07WrxHcenJO
1qcTEqznIwTWNKqDsWQ5QwHzwPcQI7y0dPVKOqqatwlds4p/ckfQ1CpG66J5sTNpjW4s6OPpw8+/
Zgwdo/fRl1ESZtb3MYhpbnNdALb94+kLoYA1WPaPp2OElSLvmS4pPUZPY9dROUiu46ReyCIG7XDA
HnQvHYJbTfnc8NYkI2kJKCe5aRWTpY+cGSFEWhK7t3XIlCd5/QeCdATuVk6DqOSkoRWqmB0jWEFK
vZxtz8KkWZ6krEv1RWjGJUouc6/gKnjY6FpO5lVcN0d11NL73lj8JZnIlsw9vgmUkXJpSV12Syfh
iy489QX7EATBwDPRTfOxiSLyAIGZCLXl46cI0I9NgZ/d/Td19p4tSXWwwTUJ6DfUtBumNjV7GL69
P2xbvxARa2eswKO2CzWKrAYov/GwkWKvwqVSEz2ElzQacv6Gdy80zi6TSLzQBKcwURfeP4PN085q
DbS4vIwisXLTKWZ4sOxeLuQ0Rhovg6GFrGEpc2wP43s+nv4nlBSTCbKSFfWo79zJ0NXZLPw5OKxU
WD0SnArnJh/UHhQ78FHGa02vkQYsFPnKJq7NyMrf5B7oawccEuU5s3dYmfJAihmPc2pgQUCo4l5g
0LoZilU8JGaslS5J8MaSdTIjGAGUusBGapQ1ZV4b5wM7xdofejBTVn5ejJd0m9xePx5EkyyXJcB8
/Oq000w79UrqlhiGtFmlC9FaOwHXMNVMgfCuV9i9NBc9FbMvZBH7apjf7CfUxKkzX3z3e0RBUo2O
khRgOMfG8cBMgebhVRxp7BBlnjUTT3xQ8xozzbkamNzKXxkW7IEqIzg8qIXznKWNFbxffFQxDDTY
Ico4gOQY0Yra3GRXxvxkC5TmPU0oH2gA2VNZ6HnVVZhr2cr6CQ1CsWXOxUiIIoqX6BTh47W2m0S8
Gy43mjFxhpsO52UiV0YkjYpI6l7wcL0aa7nuXLQXfnsaSVUqwJfQPeZV/WFPyUcZcqNEhT9cpNDH
mnNYjl6/yxiPspbq+Swfq2vzPrWGywqOnSOHmlY+XecW7qoVL/RWAWwg2ukTADRpNu+kYdPHhGj6
QhyRQOvf9K3Br63eSPhBxl+d+MfegfLh3KAP7h6qcR8rwOqRAEUuqr4xxL7GQwlj+mictUPYSmMV
EcxltbAU6PIUQNvE3OeG2ZpRejd5JpaugFkcD2iWFboU2lA2HFpb1kZywvcSLcMyhayv87e0Xl9w
liulsXd48rQQvLko6Byk5vzYDEezcOuOhghU3SRR6lB/3cnjxSTCF7UoOgOr6PN0zwDbDKWkd1qF
tZE+ZKJTpVPfvmBv/eAeOq7ep2k01xfQpppN5x7hhskLrSyQDMWRWHek3aYd1VZXc7WbE46Sg8bo
hckXONUucExiPz+jvrLjegVZ/WVU+HxEmE4qXFsnCcT8qqq+nwVkzjwEN5LBdWlB5NMn994h+29m
VNs+blFW6zeEhQsUiO0spgHEZGnSHqzT2KkqVkPmt7Qo1qq7CYDTmM9zF7LbRsBuJl3Sy6ReSxSg
sbezt2mP3rCce1QPdmhdPO+almCGL/X2JDH+vadtfI3Vk+9FuZC71ntJQ2OODoCyhy63GO2j+Bni
n5VnQjQbem87xuh8vdY/V34nO3aHum5tsibrvd6v8CXuU0dobf7VjpEwg4s3IkkAaZUA8VtTdaqj
1fYDAvMb7SNQRCspl1s73ctA+xxkuhYeTVqAWSpiaVnH1QTCVQCX88NZ9bL8jAdYxWYVXwJMu4z9
s2Q8w5i6TywcjYSaa875uapaEgWSowHHEkOnt12hmFYi7yWpZ6OSmKqXhK/xPA5fUUZirHgCjiSS
O1lGNuOwntMbkOAtDTrMaf0+dPDMNycUhvDaQOgsH7NByYIcAu31JIFWPCud0Ra8E5/bX0Yi/aZc
8DAil53WXKxTtL9LzuM3WGCRAH6L3irWDcCZbhSz6j5ANc+DlQlhSY1UW8t7GFYbOCEsD3tRogdl
oV0DRmAau3NtxcN0fauT9Tl/M2W0HMm50iToHR51DxPCstBxsj42DKZhTxg0XRoiENCRid6vuU6g
0J705jYCyKwVNy3zp3Ce0kCKeSC6yDbkOJjyZSXGK1h2yy5IUL71QvCfJ+ogYonooPHgp9yTrkTI
Sg+5pjlzPAMX1f/UOkESZ7S/recZpzxsWp6x2yxvDHL61KW8q/kHe9f1BUv4f5PdPrHMzOUrJuPK
KLDGyY0llO/rJPpM61PfvaLg7f1AaNBpmpziEbpkusBbuu/033f9vn2gAJomy3ba9jC9fxWlPAJL
tMcstCysWaf1YxwcMUmFLhna6z1eMdSMfHTGjedXq4H/wsyx///7PVVCt9Uvzq3KKMx+sKgXsqB3
48+htR61XVa6dFihio0kHe5kHjkxtzusDTzsM8ZviWBDiKlibSdnBc0y6JfZw5NgFk9KPcCnZ3xd
klrw5rtyBFqysqGqPwBlnwnRQgy1jJ2MIiONeoWPv11OgEtzIugtU4twUhQpc07NR2Kv1crgLPO2
FHBqN2peB4376Rx8FKIWMCuafqApyJVUsgG6j2AJqxbdJJJu5dPxSKD8K26lF+cqPShtu1ZBBnZT
nYHrCQrSkppCU9E7bMgAjzHQZ2WEEcV8H2T2F1qkGIychb1DH4mztjg39ct9Y7MMAUAGju7c6Adf
f5w+Ozxg5iJcgYEDBsA+/pFOKhTSaoWXXjayhfnFoGC9hKqVqwFIUa86/KZN2lP1giu/5xswhtmA
wQD80Cbr5VthpKkJTyhN4Cqn/wQbfrrlHGqvBqxsiD31P7VGqo5kppuHlJuTqiIJZIzOoGdCA3kV
YSaLZidVXw6R6uqZ8daDJKWZhZBT4xQ9PTLMWA8mihdD9vK/IfMGO09nQsnCcQwBtwYQCnvPBPZk
GjbVm4Zzx11UytZU5L0GjriEO7YqpNaizqpBYGlLQzvhq0+/N+m2vXXI5tvN5hqZjfttuonWpmKR
XGoxAs2A1HnW3AdPJOAn3s22Ogvy13FdyGe3e+IPDfKL1yJp4q4kv+xWpCQ+gZsCiCF0UiTuUhWc
YXC28qwPR9h5kjb/3grBQW1EHsJZqBvphwgNekOBEcCHmyeK52Y0+Xbs2ZjECWUPS9Jk29YVD9Qf
Fxbbs+890aaTLKCLLGynfH1sSaTurhi89HxM4XgcjoPDeMqm1JHUE+MaM5LuiZqnaZxt2MZv+X0J
xLdl3ysByF5gD/5lzq2uJwuHGCG0/sMdrgJ4TWdBGLg8hzUF30Xom8S5ML7u4OdkjxOthrh0luYh
L5XsXNvVg9pR46FL8AM0wb0Sa6n33ZZOFAENtZD2G1Gh3CJ7rE24e6tGZ/eYUOVyaB8GxscNVXhy
0QdUKONTtQAHv4KTdeNkEUYjVsezDlDsEcNsG+o3T77bZ1JtowezWXLmZvfKZauEKcXXaU6w32dW
y5wk552chd+VFabKVNqhXYFWuvdNY2m9ABMERBJbI2C5bT7RMZXMLvoqwDBEUmZ6ZDZ3kJGdmHO8
TRYuk9Dus2ICvs2nN47hjzSrWuMdzcixAn5RUNw6WdHOo8aWCiknr/7fu0Hq894FYvpbqj+wjEhs
A1BG9URpgsxPbS88NB8fUR7ZjYqa48XjnEgV059lbQQnlfmwwp738sPVOvHQgw1kM8tPnk5Vug5X
IIX1MUr0OD0ST9RB4WsZgVah7u4OZA/b7GObn6K8WsGsXnGLLQGv+6Oirt/YNkqW71OEEjvkTfJv
a4C+GxbzEHHpaQv2lRqQjuOp2ONQwjt1Di/NvkyOBRd2kO1I3kQ2KtkOowTlL2TfD+o90QeYX0Fd
2zOziB6UrNxMB5ufY0ym906oea3Jh0rtPMMIXfYg/nRPVKj/UjT/NdckF+U/TFVufINMs9dwCGWH
UJudGOJzvtWCEvJ9ogqJNekR7xA6dTDn3JgoW38TQjqWkN/jcWe3ArQkE/+IoscsWPNxOXr4Oneg
ERLBptmdEqLh25v6ppwMkv/gUGGMAY+kcL1x2pcW814Ah+9qF5oCAemsLmCBBdal2PouX0Y7WheE
h/L3RngAg8WSlvzjioePfTrOvGHiXumrSr+9FRwJ0uvGxuEDg/povMtY2W3hh/p/U32bJ6h2Y8GO
zeni7fzCBBtvM9opq0dxtget2WY12/9ZQ8dY1gYu80i6jG3InblBmikh8a3qLaIiZXRKWPetd6y2
J+0TNG4rSxRYcwfRvKQooQnmfe5+btdL5fe4y3cXg2uZmcmChIi/OVW+xzkn5el9EVKrNvSfde2e
/LjUX8HeAeCgS2ECQjbNF4hdLaj9C+Za0POcImDDELDnqbxuOjuITNg4W1MiTzfRGZ5o5bFu8cDl
+GVee3lsOVHGO4Skr4n9eb8VZQtZfYiHk0XByvWii0ZQG1Bf1947zp0I18eWqQmoR3Qg4/Hdw+Lw
PsQb/kOUQQrbLmiVv2tUwXpmWAmEiM7p6JhH0jeznhdMpfnAd/oapb+oFZPwXHQcx7wwJOHBJy6j
myVzW3W96cYxVKw9tUMZ8mm7se4PqgsYzbs+C4C9Ajr2R+jlYlvE5SxnCzWYg3BoGS/4zL85KSyG
ZwbkJLGQGFPt0xidWdyoB57NyQdFZX0uEFvYJ3q806W+jx8out2Zu+1ZVUpS/nmkOsrINHzv59rJ
f8fd+qVJghdAqa538HTbldr3LOP4NobopsoVVcQRr/FScctHlPwioT31l2ufpo/Mk/d3q/NNDYcq
hmMgEW8nFLtrUSFdv5x4tQ1pqmSaCLki6sXXQiqCjFQo2idFDJuJpDMmuEom/v3WxV/oxiN7s1E2
zNknmxbpfErnyv5heEa8VhhLkhIk0MT5JXLrOjxxC8teD2PdJqFsHuDWr4JmKpkYB3a1XvIxpMRW
4LzeNJygTz96kvReXMxgdcBKS+34omJL/OxOniEVkUe5hc5c39h/6uaANio8na0zjQiD4mGk4uGm
aRWNvCtUXFad363NX2BfWuH9X6n4aJPUgHkjBCoQkywXy8ly9gO/sLf7YRIFrnrU0o7hPFU708qz
3FhBtfTAvqOwO4BlCEWB8irWYkDu4AthS1/UGqvLyEXFDjcGurX2hX3rKFIKcXIDskWymaASJDJ3
WttAzfGEBWZcAbHtCCrgtuaPOZOVNb5nrnBecIqX2KGC20bwqJaUKiw/qMRQtkKZ83rQo0Kj6wsY
nwTC/0q/wXouMHWXV5VzeXNyBP4HuKrx1xQqCN35cvFN0hLVs/JWi+esenlVrzmo/wG7raxScYK6
dxC33nF9PN8wmq+MY0gPP6M+eeYkt6men4+JK316+hv4J56WpLlzeSRt8pRPDkReCq1DtXsdbUod
a3lu6QfY+26Y3ESXPu/uf87WESIwQUCZ0xgxI3swSYeHHnL/QBWDJeuUJvqqgjxXXAHFCOYUqQKy
qkkLSaPw+AYCevJXDTOHJGHCn8JLVAL4i0mKFa7ATrlo8T3Pm64aknR2p17WuXNqdKGvKOJB5XSc
Chuo2BHUi/+0A5qLlaMfOFUmSxahDqtSqGIsbaVnyve70YwUBkbWICSgn/TYWxv4lPesaerslIqN
Y47UAJfekcU84BWr4cN3PcNd5zLV21Su0+uH9jgIRD+3105fmmpCnprJk9JTeJfJUb79JVmfEKsg
MojyQDZ4fkAqlMIaEHKIxUM59a7ACbPr+l30ob142ZGhe3knwLmdv9lPXbrop5U65rby31ZJjMAr
UQG3/BH+M0PNBVG9vt7FxOY+Wdd/VwlNBw+I4PXrJaymHPEYEem+6MPXHQXq/JQxcdCwjQZY2gvp
76r5oZmugzgcmBlyuJHSbWYGBnGo0OKnGACErNw1o8nUUYsF5RUPNY6mQFq5W4fynuXIrBOuGG/2
MG8dLO+KnMP4YEpebdhOTCTACU8yk2WjVPsaQf6/YsPcBLeQYSXVILTBY6y/u/jBSpFh9xKTV63K
DcVBTP71ovLo9Tff5zBMYmQzdMbv+pyOkyr1CgL+UgJsSR7bsLOHN5b71sFO1/TDW3zU4zPXoWbk
NycgSj5achQEpKqmnWproMQhSCCyBzkctgPb2XN9IDkVSbwWI6Ipsgucee6Xzz/uhMNbNrLtIN0S
9vhWjnpeK0q2ljfmvdy7CCIpgdxtePc6ccxCoD56mmZoq4usO5T9VO7XhucpVmskIaFCGhoSRUac
fcePPNs+YX0KMrZoEV+u+vKmVEgthq23LC/dB5zBIn2OAzMJBpiUh8NC+hNiH0VA3REcgOwQwccx
Dtjg+A+yrEDyRV5dy5LtpflQBI5O0OVw+LcE2a4ouBPnUvonUef35S/MUluZIN2GyWM7qrXtMOHW
5WEtgscAcqXN2nU9ty7qqWbSx7+vwn/bRvyk3eoyl1N7RtV7IGoPavyHZQ26jRmKaLaMeDaUeDyJ
PGqmttUe34vIYOHMMOVHg6N6FyIaZlzXjiF0Rm9TDcLkmfbxK+WMNSM4QTgYmexY408ZWXRrTT5F
EqcGxeJ7tbn5RKqosffKMtis9k7V6J15YjM/D2Y4omlsDFDXG8YbHtkDPbe5zEUT6BxF/x/76j+h
02nnq7hRxsOCf9eQX3OtbDy2Tcowim/QvdrCzM5QB42r4MPUNpKxORDP0rbxH8f5fh3qw32U7vM+
1rxe+ZS4QnFslODEkT+gwpqTvddvO8gGz4x2+sB/ApTPFAPfRlWRUsEK7NwdITyZbqdC/sp9lW8E
ab63D+hbShwfZ9uGbFtrRfqUF1pMok1BvkzhuRwz9h7m+Nn63GaWV/813lyMAYWSLifQqFQCZHyd
44JBbNhbm6F6L2X3c3mHELfl6mKzIYN3EPffw/st/vntwEuVr2/2niPw6rf4Dg62bNx0P9O3Jcby
BofiaWdVNI1hjxk3CNDzLBAVI9/kVFwm+1jbRMAyrrMxYOcAaPxP2VpaeBcMqmFnQoxW87rJrWSr
MQrQiGP/iWaxDRVe/SiZlCWQGfWDVwogSZeLrH4IuERucjGL+69Yxf6gH3PWLuJWcvg6q131hk2m
IK2UAmYO3RpGfP+Mm6eEGumYuVfDfAMY6NhTNHWRD35ycL8WUF0fKdNrYslY5MHe8cwgoDN/fcB5
lPtBSBvgVyUL1ZwQW7uOor/o4/1WVrYRxH7KVrIf2q6Wse4QpJkCoSrzEzOlQ2lmKf1cwPjj6VTI
lvKHQMH4algHsVgLjtxe8SgnoHcgoB1B21w9HeSTzjPar5Dln7SuVp6W1nAi/KcIs6rgmQjfd/40
K12YmvH2jqEd1voCuJJI+82fUI9jUE6/gm+q20yWA4qPB5PqLmslijl7ztxqpHdQ/I4osLCYdIja
LJWWPez+0yaF/9mDw6D2R9CwHfVbqXL36gqZDYQ+qhaolIzyhnq3ltU9O7qRow61uT81WwoPTjKZ
xgztp6yPAduLbXkGMCUyj2k27QtiJRBKvLRw2sVVAPQRoIlVYw1ZIF+nziga9I1wy/XsH9crkIEj
0NMdkF8cvo/WfI2S/lH2iz9s0sMxYT/o4izkCS2+XIFtDBlZSrG4ksm1xZv6Sj3zv1I8A9pf/6+K
sMFGDR/l6zfNejClqU5i0T5z95zFZH8WS67IZcj5mg0UCdpCG4v4ibaYdltgJsGl/bfDVe0r6x3n
TdK2DME9Xp6NyR9hd1orQ/kC/q32NAYuORha736X5JtTW4UlEBir4OOUqGfkys6eXZ/uMXxKBq1H
FfuWx9A/7Nle7E1HJ/l17/4nxs+swOJamC+N7ZxBlUKBkYoz2YNYVTeqjgzI92ya8nzRFSaWBxgI
a3uwKgxD2W3eGr8vjT5xc/u04WKezpbmuO3yIYqrY5anqfROAlcvzo9/Xdq1ukTrLcRxdqizHgqa
EL2fCWB0l9p3DUxt87of1WVE0c2q5Rr5QqjihFxBX4POS8B+ag6HXihu5bpPv81SiJXRaCtVBbkn
9ehqGB7iZDFPhvq2wML1DhFpeisxoQ7gRYVE7HxoRCcWbfz04A+kf4IiTAC+lsPw4/mMVECDKwdX
jTBCi+nshXsCWGGUaco9pjhy5f3G0b9fhBQo0S+Sjgowwaqycgg2NYoE6NypyiC2p1YTiXCOlWaM
7gBLt4xwwN9Wrq3/V9qKpNaTVoQrfcUdjGkeDkW6LzJI8FxBHjjGaIBs0qj7JfqwDJ/DmsyaJTiQ
t/ATH2PCmy5ds1FFu6w01YBdGn+KXn3k1QQCDhfop5dZl8kXbvpJiM8z48ovCpPefDBC5gzKQuFm
OE9Ja9LLzOaZ6R8r8lBaN2p6W2DdkOMBaaizlS9rrNGhziwFzGQzTM0I/tNg10yOTMyxmNiwZnN+
WqnkcsHfpQuJMf4akyknJQBbjRs/FyrXol6srsE1dHbFqDzhVhngpraQ9Y2kdAMdWZ09XfTvZZgc
wRlcdgBxM+dLkSBSZYy0zFxPiz6rKf/L6u2uxs502wQKSvbemRU5Un8xV4IFEyxsPobFkyjzuQpM
MYgSsCEvqGW7HsvNdz/KBi0m+9GpMqHx3i0KCC+v5iW97tlovwTdIVTYxUS8eTMeXhYxDgp/TMvk
3+9+yY8dNjVnobyKxTrprXM0+OqoTrOGjEqUUluStBS34sVWvfpZLKqqtUt6z+Xv3ULfRfH7CUCk
4Oqei8zr0h/j7V7FhuH5jeQNYSgqSWJzedWafmTyx4DumPSgxfTdxKiLzyVaa2D3hn1060FzN0gO
lZTwlHw/LVv+NsheAG8/Nb1O3Z3SmeM0BKM4Nct+WVK+fMz0bUNmq2rwBPcFU2FVst6rjrEATn6l
OvbB4sPC5D0w86xt+rbqtHBu0Ox2BW7Hoa9Zkk5mEPPA/07hfDKFn+6MOTn4V0gvdiQpPPGi2aCp
lYubLq5V9scFw9LIsZUAWNYPUzO/Ft2iWrkqJ/Szo30A0S14/b3jxvxIzemkeyMuM+ZzapeIoJhg
dHP8TbzdHhBbjwNt4F5pPEYmv6U8AOiI/tIvqbUcvDLp/+/QJxZAfJPGDrF9RHAzbqRWcKZKCM8x
lJxcDjNOfyEHN59eJg/RWL9X6hhHokesp3OPRgQXTmUJ5h/02fROHyyF/MHoVy+iIGVdB21IMgXt
j62iQ0dfGjuZwYjm78JB9YlWDvJFDfDAv67A5FdNXrndaP4dnAxXGs7SbgDigSAAPEUuOyvQKX15
7a4MeeYOuiOwAefoE8kdbrw6fply6czC7K6C3vLN9Qs05L4WMJIcvmzl56vFTAVuPWGyJxxhvd1e
2isCFYGfo/TKB8PBN9zPcV1nVwGyPMr7THmh0yaKrwdtC/znERxrLvzZ+o73jXDRl9c76bTiHEF0
SrJoWCzMtVGE6iwnwZsu2+/Lg/CCjs42JQtFonZ/57we5JQSgFqBcBzTbrNmN+EXdOcB+vj3OeBW
+r2kP8hlD3NR9d8FqCn9lCMgewfCU0weR7zGunXKSmgcYrljWy0bbvsn5q81pU2CMCCXx1ZM8ebL
xXq5di2dOBVjUh3GssgAzAwdevSxeSZSyDK5oxS02AQ2tHxNgQDFqRFOIGBQ/BxM1VbWTnlIQLiD
NyUSwpgOGKaFPO/iiF5/h/UJrbpa1GR20QZQTFZRa63wZktyT/yBZPQhqfuvqQJDFZVd5rH9VvXN
8Fv7wIarmjU9L+kDoOnNi8Qiel3kpV6qoZrnJ0zShz9J8EgK5VIqW48qcGKCaxiUS5In2Gs3erWE
fniosJDenMJrbzkzVas4LrrydokQfGMSgfGT/emW4oClpx3LswxPuSMB0HlrX3MP6E1rsOOxruzh
RoH/hCF9FZXfXYtJXf1jBj11+BRuOUY7s6hI67lu3vFarp5LwYm7ecdt+nWd4KJZT0Bclm4beYqI
Y0q2lt3Iu0uv9APpCspagkY5Bj1BhzCHeIJ5lzmQkZdwDRWUvnXUyZOUR84cUwNz6nJkogCq6/XH
qYyGiHKrkedAE8ALH92Yx3psBiTFadzXU9UqlhU/oG52p/f4SK5jJG8Sp5ABYQjYCf71Xfl76zQh
lbnAmCJlXwez1m+HpNcXkYgAG0wm3eLpbCT82eJe2+R/5LR2ZOTgvN5zWnNsYKkfAyL0BhlXFnmY
m3tSvlVseVEoaofykGimdgKwFBf0OK3WAmLFT4gN19yM534JSTfaOLcr/1IJ287INTUGb6Bfq0k0
akl+FOuH3RP7sMDeWHKIbsonhI2spdpRCx9kLCAFZkid3u6vLR5xZ2+meyD1HBxo3ACkxjfwsvjq
NtaQqjucMaChgsSKcevzyRaofLGHbynA/oh103y4O2Lo/WtbVJJ0qydphdp0Xu4nTOzApP54wBrE
dhqr0mCY/uQfTIqbn5zuCc1R2D2qM9U0rlxsfP6b9tZs0yKJHlM2X/18zMN7meHEm0e+vPtY5obf
g/RzkkmwYE7dLlIZr3om37oQ26aciDezLFvq1UxkgdB+YTnpoO9eYY8xKx9eXwSvLU/VgJzdl11Q
gjTDuQ7l8a3+AISsiBPqlzAcChmqy7fy4KxwSLsoJ6f5NAak0vAmsnZSJsyuYpDIK5x1c7CAR+QN
N7G+v0xsVj+D0suBCncvfBUG6IGkjZhpHXejRqrh+IULWkrn4KFwwmvxpu4jyGPAEaKsDagkLLjF
sxI14Su+/hRDSUZK7bgAogXxlvXnM5sYbvmU0fXBhqMlTqsY3sDuCe5VA29RCOM7Dp6srd1OEm60
oJYhRSF08K35sJq/DZzgkv/vyPiCsZILNBviwGO61eULfWn7uaty1uFuFGAbKSa2qTLoBtP99rUh
wifAPDclXONf8OZosgXJTHl6yF42rnDFa9eTFuDtXtZan+xtymHcUcvHI7Wv+4o/dWX+INZGxf7d
yLc8T+h65flWyKURTWUXvA4R4P7+cxee+COIIH0q+wTqab73ZpcdZ6wPwW+Jly4mwJS2f5wbOH2e
n3datXl4OC9pyhW7GcKJ/gv3WMuLQ/op67Ig8z3SZPP1SCl3RPnQabH/TkzBcSbGlzrtySEA9aGu
FbPOAdALKHAMZ4TwTsulKAHy753cN8u+YVfIuXCQY/AfdqJrdhMqVrUmdg+mp2tfwdUt1mi7AQ68
tOOBsynG3tBHldrc7abjO3NlgB4IvtppnsXnCppJzNeDip4cvWrYgjZJ8QYYgj1e47/36nK8FiW9
KMn2oCQJIIF52gBFFByekABJPwexIbqbCnt0oQq9fvPfipTAy3Pvd7Uq415s/RrsoAXsDHhCUb1w
BC8AC6UCW0IOLue1ui4mwW7/EvewkuK3V9y86yMv7cxWnnOo0G/BCmzWyvcWpWMObWV//Xo/sLph
HyaOzteO9NPn3vd9z4l5chrGMElPUIkSkW6D8WTaAkxFUEK5qDcPA1EWZEeuMuVGE1bq5zxZiHLD
thCHye6vX/ybfulc8xbDSijT1rCd1HRacXD12JbCZaenhKcw0MjlEQ+bYXrMfOH+gsaGZbtwPRUB
jQRkuFOAIF4T34uF6Ix/wtdJvXJLYbwcoXJRybFr5H5p7AwyPPXvmVdpAXn0a33KZGKKB84ptWDQ
4sDn+bmztLVTpGldeYxd7NcphEvlhzuysqhHkgGIq2LA+Z+XHQfUmxMaPJXenlouxBx227AVczRa
j59bpfhEoiMzDKv9e/wZOxPKwDwSs2A/xdIThpoQeDrWvzQe7Q54b5c8dLYJ1rgnM9Jstrbpx2Wf
K+gIYMhz/eUjwKWIeilh52t1vkLM4Uhvhtf0GGt7DNB6vToXOCvjeVsVpl7y/cA7f8jewGrkLSPU
wz8+P7Rj1AxwcmFamZN4qvreuANDouJgfWi6nlecFRInBUTANSGUze+KlGYpXTWHzAFO5KCdol7+
W5WLvWIaeZgDWyjFX/Wu6guZMvoxMRie0fNGQNg6AOIviIDF6eNgpwHui6nF+CfSSDYONKWz9Iu/
rlr1kY9NaRUNS0+cHKOMIjqBRpgjoC55RrXBnjMqrlmcYuVib8jxl0iqPfnxWFm+xSk52qhVgA59
PMOSNLXCeBEa/gWEL35v7q5YekPnYriYVC+Um5tD/R3R3AWJGelSeL2CeuqHGYfhciUgQIzv1NPl
9w55ImL3Tja/7xX7EDx1Gvndjy9EO3P/KFJhwSdVZAHpuLnk130Hq5iV6McWBXmIW+5RICInqvP8
q+44NSp/jesN2lHD0iym1P2CV0P61fZv1nm5PMsZaWPIckaX+P10T3nuHiUdMQW7dOyL5QC9VOy6
av5PBeGj7fRULE5Iw626wyB0bEqghcaQiN2dkl11cV1qx9viEf17oaoOR8ZB9WArc2lIf2RT4X6M
+w4E3LZ+Wk2Rmv9irixMGwjk4etCMzxNXTj3dnAM8kajg/Cs7Pq1ei/oNGmn7eCUiP2RrttDzPz4
iaKRtFOhFT+qerwwgfULobVXtBZfGLZWo+dSRLu+ONanFDyJNMV1MWaMOcnjabNhrqfzgkvTgg+7
pt/4EzmI4oUZLMV43gKoDeMOV4ON8ze37xQhdUMadO+KpHiEm42AM/6pb4X/Aa28Y9en51QhrvEj
9DB2uv4EP/E3cUnT2doJKw0Bidr7WtqWicjFQCTb2lbhgmf9eOCnRdWWIKvR/Gj2OV2wSl2tBPvd
2BzK0Pl/XejCsB9nzQAV0NCibcnqVk8jkTZVbmE8QxRalZ6xkobbsZ/JX1kiwK/KzOQR5ie06DML
IJRZOfmHia4t5p7e89mLjUiMC6sbN0eBJMq/M49nCiCVz2P7mXDldDVQYyR9zqx+DYP2y4Or9DTh
vOaeSVMtq/HT0xmyhp1yjzo8k+o6eCdrlCc5ICxwRvn771cs/NMmQjQmTjeqr+38fChs8uOBNNy+
kYdajZ/uNBiHznR3HNQpBTziWoERsKWpupa4C3ojXtPPtqzLoNeyOzkjIkmfmtwXx1Y4bpU18Jqg
rDr0TMn53b43J+rF2VpRMTAfSs9wHhRkopIFxu8bmbbJd/3JthpjOVti00+Lse9leogrFH+CrOQl
+jwU05XobjYPZrRhgMrxSb4ZQkdt+C/qJNrd5mi9aUSfvb0d2ctaY8VpsAfcwqKRqw/yAw4HzxDL
kgFs6LPgJzOLmWZGeG2u1YbLCM6+Gm/b06q2m1efaV6oPV3IEiXPQS+Wr/pjXE73FK4Jo7+xgy4+
OCWQWoSjkYY6b77ow0eQCh7ucy5Ze8nnYxKYV0AcZlFzNjpRyumCvu7JYFVkgkPjc6/Jkd9tIDwT
zicEp2W8iWD8lIqeXhKr0PHqyby7lTIGz3A1JolM8nJhsJmsnsqLYFJJ0K7gKs6kLRh0gQkwOpvN
XxBtnr54OUwR2ykUfutgQGASH9gZJIOdohNY0x7Mny3uIsSzt5NoZOqhUU7HMb7OhZQvwUu/Cl3A
DiZQqgi1v1pWAW6fdOEGHIqa9zLMLwQejvzbqj+rKgXrBBflzGlNQY+2PdXmxWR+UoLEx04UW/nC
3HxwjCU7KFt1LoSztnLzQogZKi1kfgLZg3I4MQZELmOLR66v2Kx0VMlvy5jTyEqj7VAKUow7ibNf
s48a0e2zi4l9ufvqImvSZ7M4gBW3MthOPQPSHIryqiOwViFWyz22xjzn546+Ds2lp1jfL447bkyT
6xb7SBrikfwwBsKK5cSQ3rOeHltq5w1q9bAYjqSO706D/VweDl/P4Nk+DkAxPnbMJ+HsHffkvdLC
w5i6OhGZEvV6reBZJrRCqamDMdeBXXEspMymfotV+qfUj8XtDG6Dxxlkg1I/b4K7OKu/5l0lNr1E
NRSoShiS+avvnM+Z9IZaTQpquiJZsj2rhXgMB2E0Mj6+H/43k2J/B6cEWnaveLtyakqAbfwM1QKj
j+92+x9/dZjJLd7zzfdmkfsXpVgoXcuU4dO+bYmleYkrr9Otq6xUJunV4GfduAGwFO34c5caJLR0
NlbOrgUpG3J96GQl+87hb8B5Hjfj+t1gVk6L+F0XT95sgsEI+i9sTqgdU0aJDWFLqei/Ri18c/lO
nWPm4fSG6Pl5kKmmQXgGQPWWtdzQjI06iQL0D4ooAXvyKO7U4ZzDC3iwvqYMOBBaWOlsPmLeJfIQ
YCuo620Fg42jjedhdphcgoX/0q1ZdzIAoCENTnS/zj8TJ8agsSDjB/viOQLRy46UxZ0RfAwBRSRK
RHzktu8MxKWH/KDixGvIQfKoS5MCn9F2WuGjX4geaiwBOLl6tTS1FMraodz1z5GycX5So0nEBNzc
OxsOvqrGiGRbRfv2sZt1bVt6U5QbCLlWD/9FPftmp9GWxNGUMASHbBS0lkpwkKXMKYIPnaGcZ8RG
lUbhMX+WLG2RntvZu3kCkn0kDNnrKDxPNjnGtZwOS7z9EAtmX0l0qtShrpFyIEFvdH70chHijQYc
dIKe2Uuvs9talGEGk8PwVO2PScz1X0ZvVkLv+kWE3IBTCxs0hiaisII+pnaqAoCpkOUKJ6AzwceQ
RS7qTrv0WV1NFSxHsDSDlxIkGsLCsc/1CtFhWX1sWqDKUAi1PLv1Aw812+0a/13q4BJEBT1hhUZv
pOuk/S77RmdDF582ge+1qyVc+B1Qjon1pIS7yEBrPOvsGT0ksu8XATAWhmGscmiMgVZO4nU1CY0T
29TDwRk/uiS4b51Y49e+D52q23oxD3OelbSm21G2uypLhk29EjSxLdazxpvjnnC6GYBBInoR4IoW
3H3cobkxXJzUBodnrETzdW4U52I14sVJl8Obp3JfXedSB42vQ28P/2EilCuXDzZvUE4N/Wq4B8gH
Th6bjfpHu2no1FU7ztn7qokNu6plmaVYAN4SNdftK+ZCEh9FI/fE8xdO5qjf30OaX3dSvXi1Owm7
E7nrCo/xNU7X3cxPsDvCV6YT9gK5cL9hFYIrbtnkyh3jstKFW5MTi+XTpnVepAlsXQyJpV014PWn
YqFcdevtkwzlT1NK5QXVmJrjEiKTyDBFkPxbqx/Ivz1zsJ+LJwqA3zNmaIw8QAvnbVctzqEeC8W+
SfB1x6v9dMvXcCcA+tPS+gR0dPcIsZqtCnLxClIF8laosuKbjhWHXcxQYhcJWFUd8seg0XlbEWzw
wW0Drn7mqfoYxTVS0l+6bjZnTDNuKoA96UGnwLLHomEkCnbGfQRZK1n40QfJpVHqr6oPEnU1OqMr
BZeQyv2lRU5f+bYXEf3qGP+WOkKVKJ3n1eeoLSqtcUbJQMdmu0QVNXglHSgLBK5l+RrJdAy5w+gf
kihN5gucbtyJ6ffxjtMM0xVH6m1g87lFi5cdo+xiIauFisCXHWjRgGA3nTAhMx3GLirzRG0a96ES
bT5zjFiEHg9xbEcMOKK9+CacmGT8vW1hBtvsYDTLZ5krTa5LJvaAEnSONzJx5Bc7qzeSa2tY3+92
6pCKWSlLQiovKgdt1pf3GXgog/0QPgT/QlZ6no0gZFreIWuMFkNHgvzSYZ6f3G9uD1d0KlSJf+AJ
1PAhHt1pkLxSaUIB5NqYAzzZ6Wt5D1rnL5vvT1UVNuo5fky0jdw8TlbNU+PO7qaO11vs4WrIPJN8
O30cbsSm+2daW8jeAShtC5J6sOMk6YPQtB7Y5h7iJsidwz2dmDaqalsgYB+9H/NkXEPi2xTYoptC
E36CFLr3jeNYZsQM5cypjBrqeuovJ8IAWgo8/Nl1vHsWEchxBCsb4Vdzm60gGEpc9oK1tIFik6SD
BoV+edS3zH1eovmoemxL0VonVqhd8RYp5579VgRmfiiYeQa1ONdKP0Cr4zK/IuaAo/dXFlOBvT+o
tto4BXLWfgXafQBFux3Us++X8uYcLtoaeIVUIUUSxNbj2obL22Jm/49YdLNcy3be62PFnl/QzQim
fZ2iKVDEvOgIEQPVmL0TaJKhIUidVPekxE2CXLa6Wi3GRphSYwAThjgUEKeVuDyf0luVAz/ITKff
Uh1eBFoPCNxiz4GOyHpLxqiapzxPnHMSv7n5Q0/jBQzTK1YAxaavPEPl2GgfubE5jtwdf7v9x31j
Mv14svZBhjsy6IyCTVmvtLCCkPWLX/LzNorSVzuvbWtyXekpRCe1CSoXVTzCZhlMqeNpg381Vmh7
7avXJP+LVeHVb6Kk/8bBHZozm6doouZaX13Fsi4vWBVn1TlXl9nJ9EtjvfMSmgpeTo/baDni33gQ
qMpNvROcgqiVPAvXxMjk/+OruzWQXlqxTF2fZzBtnfRzZVPFcKcqH/+Ed2Fe39XVomL616tHEL0G
BeYs0qlbTnIGqXaWY1uTaLJupmh0ah41WwXRrepBA/xJp5ltLopFlDKyJh578b+bZKKDZ0CVamU0
LxNXfCyRfzOKAoTA6vb5eR0unJh6hGQQcE/0eXh51nd0XEsvl+RJeKNhgX1mi93iTR5JCZea0g/i
UcDkIYrqgryLZqm/7kz646Jndx+TlQ9Z/vg6uC3nIjuTmmNr1AL1FH+RFqk20r/YAKPHgY0N3u33
qzheGvlgptzHD1pb+oYqmHfJekqfXc1wJ41TcGjtjYkhmMTRyFFSwtUM5tT4RVL7MJvhb48GTpBu
L6J+TjqbWAnb6sF8o5o0+xIuLBiZdn8Ut/TkfDJW72th7ELZI0Q8l6nBek3XUm49rRSKoUNTenYG
O/S8bpHWkHxm/lo0wIV5hPMPkH7MmM3oG6BzoF9xqEw5XfaQEq44DM3hYleeIrNNBHCwB7kz/5wx
8DhpEJC1C9DKbOLE4x2NXdek/gzxD5U6LPsgl+TjihRIIfhDJ04g8sNt2aw6E3rO/y6jWarwbj/5
Xr9kHL9PEwCxeubtASye8w20D9Kh546McTTZV9fn8Cq4Q2P2Guzx7jsqHCSlQWHYDH/KeS8nmnY3
Q2Ox4FKbDRJpudzA6BS2RakBoCWr6EhqHJInruptPJ/Z9RrR7VisPDgJ+PXTRdzZvHlnQiBVsmyJ
aNabBR+GO3MAltnmnyTpunOPAc7E41VME1hC61jBgLOMvTZqeRdJEfQWjqKtQhbagpZLL3pEZNmk
PUOGBy/Vp6JciuZ8AEPrGUYQfUPvBeROyuh4dDcg75Y4c5ma+qGjwH+DjzA10SHalIe/X9NQKK8L
SvZkVUSdmI5i4gQpZo4xzPILbzN7GL5cNYb5h/rrGmC6oHrQliwhmetMI+YxVSDbUyN/UQaIKAw3
vwNLNfJcVrXaNGpJe0iHFl/eJH6MHedhTN+t289S45wigPY2SuiiK3TF7Ui3EPskbYg6TFu7zuBu
xj0Gp0skWLmKYCkzE5FwVNycQv0pXHEdpyadSTOeALfVg1Pjwcd8pF8dYnRD08q3PQa5rzCmErsp
t0L2bb97vANt6lqOZzoy5961dryKXai+7M/pI+lsT/BTA7TrFmgUiAm7YLNdVXPT+t/exJHYKr8y
rZ9wpz8bcgGZCIG3wbD7XNybhwmpxVOAWncLSZdIM3pzSAaVOJqUZndhfFUxUxzbCEtermKfg0JP
NVFEeprIFIn+GpCtd81XjQiVL8L7dgZdnagEJus5W3S/FOK5IBQDM6eVQpRnwfx/oCWVZ53D4Wk2
89S6prb524gdUUm77sY3TbkT95OHfWZxTMrzYAHwaEn8stJvd3eyna8cF6dhuG050iSEY5f4R+5X
G8XBP6yteGw4V6nAFVBU9iqODi+WRzm0bTd0iv/L4jL1yjFVJPHmCShwRm8IPET7oqDyErUIiSSs
ARwnHQCzIcsmRV6/9yD2UquD4QP84nYmtDxfGVXShIykxnj2jPfZM97vsm12cmM63ogJF6goHltA
0KwK7xeqiKVLC/FLzssua+MpB1gIRAqYWaFe3Zsc7iKLul6QP1jP3aml20MhobS41hnLuHXzEdCW
4QbU3VSZdgTP9/AWehengVZiXlX5kDHY1dIVzwOvwP3PM3W3R7NddufSHmZz44ZB7jDjCUu3sgOb
rr6QDRpwkc5FREk0gUNIr1z4Ig5mjpIQSq6O7bvi2iDxzojlg0mR3HfkL6xOVsc1MIp/Vixhb8D+
1MJrO8btFlpzhdoGYQbDXq7EesB4GA3yBDFWsIV9tJ1GNJl31k9JOJT1213hVESR4Vu1O5ChpP5b
nvoIW7XxguPV5uabIvbRirCse3TnVpt6OhXX2yocRaQxsc7n6+tnbAonhSJyVCj9+dNqUgleqyI+
6bcrD//tCdTQSQqdqd5eDxT8fsNNvDyelBK1BnYqmuQ+kYy1rvOElVwja9LVHQw0WIKIwY1zRH7H
pQyYUWsrBJfMVpjVl6Hum7EReaeBxobh+5TuxD92SoLRmLieFQF03BAecTy8GimsoTtfejMJYXpO
9Be5y48U9GeHcV/3gdDes5J+E+j3OhAL3OmgD0AWtIGVclt4AgfhW3gr0h8zEFW9V5vr4llt9zy+
p7t7+EaVhzE2AJbLG+MWYYiqLEvwKcBWCrXQMlY8MphrC5rro/lwgDxVXbBKW1P1A+G0dvgplhUI
Wi3H7sN6iUF6gIGl090GU+SpB9GNL/4j8FjUjEtf/BypN9b0gPK6QaX/XjtQ0fsBfP3HGZx6DvcS
SVOmRXQa0aa5lxkb+ysu4mNh/ir5ATrqzJw7UCVeW+4hjI0zsXrN2cGJN+VOG78fOzB25vGg+zi5
XborR6Z8081SkV85jg1i9Dz3FdN8/oDNPHgCjOE0oZ/F/5BKrNf+sqQL4guhVXcakCd7tSC5SXpa
UFjilrS8xAd6MBsuw+FCfEpEbqBV2uVV5hX6nzNmVgneZ8Zir6MGmRtRjhCzz4QXry9qgI/3/QeA
W4B/q0kZR6cNjceIZm7TaLBtvaWAotzO87Nyw85UajmNUcYoWXAKnU0kPwQJL6Lk8r4JYhplW6zL
NNhmq8jVRs1vOPyLnhAifYzgU19shC5I001dE87yfqyKWC6kp7j0xXGporRP5qJyHQB5+cSiPmbo
jfIKFbOgvFVB7akAqaiTKzsAuxoDl2cBEEImWoyXvfRW34+JYW3NwVZy7A0q1Exu1EUBB11P0fS0
Jiv6hDhqL/om1LV5AxBzKgkURPW5S+hVncA0rE9RoaYEDyfxAE1jDZcwXR4aYkm7cznpLmE6AwFV
aU/XlDLGQmBwQv5rS1EUvZU1j4Smy0LhDeVnD/HwRp7UNAubxfwx0ztqzbSvRJYulU2PRZ7CJzsK
4GId5fPPajpny9inpFRlHYx4Ps+p5Rc9EuKFrJEzCtId0Y/YzViG2Vb5bTCx/8fN4AiwPRgPRwjv
P1oF8PUqBMyN9isn/GobMLjNNfy22CBH/AwdHVKJuxHzS55ZhTUbTrxOIeywVdVME4eUHWjb3LY0
r2ufTlqChpeHHlEAFbtgciSFMjC2JmZ07ee3PlMngTMaMjWC6Wx2+sw2UMvPWq+QrMZcsVBFntb9
ZJROVCnNajqcXl0hG82N0EwqHtBbkFFMemcgdathp4JyIGLkPXCmyYuv2ctL9F6TIXryzGZft3uG
Lf21AvJ9qBXYkx9O4b7RQos8E/Qao03gRVavED9/P1LMOSh48sT8GvI43mnU9vMI5W8O8trGBGUP
IvqW+WrPK9WHccFY/GDenxlXoXZdD6GaPevjiNxBWDMhHHQ+p4+ICyaOX+OMYhpdudu39Byi+qf4
sqxi+AsspsCE2IhndDgxCVHfPBPfLHAFO8pqGv5vZnS1w2eolboGSK60P7aDm/ZSYJFEfEODSilJ
UMzt+4lNGECLtjCXCqkw/ANFciu+JpvWHCSjxrXSyx1rd2zwa0iH/OxVOfPZxwF4O6uVOpCgsUDQ
a59RwLtpneG4QBnphTXOHiVxZ9heNZF3+D5lJzM4mcrWI+op5UeKLQHAwzWyELV/LKiLM7A0uXTe
0VHpO1MrSllfwEQi/zDyTtL+RN6o2nHmy+BzTtP44SHSPUFgfwSrBV76GzTkOEogQO4o0JEXZHG+
kNOcvthIqmiXm2cPzN9hRWTPuHrhloP8e54thhrIbEksMNqqqKz82UVPIEX2YcqqZEZww/37Jr5Z
dSUTUlu4pUzBjmiQZZdDpS4vzOzkvYNTZKXiyY0Duepl+wZauITzDkXSZcP7Y/MnPWuaZIY7D00F
nLcT64nDJRFlxzyrC7qZ9SUdX2HKEgv3anjgQsCdEaVvxpSBHHBD/Srjniw/h7QpZejOWP61/SvZ
pm6ZP+XxUGdQwxGiO/Il8nDX3lKFOj7rZQYBxlOAOj64TDuLzUUUIn1t5FN8zC68pBvTe+TbM278
a/u+IAeOhiQ7uJHa8UfRYzGekyWfxhaOVt/+3S0Va4pkHDIQpJYDJ/6Ui1O8PP3qBlQnvLT//SwN
pPMR4zX/8c81UUrvvJo6ifEAJx6W8a4+Sudm6k2c4f1z0/Chtdse13NvRbJF4y3MEXIkmVzHtwey
sAxuT3S5lJX4NuojyBBXIPY5HmHGDy8NbNkeck5N3z3GxYKhl/nyEiRbqWgGP9Lj96RaTWccZ9Fe
XW/pD+fX8swBGeV42qt827HJ3Ob033M2undyOP2R1dApjtx6guRhh2sw9/dSr7SyiO7L1XZEG64O
He9gQxq4nenXt4RcZKdqZnTXtTuq/eLq+UFKZvJi2wueF2KzccrRfjpEdzGNN6AtnxUnISjrqTV2
YwFHgfrhMpgvpkqrm9jesCfw42Dqj91Nr9Gk0u1HUWWnFjbTMeZuvlewfkqiIAz8JFkVmdPdVQIc
lO8oqrDqNo6tnNb8ahbctCWTrERDVZWwIXN1lwMDV9AY09ecXzzODFbGvb/24xSrBQ3Tr/0oasXr
GgD7J1+fJOQkw4wFfcbyrMsoFlIsBKg5V7gw0NltfZRbLXjJZ3vhO8RclKWeb7ctHXzvSss177Nq
fh4pfP/LJDCVFMMCu1LmncZm0v1rfZ2GkaLB4lC1pM7EI6AkUAyJCtavAKk35HxQTj3u7VKntpbd
5ChPEGbL5At3YJuewl9m9oz9PA6CYrUiZK8qlq1i9So70b4baMOl4lJZC36Ck9xgYcV2ebiIUziN
b3pmp/bI191zRda3EpXYeXziY9CMZ12gdnsti5fnEXONjLoCqxTO/i/b8b/y1Y0SWVgRcJ00sV24
pB2gahaeMXjbBFueh1gTRcy1slCoSXt0BC/LkMcWr75mGLFVHeSieTxLLTXkMa42kdBwJDjFUTiW
a31OmpwwdNR7RqNxn3nNA3ec/3bfLIWPij4BNfWkILgF2SZkfcEcv7atAc2HhwEXIMcTYJQ1g212
yY+B6OC5P0hyB6WsdyzTjkGgCb1lU3cBjkjyR+aHY2UZt2ZPbxECtNkRf10qdkxe6XinVv3AJONN
te+dOnmRBmlzTXST+z9z2S9HXsYBb9DtYHtLLRJYdlGr9VCmftkD4X1xCx0zWvbcv2Km5G9aYqXo
CQcAgOG8qGcqeJxgpBBVHj5sR3ZOUJWHSWBBUGzM8ILwdm/4lyVHyY0IS+RciyVPG9GmfoIoDiQw
6MuvCXN+IuGUUUJmaQKKI5yPqPiTxqmqnV6PNMZDh1ps0VtrlQf9lgGKG88sE159tl9kWA6tVFBs
Yw4WZalw7MlnaUdeWIchwMjvFlNF5TgWvc/0UwrbKoWXFIMycND7SgotBx8JUqiWOsiU+CM+M0M/
dz0omG7V/qIfWX3CNPqmf0myTvoa8DR611vtuIJcDKReOIewPzgah2BjAIzWkgyACiXm2aBGMyJ+
TJ43vq+FqUja1FZCnXhpe9ZxskwSU/SbQ3HBEBPUH1tdilplcHE5BTcToi1MZR3Uv4oqOkR9JPiw
ezgVWZIMdszJnpWPO9hRprcGxA923/kSYu4dguRp7un/JP4lNR5OlM4hyMp5DND2DAZSrTqowrPM
uUZWU9APGiJLxQogTV/roSpwVOVkt7gcCdslEW6JfLovF9IxFJmWesN37C/akvNPAjy/E/Mymdgi
FaGesOI2ZQUhpUhHf3bioBwdE3bvzPE5jNnsEEdu/ZyBjzZ7Xo+RSBlv7mTMhe1eFxPN8Xt+zzG3
u8WJyNvpGH7983g5tazvGZK9XFbQ0wkRI/uXAACwialS39ByY+c3stHch7d75UIv+Ru5rB1jd8PT
AO2bbFGNEN6ZwrUXVklWNq5PiYX3wjlvtN6u4nmgYfsXL82cjqXz3d21Ecru7aLHVVKUj/roUK1B
hfctX3hI0iQhJgmbAehmYRTUts1GVc/XDLslxbPIKodFnTOmxsSMZBY9tGeoROTR/3YlM2fuZk/P
jMt42rOJ9Vcn40KYFzW5Urkruhx9VykjMuAVLZcv8PVPbsiIks02GvPaGP1HBiLojPX/gTKwI1Qz
myrpKBmOpNmVfWSuApSEiuEqKlTh/TYa7syWUziDGUtzhTVREbb0lj+jACm9o2EqWIQW6TPwCVIy
NI4m5gZyXnP2Km3ocxeazFEQeCYhnAApGP4Fx9mCtaBZ0cP4TLPNgt3z4olvuRd6lcw3iYoxi2qc
xb8Yigh1fo6K6QNciX0L5SH4gBh6uPlF6CRPBuecZ9+RRJAVG7KdmOHlkceiSgqDt6b04c04KRV4
x9zIN3I6U7oYpv61AArgn97ZJToELhW4k1khQYXfCOhSix1KOfeSo9OBQvs5aUtQKxfev2Ko1JCV
Dnf5DrAt5/bZGrqfEp8I4cjl0pjFz7dguyXxX1v8p7PZbrufGrSPFYFvQzbOo3pDqRbB3m0K9bTl
krM+dtzxqq7Fwh28xcT73XG7RTQzd4PDa0llX8FTwHKJC5jQ7RKL7YZfDCaYPtt+eiS67tu79pHf
tLVECfVbvsbEu8b2mu/nKGCyVDOW+3Oi5AUw7guTRJ7546UapJSUt2/SHnRHy/L1GkgEjuTgVTjU
hl398ioZehfD6s+f9y7mCbfxErUEE9JVJOKdJ3HkUN5GEOSlcTup0Lo/arcC9tkWj/lVEXoMLYVA
5z9i320fA+KdbQV7vU1x/R1shgMzxqH4/ONgYaxoTI/qOZkVg039VQzvIihOA+wXM9WVB95e9OTF
YU0Lvp4TZEzP3OpknSQttSfvKXRd99kkDl7e1Zu5hwLqgZNqpEo0iKR16XuCSmlOKy/sxFE28OYz
ORN8cHOdInG/X34ib/WGihcwp1qwfQ3ONfyhwwXhydlu+N8ZLnz/6YEy1Msvxbq/st9UH0O8IRa+
/YPEtnAycX6qlWeY8t+4FAURDnaiq/o/7w+Y0K/Fq2fO/BrRd3cQohsQVHunP7ImpZVhGK8Mxu1X
v+kxi6gjhPccTjxnoJ9UxCzRTE4nWT9ZN49h/tCzIvJMeBz6mHTi03HIwh5AqJe//K31md4CBcgG
Ur+2g+eZIfK3UC9qKLM21HKe0WQ7nKf1r0HFmI1+0vwiCdHCWEroN6TNj9wr7fH5x1I2QC70865x
wujvOT1VArefTPqoLVFT6hXkAmH6gv5rvXBvnwmZDXDeHXPgdChoTNAYnSEkW0EMcTJHRqgLCrq9
K0tWKXAjTvX/GAoA4UL4sTuL0XH93AZIe3KRVhE4Ry2ICkpqvJuW5z5beVqvODhz4x9rbiaRapSv
YvJRIDf8i9cQ9YEsF+RX02QGyzAwVC7hllKOmv2Jq+Xi+7Yt2gmz/9F25yyVNNyvHMMm9SLOxqqq
LNloQ1QPD/b/ny1IwVVxygLvljnWq4InSRjYOk2OHPNTymcgfoup9CHZbYhww7zAk9flJ39tSB5+
ziE1xF3LWLgjpub3h1LMd9Nqs4BGkumyj8S1aomcFunu/HnSZl9TANyFZrJiqQ8cYgSfeyysE8iH
xcwvrxEcognLGHEsaqWmP9gYkGAotKnRkIdtt/6ikTBM2P0voJRISoFuoGRBmxHlAN9iXTAXdz20
cYzcp8fJ0yNEUkopgz2lFp7Rs/SZelc/whUxLGNPWLX8K/2RSFKMeTZr47tORaNgyyvBECkxQF1J
DZWlADmSCtBpS5kBHM49H65eWKJN6RU8bA3ZKtGtb+F88PbywTj4mgR20R8nr5PKc0K+duhzzvNv
AM1lE2NAuFZqcjwGOlFw6s+vd1KGvQgOcS+xUBC8FBAa54HV9ujCzLo/N18iWBUJgywqGgqZcvtl
zbD8iH276mc5Ft4UkFOmgx2XSnefqT5n2x6EruWQvR+/QXPwiPejL/9iZe734kzZlOMF6RRuj73x
jaY4SdYEDTyz79p7+BlZQaeCpb7FnlOi8MeyischjTa7f5W88i2/BnwDdIENHCnDiu5gkYMh9tvi
bpmvTIayP9RrzbJTwKBErUPvevlwP3sQefVczE9ucNDclvaBDz7mnymCrtnhJT3hdMhUYczCe3oM
7wWholY6Qj4j56Fe4OMfPNsN8L/y68oA2BMLJGGNJ7CN2pBbdtKy8KMFv8D2maCgBSSi4J87NBMq
aCVj1OUcNjp/LAmBE/20e2Ixe3tktliRVOQSg5MBP7ng95FJQe+dokZiU9ySVnaSzX4UMX+MkHEb
FjlnwvTDkWFThu3b9kYItM5PMK5YTkaZh288lXDSYv+tY5xjLv6U5ck750k4+Dxt3cQzWiuZWlFz
Tk8ZdfDbm5wfnexFcwRlm8jdwDP6lt3uIkbNZrCsF8e8Ddm8t66w3PRQTZA8zyIHgbiQYt6jxi41
nKF9If2kiacsClhASSpBtOhTEeQGkbgpO6Qgo4UCtBMqfM1X8bNrk0iRi7FDO2A1ohAclXRGu9oQ
rfrI52RWfPwcNI0/W9J0sb6APTMaSxmDuM/TOORGzw9EUK2vSdERM+2SxjWhzv5Dzd41TTUI9Cvt
i5Ur0fimD11cHIQDxD9/RNDAW6EGsnKhivWw2BEDArcNdopIT28aDo0Vu1Th5sZWinBR7HGicyYo
EpDIA/H96h6QaQ6mk08QZb4uHYOesNjLqn233MeLRhCC9AiqdbJLbk58mtifQVfF/SzT4Ub5ymPJ
JcYzCsaTjI7C4Lo0xRJSqOrgkQotFAJ+PJrhPB+caj0y9EFBrH06Azq4JFZz5BieJZ9AGrk5G+XU
6U0QRi/G4Uk3ykezl8iLcVnET4UQqlTnD4LKW+vjLkieYlaB+Tfmuw3bbi1QsFLHhLQWV8rysqTU
KPkAVwy+VX46/FMB7q2YjNP/aEsAaccJAI/IiYSVn+yGYfWClOkyU+v3ARIUHT9Y1aA6t+qR179p
2i/wn+uTCCsqBx4yA7HEKzIG9PA+zcwZ5fOy70OSUdqg9tSVXxqB3UqZrlvn48UWpSQONp/rtSnz
Z+fXhSljM7pkxVzZqTL7I5hUrTr89mc7GHP3qTVUSGP80ee0HFXghaeAIyBs+AlsGq35xxRzrjvQ
fy9H/wi9/FMstFwXCw2Ikm6wxyIIOOELvfa5G3Kv2GwfjdWX2Ttmo9xsix18qBV2PU4s0zrQAHgt
wGi0jFWeiTFaNU4F8835NoiUVKkNdBOQPfDoHqLd0oiNZUZcRc8bls3OYzXicfTu3k7prJL0oIhM
XaowRu9ATIJTcPtUjHwqW4fCFcFERePIHiNjLDj76gkIVzIFbW0BXekuUfQCAsNWhXKjAS+sXhrb
yyyZ2aXERx/mepzjyIu99PPU5boeXDKVNUIs9QX48wsbsAt5yfzxvE9knYARUohY5qgx1L9DDUgf
lWgkir2QEcECZ4kZHJRYnh7ygPnl0qbGUlN41MzTDm7SrO8fc9sbMcQugxLYPD8TacE3mKYOoyA7
zt0T6yUhgSVPn3qPg099obbWOpcra4Rx1KMiRiLGz2rSU3CaD0N8JzepMQAZUrETfQAdCrH5Z03r
guuAcpPwjGXRjJJa0YsybIzqF05frrdQHoAKOhOZCf/poc5VBfeZzk8z0TkpXrJAc2YRO5Ubg+/a
WQusJ1/IECsh+4cd+khlWuhc7hxdCzFBsgKIcywJlDzTtAZhtYETh7fZhZ56grBXXhHdgDofMiiw
xbhNt1v/zrFqgwWKAlcV3a9E8NLNJk7uH9blOdh9kuxh8dXMFV5gF+KQliyxrvu64YIwDuMjgP/L
j4XvE3K6BcVQmdtqXTYXSvN4wKAUNRHBtO/A0z93mWeTBrWwqL6Ak0KYigVRHywlBwrinpu64imR
IUEnBGpE+0lpXWgiooMN6agV0hb9EnML4pGI4iKrZFpjnL7Lzbj7PJiMGBhhaElraBND6k6h4x53
J/2tZ1MB1YbvIDZsArtNEfwoO4Fl52gL+j90kwNnz9G4tJ6qIcJaF2r1xa3WImmiqnuq78vkYzBP
4SKbPNIXlyR75uOzUro0Lf2q92BFySa65QUiVsv9Zb+jDtmbuLhEs/WVz73W6xmk3RS1L7w73J4U
w9HRYuSmerVSnLf+IYFN/wFElb20zWshW+JEe77Cy6ME3GAtaggqxxAIdQCfveZXMBkTuz8vLXCt
814Ho8fFzsJBgr7Z0THEpXOhG/5aUWN+SeJgJ2CTge4zC7RfHMvwBhwYv9QK84CPLlKTy43BgSQl
9YuJ5aIDs1MnbY1YVeS88tM/MglMP3HhPUuhoPAC07v89pFKy91XgE9Xn7kXhg8Vmb4PFOnjKjz4
CO6iXh03n9xO4AfPK8w8ceYgtSVvELJ0nYaz/qorR8XKGVCElGKa0XAurd/f0iZqXisk3xgLT1M2
yfc1m1VuX4KlKqEdi8QHUB2pekOEOUwOFRW8h73bd4d2AP2Pm5CrJBVdpySIIjJuxzK3ZVM42yjG
QblB09RKxDX9jY06N8sC51FicmX3MXHkpPlGRuPb24myrYBvlXbEyHLvH86iCCoJELJrKf1HPkzF
3PGIo1KZ2BG4Up2mRpuEyh4JA6v+N/YlKfMpirm0mHqTnXw/2ZVnSlrHfP/iE3eYfStoAXcbxvv0
3wszhNAUqOKGmUV7fkOQ/wlrdRtF/NPpflKcHVvTkY4xYcznnLzEgvoxYeHvHN8K0qRYTnUpKZUp
dRjEKExL4uWXz9S1Bvs0EsTQDwrOqi4oiIEODmGw11XOvJzgFuMkaVzp3k9Ks3lT5ynu/S+1Zsk/
4zA5Dy9tS1VsjjZaY30oqvWh1mw4AcOrRMg8yAGPO5PyNYyvDGFpTHvm3OZJ36DmBFgdozabqzE1
b/wUkCUTjzHKEiHGkGTz8bICFNWbZSHdL9S0iWZujZm3eBhNRSqTyXfO55wyiuUYPrEvqK5cZTcE
FRoXi7WZvbqkJxPo+nbCq7SNm3aZVFIBNbRv/ewnj8o9L65Z6emk2N8x0uL4TEg1Z29AT2kEhGsk
oKQLiXPF4dmiVijIFZXRHoIzIfD8iO0QlwdfVTT26AIVzUa+rXlrv2qq/3SAr/6FhI+FGO2LB52w
bMjc/nIzDTcXzW04ylNmh8NxtvCEYTAV/i9J8J8SUMeFyV0VCIolgFtemxEEPvTsa5WoLbyEc9Tu
wOHeLPnsNnY+2QAWk9WHdyVYPsrlTlmCmRHbHWnVc7Bpn2Adf5SIjWhigNn5SUekEzfofeHzbLH1
gX6k8n/vdRqaCu6FWC0WJ7s4/03LmSBNTIZRHqxuywDIvedhxCvvrjk1rxaUC85JTik+MJYP9D3H
zRjrG6fKdfENtMDRg2H3XrJj6jLmqSjNXB2gRz/UHY49v8T1ZpFypeiWuMVbM9YwQe2YY7Wq+N9t
ioMlpX9Mz68akt2W4ysFNDw75/x3mqgxqYiozOYojdFhkD51nl3jdrhlvO2sT0obDctAQ5ONgXN9
SycolrsO22izI6Fw2N7EO5VbKIkp9uEO7dztzkhyVxQaKuIxFcL9s2l6TNqq0NFPtGpGVJLz2sok
wrC0K//+kZubNxnvdjfp/8/4v0591e3tUv+uoWAs898komBIDoA353aMoKV56HMK7N0Jr+TMuoKk
RX54QcrDzxG9lCk0HZUUu7lOqxYHQusF8UF/JI4YRF8KVL0svdLcKMD1cfaVOaDO7xAx8agONNxu
u6p9y0k8fk18e4xfQISY1i8XVXoNy2x47Zp4c4aeXObwbmP5534wgT27SBvgk3gVtNcxFfkfgRdV
uslNe3XBp7A139KUHSRV0nQtWNC+wMLb4ySpZWCWIjNYc5t8S5N+qnZMZ4FHKNAozzD8lwg2Vq4p
Sdsahe5vT34GzxGRpYfsSol1UWu6CXGnm578n4SQcN6Na4SrdLOVXWPZazmzh+u1k969iktVw12V
qOBPEptqd/CVtT91RwUHG0XCNIWlGIHq10SXMOzjyPtjGxA3HlzlyIuYqeX9EpoRyRJGLKDBMCsR
MaJQF82hQfmC+mDYGZD/8k1Dd/R8X62aD3IaXLv0kf97ThgxPJv5omcG+zUySE8z3qAH6yBSH6GY
GRlbZ04x73O86LOuF2jOI2Ntgq8tnoIwJamo9s+fOVx7Bpmey6FiS26/k4gnccP6ITXRBAmQailH
eW5fh6WrDSNFPnP2tUaA7jP2ntlx3pjEhKNkIxMl8Pgz31jBLpFeT73I91P8n4pL1VvnwVmIPOrO
AotnT/AzXBd0uJnIrTGYL0XBuQjf0Ix8kjKMO0CfoWsffvAM2bC4YwAiaMDrO3Xe6CClZfJxoLN8
dcN7Hc+Q1JIAxIZl3yEUNfZJHRF3/gbBib7HaWoqXcX4ELfshzQcHR1hiVwKMNhpq6VV3/+aKTxT
1lASABa0YFFRGHd6elZFo50zan+CxDaeAhDfgD4vdfn2Qm6/EflBFWK9t1uAoPVvu4Svtw4R9Nh1
gNSYsF/SpP0pX+/xPkCjCpJ4X+VMD0C29J/kjR8o5uuIwcZ7EJ3ZLB9K2DrRb+ZooyQJTgE/IA5F
HVYVbdreEqb4zL6PlO1WK9KLI3RT3tHG60+iLmGWP2xHhF2B5BgeVRVvFBV+IuiS2xsvyU7rUM/P
Bm75kMr6pe7pDiYQPSg4TrkMs8bgmo2xKJM0cc264HYGNa72hZjGOqgJYflEnwVI0Zo4ougM3GII
Ie6mrOTdnVRhqwSYnrxuUViP03lMa1ETlkpuxZxUgRDOlAJ2TgfLMd2cvuz4RbW0nsfD1eUisrdv
QkLEdH6MJU0twLwiytb1K6YP7Z/b/HixtAuQ07zBq1rhaOJAQbp6+VFAgE8mPAwfksH1Ai34TCv3
VxlbtDM6LnYWLuvlj/idpUY5s/5Ikq45yHE4O5MNQ2+uyNSTBqHu7gQQrknhjVT3Bj0gMtjzL2gQ
L3xjDdjQlGH103S6zXon4SvxPQdEoVW9cfHNWTVJlN6QbPQ9MgiLoPi9zqkSwEPbdSvHTpudD+zI
5j3+O+xVXwMD8wyVB+91NP6wsI0ixYBaHeUarAsBrW1TlHsl0MQyGmMkWWDk4YtX/XGnsuGjOWi/
jZ/zpvf10V3CwHsKcDMjYVZ1W2ZKk9AkuBs/VWCjhzSSPCYpmZrQdxAjJwET/R1OZlyIUkgQtkIp
+H06M5whbkPi1dXkNLvUQGNHaUpJmsXzHbsGhU+m78pVQGtOmmn+sjsyCB8ZagZPGNMYbQ4CqcqA
T620uxmO9/CkbX6C/iL60gyHk2x46pEsmMeQq7/iIv2C3M+cbznGkUkXAZHbnDlihe0t5RdPfUId
FWD2k8/MobUp3G3NhKRA05f0evlAL4aDv1e7pT3aE3Tha1Vjh4zSigvs7cZeKQkDQivlBO4bcuAC
C9dIc+RCq7bX2TgiX7ps5Goh0Wk3jDjVWHKIYaJUc2tT9Vike9DQ48J5aYLkavZCLxkDGOmLcUkL
/FgfVsBbOHk10UTTeg/mmG2l/uGg401hpBdTfEghWSiJkxB5YgqXYe9EoaS6oWeYU3KlgooB+R3e
QnSAQF4mUpp+hcZQBafjrwxsvUxWyN91vuelmdnd5fgv68wI0S2gBTtBt6SOO4pgnaALTMFYd3Se
Lb+AD0zOpvMuQl6Fg36mxHoSJK/c5xwXgdnwhK+1Rn/dLlkW/sXS/o/yQ09uqsN+TOT8Zseq1cfx
EFmBfK5okPvbqSR4aGgqDBtjM4qo5iqq/AkgRgirwkFK2zkKVNxEqZRoXpIkWqUL4c8vcLLuzUTG
6lsqfdb3dVjKLlAIi+1RG3bnGzgDuVf8OE1BOf7fUvJ1NyOgO0mEX0XOT0/Dzrk5mOsNHVyEPtLQ
XM/tDl4aaILpb57svCLpxxJBfz4uSQd3b59gytLODcnFy52Y+qia0KQrVR4iZDOq2W25+rNXm+gr
SNK142z1+/wQAiBZTdkEj3SFidmIupg+cpZYA5WpFCrZUUnZnOK2HZqN1AZA9wTXezCI/BOR7lUX
DfOWq9CeT64Ptl7u38VuI6Z+01AacE/U9bXN7oij5JpEjtJ1uuIuEfhLu3ec+I/0Az3B2Q+ihQzc
a0FoM10/++fpf6hwE1UBNFrN3dsEKtX2pnBRYvSoKnkq1n3v7gBP1JWAuJbCX3eoL6csve7rBv83
1K8Vs7h6i6mp33Z5zv7a+DmGO5aJW5YAoDzwlOlU8I+6k+kL7Kyrd60DkbW5HAZ69PjX4lnXyBBF
0N+RYbiCdi4yeRi/EqUciBhUEvwg73xStoK8o8tscuQpkzPGkb3/DbzRS+N+OvkW4vYNQtndmM95
l/VYHZQsUb16tggKTIxiQFaHrkvNEU+SGoji19TYh68NS7a4ISGlLGuTNgbwT76yQm7ICR02S3lt
VwLJOR8/flwVijvKWaVUr2BAjEMAtXvLPq6TUmf0C57e7FdL/ZwUt9GsQaiEjcKrssqXCWxO1VzV
llIn3BirwjW+iDPmZ+RyYc+zmdPCP8QP8B/De9As5DahosBV2koZXQYVt+fwmngoGJolL9tUq5Ml
p66Lpm8E250NdrdcVHjsojAq+E2gELUlgJZwvBEf/57L7rCCag1HpJ3J+He+xej5kwc6bTr0XOGf
hp5epp8sjXFn7EilT640b4V6P512Shed0bQhQ8aYEx+F/8DUg90GfMf5LmdxRcX1MjPAZMmo4+xs
w4SVb0x0LnXyQCunsstGBymgxcgG40DtWaYgJz38grs1DHyBh2CFEuAn/bvmCj6yFmRTScP32KP9
NoFWncpcciRaVistI86f2HDaPAB5Bmbf/L76oT+8O8YfivErFzeE2M9tm0E3nv5dF9gxL2JPnVWw
v1DZvCgoHNguMRtcbaE7lKzdb/ZwfP2lOstErnc94xnygi7YZLXzR8gbSue3QWCB13TzGMUJo91t
FvqdvtKP9pJBq8u0uSTpGO819HZGR9mSQxl7+AwqLVSHGLB6SfrPMMaYJ8WttdEcb3/q5jRtN+20
/ywWHtLf6LhSBn/epHRk6ieZAAln7Tf+ZA8I/4UWI1CCMYzUbRmEgqTyu85u/TsJXuGo2/QKJti/
3TTO8POfkOTuDLUZnjE5xJx4YAGOUPsG6hG9UjBKJ1PvOSk5qhZ3NWg1aB9WFKoSxBFPWxRlcmlv
PAw8EqrMWDxgeaROwHUjKRajzxgC0GwTxz5BYruos6YIPCwOP8aI7cSNN9mwNv/tUCIFOvEieCLr
t5vOs6riJy5mmUgNYWOYUPQ53949Y7vJvmuY+FQWfzZhPBciyjKYYOLPKxNJLlgU6FvxT98Lk6Yw
BBpLO+6xtAEIGWVAFh2Rnxgv/+JBScYHHZhLVwZy50d9MCGpkWRvsFF76QzdiVqZmGD/4+ZpIazV
fNB/H14elJKgEYCfKrz7up21Ew1hT+AL+KbNvPzgJ3sMgRiOEGuHsCfGRNDJicaLZYRRxH+hUN++
JomMpv1erAKBo7OFK4k6KnQDnNInr0zj6Of2H9Mw2NmqW5E0mBh4R+5YLupwWPqNPPVN9a5YIQkH
x0aF1MwA0+VKkBV9cWVnNJT1Zacs3+3jVo2VDS0D/kXs5Vkbiwrf1KNtZO8JEZdCpJBKffqd4yMe
feHTmdjgcWfqBEXwwyPvBBGiIenqttXJ0fwTNEsOV8YnP6R4rzZ7fYyNFEGsZv2PpCYt936TPXhd
RGBNkkHIIGc/Lh+LhTBk7gR6aGcUGUrxq7XmF7tz/lU04XagJMqnhUf41FpVkupRH5FoFevS5eSS
pmIkhEFuaNSf/J3JxDasRs45IynxojSRos1lEwdGkaFkb6MmGPRqoWAfN/NmE7lT8MFIaDKsXZWr
aqexKsQC97US7YYCjhHRdkJ8rTKNFEposGvKXbqrvoo0Hh/KaXmiquUw+hg2xnRLLprM7QZ4Xm51
UDlxxv49hags6luXkLbq5z+xqKA4sebfDGyGmbSKxXUaVCV1miW0XYz0BtLdDnMKDPHP5BHf9lXb
onyspprRlT7THfyxAZff7hvSFzivZDQjI2WiYMpFIP335sQgWx3vb3MpzDo2jfPSA5ThOX0j3LNB
Fx8DjCUn75jRKYNY43XIKW7EJ9PaZqZLTDjfZK5J+XenBESZ/3ncgcOKbXDcVR50sN12M5+1qG8V
PhUEnIaPZDHfv5TYXBEhYfOtKke/0NVXsM3hCyl6M+ZEhEbsgql91u0MP9iJZ3nETE6PhZmehuTv
8qeu84YsBCCeSVLlz+JG+MPIE35s+6nT3COKhNeKoRMLA4MtFb6oll1eqPSGcIF2E08Xih6aeBHX
5PVAsuU/ehM8niBtZKELhmjqYgtZZGzmo3lofcMOVFgk+lWMO7a+HQJ/CqQu1gZkZGUM3/6Gs/sJ
YZIB1NYTNLDfTFMJ+NZXdSMCLFymdISSzc498DAo9CV2Jj9E7EqkF9lL27Q2IffHcpINZOuiqxpX
yEnIxxFSFekLivBbZzJv/JH2+TDBlUlQ34hoM3j+U47ADgcpcbCNTI1fQ+6Eox0zB2zUEy6rDWrQ
vMDWLFJrbSTCQA1x5Ij01Lyg93XfmCJL612ekButdX+BXqSkoVt4ztX8SZXrU5cY22R6F6gkVwJ/
R+zTqvX1ecKzKR2yYqNTxDXUi3dyaoQZ7d+vvtXzgunjjpBR/pjDDVltGlmLHThekagTLv5+LSli
YZF/VdJzA/3+52OPhUSLdlcVWomsUJZrqXaWjsghP2CsL72YeqxjN3bU96KnjGSS/6hopQs/P+8M
/We9xzYDC4wVp8yWHs43+W6SpvTgqUBKjDk8ZIItZhJ+LpeAPEqLgE845z2vr3sZ7PYvvh/Z4AQj
V0GXivGRZDij4XeytRJWJg+UZLQ05fIRsrl8I4JCy0cCcy1bkj+C7rFEaPTT8xPnZ/r+OhZRqgYk
Eo89FBFxiGG2OWsrMmn5AjY6rFl2bVfGIjodWe6o+mwQzal9pFLqo4EZvLlIyCtC0WurO4JNTIfL
BXcNZsten95u/mpPVnj/wg3uMeyfmc83f53bpnJdC6knnZyJb5GZFoWBuIerby2mUvXT3exNlhW3
mkha4s1cV/IZeByEaUn5EHOhwwECy+z3/uxpXpi1eYrHJeFufz6IsYaWZS9YxQXzToJVSBT7feo0
Wj9WQd09nnGZHmYDf/gICsN26YF8khPk8qn0TJKrdxqhyCpEPAGyPXBCHqjVttQcw3e900/nI873
quFMx6fa6M+96o7A+Q2uJtY9O5Yp269Ar2qWpguG2j3e15wAWgWsFO0Wuip08E7NEy4wX0Sge04M
69Uo5BKUgVcjXwLca7GCWyxvRGj7lBFZN0gdZwhDU4dQYP4jVDgu92p7ioozVRQspdyLp/7+r8PW
FV0y43Js9GFxWSj8zgYPDaewn+xWAk19Pn6NwhYzOvHG7s5iIJc/AmQxjWk18ta6TbbEH4CQtRHt
6zNzBHq74+HzKQS/BZktdMS+lwjkS8CKKUIKOTSO05jc9bkGdBL0yOKLzaA+8F49ae/+f5ziIPyn
1zI/WJifBACVMFbIg5ZSAu/QxJjdP+LmbR+fhcJbO8yak0QFzUobloWM6oaVRNpMw8Les/gvYD02
C32/3XZSZAufcwe8k6bcUXqhbjvBRsq5uclQLrcx4Dubu9jP/s+26DSRUEyNBvCbwwFlg2xSk9cl
ofH4tuNYgsqw6LOvyoFIKazwJWUPdyZRyBij847L8MMavHcfi/2yDHGwapNJLQg+/O993O8pRtcn
I6sQFl1F3yxfy2u4uDNC85+59TdusHeiBuXEXUSvzGd8CjvBh9dg+7VG/JccqQxOUFonXLODB2Mp
mBN8hz+LfXYTElhkLus23io+GwO9mP9nsY5z36JWYSbV2QZ4zoKe3xUQERq3p+L2IgWM2lhOROwS
PvkE1B4hJctkB9XPF5mG0YITEE14F3LDWBJnUFlliZ8SYMBLRdBYqATxPE6S9cipqL/HbMCH0T7Y
T6+uC2Tl4K14JYMN+xdrD9HJxkWq91TkkjBuR5XTjUnFD/7w0Dtvw7o5hNzotyh0a3NpA0FbSAwJ
Cvo2ntS9m15LjcaeSRwErXN7rsm0+RO55pqTDK8NV8Q0/4CzQOJ8IvAnnwAD9a9EEs8WBlHp+A+H
e+A4JYJBdfbD41Oa0zsDcf2wAU115Y7nqU0M63QaoQMJ66lDlRatXvXrfHUMEMUf0IJ40P6tuccF
9Grcr8YuoEyCNzLZ0yNdaik0kMmDWHTVhuYQGD3PR4M8HkGv+HBxx9agfEwO+e6zfA43dIHi4Po8
sY7e7vpjK219LNBrHCyAJPrmJG+pmHyFQT+SNN4Fz2m0ZCS7ZhCI5P//kI3tOmtZpdrNnzEPBOLw
SvJ/IVRycCyMdQvFdcWMoSiDlkaoJLSjtC5El9AvKD0LcERusTd1q5McX/dJQgo3d1G3dwsupXPE
EapPwGPxPqH/hRscYfNnFJAREBL9tTYXOAGe6eNeLiHrXUIroE+ADqJ518Ixu2A+b7/IikqRQvgK
aNGxEa4g4fa2HQjXlvESE9U+K2P7JEUbFs3wb1yfjlIut9tREVWEIsyQOvxUCnFQon27cBvv3lON
qI5c2erJxI3YUdtMJPWOc7Q5i/upsD3doVEvP08FiM9QgYKLR8AkFV3C7Sdag2SMldDNurSrjV9E
eq374b7I/7X3zcXN64u7V2q8oTOWafhIxpr6rK7SwtVgukOOx/iVVYokb02Wvd9zxewqbYGCve8o
TIUtuKfakqqL+3E8rwHgMsgFir6iCyJIqQL6fi8u+GXJGQTLCl55GQLXSsVufmg32Bi9nOS9U6Da
eThTTmYpWHOTK8VD73/mpnL/vO/eqXJds/nF1laYFxqlULrrSp61QcvUg1zILFdHejpLsrBc7T37
T4uDnmyhG5vQLDXBWZqMLECoQ5m+neK3Y0Ay+KaCRJH0PBMmJTyGaMCiAL5owvJD+ZpVDOQMrs1f
3gy1ccMW+4UQufuR6ywYajGVx91UTcQFaYCFc1PrMKGH+DNbHq0R6TPIWzAqyczomGuNqqWlp9ns
pmP9VTYPTLgbeWMCT9EwHjIR2HJGNk9OFVrZBbSlPgOl4vlXvgb2rSDIBrulEh6a7Fpn9GZ8NIgC
KYlNpU04A9zP9B9BR/V0rMsKa8PGolxtnpAekYF6/88L22iL7avCSADbweF/OjmCYnjtUHRtGWcL
2L1+0jYADsN5bLl78o9V14fc0Uf1Bp6kgnjlIUOxvHkGeh/QSBBKbUd+XAOsfV9A9Wt+0qnaER+O
9U4ZDW2P7QaTZzGENN2G3keX52G570HTElSQVJxWhuE/SjnihR3yC/xyyNdDLV0w4hB9D5rBw6ZQ
odadZUWglCxyXAsYW5IXw0MXxGDaMuLikHtk46uPjPv1LxpEWUN387Sgs4lvnCIOGHgt3c9Rl5Oj
HcvOu6QyLG16KrRpaD+rAPV4pTo87Tq0NMtv9D+IEWJKl142XCaAsKWJNjxxhoCVzhmJCBn81c7W
eMM14MWZzQ4TXh1xNJhyEN6igDXs87wZngLRwHefrVPf/OuKI6nPs17ec7UEW203r6PHuqAbH5Kd
3dxvt8c4hq7XtqITGtyblsIIbXaPKqsu37ZRK2UHZsynnAuYD05PsPmhWhSPdp0mPZpkrW1xEIWA
RUJ1uv5JNYAabIEvIObDHy7dm07IJl8//ghuR5hPkUJzwWZglxXqNPUq0XEWs+EFrW4457Kw4Ci0
WhTF45VtACZUqotvv6FZuAItRNoC7ojLoOqOHI30rRJGvuEHwbVMtnMyBzGeOtIj3KVqDuYGsRr3
nXRRU7xRPYOx9YnXNsVGHrrPPfHRcjifag1RaR7qxbtEDjTrfCge7gb7zOf18P2bu0Vr6IfLpms7
22rJmXZaBvL0Db5Pe0pWvWNarvys1gExAQO1iZuCzZIlc7PPzOOCulOY3TKawyAmQpsVUYmVC1eh
bA0A3nlZbXo5CUzeGwHl1Kcu9qfae20m+rTPLATdWklnq0W5ktAudcacH7nS7OcVNG5GkH+Uy1OC
z2ztX5ilviOMn0I3sXqV5i3zunT9DkJKnuCO04f6VL7uC8M51RNUJ3Dt0P2tr3nbzSOZTAQWGHGw
hmyJWDQryWMYJwtiyPE1rC6llOf6YAlchC8Ko0kzSdjTPttLEcCokF7TXcwao6AMjKUazK8rznun
6JGyKMbSeOpYQN+QmhUDw6epJ0iBReU2IY3jn9++J+7UGGzbLTrtPcwSEnzBXyEe+RIUGbvB4V97
nG+MoNhaZ9dFBcxGAALodatGhUSTtxqSHsnBTrhu9eeLzZ+zSBc/PoGN+TN4w7gHdGuBg/EtTtcu
3P7ysNLIZEj/kppwQl6k2B52rZxj+BvFeDeFXh2rKZIcDIwl7HKAo+6tuhDqD4X3c1IF9Xheu0Cw
uDoOkyH1nsowrsjPCF8uxA5+XogkEuTQkR3/FjHiss/no6mn8tsEuwa6LLdzZ52G/o1izodmB7b1
Z3DROYV8CegXShcICn9vuvg4G87mRqojDQKmjmT8/kffiSWudKl9ywVYOQFUyc3lGbS64LyuX97l
tGjJL5gW+CTa7zV6VBu2kzC9fX2ENGx4FD5bDorFNQpnQkC4LbDGcuRpk7Yw5fPD4WDkEoGWsxrz
svbk3n9uJcNAUU//gc/cC4fcnIrak6KuKdDYTMY9rg9m5uBqdFpnqRJsQpQ1jxgF94j3YHd/Q24N
CHosX++u5XJXebioya03ZWf8LkK3HzBiWe11Xo+F6WlqkNnagQ/M/CWIFvtA+QKJmksV8z4AxtGK
6K8vBZYd0ESDGEWnKjlKHWilkz038iCOeY25Hh+KbFj86x/yn0GrCF+eD9T8dg5DN0ZeS7FQoJ6h
oK4Wp1jH24qT0LQiRMuAJora6EyQMIZOXOdHV4EBEDjHis4aJ3I6B3gB0mq0QAHAPKd4rLhwNmLZ
hFMCRK9HPNqFlEfUJs9AhP/XGc0T/uOhUJ9rafmMQTyBHjHij5jKw4HePQ1x6SYTO/6X7cxE/QqJ
9GhwHvSF+kOcXCUPY1Ff1pH0tL5XbyzV+4PY4+YZ/ZpzMQSdz6FBqEbYJtgoS0PwILVZzFSacGqN
86smwipgNvZwaRPgW1PvFHFHlGvQhmWDpsVvZgS44trSru4/E/MfNL/MdvMRMkm23Tm3B9JCL5lQ
gTd7zP5arCrXDudBilh1h2G0eNqYdT1C9N3uFlmQe60ihnK0xy+JYDOpXUf6Bxii+vxeKygn5I+W
0tZavb3eL2DjeEfsj4T3ENy0o/QQkfJT1aG8WN30NdWjENlnBdRGpT1KxTo2pAsJ0rO2EaPH3uja
EmbOKY/jPjlWcJNsvBIOKAT0/qTXicsUHnpYC1m0rUj8vl+zEwy9XvnY05/D6EDNjaJIx9US0FhJ
TALLi/RU3+/4tAEzxtrrjaFkrstU3h3vm1tbTtdUUUWDA4HeX0/P9R9RHXvPQiZJdD38Wz+dpkWZ
EQm85SBm928rkfLPYFt1XN8b7ArcczzKIMvlB8SpSw+YxMHmDtvOcHDZekRLIFN3EZXHOh81A9WB
egt3qvuv3AVckJ9SsCRRUYSWnTWX4dnYFZr7jti/Z71rauQj51rT8JHz9ZPgS9e9ooV3/e5eofB0
GIIlRU3WGOUfD+XKvcLcalp9OOUnxvhPRDZAfOlhIkstemhPd5IIgx2PE7d7kCLAQW3TiRo5g79P
OWB7tj2NgKt9ypjbeY+U+h4oLl2NS79P0vJvKoWmz6hHyNR3DRjvKvqH9byKfgugw+FctcRNWXHl
/zcS8+ciHKtYzXUBbhB/o02X4Irj2eMA766ZGvrj7I5VjjFhlg7xaklXG+uBvM4mJKdvyWjY2hAd
LDuLT8fqs47kMJCyV7WDsFlW7Cu7U+xJ0GCZWaS0luVtRzVAx2MkRJkn+DzPwjv1cf0kJ+O0croc
cH0UwaYcsWeIbjoRdkMt2gScv8UZ2s1j/QiSG65g7e72+3hrKdPT561UQ41r+pz+LFdGbSirx09a
X9PVuUMwqR4ogGGSiny6ip6Yrf/A9YBVOL6Ho6gHxeXz1Gty9Lmu3Q/qBG5PgzguZkCt7hDG8Nuo
wMCsNhF5ND3QcCwEupbtqj4ZLHGkdDeIdOPOb2ir2nTNRmQNFbWzwRL0kLgJ4JaQUiLzTHwNS99g
qdleoHIasyMBqGPCIfUlE9KrsHYyNho1gEp1TgIsYoAhdrJg8BVbTtFl2iYxgbMXNdQMUYOWM4rm
yrFb7IE26xumFI7Vi9q/gsLbm/XbbVj2ceqFI/fA7TYH3EG3Ik+jJ/azZgP7G22eCW0F8QbZTGDM
LOgN/+/2G4BlQ9LzaW36aV9sa+g5xKywvpEh0TCMWjXSWnK8s8LBuXKJoliEMDiMNbelB+L2az2p
LG+UxueU5wweOnU8od+0wPya1fOocNL6iVSguulMmjLAIXoDuOlJKYmwVWRxuDfzNAt8r4aXqBzB
R4EydKnlnHw4d4u0U/paCA+P6xOG7efWCPoEtFBTPOqs7xodp4D+NUIk8B/BwYZWWo48PbdUUBu9
cqkIN3AXWRGylJJIpPapfziLCgiFfMjwUh7fqBhWb31RTFa1srZjtGYV5r31pEb5BF1j4UhFuMx9
H47IW6tqJlaUAJ8Z1b5UudnIKKwerDZX3oFnYIVeMpQUcT3rXBIEbcUxP5vMoYUMGL34RMxt3Qod
erty6Z9dQaNhVDz2RHgpgeazQuAZXJ5weX33RMHwrXKwoILAPN6n6Nsxy3A8Npv5M/CpON62wJ1l
0vyt5kJwwpk2FrHYBfADz7jazL7hTaxTveVbGNyiZ6ljHdUP2k21P+e7rubS1TO/YdxfpfIEUX69
ZXeYZDqvAt+MwRaj8j6deudBqW7mRKs8KRjPEEO2DliucaHhxwSSrVxWY/umv/VEoWd6+eUvHkNx
IWLhhY0fHjHtyRvopkDXXzmvtV+aw5oFx6vHfX98tsvN07kb3kMW/yZib5VdgBa70MEO+FIR2rcU
GVnV0vIIZXB7deLdmfwxKFYafIL5jgbr1TU6A41JHMKgX0iyhBU0KGROAV8JxWZHgPpM7+cQrsrt
VSjexBH3fhgDyGH/rjQcu4ZSGmRNhe2pxgA4R6R30SUTGKdDG2k7eCbxnZQTA7NFNa538kELf1pr
Yv/IlzdxSySe+59jaQ1O7sAl6JU7PDNM+ivO1wKe+KSShUVLMBGtS9K0/SIez3G/u1T7ERXfLUtr
R1KkHMFFzUchKpiSLdaWz8tMmrUjq2y2yGqAtGSz4qh/05b0TPC9QGbwCS2XJCiC6vquzQl3r50J
EsbPA+4M09mCksVZ0qaOWKtrZda0hTw51MHZcdGsVC21iW6fkBmVZG9znzbbyo0MGlud+AnwwpqG
UN1weHQMCOEWFcnJ8h6AHzJxgu3GOz/M3n//a88hBkXY2J92uYzIVeLcFzdqu6xybB89YDLPGc+/
if4BGhFUntvbL0oVhUwl1j38kbM36gPDwpjougMdDwjztnYr8RkiShuQ4iFXlFwEbSEjilqI8jkx
tXfuejNSu06E1TZlzIgNza0ib9nwB30bOZvpi4iyBBuue0XKUBU8ndGtMuujUNTEnjQTZpveTWOd
2zZPHrmCegAx8PR697MAkli/Row9NSb/MAjgcvSkqIilLEwde7EQ79cg/30f/pCmlciokmOi3gIR
caIwDlHNLliWZWFXDSKFN2TfdYF+Q3d3xT98q9tXcc5c51BFqvG/ZkNQFp0tGSxSgMX5VV80pCPx
dlmKrHRmmjXE7GBbq+hYOQiizJ6BoW88o5L1T9bpo6EV3s+N+syrdjylp4n8y9BhH8+r3sjRBoC7
UCFq972/9kdns2ir9W3CZeHG2quXqyTuOB4K3jt51OtSDjxzIWRvrX7Zg29aYgctaoW/mNT+WEoj
KPaETEbCOLj6ITxut7T7WM4tmjW5z0mtw8Fo4EZc+FbAjo6QnyC7+be+RFYxfW4iPuOJK/yT09tX
PsVy4VYG8+YladYJbdZJBUIuZJvyXzsaYh1fY1+pFtvv2RnPYmBMoUyfYYiifROG8YlSDdf8noa6
mrZAMJftJwypQtO6V0bOFBWQmj1Lb+z5sUUGwfjoFdc5CjB4E6Qf+AuJTO4edr3mK6M6Pwcom9Pm
bEUQesXapiWZpD0cxm+WQ2H6gF03qbU3MVeas88NqZ8D7ejvdllU0mNhJhOzQiQuVrFVchJ2JcYo
4f3lcBHG+0Gd6ihUgJ9lqKKY/RXumrsAOUyM8o8SYG9a46QyowRvJbjMpYhoQ8msMD/+wbr94Bcw
iqaQOgRFc7aeTwhvmvur1FOPi9T0OZy8Dp6ULDf2B/+mtbdT5ppFMdCYY6tD+G2ov+Xt9qANBntL
Qs6+QxYM0RibBcJsJz5u0Ua4dn5/yu4znosq/QlloOUVeGpdFVhG29dYd1kBVQPPov6T4rE31+RX
P5aQYaZ56xyl2EXRAb+99Mgwq59RQ73CRYQlGmH7PAUZBrYm4mDM8IlwRhEGNd+E2kX6S4URDx3H
QNjT+e2THon7cMgahrwhtp1n2mZh7mVxorKIiv9+yXJNEUmdx9+HKh5kY00FR6quSbGjiKHOo62f
CVGCWcEh06vgMpK1fzSZKlLYtqAlFbHdW9yk9is5GyhfbrVdYZhVY3lRlqMkhpSGN/M6AndujNcX
s8em4Ii0JvuzfZ27ri4BaglJvI18LLMQsdYpBLL5bgse9nWSPmTGtrq3VgfS8GWMW+SLA6w5ALzn
q5nANn4yLNbPDl7WHWMUW+4rCr8m0krOeTpQzCjEWBAkMr0xcgOE2J0UDXUKWzTuSYui80JMTnLN
e7AAe2VHCCZTyrbs71t/eQ4GmcC7bezlucdL4SMwUtQl9sSaELYzkyBbzURUy6vwZSy7/ZS2mfCE
UGTXOZa/IJBiJ0wT/kTM3U7Q4x6y0eWp91IIg9xw6kajfx8suexNEsZzQEW/qT7nVLfTynXaEa2O
hylLJ8YL+q1Ztp4W3kWhmGLL6+l9bC0NX/aDanxzZjPM2tPBxb9tGTZ8mMpEtfmasYctV4oe1Amv
WopCBzLu4Dg0Pc68LsMLL4T3dvo1RojX8R5d2BAy7AuDUNly1D1yN2MG9K0hgb7pHNqMbPDmR70C
GWVrT0UeXOq5bt5+p3bcvYivsq2tpqdckTlTEkvR1lvHCh5VXmOzYpnziXlcbJUW/7wWS/2FKRNi
3Pg5N6c0oPDvoJL2BZDAG1w9sXnMCLx49YY0muFhTB8tPCPOJzB+omgPwKWTU5nDUX4qx3wOpE9m
IAzkHNJWCDMzibYvcRCNZHz1o3ePYXK1Q6BRcutKIaX2dlLWtoi5hQiCxuDUIqYN06mHSTNnc4Sz
5TJ1ZeqBi04a9XHI+D/KynFBUJt8VewPGejP1rUOpKVmRpWL1vNpQZrEaNfarEeSZjmCbwKdE9zb
1JCgbSsfU1hT3Zl6cCxAwhmJKnshw95Kczdx/zs+HaV47Cox58xe+8w6D8rHl5xUBupb2x53vYxR
X84GfHUPuaiw8NUn6s4wrOsoJXVjrJDBSTMhziCQlxrbzLumVog4IKG7CBcLSBy3dnLCgV9G1fZ9
wpNktxCvgcIqlKLiG4m2SdGa0RJeDytlZG53EBYrA7zr60rQWtsp629FKRXiljIa4F2+yAR5mQEE
s+2s2iNU38bFy8pU0A0NMOZpZt219Ur8LgoquFFO+adH1PrFwNa8zuuHaG5Kii9if9OLWhL8oSYN
a35xAzVpmoo0DdXNGr3usPSwv6Nl1CxtoaIzLxvCGaoh/zdXLcSzmK3k51NYx53tPvYNXDBRTfKN
NlKQAMkhRJnrdr+e9BfiDHTOAzo5KcVJbnaYfDud2UG2n7ep/SYZ4pr3mAb1ZelAEz7t95hWY7WL
gEd68l/CzeSo0Qa9rfcM0p5FK11keqJumIv2l6rPzqVAEJvqamMKdtjft9aglfx+88GKXIJqG7BN
vk0/Nbws3qce+XHXRnoU5etOzVtva9UysOcNLTlR1Dh8pfQp9ufndRC66yMsM/XzVbkY9kp90c3F
vCAqlKyO9n9qV1lHJdb4W3d61X+3+dh9WYOSe9o6rW3dq67ol1797KYT0aYCMz9Q/3XAzEzxQhbj
/4Rd/ZF5NlNOZU69nCF/sFernBaa1oCeV0R25HUi8dqRRVGkhoeZfdch7uFaZ8t4OCzBTmYilH8N
miS8jVvKlATUifauT/4smZLa4ymRmNeMUAOq141X8Gtr47G0X678A5vu4U5ePJYhkn0vukdlsKqp
4zOan/A+NcSIRTPou/Iil0C/GrYCIFLCiTfFr5zhJP8N5BwpCiTk4+vb01FiOqjIzQpNU3oRSPnQ
8B53e+8Nnq6uKlBQzwDUG82gUNDR+MM8TudcstoYFIvxxRZc7KFFqJmBYWXnpvckXTwP5JyYF3I3
ZscLPP5ygJTywoph0KLqZwqbu4wCYfRrX04Wbj2qvu5b3NelU0++Sn7JAH+o4qGKAgu01PFgjQIX
NjQs4FMTkza/BWgU8vS/ZIH2p8Nh8rES/U5v6TvMsIp27D6SXfwYiKcGweMXgPKEkozu0qUDOC8m
K9PGWki7hFVPsrUMbI3hNa9TXY7jODtjse+e8FA36Iwp7KyQP7SJtQv1rABG5FQ0cIMbVjLtO8jv
NoMIiBCwN3r60BjOyykGbxxWBtcPgwmkB+BrUlIDWFsU8QPr8tEZdbwldf7QDYLE6ym80i7+vGb7
92TmRjGuSyjDYJ6ZUzzo9/GISz9qfIo+xecMHriVsOos69gagvzvbaItgo2MQ7k1uEWVTcOi/VzD
5u79JXNvAMMtmFZBn29Mnm3C4Sv2fdb2i9Q27gJaaMGsecPYaqHdU1hgwx6ky3T8w+bNW/TyTohq
XPbGJNxfGjXxUEPxecyfT3T9g4f28b21sjPD+hWM4y4prLY29rIpD5yWoopG0nYE/IVgQ5TGV+dI
ArbZj1ygd60+ijDUOp0GY61ojpnXVABO5dKFtXNnHQsSeYTq9K1kCfTzz9wlT6GFWHE1PVarxSgc
cT/h9WtnVjaT2xP7WsBjHvwqx2aPbpVFQ6tpA7h+Pg2KpvJAnmY2vKScLpQ7QSVkZBe6C3U2Spq9
AslpLOLtpwKO1TuhRRKn5Y/hp022mRfWo/A0AH3vWLhKu9iA8euM3BOR74bMaUsawU/0VU1Cm0rK
vSEabTPJTV3B806jNIlVV3mnfgy4dosvE3az/JZGjql7W4WYhs3CCN1zZbD3GPsdzZL6lvF4Xxtb
7ZVMB19fTMwuD+ed1nEAwDGusM4RNJh0z9wQTWDdjYKs//XeMrXnTJ95uBwGuCAv8rs6dd6LVFUa
UO/zmdvaxY00Nf1zF2l1bZoczf8pSockME7galmVQQb5Kg+3FffSv6cOCdo5S70Z2dL0gT5PvHQ2
02MvzB60k/rI0GKuVaSINMHAxcGmi5sOREYIxE+lQpPqtwQe9RWqQkm9a0a+gURd1+G67rFGchlP
HyFSWk8Vt41v3gOdvQS6tOkV0zYNJvA/Hy0+fEDjGCjpxndWsW8+8cEW9QB6WraJ3kixHOcVk8oc
wNEq2ycRs+oAs5HzVYxgo6Z1JrQ1FFXfuSDiEb4C4eD7Jx2AYLgexY9+6yjnf55RQO5LvCalYiWK
PkYFjdli2knQQejCFqdsNj/Hc8rNGDDTsoE52ha4MpFV5c4AyaryY6KIzCnjZkTWT2opaDWM3OQe
1SzYEZFl7K6R1lCLo4TwpzyffOGDzCoQCngSwZ0JZQ5PaKT5ttnWYtuBdZ3UflIzacOk42WEjrOq
tBdgYFcoDyX4oxP3ofPc1ChUpVCXDxcBPeetWGTXC9O8HBEaOTlntdUst6WQEe4u/mpTZ9K+IXgo
0U6XQJ7mQQ2QNRPl+38TTMRtU4AGu46dpaOzGhK4hvhbP3mPW2+rSST8eeVV5+Q5gsdowKTjJP7s
yaowyMkENGTJe2rq5LJjctqRFSbkYqPoJx0K1ipwx01McAynMmrT1UdcWeDe9smCgvzHNlhOx77s
B8cp4fo1fq8Hq4gG5Y1BX6VJTxdrM7ReyA9/xtzHtGAYK9hn2RtQqwfOXoD8rxfJ8C14crPUGkqw
xaAROMbvzzR9+BHGyiDMuM17GYEiknf3QPARZqy68fgy/K4avLtLmasEMzjo+Lvz5pptP6FQ6qPk
Phr4jGr/wpc9feINa/XRwihtDxB5sUwzcTa9roxRveFLywAviyHrRJigSYGpSY0vfpqvj8Y8qrbK
MGojuwGfX5tsLFq2u9eA3H9go+jCXw8V3/+QeUDa7wnNGPB+V/7ueCDubl3Qw8F/5G8W8vcQLU+7
0niGrw8BknXkWsda1OzZpVEt/ORbRfjjL+W3gTyq4y4s4bFiGK93OfTDNaxqK1oyB08hGsmq2Yyl
EDjvxKmxcYt+3Hg++IvS/xwvls9Lkgb6LBquUCw5OFenbnYz3Qoq08tpqGc8uUw3Unt6j1DIS9hx
i7RSPt8PfYzQZ0mlX5r31qsX2t2QfQgRusnoavkZUSIRrLmK3fEGAZnV4w3QGbp0PvhydbpAnUzL
po55W0AokGD3s8G4Qros2nWZ7krX4i/cH8iuA3vAbynhKMCBf7kYtZZUkm7+728Ht8rm7k6qtsVb
9JedAi1cGkFdJpLjmBH2lLpgO23XPpv+3KpeH3MmYP/VUGSTGUhoWksyOqIKPmnl1nJbRI+1v1NI
IokUaniuvK6cCtvKq9Rm5c4LAACKgkvBzjQPYS7VMhe8U3VMUL82Hg9ianndTHrQqJCRMWn2B4Xl
tQA2i+LPdapJqi7Ps11j0X3bdiwkqiy071A389/2vhXFw8YNli/JyxNPF9SqkPCmEelBIb9+SzaV
ctPX/PlfrBPINi9uLlEhNLd33y7A+69eWkMka3KX+wo0ruOCKXrp0z5pduMG7AY7dGREzyIxaVqQ
lsgQAiJgCvqH4T61J6y4OjU9Yo+Ng1pHpv1k53DCdzjh25R/LBRviF/YUQgKVjYCAaaIsyjF5IIP
7O3yWjgpJkNPDjiLVxUVirJip/M8ROYs3EP2aUz9TkBO4F+Wg1f8hLPoRQk+pupifb1GnQNfcA1r
V01exTrJY/tD9W3PYXvcDoIVFZ0OA0ekOipYau+ytD1j/M8FPfCdLPxCXgrYxgMBOEMX1lIhl+ZN
8nkxRd9H/pghw2xK4AQ8aN1ykYUDNKzOAFqeKAWaU2LI1cAvvIbJoDWxlKqtDQVbVPWDH+pBj0qW
NKEi5tpX5oc0sDyfXQFPPgitNHmceoXt2ZFaML9G0bVOcZIRxZoc8QwTwH6oNjGw/dNAuFhEgJ86
Uj4VZWtchs1a8t6Ry/Sud2+P/7rEhqTyO2nA2dUG2F9/jgsJNe+bZAMeT0DaPCqa2nqgOn1kY3bd
IfwQxJupbkPGueicyBmzkHyi21MuPNA2zv7MWnb+PvC0FlDlDA+bfcBIoK6EUPKe5K9lhPWVayvk
FI9v9rJvW9JMHG6aX0RMFxHbR2I7jQZElibuTu0FSB5azgJR+Zjkw0WIKRFnZQxHYkc6qC6+6vpO
C29or8PymrgOzeM+UfFjFSaqJf3J6Ouo1JjTVtS2TFAh4+f8pk71aaMshTeRL87mLOORseOviqjX
E/ex9V30ILFBn5dLVCfd2e0jY5mav10Ekd0m7TPomuOQdA/o+zHqfdEHOTuhD5dO4LwJZYrQvYni
I5eXlMd8bdI/E2c3Fyh2lzBMi/WRL9CWqyIhb+jyT3QtY729i+Q2brct5vsSvsUfj41hFEpEhZCi
PEQiA14uzJULHFLyOvzUXPwYsiYfARTfus0V4NXDJ/H8WsqesRrSAOW80dHVmsEnl1xBWuMh6/V6
RlVinbWQ84Ry03nIclvXJ4/t/Qp97OQK/qkXvNhqUOMbkmUDxKnikFyemthghK2ynkGn52U+Mxy9
1b+OkcHK9/5XS1Ey0NJswYoQtQoYo8vMXf/gIDaY000GcjkZ4OLn3b5tYoDRpGsDiVmIts28eIBB
F4GgqUMeceTBLHd1HCR4UevMLJEyIM51RgSxMG90Cy28nEwBh5w7HCXHfjntz0gSbI4sHSRLEEgD
c4Qy2JAvSD4VdKuSLlt6Ou9gWAtlE8XuHwCITmnqftHqegsIULmcCyx+F5e0KS5tMTUiqXZewdls
kTgSHWZ4l8lHDE/YCiuk2YMQolJmJl3pTt3pABytM7GO8hbQqn3qFmEfbMY4mGW0zFIxHGbFjSzi
gxx3YU05AeBG2G+V53SOvFLdMkOb62ooJES/ytAfX0qHyTZfFfLfEXE12AScmHvmV8Ol7TD5U/vu
HGj+W8PutA0memamGeydbovo/xOQu5f0kOaJ7BWCHG8W/yKyMRLitomN0W68D63Nvl0VIaEjniyy
6KSipRn2NzIIevIzZL0WOKHRrqKJZv0snPSnxSsQYFBkWUWdxQf2yv8h0cRDKC0MVAvF+wo2ydjk
iE3oosi32LRX7E+X7OxySK7Kq2fxN7xrLw9sJp1glYNvZiXFbTItoxVeQwp6ZkdUE2cDxq6rVNb/
WR+38Jc8EbUEJ8+Slo6sI4N+6wKxyoII9mjU5uLaphRNz7IboR9fPryYhgyS0Ls+0GReGrAqX56t
g9dnQXo0B14SMdwrPH/HK8QoyNOiKMpKRNgYZrEa/og7D6Km/YBurT4bDU11lMyWnNkoHTFtZVD5
BM8pGwnY/vG/4Na+vVmfzu24ZBfjKJ1WLGOWrJVQaBBd81R5A8DFYeE0ytMnau/djhi10Tocdr9K
xtbVbkaGnqTPOqFSNRMyJG3QEiamcDBFvDdCjA/diIu17beF8IUIWetIqYTRLRAzmEL1go/JBNdD
uc/gNWn6VZeAkNJH5pyEUHnPtG+XfGnEK9p0mvgF29zMhj03v/miS04sKuI7O4zjY9WWAmyyOyuR
/Jnh5O2Fkgy6plM7OY0bIyD3y6B2gSxCB0Vy31jEBR2579M2hkiy0pyeDtD3BQfrbbGXbPSqv/W1
PxrZZ+/HrbWBHNQ2KB9xItcXkq9guRB2yoWaU+HwZQxo6ZSEGrVHrOJILeaMcztJyxEw/nZjV/Iq
LVEJ8lY6uOA1P+SYQqfmVFlyR1F1Z3gF/R6wa5oG2osPZNjibxr1REQZgPBcM/bSK7x507Bg1XmF
iHjkMbUeNM5irCioSt7qj/67amW8MKTSh+VwgCtSgr0yK8q5Re+Bnp5t8rJ+UmR96lvO1qa2DVXp
nzhiHcGT4/Iw82LZ8SPHFau7Ppx1Nka8GpaSCqP++8v7XW5pR6wlbqdb78VnZCP6Ev71m6BCLHi0
JOycTSdU7RZ8ljptlzchCzRo6AHdk5rE8tF9kCaAKXzeTmKTx/qDT63ZG1kIEUId8xrUeFtdLEbJ
r7i3gr/O2TyEO29HMUYaYav2GX9RDWfSYR5ChG54JHCA1XZ2vP9l5/D/4n9M5PPflwLTZ1E76RQx
WbWi2dTeVqOv2fqz75mU0hbrx05E4Cpy1XTmHD3fTiSnQLiKNQ8CEcc4IDaf54PI0MpWg3m0FGTp
OObRdXvHoTSe06S/LUlCkKwmSKSn0nKTAGeFPoO9Frxpt97y8MSyN1YbIfNvSCm1jiP/2FgMKHG6
wejx6WMb4paox7dcwm5Jh1I52OPzpFVQ5B2tcOZhBZE9C/Rt/E3i4QbFYVGRh9tCHDrpPA4ru3Kq
dwtRExwhvCwcYaJVy+Uce3VJfIoS1Qqor5hIAuibt9r+tcnZJ/zNAaDqIrHO44wHuTijfxb/YGCJ
ey3jT39I/bw5JunZ1X+rq67IasPf1BlRxBxyCjXRk5faPmftv5OCC9Trt0wnbUaGdx2knzD2lM7D
Oz3gip+M7IlfG7BgmRWq6BBozfoGZ71wWk195T+eteLIegU9IFj8dwAKumPRHXyuUim7FYOTpUS+
iBAPTD6elq9SowVUhQI5FlI7/Ljhaaa8DBeDCqN4CY8TSLhEeJYceclrQIdOdDQmb9v++ZhZw/3c
9KUoR6n9AKLW5XDoL1noUaezEZwzzidW9s2/fyfNdRnxmSj+Yi+agD9R+sHXK66uCnfblHIg7gXz
qpUeuFQmsEqZv0mgniYBnYjiPUm3OoKL+IbAuOw4Jc4P4GrWZqcA8vom8meL6VsemltRcN9aexS8
WgLRNiYatmz7BwNY0EXKlxlzjiOFDT6BXudx4yxOfa10wwBncSyLPyXMejGiDO6N3LUxxa+GsD2B
Mdkwhyfqmus/gnzRDFCe6YjhQhjVADlX4XcfOjrsvrtHXq7WVi9SBeyHIwA4dDCNhwDzCr81OTJl
O86XNFueSQbJKqc8KeKA73EMNMv5gvMlxrGTIfpjIzq06T4KYvyMAIFnhO8W4tgfri7pRZKT3Mk7
sorrAawjeO3Hjea2rZ0JBpzD4NEo+5+2HK1BAapAD3UWUDyXlUWPPnpKxNlbTN4lr6wFr0q1dVnF
VfJ6I5nZVf0aDFVbwBMGI2p7XlMhyB8Kz0iUIGjUcZhweSB8Vtf9hGc5tAuXtWsQaTDKy58Mw4z5
K+FydBswail+Nc6UnHhTwDJqcg+c305L0785tHkOgaShlBtg5rF+4MWfrV565sONlLNOEq2Grjar
KpIh/SaGc7losJlWzYVyUYZP+nOCGMEvqyVNibL1D18/A/FyGfe673Vpe0gaNaT81+LdVsXxLqA2
WFjveytFcI0LToFmXp1i7XsK+09DxK63ZgpPZ79aCLuHQERYy0Y8/lZ6Pc4GQl+ZgW1RDMixkcWr
tvcWDvbMvMlWpJY1DBcFmMCMAb5UeVE5A6AS1meEERpmAX+YvR/7RH2juuHiyTTvdfpuGpVmueOv
kbioYR4DH4IHHotqPZqYevSFSfwXGNihbmMJd0rdOI0yQkhVBg0GtjdsRoMXwZMIqEdH64MGCm0D
MoVp/CDq27IOKfw3F2T3B+V0oWJdrZKrVDo4SH7wO1cYNNF9DnCXO6lBMs1s4/YwzHfO4QNxSfzj
nsv96KlpxBoNTBdIBDxFarMsNf53zP7gWy8bCkqdUfHNVKERD54a/VL2QQ2C6/ZUzMpjLHXwwVnO
rDdpxMptHhAu1kIJBCdDaiVNhoCV1NfzvPv+JDqyV1T4mYCDDhXI7LlRW0/dR47XfQ/usdQvQnDP
+D5tmC4ayFnc6czvEiLYl5+qOgLYOaBwSAReTFdytURVlnG1/I//Oa8BWt/YJoObLEIl3z7J9hz9
UFlnFCi7Lt3Q7yG79fY0kncOzaT+yYeMyYNPtjOfqMeGOe4V9MaZdINCzalW+C7qyOriiBCYmQzR
CBlZXVzhncKHcTjASz/0QC3LrmI6oucVFIKKM9mdMx9VLSPWkpUpcZcWage8IEV3ZpmVDPee11xc
Lm1JiC8l/aUgwWGPwuTsAL8x5HniJxsMfv4jeUjMvcxJGlQ+XPLoCIq2yD+A6MHDPTC4CgsByFMa
tXr4c0LEawrIacwBLv4CduWwisdRzJYAHCYVUTwmyGbjSrUqVVtbRwTvULf0oz3ZSrGSQoSfN4iy
20Tm4Xsxrf66aAmMPQmBdtBT1JAfgcS+9pKUvj0tDcAw948C8M2zWDYSY2Ern0N3ceI5VAYb6zsy
Ulxi0NPmXsiUTLrg7tF8u7tUi/guNsazD4hDUNH99vrAH22yejExs7XQgLPzoUbrV7/ss8St8Bk5
C95oqDl7lwLkJjsPKadRq9EjmRAunXbYYGwEfOaIz6gYGI83qNhcwfr7FxdVvTO/mKtuDUqnY48A
OsAgUHGoTJqcpgXqJ4hGCjj++gx0O3QBFEty6Erk6gxJeGQHSU8e3em+lh1h4FJW1plVKsO18rtr
qGhuGj7oJdnNd/uSlAv1NzM7D1o/5z/6D/5JBCqhAj+wchl0c9YvEnkrUNi7j3x6aNjaDCXcNXvS
9H5HMbTEXo135TYsSGt4hbgY5ilUHkdz1WBJPYfggbieIw1CbjjB2UcE3jgv37H9i+OKkg/tjVXs
dP3CiwNShMkRYhs1IXE3+HzGu5nm+OMxjp3VO46+T3u5YT9agTLqLutIJmB4/Zm7BXifSspV3J/+
FM0ZwnlAzjVSK43gC6zSpWxdtjy5j5gNC5KJD+R3c3K6JLt4YbnrpNf3t3PS6aZruMVdukHyD6WA
tMaUUXB/1kXse/BvvO2d+5vN74X78LUpoc7eamByT8aLe/JSzngbb11xbSrOEkuIWSgNw7otkU6D
x2ogJ3YMQVuK+jIVmf4rMcAwywlDFCG/ULhCqTrUcouEFmo748CdWEfXGoT+Y3er7diiNPz2IGpp
LfbwwrR4/7l00MV9gFSlPfH0Jqtyy07vrvllzPwdEQkJS/hQBHjg4E/iGV4jYc2QtEa8BXY61W/f
0jiW/s1P61+17NwPO7d7MkD2zS5AQuRQuR5u5JefLP9x9Nh3+gp6/EWUrlmAc6njEEnjuSTapQFD
LokpSbixNmVXN4XCmSPXkg3EB8oKI43f2o/PetztuyCpbTnbw0fmXdSTw1J6FM9o++H/b4/iWjmF
18edH3Nz4+qM0i998BXp27e7KJJHO/CKhVTjM8iyjUAlkgmh9uJNTQ0BRa8IQqzzqWwTRv+dydcH
sFb5JbRuc2CnB8ZVxVRMwMuTnfhak9I9Q8/eyEJjRjavNAAyHrlzO6hkCNjeVInRlKBbNB6yG2rq
ZwZHJ/hOFL6nQM+TASQaXiVROsSMjtrQlEItEnJw2thSSXEtGRNmIFvxB4mIu+V6YGraaeiNBbRN
i6Fj6X0o9W/aNJoTp+IoEdyRAeeKbdh0wB/WB0uD9vBFCRS2KXCD6na4oBV6CBcMoM4ocmBqGBP+
aJMNf7nIgAfw/aQ+DrtFkHlRW6lH4eAuaZztvCaMbc7hXkCDtVd5kCDDt1X/rbcsHIHLXWGw2n8j
3pzEmvp/9R1OgmVaaz5gFqaYazxJPBYak3PeA7+C5tl+LseZDNUlqwSxhIesS3vbPgqYHaBrffaq
HmPBBSwux8W1mfKb8LVPSGFAle5vST5cqVgLVxU5P16zl7vtJFjfaIlaBp25rCpHDlnEQG3cMbgL
AEBtAxa0TQEi+mDjFZ986Ic4Pz4603Bgv+Hg8hDyyOQyvflN87EcrhZuJhCRopFnAX5JBna2UprY
0oHB9FA5f9v9m2VlAW3bk7v9WVh/a9S0Dxr5+Or4JSGOop60hhlg66721uzP46mDN9yFwbggevOJ
TRNqydpreoiaLaiwDATnzJ5Kq12PCqbSWscQAuXNmvkB66XgYcTriO2IcjyMwW3q6WSjwC00WDMj
vBQa4q7FrAf67ZnFAMUS3mX2OGmBTw+n5iN3wKFoa9LKy37JnXiDxPzNd6xxyWeQ3VldwwePYeUh
QL7umNzy5Us30zalHA+FpkKJDR3gN6fGSDFlMkFqW1VpY7NWjRAgaZnU6UrvQ6+0i96/gs4DXBbT
WmB0JYjPC/vIoRdJ8Og+5HWiTMvJ95LvfB/NB9E6pYLAm3y/g1WinVuYJZGkTr5Utz18QKRCfGBZ
0hm9kpcwJtRPXN1EOIA4GzX/GSmngtO5ywqv1X8IPorGMCNMWihyoytsVI3EP28WtnnKGtAIhpVQ
wDiGwhBMy5AzT4Z0I3Gz51D0EzOqY0iYQoOp5SjvXFcSpu866IGVke5hitxtad8GhpmQusqhP4RW
BzBkwYgNHy2KUSLBkPZCAdHf2wbVVHyiAkPV2lY1eBWbWl9UTnte03fmB/7QXWjPMYyyzi3F2bNx
3H1K5rple/GGTxq0K3lhX4MLxqiTjG1qy4s3bRTD9kaEl0trBH7/jtx/ZpI7qq/9O6Ab5RugGPvF
DzqRbd3Mvw44rpf+s5BReu6AwhqAqciwCqzlovszabpSswLMhryXxMmSWz4nWZHCWsKvQ9643ruj
g3V/ow+YIZq4Sw4M6MH4fhzsvqqmNvw+nKy3OvFqW1njf52rRSF5sZPw/X4mj/9dCsl/5Ef4XHGO
0HBpbL0ugs2cs1bol0rvqYP7gIvBSqzlGmAfbZcpngCUdWJugeHrsFxiyZYExvuF8Zb2fo997cpO
a4xIa7sVQ3pA72lPNNs2cpM5WpBetBAQM8BA3Wp+XqPdZLtGT09/RKLi+iR3mG/NMNhbxbc2bxZg
TkS1tUQelnojBHQr9GtHtBhAboYxfk4ls7AKAp2DQTDe8atsjY8VhOpvQfNJLvJ20CT5agXuNub/
s0PYGlE2GvUvi9hx1K28da20U3XNRqwA3at3qg830+BKqaXBaq7TDy0UPb7YPzL6/OcT7oEG9PJ0
t0wH5rdPkjlwqGdPm3jNO7dwXPfqbT0LhkG3gZ6ovT0a7e0U1B2wrCZKk03xVcvY+O7g8KmbkVxz
MshTpHOhfkQwaacgET3PcRxHPNtJztzvjCcV1F1SDRXJWahH0+rsLdcusYATF3uP/Iczi1Boc9LF
XVzPZB3u+LnszZcQaBH1pT+RmL2YngenqNUIu9vqX8+Es0U8zmsknbl8LVf1ulAjR67efEwnSFkL
uz+7L4+GfGhfnOWMXgYXe0K51ZwA/duPtt/TckXJ+NMRhlLIA4qsfWMtLvduvxp7iz0LJ/MKd/QK
zdTtKLEiUXtIReIQO+NIhqXSw2ZzbeIpxJXowKknNBbOPx9INTI3EKeUB8iwtHtT73UtQzcsSCzP
j79mLNHfTiaY1SpMmUS8df3PxyW6KsNcidNCJMSbmRpAcn6dYc7QJ7rY74vCflOhzNKPWVrAZ4ep
fuHAQoI5g29P0kwgXbPvFNjEiv9aHA6WLkq8Ql2G9O9EXV53iVZxCwweUTtYHFy3D0gMLJ2UIR2o
5x4oM8wPKqY8e0i8jxAlbnwGzEh/1N4Is0Fn7t4f7r3P57t4tfWXY9zEmabFVoK/RXPhleYLm5+h
rehrFHvhC+paU34h8wiUYw6zdwdzYXhKSZMSgc0DBn2lvk8NdV++QhYuXBay4tnzGMgOzr2iz5EH
Go3IvWd0mQB1Ao1jnjl/T4bw8+L/Gp8HEvGfnC8ho2rgIG6oQ0qwbj0/53usasWwSaYhcay04UIk
4v5V5dD9L+2UPqHF30O3PLAyYXZ8gb7jrqcecPnTv7itKCFFT29CFLwzuCmPZbffVz8ifXlT2keq
7oWH/TN6ybASB5AiSk6rBHuo1zus4ePnsPr17AMGJ6qk264/xRhRJN6IV29n0lea1DPX27TDZXkb
zOaGQbY/CJdelOLYrXiy37GcC2yYgfgJY0Zng9f00/tlyoaztwbU7FxVsJ6zQPGj7zrB7vNq9GBA
+8NvlYWDvIYTOEMLkCKCnPERRG4nEv8RQjUPUgRVUKh6XlkOEVWL5W3BEt4a6OQBS9q3da358jfl
b8l9c2dJJlwYDgSUT7HdfJfcrp0XNZO1WmZiLY5J+CGqizEJP7zlIrHyo7DllAD44RekeeaQhDU/
r6FGkTeqPWk/w7t/pgI7GkgUEUW4T6ycIqjtkTH6Xl4oNaTDomBptvv18TbUNvfrZbUDaS99h++E
jDD/kqn5t2z8/3v2wAMedPWdvpYHd3z5MCNH6vIIlhWykI+LC6+rUgkXHdGiCPq85m7IGUHW8OnG
wjiHmGWsVS1Nxku82vpHfmHO4ko+O3JZ4MoY8FTuAS3ixkQqtq+oKZJ8WAfvcXGr4zR5Gm5Un4iw
pemC++qDiXn6EIi486sheNLdqAhDe+GA3p+2jCF9QaIcr8l9eNGvCgfq4CKjqDRvuXmUx/015OzO
OhcMtHazX4mNc7fvjvf632dfrBCpI0G4Uf4ewA2EESkrXBU7xC1OYiqUKRCDoHiHTZrsG4ASZng5
xNu3YRdoooBFGh1+Zz9xpNoEhmef1asGHGUP7r1WYPA604oIeJy6Yo+ljw/0Pjt++23m6rHYYBHJ
KrunkC69URV7wvoG/RcS6r+/lhdlu5TMlhCtUrOJyauO/haOVAT0HpoaucnjcEb9uH0HgFRB+pgm
PK568CcUSHZMJ0U5yyrZRhBZNsCxZuFQnHuzb7pI7l/WOP0Xg4O0/QA+UokrrW3aS4B8PMJyg6GX
B7eyRvyxIeojKjoWHwKO3oRptVTzRz7tnFxynjvJEXhEI3VpMBm6HRDjZt2VLL8zltNTtuB3G45t
UTo3AofExer3Ga8L0JpQCTA5W7MMtAzGZTx2tYVRnkh/XgggK0QyH+/mNWINy3fUsTbsqQ7Yo9Gx
fQtdm1zuxC1canA4KwND3K6j7Xt65KPpLBsRHu+J/GIucp5dl4ZLMNCbKEZxOUFcRevSvXATk0aG
ZANWkMBLWP2GwbcFskcsXbe/VCYU4KUcM9rQ74w9aJeAWmZnfx21JFwR1n8Db4zrjkm9ev/poeUA
XlVYuUSl67VfXoKn1mjjuG55mcVEHgkmOZffu4oqQ84fojap8j1aC7dSKH0vEt1FOzOO40uGeq6f
9fAw/orNzzJMdGnLhDnVU2h35Q/jJFvYiAkwBfGZnazLXYButhCtsFTmcKDYdJOZl5ywGMoOmFuJ
v6t83PK5E2g2OWJRGtNxa3q5cf/DY++3d6UhnIlU+RN8qeur2xo+VkBFG9858n/Mjl4pN2m8VzG+
h+I0R6wTHK+LHUmYVrhdUTK5Y4Uspue1q9IBFy3JWQ8Sp7bbe0U5Bl8dV2LpBO0a5fm0wzqqo1Wg
QbLMhHuAXeSjNSNxqCmWl7diSM1OTxIL8yZUyZVYcNh8WEdYsa6IoOteUi/tDPfJgnHVQ/Exkzm1
UZvi9+zgTHuVwcM/rehSKsuLiVn21F6zgiOhuKbg6P9laHqdfmSPLGye0OHfnCV+Z+hdUaFZnCff
Up8ueodrMeRmgOggJGjnBvqq7P3XJlE2SUEqL49wMx2VCbaz+7NOVLfl8JMqK7F3aRh1Gfhe47CI
MOstO32eIwo1GOywdPsHLJ1m4NCWrKdocLRSfLMDz7n8pl9KTFLPZTHiOQFPcjiQlCYlfyJWKxQj
kY+pejb6ZKWsAQEn9t8/7GSPY5CxgpB5iMQFOwwO6mKyaauVDND/9ttGVGmIGyYNiMLfT9Vs9MVh
rRuoXDtZgCOHu9WO2UxXHcCs5ZozUPYLw/yZeep2+dmiMoxHiiJtNwpzxW0NxxPQTjZ9b2JtCLXC
skcZ8uH4Q/3PFnQSwLX3tBt5MHD9s8z1R4CrcABRCviFVZ+4HeT+Lbbf6olTx6BMBVjL6hglMaho
Mwvu+SMt6CgMzwgeEk9/B3Ts7cGHtNd91+kXTS2eyo4pGDLc0b4sdclSXOVHh5DpT0bmeCo8Uz1u
XyCevSO780edRRdi/3chdG4IJh8e5BIyYjA8KsO9ucP8Y5jfFsE81uSgpG7elRLdTOcUmYL+ynM2
0WlJikks0zDP6kHO/S034P1Y088Pdj7tATj5C6vaUZEvhwCaBXWlvXMEzM3wQtsctzFWvzntr5PO
pbwz/CUCyeAgNxHVtBDZ2yLRaZxFb2zkApKr1S+IQh4jg4S+dV5So4EKzhAOVVpzRFVVSov8WVSO
tljo/PHKlW6izg8PO7LpnkviskJUZvZjHn/Oeq2BbwG8W8ql/OdC/nRva+huKqizRpgZlKIzeQM+
GHqqdJ/NSmDW1Ln4fiFX2pHrOpL0SdV6abXX+4gDIWISXbE47QJTUpmOqZgRMg60EqKYnkessDc8
X51Ac9X7JxNWQqxlBM8bkBfKjfzAUIqxQcVlyyvSlcWoNyizjVjX+6PfVIet8rHX9qbtrZS5evEt
zOpMewk/FHIp+oOmirhiDUWQY6mQ1gf00dU5qIVmoiqTXJNpWGQ3L7nHDMju4Pe2282RjW50x5An
d9WMSoTV8rnA1tsodQEbx+YUYPWAKxMUZAW0OOVoTFouxE0AFB7OUnCJnQtcs2YQ/bHxjAvqhuwE
aWDR7hlmT6HCdhUd+LLPw/wMP/KOVc0mbt4CO7QfsMIvoVOjk2R8Gf3cyNd8F3tjD+9K++Y5yw40
sHokllhhs9rfK1WvqsSYIWHyCJHdWfqPJYRrJoP3yfuLRA6uQN0OyhqvpjIcNYzUIqKDf9D+2iSp
I/TMeLEvQMNQk6TBj4fm6KvcxKSLOZqyg+o5jr8ev+2IYAnofNk5U+KUeql8EBvnadv/sAEW0XPm
Blkyqtg1vIRLXwvnnFYP8Y4/+2qtpIYMeh0vYzRNCpauWdZ2+HIY9Gc4ttk/A0stCsOZ/bG3SB45
/2ZZjI+sGC0I2eIHZbU6YF/HwXeLHMZZ5O7k5AS1NxRQ1j559m5k6vRurZBg/aHO7VLusimN8XSg
JCoPFq2LblyFuvStXcLGi8TMWlwzwgz6we0hQfRAqmD5lsQxBr5DXua5m3zbGWKOo1DpGqYa5IaU
TzcmXTsZ/A72DAl8jFcfafR3jyAXoSvEp/excRM2zr1ahoy2xoZfSlQitgLS9ngwDtt4ieGY2VLo
++PH5vJjJIThMdks0OezAZ1q8B3NrNYMAg22i1XInHgOjtnE+qqgHtjmjhjxaHuLSwHaD7T5UmCA
RFG4M2cYjUe+BFFCS4f4/vmwac67DbQ2GZFkVQA7waoCW4XxH2hvFWjJQh8zhPWiT5ROrxwVuJXV
0F9pLhsoZ6z1hvpqksfUUBWtY5FIvO0B00ssMkAcI/6kr43PS/SRalrA1s6CW0WG9uSK7xw0Vlvs
tpbEoSR/oDXXKCx+XihWwNw5IWcn4DkKaLUmshF1Jiuh8S1eZJlfTXoZR+2h82gR9+f/jl3epj/m
KOHdgxikXmK6q5f6A51XG4YNbCbSK3CYJix2UfwiQ5Wh9VQrpT79O8ABE+FmH2DDPfDzn/XgzaKL
cfx1WgfsE1CDux9CEks9f5wqWQeEoMF+xrEPOen5r8jNdS9lA59aes+/ku1A1QDA2rQyiL9w2JVV
UTiuCeQm8OQCSXqHtwj6KmjG+Yiy+vCql9mri4/8JMDUrqE9eaB7PzaR8L3yabGAkKeuwk9GQNXc
XZZqkwPyVwnBVzxpXmRMIoj/1u3Vu5tt9HgvQOV5VTBDox6DfhwkU11F32w1ss1RllUrlBR2v71O
cLNyC9TzTc2MpsFHXq7o6aR7E0nQ8j/0kVczoxg1kA5dN07aIkTm6ht/r1TS8dm13peXOeO9K2hQ
bCnvYaFpkUulgPCv+LquENPmy8KrTXczyMjJrlrPHVIu8WY7/YBfn5fm/wlS4Jmhrn13sPY1IL3r
N3d3WYI36hIRgp977gdQixqmAbJNS2G1GDDz1+vOdozGLAQ9+4IOteIxe6p84zuL5sLnaEaRdTm7
Bp5c+VDO4qzoKh/XnQojmAwxG+H+WwGwUpNDXd36JiMkfSXVH/BYYt1zhR7jV6Yv9jNKzZdzaKr5
eQ4iEr89PMOls6tYuCivhGsSdsTWdxiF+sgsyxYfwCOHcOuPSpzTjCcRcEU4v/fS/WN9fxV/PkYe
iIM/E/tKfQ1mM+vs8YNv3jY9wcFmIoyBuIeDT+uDdSwk32o20tHJQ95UHaMjv3hkYUzur9YXLRB+
5HeBmRK5jIaTx6B+B9yxy9oFGTYg97lod9J7awkPQETseAgdgoCe5yHEbRIkmwKfdEMasf9P3Fy1
AKP/3Es7Q4rJJGqby+CybCqVvKexVq7GIWENzRxNdPQlJtbcqT1/Bgk0se238HOHGPDk2p8JRHtO
3Ed26NUwHctEg2Oo/MYQ3Cs5KZfzzlZwG9gmtomI5JTCUZ6ZkY2DKlPB5paEDrPwMzNbmRf4H5ko
A5clbqX+2iC3M97KNvYfT0pvlCI3E5kAt95HCGhdw2+QlvYd8pWeO8VsEr0E8V5ehAD+0lE0kKhg
/LbD4Gi6y77DOHqe6sfLsGI4+AHl4fc8OGCBgFz7/nfsjtUqZp1DPXyeN1exR1HFPNsnZzQPX03d
rXXiR6Sy8V9a/AU9lR56ZGjhG1qRvoTy+fdX9/i/vwDvEbpv3Lxn+uIv8FDt3YgpryN2y9/IW9lm
v+/kI/dYzN1SO6/fqxqkdzmphO3FBCLORZj8V64pGMYrGBNgHzNQmX923feHfwhV1anfjkdDESEr
TrQfHNUtO9XrtTYZzTE9KxdY20U6BuWMjJvvrpxuqsTKt27B2ybnjMz6dK5bhVcfqhzv70JrPIYb
MUcyX9vPCS8QoUR6FcqV2m+WDY8urNDXe6LLzuKNPFr3jxZnI5K/K5IlvyA1djoZdCCIwqktDmED
2TVjCSf3Ifpmt+/Nne7bb3FVM969pnooe22hfAgwAqKa23AGJYsSpvaxfoN7E2a7dwaqXLLFXWYK
JjzI1qekOGCKCCjer1Ae9nPMltRqqWJM4KCQiBkN0HR+7A+hMYMkS8uO1FFz79tYokGCD0uFk1lh
P3Yb+e6G88/pSu107eUWwSbZLNOwG/GkBYgC7scC8GdwRyXaGPbtnh8VUbJHapJZqqKj8DGTS0oT
mGIJnPZlQfZcMxuA/E0x80hrmwyCKqktPJW3iDZrAFkeFQlpTAuTNTDyQxCtHY7Lnr1lSPpJwZ+Y
ZP/5JDP3mOrjcbAdjXZ69MiO9bnmBC8JhXzF8ljC5BvVPIGkQaiNd5YLaa4AnxHoTDBKGz+U7RMw
Ip5jG3Ao01CRvAk0Usi7aFg+PZTRIZXfzwDjZ58yv2d7OdHhGMtVjAngil2oZj+xfbGyAJup24Jm
29QTDcWVIsiDEDcoAYjaJEPRWqotp7o+CHD2P7gI5c36boGykKp7wNEk1QztJSOrSZfuicXROaqa
mfAyYAgKOWolvGVJoUedbaKz1Kc4Bq4uAF2Jvj7XVw23h3mIOwPvDRE/cdC/LCBKVxoQVyy1W79F
AHH3l+2psXOgxB7G2EdzTI+NkqMPLLL+vDgGztUcPxof4A3lfvM17m+zjqIxmzOMA980b7jHXVnC
baoqxWvIoFk84tyA8qz23HAO37ACypTqmSmmHA2RVLzuyifUqByDQs9abcLzd80lxIHvnNDxmf1+
HZAVIay+0h+n3nf4dQ4BjRMMMQ/IF3x6vz1VVEnU75r2bFHFh/Obi3zdaukmv2hLXzQPb1cQF+Jm
G8n6BVLpb6M0vogqDGCY0MsBxyPaie1Nt4CEK6Cyo2nyLVoTbQR2ecOcNoRgZOeVHPrAI7jeAyHN
2EF70hMP0ht0Q22da1w8jy+jc0dpNtDe3HF8x4nXjDbQPUPnMX3fu5HQ+WI6xUbPDYOfMd0ItU30
7qT/LcRxRGT2ASGIMl2fgh9vyWnTMsAJJueApvEXpNUuGETgzXqYpSRoyEm9z8tFcktP/NBh0xgj
p8g0gotcdAH1Qjzx1aWh6UdS6DUVAkVZbiYf45jpfIhiqHWQY7i9Tvtg1apimEo3IbEJpxV9+N6h
KOmMBVnHy0jKSdiMTiIAl/0IIgc21q4MRb57JFKDzVxMBrtWivRZRHUrb4S4h8CaA5Cb+qoh43MD
5eYkLNawA2IcCYPs6wfIe64kw8v1LyfglT984LE2qvCoq0qW+Xj0/4mQE8/xLEj9pX59aDJqkDbf
/F5bbNsJYRul9/+2frrv55ncGGzE/vVY3PTTbRKqKHJrf745DFtSGpAiHvJYZ7kb6uKuyubx3pll
LMWYlMZPBc5fGj6iF/3xTs/jUCLRSSFcEbcVKb/30GIbimMaaQXjYeEdBDpH3VXqJnE0UfthAaR4
si82UADh5QydW5sTC+qzFw+mO3ZVsdzWqm4zOOW2Xwm8ycURWDbNWy8mahIjdhlnL3Rjqu2g+oCA
vHT0IB2uEK3/JHKsujy8wMdzGJa232dmfA5dgNBChy/EaQBDjlac4Tnpwobehv04lkF++p/YD+bj
Cw4F51FANZrMV1wuu41dODKQT3EK8try3atvx1paop9+yusAA62aF/SKPotj9ISFHuD+KBlWpmb7
mKz3Vaz31sI4d9hXdcmoSuzWKhU+QGsEwgMbY6bfkUvfzuDRVHT3HES5TP57uKZv60of3+Xab7j6
uZSGbC3v9IcuJ0lFWCiGXXMUVb9QefubM6pXxz3kPeS9B7TkW/H0Xx+WVsLot9n6K1nFZ9vrazNT
ABpkLa/M7o9MMrsNTKgio2RAJfiQvJU1CxvWGWxJsox0ue72IhaadNfwfoES3NR1WaOuGKTDh4td
W5aZa4rO0fKCvF/fTD9fu/DZXb+ofpF5+1Pk5fiW5GIQ0a1tR+Cmquqr6KQRPeDyv000Z9vU893U
hWN5wildxVYZW5+Gz0O6/X8kFgLLCIhbn4VmQ9BfbEy2Mu0ji9lk5uN7TCpY76zrCXiKZ8aJowM8
X8s95uTbF2OPEAVb5BlwveVNzy7h2ZDPHJ1/MKwrr6JfgHniZl4Jah4ckskXzOc8JdvwDvDClZCZ
5UuQ7TTdpbKbTkLfLPlURRf6RdvQKuPNfLlEbzskFkVuIGQkSTRx8LgIxA5N8ptXirv/yPclxLZO
S2w1fVfrwXN/txW3fdFlFaO/zOTtn4WRltK9s7RXooCOKC2Xi2DaBSPkTzJBicsZF8wXX3PyRbRQ
uflEBqX3AGoxwxfjPD+Hzy+pZQd45fFn5iGuZOrip7yJM0XMrYBq0m4jDHsBQk4KurbtALjvSIZd
2XzDSACkSlOpU4sB84BRMc77ubqyw0xFk5dI8VREu4ZXPHRO1VH5XBnSAWnNyAE9+yDB8elFXEDK
tDxOIXVXcd0vvoTDxYsqEod9FatotRwp3FK9T5hcN7nzRKo2qyv19PcqQcR1ybROXZhjk/PwnSwf
tTNYx6x1UOkJM9tmXD5e1u5DQhjpv9gGne/STxTDVGOCGZMSituv0s+HcRZVQZmbZMuNtQNvL9Fc
JzhIR1RMh41JuSRUtECd0WYcqhxzj9dtCvod0heFcDyuEVXT6Ih5DLNUiiN/RVxJVjR3vR6klq/Z
ujRb/zH7cEP5v5eYRQq3Jq0JR/yWs2hIpxkZAwhlveLhpJJpuvxHMVJEbVhRKiZxUHTJBXAtt4qp
WouPUBNKBMeZ2e0zZHMAiE8AeGxlepu7GqO2LJa5kgOAvCaPtpbG9gqYw5WxT8BGFo6JoZGygDVd
0mcbT0O+hf/F0/obKelkaaEUWmUr/vbMCzdMb5TURUHi1fSGYjY/rYRhrLWIWquoMAxefEWYTNJA
nFn/+XLmspdSXBf1HX1HOVymX/CacIZ/qXZdvn+3cWNfEqLGdJtxUdTNwFrcIfZuVktSy0eERumg
wu4pjl3RMANZ+LD/Knx9qy7YbkSybSUSmkD1c145LpRrTqfNU6Lm/BZmFtecKgaHk/FvXi2j0jtv
z08hF+bQl3DRjNTsrzEduORl1xR1jwn7v20cSbhuRy1XVNiNEdF6lxTC27Zqbvma91og9uTPDS7V
83OR8SA3zXxQ+WYjqU/sazxvYc86d1+C/eT9bOEpjbL19VPzjFmE5Vy15w9Lj+CdKxo1N4dYgoG8
Adt9SceD2k7zRaGkAkQqp3z1OkjbrB5eTKczT0TXtikEThGqkbpuuZgG0vkC8VFics5Z4C1YNV86
mVXqPtOyUQZtUKxKjjzwN33/KgMGLQVn0AW+woiv82nvzop/GrpBZMrX9lgAFPy/ASepmfX+iRE0
SUdRaUkcSaswKXvwadBvvY3ct31zLe2NeqeThqNLCIw+dJpVXjtxzKz3UlKQX9SrCuV0mHASZwgr
HsqC1TFbduF5EKOk2L8c8V1kQnyHvTIEbdjfqwT6RVjLlHGJt2EN8OhUa7KZZNLJWkhF2blXKheK
hZh5dbK/iePIEl031H8tAkl3T8FDr1voeUjyz1G7Ms5ZfdBUCaibuFVTRE5NRpCHRO+4lArFHVch
pVq8KfCWKZq1IC1Oxnd9gMdNy1THHjPd0gE4NaEu1Tn7SFvLXmm0zXXxTvIZ3WeOaYGFVKYBVBOe
FrOGgkOep//EcJtJ7NXfQemoR7OfqL/3Z8YRa68f+xCXKBWDsEkJje6aQkyy6HB8C+6M47Fbz7Ia
05g1kTkCVkImjbRKYk/kh/Y2QXpy02WVlmK1XqJ5xdGc4vvoyIMMFdl+HF9AOPsY9ZLw9r204iOe
JLtTJht60VVnqHmhcNm1aTuqfT2639+P6ztsdu+W30KauFVT9u5WueIHjQTvT/ZSqkGPttCpZ7x7
rLSNoLp3RxK3jG5yhFNAJWneeOGM6n+RQU/FmpPdRbai3Bze8+aybNi5gLUenUzM0Zclmkm+Oiw0
uhBU2vjYCDRc6OLUtx0TbFXA2LYWvRGBiXwYimxXd7VumcaYgdORyg36W9ZUf44e+3VBJQDQg4Tj
W2APlF5/f4aqxOzOddQOKhXQRtF8voCz1Ju2Clyc/avYgTr3a8u208F3f/jehXF86LpBxRk+Ql1c
E/sk4EbZ4KlD2DHZh5LT4TglSRuOYV2L2vVMMwkJRsTWNoaiOEHR7R5r5KWIrK8H1AYXFiy6kUOn
xcpXgIMyNQDH22Bm7rfGnvRjFfF51aw69U5/pJzhIHjnmZIELC0dAIzogvxv97VazHFJ09qtX/MD
s+ru0d/h7XKKU3oxI7b0ICfh34QAlu3kME9YFf4+MpE6SbMVZHpC3bGuKDJGQ54P6hI+7IXDeXpW
WU9Q1C3CQXiyCDyV6+4HkeqY9+0eh+zPNghA3YSWx6Fp/jV7q4m0mIbL0Ki3/ylHxIA+cORt3xvu
QdXF72rJin8ggxnq8qa/Y/xJnbKIb0PsNER/P29YLpPbVsOaA+MiMmW2jlCUQY+oHW0zCK6Er+F8
W/tB5ym7sXLpZiWDykHJNDQ+8hjFAuwdXU4A/7n+Fnz3txQ5XpCXG/ZbytSIpnqu+UvAKfAgVfV0
Mtl/pT/Qv1Lm9DblFse0b7wbba+51NK9UeiS6yQjXlalUCHCq5aUWolKlSZ/0JxEu6n75eB7jD3d
JcNk9FqW8y1Mv1qfh50u2+tIKA8jiSiQEHOpRFrPJyuWQmxjlPXX0mSUvqpFjIpeDc7mD/jcH9bQ
opax62jRp7MtCu1k0y11sVRek+geBHUnfb0BzyXuhgp+AmBds/YCEsOoahAEWJnieb042uSxUgmQ
LGfbbWJ2a7eT0/g2rUq/owYWnpBkvXT1RaWagzApYhAEbl0MKm6c4vMvZB5WBuZK2rRl09qucO7V
fUidS/k7Nig1YmbW8SJjOV1UYY3qEM+orbjGWyl+Ey5w3PRDdl+O/3cLINhxZLbI2uOBR9oXHRR4
XY2QYATRSPrOJj13xTf7M1nJm3SGJFvymqasefdZGCLZb/DbLyfmecp96MAYvjUqqufM05j3gZso
yZ8k1oQKRtrWnYmGjeDY3gP+Jp+r09ovhdSsj+JBf2lCoKKKBD3kFYiN3sQWyeH7CTENodOjOihX
TYCVOA/+57OqUgYkantIraBN/VEGYC9DjTTzwH/hNb4H3ErbzPOtZDNyg/ARwGm1ssumLbhmqKd2
OATSyT9tS0EvuTzgx0bIcKZL+EOANNMFOaStvRY5OTr/DFj4FXL7gN2tjJUq312ZDPlItVrQT73A
FbDJqskn7zGbj7L1MTeWEEfeWfY5e9bMhp+gZZ5fBqdNMl+BGa0yRg2daL3zjbLgCwzssIanhdc3
crt10JDrlYXU1pzNUeZ9AeV7O6zSL+oTeE0rG3NuLac56AQ1H62orLYp/VimmJcPT/MFcM4Vavyf
+XxHRhXTJvf9A3zKYK3UXimylt1iyxbY3H/QJa2OQW969m7LMro2a1EHmJNQjA/iatnXM/1AT8+q
xKSbLPShVD/zKwQX1i+KDjzSPXo1tgdwmRrFeHKEwM6shZy+tdAyO4/FG2S0/CCUBCaM14UbKXk2
x5MCEHk1rhIT/Jh1fmq7Sg2aJYI12L1c1Acl11AdxLlF5kILufOYNgUgFaGB4xRMHL+MDyS3QAgA
6TZnVcURAn1dBdkPDwSfa4rdiIc7dLa0qT6T+6ddcmDh8yvftYazvnJ1pgsxyQdmnyw+UM6ILyrk
0Q3CbbV8IeattpylNHKffuViWN29f051T3T8G2EIfu33ZsrNm0s5dKNBJZbg9tSG+rOh3wZDbxn7
sGwt81axgndYGq4hEKvGhB1sBmC5YncNY+3Ew68YXCNeQx5Lc3pUNFC/PqoUfCxEdiVp/rhb7iMY
1ZEwiTd0jCdA/AmtnGbGPzu0WNA0lhxPJi8jYbFdbcRkgkXb9kzMf5xiL8LGMVj2ZMkkZdcOWVnw
fh632yUCu5wRSkU5y2wBRvomUCj+dSxFDWViaUbgSlRCLfVOqGrOSVz9ag7ScYNjvjwkxfZvurS9
1URI8GAy7PGMlRLSNTPk4OGbJ6X+ES5wLgBTVQqgkM2WA+Pwdi4eA0Uk3t+bBwb8ZgRyUS8IOy+T
OMtY+ljUqOuTlzcDIbRFHgTu47JexBODnr76QWZrAWnPRnXO1Q7UswcuEypXOJQxV4TbiE/U2Nvs
EEtaN9BxRTpMS7gZ21YZX5IgNCwqQ6SrFw+wpUlUiD2oeoRzS6L4fkjEXMH23rq3vYA0mrOTGhJW
89CG5N+xf/ATJS22GHohb4SSYxv8aisxjsiREi94fGgtCurPA4MJ7l2zmMz1GiY5Gifwbhc2Vsml
7/lmDWCckBNxD5xhXzFFQVY1IkLt586W2E1xdbaSyqW1MPS2bBqM2ccInnsQZ0uv+xByIxikFWFB
X+/Dj4+u29NFjVbwtNcjxadhfojDHmE1QIfa8IoJhCOeoMr3282jcsc5TlonXO0INEUmGQ0JVHY+
XSMLWCwc/awW/QUSynkJ6yuAcozcriG8tdtLVLrI5gok3giIzq8V2LSeW3cVpPeg4BghekiggCgs
idGuArf7dbrIDGMeLN/Gcc2s03AaqziJj5mq0sN7Z4G5KatomtBme1G+CnSxD/bBDums/xROG6ph
+GQHSW1iiw9D66lpj1SgoNvOzPnbdFHyJ7xRpaGZoVK29ln3IvxpDuDvw9psIcaQH7+NAktLCZXA
jnYD9bONAJC33knUlHMzvBUBFGEvgxtfMwCptaebuQx/d4x99AHeuZKsiCNx89SE7VUhcOPRS66Z
qUmb6FXlJjVpJf3Ln8jS7i7xmrk1nl/Hqoc7JbRr+Ye3McrO3Sh4VcNupStOtIxrRrMLRe2/CS9v
0z403KIZYvVD2Hktp6HJfIi4zDi/iBtBLjWzyJGEpAG6URkAc9nj4sUVxrD+8a9BEG4btYzxVEVa
GR8UnrUuz3wGcx655lkncOp4SHTZc3WVcsSMfpBdcmiqwP7yGXllNS/Z9qWUh/b1p/jyw1p+7ZaS
PTztIrGumh4r6yaj3XS6O76quSFuQHy25VOamaOvcmZ8fNGYs1tCCI1Ht4XnGSc9iIMu2cF52ZjS
oPUITZeTquoeL7iLkcUndMzDIffzn1tkiRHltQLggGHKSIGofSKy+VkLH6jxaxs0qDktq+t7xlW5
7UuybTIqxKcaSp5H3/xPXxL5KbKicXNxyeOaNF3/ALhOC4dWm2rjKVwikPLSEoteZV1cRmAn1vmg
kcDBYMse1UPUSSu2tgappDL4/ygPeflyCXBlM96UE8Z8ThMe/EEy3uqvo9SQF/HF19fYOVfrdWUg
lVzB4cy5aB3texT8FQwNKViHfKEVCXMKBwGebd7lBl7uX/Bzayk9PFg4eD6p9Zs0nUcnTArgOliE
NsvdixWbcaGrFXspWaeWyOcWf8V6y7MUSUfprPsNfd9O4vRNAmnjj4HAoK7kGpmjlGCxTDiwiK6C
qUerYmAwrdXXnqAUWTZgY8saSUYfEgIFEcgdCSH2r/OjEx/cw8AEqNIHyYf3ReL6swm2S7t5Ztwg
B3Z4kd2JkYFKAOBvRldrcw4pPAAnHq/x8LJptkYNRuBfhoVs0sGzD6FWrv02ZuGEDxCOlrJPkI0N
Rk2GctDzIeH//RvflmeN9CIFwpQAQbRevvrZwWH+g3JCZbxP/HHQSnQOESxmBkT/CrcjXUE4UJSN
sqmYD1N/9RdkU1xQT6wDh0NOoRvOuo7gNDFbFbWXzcx2MeE0Lnqxdott2YbcEsOy+4nuyv6TBkIj
ilQmGEhpjGWA4UkN9ZlfxbszdVtbKkTWm8hTU9zzLbroVAY8+rhuAeeyhBOHb88AsjyY8obh0fC8
l64DujhZebsCNbO+IwElg834t8GT4L9j9RPd7KQvlURkW8OW831RETQczOTwLwdHJKGsWFTbh8+E
FlulJHL40QB83Moxmu8ms7wXuBOLKwRTgvCwamUe1e62TqkB04Fj3C1KJtTCUtAVdhB2ojM9NyD0
x2zU8nb4HcrPctFkZfyPGyAcVoMgrLA+kco7hhaYTs2XMQJNs8eHVha8iFv/rhheu9Ugf7ygPz/s
7P1vTv5h8WnK5QvIP9VI4SIz71o1SC5ZtsbAW22tWF7wfe16jM/3i9F2+VUUnD1ULY43OiZ3EZhn
pyU6Fs9Aa2nKWYG9aWZ0Jz74SyNYMpIYJbOxxlH4mDUMvHzGcr9NSlGTxim3wC3h8Wnr/Z/ii5u7
DvIJwn5e0wdoky5ZM8EvjZgThM4abCbDsLNklVYlm5Ca2jm2+/y17L6bidWoEXEnhHos7eF7Ejdf
Z6Bs4+a8tz2rHQcPkHZIka+4IjVr1OpbPQ78Pr69SzIt3WQAAsQ92MZf9/dRkte+aAdr9cIXvDD0
Y+OECvRpL/uXeNjPXTTNmEC1FhUW+5JfxKkzzGxQkBCwTzDnAfhxBjYXBXOUHAmLvZMGpyttED09
YVTdC6zmm0Ui1Al0+Oe+PlsSg9i3gFh19lEVWZ7oe4Khs2HMaSijFEwOmOWAfD0HHDEEQBMcSCia
upIIK5M8rPpDcuAe3kzzp2MntYO4PZhw/Rr9K0jtONmhjrLHHfsl2f1AWq7tlLlV41PmNcRJsgMC
lMFNT/Ai9d4xnpB401aBvULWE5tFb+lMGG9fvPrFFkR7Fex1hXFI93XKx8UVF9b7REIaaKeNMOB2
2tSwlBL76ldDPK7iVits5I05+oF9AePrEhbpmdJMC8Ohf5pQwWZK0fnxlJN0KMFTQ1S27pEGFRRB
M5GhXlvpjJ18aaGlun4zCID+rbgcxMB3g74M/p64Xpx064xNf6yKBhzqfCQh4Ux2IS3npb3n5eAh
a7J/JZe5NhqvsliM/umLbYHIwYyeoxlS2wnGG2nWotZ2hUeab5KyeBHDvY6rTXP8Dt29CLlRP/G5
6ZSr80buOsn8WqpkhSYK5O72rVuYiaM0hakil7tfg08EVXpzBb4PxbhNXrV4fmEMA/aFuq9KW/Wa
2woFtLhQ+tH5W7Xwsg6ey8SvcfxDM1o/ZWHmIY18elQwBkrVCNJzlOcVqcY77YiC59gQaPhLVm9/
1IsOgMMq2fJ47Vp4jzFu5YpyG3lAAvQqzabGzocaRw073S8f0h97benVXf/u/nwNIL+n/9CBN8Re
Q6+mXLzSdLNfxLBMwTCbOATrToB2/jAd2QnnJJYiB1vcJoWvoPrCx18yODvdG9qXXkJv1v/kk9Ks
vm/ffQUkA1Z4oIu5fizzlhV/6FrAArMc701JomAZmUdk4+FxrHoJ3v0Rolu5/Wj6vPE3yqdYxkiq
eybBwbWIfo7UnBHf4IZbbSiy6rwpFay9ffHKM+LHk+lhzAdCCpzozVhY9GPG3c1yZryRyidUZkK+
s558lE5NnCw0LhjgH6+1hJVxmtwbiOKeW+Jy2ul6X3XZ2U0MibI0pzSh46fDYubO1ZS3dfApNJ9c
YiF1ijyFZB8bra4kh3y+qTyrb+GC1if6U5tXuXFXNvqsYJYqtjgQJxJRaZD1KwFuC3jv+/huLDfw
wBDSgvG3v+JcwyfalF4u4ELVMENkeOVEIXQNZfQf9XluBFYwh+plLe2FKqeyVZM5aOtKystkRyQW
xDBQA9L4UlbqG/dwdLRyrSr08jC7I6Mzo1MdLhF3hTBuTJ9rcPdbKM0T9WbDliz2jC5OY2ElO1l/
APCT6DAn8ycZwGtAS4V3Ta0+X/l5l7Rea3ESRpSbH4mTD4D11qKc4O9k2i2TuDytTFHIz4PAPIIj
HxTGbG8hUo+LesfXpjw/u+QbuzNzvxDdgLnLluCkFwb2d9uY4A6CNOXQhlqM3UEOyOukpAAXxM4M
qowyZ8f06DOip7SDioPMd/PzbqBiMc6eBQxrpD8513W37G6laZfNNsyXfEyZhJFN9Rv9Ob4c0E0n
1aX+urDRUIC5Wp5+9kK+Pti6QksRLLNLAn0hHA3Oj5+mmidM6JUqy0s/1tSshlR9RsRKPdli0qZp
sBvUNEaGmoLbNVUCqKWBsOv613BUdbgdX8tLVRVJb+VPZM5q+dhL9SnmvCwNa8+WYKL9gBk2JFbt
3UE48ibk6+bQPcll0Lc91K/71az+2h9Bp8tBWPeXOPOtmvXNP5w3fdcWusQVZUELU3FFAxBENqik
TdxJEsecQ8C70uVemYlPZ1a2eaNyL1OspuF3eJvQ6DZQg66idHCLyAFYvv6OrDtINPDaN16J5a+k
vYWLu5mD84F0khXAPTHmfQrwJ3E3BtpTi0iYAvpzD0yYuH35l55ZJ2XOgx/FyD8Q+htMUsjX7PjN
H8t2owlmIym5WoLZGdBLZV7WqRrY2WtdHf8LDubcbefyfQEGUTlPL1TvOoleYbU48Am0wmd2D4HC
YONRQstSRZ23qDoOzq+xZJOEhWJIGQmzpNSQ5Z33UKeNkhn25lOrP/QlEGJQdZjfqjM2Mhb0Pod5
qRhtio28GpGJIqJ6lNV8jsfa4vqdxZxKgXxZwFo1XqGibz4+g5FmCN6+t+xeH5ouIWFaOHWOxlR7
Ny6azxki4CKR01HGz1wMpI3ljlqfowAXDoJzRGuE++VHaRGAgW/aLY1kaqHrXwEophoOdErebQXW
xReuSfmKxXXDsC8gLuCP4MN3vERa8AuGgUQe4fcgaM5yw0kW6YseSZ5enTKB83tPG/ZjDPSGBy4c
hs3C1hLtwQwsmjpNXb2wN0Ixll2gjGwU4+xxlQd6SDj3hB4mezBIxaFz1o1HjF7blCD6r7xrwDqE
gPRmh/3hVlvxPJR9BfqiVxs6zKgAffWlacxwPJjnmxg6APxMRgcsrDUv6elAE8SOulRgorhiZwRm
8HWHwG4KsdH92ZN7Alt7Suy8jn0tZd40ii76f+gYS4Um/D3uvLVixEROOeqy7ZfGOh1DEqMYq4dY
KfzWjFgdB/xtt4gu46W3/aIXsQ0BMi3X2xC4Q50FBbQxZn+wXqD/lPpEaULzfP9IUl7fCVYXzlJV
QV5FqCXPVdPb1E8+KqJZRX4YlVdAfT4yhzsYoO9BKvqDJz//trD5vyROyHLP9wQCcM2XC/cSuP5l
NQMwxikXxJqhfv3lR3rJV7N0r17VhjDXA9eGN63yFkr1CPy1Td6TheB81P2Fy1n91i5p51ejmCa2
ws83+2jbRpeWJN4PXZXtp0XYguBV9aohGj4idrS901IURO9W7dtlzzaIjoXVJE7+EEq3p2DjG08A
ZOYZDywJAdAzqXOHGeLfz6HfYN6/PH29Kh5LJiBiWLemsh21slBCqL8lH4KV4NERUgPW0i1b/yFq
NQz7KJh0js90f+h6oVADLFPwO0U4goeCAhAqwvm/4GSi/1TH7WYpr2s26SdQGt/PAnzafuP6AESj
g19UFBpFGnNxrHEOp4xdLWTX4Y+DW9l3m20cnQMDi8QsWnsVHykGHz5jEJKF5LM/s2znhcAHxCNk
SzHPJT2bsxyNofSxNipig3P9dBYCY9fq5kHy5dh3MZ3hMc/qI4AYw1VjveXFgoH9TfgqPmPokyOr
yvt2HX9p41A5toCJ/c5zpQHkuWZCWcNsU2rk8rZLnChRP4wmCO3RnpH48uMI76e5hWAXpH3XNbSm
s9VRpdcHfdlSRhDrp750Hr1ViS0VTzoaaX51sF38PF64Me6LZIYBaUOaNyRGFY7Xssz9fC+8rFIj
KiQ42+cPszP77s7q3TxKysEPLvHQQtUS8wGA6V4J8IBh3LkqjgU/fa4XyNgXWWa6sujrnSAXIkzh
m5NRqukvk9idq8y9MUELEqdUY9ZWWFEpGfG4fXOk1P/bmrx2zZFPceenDrxjAeNMf78ZfNklkO+N
RWCKsa4d2p3Zt/diWBKZc69XqV7oEL9XHSDhr6mjVdthBpWR0+QrxKuMqsZD/0d9T7rvq5vmZjdY
MbtIQbUGT6okuMTZLU8aRXqZetF/7DBE1pAgePo3bYULhmcgoUIAIlosdACpD1X08+tVcC5JHPf0
O+VVcEXtW8wzN3fqZu0LOJ8ux5uSpMyBbKuJYbT0Kp3b558D33814HyryRYfUrInbj+tisFfXE11
F/FWOctuShLvYzUYlhrhTCy+mhvCDjbnTw3cFmhqge1twPUX8ghPzXdMrHcfdTtS4MoQeijyYpPQ
/DKGSNta0qGvv8V/4iyVgzCJWhACOCfpsrN/qJ3DA+bT5hlgIOR/MO2jUghgwovCzacpd1iCscrX
TIgNzNzx/EY/D6oZqo+hZpUheh/mNFnyCjHot1LaVGFmxzz1bTmtchtQpP/a8ClUz0nMcpdBLZ2P
84zyKWUsipkKskfp0iSIAFRMCVl9AaL5l8sSiN7TqHbtI2qbK9Q/xdNjmrAusvqYGmELBsHQLSES
+1GgHTWeZXM/+7ptM6dPvYPvuHld061x3qkRzyHSEd9i9RvDi8B3k+dIO4efa8Mo2W9+KYejQise
brbyZ2EM8yj7yXtcEPmiemprnoJkdAll65o7mdaReTxSneFY196YHNjhlvbswsSzaqy6R1GWILYH
/eJz8k3ehxdYGf4qS6nHCLaGt0xAw7QZYe+gOISW6uRBV7XMDoYdayX2ahmDO6jDDs5n7j/d/B80
zPl5fHP66E36ESaD4eb9pShf0AiuI7MO90/HjOJlR5fMhHCTzBibDY08NhBNPxUs3MiZyQA9Ogjh
s5Vy4M7PdfUSOxXTd4Wc5AZa07ciDoE5Me4SFR97OZWsZuBg0W1v4OiSu5TKzlfj8Elra+TuBHI7
agKqafJsEif6hfw15vuPi5TsSyUItF9yqAOMkUSzC7jWc9aBPENCrJoBigBbCfffbk/6sn/SrWLP
pR/E21shODl3tVTM0q+x4UHlhjVlm9xeCtUsAenHrRjZMrXj/86IzdPZhtpKTgH7O08Pq0pq+iwD
exCJ1iSnlI3g2zIym79LN8bUCeTWGF3lUhN9QmoaVHDSI3LGKHtg7Mgq90ClLS1ZZYzE1niR8bdU
2KveAu9SllNyzyF9a102z8b6sDTgtY+aR8HHN6WruKU94pnZsjCJA4gZiQ5m4OLEGewfDz0Vcnl8
Kgr5dx1xqf8vDiht6LtAkIR2ASt1O+Nlp4Fe/QXbOUYk+BiCHvYo2ZiisbtFgvoBAPEs2q4G0S/Q
rQZewHmEpJsIGU1XmRL87zZsG4In61CClUfKSmsmaYdJ2Zq4zqK7Q1yzm4+iCLqVfZIvTyi2ouDF
sNxmpwUgZlLTBR7PDJ/4TghD7jQeipQVm9J+QTq9AAtEzf/VIqUF5CqvucDaGOCdC55ymxhul/J6
6ASSwa3a939tk2ZoI39yryrEdUENXtuzcidN72cXTjOC3WhmF5LkJyyck3Mm+HkicopV4Vv2DHXc
UPbSxDviu9ZjhfKRxMPYWOfIHxRKp6h+Kuhsr1VGCLfQZbDP8GhEMZAm6pOFnW+KYKevzW0mtea/
5IFt19sTNPzWrxtT+LumoLmgp0okUMZsNpX/GD6osumvM6H6/PaCzVUSpryp/R9fSF/b9et0j19g
jUTMldJCMZjqj16a1NgdJt6kczdBGbYRbDCFDmaYdrFz/GU+FrZy7Jdab3lEPCE0jAMdxu2B3DvW
Kt8gmxUqNL7l8fLHCCFggLT9MQx6ns4cbiYCN4bDyYF+S+K6Ojz6fWIIf3sArtMUNTxJsb/1VgR8
zcv633duQ6HVVFTb8hCb1MaCkJKqTIYSHat8RJhjjS8CQu3a4RKAVx9ay39gOMHfoCaVDzLOIEKa
VVAowPMhykSI7Im/L85no0ODTPOwvXn/+TP+/b9lmRR7mbaT1hiWGsa7B64GNaXu5TCSX/X8HjqF
fGpSW87NyHZnL++mXEnCDcpqUkbJnsHnR1SsQ22OGcan/CflOWK8cSx4F8zdAMxrEHpw39nZp3m1
KeD0wQ1Yb5Fa1vU55wS6F6ArgI467OmzdpTMCrprFzpswvGtNb4YP8oEnumpHTxcvyMUlflvpFHC
EmAFdzkNkrhYKP7E+A7xPTppe6IGrhQdmSsN0twBQCBQCmKQY1Oh+QzPt2xNCV8BDP6fV3kGqMWT
pa5wcGbMyW+NhefjiVCNhyzs9ht4KqRYWtDAHbv+JgOzYkfyhgbnd/TwjdQvZMQYud0bRPUbQhcG
JSoKnaJR7+8SAiNInwcSrHk5kc8dcijwxImJqTW4JGcdTkdFfUo0gnP9O2+GczibzIHdiBDVZElb
rtMer5hvW1ee57Gbz9sxwIQV7CWtJ1I4z3iMNqFd+rZpRtx+UPARJ01unJDf5+kuxMXtzABoy8ky
oATU9K/SBdk1THjcway3H+wQtxeJ52nzMDxF64XKd3xjVAX0w7OYK/8rPpp3ABsr+3+00BI8LW9e
J6cvj6Vap1HQIPwDBEcwuixug/M+Ajqa/Ve2rWlnr7qaT6FQHP2iXMzkDBvSkyWbKc7Pra8WNBir
cr3PyZTVlLgftpAk0q3lXFdec2DKqCerSxl1h3OC2U3hcpBixMsTpXoaIYpo1KtyJkJd8+h5Iise
H9ovkh8k5LJSJlATnHYL8TsmkWCH0bvPXpD+v/2X9cgxb/zFOdl+Wym7NwbZiaLLzQXVjDyeQtTL
IgO8Qy8Gb2jRI+RLeJ0garNGV4jkGLCWsrbHt3s1Yi5eAgi0iXXAvG0Xncx6ioe13cGEmuzG/ENB
FnQBwKRyXX5Uwn5RMHqoNCg15zylj6QM8kWGHsVmYVUf9vWohV1IhZoogKNGRR+svO+EPMXqAJlI
MiYsB6SXuk6bA7INlojOUI3YUd9V8UNJ2X3BZU/heNgCNDgnPn7EjIuCmtlOBD8yLbtJKt4nUfLs
AikLozsfa/KRXTlNHg4K/sTFK2vBwieNpNxSfR5HD2qJ7XRbOUGj5JMFVGMp2G1Qiufv2UwvvCqc
gQb4vmEMfXP4Tr7A3paVpb/P/UdQCUnNVWBOM+ZFtFJKMtXXLHDIFcoWE4VRWPFb5OTMsB8LaZk0
iXHacy8Qc5r51qfl8N4/o8DGdz7/pr0oEHg19rqjUAMygCellmE8wciHf6GjGzBZOPKN1/YL57pd
tR0Vzre7RNP59WbRuM3SkYoiCu8MqAFQmGBvHnvFUKCOja2FKot/BlZ3DSokVbwhhjgLyB80kQpQ
rODkub4mW7zlEhIIAGkeK7wwOLO70DqWHKXzQDRHjMEbHTrMFGMui02E/nHFRFUDWLmIXk3T7mYu
BRkypyXs79gvQLlW3ugNsmS7M69oHSOGcX7APt8fwperbWcRXIJZDJAvPQxtNhPkPeSj1Ft+5q4Y
L0E53W7Y02U/pZsFSEu9G/ctQ+N1aMtcSKDmOF1/Rrpq2CbemnWCtQi44QOls1Xt+MLxtl0cPeGx
nb6gDFyQrJAxnZWamDjx/MFaU8cjqanXUUbD02bK3AtMR4KGjntorBKRL6H062DrCtnfBPa6eAE/
msDmQmTwQSSQBYz3nVeAsGHrkJcESGnx6oHCPxsbjafikVckzdcGK2hcHnCzHcF6zTZQwUAF8dge
7cWkZjX/pfRRTfTRYu0G9BkdApiW2bXQjocQwGfnrHSr9kCsBT2SYuJbgbIctahOpJXy8yQawj3t
YM2bfRx9s7yowo+xMU9zwSr89dBJqjf7u68mYNqzrjEbAP5w9c8GjV1EJM9pN/oW4osxNU9i2+ZY
TSA2+3Os0tyKpeCurrOBHbuPHXQQcmf8Rc5Zgkv7sKto9mszmFFmexFcJsFDj5acJFLE68odCQj0
1w9MJYYx5raEVGgBLZOyiFhdn+ASvxYsON8TBZ3hprjJhkvidyWkNhujxI0tuO30amJcCmt71ugn
jjZxpdC9U1PwFnh/86VtHCVf1FgSEZj+Scb1Geqojjy11TQT81pL3qTk/pQdqPaHRcqCYrpE1AWp
BDGope/3k/uBSGqmpQ08iAEQtiuT6UlXiUU3k1XblSOXx4bxHt0VK2VY40mgMhiM76AbCZ59cAt9
2YTTRZCdbFaQ/AZ2gwo1qiE0C1KVBoi4jD72CV3uMn2JWiAyYdzszRJXhXEUXKx2+QPdg7bhLBRY
8aXLJXEpdtk6ak9Gkdq4AxUkz0LgwD2/azZZNxkiuf/7t8XoWVw1fxqCmYahTztpA+yAdW2yV+ss
ONvnFCvRqzl1HLkThz8ZMWkVML/EMjSYYezCpS+SEMpbN3H3ef/sti5NVSPvQfIAR4wsQnaWfMzY
gIs6VGzeW0QKSJOdRlWENQVxCyJt58Ei6HNDfenDbdPZqAqNNfCDAh4fF3nx2gfAX5vepF6By+Kc
+1XOpzxJh2/3mzIQNGwcShIiYRcvYPMIPJm1XkGbyYw1XgCwGCFpBbd2VZO7QCiCiPj1NaUIPDjG
oLoi/ABBRBnZNLWbaCwVB3agG9O+tzvNkD+OKphTTyF0GnAgI5YZRvrA6vwQXDPez8GaG6RvDKQL
hlAQCAzsnqKLMrKasIV1xHrqwJqXYY6amW96t5WQGc4dzBMxaVXDyugMh2Ol2T57drZ53LOXDnSX
djSIzmh4dWtpMI1J05V2O2xlSIHBaCN0YV+Ns0O2usSCiZ7afr78Wm92PB11QR2TRhZnAEmAemHM
ZrFQKMVgtu7xDqZRilmVjHXxQ0k6m9/9fbSqURFlj+z3e+0Ba81zjTeFbKSwa06S6aY8HfEDim+b
vnKGO23FZSkcJbF6mtapb9zVUrsTzYucCtsl68Mq+i85drIGd+J6dn/6tNzwxIAvY/qB/dN7TjMB
LuGX3VKZ6/IvShJhhFqPOvcDjUDo+f3FX7BA60dySLlumF07AHFj2NiXHTdZEAdxIIpx52JsLOz8
F6X/nuhrHaVCreCEfr0xQ0e9EwRtz9+9nfnnlRoF4b9ZoKvUDvt4H9tqf6AFdGTHF8zkeAolRF6M
0EI4evxMuqiDw7nfrLP+lCWvF8H8KIYzBGuEM695LIaEHICVTXcYI5H9nd2Z07omYEZd1ZxltzIP
vp/ZZyt9lOGU4oIJJsIC6Gxkha7g65PwRkFn8EwV1AqLRZhgF6b7byoIRvOH+Cki0kE/8qiFIVnc
0qW4wCvSj8Wri01qVsqZGfGnHF5rOzxxTaXGd38J7RSjxfn+Wa5WqmUsj9obivg5KNKAY0KQ36k0
GDKjLGXHZY3AqPH/HPr2+DbASSFZuvWOGpHivq2Mnak5+7H4ZD97omc+R4WXqayGydOL16xmwkwc
IYwGECBjwoDnuWSCtzFoGUPI9c1VCb8UOR5gTwpdKu2dFMXfNuo/TWw4o8ru3e23vTRhVuzcDZsQ
wa6ofC2jk0HTfsD6NgYKHihJ2sS8+PmtysfAHuNdckH96yuveSI+Av6OAZXwpRG49iVZxrkcD5Ut
TWom60ZRW5PegHK0GZncHNv/+vkmUE6eUR/p2YM4D5qQwbknzFScwQs530w2tpIEKjjOFNAJUZfY
59m0jzPBXrFDF0T41t8S2+NOAYM3TfHIHCMdPa71rn/fyaHLuggglL0dQ0tBYxekt8dyBjp0G+XV
0N9BjpOVtLxb4W/LsvNec+ofK/KKJFEoM/BgQ3Mp9kFe/BnQEyqWUODydI0dEwaWKRECOHnP95Dt
R7f9K0P0jJ48mrMfOsHW8FFiwEQwrJOo0WsCb8hjlBltYaB98aPHHLUJADlFxUDtXCUPv+UNgkkE
k3thCDNNmewl+QFzU1V3SeSs/BTJk5o8eKkQLzUody7XcH4n87+WbJFiQI5WX2CHYPQkO7jCFDTd
apJzP0+kg9byTn53Ci10mxIiWqjI/hir0iH8NbYDEpR6qwHNzNiTZDu56duA/A+kX6Lub+lU533v
Kp+dAVUdocM6cuNsIPfHwt9DYlyzL8M4u5lAlJhqk5/bjLunr+reWbgq2jnsdWgns32JP1NU58/s
j+wN8jZqQdVXWS9x4i/IKU9qBf60rUFc1dSqaI4Z8EVCBaqgK7XqAb75t5rD2/1ezxUl+eAFgZks
xzILxcYx8Vg9snYmYeRGe2B8dQcCB8xB9OxoDkdM7pbqeO+Ie0Yk5/4jhYVPUqz2sOSeFKWGTGbo
RCdW+7N8TaVCfjhVpkRYaN3Qu2eO6zSaKsB5+Gir/GnxkKvejvxhl3jZNZKydvDvVPuSPN5um9NB
GyBk0Y03hIwqKtjd2gGZc454o0RO27t2slkj7Sl2Uen+XEqDBrWPlrHGDLXRjmk9T8DvbzDaSgIj
WAro5h225A1cBYYWcWA7aftxiJAE6g+S1erbjOXKh87+j5SDnkIVoPRBZm0MrPUP4PHVl/0zukm6
kv5jOBpLe26GlMn98Rp5VqU/aQX0opvTQm6xk8kaIxtDuQQpDrskEegZE+QWB48Y6H0bXlSaz/Uf
j3l/gUOMZ6dnbzlNXIZTTrF6l1N1M2zLb6luEIDmaRQ38SN0VfkRYVfMXISQMUqVCnBzSuhId+Hz
xZXKxHiKUkXacM9zo6bYENJ4FZgVhZJfJsaRcThI3CiKY1ieSt1v4rRVKCyITWp3uAYqWLGqkhGG
4MF8j3DSdNDzGXuPNJdbdMmViVFSVclUW0bNWlvUqK3ScsfVkbZlMwTZfcLDm01sbaT6v3nzhifW
MxfHRSaQWYVa2S8VH+AyZLKeQ2rEjYn7brLByIu9KnZ7UQtlTbvrNBiiv7sc3ig9QN1sUyD9Zbi6
+Moo8enF6/rgzejkVVCqhuKkj6IXl/Q3z9f57W9bW+mITWHUdwdVf9c81mArpjNHig7WCsNm31Xb
GGdbSJXRVDOB3fbY69/uyOGWBtlOaadeb3PrhWi+hxEHpaLvUXg7F/yDYXh6D1a2jshGVUVy7rN0
+GMKEBvLDwF8/CfG4kth0mjrgl0Kwv9qGdBwKNeGqAwRDmQlEVT74bKVs3CYS0eHKqzTa4uD6CLd
jOAhS09bK1GMV0UkHmo2vKpcNZ7TZetdPyK6kEz1P0baZJh3ZRnCmcw126+iGewA2egT16NV+P36
M+SphwDBDg7H7RCnWkg7hQbwZYt7dWKnD16hbql6cjEZb1SkXgAqjMKpZ/O9C3L8rLUKXpy5kvTj
KtBnftMDxGUVOjSSnNbLdvmAS+8KyZXtff1jGJG6jRq3JVXkkKcmwbpeeqHCFt/PXXrUiPjxEfLh
U+4Y0oOYFLtS9vpVB0HkYbLGRFUJ5InY4Mc8yMDO39cyQlmHOk8eVmlN/dQM9i8eJv3f+HR/qxr3
63ylcnfkliuJJ0qKw67k1rejoZx55YgbQbSog3DeIQhYVldrLSSlI90IYgAFrpXDCrPXe1n1S26h
D3jAkSZf1p1XUPP4F6vi63lYBMMgop/nxOPWoGUinaY5dL2Nc8v9yOH7kdeWrnE+slE7Ot9CaqjS
wwwI5Fr9zfMlnthjKEZ2vVQYkeMSR5TukIeMpNTpVOcdI+MecSzeQwBVskXkKRaWerb0d/n4d88v
/ZnvVicJj915D1VOJbaI1ehOLSS3YcuUP56Pl9QzsLPAmjEhn3Ryw5GxJYy3mciEHqZPHXdihcHo
Nw4ULonWz0LbFZaRqOG8nRfjdwsBvPH/UK8WamvsL9GOUrd32DLNtflHI+jk6CWm+tsuj9QGZtfo
Vsz9+qm9MLJhRvmfR1MTmH7+1tZ2gvAQzpYV2N7pZzcGlAZZxYqA3zIvMquIhLeXKWhvpoHXOHpH
wwMqKsG8+K4E2nBgy9IUSLE/IC5zC8f+nxHSSGYu9Q6epjhWaexl1b498gyRYW7GQ/q8f/1ii6UX
6zfzeOD+z/Ut+Iq0VM+ruVU4ZgYYoR4Wzgqw1xD1zMEVgAvFVwQ4rmdfA9kSIMJ7zgi9k6Tsb1v9
PE5mAlI/HYv6pPQJWflW46uTI6CBTC2SvQx5SsOvoEwITprnp/ipV1zaoxI19lgYJSV50ikg5EYi
IfZqQspjOUVhXleGYDSa2cbGQhH+MvdxaU/fmWe71RCWI5eCyzZueCZ4MnbDVXOFnAVOGwHtp0xS
40rPaOdTEn6B5vaul9D0wfrSslJ9MpK/BH36U0w/N8plBGhUHxo1Nyv21EydlJPx7+76BeCgyN1Y
uiGxerGA/EOCXILrmkdYeE2nbDrqWA/BRrsGFRBBvwiX2NjQICEZigFitUndPGsoF9uq2HApHJJT
n1pERpcw+cq8Jd/JWQSwWbnqPmQVBT4HKOo1qooVRgY5DJLGwrelJwFzBlBU8p6sPo7+Yw/iCumK
89fziyEnG8euiEHyS5LmttKYGs8dQHJUle0zQ6GomoczKIVvoj+0wmgyBomy+HnjMpIQv9S9UujO
VTJ/Vl4m+6E29uD2ul49zhNZ3hbnmqNyw7lUq9IdWv1Gw8WHixxcpPHNPK2oJurgasAOi5chziXt
r3gVg+o4xJPRmu1pNMypoKOWp7Plk8CmVlLgs1Rb+FrYELmYfJudhskhgljHoX8MoSUSnExIh1t+
dbiCvJ1Qn9vTQy056XfHKXJxfEDUraAlKa2BkIWcHgI7iNZHeJRIzlN1jFkTOs5YYAW3QL3pdEAQ
jOpTLyQLrK+Z0f0DLUNC55Uixyojt7tWYoYF0lcMr93FSx+n3oBtq1uEnlTzT4KxBG5QHMrl0DhM
kJMzY84cUy1iCOW2jhoVmxthKp5haSThZui8oHTvKwMFnpfR3LMTa9bgBURvLt4Es82xkV2EUKpW
4uoU+apJXx8OmWZV8LNQiZuMVdsGwChxSzMehgttDuLhy5wQ4T04rP04O1Ai0IcpqrysL/Ot7tQl
b6nE3zEI5J4IEdaPEslMgR+fK5Tr1D8uqFRIpRR5gp+/eyTFx0vIGcfrvhnJHJGOdqrxB7gJ1VYx
n8kletbPxKQXDsnwOCB8YoMkCxj+IdDRRTmynzZ9/vziTxRNSx3CIf0rZHkoT5OFCg58fitLTNR8
s27s8R+JMmZwB6rQIdHoPzO0gsldKIAB9No6mIuq0G4VE6jDQ5uKPMI6+gjlQMMg4OmC59vF69vO
GDDIYRZ+UApWIOX6aZrA46tzNv3neNvQR5TG8O42975yzm7oAqRI4dQ1YH2/MdBdXVnwbefXB+g6
5j9ZP8YQAFuFXPh/THShl+zlezsxeXe9LStjdwVYtjXlSomFOPQr8eA2NDx8DBrD4aGbPv2likzZ
56TmWpv4xluZmB2jjENVHdu8UKfSDs0FzHCNHXwUBaYNAn9xPaeGQD9k5ch+4tQkRt6wZf+kCZD7
8Bf9oR4rihOpjFkY4enDf90o+LzubEWjjCmn69wHleTfzB2AqzRKbHc+FMLiKQbDRZRoF3F7yM/O
ElS6vVyvvQgTwKl+h9700QAr7OtcOouJLZthdgxymswdWLeXL9yT8rJkr0t7yxiV35s8Lgc1hAnc
8i4eLhRwSEQRlWofN6Jiv4BTWSYH86hUbb0vCWYzEUTsi+v41XXRH7Hrndrd/bJJoDbLhpCD9N/t
Hd2l1Sij/ODFRuamASY4L5VnpzLKao4ha66MPeViFYRspQtguRSlNyWQNP4/5H4rXa6wyI1tEyxs
dDnXbjtVZTSkO9+KT2HTimqPM3/ChOkN8Mw4Ip8zp9LxfXbWo/JdvXKK52GY16wEVVYQMUqUCwhC
uueZdd/KWm0+EMfO9m47fwlNPunZOVBMIpKgFp6BRdIWzsGK+atKoKeTwMcBXGBNUvLc+ebvgtcx
FThEYHI3s+murU+0txURjcE+uElWXVvi/sdk5THDEa0MA3kihL90f1HV7SHncgqzLDE6nQPy3LWD
FkpPyFIrcrsec1o5Wqieev9JqxQRchQ3qj0pvl7iCOnUp0MTBSANu2TGN7z3LjKlFwmQXZrKYA0z
Zxp0dhmsoDu6kdae4GS4G2G0PR5wer9HBUy2o03WgFVvp8pWpDqt5to2Kt299YVA7nl89YseMqde
3VvWEa0N3bnWvp+O9cfzXXGkep10iiIkXC/abtiaHCY74wVJn5+hjL7dOtceOnYCmPhBaW3s61IN
pimz9hLm9KGjWq2YjyKcbko29QEo3oVMAw8u+Fi6orPEvnoImKEtZgPjrWatVdS9wKYbPcHDbgb3
cVRYL7rbx3pNT7dllENlvaGxwB0Hl+GMVsRuS4ZNl+S4MBgBqDtYtbprB4c2RJc507cciLALOWsO
uIK0XopsaIOQfKsR8UpO/Z1yIQRyhEr6vtFi/bO7YHxMjBix/FA8A3c8TJ+C3gGBgMcnmvAMyBSW
45klQLiJsydjBaU21G0X4QXUcalkJXoDcsWufUq9/B+hygsd97SJjcYMKifImS85wFM+hkeGkpee
Di9KCkHanpov0+fpagrFUTDNRzcFfG9CC3S9/qDtjfKJxfC4T1padhs6zZo24diEYrmUDLIy8eci
VOUGfkVlS7SQ26qMjt6hZOFbZlpBSyGEWiTmJqQZQsSX+iU16LiSnkS3HfE7GQefAlFQz9VAWif4
tLyJAmTL5Frum3nRDQE+hSS3xMDpzDQqxUa8hXrNRsZV6Own8c+SOtpnbQa39Ep/f57p6hPdvHRR
iP/553zZ6qwe9yYBwFkxHuLBgmaRCfIITi2r5sn+Il4ISwW1wCDVblq+czaBxY0CFaDV5W67pQ7U
QnRmUGqIoinnpl7rOhFit3Sk4iF8oBos+DlQjMlQt5k/3RawoClM5+NxCgWFDi6z6wtryLDITFRH
hThKZtKWWQ48w4fmUE7HcFLFapOMjSoUbAXbskY1KpDjAabe1mLEGNHDOPD57A02V4ocwTROniYt
irxMUDs9S30YtJgEKDwXejrOMj9Z5ewVJY4dJAHneT2pRA00MWiGbw+cE2N0AXmF9Wx/QEiLD9IV
3qKucuTDgmW3+Cgi/qig/f/E1PHczuy87unUxfaZQMdJuTLnrHzZh+nnOPrc+WjZSnCY8cuSYeXf
pDX5LoVtSDf5RsPXDMqRYV0lvE/A6HpJ9SiC0w3K9GAWxnauWEQ3AuQtYARVN3eAzAQGJTuhLeIj
dAlI6b1NxxlOva6JQjkHXRS4//UGSvVNlhsC8ypcNOnVps0BQlMN+DxoZ8RWgB5UFFR4KlgSkABQ
a1gmxjw/ngyP3NLfFlwp5I4BVePN7ppPFO8fAYxbrz+hq8yabrbo7qNbY0kTP8Yrv6E0sBe63/+u
WtAVI8V7fqY1ilLsjYGntI9Iwcid/hbxuFmt/EZ8IVy8qtCeQdbt6Hangbqx/seDP07iAl7rmP7j
OQ4dlKp+phpcHCO0FNoloO4X1ACynswjUOYsMT9TgTgBiJAm/64lyJ22VP1cDK0ZQ7gMNi1ADkaX
D7Ka4IJrPJubG8b0TgcsgJo0LdyX9195yCI4lMqziS35rRGAa+5XFe7gy6lbnedhchR8oiBQSg/S
fWo0IkBJZxp0Zy8ngWw16OCOvpnAWv0Xx3Gzjh6App8UmPzho1dGwoTEE1td7mRDKNY/ljoy1zzr
uZGqlWnDTp9rc+8yB/bbpcGLs2cK1rd1APZM9FaFEpZMv/kJdIryP9agUH3YZMDM0uLjmMCYfoCD
sF4rbYVDk1d1c3S00Od/rj6dI7JbP6pd814TPTxND8uYFYhC82uq6SCMF4gWQVioBrf0v9PhydrQ
Ldgqq8mAiHZOjEEC+BT3lmZ838g19LsMoa+jffLvaY8ia8cwJI+HJdLTgOUQUJqGINIYr1yUecMD
xgav9RegRhbw9FAIkvKdJoHUX5ukzx/NeaEi3uVmM3kjhonjU0hiKWpNrGzceABqm3es7P9SsoSW
FTjwz+gU9CTzaMNyJwOqUpizzvE0ibsK0cjwVT++5GF1LUkFGVh6ynPpgaEHvAFbIR6zLjsbiPky
wfrqab0putF4dXUxG6JbOCjba0YNrFVj3aBRqmQeSVkXHk1GmbCTjXL0SY7XykoQJmg9pBJI/R6G
tDUEHFgGtocj0vblWlri4SB5KMO0UWZAS6l3XbvMYcLf2VuypOX3y6g5DJL1u2vlngWfp00QNMAa
rIc68dNWJ1ZkRo2yE5FqlFEqDlvAvCR0t3mmg3ykfT6/j2cvU0Wt14NZLUY2uaBuYIVocF4Iz2z/
JShwDH/J0cyu1I1/9Omu3tgMEX7SqLVhjyrGusCnuypHTz98XNTO7A8RcT1UJBZAluXAYBrESUe8
+4SnIzuDhSLKyTWWwiUqZrZQUwf887UEajY149+Qm0PWl9zqCwoFPnkIMriyrjx1bP4L86qJLr3F
I2uM7hn3aWLuMhzOn+oX38tZIhn3nVXNPyiSD1pHo9C6QhLM+BToEESVPKafvXVbg6Qkl4Xz50Ew
4iGZHLqcl+bZrdTsWuNFb2TopbnRqHhWaUZhyWxTvJA/XMRlqvL29QMTO06yQQNLbupixSsWTNQU
JwZ9grEXo4jtg86dRMOxkBJPPHprNfWfXh1iMeZ7WU7xDJ7wZi3QeJeyi+eHBZl+YMcVMuZeR7oo
GCaUr4ia9BwIWT+Zav8YQ7MhxdOnqDx8CQTqnqBI5qtxdPJ78hf+VVr4nOhUkhGGE4SrRqPSELA1
8henfb3JaNazM8rRey3OBTue4e6RxEADpqRKmdCo1OvdVLALJ6SASWFvFMOcNlT4oG4ru6F6v+AB
3V7EtkPgjC1v/GZJ47o0eeCCTMy+HDpnfI2AcD1Enyu0UQ73/wEH3KbCa7KY3L9XTmU0lvLomXX9
BLYg0F7z4DRL0h8sa4UYY4FYvY9nm+0uNhKTswdkmz1Z3k1yJmUSxDxDdTQ2evlBqerQxOO5eqs0
RC2qzrEaxGAhsKimDapC9s/NgSXIUDTAxBT51O7DxV+FMQvXoXc6EevghbOx9hot8728Js74za8l
6AY+ZbIod8LvVMcSa3c2NZIVANZqb+8dqYLi6RNCh6fCSJiFvNpo4ICg3z+kQkggryEyWpKsLDfv
upk1tUzCryflqMIsFYVv3T+jq9DVRDMqIkmv30IlxzmF/NIRPxSh7AmL6BYVSvAIQmrKzWdj5D7h
L9M57KiKjlpr+oqCTBH7RQcMjGuH9Seg2IMteWImK+jk0p0oR2hE79tdPjPikBjlJ1YuzlJ5y32N
mG/E9d113Rjr/ZpH478tj8kqoVuwtk5raae7FrX/ZOcaeFOFauXAMJBWoLV/CqosXbK/iH71xDyJ
ay7mOYRN7ZrGxtgqwY1Cdx9Ac9d1CW9daZt5RJnYr7qavUAP7HnHv0n7nucBGhWO/yOtr4myniH9
K9JJ0Q9bm7dQvgCwLckF3zIv1ALxwDdHvfyJOmSSbZVv9q2Iv/TC74PbhjOahuYd4NurQ3YHGNut
yyEKCPuOrM7WJDUwZOcVxsiprDqfLAfcjxOK+X/PD6xzSW2Csb19+qSoXe1zsUjS/U+7Pxa6RjMF
eooPUeiUn3ecbdkr6/B8B5IoUcNSNfTJj9A5Zz2JEeAFg4Gis+Ws30r6idVeMh6vdTQwJtINYZ8c
IEF9F/OJxKlpwRIpYnl06T/586fSG5TOvpgJFnMeZs4A06VW+msdAte32PZ9tGvpNizDITBzIw64
FFnWvt8UGY905/w+PkmcuK5HWbqEcCWSZ2SyOuwgxndi/7wydh0CPJQc8E8xLSkKNB+9pvLX/+jT
ULigTtg+gWFqFDz+V1F27Vr9O3qBqoMUxKMXWNz9MZgeIg7+JPx6weBedCq2soy9yNSmxjjL/qXN
5rcyrZqRVFQEgNrZGgM0UJY9ZTIqzMos5tc40f+mEDbzNgd8uTbtuWia6U3637RtOZ4e5DQ7K1EU
aQDIUyOqgNPn7y9uFTttlIcU7QcJeslO2MPuj27MyMKAaoBnOz/pwMsPhmon2rY1OAy40ex8ehAd
LiK9sQ+f9jyQEOOtbIgfB8BfaIZUlfiJc+EKxLefICqE8ik6ylEWexud4KTU8FgquJqkfDjpZhSn
j4OI+VAP+wTF+Ju+ziRY0RM78AUucZvBMbrKuhHKqAQxjTgGmkLeVeoFQYbXDJvSZ+j1VPN/0xfh
mixe+QLT3RMkpisdzj/DrLw0M5xSNFEECXBp5ShdtgbRPLjKrwG5q1vDXQtoQmDuiaQJl4CrykLU
HV1g7y2os+rYeZ03SwodMIUAtj5/aSIgFKF1tsdIlvEEDCc7fDxcrLQbWo9MGPck/K4SDM3geOtw
9mjNmxBAUbFP/eMasHl0odvOfGmDSU5LRQ9AHU+Q9HmuFgo2TXmby3J1Lo0jceX6/cDEfNGucpcJ
BKnvYo7X/hDy7x9Knj/Cva9DYmlEZULY/AvY9DnvFqm80TcMm/vk5f4v5nVAAjLuSGpfivjsMp0z
ORBC8FHC5qVt68HEy82D4enNCckOM0onBaorSmRDMe/XJnkekCZSyDv3Q0KxypqH8eB04Ob4euVr
VCZ6fkPWofXW0QFi6aS0LpuSGTSB1qLP/5s5NRHF3mtpbVTLtLRn6+WWHwkSjiHQZPXMi037PelS
2KwrhmBsLuJqaVBgauhRIKAjJYmTx94cdU0FN/rwQhEW1ONFf5rWKM6TYux8P9uKfHbbalO/xxJ7
3dWMWECGGWuC6x8SG9YzIYBLGkheJnCVNWXIXzO4F1DdFKA4pcReDnwW4pvxp0NukttRWJFhFudi
D+G8WmPLZZPC+E5TQmNvqotlw26gbhs3/bNDK9cXI9UWvNdEV16h4QaVr53y1TpKOrWC6eRSfe76
/9B0uztm11YDYYyAd1KTouk5dMCFgGs3uj9PHtLqGZsMcqXVBBRgPNir8hYuyQhFOKILN8FCbnLT
aJUcVmYj83IT7FK2uc3VIlp5tPPpjwgaynzbt8ZBbkrDjU0eL+x63k0AHCBoOr+jcf8QyQHITRom
QlUtYRJGVh+RjtsabGGR1FZy+FMKmX5Yjxvnqf1JFZ+gIX7bRNkZEek+35hsZC1cqk5dVUbWA10Z
A7slYUyP5Jdj3ikAXWQZ2Ov2Kw8YtecrECiK1wO4PlMsSsFhS8h0sgjUH35Tlr0tzYosB0E2nDGU
WLZNHfLgQO+1LEoKzP2wgB2sF0FrvDjWKao6VuJPEQM1EqSFbHiqSrE76OcUAjoE+uD6uuZAARUs
3+44EN0TGfSclyFlSOLfseqWynaTJhKxmR+7S0y5zBLhEAHNmdCLs01yku44yTMM4f1NAQAA7DX3
18uKhoO+iGoTSbscNnYEdEja5kRzQ74HLQKVXWSaOi/DPbgK6Uqde4GeIl/DRqglg+A5Bt4Nzot8
MeSZpmOAEVw3wzqMoRJkznsdA98JPL0ojyM+y27OozqndYwpMWz0NFh/XeN/OMoja8NlXOyjRQsB
ZUYvwF7cc48Q+xvxnaFUWMoOR9iTh0VUNLJV+RSRWD58I9BOmdHHM1xwFBAWemVZFCCvi+c4orxr
HWKEY3TK94z9URWu9I/NxIEsra/DhBV1RXfB9Dyve0zbzis/Ny6yECfdCoXmbex0tqkMT1VCA1a/
8nkuad++1B4Ne+Yn5BFB6wxJz28Oultl4EEenSnqPvNeqThBsiBMKlKrEGLwQEFXxEeuna/PK3mV
/OSqb9ziYcdAQSU42LNqhLtDxlxBM/mtPSOf5+MxQIz29mOAV4e+iNENKUYHljUEhyKNb/q606+f
TMO5wh4/HXGG1PeqV80/Pp9POnmZHGzwlfvSfEr7jWZaPAI+eBQZEuBMMrssaaQt4Wr0yQc+JA6k
G7O0U2JR+8KIYKHiDWxpK6eaicKmLjv8V6ki069NUjzXShdJLrNwBNGEL1PT4NQnz2q9GW4ZED43
N6j94MYu4bRZRciG2qTeKUh7ZTKnBAjOrPUOuxOeSgANam5s5JBR8NZtvk0q6JxRTrZvsXqJkIYy
PbvNAEA9B/XGbOLlRZ7v8S8dkujHx3m9Rvpj4oKqHHkOrDHy9Pc3w0P6tVroJynkaS7Koi2/TBQ3
Xc3emcrdW4yOKJuT98ZWAg8UMfbuFvh9nMS1+yhSKqkeJ48aCMgSufoP0NAWrrEnVruvNxwZFARe
7rKxuE/UWoOMQAk61S0SyeYSoa+T9d2e4mIA3VDK6/iUQnTi03uLAM8I9+tSmpbRxFT9d17oo5UN
ZE8A9Rf6s8dtPYhvUtYkjHdswy/fqVmp8Rk+YWhxdfQnZTOSOgzG+BAbhWrKVtdF1TNOe6omVhsM
OeIAGTgi8qvsmppO44Im81p0rTI4Qms4vHTgDw8/bh+4O88NCRCUtcYEbgR/o5fnNoiMLixejIPU
SJmLq/KfvLeR0ioKy5U7PquqcflZf5dTXRFq7J64CbuAkeBh583DM2xCo8bRC1EkaJQjc/hnQ/im
6kw0AnjLE4wK8eHdD7BH+J15SzYpORk+9EqC1QVvn2X1kB0z4xpKmSlD/KmzskljWEk4MSROFSPL
LaFlJUaAiq9hzsfenx33jP4qxXHTaT8Aw1dfDNeIHHFYCiwKTyhdq8d6iLM5R3FgxVb4gAJqPI4X
RQ2foUba5gS8uhvrDJNemHE4JyzhSdfiukCwDcrjc/uT+ozFBZWdTrkPTmU6ujN2nDUA2+h5jWQc
8vVxrc2KKThMD4mSWamvCQdBvnsYE55xEvFk2fQiCiH32EKB8iToHzCMUG2OAdDUWXtdL2Z3gqbE
OfShF31skt9wM2KHc+2KBCCNbxCvCcWTID1d6k6+XArdmPfTeWNm8Ex0853gn6Q0orw7tGlybNpe
OgdqMmoAWBMkBRPJTGpe7dwxNAqcGhxsnQ5FDDws29S2haim77HJ89sXw4sHCs6Ur3yn4cdxs/UU
SaCBVFifQCP9KGtvGCYTbuIyaqGAv+/CAdfahqLSbCZey68OrlPwCX1N1Syx13Dnb1e4kxXOmZA7
3Tqy6TA/o++umO7hTmrEjGilB1UIps4do9ujeUV+xhRYYEZt5AvLOrnyfLjr9Ii4GTarvAf9wUtK
qLBOj76rlnAaIcOKgoX6uM7VANHgXK1r0CcB1dY3RNWfuOURz3F7LeXdbYy10qGeEMWgjtkwLX8M
4RzcT+UfIFHsDINEjiOvhejLQo0iY1c0xvPSyhu/pe6TbT0mr5GWtdExAQEsoiZCKT0GkuQ3quHA
raMhof+uaVY92hR47b7mvl6lMOOuTNVEaL37mAls/ZUEXxz9pKrcn+HQTJxoaGqJOa1MExthSRyT
pIVY7JXw7LzNz26B+sEJ3F/VZY8zflcGbqmAZKEL5UUy9sSdArsYrmHV1M8QKIy1ucxlX/3p1nDX
orBe21hiwcu3J9R0k0aEyGGbBpW66dzd6nKN/S28xJ9gvtzR+6fDxMigdxlMoq7Pxe7V0nZj45AX
Lic1WVgwnQUxOQP6gTxFaBfGuydRwB1ofWSMBmM2HnpGxug6CSpZkH0fLXQJlKG9oAgTNQ5zgbgG
X61E2qfzpDGXPAQZO/i2Zq1aj+I1oZemPoVWva1I134ze4m2CXpoub+YuO337vs7FjFfLee662fW
O0wZnnZAiHvN9Dbd+SdoC5npa9y9M7L00tgbjToaCH8jAvC8s1SDwalVZDGF03xcV8OURoxHWUGm
7plGvWgVXCaFSBIVFZLgd7YAf3wdJCzLyewdAOPD9PgMB6B8+ac8sq2PfGGcaUYimSqmkip1qbYl
sqZy8Cqk/kjKUUdnGTsiE8LX38l2yESRwurQ6jlpLMdQkJFLNXF7cW7KH5vCc1V8MsmWsmPWQkYf
LZ34tzND97rHGOfJLp/0krX8hG5hmmC/FXyHcawWbczgv1YTleZ44Zv1PZU0VxGPXN9lT+YTAlLv
JUAC8YDCglv45P76a16Fkt+9i2aRXxwO3g1/KI5+DpITjiZ4t9QYmA5EB2xSKFx69834WEyRUFyq
/Z7Ku8jn49Gxv5LATj0hxhfxjXIzNCVQt/dktcaKxx/H1R2uH0HHRhd+EncSJz/YaJEwhiyjmvpC
M6gh5K23CnEi5ZriiaQFUfy9jjOlab5L9lEKFo4BH1t5kBE2oZKgI1RplaoHGi70NpUScu+9VYH3
87+HFWEAoWgr/F+RNP95JUheMwI10Nz7FZ1wolGNP2VCDGGl4Myx0JfpllOpp8bktVXUxala6wSp
kNxrXRTuLis47hDnBXFXgxARAN50Vd0Pes5O6OaCapx7OpnsSlLH6aZhrAWfbE23+7QJ8HTHJ58F
EyUrXS8bxSoz0RZqzgUTVZviEGU+7dz2fzKAzG7gRrHiTM85FUIzhtZWwvkQ0F5QYQvaDuYz8KrO
VEOt1v4t6fcfbLcfXtOpCiJaW+DJxQDDZPGBtz8PP+Y/W6R7ow8PLj7lVhviJfIieF57gERk50b5
vHIm9rUOINj1cn9+0Onio+7s9bWg4B2UqdUou7WH0K4ZkZITWB2MN8fL6aUxJJl6UxZYVlopEMXL
dJLBh2ZJPsF9ibe2Y2hOUwOF/6t/dG1ET4pagu+hHv0P7Y9023p7aaDYSpxu+9Dd7wHliyIQdoeu
nnn4+6f3b+iCjx1nsyg4wIH2eZcxsNGZV4cbU+8OvjkLtGAVo52PbWWPvEpgAF8bVTfTSNyo106W
8UDODWHESRk5N0ZXC7fUrH3mX1cAECyE2DCoZL6f/b8+fFrXsND4leSZE2vCqQEYtqYjOoz1WmQk
eUxbVEhMqC/vJCZFzlzqZ6Z8gFz5x08NTL7gEoePUq9nc13ASano/m6i5eF6KnDK8lwTRXToUFYW
s4GckfhyM8VbGEfsSINIQH54Tv5o9qahPFA8EXkBFW28hu7G7MqMPIiyxNy0GUr8BTwXehNiMCzR
JevO8o19B8X+/pe9b7cyBB9eERMfBeXyakBGOp3sQYvUdNVcpao0x1cXjPPnee3/pu0wgmeilm0U
D7PkkjHWfGvF3mcQ/nrNXWAGmlmHSvzC6p0qIMO567nFryUQj1VGuY30NwtQ4vVU2miOtaeMKz01
Ij6YYIhHVKKxLeO/lfL9BQ9DOSq3BWgjFiBmI5z50xn+4PZb/Pr/ChUoA0M/Ykp4ZR0wkRr16uxI
7cM9wdcPd4xGX72SLsYLJqrVt0cPurHzxE1JNswzlebSl5KORu0tC995NsEgyX2jv/NJRi5IdJoL
k8zicEWja2RiKTbkvIcN/C9SQPrI08FswNmEpcFFvT+COTWjzSkMvDvc9wr+FuVFjNqQkBIeJiYD
v1gy8z96SCFfhOIvm1EJRqBU5tAMGf/YjOD2+Khzd2ST2cdbkwxLo7MT91LHx3oKaGALdlBYGglR
VHXYor+uE/4w0PA9t8ciNg8klBvGmf55czGzrs2Un/Wy5IBzONKmcKrmEXjZCXELkls5BAEYDvhX
hOi1CeDJRmiA+WdB/8VB6CNf90HRZNdNAlWTmgSZdHpXa3eVHLj4FyTZx8fmSreAjRdPjGVULzLW
W4UGse0zhfwsnbbEEnxw4MSgIoLxZKCFjlQ2C/i6nc/OHE4snCJ9zyx/9PQ6f/Itagc4qmqi7fZx
PFZx4PnzCvFBgmWW8WcqbW1ocOmXRKbotScg+J5FhZ8XNVZqLAmpyvVO+BPoev3ozklm6Q7K2Pk6
iH4iC0uCigrN6BSp3PSj57A9fAZw6TAQ2WZnD+r2Kqzs87o7Ule+xoIr3/RNI0VQyxy6fgdqGfEr
u0ANil30nHARH9T3uf+E70DkQ4srHDQRRqdj6OGbweYZgJBAiDUres3EpKSzr6wS0DHM+9N2kYMG
fOiinYOW1yxYjtYfwCLqAymRGUK/9QXAcLgKqEY3DB7c3CGwtyYBBOwIqh2K9wnZIizgBiZv8vlF
ZHKAF3l9xj3wxZQZ0i8gLwNCHd3t7Mo2qVUNouMpNblcj/eCr08qDjqiPMU1zQ4/Oh1QD6ufRcBE
SrgIukWym7JniYNYPyOrqDfGlqCbOjtxcFPQ299wXiBa+QRywBL6zc4zvmrqb5XvUKbCI1tHV00/
PMocweVNnFZyKWunSsMXxYGIxRtxxWPcRFD1G1XcGkeZBLYJWrlZNH84QQclmXOYx0sIeuxGYf8g
1RKBebkGGI00uJiGd4g1gl2MLlQcOt2c6NGa5WzNlnUGpr1amBl5CB+g9ciJH6EBz5RJLSt5yT/E
qp/4urZPG4jLX2z9HXBy5X78SIi7M8NpZ7VzBPXnNxM+3JE8oIOUMaq+2rwT+jdJ9WhirzfMrh2w
KNJDtuHkWGwpFl0DasUVYWEKsf8efIODDbRD/Uvo7MpmsmW4LS+o8scwDLBspP4NmkwlBYuiYhyL
fLnSV9+HdYkYgXvVRjMilabRV4C8Gp0/dui3rvL6qqo40XSq2zSngoJGaKWzpCdvIqrsJ4Utzu1W
FLH5TTojjQqQFfYEmUXznpgUoiCOlEoY5GRgCzUyz+kRC6V/oNDx41CYwyiTaBvLyDbj0Gha/dvG
tGgAK0Q+CfV8jbskMmHCqALD6Xe4T5zeyR864dt55g5lH5QuAe7IsEV3z6Wu0u7drJ4ix0wPKUgr
q4lwNs3HlE1hR34RW5zSOBzOxsGxNitGta1rLrC3thhAGj1jJgIIWZ9CJi4YnA7i++N6gm2EI3UW
B4nGkuPsxPwWcFjGOmS+iIWWVsmg4qjZNyR794SPntWKmSfQXQbbN5yxDgyImwsYXTKNQ4I9RTBg
Ryf/J/b1zNAD+bEOVvIDzMcNk2feq7dov6XypqUAGQ4Cn8pBsmFuGSGEB7T7Zqb0G4Fk3HmWkTZm
lE3YD0heKA71OqAJ/tAnvPahibYNAjwTn7mp3VPDNTyK171WJLMpgaL22CipFxTvlhZD8/wZmA1E
xX2KOIMj/XpFR0CVYkgNBP2onnpX4oxa8NySCRpX6DPtFKYa+NE2ZxoINEiDMZ5wGfe1GBnPPuX/
x5JipGsPBUrHOGvVgXzCYJmihr65+2oVmzCCx7sIzsEGoG4wOMMTeDT79avKhlFSUIf6f4+CGyPP
/Fvnt3O3c4Xi6LN9++1VrtXp3gOOq2aLLMh0ydibful92jWf3lWVh/hFhDiAz/M3ixguYoiCIEck
L7OxLfwLfeGSLKHsUk4+1V5gbC6IMIxCMgDQ3dNapgkwkPeKBEsMS/TrY0Di/1GzdkALlhECmToP
ZUqi/S1KCiO6jHmvSZY25abbRdxpuQvO/c/JYjx9CaR7exsxTu1eT5R1ZmOKAOS5fYslG2qb6KNZ
r+ao9qHd3TZmiODOi2EtnwcCn9X4iTO4oip9UHdM+fgOLVrRg7yooyLSLip8N4IYdSWW85VFU2HA
8ccdRgUKEyjy1kLcCIuyHSLcVdlxAVH/c+Y2RPg4Sd7aexEiVBkDvfTMjH61SIdFysRDXHnPBKic
FciYP9fPpJtEZP6WM6JFTBKhH/TwfslWHvPNu+HAmwmxWUOr4A5oYaRLCFfIMtpcQRD6tYHWHWef
rQzZZ1YT8hVMxry68kum2xqXHO+fJ9dc2GthuiksCxBQwsHV04vNqXz01OU2k75pp7zsdOl3oT+l
KLgKhd6NQdd5DdpHeJfj8Z3WQ9dLfrZnsWY3HWG3+ZzbxsQgDpcvMc0iOhcGFip0dRDoJCxNj6+f
A28LyR4z8sNSphfdyoU1n0X4KqWF1Q3oyWB/n9Hhzqz1zUGssZuDXgvPWb1NbBeJ7cl7TXKACINa
za7VNT0wriSaxdQClifM/Bvusiey/p9l9WFSYW7SwBGc1+wSyFUukF/l6Xhxk3ljLHkUNBMzdEQX
7Z79MW268/4GkqC3WoiZWP4E6zr3S1X4zW2D13cjOdyM/WK+PTICkEhWAZoeqiVBPx72gL3mhCEv
VT3gBhJ6I1qmebl0p5+rBT5RMRS358e1RSAL+LEvKYf+W0ojVTIIxNjI8vFrxG4fEXodIJ71meiM
YVimy021M7wMBuxmhr3W0qcxMizuR0yhGrK2Qp1VebUsImDHhVjuGGdOOXz11+kav+fYKXGL4DyZ
RZEHfxT/ZgsTGJMcj1ao7LGZRMKV52EPw7GcPSIngL4oBgl30QYjQv08DFT01ydxfOGs2+9Qvrdu
Vgjf14wfeXg1SGGoQ5Iax/iVLsabKgSgP611QxnfqbGqfko8P/xOFiFAh7uCUtvrhhfRUcXPNCkd
cp76Ug4LOnF4hTQZmYb96WueJ4SQ/kqo4fSZWfXZ4hdzjzO9mVDmaz9jp9oQt/r4S34E9W7eId2A
uJDZD5DJoBxc6mxDiV3cFQCAFXDnHOrSX2jUdAdvn2xo0oz1QaYAWT+dWzr2hspwfhKe648fbF5S
mxBNcYxxjYghCCRN8xlrkCtmlm6ezmcCOPslTgv/K2x828tR7gJT45wiyANnOa75FnMG5LgALhT1
O/fyVJ2LHzBiGh7PDlO0ZrQe4Hj912wPtKaSeCzNyIwIUY7S489QpRoy1YAMPk8AoiLmU9ROakE6
728dZYx9c/0Foyo0RUbzUjRifCnVArCr1BxzeZMcllCbkcQHPph1Q0bks+FYZJQtzP8MgkHWEgeT
syYbMdwonkMO+Fx3Yei7Y4lq8NlTLgRCA/GjgWMKux3sGe4mV2lfXUxu3MPmVA+34zx22Xs2RqGH
fJ9WOmW+/I76MCHNM7ZVS+M+Tfrox0QfaAeDuLlVpzk8kMnOYVkp23zO3yEgxugZSJQEKS6P8gVM
kifq+Ss0Depnpg4ozUlsEySyTFFEHJUytA7EcLJG8nQqXBlt348x9PZBtsc6KbV1IfYX42iW2bUC
seYEJ3Tkzj1+BJzN0PoFNTeMS5XsqbwIwSI33TKXIhNjqBMph+oPrVJul3Fmkefv5O0odhwfapjB
DfdcOdZDwWU4KVLZb6oHsXoDVcReC1ZCcZ1hJEOXG/gRDRoKaxg9QKSLtFMLIFT//+3X2VR1oslV
w0hG4igj37eGxVOx12u71s16teByHUg2QXr3Pk4lDPRB/bGEiSZnHgc7p2qiKusA/5G8acmg1Jll
CLNUIINtVj/DmJWTPCm+JwmQnSW7ycArO+YBsNfBxBgvJNwO0R8GbGc0qlPnM8oZ8s7dYz32N++O
WZ07duayyGj7ZaarEUedLd/vdP0Szh29SdFIJYT178xwJiKcSVtFDIQ+63tiTp44Z4w531Qdce9z
d91ipPW1lKhvFTQ9m3ge5sNrULcTiCh/i7+qZ1GW7B0HlHGxw43xGBUqQReAGVceUvLOcko6x9Dl
OA5BaRCgSAfm/XAc4DhyHDK1HEGnPjsEYKuWUBYsR5FMtOIgLJlekRRLX68EV3YZ3eVKBElL85tC
vxYSV9+pH7gNKWudeB5IhVbwDKqQXS4/AbvzZkAr96hcfT2XI+xz+tILxzGcEd3cHeqHzvB60sCD
6G3xY23mjChGXQ8JEOTEJOLHUlNi055G89Rk8Bb0xUuv8gVrVnul9wBcYTZh6NhaLeDJvgz01ezX
FZ2hAs6ilpwurzPBKU9fopDEn7tPBmAwasBBEP72AqVv6kUS0ZLMt6KWFFJA2hYDOrZsea9e6OpY
btTHusPy5Fxs8Gz72AiKDca9ltU09qn270VV3Ut2m4pW6SbouHQNOn+LhELOyAt1+JHLbxYQfZAv
bwNSaAKOWthX+FLZ39YHgdQjZuAb3ndYVtfIQ13dV3JuiNE0JHn9uh+yf2RUDAt5bA+9BYmDq9IO
lg6whxnWljZM61cy38rRyQn2eyk9IS00qTw0/PuQPR58ilrCdWAWpXnYeVM40rVZQr+hCjwYya9c
ho0TcjE/tk3e/JcJOA3LR5UgDzR6F65w+7AdZYvP740ElVn/itfz3MFTHhtBFuYMG44A/32eWPvz
BxZBCjP9JqvJFKElZJhy+oavmI+PXQX+Ud9tU505SQFnYLalJf3wblM1Z7AIq7moRyVtJg4yuPd/
rhx9r2wxP/2aiHHK/PJTVAvLbcebrbL7OQL/4ECnV6fNi4p++sYqN4jNFvhbSWY19Cof7b0oLlpH
rqt3s0d0VIesM1vEDplepfwbnzg91EjZISjDaaIUbCi/Zbb4b3X1cRVUdVPUAhA3H9f4fZP8Vlpi
7LCKxlVmrd2DA+bT9FtilFxiGGlqfdZKZwMdj0rWez0dm9plkA7LgnrAun4lcb504/kV6PWYVTdH
t03+DR47l0yuC9R3RZuWf3uCE2y/dfanm5II141uW+05IzA8DBLk2RKICKogUPncc0hrlY1DUWht
kyUAv9EmjbavYmG1eJJA+yWvVUAt5JYg9VBd+tkIspicRnfX0ZdZTlljUfTRqNCre1cSi1g0e4l+
ojJgRtOadDx2vjlYNCabFXQXdr51eGMEy0lXG7Jt4eDApc6oFVoQg1dDS68jNeuSn+FgsHiQpu3l
YPUMk7qOEKwXj3n2S4OgOhvkkYkKPQu7UTX/OlKeuBGmIJ1ipf5NFxyEspKa/sSOqmIQUo6yVxXb
Q4Ea+yPmAmoBTFDe8cN+5QhpcUy61a4dGX5JEYnB2fSW5EL/BdescDQjVd4RxqNiYZfDLYKNv8n2
YMLy1f+82JhxJXPyiJdpJ6p0t5K80VQp6Lc3u5g+l40FZjwjd0ag4IN9uh1fVqHqRlrcxrYI+t/O
wZ0wKu5m3kawXjQ4Omlq76KeXXJ+Knf7V2eDGYAV686OR1KX7nxN+ILxUfFgHGPn7GCnyOoekmPO
wn3Y69EOfDBynj2uqz1YLa70FIS7/RUNYOOgNpIw/hgSRD1Ns/v9jhf0aqO6DTdTJcgZMv/V51Yc
zADBsYoOnkuhDryRZPV/54cU40XpUF6CWQu6D2o/N1LjebLa8hgi45m2W+174W/m1M/+6to2acL1
W8vvg+ntmBQ1BZmBZMYQYEooDaHN90K4Ft+WaNr5ADGc2KY6t8F3W9Z6yWhYn14tretuUtXo3G61
0w/6QWhTxolD3NEUCvW2f/+PKPJc8C7sz5OHQVmK/CgHxeajubJ0u3OTFwoGt/KltEq+X/ApRLtk
/fwVipJ2s2j47TWYod4fKsPLoX/Tmnv8g3w/FdPQmLL6Eo7AP3sMp8awz5TWbWhCIMNxsJRfdHNE
Ys9DuTvbdCh1+uScnUyKKiWNibTqzeDhQld/E1n87qNhKvR3lUXk3iuLEBsbfE1sMOp5U85VXFg/
Jmi1/iNijc+No3ak+ty1lj4J6E9q0qFj9s0Lxhy/lEMraAWsJ6QoBpQ1NmPnOzBS+geIDNl7XP6g
P9azszavgATdj1rSa1Oe+/pRLBa3/4KOtG7tSZi2ADTjgtW/JeH+F6cta2gyjROfZ2zYi7bHf2+F
Wd6G35ClU0K/GHFQrmt8lSLHlv+8Z0KEEU8ccsbguAIXoyd45qZ9AIB9iujs686mXnnEFl3jAhl+
hM0l7OsLTTXnFHXfW9ZqpMUnKnK6eWVhRsDgXBEgkyp2pNaOg+vk0YZxwGzD4zdzMQA3h5lVTfMU
r3gcn+uTo9UP7thUAQ2Cz5NnpqKDoTaabmjvDTyinNje+1dAdraxbZDJKroRaR0TOzi8vq+qaiCS
3gB6SbOaWfSP3OU7gbEfgiSxSpabJJ24hWfOyIiDJd6cMuzTqO0jowuRqJeWPr0Din3PQn1hW/YW
qg9K85U7X2DyPCn11o0fLzGDmRclNnf/lvFwQTczn9eFW0Ac81hRP4KDQ1SPril2qpZ4ogr1Rpcv
1ESpivBx/tii7F1alLUNa5QLElGgp2yZmtMeQik3eIyFAfyACgl4IYPx4wMayaW4qmXAXVle8cag
1hQrJXOgK5/qqtB61qTGbYtfgREHMOvNFGCh1GBaKTkmpE2drGzR1hCJPkeXm892OEjMh9B1FECW
aSM7Sk98tyd+Nm0okl3BfjpN2cbiwSbL5q2A/HV1FuA0rHFwKOu9K763oo3r9GT54OBQ8qtf1Ohk
53OjRQBx+gPK9LY0mSprj4QyyxPOy0UIUloJf7sDbh9ydKsUZ6xK4DsNoATCfDqfp+Rr25rG1eFw
Zg3MMvZU6lmtjqcgCVGvTcsdMNTVjOkBjL/ao6ypwXS0RZjmtvkf8vtEKeaPFveaEwkZRNwEmiLW
qn96PUDKrSkLy7JljPO96V9hnO4qD228BmiM5WO39c+jUOm6+o/ugSM2ex09c5wV//IgSXNX2zYW
q8ZHjIoUZRp+Po4QibeWSKqV4Yv/JHTLn0gr1n3wF5JdiqPn7+Fa7C7VjLVi2rSMJuwi3tW2AOu2
QaJtvONvPsCIr5b3Q0fvSQybxsSPbIpKk5Pl/vZnXFzRdZ2IxMDJ1B8naDmeRzNGNjyZbo8/4Zbj
fXQ3HaVZhOV9HFoP/+WK79gTZ09YJBvYilPUhi+mY5kmy5XLjK9mKds9uP68lFKhZgwgxWklDS4P
Rdw1jWVyVy4ij6rSFfrcj3qB9cmIjfvT9hxugiYuNBRz2s/U8W3gQJ/XooXLhGxz+BdjBQwIGHuw
AdYenxtUIJpWsW3prjPVPqJcpFQ+fDc9DTYKFHE0eN7KWu3An0yo48bj0sjXjQHv/1KkFluGmNns
9fgOZ2sHnMAAEaXEpbAq6oiJoJgtZyAPvHzJwRFQTVAAnVXQ2l2v3/JBL/J+sO7lGzZ70kkiWbBV
bYsDhxHnci9aRMFHrlKP6midBWtkLyQGY+uEjV4Er/x3+2zfDCt3NBueMfAousxvbOWix9DYVlub
vY40iXt1ekXq/kIxVXSzf3b79Ir61bs1DDNRr7YivSapU7V2TmTj39uFc8piRSLgxZebqozrN9Od
kn8bcYwiUZa4RloZ63HgHxxkQNdCQRL4Y5gbeH+TxRRYaeDj8JJKHLzIZqD1B6U+we/ptluoQUBt
2zg60AlIDspq848SRfYrVY0iDqto00NZYHnqnVNBr3e146EW2ZEGvfwohg0gqK3YLduKdIAp4dOv
egLqY3EWrOyHAT7eSzcDXvxHJJRrkfy7sjxkKyYbactd7/TkI+E97cQM/5Z09DHo2nqlQCKymkWg
LSAj1QIWtfHrDYKYzN6Mmcnxet4u0Mwr40hpNI9kpOR5k2lrdiAAazMdoggbn7sRy4LJIccHTTjz
mgOiNzO2pISa3npmFXc473hSMMu7lDmRS6XO/hgNQN6gwAZMquIJd5zcU7Lk62jfdxi4EVA9j37s
Mag7iUnGZaM4DVPG1MWzkpcT9y8IzmsznXPGOCyi+Wg/vFC0EaknGrpjmhXqODVbSuZRxwEqWigO
VdbZ2nYokQ8JL7+qVBPzXQzjZ8OfOC2pZWHAhASkgTHpsAfbTX75/8OxoC/yDth+XRRTeasLvKAI
rJMfhfb0GKidXR8vyPKSNOrTEtEce+RRdfXazTjnir0/1OXfC028EG5SQ/cMJBpaiiIE1EESzCeJ
HYjuKIVlYJLBrau9QF4xnh6Y/r1kZnmkmBuEfxxOrqJFUh/UmpPi/4lOA/dDJK5pgUH9+O/ONUzO
2CKMWYoA5CUtSU7Y9W1eL+9gUiclThXIhksH2q1AxlwN64E0PGItNBKP4Wntsde3DVEa2VuKR7q2
DnfbyMm4ErPwgxtZuWGeGPBYaw2D9uJT2lS7drhS2gp99zI1D3gvx0RKG72+TEc9oiULn9u/vJLw
k8l8EBYxOCT4SXxjgS1WOzaiIU1vZvylDj2PpoJUPSoI0e7lnpq4lF26gGAmd/9NKLCwUoMUnVFE
1JL95ch1iOjBsF6s9ntqSKfHlU59b4px/gXc6EWt2vapj3B4shrSZHPVg9nuLuNSPHjoXRBmtkLK
/VMPlLuewtzpYOanwNOXlsI1Ux2vTBJAudIcwYPMD5YipZf0h/sgoNv3kMK3W/B4Kvic0PEkt907
f8mPxh0So0w86GOKtOQx5tJ13Fqm13ipJyCh0kg5khyL/fPNggtyRWHsdP5cNGu14MHZU946BU+Y
U/rjZP8uWbWz0FIaej4TC49r1A/0LcgBfFsO3lSUF/VsKaBXj1IOROxqIWtnRr5T9HIpl5C10yA0
+dH4xmGcB9larXEmq6rOrO7wh/h8IvtxMU705r/JvSISitaNxCekUZtXxbFtNEOsUdKARlTpSHvV
zN2iVOSu7oFSflDZZLm87gO3hcF1qVn4eAObus9dVGTsGByORj1FImnUFJoRDbfQhUAzr0qQz0mI
+8k08fOrcJGCa8DFyfU9+Uzslhr/XfZknK7dpLg4n2k9/NwbO3ZtHE8D9gdx7NfJNkG5OjJHmTyK
vhkQjwHz/U6N5rCxnbxLmqOnUU/0K6zofnZqxl248lVkOrXSP2sAJfEeVnTk/YKJ5Fow2YmsvnEp
Bvc3R3urnGv28Pcva+4k/ObUVSzpnuFgTY7IFWZMtU89SgIRTlt5UzwbQnYhbO/pjP8gnedHz+28
DWLJ9pMsGN+wEmKKn/om/DKu5P+2zidMBD1/jzQjipyLqgz4dt1x0ATuLjbOLgmdl7sOWqTS3wrD
IIMEE6se/O5dG2aqaNCH3lpmkT4Y9jOKQ+EiRuf0E5GQp7MIYmQNmNrzN/CYNSR0UmpLklfxw45Z
sKACEaMNBHX6acrdja1SapByRsOSP3zZb5b3J/6APBx4Mn9eCykJ0sw9tbM6Gblx19NWlzUa25oZ
evgaLIG8GUTgcWlVtz3QnIKhAk5XIjxzZIQSSl9Z7gaXe/i9cAeSfZtmgQ4sehD6CQycyyX96BAb
3kfuChMEqE2kE8UM16ytTu7hm832RRHbF+0uyuziKBRMc3BgI+/Q+u0raT64EkET2UExB8urlTuI
Vc7FqbyM3ZMaY64h4bcz66aYhD19FLPy9mRPCudt+5XCHka1iSp4hEnROIaF9P9WAVz4a5EuQUWp
HlhtZK7OMMPNCZ5vzoCajJQyMqm5inuCXuzYzrkqVj8RlbLS7Maz8m+lanjWKtbXAj3XMOCyTUvP
zJyIeJryWxGnjT8jsqHTfSrRK+JW62QuSMcvAi2ZJFYa7lUTyY7nsSSj/CoSgH1OGpYx405ryBLi
6lboWsubZw2akr35Ya9mvATTTTXPdYY00IZ2oGpEdjY69z341yrJW6PFXvwycZhbChk+Q/desxsr
aYPA01Ix6rnphYTsU73yaY2hugGfSQ5fF/KMx/DgqnIHJwQWRf7djlKkFPDth3wReEsCpDXmhZWl
K84BzpGT4kidjDuTiZlMtWGf42c/7tsfdCGByAHGt6XSTs3gEy7rjLYMOv9POIzxD46vfTIydF4a
aBLz+v60xctIj9g2Eixk0xZehYMC3IDO8TSQBF2l4KZP6wptnBMPDEXi/D86LPRCanb/azym6vYT
KVrV63oMdsfoq+sL5+SfkhqxKPQIoX6w/jrvlDcF09kXoschPh9bb740pruqEk9qIN5yVOT9SerB
y+kkwTKYZyh/WxCXlBUjggVgiVH0qs4f9FUCymj2C3Xz0NP/mJMAg4LErWJxvmMxIE51kX5h1vpt
aNrsB4QSOmWpf3QdULA0mrP3X9/h1uEmXRVVNgNGerrHyRoZnQumEbTm52acUeijYlotIWDQ+UuG
LLQ7/rNam+2wKUpTW2ZKYAL32dQVmHNRppAHttzPmnyC0jFcmG5ciAR44GMPh/cLPlP+jJVmm9mT
TRsKBsMGixKVVtVSCV+atKey+0T6g3A/BC6422VcpOyycs2YT8nQozQntiUsisyIcHki8/7p1hqm
JwonMLhoF5lg0oja1ydzo2LXRCpRAZpwak08798+KSNPbwK9JYFWppk5Qm5Zd/a6iuUKDVqLicKX
iLU2fmfHaZG1bLiMdf78DrpPHg497PBvKivVVVp7pusfSPDbonr3CPSilVNnEw5Y/zjHAcp8iRm+
u+AreQTyMuMSPzSpQiPmRGs1PI74yBV/k5U6M4w/aoaMuZgV1FhfwSJ8Q0x9hBAg7oY7pt/6kLQI
gbXEukAKWzn6TT6ILUcknOsVpKkJuoMSCrs0dty+HcwIsS3m0EZnSD1OBMkjU9NrvXnhEVPq/JI+
HSiBRFiVQhTJ+XpP3Ib4WLjDpKLzHTEy9KLAsJyKwhoKNbR+ctp0uZwmEcKqQAtPKD3h+joUdbfc
TrTFbCwGOnM7wgb+shdB5XddZTNwu4MXvPH/WfAuWrckdkhX+fcIc33pR0Ny+WxJoz/3UbB5rpgW
oHZ57hSXPsi7V0kUSpiqo6zkPWxzLqk6QqPpOh90jWfFR0Um2kPGoAAXEb67QL+BiiPkCRQD7dK7
2SqhkRWOMsX4lPCAYKElKhji6zryRTINx6oTj6xmy4tdqrPEBJX6vRmL3wHeMgaiF8+GWyt5aDm8
SueINqSDcVCSR6Uch7GZpDHTIS/DAFm8BIGLwwMZOQ4FIHT9yJnXnrfgML4UtPm33N7r4HgAfnll
93Uh/eZ5soUQhF0dJ9Ly8LIhyxXDNuwEpsPVLF1pnyHZWH77qx4p9rm0bFd5VRdz45TaSajCNh2o
sFWY+PhDIVmNh6AeNI2nje1XE6LlgjwWredrMdgVozkTFL1tVHKjsTGuMrva/DtTY8dMDY+GDGia
dSQBSjeRER82Ky/7Byj2l02xj0ezNVdrtK8JhdK8w8DzX4Rha67+MCR22i5VBfwwZUGeV/HEI2Ow
rjXw5j3wzc8NB5RfgIKbL59L1xg1N/Vsv5lq3G+xk923M9Lmkug+mIEVF2/qYX62654tGQbRndv3
o7mplH1XZ6OcFvfT+UHGFKTcZCm0EI5aaHySGw3/bIX4/1cp5TMpsmt/EnekzC4YCunzK+EoHKTc
tvsmHxpH27hdE0ryYGzjfe2G+i1XnYzsgflsnJJmKRjU4maBcVsYewnOZ1Rnt9Kx54JpZegdd2bX
8He90c/eFnEXPMC91XLlb+inCjrvqnJnS0P+12teoW9ANlUxG0SqLx1EwuYkvysPuuf2LiHIfTEF
rC3b5N3TK7U/2Nnwh2Sy+5uUWFgA6yV3n86lqE4lgZv60iLoRZ5oWmqVdZWmDfQAJVhAMTBFoJ7x
kaZFhFEVqwIf2ON1hXrxSZS8eOML7wvviDemuyuZsBCKwA5PwnFUiSp54a5Zi0ZJfac3+H/eNeGu
b+078fw0ShDhjcqKzEOKpBBJUB89rwLa474RAdZ6p1UrpuY5qZKQXq1oA9ki2pOIXMzLgCEqpfXD
DSM26F3WsLyS85Xj/KAIE+CY7Lkb4sU/hUcUCgIrg0oZf5q8jISsK6xunpvlVnN2XfuoEkQwNpAY
r2RUmME7q4TMhsiXmtQmXnnCtNQdFlxqqSrgzyBFEH4CqSk8cF1P8mmMU5ShpmGnu+ZJUhniT0uP
AeKlKtECveor9Z0xGoAopUfnc+LaFKPu3uCkUJf6hP85aW4HKTsXTNrZisa7EEhUXeFxkOHpAoYO
mNvbSKkySY+chrjWx3aqFZG4Iqo1nXSA6YOHkbB+fiBrIY+lKZQ8S5Ytf2ht9YntHO/dHQwxI06u
kin8QQ0cXjbUiN+aR1uFkdDdOCCrhmY7V1e5boYpualsjyXycnmcSthl4jRpiDb3osfE4NfskNdx
vXmhujoz3TuN6jTbZhNkzs+8f4dKSPYn5SiWYxehVEG4vbTS2nyw0AhA9PKndhbzMUkcA8EF3lz4
gWwbRkLbzZ2iQo6FJPl9KKm8/72hvc94hiBMFAszob22x0JaySQepC+Z8f9YbM4D+Yx9mDJpe3oW
9IBGgoqpZsFpUf9WWf7uMyEEcx/olaW4UT6eqMNDtqE+b0OWTSGYHjm06QAqSpTuMryiuazycJJ8
oejGLZl7+cq9JEyWks6vECXiVh9UCpRhIWqBIbyChXvilN1sEKc1Ghy8TPmvPez8OSVANiHdbGxJ
thQ+pifkXuCbwVp23SmwrKqJFjuXQWIKVDJMJ9/AmZFMtMizuMAEgzrOB4XDJ9Zv58GTCtj9t8dl
F92vhrLHkuMfn2ZxJZXWWjWc/cIPgSVQ5pPTFQiRmQMAdWmSGmn0v0eU1G09YSjfiCKyc+VNQSi/
miEX+REhrMNDuZZ7UttTOF7exVDeOVN1RRAYm5wFLHsRZPbEKist7pV3+XXuc11nqD1UJUmspRNx
08kUetH0ajYXbqUTc8fRB7uH+o5LDMXI+iQa74xk/a8YYz3HI6wrheauXy1KfwdzHEKU36NAqq13
KsNSNCz77YRtkRnGEFqRhdMtwhaCBoPqM4X/RGjVUBwMQGgvzpMMNM7xz7C2wyztYTgfJ+K4O+dS
0I/Yj7uNCZtd40AbnzOLiVVTRvRq1wND/H1N2eKyvsjKiykLk5+Aja+RjluLtNSrcE4Tf7YSHl7x
xIFekOJVP5MUF7f4eAPdKmIMMRXsTrQccL2yifmEcKv8wgLJRUauD91xrXfKRCi0Kd5hiD3oQugL
/1prhUnbGDwUqkbnkoLxzZD+bIrG66c5nXRDHyasZ5urG5tqBnBebA0N2tIQObEv8cO57JCdtiMS
sf35836tN8fyLcUneU4xHRw+F+ja2UHirs5JY9+TU7DLbWQPYHCskX6tzprj6Oes/4jqwmPFlhhq
rwOysjG2qTw3Qh6/xZOOA6FbnmiCD9k+zSOqSAoYkYk304SliGIktBmYExkF1Rp2tp6Ood8LAuiz
9U+3t6MzKxwGWrjPJRqcjSlpI7JAA1u8S+JMMsjtFXG/NXOKq4gW+1k5ZpByyqzGGuXBJeqJVRJU
Y/YEvccYuUfm61YIZVBXJjGBcDZW1YDQ7qI1TMT/42qnwlchmZ698oDepm3uu2hGwr9ALIBGFSW3
g1UFfN2lwwyUu7D+17/g6MAAAAQ/vVjekYbG5Xgs758GMeakRM0qsj5G7+ZWdLimovB+mJrKg3Rz
V8e3IHNpPOZzMtALG4iLsyO/eBBmWs59K8FxMaqir8nTer6srd6Ew34Dla9lNV0/1bLTG2RAhxJH
z3KD7PheGUoF2KcNbSXz2J52nA4XPi4nTsJvq4yEDK+zpbHOZJ9lZhJlS/ISpBfWuCeLx+tVFvsA
jaRP5axL0E8oeNabFgDLRMDcWhgmIaI2p1qAcx38Akulcu/pYMpUYjrlp6qUOR90SH7cd2EMdhXz
U5rskKWdloaIGQGs0Av5OuO2UAwdBF3eTCULi1lMids5jJrM5VetplAtun6PW4089+g+AvWgw92O
3RrK5aJE1QyAY7iZ6Lj3Kb88xVT0IPSVr/1/ee+kiLIkTgHGUSD4O8+ACUtXXvuVMUt8AqmIDzyx
jCZsGfs1b68H/9nINcnvHjwo0TwA/HqLVDCvUFb+hWkeB4573+dG66TrS0qBM7UI0qf5C/JCYc8T
JlBznszQPto5CYRuy0ROT0dvYN0VVyfnuojn5xj+semfY534cjyHLCCR07RcjJ3+Vx4JuAWwT3A7
zTHmdf4A0vkOKPPXcgMpIoU/VS2wGKB4B43pyiTu7npEMiwvSO88XnJxMRmyY6y5Tr6/ecCo8Wpr
uI93Mbqq/JdUjveiID7XD1iBKIo9mbRAsS3Z9Kv0VZujsDuKoAZv5cT1LlhJoDgM8d36fRBmKva4
+oCW8JkGQPuqwjUucMeSRoH319NQ7q5rbfmBiq2Jn7KTbvczvS089fS0FH+FciMlFxtVxWBrMQ/H
yNqj+QlbyRj4wQTMhJMXZCMMTSXZEwJ6LMi64AQSUzTfGNR/cRujIf4u09t9ga22BXZlKC2wOiLl
I4beXySRD2jaQ/YBJwxw+IzYKj3nEp+q3lmidsd9Ux1V8Nx4uv1TNmHr2Cy395FmcjnKkME73KnR
d1eCqjn2t35DCD/4FiVzyZLCfFf4rlxKKV7k7UWEXuXiHLe8hNTGJ14wmJ8831UGiNdBvOwNwmnH
t4byaSZ0zp+Q491RKBaHRz8eTthVKHeJl0+Dr1pSXMB0hVdkrTxIHqo8PoMLOcBUAOmNjLt0G9yo
19hx2QZ1+qbXJ7XNj0IECuUTM2giWbU8UT3ur6jRwNWUVUsmt8Ubjkijyxftf5arV0SmzokViAJq
7tssV+EiXPvRHYmBPqVFND1eyJBV5bKdjwn0/wps6G8l+sGtQEe13daH6L0q8juLC9Yf4xvTHhCs
z9V/G0QauXTs9fe+bHla1LupMnNkGY/BtCSnk5fAmDrA10sA1mqW8TbiYeGGepUis6f59HHOl6xe
Q0qcUothKo6CZCrQNW4sB2Y/cWGZxVvqa3UH6cZsEryHDIjnNIFf0x7QZ2OHDmdj4haVVZCyq3fi
6NBnU3AMd8G9X+AnYJpJq4uiweqHDwL9uldaMqwCAQ+RgizwBEHxr+6hiLJOf92GQVCu5P4kDGm8
KDN0FuYghWjOAfvTD3slqWTodJKTtiEHBQHQFmSydnN8zLq2huHy8ZCjLsBQHRY9vkgAFxo/EUSB
oEaSihrE9WvV2KcOmjjJHeek/fYKRN5iab2blxCtNETSeJeproegITDLuVOFEoYL7M+pu5ngPPgA
osHKTfsFmbILc7dMQfHgclleGzdJiwudfoT5bfxCBHcnnktVKCpaF001qH2Hlqn3FM5pRA1EpfXb
GFovboqOVeT4YkbgEgTM3xLXSiZq0gR+MxELfsweqgkrcTQrk67W6VWC4J+J8AC/NDixDk+SPBpk
RNrlPdEXfGguv1r9MbYaNHppfj7QG7tMiUkS8lmfWRWrrSWh0JMQv6deafX9IqRnnz7x4eXcj1xS
qvu0iy/BoFAwIck0dThj/FC0+0RxsNRYZe+MY4A1PvKNnULNLu2Z6cequFTUZAlbeCmI6A/hpO4X
ot9CUHq8hOIPDtPiIx4XjB2l7+7wHW+7VPPWkeL8YOr0mmuXLY42J3M582XdnXqN/2j7VFqhMiPB
4xW3KH9wypuOvMQl5Mfi5JsgUfcZbossCE9z3Qncf8V+aPNMrXj2yyZo8g3XShFRtwEvhxtUGkIz
FQduKmSfvNpy+BppqyDVTjH5kZCXTuTEQrGxmNpSgX+qi/YibVOVXUJvGw7cTg5+1VSXJWWU5lT3
Vxp3Yo+vnGT16/GtVbAGD6Bj0rKUzvaDzu1APrRBf4XH88D9zThzCQyOWJwac9jikHj5vH5jC3Xp
hlL+u0oyyIep6tof8j+wsYNdn1velx4wSmkbRmqvnWABfEP60SmJaH5OusWngpWf5C0npXOcofVv
HeNwTWe99WWBvwNg6mcaip/GVAzcCZQmdG8mLejT8+cuyCgSi3kMawtjw4tLNPEjFUbpZOe4JQU7
QaoUWPt/nCzoR1vYUKv4VC+i3v27rFCmJUEAZNLmeGKiYFJofkjKE25XK+dlHUTfQq60g8ptV50E
bIcaIQnMeFZAuj3ijavklRHqiuOzAGEwD/1QdPvcjsbYfAdRW/6+u5t1FOHPdLoyf0DUaI4tPaCp
sUGqbdI3IXX0X6THAYHiS4YQQ1Ya+pnbDqOEIkBZVhTWgcdsJMuyRyCTp4ZrdJ/1x9VprKwzuEMs
FMrFWcf2LZHWAIauW0gja9TMiUc0aPG46aSRcerGOPqPf/E5OuybQ+x/JVFsmc5Qz5glzk/ht1Ms
oyxyN/Z9JQ5+jeUSGECdjrQvA3sxIebzVThLFTk4VUcolL/GmIsDu/3lNWhvsr97QikPsKQr064F
6M1jD8rJX2ZBpxvFBhl+M57t7D5pbyBRZMaIjfvXrC7TPDLhmDGkFhOcNeBWWu7ZwFt7P5Tbk/GL
+XrFfoeFCNF9lJB+tsjlrHiLyfttnPPbKOdq7kqMAUhvWoNJNda64EHzf5Stn+k3bLg9ALoyLvlo
eEfLaQ7vQmwzMR3z5ssz10vXM3UzL22AxarhL4tcAolbYZ8ptMbefYC3Tbg0makwwIGKUR0bExtd
iFXFOXZ24hRhvjbDNJ645N1G62elMqGtlyhm6OKbVtazCeAW3pxGqT3Zo4uxjZs4EHKvSR9TNHbX
mScjHELiyM4TVuITkfT+31GdPy2KYHHAC+Fx8kYFC+e0dT6aXPQ7jjRhTR12nT8grRNkX1ka9zvv
cP1XvjwSyDhvHD44kZ668O83r/OGWcVNTZ4DG92kLCpAXzIrsUevJuod6etuSZgllX58F6a4zKJD
KURDlmI5TSsHapJvOjNcBtXfbiXDKtebfaZ/WMJhk0mkejz9eFWDNDByYIlpyVXNmqIwBfAzrFO3
mesc8kDYQ1YAhhkvx9Mp6ZSixkibHHWnYy9dp/P5qNfele3O506FgRXz+/1aN/gcVB/fJ5a2nj2+
822cZZzZklYpp4k5OYYTCgFmr9DqGpjOgUy5RWp+Pa3k/DdN2dN1Xv28HOC+db29iXVqkzz1D/TX
4rHR5Pr97g3H32xZTgzrhubtC43+TDQZdBoWQHWcVfq1dsdhewFa31ygc/gWLH24kHzW1iM8hmmz
VvjsbTfiz3QSzByIlUp87tP9HX89Jzx3HLSJxe6dxZo/Xb/MZiRA2DmypPYm5lXhc/D4u2wwbNyj
D+OVPKWlG2EJ3SrKIiirKA+iN5ToT2OikACaSwRLPMliIj7Z6yPTc75T6Zdb3n5sAXoolOVloPot
1NW6kBdPkwgoTrFL5j9WPUiKnd+Pg7uTGqaxfSqItfrSw16iuE7jo2hBHBDADw6Shl1DWFg+9lmz
PJPORRwJQoNcFWwwb5g+1ICFOvhxStTOwsndf8cujfExdPASj5vkhneZ0iDC1jgUzaX3MilQBzc2
PPh10SvUvcDjqrGR3zR3FLOGzm8NnPM2JoE7DY6yTdVYELnPFhW8mCp7BzaWq++vnNgaNhX8+OFA
oJJsx2YfG2YMFDk9l1GT8ci/tm7KyRRNyXyt1mkJGp73D+U+UfsYG40XVFqD5io5Z9tChDXwDRUQ
ixjcUAzCzZIOqddIQaUPbw+2yRLD8sZryhUzSc3uHE6qU+FgWs9QZaG2ltPAbI92845DIWJnjl8C
KENyl3rs+lbWY4sp/JouV4UFhAVlkCxZoBgZldW9X6GCxehNR/N2eLLpLscHafgbxTCwX1LJn+I0
UU9DirdgvVv+9KKVJGx9bmFlZw8uov0Og/jB6ewkAlKpM06pXd+Wk6IQtN8VsNyPkY+KU4M2ATkL
N9FXVQC+g7Q9LNwtA6MPkgiiQw9WFRrLsJwIaTi/KEP4cY9fgFOiwQhrtmJiykjMGCjJMiSinoBG
0vGnfsQjgOQ2VtKZ8vn1zwg36HxQacH9QL1QHcUAkAUwXVdKlK4cU5eCGk7+QIDc/uN2o2Bvu126
Q4+Sx/71Gmycc3pq4soVoHUkRDMxVHkjzb2VYwy1stckJxDJWKCuE83Udtdv1rCdC4NQarYg804Q
dm8kYAKPBoE3uvmRIILlGuSdUdENyyJ1heoiVUErVZGKpiz3RC3KG2PSsZPZH8SaMfdcQrC25nab
hB4sC71a/FZAcReg2cKec3RAp7DWYBF2IfYyjPLnT/R94VjPen0067BPF8EpglL7q4OJWzodSoMb
u/HcumwPBuDGS1I+xQ0gN1No/6nNt7WbViv32Sorshs4W7J6eW0ixaTlWozoef5tTNbx9OLrRfl+
uiFatX4jOx2dTa80KMqKblbs4b5XjPbB1qQAGnr1JYIw7p8BK/iLtupqAxcqivsyxv7Xil1gMLEt
hx9bYja20qEkwV5MAUkBEfM6uxHhzH92HRycg1HX1249yVYKg7giZtEAyheX2wstPnIWOYC4UMw6
sA/srTx4NJdvKRGc+Q/LYHar2bN0ZyarYeukbPrVelrDKaxZG8VFrdRvAvaYak/esczKva+W3XfO
xfcaWGVqbNeX0mmn+Rf+zOu8EzPlFK+AVaF6b8j+1EDAFemSVF20gr+XaAY7Jd1f2wmEWqLV2vTC
qid++0SsOiS7vBJoOzWQ+RAAveJQTThmgj3I2dGqzf+T3oYv3TszOAsfy8NH4sO7eRIEqeVIYd3k
VrkSi9esMeXqMQ3L0lCgbgGKGujdhg9lKKOhprUw/FW01+nYz3/tb6YVCDBBWDg+9xw4hu8CK2fu
oKXWOOUE+OKF9V4mC/FyGKdvToSkxFDFk3tOlkG13lzMg26+wi5ypMtmkh5eZutePHEE0PVIycGd
j9xI2B4u8zLF+tUssHqigYbbPPtyqGPNQIFgZBMfHCQq7Wkm70mp+iAvW2IoiQGcoIbfewoCo9zI
bND/qH8fKxBGm69h7m9fymjORxZ/Dalt4fgS5b869AJuRndmEItv1i9TZlRNGwcT7AHzXcQ2ZVt+
nYITD87ONqnX4QpENfB914UNwdaQvvcG7VlfD8MiVn4MdmuzTr73ce6CarihELBQUYizA4X0+qFa
z5GKY8aMQDFwoElc+uNxwXqfebRFnsHtOvL+HkclIHmDEb83C3tuIPRRpLeXdvzz5OuvGf2GG3Z0
pDlfhximFIkPTEmMye5EBOyjCBBIHv+n+om4V1xPv29JM+o9tNPekFk1gmPFEZXhDwcxk3JTVh9o
We3L5e0I3vHc3Gq21Q4ynN+IJpyeTPZlJDqPZapK1ze3Bdt95uYlvKcl6vt4MczYv9frgvmexsmU
OsHYDNyHMglm7Rd0SGBhDtrOq8jgArLRn8bu3J6b45LRxnNJb6xJBZzBp2oijRDW1vBx95H72ux3
d65MZO7M7IZUHSGyuWqINIKamE2lwxy7p2/o3D8DD0zgUxrObLr9k3RqS+UHw+tHuRCM7l0Beh3h
DMUBRGUHjEADuQfQgE81ILne/pZZd9Cy/bvU20vHuFQn4X7h8S3PyM9qcjqtZXaJXNdmpcCiryKl
UMUqXyibYvWKkisjD+QQ0sDd7qoYU0ZAtWrWxXBl9bEF/5UNhQq7BNqB7PC0FfJLUzK2GitC19nU
fOq3cIN+K3m4cby2L83bM3l6ubyMZlOx4R3R2J+bf3bXk8legd/reSl9ksZZeyBV/SVtnDTDRPio
5Mfdam843HdyTYXf6ZcJgTLTyYTKQ/daVyhkQNu+F5XTHAawvaJKJ19SvxsX/dx3c/XVkZhpPxIB
5YGEUH7R/yXzeavYYO/DITc3an9T7o+ZtaE7z2W+CpFUR6zcn3Ll+MFmuuONHCppl6+J6C6kvA+p
QE6OuheFCU3RVN4mIyeSl3q9awAbKt8hsZUkhsQo/cFCCvdAcy+4uGuQrmQVEAP4oLJZkLsKKhFE
WNjMeDiyI/VDT5LEj9ZWwcGOsSLxZpUAUS2gyf//tR+uzldrsAMmpwVZ6UC4XMdx7xg1fewNqMi9
6eS640g1p+VBcjiUdWpYJGBJLW/Ejkb6JmUK/+coKTAKkl8mXHIT6kCMwQwZvXainAbbRcRt/yOe
HgFqRps67CbYhDZU3ZOw2pLUdhT99INyVv7gXzWCWut5llFP7Ot42j22+xq1/c3uA14JdW3PWID+
HIgDmQgQEzDPMQjHcE6TJppdEIL6mf9VkWeVHqZJ9TXXqTIHuHyIyc/G3bFsIFpKLDrpzNfdeugO
R1bMrCslYTHuIrNSj6W6hr1bY7ziNBCYkYtBip9cRa/mddblZb7TpK3dVt4+nnA2WEJRLk0Xda7N
mK6p6XowvSoYWWNrZSMDH8oEYJqIgzszPFj6tsd4cL8YB1o3fmGcOYCBAbK34bg+9dVtGDAbvz0F
P7/rm9q4hnTmgN8MNrHHk3Iujw9j8P5hxrFd5bVCyKb/6adx9fGtVoLZkiMGLcSCcgrj7F1ZPT4V
awB+k6fPL/KOSuZXs7tVGY6aePlk2I4arztuK0M6+DqEZVFgwd/J85NP2RM25R09KxrEDvApIwWm
/gUzp1nirlsPaJdxBIzQbAdhYgUQQcsjdDPT1EfLCDOZo5i8jlclh18k52tmC9Oj6BIlcJO0/b32
pSvfhpRYKEVHRMb56dAUgX5WS6DQ1Fuk2tb2kgd9cm/XH9y3sl1YRLDTjJi3Tpy+VrC/5za6cw/6
LdhCFexy+nwUjN8L2oMUGBz4n0cqbNJvyymF1snGuF1+3lCVZGlaqSAfWENuPhsBem4RhubJADGb
vE7Rg2htxcpSDg7a3v8Cb9WxwhiweoWZqURmoEgnyr/VycStr8HihxK1XfUvJ0CH0FERCGY8sSlx
CEUfq02KBM219M8qL5JKP7wjTGuRlGHrk7gc6/PCZP/xaxwg4OlZUcY6kgXBL2LVOBZ/U/CuL9HR
Ve3I0lUNF02L+rqx/HgbpLASzDGyCSZDNRGlX/C3pOtmXlTrwhtGwfAkQorufSLRgMV31qzq30C7
qAs5Fj7DmH4G9yLc+DeJLdpzJunhteXrHgpt0pp4zaz1mxkRLdib5zhum9UzCgxwxOi8+eDInlD/
SZJwHO0n2UdwvRWUZZnHTqz/QTJE4iVZO1FVq8JSSQ0fmC6nmxoRHAkCeNNopWagZ33F1YIjMFBF
WhNPJJs2L0tKB1zzA0IBOeuUCCtEXPlZNh1AtI/H0RvPqd7vv1oi+LHEn/0u4xDsZo8+5NtJveOu
tRw/0a06iwLn7uMLgzl/M0NFnIQ9iLzbfFBQnpCtTEkVho2evz2M1sXpCk2RQJUNw1jkEld/KM6+
cALApgHirBaw7qReSDzvKxM2zSrlaNoSRWdVfhie2tMFWsrqZ5Cb8ziTWk3r01eytmFzwQLXq9bG
CeoR7pcEIPk5kbNB9yku6c2THokeBubXJ0xjA50ld1MFZqV82MNwbfp2PZ8aSl+v7TvPXDQEIN6w
7LvLXlBpNYdU0TuY/IYFRYp1AOB0LlXG2zJIZndsjXZpQo5at+cmpkRjd7vEcKRNsCDL2XhnX24g
qHX3qbvUMCVCgYJmwVtZResL/LMgijMgY7RNmgiqz7zfDJcRxnd9pNkg3H6673084FKFZKolLZCA
MmGAYmH8Xt3QlqPj+A/eyCl70x5MAEaqPBnQRuCS8luGvkhoageiazKer/9HTWiWRzZ24SvCnSIF
j/9eIRL0TUk4I00Bx50p2FsCQ/HDpXzuIUs7n1JR8YTFf4h877EgPorggn0rNJC/UhHtTLuBuqIl
zxwejVFt1AZ9GQ880emkYBbOlxCd4Nc3wpHyMBtR7o10m2Ji2iZiVN++xz9IEuQbzL/pF4PhLIjk
tZig3TwGQguflFS+Szn+p7qwi2FlLY9e6ZBEYoQyLFP9nDa26iG8XS4Rn4fINM9t3FPAx/mhtqKw
vf9P/GPb+PcsrLHHGY8h4NOmdT7Ky3MWt8fa9aBJ/4nfuaVGVBshDp9LzshTqeoTzmjDQHbmOziu
qZWlakScC+xE6Ip0wToWlMtsZr6KHZpKlkKbazTRVvgQEEAGNbpyD66EK+p81bcDCqHfcGy4R3QX
B2WdR247uf6PPoizTyIF07XpSLPV7seh9NE2kXMGEldZS4DoYH0PqkPMIMdltLErtcbrGwgkMZr1
UChAr8W0sCDBj4MZzPKKr1Jn3sCdt6MsAL2UsZTNSRj3ahhg7OpqpLRYdRWYcbz1Z/gmtADH+np1
ftp05SUIytuI+439TdfExvrcZjjSrhxET0+PkQJPGazCJsPn9SNQ85tEW4ep98+CoERoxYp/I+Az
oKJ3Zn47Tfn7+u7B+4neknBFki7vnjWLIlJW41LJTxunAXBl8B9+FgageCTdSW6E7B0pjwnkz5TL
J+Imr2LFElSrpT9OLjr6DXEbwLF2wjS3TGaips9MelFk9qGOFF6Ex117B4Nlh8mStdvrf+75BiO+
RTlVCbcfXvXeqa/yBb3sw4FigTwgUUqyb4Na/nTaiuQRVaxtiKxuzv9rszhWwFzHpbQnnN0NvFP/
mFHZCDcLkQ0YalNF3jqNjuu9E/bg2DKpA6uDNpLLrt1wtG+wIR6Zgc3BoQkmMqckhlFKY5pAubcZ
z8ag6SRvbSXtlZly2FE9dkutuykv+gqqM+pe2D6f7tuOfqdgxLa0XhytO/P0YdXkOSKxxDoMJXM9
LMfC8eeoCFFmQJEoqFOtBMv516pw0JbApffi3OVN978D2wZowaIzv90Z1RGcNgWik/0Dkd20GKVE
3v+Vspp5p/XyF7dFG67XpltVNqrEXKL6I4RXMsl7kcMnVpIbjzGhOyfl8hFeeqLfr7gtTaOuoHO8
kXVl+fq9dbCKhiQOdzZ/AAhhl6uBPSl85NrPdsg8V/1Q1z60oMWWCejTG4F/glZC9TKMbQERY1bY
6V2XGqwUgesvrbV9TwCWBeS662/rxBZ6WYXfJgDq5AuB5fGA/mIxirx795Ns/KvMNbj+MKrl5pJw
vY90TERW5Eyxp6U05DGUK8t90ZNZaWR3RYJasLoRe5FxUYnZYVWBltC2RK1Qp4rUI+t1WCFiJeYA
msCxPX17Ch0V54mWj65+tHmnPYf3f+c5yHn9SM7tmnGFPEZ4lqui9c0ZmfbF/+7YaZCxLu0fjoNn
egC00KyBxEsvVwIpcSi3ZRY0O4hunHIy/oi1UPiMxPvjjM6MbpE+0jOI3cPU10K8cViCT1W7pz6+
yI+yilw9dvfJDt5Wm17v+AphrEbVXKi4T5yMl3ipkexwBFLjr2jofSqg4xPGWgL76Lsce5r2YVkU
Gju4BIS/C8IkZJq8wIN6Fd4vsnn14g+82/Lrj+oXhkhTPAnGU1FuXtZ00S3V45QjLAkYLUEhPxF4
FxYwbITyLUwslQ6d1Yr7zdspesrpC1bCdI/f9qm3rYTF3dHQnIPDpHcFOFMfOXhInnrfndZIoAX7
RjqcbjvKeQqktY8lOX3C/yl7AXanfhRf/zoZ04fD8MfThDGHGj4MQ6bvdl0ziSOq2ySIvOBH4Q6j
8aLFDZ+39z9psTvTDrpsv4M9AKc0aP3NUKN+JS9hpK3biVQgQ7qWOc9c77FzbswD8eqTb2FZp12C
/hs0yp4LtyNNbH0LcS+m3Y3Z0scBcInhgRWFQllkWo+gKnfdaZwCqCP5UROyZwojj+AcMAG31ry8
uEunwV2kE5ZBqv49h+GFgbE7bgCpBWjbevYAa3eU9f0cbQPXtr4LghGkfdoSZwLPcx39oCmayr3V
uiEbNv0Ym1aHnd4VZyhcAzOu3tABr9NTomvTSLYIr3agQJ3HU8anFOB2PamBjUe1X3SewzaeVu8P
7jYsCtwoVloZzJSWmZ5zxJ6taEfiK3K/AR32UoQeZevZPqE/FSMMo4LPnChGIdxEreNF+o7+Y2kG
W3vsd+G+/PU/DzD3L4eOKCnKVY+fkSkb25sFGVHIi1r6FOA4DsqJp+jznTBHIElKoahkH2dirQNr
c0MryTlKFG7f4s139uzDzAKfG4rORvIOGoK8tFDAVx85ggTeQa5LNvO13Dn844K8Q8B3PYJVu/Pn
+r8/shkOYWvv98vyALZnuAdQcnqgVN2TAr9YHEhLV0sIbZ9qCZ4IK0VlakzDrz+zAKNurRCWy2hi
/t26TOSUBMYLfBPc2yDDJmYK4/NEyQ/h96K0OJs7h8wZQnkTqs5O4DC5+AHftyrePdvvBUrs3cm5
uqjofgvtBzLJUbcxCj5fWiHaKPUHmON4hBKX59ZxGfJJTzaLxdWVbHWXrQ2U1TS3U7NrOtLxF4+h
VnlDyxE09i4I3/uk7PvNyNrXsz9YweVDw4BSLncXr/lyRDbhfAx9CVyAW5E9BemQ8u+SJSoyWhFi
BkoAxVzX1t9eBmObrrPS44XUkS6yZDU9khfivKKy4KnmN7CWj8wInoVb5I/q8o2dKgKgicd+jS4T
UCsqeYuj2bhPK6PYbi0JqIpQD+dYijrQYReFR2oJ4Lay32Si1gScewq6z2esomFmWvNHvx96qDOg
23g9z7cMjijMy3cLPAbDjY3jlL8VkU7AxLl/GPQpJyYpdT1W5VXvkloawFoSe7IvWgJhTQGU499O
HHqDPPb5IUszg4VMEugdX+evGKn4YqUVYaZ6SWp8vZf4XHWyuSvZVnHNFE+w73BO1fTfQujjQ+fX
ymyUzFnUQCXCac3RlOqQfIRDKJU2enuLROOJVw4yBgQhMHEMZ2KpR+L1nE6g4cBNwLPEitBubFEk
lblftQhwalNrJjKzCQVHOLBXco1iDAgIV/C/cu64dm7ILkJZL4CQBtcE49xnWSxpksRwb+VhyT7/
wHyhv437gck7MJjjUAuZYR/UA87RUE1DdZZM1ZZ5N2792x/NMxoPvWA0KEUnh6az4PEovPI0rg1Z
SzHXUwg0S4qvolskau/rBz4kpEocI5Id/AgqqIVYnrDJ1d5JmcPxGRyiXH9fg54o+o4IFTKHvyQ8
twOppMKd533hJSNRkPwsW/EF6VBJTrgT77fSPN+hsGeNFxn/CKveZYgAwEjX1ZS/FUdkGsgwBwPx
1UiIhH4u/bu/3DecrPq1Dby255SMOra9I8GUaDpZ5kCcClGS1RojRkkVviK7iWFVHdYAcLrn7TvH
bk/V+n3YPtGuoFfDo2kYoDFS5VYOTrkJvqlVx0MqzgxqhGhzBA5MVljI7ONfCqUevRbwdzP/2oqg
V9u4TKHpGFBzGAHy52eDSmJE/PHg6BE3Fp4qiVh9H1Iw2ty/OGVKxztfexMZw5HQ+YXs8Y7pMFwi
dRn72Cvphmok8+w9M7W/efIo51ePeWQS5GWA053xMit40wEt6rEQCf2p5ARSfh6omoYcyIZhIZ43
2VHEq662cfcgoiMzfpp23b1vUEPyu8zy4n6raCBsXtuKIJRiiiLXPrzlRtn2OHR88ROUVZC5xIKW
ryvFAryKjZ08NtEIBEh9UjEn7xdhGH1E7+1OL+QtcPD6M5H8vxOxlmh8mVKqv7ERrx6r5yT2acvC
7mAvigUOo5S9Y8RqyN00IYO6fwShlNgXbVAN0cOpPdyY133KO01Q5hOvcGn5o5m3ekDQTtvXCgM0
KZk+L+ydYPdhX9LdYQqtpkawInnf25FNAiwzRLpckxfifIGlJ9GqY6+DRyhT1txG6VqbkopcyQKF
eH1kND9pOMsK0v5X8IxYuBcak1VUZdOaTZ15v+0x2bmVeAsrN3jbNLnwxKKiUd7O6js+wZnEZ7Cs
M1Gz0YP088QjiIKD0y9Yk9FNOanzlID42Xvy4oEcol/H9zHpLxticBoGUIF+horYjfCU9o9B7wzG
oCDv/eKhm41YRqXxg+qc12+LCg15NsYUBiSuJ0Z/aOw4FovtQEGmWTsjRcMFjXx2aqw46KzVBxYf
w24LgnOZuwLLHVp/FFMl9CJlByUi9DYCIac9fVL+uOm39fyjXxNnMrcAXC1mYLEPZDvYxhMFYFOH
nWKpPTiuN3ex84ssfqZOIYczPP500qH4lHGHXb4Tq2qREzOuDB8NowDJpmA6aSreS2v2Tf85j+Cc
uf3NQqeR0TbEmSpUXcpzXU3kyUUH9zuuIjVCjeQs9Q8Eueiak51IAsk2z2QkVYN+ZJWDPPGkoF12
K3F/TPuEx9VxDU0+kcR5XufkdLiL2djQWeIxRtjLbo03BAoNeVhCklTxeuqLkLQc2lBAWfuv8GkT
ypRNbbBeg7U6sPU2OlfOqogo3lCj2Wn1zhppuCNzpWpKq6uyEjNvkrj9UK0HtQ8dkdXSVy/3hIn4
8IkzvbrEF6r5kB5OybqVyb1Xa9f1zvs1MNRZ4hnu6P2OWx2ELJvK3apWYYVq/E9TuiTVEP5eiNng
3m3E7JEnMxXdufjmzoLD3RtWuomPQW146o9AO4RrWrCJ2vxU2CteDSMDoHyMLZkgXJRBMdm3E9To
36ypt+vO5OGSk3/FAg59GatWhi68+WXx/hfCCeP1lI4U9iWx0yI+PcDFriEmM+hPwdWBjAJ/gb0n
yY9R1dxBA0nCAmdf9yfpelTX8m4Qk1g7VIxU42U+HL+W+SRo8UPYqp56McRmTujUyGnEZv6klGef
9asQqmds2v5hksDTxqLGBwSyKKC8JofqudBy9LiZxg4+oItaTpDKCO3ruBUkKXlZb0M/6Uuv+uvP
rzQMfoqtdmZAEG9y9q1bUmLjZ0USX0reBt5bgM2Sq9VfhNPCVLggTqv69tCQypoVFTXINc0lHjzT
NDrsaKf8IF/+B+0D5U/utOuUJizwMhS0NaR+4ZwRBhVBwV5vlxA0pUOPxwBFDXbZUuf4jKLJCt5W
tQqw4WfnrRbByOhhDdGmYNt4808tij2BnGJ5ZK2tJuLk+8Z4txVISChze1czeSLABUUkg955/n8w
cat/B8Kdp5KMYN/N8Ltnwm5J/oJy0/qcJfxa+StvhwaymESZVn55M9MrywrsQjaYSMVzRIds/Fco
jMQaWjWqMnt6T8I2oN1IzkOBoPVCHA0Lanp6Id863yKVnR5Epav6BSO6fHCrvTkvyCr8bqICCm4O
D1PKZAReJpp9uPVP7GBkkxrbPySDAsW/JsdafFwJ6pGO56uPofBWVMVAZlgZfx4YwyIYIadWN3Tj
87lID/29jAVi8LYJiaVfUtOm1cFEkAiedWXYlmZ2tjDhziN/uGPoQrir44Lbg2u8E6ebfgPZRc3k
O3WoenWVbm/YGM4APE7yO9/izda1xZMYy4u1aynfcer38qoltCkXfs4nHYAN5pHNhZjx0ZfT8P7W
aEIGhROB/ZsA68Q5K5utyYzkzenuBj2a/dedUxTVY2cN/dt54I63EN9GQxWTjEdtvQ2uQWi8Addr
tVbD6Vdq2b5B2riCNcsqCmfk5Fao67u5e5M7iupcvP2aPfMMdqS1QhB1Mrnatt0DkS54IQnCS2cJ
xNVX0w970Lw45CeQp3OJTYP2sYlmzSx9Rrc/3Fpea74IetXNweIqiN3PadfQfiDJW9FAGq6fxgR8
99lqzIROVxMGJ2R63BuXxrtbsgYL+2JzvDqCyeAYQRWHpwjWIRjwcEuZGiU55qhpCoPgAecMHp1/
+rqtlPWYBWfPqUraxzwdNYGquXhKGLPdnIxOAMpwV8jkDfzeDZRou1/BcmLzLXlWMuXVWdpBQWCM
LfxdHBj0PziFUGPtY/sV7GtWGDGB/E0jGFLiZIRJUoQh5QV2Ut/Jofj7xegdleN+L/K8ItIcy64a
aMnsieuo1zJwNqjm8glbE+xf9a8U8ofZRIs5PP91HRw3llZtOZQpWjwOeOD9AygBlxLlBPcshhlL
I9/SuHYJPHlR6xDCo8DRhHl7vNkKEzWmC8Rxx0aTXGGg83tmdrXaverJkrINK/2VHbjFWrTQUoG/
qzvs/mmlQETP4k+UHVYqPHysPxkRveLFpM6E4+3fYHMkWXuTKZfAoaKD8lV8+cvbXrysBFslV/U+
4JEAxHSifncqBVSJ49rYu2n9z2QqswiG94t+wB4YeaN3UWqNpWaJ+K/n6slXKRKAp1+k7anETJDd
ce/NQpNARszRtE+6cnldz9LJmYVtGpaExzR5so5q827RTat1n/duI6w4RD9mmXODygKQaJJiq1Vs
u91I4wPAo875+wa/D4xI2uy0+rY5RI0MO+/N+npbtAQbqFxvTqhnjxLdijIiJ1SFxprhtvPLhDTs
054+ER1Nd5cpUKCnL1ch+2gV2jp3wZNtz0V4tedAsxcfapR1397rKoB5tH/xeU8Iz1FKNCBtePp/
v33hlZ3/Bwjkfv2cBlRR2HPDPmLLfqIA6J9ZcxrcFssxfmkiPc/FvHbvPAR6Lc7U4qLb7FN9iLR/
FbKAKsa0PMuxR1jTMdgu4ALzx46qB0rC8SBIFC7HYsw1spjH4/1/KKTBGHn80469hSwm8y61sA9M
j3BPD6Ilex7AiTp1ZN0tVLFcxYWYR3vNboL853NHchpw4foM+0EDJMh4617jFj0N9CjmIeBlUvEH
deW+euSiYeh6YZvXJcBeP3NFbkbIfCG118dN6nJBywvWtJSRnr0FZuQER6bLPOxAn01P6RwvdLgs
7UIewwSAZUUfuwb68Ja8g2jOwLeF41r/l/TQ7d8QAKxNp70KlQA6atk42PNjWAbfPAQMEwPPJ+Mu
lUrE/RIOHIxaEkQInGHeCPzPH5Nh6KBecVqMF5JSRhXPWAOrTsUI1kA175mOayPEczbfhu31pbm8
t7PHxyZkmx9N5nxZabczKQ/qrhIsjIAbf0BsijmMhOxbH7AHgFshWILqPPelxd4Jx8usEDXj5PKm
ivtowxlNOmPKQifJTN5pGRY3xTtyE3t9JzGdLkZzNxSgC6sv4WgAFxOEKF2MIf/oi4VtXJhEwTh+
eBWY2vRcaGQQiPmKqZDF/FhVN2EPOL21oDIUkLC30jHXhhui2myPeOJMPLcAIJsZ7ITYftTAO6Ft
sgIAWHHCaN9p0zx/Ux8pfwL7rrgNR8FGJitqyMdxBBDJx3k2YvnKvB37iMF6vmOINO9N19XOjuOb
120CCZ2rMg+9AVVCiYmLnQnQSXk/pVDMfJVAs1t6ix7ceAoZ1WwJzHSoeC2qq9il8eIPWuW3SLcp
5F0sgAthrjI54ELDwRVua5lUDiLQWupJxulr86LKGC/uf2IzpS4JCI6EESKEGixu325gW6QOjpxh
2YAzL7MPQW43sFPsUCZMwy6ZjNxuyK8uCWQgazDqRBbeG1hnzfWXiuEw8cVgHpD4gw8QGeHyGZH2
hLG5CQU2Jk6kJavTeCjtfx/LarJ8qrBBMRqOKvuvga3M5v5tR+FRzfwkI43nb2ohqDJxFZvEv1eL
WcqO7YPsA+eVZlBRm2sObiF63PX0nJi1W1JQfzbFivUkf0p0OurGhZpB5VKdQOL9iZN37OKeGsQ/
naXUxZIdzhlJOEQk2cTEiM7q9W3J3D+KAcdV21b1c53xlBSnud6ssCcpvsVbBb9i/mfHrNflQL5l
pRT+B+fCuHf/vNi0Zzd2WdYtwUHVFuMP79AHYukk3EAXaPf3dcz04/FuI0PE2K7QyNnExrxQwod5
hvMskYRCH3VjHaYJRtlzp8aCZxMHJhDzvDdo+U19ceK0xbu5F5/S4LNVq76QxTNrruYpbYekI4//
P1AHi53LUvpCafpajWlHR4xP6vWjEJ1Ku+7awp2w/K2bS0bZIhPXNmcIZxVqkQ4OQcZO3wcMZ7Iu
RCLI3Ujy5UBfk3nmz+YDOqCpC+f2DysEiJuh2WRwvSnvAN7OaCPWXrtQ9LaOWZB+f8ZjNxJofpfB
JNhm74aHr/oCRvTLwN9RD+GCTA3U6akClbI4A/JmrdPimivr0we2v9dJiXk/gtot0KowxKsxW8fJ
SODnhJbIGnUS8ebn6pxKQbThX+ju9s8jqzZaQlvoOtfsgp26YY2TmEpe8KNcfUm2u683ehNzayl4
I7Fc00CILyhxoG11X/V5njXo4eWYRVaa9tvEnNZaf7n0SbzA3Q39n7Z5A/EutuYi8+nFgd73p2VA
hjY+PxQmN8BOA+KiAW3ziH3VVtx6LzJw5T5AS3LTH68rI9PX6ZVGiXixXOWRfp0pm9ivBJp6kNC6
5R0Gzr7UxMiH14PvIy8luEjstXudBksN7xPn558HmJ7WWfrXORgVOOmeSrw/gaMrSKRsMg/R5CbB
7yA49LwLk3mtr0gaRqJZZOtBk0ZkQnXqSC1jekFkW4OOdVmBNlI2jqEJElAyS7aLZ2DDLs4LQYiF
ZzX7cHhiqUfiViLpyJAiqz6MVLWgjYnfkuhCIvqk7mRFvGXpUEhLZCLST2WQO4hZKRxfpo1knLcJ
vQEPJeaWYbms+3R36z0S1BCIpNHvtpUoMNFhJBcFuyOzjEHvNMhRVSabx2OFLpcBOjk5UNFyeUYB
V/Lve9EG9C+BSv4wE/NMnvW9SG3GtA6PPKMYdmNddaVE4HsSD36Ew+iMHKWFRUCpWiuz+kNcG1Xf
nY3eagczwl+BfbeouGkHguDyOxIx7BWKu7bo9MXR16UBIE6DiH+CX1v8YzSuv36JLdRvAkKecOlv
gUyXrH/suCFYTUMOsVLqnmZIp3hw8c59ifcjmp26fV9QgmJzvttgxwDJ8KXBPPYX0ENRo8eV5tSi
BB4dreqy13qURdvInCrzcjmkAcoBPDSOx58tXyLReqzQgzXLrsS9Bi+4jooOkDew3JhzQiOm8+5m
5A5MucMoUVM9HIhxUszo3hq3cZ3JfTAUwit9Kd0swYTyDB59doeI10XI/aqpUBSKUVY0ovEKDAlS
lG3/IIGRCNtys/3vtu0CCz2cnSao+aiI7KKUhHuPUHe7Acdroo48q0phZovUxvDtTRduG8jePQCs
I2mTxX6xRSMirntvbyu7hwmDLTzuDJh/BeBi4+V1Gq+c8tW2goeQJSAup8uYNOlI2lP2o2pxSVTq
qGFFG+lGuYeyAisFi2Vy9MWCxpNC9p4jR4tT/AC+vaTCaYfWj+9rcqjUeyp/FXazUcFcDZJnpWFx
IQfHEIA0QaJ8xqLe1pNxa2V6mFioNp6oY8+JoohSDX6h9nmDM6wpIYLh1MMo9cC56a0JRxb1r81U
1IuFeP8PgRWm6ZzyXL71BcZ0Qf+noLTYLKH00GWcc0qVkaXi6plp33rYAXKrQb/pTe3D6hBplDF2
mF46rDgZJ/ou0uePWE2O7fyn1S1BJGkKS/gACXhFJnGU2YApzXDmumhHMyw3dX5zokA+dW1kFG3B
RTrIx2WcfPqo8K73b6G53HTawvm0GkhEDPh19TpLwRKWmKjAeZEFMEe7e0ZxFr9DOlXUZkwjwEOS
Lh3RWWkZJE+OlqJ5WfC0fFrGQ7GVz4N7bbYaewvqQTR0f5DHBVc6A3/7b1XChK9AeLYoL3ReGxXi
+LhGteE6p932LNGMiJJHS5HoBZk0DG3Lv0pl2JFQKi5b7xGwv/5o4ZkzTVe/GZJdWLxuqwUM0VIC
2yswrSk3Wx98SM1MM0dPQhEbMOyWumykMH2Ikcv75bS6RUu1dtVnMd1aLahsBEwNNVsLn9BhYvMH
1lhGGQ3qLnAjjJtbjV4vWUxYWIjDK5BGv+fj+QOlJ6LpSj2EaXUgEl7BrXR9JGsG8VpBcUFsUvmv
pBO+3dNihOUbZQuC7RxPuu/C+ZZeZUH6KOhjPIhTJMBCqsumB/WwzGLmi0cGz/h2qKozG+bo+y0p
fnyrVqwyJqpvEWJAAoDsM8iCBV2i7IsCyLhKa/lanIgkYSewFf/8q9iSf8IMLDn3vAQ997X8D1WX
vcRnJSUVvHQAwERCX3l6ILv2k7zWNrgdLATad2ZBlxGMZ1W20xSYLRhiOYbRmrnfFE3jrzI85nL6
UEmTXSWf+VeAm+4mmywJNY3e2kzvKIIENfrwNq2+HmhYuX6VcUGV06MLKeVTHbc+wcLZSNR8IHKO
9BU3JgUdocjn+laZP00iBo7mS62Dna5bL1BSdrAsu4O8RZMBxCWaahk8GjowA2MKrBKsG3kpyXfo
6TGhZFaKSmH5YhS2Xib1BuunEzVld9AlWC8tpSQQsIuqCv9Uj0JRtNWxiRgBZ88jyg6B8+FEN0w7
PTciZfwZkO1S13rBjH5+kNrVLiUfbF7BXo4OHP15F/C4Un0OD+Z5/bL7gCPoCGit/UJ8dAxItOOJ
hjgUTGZVc5DIXG+bfBEuV4cWpe80bCWXoH+xtY+qdCSJ225gzQzh+e/HsKkbCbbURWPhlibFXRnZ
u4VNyBf0iBmYbBea0gz5uAMTKiFo9WLQuCt8Ahg1bubdgP95tDnXiLYzRbKd5tKdmqqojH94cNsG
m5yOCs+ewqW6ua7w0Du5DACBPIGjuXf/EOisBJ9KSxWZUcmdvF070KXsFoN5y1P4DcLzBluszxM7
+iz4IUmRDQsOWA06kBcV1kPAQLpUW/Tx67tjbdNe70mIwv7/3UQWNxiNtn13IkJ+6ci+diipr+TQ
SR8hLpwYA+6rNOAQVgfH8esEpsmzAIJFmHqGvvxUa5+N6fPuwRvfcsh8Cv/6qB/ov9nnoyVND7gf
iGK8D+xiXZWlRMY+hQ4AlhYX1JBKXjE9yLEbjzsWcTTrSg42/3dUz/o7yBX8k/I7I0RPmriswYZE
VrDNDdT4PStXP9nRciAsSUdPKauNFE9KuXpe/yapE6hsJGhSgt7BHydDsleCFx8YnybnP+t59DCS
hUzKXcEQsbmWSAcILaq5VNQbtTY19iHMza1oFW+UrcdwYxe3Trd08r2gxifVI/5zMja68ueb7HVK
i6k8yVyGdQdcpOgcN2UOrf6mFNzD56XmUq4Cce9q0phkol9O7kc88xddfu6841fSFqVs844tdK8Y
gZmrGgH4z0MkDifeQuWUK6wqBBeMtm9+96QlvLkuFz3mmmIOxDuSDFIE4jNEVad/DLZo/ZVWmwCz
+y0lWknWNmWVEqo6Z97vFbFH2iQvJR15/WdNNMfHijkh9c8aqlu2gxA/rAnEc3TvNbscxRYUI5DN
7Naq/ifeBKkNsu2ibRUTDZhetBHYxg2pgS+be/uEy/hGvqiSga1U4f0vCGTSssy1T3KOHoooL6Pf
vSPwPaLOHDtjrz6lpq7kJSK4wVnXMJ4DzE84mox31Zu7E56sHh+Vdk3lzUadwVpsm2xuMbPyT3M/
FazbP3joKEVcye2DFyVHf0T5R52iEjlDrJJ2gGi0Vrkq1FuHa1zII8CVto8MMzC2Y9lcRWuD/E+2
NUGcZJT3M7SD2zGiS7M5f6A3WhpEs/XwNrcmeBfJWcTQTapPxLi0USwI6XNj6KbhMvzIJ2spJYQB
AU3yfFMNsMVaxGi6ucy/FONwfjNbzIu1KN0cYMvR3GuONEA+tDp0Tv4b17t9n4K3c/naBYw0sAmh
JHQbxAiPLUSGqB59V/BJkSDqeBrJvHiJT1UWgYwc074jDvlkc4sID03jKiJUkx4NvcBNl0fWmdY5
2R4lIyDj4HgDBScof/VxhBgXvTlPMXJxK2faj1uq6S5f2bfaW4o8KjHp2pwXL9XsA8dcEvm1E7pr
P3xtzqstTt2DtpaDaqmWxsi7AWd1gEQL4howoNP7dr1eMKqVo/OHvyPOUfAzMxCGWlT9nHfaAkDG
OuCXl/wnxQXX4hbZVNgbfCHe4/uXPJZOjbvGNSTw07LiOCOJOHmkj+AJA85+7b4AX9Tjp1NvcKDw
gJ49a9JZNUWLqkUxy9iAEtxW+Gw3pA/RikiGnroI1dKbPigzC71anxfd9yBCxh2oWP1z+Ww2DU52
d9gnYLLwMVXijq//z4vucO+WL44r8vxmT7Uf2OfvOJUOctf9guqEmQ22RsXl2mjiCn4wIZf6cj8m
Wqf79qYdVLOw9SNAqQ1itUz3x9E8FIL10SOdhkDL/S2Md6qs6EpCDDfNxkY0qgjQkqghR9bHbK0Q
Xwa1nc3MnYs5QyiilUzA3Oe+VfMBjNKEaBtRty1wsmQDXOUAyAqn83vKS1Hw+8lar13tyNSmLbTr
4Qz2UNB4Uhq4KQcgAxqVHvwLIKg/vE5RvGddMa+MV9de9dtY8fx7IwN+DimH1BaCqHQIk0/emLUr
sYWllA3s3MMaiiYJ0b0yXOiyas8GyuqKOZ3TbyNbl6fZd39RTo6GKfmvPNQKFScBAEKy0jNbs770
9JLVIF05vNYPBAbeTONRj6Nacvodd8CRfgSEKkHYErfJe58QXl9ofbNJ83USdZE+3sCYKTxhhY4h
RIIdPk71CZuPBsNBSXuc+KOz++K0H1zj9298CeKFwQjPHR+9R2FbQDrL2ReB9XXDCzel7JNwEe6m
zdNtIeTn5i3oncl9F1Vu/51rlF0ozATEoImVWL1/Z2FqQ7i9vs36GJYHFdZmAohRbP2PF5IeblG6
LqNXkeFxxrfc1zlgfLI9M9eOGhuu3I4FGzMxYIILPG9suigFC0PiBhlvAHiEs352JL2YGClmjJac
b88Kgc0uiZazBNt9oibBYoB52kW5TXmGc1Bbw+lhnJiXh1OhrizwRVYUVyh5N9ZgQ13BeGUQYD0e
BqrYPm9RK/ALgiSRCCKQgyAHli0zkDYS6wWz6WuZCGWUwuY+WK4pzCQPPNcN9TkvXB06nkJYlikM
xFPhnSEr4WS25gbh+3og579kj1bgUq2457LUxzTCw9VSqime3io5Ozzeebql0s2vhXI3+oIobsQ5
RclxyZ6dEjAJVu3uFfnoBIXnrgj5e4WpxtPm2bSNBHrRGjDdjcrm5efWqY05M7gRErpe8bAIp1Ew
S6yZ8N0W/QS6aIPyiVlEvVNATCwAMjhpu0wRSjim8lV5bB4XX6DjVbwhGsXXy6ZpJpn+Ar38zHjl
2VeK2EWgXG7okOywH3v7SYF0ctT2jeCgapm5zrKj4QQ3oU9xgReB4rQO3XCmUh1SuPrD3SU3MS2s
47rcCa/PkXoHKkrqytxmvJjYnRPWMUeQ+moNYhFpQ5BDwFflyUO/ZudZ59wUIQG8cYwaqX3M9v9j
oigUfAhRGhjaWNhshlCoKgjUdp5/tcWFxuMgAY231sE7915GR1snHevd6Q8jJpYig22p8AJebIwQ
0YDWhk7o+5ZYDSez1UjVgzmEP+thfcIThuWjmEB/W6p/oeXb1WUFeqz5TwUQ+TpYu+EVrnTXSYQH
BvtGwAzR+GDT4aThWfqbYVOJO9ASKgwlDUvpJgLKGiZ4GZcMxlyLJXLMGFtjnxaga0TNkQ4Jbr7F
cdtmULCml9NzfOtJyg/n7AYNqO8ZZwefFF5OFROkcDoYpIu5+1+E2we8CCkDD5wQFvG1OOWsdkNt
kzcQNWYPsOQqyv+t4HzE6rUKsQ1xbIlAuTVoX5oZSyUBXobarCd4n75TjWyEuzQh2/WfOv6BKm7A
go+6kzQMlGBEhiTdzk7l5QgSMmy2c2HQl+DPO2QxuxN3sm4BK7w94sH126ScvVtlzdoHait+2ByY
hls0BIJ3VGBTZkPHR+jUTOVQZgkHuDPBKtSGpTp1dC8kL1e5pOvrMdDZrIcnBZiR9d4hT2nr7eyk
fsAfTddYREvq2cncJbLnS77itPST31aWzClxWrttxdrjLUUKb9b4/xo+eEGmMFCPoogOvVOlWY23
U3wJ3Gyvf/IZZACsdXJ1HWIReUVrKB6qdmJ02pIpq2fwdzd2PfC4+1oQQ34zCi2wz0R7+/WBVYBE
FkGgnw8iyCzqZwnpfDCFerlu1jx0hVHpqGT8+r9SF2d18ZPs0Ig2IeEvnAF2ktpwseeatNaPemXZ
flEVJ6pOUYHSf9R813dZawoG8PcPmc8rtxg5EqImEYHjU+DmtWrde97PQAMZb18tSh3yQ4F+dqFY
CYb03vHoSHx3W2SjRefpqcEt5QpyixrZgqcrHIIh3MIUJ/pfaBstMayPlganlei5y8OpwLB1BMsF
A3r1W4bl0RPHPp+qOoShlMD991UjNEDy9FYQ22rZy4HpBZr9XDOR0HqxlDhYlltKGDIxOmuN7D5t
IEONwei+TlYsvMBIG4cRECOuW4WDv5TC+YuFlAHce+KACGmlpLfxOSSdgWovCBuSkzsrcRiXuyK2
HE9+jpPkNHM/2a37uBdFKafRKfz5D9tCKGEE1NtFeOeJNKlkn5p/U0w5MO004oYxa8e0r4wrtffc
OPpJhRhb4m8GFq0pA/DZN4Uc9t3Xf+e27Bu1iXxuIK4gVfglgvVwg6qKKMY/LQhqocAd7+omHDtX
Db1gI3xSelQ69KSV0X9t/c+jpL3bdfTWNShntx1pU1guO3Mk2mVtJRvbbmUViTjaBdZVEBnzvN9h
PEqj5ndoI2yU84zMJBPsSP6EDoE00yYyE/EMxQ6BmCiNSD7aWBmuiarRePiaokrUww8/tWr4zElA
5Y0C2mgyUkbK/FQCEScrE0RwwpDy7zS1oYNDt+pEK9kpLea3l2kEVwiRg9YF0Sh1CouL0SP+DkJ0
8b/gWKlgtkI477c60BHz63IVHtAURFqYtK8XxcfGO7SJajRiuyGUTTtVUSeh9lqUUwrzBXWMenq2
cWGYDsHcPy4CzUAj2e/bmKRkc5q+fXgjZIpjdme83IY3W7tjK6Yb07Ih8tWAxlOkgkMu4nYIcMZm
pbaIh0rQ7i1Zit4dOccJJ15MK2MPNfFog+i45WkuhjUkK7E7LZBJlfC/U1i1WHffa1AXdkziKVzS
ZdfNj2jc8LVMGq7/QcF/eLF1OBFlHg+uJf3hUUZikcFZw8RpXQSce5Ciwkhj6I7O3H/28drk5JL7
23knYIHh1EVyLOBCLp1ws9Lg+vztOE0DI1+qjNzjP2px5l1rt/uOTfWNjPGjhaYs9asLuYgPVTqt
ZpBW06VKSvkaXVsLpXAjgyS/wplNaLyWbJ+biSI2nny4+nwCS+3XIhnILleV55Alc78MrbWCveGg
5hiunYvXuzFUX4A3qpGKwXOAqADoSHdx7nRrwMLObbVAe9QZpFcHA+jS2NKOCPRSoLW458AncrDy
9RdU5EiQ1u1OyLt+xTUpJ/L7qH/sl6Wib0zkra4Rtwv8S/VDJX/CRbbqbXeqtZmL2WizJVWe1Vir
QCLltKj5dw7Xnq3sm93Y8h/dcFHe4N60nmdPA2a1us16PhVPxiCDK1weev/qAFrMluab/AeA4a++
l0EU7wjwWvOJgC1n02YFCL7/1G79HcSBlT2HIFIrUFMlNR3C9zGkSoaV9EfHBUitpwYvQ4l7/pn0
QjsJ5mzuWKiqTYBoSDwC1j9N5zn2BBqCQo+BmG9oPsfjcnJmfmFi9R7XV2iY0t2izjk7hRDDwbp2
rHfJsfWf5uy88hXapqCihxj2qu4X8d+zjXjVoyeJ8WmdYb32KpVGquTJTf5Cn8m8coRLrjSGSWOq
6UMh21MP1WJL3dU8X7/2qsh2gy5X1iPWJgTA3YpsQeaCzYsGqnP+JRCquykGeLH1jTjbHVlLdZ42
iE6K9YTxFxK9YOmZ7Z8TZSAKw14P2CJaCHmUoNtkHIFrFES7sZtNycGV6WmGlg7+vegcVgw+I5mc
I4WJszDk84H2WqAkrwBImvia84ZAD6N6kYnantUQAlfj/X7FEPLZBMUhoAm/60pgdi8MPhoVdFd9
coj7P1IZ7t5y7bWvRjEHEKE1lx9BL6knx/pFypMzI3ll7hiQUmh7BjKEvzgMA4a401vdYFJA94sP
IeKDoRTRFV+0ugKXTubd+GeaojRTvoMOzxOcRyMcoyRjY+NsphIbZgfaVCuW6rVzX2Brm7x/PoZ3
orAd3n3HhrUR64GbeMbcC7e5NQEB3fFMZTEG+Mzm0CmNdaKLamu79zOEErrqyHzipXMg1Lf3KhmQ
GUXIuH2E5gNgVvclcuPZFD2wD/JJq/zfrKRUgMA8CV+cS2GaNGvg5zjsQfOy5VSoApmWePge7+bJ
2IpCZkRFAxdPPnIVImKblRwohpZvfN/IQ7qLO4LrFJyi98ZbZ3ndite5GvWipI0SscrjtPaHEZns
PxwK/TsfDkXqp+5UOSB5awunXGhNnNNJdkLpTHISjbcOdEhCvGJZ0S5PbqFuwIccokUjznIx0sM/
XJ4Gm326ZkclRzehc3xhu1e+rRXhthQd7qTF7JuFm4tbcnjNko0whZ7QuzB6Zn+PEp/7Bq+6uug/
ToLEQ3HSZneLfXjnU5FIfC0cVdJsVGIhAmHbUEzjW4FJg1cBEExHCYWAoP2qRbAZSZJvi+wzFnOp
gGNTptZP/Mc9dGqGa7ddEeXfgbZ4gZCicuaIQlAxnKjN7ZHEJdkzNSABUM2tzUx2RZ/6i/pmio9B
8nHC28IAPNNXZOc3vsmI9rAKCncrBRMeM+7rLtK7xg7QZ8ES0mTPOMwui0VahKY7PSwalbq8vweF
VILD2WGTWE/8a7CUjcmAVRKXtT1BpQD6xNlDmzYk+/5gdxAPACvjr5OMHvx0xt4P6nalVNYQMI3s
DPU1xUGbTN2pgtzVZQE80fxRnMEO47qi+jqR5o24Wxko3g4lmi0HOsg6skaPSExHVKAnOfzryDg1
PhzwgRunhg4TvoJznx63Cg2q+rd6/qp6oKmrbMhsPNFWKsdfqyhRhuRTfjWuJsPKl7yNVKqWLr6M
zinRUfabhwfBDI8yR+MD1z0frZDETv6eEwptlPNni2ycu/pnEswi2M+wQzL6Ztn4PcG1ktTwD9zu
AdHFjTIO6MtkyzUwkI/WWCRdQJyPdQkueVETLDVPI6UxU39VovnFSO+ppbpNTvS1vz2mYtCcWlxp
zAsDJZnZwlkVNiZur9bwbRCWaKxH9Vxnhp4y7vjVigxpZU+xjb591+UG7qkm3Enz10z+rbiK8vdp
qijU0jYmDyhR3YUdW3wNv5Z07obF38K+5avgx5UDaDVlK98pRZbNj14aQCwQVlokQ8weIOZqMiVT
TlyjIkC0VUblKNrH6cCNGQTodF1LOpjbJzLOLHhNRFDxD7rciOrTSGcwStQtCh8AvTtHQlWhS8R/
caf9ByVaJ0VPstC+C2VcbszWFsgACkp+NQZeeX3ykV50lRvyZ9XvOSAkOnnzX2QDBh2MELta1ff4
J2gqbXCrWVVHDK4n6a1qhUkVcrFHB3r8qK/qTrp+Bu4m1lk3Hu8vadfAmyLzd027rQFflD84vKB+
QFYiXO7ZXir6RFWSecKmzhhuzfSAtAajF62pRS2t0pdm/ozpeWknS9t0gkshaYMtQiHw6X8J5TOk
ONcTWHkjbeljvW5ksBZctWAGAMQO0pLYNNwd6/lGNvbe7dkt4f0h6kxAlfz6kGaghvvVd4CKLZ1+
hcaHqlQgixBr7r9slOGzKNWUauOpxZirdg5cV6jmur4WDQ4oji3ITNb38KfVzyki508iL4/g6ji/
jInUbDzppKU2SujzcsdCg69upZy8yMRsIN6AVDjFuPiWfWmYl6O301Twc/6tqty4wl1hV2XL2WdF
j4e0VqOlVMb4LIfKirFRqetPwATs57cxT4XQTRtMP/CI9s0NheROAsWJzdSDAClKxzVjRjT1wtfU
hS7baw5nq3/31v9S3cOjuJtOlQKnD6Tq2qPvExj6D3woo0xPEF61NTKsewpNjvSwhX1vvqNAlKfc
lNfkcxbcuDzK5qFBC9AWy0mM1toyBmh7rb1UA3D1imgcYOlUavNxzT914ZEuMiUsZ9Ymuqn3RUFV
UEa/HqLn2HH/xkI1HUcAgiqdLyJh8M9qNQGMcNrJAsu0j/qVFClOc62mCafYO7IfuWjDXXhETfIn
Fe80FPvFana28GAd20ms+/sGijeSBs4aa3HZ6/QnIEw1upeBI25R+lCiyZ+N2eqVUTVnPRjXEBPi
hhc4QYVyt85QIavw8knZJeuK/Wyp/mS7KIoeUD1NOkimvZsHSCDqKgxs5+UZs+OO9sJ45Msjx/dt
8WX2+uachhCApiM9BW9srhf7nHPruV+2tRuNdhl19soRs5ZZ77lXrVnPYOA5WKbZWryjH6GtitpK
NViju36owwBNGni3Rr202069v8ppm7Y0TaIlGTxpRAyGhKZP4o9GQWApp25/nX3YCP5nW3MsVZZA
SapPP0F+/3xDCm1swXt3QNQcJAY1Y3hNnJoP7roisvAjh2zuIuyGYNuKXU7OjQDO30wOECKy365R
Y3AWPd1st6UXuMqQcF/MZqEspD2TJ7MeHkvKeca54kWYN2tPyBceMq1495A/ErxFiQpzqN0r16Q3
A0+rI4LhHCImMHj72VJm6b0OH+SSXJ1TskPICaIpkZFGGMmg0GSXsHcV9qUEgqpDzV+F0ab097JE
MqkvyZj7KVPymDTG/ipMifDBaDbGSvJyuoPsHpj3dPEbiUG3b2snAKHY8oW24JAz2fe/nt+8bxxb
GhvubaJcG3UHb8tGURollC87S6sqPyHuGEFgJYwZTHQziKtTp0Iyy7rWiadcBYkv9OZO6lsdIGCX
YchXpI2XtLnW8SySpvABkLEjbRBmMpjHJAVtYSPR5OBiRpB2VFk11TVULHryTHkhxCkWjL6+CPLR
O28efgHzIARgy8tx74Lw07pRZ1aSTvyEF/YZOuN7nVyjFCLzdfF66xdG8NCdjpLkPijuYrmpDXk9
1dihgPiQTGezIP89dmL9Yd2AGMht8bR5oS4kCcijRSpfCAXBpercpKxDb1yCkkeuOQDCuN/PDlmr
i7cb43ZF+specazLRajBtVcymYD+BukVf/Ue9LuProPR/LVkkRim/v+MOBmbKx8MrAlrU3F2HAI3
5hlZIIfjBpGdKtppAZXGT5eQoSy8ULov0SyN8m1OhzUY8HI0WCXxfWc25z4dqzRmhce2dO+ELR8O
GpWKbLqp5tfNkEW5idg3rvJjPTHAFieXBN9zKqHmtozY0l53NbwFALXOte41ua6GB9y/MZHYq7lO
b6g/OhFkDU61SmrUX+iB0+dCTwCK/vzDJKkyC0huberOK11/6kEbMMlk7O8r9iscTgqjwgkx1MBN
xPDdacrdIf+8hSYB81aAxbYGHbeba4nzHsonOVLnBO5iYD/BvK7xsxGil1cflkITWXuHpcgqZxiH
kdpZVtLLJlfb4K7+VqHGaW5EYGOomdm8GU2aankmU6lf0DnfGDsJXGFBaLOga0cyKniXRJUR9f2w
neWhV2nbclgGD99h+MZGqnumOVhF7awca+QDxCXuGsd3flNb6SrE/FVZb4WNcGYmOiY8vKYg+lwT
3YEMeE/zTpX+rw8NqHsLd/tNC7v02hS/d9bfEUzxaYpYsCY99Q7OWtFX/4Q/UHv8S3G1OVYT1KlV
nKL5xxH0cflOzv5IKJmC+EjFLmO/M2XiF0jQawWNNEQHgijCkNZAIDuxOUAm/BHuhP8LsP12Bigb
rmjeXsAwRFmfwJT7tf/WckqarPsPMQzxdB8Ch64w7zyS51WEFC0UMxlzO7cUoOqQGYPDyHREdRBt
Q12DDQsMITEjJHk2Dri9WRerbbzoBbnesL0/UvLf1AwPpEgpwhdadaBF6U2ZT/hkwp1knn5ABtR7
wWzHljmCl/4knjXJ9g/prabvMam7U72wgtnx8iQ3/2PbfVOX+nz2HA/N2TMnf37WukIDeNcmSqQx
v6URsFGzyblutAzSOldEeU61nJFbHQ3eSCJXqJPoEV6oYjtePU659Tsi0gu7u2XwrCne0bQ1tPkR
me9z87zONtp/dec9F4G39mDp4PuLHMdAg0kWozUmGsqgWECI1u/z4yKsbkpW9L9/jHe4ik32PKUU
CBKUto8wudT9oaJ9195THWsJLlbtu7NSZxQkEisC5DBnXAyUgou/cTGB6VXWZUb/PCNUHPkHH4X5
bl0HPjQkHIRfSEn0wTMMpHONubg7PyKvY26ose9Ilsq8Sdxu28b3qyylUc9j7lwn0P9NngCR+8yU
6zlXxS/DeiVcU6qOrvBD5nPTs6bkgmhxlIORneh8QTmUh9JBLo2itH5lcXsxwYrW2E1FJmKg+1RT
uicpQUVv/EVlDFDOEgimJoxKj+7JyNRgRCvtJhN+X5fnEOqPieDQsGcw5bipXnqWwxajqHsSL1Ko
+nuWB36WhrOJ19B25d6Fh5rXe/7dcYTHowhtHEwbDLy0/SIqubRZWjMhBPPaal/UAA7UxMOUoRAy
MXCxpd7k1U6nKeV2nXiv6j5baZoJsp/M3uqUfKRQIXXCN/VW4cG22gFlMea4wu0+oAH+f8YjxfpB
rTCqLIkK+bFAlTpux7GkfTl6XI9W0LPrcnQiV39F/07Ch6cy3WM12F+ZTcUDiNJxStX6bySkDOzI
NjZFIblL10EZ+T2oV8L2kpGUm5Ld5BwA/6rUS1D7Bf2iUUcvZj0gugBS8HlXPS13/sXnZr3gtYKF
coObUFq0KqlxBIlsO38jiep0F88Glnukzqscs9fFDwzNzpdiN9i2sbR8fZOUtldO0VNUPzSDrUye
+L9n2VgR1LAtlA4bof5C+muut5U3rvgc2LEe/UIFeCF4OwKbqHK1nRCTuwSW9hT6HDbSwCO9UBM8
4NMpbD3q3szOOKzppghwrcnbY2Xja2cu9CPS23uTlXXrFZp9IhyxxQccOCRMipPrNF7wG5Ny5K7V
xOoiQEZTZmbYz8Pw1b44VzN3lX7waKzED7/g8L4hK2Iev8XGvCalviJtRg6moLT2OXDvfSJMc/Mu
PPusqZQO/IVcxuoEoFriC3pDlXqrbuYIhPbOAstGuPtFrAkpVedh3qBn7LcyZ8e+fQ6Qskp96gtc
GQuWMzIvUe/FR4DW6cHrCceFeuDbZ1tFZULhPmyjri1vXvPcoPLUxJzW9PGKj5uz7urrTZnsAOp5
UI3dfcfVpiNIj2j5owyvBk2zApurXjJb2zAtNAAlx1Qi7Zf+eG7Pad8VpOhyMigH/z63H0CSDQ/f
c4FHcGaRAtRQ72PBno/RQa6FJ2ojjYGcQi7e9bYXQB6IKSpdtoGHk5niNkgQH/OD1anI49Jq4kTP
VhCU0oRMf7Vix5Drp7+ndRvdkckE4vbfVzCJJUQcCx8DMD9sz5nCo9qWNuCmOAWsnfpJZ6nwO0HJ
JXK1GSFrDhONE/nUtAyDrzyJ31mPqTAGGVcwskVc+GWkUziOXXrXbWXtZdhtV/rKR1J7A4kg+lrS
OaHmKyqBHvyzEmHQyDZGraX1YaJ8dvBYrtLUFmNywReZ/0BLj5RmsdfUSl3Uc7LEfjuS5mVTuepZ
y2KyzKfr3Iv4eU6mtNcZfeZNzxH/MrZVL6MepF6ZFN3tiLZKpVwWhejBpdHHUqQjUgJ18FnT3Z2d
o2EM97V9VIutY/gC8nY+1c+DK0yO1q2jdvrSfgruLziG/wIzRqaSsN2jWilRYLNRPuUvpqodeVGy
cphnRAnqV/B7jMcRZkzU86EdC0ITCclyvCrNwaXhglZMVRUu6Fj/xH7+HUTLoeTvsLJqsQWEl4I9
k1vcuq34tQObtMFyUVfG1HpyIwpOO54blG3sXqO4CgE1Ik8A5oXfySHZ5HNOhePSh4KPjRPBmRCM
7ZUb0sjfe6iQFIdcU3CA//SOKpZWSp6GzDVWzFMVHAE4pPpODCb2ce99iMl56tilqfVJqGanymox
rNvhqk1XSr+EmqzuSyyvzuXdk1g251IWlXlaAZDmDwO3JqJTE2UtNvBVoithMGJri2xlXq1hrxzg
YZh39lSRYft7Dij5eQ7fgu5+7xMmPlnTlYJZDluKSuTO3Oc+iGQ/L6jLpwJjsaEPJVkcHfXkT9bI
vj2/IkJy2+7I2P/9TbE16w1Om+gKaMzgF1UahqaSLpW9PmAV49jAz2eDwsJKbf+5PjtjSY18W9kA
vjod+0M6JO+VXveRttaM1MFwmSI/03qEel0bXIEmhIHq5QiYaRvc9F2QGZ7luTMdFQlnH1UJJkKu
o9SK0ukeDIWrO83KhmEmRTOvU/LefFtTBT+X/omKcIqcJh3F1emI1yamxRG5u6u+Z+bWTYI2KnvG
6RjXToL8T8FVaOgJ7p8yz0IZAA8TYe31ph0uK/hnN9lKKQlFgTGYw1gQIrU0dKYzduFhQXABUC3P
X6NOpuTwMCJ+EFvLoDndR4ofUosg79JEnBQ92HBR35ddwo6oSScYHcGayzCIv+/byvS8s3aFClj3
HkliCnmU3VMNVOuEOajAmOibUKKlOeRixBMHVs9hTglXFzmCZfeSzBlsCVrKkslXVRxqlErvPb1Q
3q2yGF2JCePHGq6PyHL75D8LtUxP09msOaHas29G6M9mt8PtOta86vRMSfmfIdEjQddSgo3QHGsv
WP/Cdk18Db9rJD2UUfb8RVmBaaXQPxrq8up1t2NIbAVgSY2TL0ueLhY1zZo1mnf1EYlgWy7sfK1N
AZM4QRZnYVjje2A5Jf6lLUsmjuyM9P1sl7ovbewW6Ei6twaaR31SAzu+c9Y19A5JHi/MdCvNEEro
6CVCwY3KI/t09b5LxjIFVIgGRfUV3N9eerWxEFsV+xt5Hn+9LJgTEfTw+8/ioZDK0QPHHUsX+cgG
a3+8RROveXQi6zY7b3Vtq3gItk1qh3IxbTa/VHahxPxG2SNkyaZZ3IoEp+/nhac3scgBqBoQucUZ
5r+Jk6HNjs8kLllIv9163pjlx9LZBJbtlGYW2YUiuAcA5LMmh9o0d7oYLmq4/nDNpdBlHa7eTbEb
6LokETMJElDznZe3RIrUmmzQfQHd3XJ6Ve7RwWIDKpvfKvO0CFCUSf0p1gez/kgJ3t4bhRrp5MjX
wCRWCytSUqMb7+6DPdYIll2eWuhMll1UFUT/c4zJogU9rvvy1Vzk2e7EMTxMbuus46tPcAZy7dEQ
VcSwgA840UfD/yrju0cHjXcZis3dC2fw2kxbD/nAqH7tmvwCtH88MlFTgFdMaWHW9g3ecbPzgir/
aWo4WL/cHJEOnq8uJ8FPeR1ax21LZYdDabmEjUvY375SHgfzu/dtyiy/PcAlJuQgX1vYkvYi5gNL
zwxslgQiyKsQHULPlUTu57uiiQciRDAcgqZI83Q4ziNAAjaOhDtsCITaBs8PBQDnm5zDXzpFKxoa
rLCZUa8JpXxqCFilmIEY2dmu6yTRsBrjxsxbnNQI+0LnAZgjMaOcYz0s0TVnVC41QrYQtEZxJcNt
2b9c0NvB3DTKkpZaDmoOpx8jgev1YVexNvy+Sa93crawIsyasydQrzwtzRgoXkzzkmpOdAFxgvVn
1w7Jjm6futkdLGpsmdrTxLAF1eM7Jobu4PUB2kki5Y9wjmpp0oik8xKPQANUJYXDh0mP5wgaViIJ
czTfTceEUQO0uDbbvOGy8yzt2tcly8IqZSYYrc6T4x1fhATWVJxhvWk78UGwxzl0lFCk/LPxjzDg
BImhcItbRCqQALhdS+9BIKXwa/4N7cONQZe+iv6EBwHrmB+0vtwl2shVne4xfABEloG/wOlmz9Of
SEU/XWinkpULD65pC6XmBsntiQ4r43pdAbRBCEo6/2xaB/TjEJ5jy8N3cUSSm0OAODlyjS+tkbZ8
3/X7eocQPPKaptooQa2oO6TsQaK/a0thtkEGfTZl8Rq62+8JhzDrzUxHflJC6N232Yxxy/Vi+zSt
W9CnXKG+2ycZsK3VJwpm8MzrrzOP1fpa0TljIpPtJWCH1paUVJHIKpU5gfXmNoIU7SjLveqGdPIB
HVCkQNcXuDbrn3Wg13yiWbBoST+93PDsAiA6zWTWR660KBTl93zf35ncLZ7EW1prRcpXFGL8ljI2
ldWtz5mmkeL5X902LExi7NXjtFnRcvpA2oxOTkLiZ6nWo10VcnLIB398WbAewAdNumJydCkYceJt
/67i0vzqAX0w08owH2nmpgUHmLJ0s6F0itVCYBfm+gNf3T1pVJD/5EW5PrioQcIWhf2v3U0hOSyv
4yehK2c4sSPtHin4/RxMGFc18EqzO7AX7Y9TW+kwv10rCKVGPKsNPmtkpeTUnAiBgAgjkfTN8/BC
QNrmZE7Ws1g0g3W5Jkii79Ni5ncI5Bep6J0vMNYUh+wCVSvWIzAGHTEZ1F5uPiXPNGor6ZYIbCuU
huzXIj17zYCqVy8DoTsJnvwAP4fSuJinCXJCTzd6gbF99/olXSKxVa8dqb131VI06tQ7n2N+b02v
FnbyT0cnDY9UNfhT2A41FlMv+EDn5XHy24RzebTO0cu3XpGHlZ3c5Imct+el0CUGGQn6O2ahu28E
YFAJ4El7hGT7OLL/sIippaUqxdX9KS1L0rcC3jLxmsOr5ygVY7dX9/HsbfUwWTzkSaskUqO+2Rwa
COJCAlicsKkVDWmi6JfXbhqvjJvslkwFy1mTylz9FGf/j+ztYoU/bJ09AAYcAwnONFAUhTCDYE/q
LLeEsSqlKPHMCAfgIZCygQdq6UHBha5IxyBny3+OT+N/IyDb/eovGmM+IWoNBVt8ncXEijVFppC8
s+uqdF+HwdLi9Q1p9OE93+SIGGk/yjtUxIlyNyFrHsLd1CRX/tq211dHpgl3GzmvnKaSNEUcSevE
ozvyUSE7IhPW79a7IUWyu4Jbdp5D5w01HUXk/wQnIdL86V1cnEJnUJnGp0JAvnX1DZkh/4sl77Ci
2XsBZGH24VJ7apozd3Qfb+Dh29SYC3LeGsb1GoKK3tek4AO7UIm2XZTatJTSJ6QgoN4dvLSRX2l8
wUfZy/TjE4Pu4B8qaWE1cNS3/QDtX3VSS/tHSS4/pRc5h3u5H22cjMqVrh3y6ixjW4MgG18xlZnu
O/vs4dodXO92V/EJ4M4OIQ4VczeSZ/v4qu2suL4JWpNjpNTCDzM+9F1fz5YIRF7Ew1ub81KsE2Sv
wU9QBg8EJRqZ3nQy8YnupSR4ODTKCySiJdcM2SGhfiEvkgNwo536WkdZKslbzUBnS+Yohlg7ocHT
1jN01vnN8aF8MTNRi/DPEGdcGg97SxIoeNzn639WdOo5+tSWmhqOkL4ZtibulzBIFksowGWQyTIl
6l7LEOD6w4FLSyF5ut0zO4edWxWzVZhRRaewBGAh2sZp/a/JEEqEThO3VtsaBcdN2dOuYGUOOvPa
sXfN+atB5TyTAmVQ10qGbBORCCtHL7sA1QDLI4br/v/TZJ5Cg3J0N6qn9oD7HrRlhqYf13Z+PPv7
tjaKTeWw5frFUrDEARLDsqKY0BC6tW/K7+srqzef4l5Fhwpgiuxf+kgiIlIrc2+NsnSWWQeJZe68
btdotxsIs/DwAb3k3lRxrUp6nhpFdCpvHsMFcjxqQu+b4A+WpEZZK2tEE8ZwgaOtwhhIWJTr6v+h
BwGb4zGZR3gVuYdVw6h5EwoBV1fhitGe1fuLzDZtZ4IoXt2JP1JO7huFHLPG2Et8aw5OD8Yy80E6
qrzP1igzMk9dw9RziSiaK4HvzlA2Ut0WbKzhP3/bx1m8T+Qsbq6+v+Q1zL7PoZbaiFuIBMTJb4pM
rdhAhfSzjOS5eeyoSYncGw+SW6weVFtFthOHMZhp7EVVmQaUn2vub9PgrgPPCVZmYCsQH5wizqCe
XwB/tfIyj+lSrHVHCOf74CZd9twJI/oMLuS4SxEq3/x14PQUWOKWN5l+oBSdYxCXqYmJZXosYqwa
uwI7IB7RidJD+nZNHbQYbGupGVZZUM6eioiTaK6UiIbIDeH913YRMuqN8RATPRiLY4pP/bKmkRwQ
48YS8n+L8ED8amPuACXLSR+gYhdafTaVU7+g7tNg7VPZf0DEEQ3ORqF4rPDQ++zfAtZETlsp8tmX
dsZs3jf9nj8GlF6NYYaxxkueEg1KeRRrWnv4YKbbeMBlfGR8Gh3sZXuC+G7Ly+7SCgibZ71ZXhc6
TZ3MP0HxwhPbDuTd66OJNqQhv52J2J0KkDBIYghe3UFHR14H2nltIzAokGMjcitba1/B8WLFD6zU
Vt/OaQTcV8zz23py2KcNBJzr8aQZfOgzo6m44o5A/U3TDCnZvNjTkd3vDMBSCB6hoecOjhf/VAPk
C7yuXCjZaQQOT+6Gbmj1AsRtvSf1LhnCOd5prsAr5zB/rMaqhk4ksg4X1V2yHFQXKBapQuqogWSI
Mq8TVUkIWM/3XWKkSKvZdjP3zMJaWgckpxqewRHIbhzWMuwT14MiZP40zqEbCukedkWg9aqBYf2K
GI+7UFqvC28Su93el3RO32YQKX8g93llGwh3siGTn3YRea1FTjXs3tDZI+potBJDGJkD1aIeFB8d
yY8J0w0MkkmzHXkzQfSyeA+fv3ecDBKPE+XPcRXR0EqQxPrpm1AFFrJROfX2wOtVVMLfJonLu9h2
jUqFCknKe9YNQAaqy1QK8Er4nR+imruhLFOnMxXq2ec853QftYJThxTSK7QiKJZuNo6qEFpXDo5M
1p165F8FEC1iH5dBI32HgdsgpsPnN8EVaq5ynk0Y9ZfIddVMIfHEYRckOdrT72bKsVx0P2DL0oFq
wwOCMU3nHb0ISRASdgrb7ZtmSTVhwnt7ea3FP95KaUBd0myUsTQckShs7lb5/53LiEmS1HXPZJDt
q9B4ZNfmbBELHc6QQO89d+1vFNnWbqctGhyDcoA8XiA2nUwbb3lEOgwDeUchGbO2jffyMWYXKcE0
U+oXMLnMdPKM8qjlQFY9uI5bLmNLgT6U0bmADlAsp2V9B1sLKLWrp8aI6Bym3H+QwxzGgDWEMyg0
rUZPHWOGr9lsYFZ/LcwR36ZG7fGMoW2EMhu9tUhp3QOz/EhAtEJrcrIWp9zsuYnLq3YZs9pN+thk
QFRQxtD3H2i0J7t61rCE1DyEQcO8PtxICYePmBGpP7xjdMn4iTQBcWJyr1XaVynsZeCOVnwnhhJp
lwF4Vnzo17X9G9trYr0Zbb/r7YrHx3fuiDhBd/ip3Hskb1WDeOVx18x8Souyg/5KtcNOkTlWVLw1
relxQDoSHR/CgELdzZIkHF9wNz3I3Q6BDbJEjn4yrF155KKeZVlw8quRd8y+CjQdTHaApSzl+yex
wzoj+Jse+6Lr+WkoUDcQCQlmfI0RVQjZOFP1W3db9uHZruuyDXdetiBRzszmI0W7VoLgoWQi25p5
9NUGskIrp821UZsmblspp+03m/ts909zIVq1zIJ3eNbcZAF1KySyZyQb4c3xYl8scZaeZ+2KQt31
5YcY1NFrH5h486L38Xt9L0qqFxO49XTAlYAtBkRlcaTwok9VnChQwMAtWwKgYFP8eKwEGefuO514
Jisa92OTQTIPOodpuOh+NbRfQEDnwxkTrEJj3QjhGzoG4RTItYEymbj8QPRZhgbJHAqtjZPqPMfK
tLZIsBKSZ2sXTw5BNN+xWIdi67VXSJjx6af8Xj7XPpe9BOfqrySPEudZ/r5Va0ZfsYK/4MsH0ZUs
1rllNMyHTSTAMiJ8fmyF53bRfI5fpoUFMBVSB+uKkKQjndSxvk1KHo2CixeuUWdAEe+t35GxLAw6
qTtgEzy/5y0LTOgOQLcbPt/yfLbl1vpbOwBTP2HsxBMwAYTPrqKUeUGVe/Z2NEe5LcjgWF2ahz3B
96V5T3cXyH5Vfb2O1mgx7nTRYtnhhoeaIyFRyKZpeTZUXrxqTQNLQrozHjt2SnAdzHeFwCiLKTcr
UkNJvqvcNyeruz4DKm26FX2VyquJfxkKtexx3X+tGKekbVWNU6bFD/vwdceze6EAj07ZvDZ9Dl5E
pGmSqY3wpdsD8zq78oBYTdGKTsHeRC9QNK+pjrZudwUl8EjPN31qZ5oFfPYOf2LkeI6B+9YuWQzW
xcDdfmqnc8pjlEyEd2VNQsbwAb8G61Y25yzcEx2P84Xv0yxcWmxZcc9QMTiVqN7U8CnEPygan6KU
k1qKaouMZlApU+jDOuoOIGv3n5X3WBfD6tHsbQqAQKINIyTmCabtusk5pXE36fyIzM9UKkk6VzZm
cJd6qHkt1VUWzokh0drulCOayRwDZYUGl+BBt1neMqWyVSf0Qr1TkJ3H12+9KZ1m5ZShlHO/1ABM
7J/KXnQa6FkDpKBGvS0xx/8OIQQ9E+97GbecefHlYirpYeXpYoknxXKjXqYaHSWBQZdR4pQF0IMP
Fw4QMf9NiyIbyXYe9AFr7BPaFPp4xdJYyTxeFxq5eg9VhFqXCso5IZiXFuDNiyyPL5CK3Le71sQq
6WVseWUrUUzuwfYYzBF+m+oKVsGwCQkFCf/rDdagTNxTqydcI0DLRTME2qhYvoT7wzn1IBUXZFF6
CEwSSMgHVODos0nxIOFdqUqTk1UakVoVWdd0wBwABgAyPXCP73bbbzRC4/C3iF8J7my35e8iFMtR
uhGI3wr9gy9Wq1hvhZtdUrC20/2sLWTWRImYbGlbVpGtUcqNo98Ch8wQxTjDJ/+eTHraFAfe+QlY
skY8vJgwxzqC2CSMITnTW8FtU2JAgkwxi8+/F+E40+qXJLVeUR4cClYwQAVMp/ae5o5obH+PJuI/
Iv3MN3d/OG/hZ6ub7dTzjTACv77LwCk76dL+NQQeXTXklama+O4qRqB5eC3N0jBjaP/HBJ3Tordd
Nk+xkF4CiqoV/ElRSk077Xf/+m0UBPxIgZ7rUEh3T1yGTvaLLO6pecSquUBpkNaQ0IG2/dt+ENWW
mqU+Xfeguu2T2vJxrDwMD3X9hgm7pJJ4Db6gNT7oNExBOik/pwyDemyIGOHMqgj5XqChe865Izbk
GrOAwCp4ZdY1azuT5fsGnyxmRfONHPtwxBmWl2qHRtPcFAknVJD32uQm3daeK3/DCg/ohWxY+Gsc
aGBIt1YZyTbpEv5dC8FYLIf1L1AOwdYN4U5F8diYDTT6P79cr3PiC0YdC93NpD2W1gqaOgQ8rA+P
wgXeFH++KhtEkIN0DTZsMDBgoYb+Qme2XvlVVAd5SgcX+Q23K0MOhHoOUpipgRjkl8xArcCTh9EM
rfzZpLYcfzkVKPSp298bvNBmMcKLq5/DzRdAgFCZt2UvzHvc6VEUTSkHTSFLPBmsb5BbpWv3+Tzw
v8wd/ZD5cGRfIWbUFPWX3ZOU/ztNrpI2/Qf+9mgFBO0tTk3hIo1ix1P++aI8i4c1Yy6JQv3TreXa
K0SDPV3S67x6gB9rjNrElKpwSlfGXq6UW3v4JQ6LBt6TJJp4dRX9kFpj6Y5d4RiyqL3DWRh01Yqv
29wi/EN8wh+Nl2UIFWVaIHAqz3JeELSf69TJsJLbIC0iF1/XRK8mD9+fE3G7kjYHPx0rV+mt+qV3
INTpSs5UDxXMgzaUCqv0YRuURxyaWnj9QJr6w4/v1mTvWOd9qq0pdU9mDk0DvbNEq1jGSBzvWNmB
/XloJB+XQf0COPgLSzhmil5DSObRjqG2ViBtYJliCD+37QCuO6mL4C4gO5VluEY+gs+/S9ofopgG
NagSAR8hPVY1n77OpZQOzbpZzgNIeh6Il5C8Zgpr9b4Po2Z3hvZFLQl7YNcJ8ewlds8ZR1ldDhtR
71a26bSVm/cq4b9l9n6DxiU17UjEngdZasY0wWmzMQU2u+zjP+qfgcUJaqSrXhNHSwHIsJqzmAis
IWkkKOyVATdDvSB62ppStPui6bW/uzRgNEitJQR4zYzSoUoIuLZ0/uUEq7K3/7Sh+KYCd0v9IlCw
HW+OiRAe0bEMcL2rVrZud1jWFNINYdar+W+mHUG+aHtwhUxab+TKeo9ZYzRsHeUjys1/QKAfHJKx
JU37AvGxhexw8Hn0we4vsMfq4h4WFqD2OcolOQr0WFe8OUfs2lOi68uf59Zeu4hn9CllzXtbYosN
tl9LXOtKyRrfIdS/Szz5F2Ex5K4uhBWx2JImeHIBW3ro3la3NPUk3uBZbEgZLDJWqNbLRY5M/l9t
gYag0XJr7wEFF+9sod5Scp974yWcwc2PWfeqg1Fa+zTo0RLqNeXaZSK2REHB1MrQ9XSIo0bTgzNl
x3ppvU0BKAThqAUCPytMvt9Ad7fF4R+ZEWPI/7MPNJ8RDob+fE++P2hPOqLiqRvVagB3OXNjZe5R
U7C4ywMv6QHACci2aMnDoP8LIABLSnnDiJwddzDGKQdYtpgNXGBn/UxxgMo2aGssCenxz2F4v5Z1
n0ffXsmkYMaglhn1P6VnYgBIDKmPHthbM9G1DqHLop3FVpu1dmeIgs8Y8jTaKgtK6DKl5y/vi1DB
2CI4Mchbt9rxG7GN59kitNpLhqgiIL1NJUr76t2OOD1D9la3jgOd658dgXBnhyQVBT1rQa32iBaE
IU9uBmSLuO8YJdx+3oggzokY+Mh6+ql7A6oE0p/E7SpRtvnoLb+8wwig5/fhUuJgiYc6YYfJzq4q
3xUhAy4FpaVTeIB4qs/BJue9QDwy7y5DYJ9j1g8Q9zj8uXa+yaJoJFM7WleTCkxB63Zou6/Y5MLh
RcH7XILFr0ePYnl7zFqRJ/JU7WiIRJCDxX5vAuz1n1JMM7m5q3xqPgHEXk/W18kFhpFoW6ybNHfd
3wUFhNw1x982GvSFPfkg0neBsolAwK04YCQWE29hEV7TdLy8Q4ie1dCbtd0mLktfNyNG8JCjbbpu
DvL9RJoDSDYsDtPcIqccfcUcnsuv5/E1TrDwf/k+ENvvqi/nZ3iZC8Ub1v3aets2ZHELoA9eFOia
EQR4M5gSBFVl+d1ho1JRo1aeyRPy9C45j2w9bWbx+xOHdHlx2bkotMqOpYLO/WjjR5pT+qO50Nq/
4KZwoUvUX5R8pGv43yn2DyhXLomK148yprjPFhwwxeMZAl7B802KvDwPrLpaJO+gfP/22t8hQ4pa
VswRDuA2rLaupGdWDInr1g1SQowmYdltAkKGGr5EVQ9XpEGSwfMHruQtSTUBCJfVcp6aqejmFGpA
W/vA3NL1IG0smd3CwHCZKIsoR9vdtCO59QxdVmoCoXYQShzZXS+vk9TpcHbeswDICZIsoTFQ2Vqx
kZx2xH6cCUyUMyADzjJZKCB+OnEI3O7ugtQCrMlGQlX5YTXPfiDM5n+g3UwCNfzvsn4sAf8jg9cu
XXYhaY2AQywwog+0tgyIS7FaJhEGl8JNeLZT2VyJKSSBav3gmUiu55UjWrS51QqLMLyjKm/Pjf2V
j8q1jgrvUr1hjUutLYn3RCg9prSWYmI3CAeoQHHsUoDbSBde1QtajI41/wiclPLuDNgY8H1sbnoB
H69REenIAaDS6PL7AltG0sCNpEWeavS9uJjvlvv+sMz4PCxZCou0TwA0z5KTRzbhynAwcxm3O9/p
ajtRk7Ik0uo049kMgMgIuYvIuX4Riy/mOVkOmt/IYpgwGIE1wXUKMLidko+otNyBDyhZ6u9RW5Cv
EgogTgI+MqmQbMHupdfjo4IU8yf43obYq2pLmHo+44pzFUxUobnzneOLe5NFL2sFzN9vLRGpzTnZ
GtkI2mMZ9VthFPNHA1QK/vaamVlJKO+xFJb01o6neI1yE0/ALTH6+N3pHyC7eHlp00UTaEQZ8Ujy
nGsyp3GR9KlZKeEtC3iApbXAED0PJZXjy90rQVLCBXGSAwqk59fNcxbXPc077OdA96yrunTdAtoh
ldDoTDB+awDsxYQcgzAW7Mljy/5/KmWKzZi4U/N1eR0LFC0oaRgFHisr/ADGheiPNBAwlnBqyCQK
HyHOEQP9ZmYv0jLlT1Rm1+QQvgt/htaqLLiGWmcW3P0Dz+0fRIMrP8cT/NFe1QuGL4OKFneaC1XR
qG36jJa+ThSuPv0tw8lP8L8Omc13fkwgELxFovzOPS64tgMFuNxhxz8ZgObw1EJX7d6qky7ppp+I
NAEEYRbDs2UAQx8F4s8wNU9UjwJsb21oAcYIBBofJ7rmbnoVJLHMsUbwToD5ljkRR63WN53UlepW
+SBh6XyjHeUXUB8tZgVIQy7NBbfXQDgeZDzfwklWi/GcXBB+UfKIIYDdOSUqcYYxa7pj5tP0Qj7D
s1+Lc4Yl+VcSVT79D4WSWVSbrjyXHr4ka1EiB8Ipf7ElnjUITr6sziZFCoV5tDdQap2k6HqcUNl6
Bu/khqmcvhdk9buRxBVlH3xQmEWF254whbRA5NCy7Yo9P930qhLJ1nSzXrwTbwp2dN0CcnEc7yo4
vRYBNNyltUQ28PJCK1qH1sh5J4IsKmJQwLdxC3ylbbAq6eqSiA655qpXRdRDNrKrhKfK2veIJPfe
drbOwApRYBQSAeeIXwrwWe5ld5nEi6D+usi/F3uzq2WvFcqhamJZMxAfel520vw9x1hYT/MznB3n
dOeYaJ2crHMh8IpFgZ4V3fJLHXBpDxZzWdMUCjwWdxqsXxrGImb3aWjA2bAYUzcmP2HuUaNq+ucS
6oww142cIXZ2SQeypAwSZ2VxpGJMy76rOhUZNJFSDD8J3ZwxIemxkmH1kCWYbhOVzkm/a10KIlif
pE4Fbq7SwTvApBuuPrmDBMYkBqg72wc5QKJgx1X+ddxquTcNP1eBufjStV4gdmAGqygVtlGbIcvk
vXEnLJGLALvGpNckROexdTDuaCh2pGg703dLeTHdBYC4MFEyJxomv1AQ3iKHZGP76r3T68wwG7R9
Pvuhcd+LNfZanmNR2RGfzRv77Vv2jjp2QzWwVBSRp9ON04R8Z5mCGpw9DN2gRBSrBpyT7yF9f3Jo
x5moRkjpbISfcLsMbfgCBaMkCh2OWgSKmvIdkOpazLO//FopCbDYf1piMGKpSxUw5gg+TXvr96/i
d8ipqL1/q1H/7SyFFS4ShrKlto9x6a39HIVnUcbc88Dmaj5RzYan7+yTf0niwAo34J39DOVP2Kyl
bfz/DBzneVtPZYsilOqNH5blXkyp6H0RNek5c7BWx9o72uAJS/nUuTJapQmXN6I/ATvej81UGsU3
nVs/mEhqiYKCb6e2x2xj5l23mND+hungQWggAqRKVzct48vbOkqpARox3zVfMyE9ISM8QIFZiVlo
sXIzPy4/nekaowoPfvwA0ukhy49Tj7nLi6p5Sv3R1/BSpGQPFtXBjWTPhkZxnQsAREDYxzv2ACtu
ySJQ1CPpOhyoqZXaBTonjHR5cYL+pHYSWAxkeV8oWwJyYz5yXzXRM7z47qLwoUZQtNEC75UCG/8x
sO5+wKDDdTWzhaXNzNZBMrSLsHzHHE7z0iqU3CJd4+uEZTy609kaKoiymmi6jpbRm8dxN0S9ESyA
QqaFwEY9FlypwLd/VlOd5vapA9nEzr6RBv6D9RJiREQ7xBrSKol9kv4LGHPlnYTcwBRRL7wQGf7s
RHU6C/+HFlo6SDobptF2ArfY3vopqUE8B9SIaqrWhaklML1ybxeMFO/QEWmOEKojG9ig3zLj3T4v
fHPwTyBmB9DHlfM1eRUbPMivIVtopHhqseLnRKvzkgL1pprAi5yT3qmrHfYhrt6oAAukb/brn0k6
nDaTdXbWsfSxKF9lh6u2tQ5iVHtd+KufLoKUEcoBpNs78HRGN5q83u/QCFeaQ20XinZwIl2Rte7i
YOk8aSwLiFJo1hFuLdzwa1FrqILEstrThISqYmuFE7u85ZqehU1B7wbrrwOwtdZ/mdxjGYO3YtJm
J4V17NPsuAsvKG2iBxMqhsnXOGnqbfuYhIEp01vLFDvAnt3vNwykl0ecV2x818MXIZx6xRqjuQk4
YZkYcJXDT4Ia8qy90dnSVOhA5YAaqadHtfyAdJG6REDW4wiHlYAkhxhm8pv3MHh+hqDRl2qddk6T
iLOfDyg7zGSKiWsyf5ift/RszsbVPvQVxVdqdMPcQlsW9CQQFIve+SlQIdoIgAVPB94hWVcWaibQ
OR0C/YUKLiPUh63QN10xFGSQZFBw1GhL1KxtDBN0e9vf+CzF+Ne+AzjXFFj5r+REDvZDf5JIyQEB
Do5YDcNQVv+vrsPX1rTvzaxKADbz3JrnmYVAp5UpYeIoJLMcrHtmYeUiTUUAbxZTJY57X8Ji/pkN
fxWTZytl7qpuGd2UnnqnTi5ugA5F/8J3wALYNAmd+TOw1ho51aT1uFReUuOZOSN54ypcZH3otUr0
AOrRQ10iyj5C9YzU2eGK72BHkbOE0uLHbk8RyNqIn+01SatsGWJFbzrNHgB6BGBs74Xv86UutVZR
ilpyobCK4L/fPXXpT7AuQpQbdKPN+WhSJhgSzNee4ppNLgoyyiFWfbGG3TVlI803IJo+7ihypiUZ
/V337RNHuH5fAf7oqf71Wrm/kaRujKU2GRixVEL9oe8JS7EMPNZq/Gb85yhKdeEu/uHxWuGNoER2
4pSwYwytvNkFNSvda74dTB7zxSxBFqm7NIRPq3ZLubPFlbJtMOVm6hboTY3bUY8gJa9RypFCXB94
ncobwlryDWAd7muoBZ/Wtio+4bHj2N84ekIaTXkPXEoxtCvGrYTti2qyaHYbqLlYvmFIyLyl4ghC
lIAbl8nr0YX+ubj0bELRQIs+nihQKspqKRv4NZgv+PtiBKqSzfmbDXYxV9H9guG9X3Woi72OwafU
bRjt4KzY9K/IaoCC/3TJU+zwIwU3xSAgqsGNr0D8Yeb1qm05YOOnlKdOT1fhq5iqKnkoVduiy39a
s4RwrCf5ssCfB8wNNaxC8pUe7yeeA/1WrfDQV0LgzqLbydR0L56G9OpF2wf+3QOKiOrw5zmU2L7S
Z+rFNzqUY1+RIcyE0qMRvDICf63eqPL/qGYLzSeQXFZR4EpiUqEtnQ0CeykFCcAMLr2fk524RuNd
qCrRGEOsFnLa9Q8PxU+Gn7hwvRSIPW7FZ57loZNDuxCTjJ/l8FLOBDVKIbZ26aW4/X1cWhnSsVke
0cL4fQdlPUuKyW4iOZdn1STTdcS6LstfKqe64V2tUYBetPkW28QyOAiOcGV0ogPHMY7XJV3k5fHS
OkoAIeTjlPE5YpB1h222MufizhVyPH8lIm/KIUyqCbS47bi+sgR+0PSpkHuXXz+MeM6ZHFmS1Uh8
bTkNp0s8jDs6eXqnuZBbKLwnnL9IA+vxjPqWaJpFvTyjAjnc4KcSyNppW/HunArufhOSt7mH3Gml
wmgTDBkwionDkRrvASlHJ9J1XivYj2sCcIPYVTk9HceMn9laegZfp9gyxbTH48hoOuKdk36ECulr
i7MhimDc4x+lJKwpC1YGqnM7ItT2Ucyt7xZ9D8893se/ua/qKtU41loHIIbfHrCiZVArR+zthRTY
NryDoZUhI2U1HpoToEJbFQkGuB3xMOyOoCXcm65UOFwxpTKO0lblgfR+SAlGkWh0ImGqW3Io09Qa
CKZGXfNxhZQydLGSSd7HCvXOit77TH822GwGyAVbCHD9+hv3v/j00z99n7k0IyOFto3HHx+9I38d
0w7+IRUrJGmi9grThrJ+MELjimmUVh5XZaf9EW37mgbtHPKm2nKm7Er61D5h9F0OIwjl9GX/MaBd
c3K53LiWlOqI0P+XoFYWmLITLd61WzWUV+q24NxvHNLCwwNrywG0dHXMdLzAiGe+cMbCIQlhRerG
hSnU7PLRs6fwL2VHwnvxDCNC0w3j7GjJBI/EfHrMNXGAM6fzpIVTtApVp73galSwPt/Vwjmpckyy
P5CRjuwlBSzAPwfJqmwl66a3HZNKUHItVHQD+86rqpm1C651m6Le8pr8LXuui4+52Hdq4GPmGAuq
KJYGwwycedZW3ZL9fawYvbeEaXhcD5dGcK8s17+Oc0q006DOyX5Dq7XqvmBgbGjGfpRE1EZzrMMk
qZQjuEaXR7+/Rxc8RG4phCV5dpA9oMZlK07vSenMBzvcDyfqrqhJRP4yLOv89AAjyKrKZLqy3dVQ
IGU9Kduut9y7k66zpoiHTwTZyk/FzfbFQ+R6qIYBIybKV7miUJB81Bx/O3fCuc7QBpdKc0ysqmu0
95wcp+d1Hg2orW0JM4BVzUmbLDzaKKcqpmG1sXBTlQ4aWg+Ztzhy37OrTkAYH5Qcdswbr8RIhVMi
vnIcQMQBDWkhksaaUfzCzqVcHw1epEgVQHa7nvgkocA5Kga+A3jGDuI4cbftMczlGqCSbDC+Imzq
QM93YtA3UEG3ZO9wEdkDbs66JZxTWyV61G/gFF9pRribx0m8UPEFgBl7N6XgDra4hUoWSpIDADq9
RxX/ocy7PjRyH8puiWiGeJrDlyjfPmzOutcPaDFzRCFj29lhDICiGEASIEwwO+Z5/CBqA6PPoJjh
16hAL7E+J/MQ9tW/vyY8b/lKMbfKdZnjzkIs10OTMj4srr39/8YyDTwIAkmKAJ1Dwzbcxta2N0jo
noekk2VFZxGXy4WuNM1B3khWhFu1ceZUo1+vLnvUFCDf2R9LXPc5oZebiOo8HF2vROsSujqqQZWY
bkGKONrXUlQjfwvQY7pbjjigitwAbv5FJpFFY37yCgEtvKcB9ejLkq+U/NLmf+J7OMDxZOwzSX2s
k7r+KoYyPmG2lz+h3rlWGNpSafm30xx5VwtKe5zkMFqDLml+lMObpTSI0MGk2ypXEDgi8E+mbG1N
D9LQG3UupwOA/Tb8FJ3VyE0iXKfSveBWETFBMAbKLVMWpLcxSYpMNea56bGW4xCg70W7tINCGuu7
bSP09Aua7aRwk/0Qc5XiGrcG4Q4OJX2SpJ1hxiJe0xUwoU6eidi6sbX0XGH3aX3sJBWHRvuYTpdL
rg9lsMltT5jPAi2DmrDrK+3qTixNh5Nl9JsHoSyG1sFTFNvnnTJyTE8ERSWJ4lHWEzmafhmBfN6w
TCZMFQTWj2TTFJT7Ci51SdYVhED/rz7iyx9CV6jtuMfdeAinf53LVecWYzpKAIVOPEdhfYfvnjga
Ar63ej8FGql1fVsEedYBZ0p29Gngggz07UcJcjBFl+etN4npTH+Wd701fjOiqLuV4ahAIc+LKIZx
HOE0ngEGpgZPi31DmF0yO4askXtcP9ARCbIW11iNgtPCd+4IMHScoHKY51qMXJRgg8mpkaJ70v3r
PJEVsHEeN+6XEDbgBfXqhG5KTNov/X0WHxI/RoVJ57Sj4MywX3K88/v8HPiST/4C9mXacv+k0BZD
/8jub4Frjudh1iwmXIAueUPBXEwVoyU3pOcOniBf86c0tdBrZ9GAmhG67T5P2EMORREUVAgV6LLI
xa5hRZDfMVGsx90/uR8ANsAy9sgjVeD6GMf2pWaaVY3prM8ZAAt+fzIvW9sA1DSVHZk7fxegVlEr
/0RlsFzAgmbHA49keqhBa5LN5MHqZTn3Db2QHsIIHsliAjiAIBGSO0B5XCy71B5TVM0wOXj4BL60
zNMAcGB/m0e64FWOOwl29Nli0Azvrgx4Q0uqqryVB+bXfFVm+84ofGNqnrWs09vFsYvvgRK98uWi
HH3kywP78T8VYlZ3y80EN39rPLkmeThtRvlrfbTLvDYEyo6GOsMnX/lqha+wGwSv2q5G3h8JbUVB
vNyt9QR7Eq1qNHwgNTqYWIT3DSJEuA8EgpkIjGsFYEF/lJvbdIsHn1mvogIJZtCtlOriNu/XRD2n
e16zPlnnDmWAM/z2KHXOiJLql4jhcD2EAS2HxFzzto3o2YlTvQhIULGLFSCUK3bRB6IirWsUKDDw
oYsFJ1EBdJqS1qnHYygPpGl8zdGVKZKaASxUJW4OmykWMx4sQygaQhj77A4FEVdjogAZl+OakwTV
pavSxMsdbpWQn3VKRpuM6gpWiFMiNyOikKuL5jJlOIjGOPFwJBweXtJgPcAbf7ZlTw3DIUYeh9//
iTZY/QY5oJimfMkaaBwcmSFG0fS0jAMj/hmqnMdZS8I93jrsCmagaAEznNHy1J5aBRxe6GPUoAAL
s3sMSyvb4kD4SoP0yNicPi/DzgQAYy6mbywcm8pQ+BbcH4TZkf31mC+nxriQXeFIcT2Ocy6F+W9H
pFtIX113kkW9B/O01ZEnuSQwCfcFtgim/wO56v457W1rfblr1t15B4utC+8iBRCBWtH3JQ42TubA
pk8qJreuD0MZhPu03E84lcrgeSWDb1Q6P1odWjjODlVrg71qR460UvgoyJlIs3RTI4+20H0ze8Nv
g3uwtz+yVvQEwPvJCotmL/1caGTyc6bed6Hz9PLVn6BzBYXqXztEcEhYmoO/KckLDoWrCyiedn8d
RG5mnrYPDQuMMcev5++x/k86AOq/khOWPD76KeOoGr0p6RwAbgOayevkgbTcKencOwvmE+GkFI2+
a3XyDstnEvj+WSr1LsxGPMNgOV5lCJfOoNcDfpi/6addZWUMgBrZq+MqPMYQtdFsF3tt/mAd7vvJ
R3y4aKgQicEbGFzobI4mTgmn+zRG6sbjQTAQ8WcXuivuwFnvWwlEyWwFXO68APmxMZ5xPugaUFs2
yNsHtWPxm3xekNmseGQytP0udy92B2dIcU7JgefrGJSm6VFDjRoJQZ8NPZg6cbcXu4DMRuNx9mX7
SywSr667m0XvxUyEK/vcEloq69KCmWhepnGGiIJsBwne6osJCykHwyOIy0SZVDy2qAx84fZIv7Zk
8zPjyv0dIl9tf2Twp4SzIbNbmdCCd20hcJZ75CwufRugCELYMgVZJiHDF0X113uJtlkL+mbaBdZf
eqIhL+828yXUNh0v+p3eg7DoBdBWIao4WKVF3b3DFNWLNeqiqQ7hpnaOSHZcmQ5f+CVCCinwRFQo
ftjnRkhL5qxv3GjUee1vJX9MbXeIMX5e2Y9fOCg4ZESO80aAV9VuBmtGb8Z6ZqYuHUOehK/veqaQ
JodlU8lrnOAZqjHjD8CEY7EmEepVONNJiABha9Cwvgh89YHrcukNiAYAI1BsPlA6BBRnlZOpwYne
elnvA4FQcQTIDv+mSpa7Hp67S4BBXFgrceGE9qqEeZ3rQ11/dL5juuztV09JmfSsfGYu3QaK+hMz
I9Bk+6pZeOZWWhrKg2cdJyb6eGhdqekGE6t4l//4p+/E7D4EfGgURbYvrDVqMXPnW/aJ1Q/i16Ta
00UKPDF5BpEB756ad6YleRbks4yhZ3IeyaSp4myMCGTbePVqBSzuUAKamqZ+7knkLYKhUJjMi9Ub
udtDXVVQ/YrWQc/mkm2nR1nSwAHgSITPG/HUX88Nkrz2B2Vr8E2/n8MZLOlcoLSNkb7/HOb3u1aG
BGBOZ9S2tILilgU4ao7bSekUGnmn6Xk2NCyH9znkgkDN/BrU0fW/qqmXKVbM0sV/bwkLkS23Y2hM
jJ0o/6AMuRF4+tB3J76YQrsDiXEwiMgCM9Srl0zn6GY01wEqvsqE1g6cm0lV6mh6o6IxfWCFn3JB
4DfffKNUh3GIm0l3WVOCzAelK0huF3CB4sQQy2+fvqO5tZBl7qqu4AMQOOgj3eP0e20gQJgIs+TH
dzRr9UFKZyBsiD0768XpVG385A53CZNpU6zlyMooXVAfIxZS8QAzWhqiwIgDdcAqrmyD+QmomgD0
zW0jxDMd7EotdAcNH1TgFYh17kepveiCKuwfGzEVr7DCC1w1/CSuDaJLCuEIMFZq+JeTSzv73MGt
Te2Wda+1OcbVhhtMAl4m+JtbXvINKPRfYUsBXz1KEtJ7JPBrOaPy9zhHn0+bKpC5vjI3uIFvO7qw
+4gOEjFEtjjuDzSiXvlbJORotxVr8yuH3K7dwhgMRCUZ+oaBWP1NYHaPvJeeF04ZZtzGcxYlmOgs
iSKrsFu9S03BskYAUfuzc2MIhDWpywlkO1PkkGmXyrZdOgSsJ1ESZlnbm7yT9Hvz4Gh5Bc4eN6V3
W5Gcwtm062tt9+XzIJAJBmqYhLOk9eSK3oUl/zuSfUYGWJDq0/pc3YdBmmqDFe12jU8DpqNpCblk
ExMFAxd6UoD2VJQL6IvPYj7uZpwcRfS/ILBlOfUGjbET4t9we+6MCAUTEfRsOa96NRerHfeF3eYK
NZkzNSmLEesVD0deK3El3w4v88klK/hJLwLuPfkgizrGG0+zSENmZChBxFoqRBJwQJCzyWJVAYhm
zZolc4T1i1Be254Gu5ND+etQMP2P0QK5wey2xkBCiC//MmYVN3/OmJtGHpvztRyqBmz5AmqyNG20
fu2O3Mfu3ExazS3aWlBl5jWRzKAOeUORe08J1u0jhG56jrlk67dPw1I7IkTIfHAvCM/a5d2MtFyx
8rXSA6USMH860ppkzAfC7k0NoVWDeB5IjOizY+ehQCAKlmt5VcSjvseaxj04H7yyBBSqblXk7spA
ShPLtSs/g70pZcdBE+2Ei+iT5T1JfzR6DbD3YMLBo0oOSdYwjKdIe1zAI5CopKGLiMrxkGLz7Aau
YWZP76EgpxXeslaMWEou8+NnAOaTIa7rFKs0F+s2Jbjd2q0RudRXtspH3Y38o/8t4xQZDQhEbyhn
hD5bhCeJxsiwQIkPFIo5DtY9D6NPy9cFP34aB4W8uQCKqsvs1tqhP0IjLZA8osIcn6hhq/fDhFKp
kIsSwmREYkidSC3+ic1VfctN4i2IpiCeG5PaNrvfYyqd3mItFmwD7GVTL80Jvy02c/Gh36olSx+m
iKOvtSm1ALHGVkaa+ZFyxPLIroVIjz6gLJWQ9/mMyJXKjwP4mPnUVOWaIColqd8vYtFQCxoEHDdr
tYdluMsZ8ZMk5gCR8uYj1GBYYrTpUzCGRd9YhYsD4nnzRwuaXoJd11D5xh95xUx5jfTHlqQ9GLoF
7pGMbFdCoPNuhrm+9SqmfrsB8sGdnBP/Kr+54k4p6gZ4UjOX0wafehRgPQvO531usRtsdmk1fLqH
DOF02VZOdiAhZ6HILA2g7+Dd8mI3DXrNFI1NupcsIgeydayozpUgr/mmVv9KZTwCg+oJlMqJyfjb
ujYCqGVfLtkmxyBXkpupByYuUpfkH5iO8xZg39W7EXxPzA8xQDYqCc44irbJFhEo3Ydj8NzubedB
RzjW0Qp/7aMfNj0VqwJUi9Ol9JGh/1TqJVM0oEU5cPw0YV9Zo9SHqBavjEf2XrO1jscqfDv2iTZB
iqTbRPwwUI6An7bFdfKwMm91OKm1G2GR5WsSnKfikhyl2dtJc5Yn4tPARpD89nYwt1qay+z6ODDN
1i+JUxUj07vP1Cw5ZG/QZDjbMoVNNM+AhiFtC1msh1GqLTTId30r088nSwdayiB7yTHDUwt0aLVr
5GkB8fxw2QOAv5CWMh3vEb/FfCdzcmbpGd09USfY1hoy384hjKaNJtSigNJ71fs0/r/Vn+aOVl/U
Lg16suyrMYqXCYEPFFUzgRhc3wPuoaFp+4kkjsqUs0JO/hZLO2EvNGjPV37zPtuVdKYnnAbilWDA
LS7IDkJocSVR8FAjI2dF5qMpO21h6hgMbdRyBc1rxJ5BJl7d+knyWZSHL0n4L39nFUWhWq0hMKkY
g8omken7qt1MFqCzFT5YOiWBKQ/32eT979k9eo6y1zYt2gsmGTEm5wtG+4jjus0/E9Yw7CVvk43W
474qkuH/+MlMW8mB+cf2i9O1QNLFBGUBU3SPGk/51CKYdOeVQs1JEJCLgkVViDFJHw9SBupNxZ/I
JqwHzoMYq0jiYsR3CgaSRgeghkUlQk4GGo8MpPSyBrd0L4U0m0GVMfnp/gkBRH9ltxWDN6ewANaF
ogdu3EyCkrPxwCBdzQbffLQgtKylwI1ESjvChzGTa+LMSGoyLndebPwWHF/goKyvRcfSfTWIvCSi
CkmPS8CU5Oww6jgnhF3Fa1XzRnHpXXGtVH0szoSGmUFVrjp5XISaEgjgAM10Je4GPx0ZtZOWGK1P
tZgwZ3pq1b5Zm2jdPaCc/mcSpQkI5TsfRbaR+5o3u2pcXUIIV+MgGu8Vmm5kCAeHJvJYzKA5KzXX
NcQBVk/1LrkCsNi2X5F5zDsmcEnSCkSXQHQduzVwnbjv/Fv1We0Kxba1oSWXula+8o9GkRASFnCP
LpW47uPCCSGwKVg5+Ohp1AYy9NY1+O64fm/GuCqzxnjtMSzF32kfGGYDeXBKA7X3YReaqxc3NPWv
mS8WIe41E40FIr6/tbn3PyhmMfLpzCe/wVATfmlQulrn1a98l07cYmy+dcJAu+6Kqu5/FJgfFh84
c8My959rbKrsSnCz0/JVCQbbeB9r2Qi/5sI+rS37Llt0sMefQeL755eLkp32vltDBiPb02fAC/ZS
9sAoafChtinf1Qkx7ZvOoP9OYCPxPyfh+OrrUQhRInO/NpcXeb2LSqu5PBXDyA5WhJsAU/uT6l43
zwXSpZE6PpjtWmZR81IA1HSly0vuRKQyBYAQm5evpEXgCQz9bCh+NQ6XxJKtT533E2Z/ioZA9VG6
ZvBXluculfifW1g1hrQDil0sqwCcq71+LpQQ+7yJKF2Y387kgJ2zcdQuzww9C+SK8a8JhIzLVtAp
1FMCvgBHtb3+mTl7fsqWy22uGHuRhdspFyq1UK3FVcYeQaH0StIR1vDIdLozRFn1c/BfdrJcEPI6
01DJuhwbldWKL5BNopxXDmS/qk6Cz3luPkVm9Xwj7LrdoyHVZfed7z7ovARC0ASKlZUEOfQtnjDw
XGFNWelKPGKwz1n+DrnsTEBbZm0iGyxHlmGMVgXIhb1BD4B3LbqNY2knPmbVU6JX1xAUxLGMkdl4
Cy1Sx4Xl0X+/gBd+czKO/6dXYyEDaoW7iBFc1aXS4/X18rmKjGgREGz0dSwTQrXi3a5ClQwAPWRa
V4AiGMcfR2sltmVFizFEDnmFhp6cawDi10+JbH7pfX94L6ZIFvo6p0vDADo7i3WCR6N39kWyB5uo
so4y/yUbDzIUQALZXvsOkiNSgUDGSnpgxUM7Rg0FO+2xqXTqlaX7AqilrIUvc7Bqc6KwCrlPBQm2
V45+C9g8Q6qo6los/dTqCj/GUvIeG2ircUP/sDcbwsoAicz9vcCkKF1v8hIHGXSZHr7Kp3f4cmBP
dWmAMdgwohHpZNBfBcn9uPIb+9cWLgeZuG7Tf8dzd+T2SSSq3mCac/dTZA4oi56FUeURH/afJrS2
1+F0gkN11JoAY8v4ydoIFBidgCSLpiqHOBPz+y/SzXWot/m6WZMe5GOIZFzyXDA9GtoUafZFcZvF
ZHziFAOX+d7ODQoP0hVnXYyXs8wtITLHLzP9D72Bm8D4N+InPYwx6Ec70FPdVvjhejP88IvoFQuQ
Ac1tq4mJB18jJlvWQwicyU5CNuaevi+D/9HCwDYYQw35r6ZlbixGrl3VmFH6iX0llz3klozKdz/z
qyUyERA9wPwQYvYd3PA7p0vtIse15HCty1GxS7zTOQbo9fFofYtbJlZnzVHFcMNSoXRZ/FqhwNda
D2kU0hIi4hKm6YO05GvBSbMLv9W8TqKFjMk94SKLJB5QY8pWHQOLYBT5PU68RkuE0Gn/KMFK2XB/
MR/AvpFkrK9rpYapo7ZtrnCKdYouNZjO8U18iSH+iYucYo49ec2kyrJXQxPNDpmjOGcbDhKuuIRR
g+4Zzij2D1hnUU/hYEOpJqLJXas9ERP/IlQJoCVMgrtSm28LNK7lQq79GdzirSshW3jaF4LjUK/D
SdDTqcXV5762AS3J6+q3xUY90V6dM2/RMzC2lgCWuUfq9juLuE4B1qY/D/c5p34/GEyG4BapNnl7
FpjOUMMpfmQg1l2TAzIvLiNvag93miWpzMfSG/5T436X3/v7i7DcvN2+JuwNBa9UX3tbqG2lyF0O
DM9TS49RePbOErfgsQqt3QAaztB0JwCn1UM+TLjY2aP5PAUqDmXk46E0ff1SEBzO6DGr7TjXi9wU
u6EmBXE1CRkLtJRkQbVwT+6i46SKQwuYaaLp2cb3fhsi74zW5i0Oy002ZSg7RFVtWyAEX/QhhbgH
PJRanemiKDxj4vIO+fNa6AioWqOhbHUPIiL5LtGZqUymt2Htj+Y/gYWFy0BaNKmr0oCJJN0yT7oL
uVBnZv70uqHH/2CPQ0l17NByIh30PYQmyZIuHp+gBvhpH9SesqkxF4CubcJhR5LM9sKZy2WUf1TT
AoHHoHxD6f6rbZm94+YQIYA8pRhuYsQZk9pO52aZS1/BhQIj6Pa8oZb5tOQKzdVZ/bGSn4Xpm22K
ZJVSoL1BJf8ZGAUXmYRSMQkRCF2p3SMjhSVHpz9BZgbqLFl6nFzorOLDAos8UImVTWjA/3T5jlxR
BltZv3v9tlGBmspoFbKOT3wru8mSQU61gF32U4SP7JYFzR6wA7BND2QmLUZCvl2WRMFmZyyTIknf
Yi4TmbBC/tKPBiMcQw7bZWc1OyWO3Bt40DeKY3Z4U09MJF5z8b+QOlUs4qY4SWpGmsZ0XxZZlLCw
muYXixKiM1uwkQ8JTZds77hHf1Kmbr9/kg1ER2ZR6JbdqkGLINEo1Jes/iooT8JcBcF0vsMuj5b1
kFkK3TdM0lJbpdxH971vYL7TBCFB2UTV7Qo/mqe2LAy02wF1ihdGvHOVc31DJrxu5sCEAooAadLj
QzQe1JPL10UR/eGKWiqnS8jGqUWj6CoOilMTJZ7CyBqDocFwDycEDbI0L+ebxCA6BmCXq8tzuU4f
c/RHWjAf6RnQr9CE8b6KxuA3XwM8+6A4Z6UaKF+eCgF0luHJD/PxTbN5cX9V1Dr0GQozvVgHli/5
T5fWGX7+qTt8NLLEQgR9dnYvx9w3fklgnLwgdtzbGuxnkzkPiT69kvB9XuB6Y0XDneyVff9M5cYe
c8ayPeZ8CjK6dMyLnpCdlmnyydVMcPsVcYx3+OLtS+KwJXpcVqhSqKm2W9WGgISWXSKcRY8NfvZp
P1autsmm6ZVC8UkBRgNjIaS2sxIysElog9kDhWJ8tOMWiZKO7ih9XtRPcU7hj8gpxMIIYYT/jHYe
uShPZb+RleXU9ul5Gps9LI0deI9crhCrOceAB1ZM/MgSSgLoMm8cvN5ptoCkeAKQm0U9ZLe1Ah6i
TcjUcAdUj9h9KAGbvVw1KbmVh2OXqdYUmMgj/PzbkN3x4AhxOtcKvh3vha1u/vclPsye5MYoNjZ2
owGnrAnwf5MgGJGmAjTUtSsShTNmnZYCMgYaMzZt1sKgTjDYYJBCJOrhWjEXXqiAGSIj8i9b2N+r
VgLtrZrsx9hmiOKJoCgs1zzj5nXc3MSO7z1aV4S+fpk3if6ZMH0yHfzDHl3uI0rJgz2ciNHEVRmD
H5pXXK0S1U8Bljne5VbFgwAD3wrs40FbqB3SWrI+Xv9LbFxf59W3cRA+QFbzDHH7HO7Vwv6o4Njn
rRnPEHZmbojnaci/ZL5/KHQJzFwT5CXBweaPksHgr2TXmFlhDgfCN8h+CDgX5Dqtv9hULWGwDPtj
WRsRU6ECW9vlbwwze7iDw/K598aSo9bWkswuiEFf/wCV7KaVbUmorv4P9WyccrqTR3cZQGVx3EDn
r9t/O48HeL9WeaWwJr8+H3ypVUdsJtp9HpE6/xMaGCDwoB3DuBWiUTLPTge+CjSGmJDYhLhK9i8R
o8ecsQPz9ouscyi0BUCeQkizZiO5zZLUtGumO1DhZCzMjdogb3W8EczCq9VqcRBts8YH7weDVvws
f7BIHDdj6ZA6tm+lDyWFo7we0hirITw+0LS6b487a+paG7AcTieqbjdZOtFBy9NNWFitLdUXt4PX
frrkgU5zr4FIpkQRRgWJDrgXloyvxZ2GxCSOgEzg5eWq4OQQAG3MautqRwYiLlF2MvsS1Dr1IAxI
1SHC9i5juyAstD4sKojixx04Xehxr4H0mFWGcmQM21PWZgdQPS2n7O3w3f8ZFdkhVX/Ave7aVp6Z
D8vpRQV+zozLduLFxPthoQDSuGmKXRXygQS+NygxgBIWhtsZmKxKTIn8VmQC8ZbNOgFLeaOkVkPW
EhUK2UmBL8bcTKluL4lV1sUlc+x/yyKuvcJ9Y8lKivq4idt8DIv627NinKPFt19sjwXzge6ql1MY
+jymY68wwJJThMzzgq59wm7n4vobQunLBlGd9rKG4VUj7Q8u4SwRL3iyB8gE7PJ6wM7kJ7ZfZdvg
23MGf+4BKklr1J3bCXo72aNhklNaHOCblBOBltKHCLOnWmsCyL+ysmdsnwy1POA0QVww6eLt5fNk
bPus5PY/SBkS245PU6BdXjjUYKaYNKa5aTmEB8J570m9e7MhLz7pSjavwmZL0FAkU/H10xv+uABE
p5b32/sd6FlJz480b5m6FDW4dUw/86tVVLDL92AssjQMg9tEu6dQnypkwFC4cDD9IufDGGqI2kJO
CiECUcVs2nBCoaCB8JeUQcRx11W1+LDwKfXWeX5ChJXzUzYk+wmlQYFm0FuKZhWe+bOGJuAR7Ckj
Gs3HbWjQ7memHYmRDDJ1Psqh0ubfT4rG1d1fCtvRvzxl6EnZjda2Q2UHScYELGtKmAPxwpTf2D5+
QahtoJIusp8FFly9CaDwyx1vhRWq2zvrf/RUMFItVvnDX6AMSGhaugv0IxM0SSJJJqgF5H6xb3/o
DkJG6dgQiT8PxnOmTeQZ66j+GiPvPnctUDmRXxNfedaXd1/6PFmJZcESHb1d7hj0Zj3ygcV3yaN3
AnB67VcX4v+JTF46/rLHpaKwNKWyRrkxFOWUyEcyF2rbnEekZtKEBoNCFNcLkbR/SuP2lg7hQnvI
UbjRdB3ewBwTR29oGPz1T1nYn3GyH8E/rtiGP37p/nj9zhuFliqlr7hw/Ejr9WtFOne4Cd5jBjnW
NWRM8S/+bNHuH14/y+YaqHFrJSpi3peW3lXDgnQz+FiV8Kvpy/zN2U+Y5pJO+1cO/lj0hTkGcH7K
NlJd3cNCVA9hvQhBURwoZOU60JNENAdXhCTaO+luEZT2iiLddRz3BRvXB88/7sdusn8DVFBzU7Hk
6yQBkn8CCxrAuTJEm9GrsB8K33iRmt+PGNK2hPeAcasO2uRhr13LcxLGTHckk8FPE54OHcIagBoa
1mmNZm8Q7Qm6gwP+12mp4M/Pi1f3zZSvw/z0YqQyd/2et3J3OIcsIxl5IVxwzDGkQv3xuPnyM6UO
zLw2YkPHwYonK1lb2ZU0DnXMrgMcgw9Rbx+J7SJn5Ptv1GavS5yc1AEBwQgat9Oc4dqhSmA08gOV
dQvRFDg+jHvnxwaT1eTVWCHl8MgAJy+nohyqmalBp96JFr8jd6IgNZKUOBvWcL+f6R2vloY9erQi
b/oUIYNqBa8jUWtM5vlcZwW0G5DqB9gIC97So878f9vOL5v4eVoX9lqMjZ1y59gW8eCtl+B2JwwS
8PtgjTMiMY6ANbtgKJFUCaQmLGUyyapiXb3pZxHLIiNijDN4pCjFYyttKrwgi1+ZtpBHqx/XRgZK
PONh8+s7+NVEjeJTFTOwuLGaLFQiwY4hkI9wbPoMStj2KbZOiHkg9tg0XwPI9wXtIA1B7wroaZ0T
/4pThn9A9uLv71el/KfP5JJ2N9B2I/0uGoGNgh6AW/DpTGB9m02lPAiJX6tu1M7+CBI4x6kQ4vXh
CjW92cOOMITjht92CM4q/Q++GWF12sr8n2OavBrOlQgczQYpYk3Cw8MRXA1QWpHp/YaseCAh6Aio
My0SP8W5fbx1mPtMzu8G9Pa+2aljReOy6SBQbFCFxXfw3kUJN0E5rBb7ivCXGN8thMLm2JKMu8nO
Hzc4TibR3mQ65qMGE5iZW9qK8kuTBdFIfWU9KW9GzVGZdVbrM6umHWFBmjFhV9NHkSea2LxMiQNe
l6Sd9QGqvf4BQkQuGWVx4pzsL3kQc+7nPp5jtFZA1hhgIz+wyQJpgflpr6RzVUHwGODiI46ZUs9y
BO5vVl+z4LDK+qOqxGRuXVDjCZlNoK1RCGhDaiA/Vz7VQt+RXyBSXFl/y0e66DthC//zcDlhmenP
Ao6gqr216mGQdPz+IFPR3nB0QDD4woVbq9bWQ+gufcNykGFMMGvGI4dc5vkLrrtCjYNTaBPD3+Jd
GkpOktEtS4FKwuAcSDnw0Bb6fxJniWs1wxKXL9CO3zchWe1vJXbmZu5Z+JnPxOh9u2O//mGWn+T/
IPlFiUhrjmm8cwSmVxlsrdOPebT0ctBTaKSJ6q8YkypTdMFHVXhNXIygGZYrogahOvRlkDS47h5m
+DtxiuT6f+Ve1jAPmniQQPxUsYHo5aPbeiof3Eznuo0rUAGYXVV186Ntlc4BnOdQSrWyJZ0F4Ey3
2HkELk1CSCRNug7QxmutY64hxiBjz+Epyv/D9jwNqxQxcYNWGhDafR/mjq2G6hpyW1Mjo/RnmNva
iteymePM8qNDxrjPbJp68+yaHrCdWgJq7v4eXi4krJnnUT7ZUjQHrI2s6TLUxbei+7LQZ5EuKQct
PYu0BX7ETtBmFoqZYQwi+oDURd4nUDo924QQ3NqbF2OB5QNSJPm3LBY3cQpNnApa82xBB9qjFZ9P
ZTDEYO7Orc2Q5/6hwcnUoRP+SDq3pVls5sX5gupjYHwvMHIcrM0r/+n/9vIubG1O4FILEQrZkyf0
HnfuiSoneeiNgTGKTw2X0ytB4SWiPPG0K4NpkuB+mcnttu8TjtlHD8WW9eUMNoNfDB9mhbEHDvT8
WvgbXsMbn9QrrD4sGtFkssp8uPbGDEGeqlMM228EzjfP4Fdkzc/CJ+xIXNrSronkyBGdUyUBczw+
qacYiCAWAzEA9VBbV4fIQJjxY65iV6IfA8NGYUzx1T4sgMv51c+8Ve9VBgpan8VPcOWdyzoi5fpk
hWW2xfDH4HVrcketNa3mlkdzhRyrheSCWiAbxE5NzWBmK8TOYuM8kXnpnRUAIfDlTMW+HnbjXgBc
NqxoyRU75TYHqXjRY+XkMu0a+3N8m8B3exgtbkK3ZPk3Q7RAXwssvE/64NchDjvydhnnebmW5YLG
Kl1HUKZUOTW/9E3vUh9uJdKFTjKZNhCwygi3QBTweBIVsQI+H+4UCDqsQsvgs7w8sGlTGOtxlNdK
WlPEqj2ItwuyEqaXAThpY3RH6AKN8cDjtQiFrvA4I/fim8WioXxzz+PCVp5cLLuw0F+pwR0UvIYB
/sQpSPCIAk06ySWvEIRUZq9X+WII6hcqY5OFGo23zNGT8bJI58qT0WGaWhluUm24BHavLCNkgrfE
9/dYYh4UQk99Qg8DfmbLobpBghsWH+kax8ZXwIXSLtQXS3y5JhSgXtXEP/OK0pJvFz/XCtI0oP4b
Ohw6EmHgyaUMWPsaplPANwHi8+DMWf63R+d7Q+PdrrL0r5CZYPDsqssWJ7bHM768CJCCzBQRl96x
MpfcuxiT0ph50RfsfjFGykFtSxHwh/Ir0IkhPH4+HSltnbQU5tUnjY4vESNK1+JfXWqvzYUTcJ/v
hXCF9CCo9C4y47r3gRCWuqFPJLQjWCFvcLToniDloVHrLWzqNmEbcAQzDEoWchHR4635smLJpelS
UWVMoEgoqHu1v3H4a87682M0TDvgdER8sFNV7R0Q5TdO/R83EiXJpqcrNQi2bf+asVRVI746yVXf
ZSFWD9Xot6rR33tr5kW8MUv6B1rHW6AJg5MNU5rX8sVSd2aWbUNpv/XJei7kmUU3fgrov3ZlC6d6
EBSeYpZHoHgLdkypViPLWyJjDWiAKYkk8/Lzv5TzMmJFVrLvmFQa/WiUreD6Y4tnhI1Y8sbRIf+3
EcLDzAHVV0sZrSgqO9/Q+6JCs2RbEHrmASnGnu0kAAD+9OETTj1Vd06nEcGT5YhnAjBPEsXx2A+R
BlvvzJAtN+PikvsBGXoaaHHC7PSW9WVeVI4AGbbXmNErCllENGmPC+2jVJ7Ru+04Ml9EAr7L03rY
R8y7Tt5pxh3kkjF0SIMJJya2bp9NqUJgMKsbjDC9lt6AnsaQNugQuzRAz14G92DcVcwEghUomy6X
hPspuKKcveXVE7kjwM+DqbCKXuYXeaB0tY46lqrx8aVxbQxnZ080zdioYB6VPwscNtDQEORlyFqY
qcDbX/mDgOf21r8JCEtPqvef2Hlnq/uvQnGlf37ZNxub6z0/NB+wET9wS8wlNB0B7tZyy99Fb/Lg
bmQWqdUHYm6QjKufI6gbL3zJOs/k5/iRmIuNViUACXHCTxIwfBsKBC1W4tgbSJ8jHT8wmrvfXyzm
xyjmUVzex3IBnr52FzSX4qmsRG7hHINgYuHlTYe9UYzOPFAfX9bF+zmXwKVYDrcsLXEqc/F+lJuz
6VEdxevByei4b/yMY+zxfaQejjvJ/cEu7whfPzqCRwHfKl2MHU12NahNzt2U2fRcuBUxPpRxjNIm
JdS/WysFC1nMo2KP/Urx66q82hyVPjB//aC9OUEnGzkUkrIwNp8A4JaVRQFkWdYI0RmzTQK0+HYr
9+5qEjVe3WWr3dLeOn5aEuqH4y7MrDo0aJoowAq3WNgIotQwFoF5grlAvk3dgaVWrqHG/8Pyw9Fh
Kv0dD8Y37aGKJ6mVW8AmAQ8F9RDF6NjpbhAnB1gxa2YLEo99+p9eHgmrWwhaT5mE0rWfKJs6Gino
zoNX7oS3fg1QLNwu4O7yLtM1Uf7UHdKE0PAJeL8zA9iWgu7qgymHeK/M2griADr/IMmlLd7mwqJJ
SeUs4dqnOYuroPx631RVXXLt6TP15BdlSMAsm+wOjF4vZSGX2TyHtnl7OWFhWVcwq2k32gZn6JlF
7YVx/t5tM/qlN1q9WIXXIYVS2bYoTF4hqv3k3bDhwEYTZ4TIsjC9D+WQcU0KE8T9+C2vNbaBnbtY
+pWuJd3DA2eIKM3JD9otEtky+tVIJdyY1KQWz2VVX5QaLOJub5Z1Oa2LyoUj4Z1Omu3KnekWUwQz
fPqEgr1QYPNQrBHECm5uCvXJIqXddTv1zk5PGLiouVhxMHnudknaEkGGWDppq73WmCzaqSM2x16O
6SIRVP2It0l9vmsJxAYLiWOxRgfb8vRX1S6Ukfqmu0ibodx2ZWvs6ONQa3Vo1hdCs61XNeGkIBvF
c0s9zJwrmrR7xDTR7zL6CuGqL8mMtWFuHsqM2QJPRBsqn5HUXaFc0XPdw0YOnSXZPbdEnn/pCWDY
6KbJcDc3CRbjXyjfTOgpDf3t+KiNBkZTHjRVOLyinc7EZ7POX6/Uh03nOcRhVrX0lIjPtbpeWQv3
L2vlWWKN1IABSJyARIjNM0vK7U81XBo6+DhWRbTa5+rFcLTc35o6vYSJGr0d9NJvlOd+PqK+S2/W
oOay6LMOYxa7u+0Gs48hFmwOdZcIqyhlo2T6X1V9CJ2es1ZNqhnucHNKeWTZWMIiaLaWGNLv3a0x
OeTi8Li4meR/ukrOJdEErCC3+8V3B3McO229L41VOymJ++8Az6jhmH91SAILSYBQceizkMIJrDiC
h5LqiJhDAL87+7+z7UdM5Dh5ecgzUewxWM8dbZMR+U8ulShCCLmvbiV2GiD7FGJd4X/SMjDEzTZz
btNl/V4LHyp9LinELMINmMONjWBZVocq1w65pNqQYNfI7y3Nf3r9wl13W+amOWHNoy0/0sNfwQ4i
AllMoErSz8naB3mTYrxuUoXUuLfoZDo7wnqwuhuXZ6MPlFdH8pkuRgvv3TORN9II9pOP3T30HyM1
23tpkFQVVt4R6+dHjFEKFoyiWucuSGeL+IUWa5Nq6Slm328UjPSWtuarsUqvvyPSA3dZGechQFMs
qFrrXB6LG6p1ROm9y4lGVyKLvr/ROp0BEJPNruXXqYcJcKzD7bbgTsVdJhmn58BMHuTlM4tchQpl
L5IoPQ/wrf/27IJq9WnD7gp0R4Fv2JLXXR/sYQ+E7BT19HmC364SJEYH1FYQIIbK5q234Oa7duoZ
9h9yGqvyoe6197z4z5zku76eQijTruRT9jaRtP+Rs6ibgwXUBrXER7DMW31lqKez0fqpo+1nC5+q
vySSKqnK0ctIaKQzI0TkZaQVHaNQQ5/heKV3KS+ASANbBLUZhWCZ7KPUFAuKTWo3wUD20/5ISAB0
isfzqxIoX55u2ojWs+h83jJ9/suRvTe5dBNUHYYcwMXtBJ8xnUc8OeI+0c5hX5Wv1tUEeNpacWwu
HjcnM2C/jfkIPHDWPH6dcj+pm6ifrEUVHFCVJ9iW8mCmWDn40mZluZ99GYbCcniNRJktvIjPN18N
D+nxQgO8tyDFq0E+q7fOFYgWK2kPwCEb5UfovHQZYCNQwoAO4sqW1ITY0uQqTkxzdzf7uGyhuu+I
haloFyQv07Q+rb5KAIdkwLdQZK/b17vd03UJSxFeFALhjWjMlbrarHHJSSAZ+Bm34BBrcZUobECt
Z6TopPfImbwqCjp73AcmrhbrX1TwRSSd7/72y2K9TuePyrtd5UXqwKmtcrNlqRT+awyfLu5yDMEC
pgy1nDzqcNnmzNJ3T9zhbiQFCVSNnFS2xzFsLcMNMWi8w/l4RlnQ2pi01Ewn5vHBP8yZ/U//jnli
1kf0qa6zPfuOrUa3rWamvC/S6mNzPEehAQSWyMmjBMvL0AwqoQxtmZ1pSC94dulA2BeGo0gN4+eB
rhMJ3MkidEGlBiY2NcKG+25d7ONe69Af+OOSK+lLpJjVmszgdFFeqHK59fnC8Hhif4K3EiR3bsk7
9tfSMzrS9h7cYbegmeyPBj6QNrt7ZlfThiOp5FkV8Blfcv3GYU6NmIEPgvOdDKKA3+oPkw94mOpg
Tu6rL0PR/wvpdUp2YzW9zgEAbXRPZzsAHFngCTWP4BMX+gARM+A/OZK75Gn2+K8r1NBcDbuc05pb
TOFxGg/jEfs81cDj3MGNiQupMGa+4jE2jy2VwuxBnpfoz9cA4ygNMne4lO+2FcFFwFCyrJruNy1O
/xwcXfozaxACibAG7GxkWoHhgB0iuYyh1r+0HH2oc8oSkAjnixHARsDPHz8jBW32oDxbvS7mknzR
HfGXzfoiAEbAwt+SM7thKjTppdJhRbdCH/yQNgBDGAN9yZJgK/QN35QQstfiuJ8Rctx0seEfbttf
Xh0dTL8zMdpnH2M3venOSb/+AND82L+cCJoqTxBnAvGen7X3/wcTduK3l54wUiPxBpO958/8en16
Z+RhH62cVP/rdwEqcB/1uwFa1QV6eDsZUECqOyLW04Th6bioKmBkBz7Fh+r0ruN4z/NPGnflArjC
LagxViNJtR4kpvRNu+cCpnOjjWHWDLuGzivkIFc5UJsC0jKW1ekXDWyNXon9b89v1l9vVBKIZ1XK
AgrSD4PgT2hQpELQbhTz3T8lSKac38SWPTwozloGh3JsxRfUbrIzCozH+zWbZC4OvOXxKvK9owPC
kUFaOZDI3pqGFUoHuqKN603//ghmGZkuXvtRYx/bA6fHhOrsTJ6kEvRIdw0X0D+qTskXuW8U6zkW
l5SWC0N0Q4U55pnOTRK5Iheb3NxRChsr9EtoUMFyG3t2hepyteEFQlkG8zVB19Ai/qu4BlqKxAVx
z58yha8u/lLBnkjdhOMIaiA6ngRS2KgZwLMBIreZTiFLeDHAaKbAsMHAnRoN80uRIvy2DF6PAxgD
pqLS+9eiBiSu9yvm6s8kkB3ci48n5MYQe7RPd5pklNuN+OOIk1idhzVCE3EbypFZxRxw7tmVdK4q
Sh+ZUOurl2NgStgY6pUCkazWwPkA9PvoaDzMogBxFVbNmz0VqyMZJSJMyfW865BWL9B+GO6J2Hq9
xVxXkhl4inqyQsMI3SD6bHHfmAXpFvHJ6NiQNAX7FmLmRx7Z4WmuBLWefqKkjTcAmD2ki181JtJH
gUIx0SMLRcK3XJ9XF5bzeVQHVybHL8QEux1elffnEmtZpQB+txLGFLwuIthpPhnM7OyihIkRDbKx
mQTZcPNx6KzQaeKIKtkqoTlAlCUVaSAQ9HDmyfXhCyH6+4Uaxazv2N/JHnLM6pdvbogLTbxhal5c
VpMN2xkEk1xkRQPJkp3C67okUW8eibmbcvYGW2cY073ZbNYPwFWtBozKm+g7izDbZ3SlrTUCtmJf
0USkSRIVMt5S3DCuYVwH+YaKZPJln/EFxm6iJg8OqaHITGSFzoqW16JZstd77d3RDW74ubrCmLBZ
NnsQvzO59MVwej99W/1fdG5Z5l1NpbB1cb3yJDkmkWNegEUbGpB/7hWjEolVnlXbon/Hk16OXBpG
h2nxrlq9+v3X2dMXyUMUEs1c4xERNnVddsgVY1PHmNxRlhzbY1pWTGMVbULo1Qf8CRPV3Bt6LVvn
iRZ4Ny35SKbnuo2Pwdt5JvSWnozuiF8vPhhJVPkSO9SXkI8gd/a3hvk7ZNzs5PcOxtQj+O9cqa/H
2QVCaZBVsP81rheByN2pA0bBwkHxPC9mQ2D+zpSzh5DehNSUrBr3QigV9/61jdxOq1dHoxZHR9Ag
NfnflTvJ1llBJIJrxU1XGmwFxyybyz2WRUS0oX+VoQA/bCAfWORWN2zaIS58rrMKzhrHB8eeW6oZ
zk+h3m3fEBLkzsiH6Jx8IWDIFJDr6yo4Uvq7x+JSCBhr+TO74XqQ0vyx4rukAhNoGKI/oXouGk8B
AxoQun7WyQqgxhiH7UXl/EaMJb+q7pJbMKwXEubyAaSSc0IxgUruNrkU9iHr2WoeHfByIKrzhq+V
+8BcoI0yFZin+tYe/Gk4GaIbTYi7skXftgjZGBoJA1BCUpaebHVoX1dQeqnkqnGHKgGrtgRh2QLy
wuQfrFNJz4jJznMOD302/hWlW0Nhuzk3UZuGbOfe5Eqmg4Qxw9ilI/mbSboyPYksTYh2a3HfuveZ
moJx3/MSLqfTdbpgLn5aiGLVAYrdzv9XCxa8NLg8EA2cf3BAYumvH7FWmS9MwB5PVodPJwaryd3/
m4u09862Jv8G0efp8VWzOgw3o13SUa97XbGFDhptOgutZalEH81Su8eKFmJ65iIKisrlTIetEXMb
zjWR5x7pTKUHgyq5CEI32ZG1UqnxPHF5FdT/vNaPEzKJnnNhcj467YvIREII2oCg3yf3YPfvCOGe
TgMx3d1r51hnTkMk6lVM9fQs0gTU7LPkfUyqWWBdmmStAe/q+Zls6GPFjjxWXEiWW+ytFQwTpZSZ
mjuiEHmqsQ7rEKyW1UR2DTYtfYCPdUfRM3qVtvUGaAvX4yG/5Q+ih9eAy5CLVQZfJWWZxfMH3ycc
q+8KfcV9tJkxOYYG+9RS8/Uy7aRQ1SaH5U3E+OciglLLPmZ4DoPOXwPLLrGxchJoca2EV8Mt0GTT
i9ZAsUdH7YTHCBzdI93lQsKiSkdbnN4/GTrQ20EBONO4Ow5rwQf1oQJGnyuuw/UZ9UsYsnCnSwNH
hQr4FeWEePf2+860/ArUvAcJLpO1GkHt/vjZdSQv/Ne+zEuBONgGGc+f/I/h85/t/haQ5SFqr93n
UH8qtvKUGjOI1i2VmYpJLPGDHyUwzNEAzFdx3mmTz1qJiOcbFfFHIQu2qKzV0tXrV0yU55LgI5H+
sVipzH4z7YO43dDc/LC26NMZ/ndZNEVcmDCHh+L7gthBryYF67Se8pRm1Po/32bfAauUYqYEuIKT
ckqaGMKFgvEncPK+u4dnNjU7rX452ZCgvzYjHuZyUs2yEpk8X0mxMbxisZi5hkJMc98zRkZRJdb7
hJUmwYv8wyRk7oMFziihEkDwo+mTNxQ/Wg7JCk1z0PjEZAUMLAI6LjHPY5gThdcucQvBuqVU+c+o
FOz5yVxfXyXyR9uTEZ0OSqiKU7Bxl2+1pPW7JWtWOFDw5gVrGsPaYMGFxgPWptx+r1u+dNV6LsBG
DDEn/J6T23BepFeqJ2qTDWTVz2HfpdnVFwP+JdKVEQzuk0jXzbAc0ltnM/sHCxMV9kxe2HuZNtZu
DAFdqtod5o7cKtxM+zeuMpxiV2d56M0EEgZuXKh5CjCuyKbYSl5hQwRpCakaUvpJmbScAJNeV+eN
shNrUJwjfd4bOKenfx5Wyyt6Ea+vKRhSwvLncMpUkWni/nt9WohH/Hg7vuBFZeWUxghF1kJb7IHM
6om+tRSlAM/OyqYmwyR/68Wg1taTDaqjNx0Ect/rfPnblCBA+PbIjWo5ELkWPuIcUOxanJp5IuF7
ZGJiQPTAnxJemcvyx6LPur+pzLbmo5NyghxM5QHrix6FuPAPVw82I7urarGzBp+pUDUxEE4oQ/FD
Y9uIME9HnUaR4UQdK4SdJX0nLaG3EHNH0k3Ukse98t2E4MJuxjrvtdSB7STSMw4+J/N8eahXivIY
42tR9YGomg4u249RArzgdG0eY1y+8sueCTJ9vhHhkvmBxhI+0qGbGsUpPFh7GdUyhJgq4s7G42LO
DgAin6b9L7WiSvmH7xXPEBF1MPu0vS08wIVia7m8lFg/q7tb9no1cRhfO+hgBFeXOfxMcBLyFavL
dPDO802elYMPrRJ4EVA7JH1VdbBoJTao8XI18feOMsIDzZ0xj1mbFA2yiDWNVZ55OOE/QiTnHSQh
Y5xtttw6mnTPGuoBaHpoEQsqykAWwprTkQI0bJm1v1DqOhUGg9ZsWsNc0y69vpKsYzdzpeJTC2O0
UEuLIAqpCbL7dpaiVNAsJcYpqQGa1x2GY12mYtGBfXLMp/sXvj0hA5ZK1pcKe/K2b07f737TtWIZ
Mzlp/KpNxuO5yiK5k+ZM3YSJqw1szgfFBNENuXeNWaUCgg/smocMfT4IE7/0LL8C5eekuOOv8qp7
VoUJGMVwuETyf98Nu73RD3BwqE/cn8YlPOkL1zNdm5c9XI8ccpwtuiwBq69LINSD5RCpfi3NhOaw
cCyTf5K+J/Dnkc/jwK3Xl3TzFazuWGeVSCm4Q4DS8Ele4A5Z9Uuk3RLFC5mBuvI2569RAIn/scbZ
PKOUGTshSZ5U1ApkQdZw8ZgLuJR0LQ3//y5+resGHifk1OYdPVkoKLbq68Zpa5JnmBIdJ5UeaS3l
ji6b7O4nZYqu6nqCPQdXfBUMqbrLOInDDn349JmDwu8iTcpCgbi9x5Bc6oMROosPJXiZoT8hekml
VX5nVosINXft2zi+McO8nMo1QsrJo3Lgz97YCDaAgk+dtyIKlczI0gnHdPhtsxaajJy1A8v/xWQU
m1fMue99ovdaY+NXRa2B8Mf8twepmM53Bm3YWyZjf9Ijm0vr4U3bsRvhdet1qBmhF7Vwkn+VYjhL
Rioe3dHxkdhjkzsE6gXoSqwcSc6XKQXER+IcxYWEAwCgyCjTW8RCYzbTHXUaXsFQqlUuSsaxskPM
bLhUVa18BQ3RU1x4lWX03OtfhTKyMPjzW9PW3EuW2QiS7WMILRfa/8hCkq/+wwdWV+eKF6tHiacV
Kpke5RGXkqzWrFyA4Sx/STaIh8xWEYz0zfDGUyQENkPXr9DjKJA8/fnuzPAirgeVkgRKDwG4jGw5
dzAckospuwgISnrpGU5kXAPaWPkzLzVjoXD9+7vV16m+LX1z0izBs2qIl7risYPkHhXCEFCt4wHa
pXaLstbb1vDyIkjVtI0vWcrcTWfySh32fyt9UsxLssvBnIeZEkERF8jIUgvqRs9tMsLl49lWzisZ
NCj4WJ2ByJ6KXIJqaAjf2XoKfiNSBO+DHf8kTd3gBlBXzJbR2HsybAPTtKrV95m+MHNT6Cutioxu
Ta2xFlaE0jkNjI8ELO5YSFRcxUVx+BYfuGVhmvc0otq1vmuZV+jBiXbJNPQDpN5spcFxFgLYxkKj
EGFwELYLdnRDeZ22Nclth+9rhAhhxT9Dityb/JpjH+ykYnHcM6u3jjFt78ISe7jJLj1spUO3PWqY
Cd4Tz7wtDVwVa3Odg3Dt4PCHDVZCb/+mFSCx/XDzUIUROaIa4ZU4s46DLUwI1mmsSyTqfVnHPgc7
Qr/gpv9cDRcBbCuLFHDYZfXe7/8Nhb0rJLj5lUjsVUA5OgYEQC4KgHn0PWev3EVECzLSOYNBG5uH
wCnq6bBm0KqUmK0DJny91YRyZUskrUgx/TA2bs3RWbFCq59o2MXLwEVr/yJeYd6mIcA4z6Qt1zyn
7reHjAUWLN5RjNdHa+F2JGGICwAUEx2cCJdqJXNNdUmJBn/8JexUXZK4mvMDlgFCCr/b7OVh/P5Y
OLb94BF6koeGQAoQU7hPNc+AtsXIfJT3KrIK1bPbeNhp/wHJAg8jZD2DZmLMg1bNSCwY5FqhWGV9
buxD08lhhfsGlaYyndgj0ChhyKU8IfY7vvRcplYO3YoIjdtMPo1qzaUOXXJLFTyy3tCP06snCWDP
0XuWRWswMUsxPLzTFY13mdC2hQTDQ1ztRgqGANVTHoyy3vJJfHfDnYLapiEdBVl5o9TihYZGD6YU
724OS8o4xu8LNr6ASiRCXCrN8RP1sWsGt4OaCu3eZh5QKQDayKn2REXHO+1402DxDIBbEDVEszfE
ZvsT0C9DtSpNupC/2E8mDt4avUaq36JvDZBGfMCQTAWpB+we6q4hUxSAZwlWPrbARspkwAEMi8rm
mZGQlZHKgUUXFtmdgW94HvjVfiyqSDybhm1LnMTrSyWRxnggm6Q/4fgJKWgrbg6Fz1zS4lNVrZBU
x0N7RX41GoXCDQW+WEH3DGwJPaw7o5RWSSdon25I0lM23rK+2TdyTQltTHEhHU4zGlYfSkjjN/e1
pjMb/iHTQ1+DU3Y/lse3KRCtsDDI/qK+wanprZa0lxnGc5IpZLIqITbY34O9gdsEfm3Cx/t8T0c2
pvvZwDxDpTXxtJMCkIh7f6/cxIUJlytWueJsu1R8dXmh7ipXEaHUO5zCAkWeDy5vsq4wI4mZYDDk
Wx8EACAeb1Lm3hhkMqL/+LPIrp8Yz9A54JsAHDUtVG2tLgEg6MTiorB+pIaVyqxHPJ6o+a7vHxhS
vkdEWJrCzH2zUU1y6pKtDIeSrnjgsaqiSWsGV32oMn1eldY1OFi5CVE2jqX7qgVuZDl29Uu1Y6AN
xBypAfeiHJ9+uybTZDnUwTEL5McSs6SBIKii+wB5NOf06Cq5hHk6bWrAkEDI/GZlJ/+3+kFuuQqY
fRy2X0zs3Km0lg8+Rs/O2jrxBJc+VXsZnUvmm2pgk1Dx5yo0QYG6la7Dw4zb7ycBxXTw+4KYxGFw
u8PdrzgbWkyoOME3AKf/5E0oSmjDOpJGzAiH4urxdnc61kcZWynmZa3CvmSUI2VbBWrr79VyYyLL
u9P5g9SYkGA+AYolBvOGU6UCjCGV7Zwr1OOQsgyVKqEQNuJ/ZuUHUiY9l1Tg7cNeFSJm9NIdy/1o
CocQXAC+fPkh3SNaxOGv8GIxIU/olT9FngpIMz/8wM5kk1DjwFrBrPR0us5j/6CHFuKxdThCR76T
cCcN44EOXpGPYi+JSpetPo44/mAgwVohdfNFq4tkGK3HfrtDa3FY8t53uyAFqzz4Uh17kOeQE1fT
Mac/VPQjbK/pMG5knaxQIW4QKOKEMsBWMkq5bP6RgRt8zh5lZ3R7FcSnu5v7LmZZU2fvFWWKKVjp
0RkRaL5OMoSFqJ6bUdadv5gC1LHhFB6N2qvU/xMS0qK8vy51BjwNENY7gXplh51yMcdlLQ6kaEBm
ln7ie0xBrSgv6u4ZSfNImS5UnFDPSpLGv/By6jcRDtcSm9VCu15yTCa/5kS1TCh4Qpof1dKJUEnD
/Jt12ghE6c8UK9rdqiJJHJKWT5mW/C/1V43YIeJ1hrUC2L0MeWeHZZBGZWKWaxVndMyXYjACBC7S
mm+HopXg+SndW1nSRcdsW7eFqny6Q3PBHlL64eoMocyPxlCnFE/teevHsQFOyjbXqfFum9MjZxGk
Zk4GzlVM9Gi5LZsJhKeAnTkKBvgNoeCTKrlhsDv+JxRtDU/OtgaaUlIEjl40/ZUxm4h/5Z+Tg07f
ehqakaula9ylk9THMKXD0vSiUcuwttTpfek7d0fb3+Awxj4U7ZU+2o1d3VOEm3akk/3W0KJiUYzd
S+DjNZNwGH7h8EF4H1i988HO0pNbVlCx1UUQpf1jubZupP3qcHlWtnPTtMek8FVMb+arp7UOmEEr
ClHwUpE45NZ6/nVRcdk9IO8w3i/MRKquebcDXKg3joeuoYfEfOpvy+x+BvdcT8i4+U5BT8DXYamv
z6sLLRjgC6YeGBCdZwvGmib1LtyndfPy5opEVZd7Vvf7KXEehn0XAKNEaEOS+NOwxcPnNKIed+Wr
IUpwvHQTg+ODyBlCkTYRYXWxGQU0mXsQGRMm8p1KnYiof3ulMjYmXAXmBc9BR4G06jxfPVGrUbLB
/jFsTMBi3rfuVyGZCY4X5yRMZ4becSS7Vz0oCNcw9BJP3znT9CC0OiRsqggwtL7bNCkWg+EGLhd5
Kr+wA4211uBgchl/H/PNyVK9bUdt8S84pAwn1/EXBLxKedPB3kfejNK/y2qXDhLV8l+h65a6fJZ2
Y5ml2nrs7juVcsbS/O4eIRjBQ+UPqcjx63TNU9vsecumTwxoEwT3e8XF4VqVtbOTCv+uWTHvIJoV
SfhqLY1/+9f6dh26xvM6teS26OxQTFt9AMUzxpCXOZ+U0HZZUeXg+7XmlRQVJfWU8L6IB9C7gsiI
6ezQRfX/Y4EhIm39K7LeJu68gCEdv06ex2pTkQuNZ1ioshG2gbr+fofpGXE4V0NL6GMjk4Yzi4yd
+Q2SE09kkrYvoz5lsspx58rNUzjX04x1NRCG0uUx6aoY/v5ua5SH/D821/u0b89T/wVc49MqHTMl
lTYt93o40Hjlz4DXpkSiairNmxpy1bp8PNsDKguawnYAlCHFwsK6THeodft9eysxvSNFl0GUWFiB
6t+MTgbYTdqR9JiYSJY6F+OZtsC4mX/eftsfGzMxilPyUhitBaHHyjkiBIWTOZDx1TLRNXYTvj8m
CsTAHw+nFZIafkjpp+bRH7KpLVWjmbk/ShSDEt1hyMF9k4sfqnHqSFTD7f+8vIIMuKAoKL66hLr9
xEXZJSIoh4Yi4BUm2ycN5RyrKVdHFMPeECbzrfL6cypWdGtouex6pjk+gUfV9cXFDHyAQx+mEJLZ
X+Nza3n7bW4GGjPhOwr8H7e5QMwelmdyBj+mN0ZzqHr/RHIja+w1lffN5KofwlRiH8WBCFbrAkDK
asIuzWU2+Lu2AwaNxwmD4JxzxxOVqOgioKkVE1lWB54eHvta4ZSwrIaGXmrFsQOyaBpNsw5jCjOW
62xCbyOlvlwCSTMJAkKZHVzKggLRzW7am/BjRmfiLEJ6hitXQ6//HdtJKX4KyPn+2iSqO9UgiFST
OCsgIS83rhwQgVCgnnimWz0c35VBfxqj9XiVjJV0lrKTpGZnQ6AsMVicoIEvj4RJ5SDHevpcjKkV
YoD2sihym8EaoVyoMgREp5RnVAklxmVGgtItGrmP1cdBWooJ8JWwaRh/yx1W6csAh/vfw6OvCZ6u
LjM5xIaPf8sSHd7AiX+TR92JVoei/q3PZq+a4J3KPMYtVPXBc/eEB3wwojXz6wB8YvcWAb2/dn6H
xxMr/lE6m3MucVtZqmOzr0baq8FiAIYek8u8FtytzLBksc0j0cNLcPFrzmREYXr2pRKhLw0m7wXn
bl5yizS0TYgtjzvQhTN6mgbdVna/BDuCN3u/lUAAJZ4GP4vULDLte1to5H5ksfxwmxQ6w5MYgJOJ
aUkuCciL8gYOUCGlvRU6UFCIYKmrdUEKu8NP4Y6L3JT9C6nzFDJOd1xzZAKD/z6cwbwdtotsMOoA
ShmIu5mrckuKRKIbHZTie9FmTAZ+IYtBIJPzufnOdahoUti78zQa7Zo7Qefj1xWW8hQgWv1ilkts
KUrB3RbCtUyZNf55MvGXPF7ErZ4fml76fF5Ykqg6SV2J6ZosRil9weXkjJruyX1fwZixqLQ0Lg4h
bzcSmWBXrLbpIbJs+gjb1Mlu15UbSsUTpout+eysEdYeee2keBqpurum4s1ZD1yGNqUXVv9F6X00
4e42DVANHOw6qZHaLFRYGNQwA0oKLx92JsMqcO+UEXzN3hR5iYPpRkzdHT7ocYuiWy6HWhgFGXcK
78U4Rn8s0W4lBd3gW1Zm3jsMarHqeIhc6NsAyrsPjuZnY1eOwWZa8fatfLjqKFeZrYq/Vbih3nw7
twi9lWp1l2UCyY9DSyMF3Q06ozOVIgvs1kjJX7eESnEHprl6CvR6aecbIHWSv2wB2O3RA1DvC163
7WiHp+ntj47YPnEraOHxsUIyQDtz6tSr/WrUf7z8Ym+V8NvNzhSXo+slKRJoGiixHIXclQDoHcFa
9mMHszltq/arVlegvA2NVKDj6BA6PLO4BVpAU6j3L/8MxJAZOy5PjonC5izivHKvb030rQqA2+LX
sMx4JUVozOSlv0s/jW8u+q2eGoifwPtLJxsluYKlQGT+M0HsalmXudCTGWSFulRLvxCcVJIeIbYN
VHI3fNRM6P/v/3E1VhEoMmpoKmZIJhGp/omZeFBJc7jE4pNp0IEC7kGY2u3FzDlHKsoIaqGi/gyd
4u4VIZVjir70/5EGMQ2yxD3k5c1WxaqFYLIYL1ZIOMVEwWALkoR0wZjDm2lJyHsxWsXkB47+bRhy
Qg9XJPEQ0ha8U1bmTSQqq4ORHFgurn61GCYyQrHivi8cJJNMBtulGOl4xZFHF6PN1WXvPOKWZHLb
1d9tIq/SSuyGvauKH938mxOUcM1wsgcphIJXq6+XyZUNMUeDotxBrJilzUJsLhe6zkS4FD/ivtmC
vv1+40u8p6u6mo9I4jijEyJj4h6gLCep30oQdlPlgFvDHIltZzkgijo/sbPETgIh4DQxKYgVwddK
RyWBOX1eyv7JByQwv/NPNlLUSxxogK51Pl5pCckGKAugmkjU0VOIm8jfq2ooE3R77hcoB1YV/idK
MPzlZMXk+/wUtlLWF2SD7CtGzyaaEx/kT4hLgeZBaQ2hTdqYJD4EXSsP9tWxAncwHbOMLVqK/SRc
ibjKoCJ4x3HYV7pXBZfq711EMGhdUI94dB0rWTvoq+/Iea9t7MZc0IlsJ6/72Q5ITkQBIAiePwFc
WFE5hzn6RZ0AWILxzZzsreRDWToeK+Jf+5tcaEu6DfA9Q9C+6ZuUI47rGVmEYKp4fM5gv0IudRxr
dFaMdeUtgE22zx1S8yYbQrdaPm4ntP6xHPdpOyCue6dW/uZfp/B0pVDeBKRaB1ZIU532an1sQJ5r
VAs9yf9GB/jOAH8oNQqgSr4UoKrnsZt4xq6Q8QVSDpJzypExJ5WY/Qgz7sjmB5F5dCc3Ao0yM4Ga
OAqH/cs0DKUrLcPLJWOQp6ufVQNzW8CbMZp8NcXK/2ZZzO/6InZFBfavkuFFbmkpNP7jIbBR81Ct
jAsZvdXXC3F/Y4mvB/ucegwI6fkNkO1BNu7JWE4lamu1QK76yHGee8m0pWYVSAWFHcppn77DPltt
Ehk5dDnKQN3Ll+giDeNzrY+EkXUl2dOlKFN5cLkiZcsMsSgArQiEmM/Ee3RggPAek9jOVdmvtTc8
8t991AOpstt4rgIkuWwBZ4omDX7KRrMgaP/QVb0bfo+UVBVLM7RBZDVIi6XELCgshKHUWHkpOlaH
U8CGwIl8alLDDxPYnEuAugzhsf5bkEX1PcE34D6y6BaNHQB4SrmIk7vk7kUM0gqd7dunY5j/Wgy4
ENPs5MFVOMIgR8eYAU9Jb5i/puJOtd93fWIfmBwfZROnX5lWV2ENz7XSNdApGIEqwGJ0LzVdaKrA
E7MbdOp/uDVs/4+SbGhyjVwjKVcEY8VdjjjEhVZV2IZZmrLf7k7BJ0KCuhJxrbTWOG50G6DarErU
mpE1uTvLIi+E1K9bdwpikC6Nl788cPUrWcp2GEjh+WZx/vjM2O8bKWd4nedoONsa2aeXOjqZiH5j
robDOdzP1uE2Z5o8RrYmP9PNiQDr/Onq3NqIPGY5fC0+1GRPOGJw4vNp41PPZveuzV58boGb1ebQ
wv9RQYpcUPk40t7knS1sD4c8dwvMEnX474jvX+IQFpu1XxYN1hWk59uqeE4GxjERTCvwxzAWlQpP
hg5WvrMMkHc8hVPmPwzd4Z3QzI5myk+gjmDMX6Iz2gnotcJrle1Ra5ZSrZHv7EKmoFqGThdwY/ME
1hAyM9xnT0E9BFK1qRAYS0EdDyU06FCICE8OwB8jPOo3E2WnZ7Z2G/SCnElfxLb3I54fCLT9UjoX
uhbd33JLxKx9/Luydhh8i/w/yWb6DFPqZPElEc+NfG6Mz30m9Iqd/UU1yRPbOahxBPm4kOhPPEfw
ZQ5pH1BMQfUtQoXpUxYWixceY/4g++UfJMvUyXuqNL41ev5UT2wAAzFE7tJW/J+R4Wt4JPVitLSK
W9oXIa4DafxKLlsp8jrJxfR1VudzFfPYh+CledOrRttcwPwNX3IGEK4Sb+Ze0oGdLadt2n3prz+y
J1rNwTYzDyQu0X/NzqGW+wvG6fZyj8MdW0BwYirCk3629fb5b8Dj2evphhkWnA9mF3pJaPYQkgib
pV5WKJ1up2Qe+GQXMGyvNdB613tTjj1LN4dnffJ353kgQ7ZXt90Osw22TSSXoPLMzWHBUb72S+RI
X4Kiwyn7MGZnROhV0EyMnTpdTfbmeBVwSokVOtXs3xzH1/4QXF30ncYCvGY7mnvrCwFu6GKJ90PO
CMhwOoyuwRxzdZPhoO/kLNmrS3y0wF6uKeUlf8QTdHVhM7gS/GKmoODSGdxet5VEV+3YFd/3uIWq
+ZIx/9/CL52+GrPHDgsdIhI+O/UnGq9/cHK/j3w3ZKW9X7792cRxYjLSHAPi6+AMEJX/7JQNa4eU
Cigjh/hd8qs8g7pRbVK/c6wtogO1JSJ/Z9m3c/RMRqaOuHhCAMvbAcI0QlISZBbXNEb3VDPrZ6kU
eY7n1DZg5qDqm4sn+yUW96CdQg9tsGdXjB5glvgHcRafEyu8ehXIt8UPeOczxbG0gGTzZapu2MhL
muvpD+TwSqKVgvF07/AjkmnhiP90Jj/wgfL/rf53FIX4xXWMRAVGFLLURVwzvZpVwcgp3dQLX9ss
8AuXpT2JWDNsWzLzi34h/k4QzLA+Fb8X1ZWkIEJ7pxJNlJoSl3wTiXWlwumGVYSO/S0ev58WEPq0
wilxNFS0rO3bnqaXhQ+T0ZJRH2vjkdUVud8KILnCjwOlYKQtzxFyVxCAc5HQHRNkjzw1gVVTR6Ia
ftJ7zIRALg5jewsmgPmFXoL5mG41yJMKt2CzmSdfpLAPKC7kFmin6Wn+Y/leGy8FEQ5/hp3q3t82
xM0KXww9cuvIPByP+oP+KkVYsfmXcj9f9TqyPahaRDr0kf6z0hJR1MFgIm3HrgEwzkdh52EACXOD
1TrdmO9xX3RDjQHVnPbHMn6Tq7HyCuPWrTS6/Jz/OY5+wmF6cq0+GG3QIBTbir8ccA4hzWVevHns
IN8B8w8Svl1xf1jd7tmZPw/O/ox2SJ0beOh2kfl+gQjPmWQBO8HIsmsWgpTryYxF7irUnTYX/sGd
5drVckS6iZ7ifcsMM/Z4owanUBm87juh7xELGV3KGxFIkttEqFN2IHGEjvw3y15SS/5rQtjro0XN
XWwv2GGmtagFfWczuASW/zNHA5Pzo9t3p/XiOXwGQlVpuihZV/39CgpLpzJBTtcydbAPwVuZJqlk
HZaHWACPqKjvEGfza6eX0tp4Q0Afifx+tiizWp/aQTuc6/C8bEDgmxzieLh55bwO2FE8FMh14dLu
+iK3U0dxl33FuLBAnzs7XZvUgd1GYwXpilW79R50YWE9KD+KRgdPpE37oXXS0frkWFFFDN7jaYy9
Qce0hrF15Iko6GgCBNLLVRWSWZAztGUPM/LKViIoxTTBoFRLxs4WHhPKm1K5IVhCI6riqK1zVxSN
Lmq9+7zJnsRm3MGmvl5aX5UCsrJHfy+5MZ2X8e7LzuaO5kiP2OXwr47zNuFK3+jLRNZ3PErwe/LI
gLfhKuymEKYayL+WbZ98ak7OQTqEZp/kyarOolWrlhnK+N0eGrXgIjANoFCzYA3b6YnSqd70CJqc
jFlFIkp3J9oVpDXjRKQoAoMmyDPCrExFCwvaUiL71UnmFTt2jxxopZ3+twLfQdxlv67/jAbWGPSE
ho1nf2O43Vg46v6pQHhLnKlMAY/VmitJMjEQERiS1k1J5/UaK16BJUXTMYY4/bbNhEQetXbeQWcT
idedEO4gwptQthmdQTebWCAUyYhYeZxYEiMccfGhg78P+nJONArxI3Q4JfpDoV3P0k7d7nx9Bm5K
n92ssT++DkZt8mvtVNQi38a0I9eozUi4un58i1XcknFhAAF3NoJKxo7oo2nuZ7qd13DBqgaRYXQK
bXLGBrIlfPhrAX94/+P0Cp5T+uYi810a39mzWMfAa5g1BUYqd1ewkm+nt3EwRmRo6gMRN/4twxdj
0FjYs+1k6/yd/iaBx4SzUzqDMVWbeCgSf/Ts+aqE/uC4hxbCr1cWORzc6ycHI5BG0k9BEq0VD3iU
VtkJ/PG2CKUwOzCE0K3L2ZrIWsrO4cenZGtVVhuwz0KAa+0rOVn2WUBTTkxW7AOahVBbvbnmLtP9
wflFnt63EQauNnI3+n019xdUA7tv2eQBW/hZSvbszBnQsshvINZRcF20/exG11m6dWnkkvZ8qL2d
9/YoU+qWgbeogyI8JcDP7LO4sTvJNNglrnXr782PXB+W+bnUvQG01alDVMrOQTxX6SYQkJ5A2Dzx
o/Kao93dwl6fd87yMqKi6KSzVEDHW7BNyVJlQSfK4aMlWgxL1gyquATShYIDCN3aVTxHWGLlJFTE
ub/bavdTmIyjD4iIPEwMsDBbaG89wUh5idP4CdGFtMwbDGaLYr5+nAuT+3lY5Fd789tw9wGswGum
vNiwgocOqkww9griC7Tf3CsKWVHcFX8fpayc5gTR96nkWo/a2xifaqkxeVKq3cROxhd0OIl29QK3
WidSf/M0xHDe0O6RxRx4DreyhdtmG0XaHZrtkFEf3dXuOTyzfsZ8zozuUrtxJK3DH4jfHSdJc1aG
m2Lysaiy5EObSVvMyIeyY79x/pATznXw01Xc2jnhalyQ/VLfPLf7nDdHo72jGgNirP4z32PA/Fog
aVePWSnWMpepaEITDOgmZZkvxN4h0pJHkBM+98RyDTBDd7QrttL5HuRg6rafsXB5JOk+eQn557wJ
gvp7N1+9Qz4EQdonjm4ApgayCwXr5XbRtRtGg9CcGb3wEcho3lPDifzSg9GCPnYARU9eogdY7RL/
zjMi6BSqxwtzc2ZGOgwEarv+a7d06DdWjKIgQUeu4qBrdhNVfd2naTBu73MLispv+uLnpg0qAlAd
VQLPSfMt8BUryYf3Rpb6bsVD898d7FOdYqIOjwJaVnOwYWE+Px4I688uf99ZEeXdpW61spv7sGp4
+PLOZLeqPaAY16twkWgvN40DX3jpVLaDVXw19TUJCi2jDYw1N9t5HwPvnIakn0G2drHWmZ2kwIK9
/fPZUHrdai4pyMdEezQzYJXkpNobggxgxdeJ3eSJnS6fsO7QW5nM3SwpBG560nXTyLaMnAvoJdkz
NXCQZRfaAHq7Ibg0EPuZKQy4nYJAIP1sISBBN4TKSa5GRj8Ug2t99qHonjxVW9Czqbh5dvX9mZcU
o9C/WC6OyLpHuT20/SEYdlMWEjtAg2Q5/+87ot1Se4FGEZUdnOD1ZYzbsrn+y5MW5dAQMUrqQO4k
Vy0T1hTeY9HjPRCm7I39VrLEl+CvQbPLKNPnWmicG5lJ73wc9iF4smfcdTfe0safVQCkTmnaju7P
Z4w2Pt38C18jk6GOynUC9zCpMOrtIYfo/NxnaVlXjv2S3KC9rVJHCxT1MGEZJ6B7ZBsCklL/yrnw
7OCTStia5mZylxVlD8lmYRShWRo+hMgSJcV/PQ55V+icW44UsmHc9wXUejUg9gswgVeZANI6g0yr
flvqzPtbWj8r19YOSZLdLpGI5WzAJ2hcdxjSX8nyBv3ispNNBoNJI27BWo+0HXvqa4uSZ9kkcI9B
UzmGQkpLZHjbGk9Iw2rydR34JWgbaFiHtP7KcbiVyrwF0dMyLqnLQV1vaS3xX259RazIBOUztgwi
yR+prXKCQ439eDXWvlVjluAnacrGSQmRhzVbO8Bf7hknAYhvyTSJh1voxDDa/uysnMgkbpXYT4f8
/bkBo/1LpNcg4oR5bjNOosl2T3zf7LY9Ap49YcCCwJPqk6Y7uxT/HN1NXJ/l9pqx1xeuHUKdo8XU
mxbsvAFg/dUJ9Loi2on/zgQMSikK4FpSgjFEgWDy4rHt2baanIDCSvqPOH4Vdo6Dp9wxcPj1b5+q
dq56LmVl5WY8TeaVoIXl0vHmjdXdhVxQGbLMG/ZrFaZzHnbkGkpPxk/uEQnN18LXLOx7nP6PnzLn
nCqobWEqF4/c4UXRwZc1GVo3jWkTXFJZg5G9EljccHQO4hvUpWzlYCaYw12wmWbn7Ee+7nYfFZxl
5+g9mYjplQdvZa48rJH2Vw6FXE2fwJ8c+wwRUs/qtAx6Vx5OjT/7lHKHHAHM2T6vEknYP6KGVfEa
KcAwzOxpZPkm+XfklbzQJuH7H++AY8oJvFxdEPsPcaMMSHfKc4jRjgczpFISEJobVCHWwLIuh5fC
2fmd19o4w7aC3zUOPNW7o8HguccYsh2Nn/QMzx1HTAp6Pyx0J59/WPswkwtBLEBiSaLMVTguHcYo
jGSLyaXDL0BC8vUtUFI4BSuVmDCITMf0r6y770c9w7fF1LIqqBX6dPLpyw09MYi3kiA7AP7J+iyq
Tcy9O3opBow6yGpOj4TmYcAFUTBRoeaeF1VG8wU7atR5MlCu7SuNZZ/RSCAmNRN8aGqihHx658bU
0C94+rRKmMYYM0QexBlzv/oPBTk3+MFx3K47AMZTCOHBMXXh/+wSUGCiGFOEqM9PqtwuesfbIpuh
2lgbTCl6fmNzLd8X2FcMlImVaGhUdlHYI2qm/+0Y+OLQ6p+rVy8ln6/nz3bwQov2a/FnPcRD7UFZ
MVeU8WM9LRZW4BRV4FblHfHDR4ijNHOxB4fBm+UzVy6uruazbeHjjEIQXqTtRsMYqcgzPA5DDbIN
JqjLWPsGajzj5QSn20bMqMICjvF/YrJi0kN2heu0I2HZJhto9AksaGgfwsShTq4DuMdndsdp3fkg
bf+fBohjquWmRqs0qEAvHIQSwHRru9vD1Dcz3lmXZ4Ix1oE1/psMHKrFsqoeN+yt07rIcttKoWf+
pIzmBnkqpdHKA1YrNVysVnc/W/yoEhjDxwdkCMBmuDJndmbX1bJJD8odDMsjBKhaI6shWEsFpB2n
7FPilKze8PjuBtniDISxsr9AAh18pDxjLAcMz4rrEONtqYLioDYRIowLNz5Xve8p8M2KTESz8akB
GDBACv/9p+r5YMuGbWLnOMgNiUilRKjNQqURgyJFkw00uOsuEO2xS39FzEud4izQARv5m2ZvdHg0
c9W4DeJaZlZM4MoAtj8mCxP3kF9+uxSiITeGG7UDSHuVSUTEX85Uv+cErnX4OMkvex1xJhWlsDF2
PmhuYr1rNskwKKrShQ1o4+qMFes6uMeNi6tR4pOxzMkUQhOIE5d++03d5+oocvFmE+twVReGKmvc
4GN6kYkbTY/xD9UU6BT5PbPvRQNdB6ctZx2EY1xjzNYyPP57yUSG8OBQw0b4/QIf0Ve3nmKJhCIt
GTLoIowHiF+BLoyAm6EiSWuA+jzzbqMcMjK9BEf0h9s5xImbJHl4tsHmKJLNMdDZKKB9EwiyGcYT
AJ4KUs1sQPUPA3lEt3aWZ27dL7Eex0N6UPAGA+Mq3t6ekRy/tvkTHJsw8NZ8JN1YgClbc9zQFdgO
zG4e0/v9u2GXjdID9AJsZ0sGcByQD9NbOqYrYSX3mM905Wqb7aTVDdJd01eeFPDrhYeqnnZve5xG
uxXp44XYOx3y4ndMw1L7wjds5T5PxVX/9KHsVQE92AbXULfuAdrwMmr5JYcCVPYBLhH65Q8yNGyW
rkeOO5Ge9a5n9ySGZIU9DKEJIFU/KQv2H3bV45h4k4SzfVkc8gc54D/uuZy+fsnaSVkgL4EIz5rJ
41MOaoxbnaN8UC4SFzIKIlM5pHonQSGSOquBXq0Nv0ZC39UWgoxRA99aFotPkcYwsp0+d6RMwMx6
Ci723fSKc8zIxGNjKhFqyipZvYXraB/vpLpMWjtlbCiIJDUnBgwou9/2wkvzIAtqzSZVwkA9yPpm
gT/A18ksYeITKWodF0xnft55VM6svZpiDm2yFWuftoWz4tQ6Vv5TvbLaurHWUFUtTPeCtzvMul94
4rkEG7c1GCoBqlqOHYi8PSQfe8tGi13KBguPAGHwVaRhSm87T/rY4BCO8XITyF+hlxJJDTO2wxeG
PvRFM7OZ8TdSwbZym1zzWeQhATMXsTBl5UedPiiKV/Nak39bWAILr9y3VvOltmkTbIpnfGB2X1Xo
yUQNCkiAEMcyLejLNJhfjRWObTzPg3WzDjENOdNnYuS6qDNhXId8dmNoMfuqnvMfRjfUDFa/8A7F
gmBThX9afwKPoQ8EECnFL2TcTtpzLUR4/NTZK/UUiXGxAHHeMAejUHuZW7mcDLBkYrHIoK8iex+b
vYrhoVHr951DlAUkZMrBH0ZmeTk/IgcUL1pgPSMCnUEpfetWsK7t4gmHNK2bXLAs7tXwBkPCF2dN
EMvgEKp53K7lYUjXwyd3uyqJw+LQkGJ9WytUYlTgHxLf9UR2wTW0MqA8YSTwX3efNgmCegVzZZ91
cKLyDo9YRjrp2S8CUkKeOM5f7YPEIV6ITmP001bRyLXy72pVOHbK7sTNOwAewmGlmi3N5x6sHqU+
Saw+HwPowvR5oB8B3Kesdf/f2BckU39lmlvlJSe4ssoFks83h12NLGk0VSwSCOCvbAl2jCZvJ1ce
pCbpoi4/l6r5A1PcXPP0xN9w05rDgfzkhjFa/vRZtFZFMl4Ug0snatHRYfaQCdcC8jlE4aknQbjs
qffHbssBZ2BcGRo14vcLUIIkYEchKKLaT12gYu5rWzDI7nS2RT6NVDTEjrpKKp6GqQU0OsM/QgNV
T8OlVCtTvYj152WetuUvYcsZoGaIuaG8biQPbyNz1w0VG3tubc2K0cCO5nVJXSB2DXKuqpG248WQ
kcugXplwywlQgNLAXZoyx5pfV40Xp646qK/HmuW/WnMC9C4LCaWlGPLnPhgl2K9HPkKDl9QfZsgF
ejL0Le/Q7JM/r8exzt2NxEtF+eU+RaXZTqublQdzsXO46EkR83bGli9+gNg+GjQY9OlPMU9qAfz4
zDF7EzEsZoxP4MHat1Ky9fc5y9FZAN9b7RjcBCxCYzY/PYh1iR6cyYpyl5iv7bjBsaKdRj1LMTf2
0Nyz8AwP60XZqlq+27feaPNU9LQPeXw+BZn4Au6rWmHozpz12q1qDLKvDxWuyfP/SgovnK/Gz/17
9SZxwovPtkssqmJ8labcEGSbd9ZayPWsbPEVFc/OHbU3ivN6vIxnSHl1HMHDConrJ1KkaesEZmHi
wkE06Vae44PDNb2KL77STrLrwBRfbyFi+05TB2a0GB/m1CC5YPy3GkialVR6AMrKR+n4kKpvYlCM
S7TzVvj6GvfQVpc+4vgI5YZQgvJSUuNiKC+aF4u5g1khJUHEjKN8UORNPLk9rnNV7zBi3JWERRaV
GzN5VVFbxeKT5DLXOtyZW/7GUOpBQ1hjr9VI37e8I9lSP3pLh79NrSkCKvQgWkc/NNW18LQhnwpU
yW1PeRVQa/QejYXxVOnI3KIpui+IYbx7gEMq3UNDiS9g3Wm0nrE/A9EtflJypkQlHo7sjmWb3vgX
1kmr3YlUdmS690bfZUch4A/IhkY9Nh8/lVgjSC9L034/YKFVaxbwYa6jfThRrbdsv7B9sar6s+9R
qUReJ55zgAELstlM4A/yVLplu2E8inMTiBdTNhoJo7kQ/HJTnQM2IvLdPoR5WdTz/KzOLcPlDYlI
cJrjiKMqGmVCjYn1+yZB3LdK6oJoPwZ7PHVnTov41IMaNdbtW2QUanXdC52NoClEz4WXruVP8D8O
nlUBh2eygTQTd9BliEb2cd5uLLrsuxfc1EcndJ6ZJ79OTsIVlmON3CzZyJNW6tEBHrpJDAFQPp9v
y2RJjjkHgfBc3IC1VxTioE2dIUrWvzNTEQUuiVzYT8dlVC6yIMhx9y4bqcn3di0+ZY/k4bzAlxS4
fXsa1YydehqB18QDdF9spoQw83DjKavgAWmFbmyncZ+j2BHPq4t+iwucVs+4Wvu64jX/uzDqWkcm
jCZZs1fXGkLpXkqAAGNfEEXFjT4gzNP2emXzSZYL9mKTxtZc+0rB30U+j98t8/9XnP52zEgv+SN5
n23qXFFQvmxMmGLiSRjA95XjKigdHi3pkVTviMOOeNvoJ4vuuYWkyo9FCc74+HdBZ3rbn+QUgfKM
gaTqUiRwxWoj/xzid1Lr2l8ffuSRe7sF1jblYXOhe/lM34uiNaorH+gyPlE1mC0cYYcygLLXehVq
96Bv8bGcAe0AEwy3R4lL9xto1GIUuNe1mcVAZseapvRKhqkD3Ugo9mHOIrK8XJdJJYhI34nnS7B6
fRFEPoM9xflGqUl+L1U41O/rNbKKbWcUhmp5vqSD5aAnjT//ER+MBL2fHxN53h2PTmDZCiHVjsW7
lO9g9H/ZJdQm0E0x7g9bcvT4jLNTTIoO+Ubg3HfAFlawepa5T3VnnWZcVTZJtLra3HV2tRJE9deX
vrBBnuksOPYnp39y5E2vj2orobXKfSyyMYGmBcQbq6JiZ6zlufpvq1lg3T6EQ35BqCYg+CcUunL5
gNKeetkj9colSrTEMYQeqxBk3ov7mNx2TsY/6ECK47cH/GMLFQiveeJDrILXvBuYNH7rXpLXDnJp
Cs1CluuoSkb0oZoLdW4vUdHwRjrC4aeykkNrEOi3GVbP7wnysvqWigookaBtHTQMRLxxVYK/sopq
4/HceT/uHbbRrK44XZtsrdeir9OkAItOTAhiYBYgpqT2zuAmF+npVklRmbfsbra04WsVxbmmJHSj
nHjMK/9nYrUBsANQZ/lOIMFv5xJpsGSGJ+zWWc33fPig8cJnrRtQuodrwBqqm+sZ575gVPwVnMxl
CN8yT4P7xNWgXS943OsiS+sekTCxAqJKuRGg5oI4ryqhFin+nYXjsJ3syybsk2YUYvcknv4cm40O
+xHNUG0M5LzPqSGPhZUdKlJb181FcUATCkOBMMTPPZAg/YjEwDykedfglgzzFrZt0nESe7wcfCXB
+8rsOsmUsvrAaQxh8TrHhsh6TNyzcgqNI4WoHnNNfXmOyWx0dSpG/H8HLzWJQdbO14yRSNO9dNmj
N3mimUZVqQcEGIFs5ZcW8w3Fg9EbOW6TzxqrQeDzSpgjmJ6gHoBvbzuJUipYwMENCsR0AtGHn6Uv
POMe6KOXojj8X6pRy+fvuNIC6oIBMqzmUcDoaaomp74fWPBJaEOOdhmexUATXa5PkWIKxfmHfM/1
M22YpDBGKVVidKH3Qq6scrRCojETAnUDrAxsg9bz+hwM0tlO7oADwMIfDjelL2btWKDneq9dKyev
Zi2ixESqus3Ef9lpZsVd5gnLIkT9y/2NbduKi8oLMUjuTGVj1vDDD4PGGWcu/3aGFMUNkqY9stX9
p1eidmmDwSW/IPqph3YheGB6VncrHhsgB4tvkdzff6mSWH2q7hQdWvNDv64UMgLKBdPYZi5LXcyQ
+ZiqItG9UyViJrqh0JQv1NpAKYZD8EiRREm3FQZ4igXHyBkUKlrd+arpL4Ylu8OBiH9CuXRlLxop
062Y1VPHkcVudsGksN5CbdZsUVUh7ERmWGNZBauHI+dX+6FgMK3sMme0qW8qaf8Iv1uB4yYsKMVf
jQ3Y0XSwOJBWBDSE4+hQ8aFH1qMSKCPnVDVlQ53I8Q089o9MmoyvhXW8rtCOjd6mZ+nEPIMr/Gsw
K0hRKCeOVL3MD/41b/fe9R5CWisTL/PnX/W+/j6hLp40vdgcGRA6YD2eaWNrU122eM9wtEeJs8Hq
IytPkZCRvpw71cyDvQigOv/mt2Afw2TWyiTy94j0pCi6RuevnIQUVh8Tt0/BMt3q9hPSdH8AB7+5
9Bf9QQu+BQc0NAvhooY/ZdSbuA/3i84k7CwUvjvRlbm38bmu/zj3kl7SQJpZOlemF3Ci+rfcv66l
fD9T3iOtHuNf4udkTOnA8n3z6CRkZjbRmAcI7Abhc+g8V4OAn8q1+wb74fHUOSL3AR+AqyjLzU7w
471uF34u3u3WxXnmbYkiHqKwP0sUl4esFwMlO9regZCrgalG23QePhxOMr+jVOkWl6hoVYhjV6V6
gSOVatoQnx27xRWB460ovJe5D3AEEYnC9Y12yBqDd6Bah13n69qT8IpctE+DeCyZxm4OqpI25kZC
uqO3bcrd+GahD02eLBUOOEPI7EhAkjrKyCo1QOFhfVsfzGfnNT4Uv8UiSGTk5Vw5Yhki7mwroLxD
UJxM8h2TCTQSQpc4fSLv1ujvpazo+TDbkgJt1uEd4aaNdCKpZqMIGTizFSzI+smOr9y81Olvznjv
51r5n7d0oJGgFkdKRE3Spkbse6bx/NQslRN9+GVeDvrlP+ixvM6SY6iYX0ySodrMy5ZPDITUy1JE
+5skql5nRDh+yfZ0GI4xVEiagXLt2eoQKCgEDxb2WBaVljttLA6lK2T2jBlr/5S0PDlQkLIw4e8/
CPuPyV+T+vaBXXCKnGdjR213JKBYa7c/BfWezPilbLanyaQf/SOgv6HJD0f80khkIwfWlEg7GfNa
yym/lcTc0rWsOPBWLVn3Jqlqlo/jZxMzC/j2s33sRFwiR940ygnoUCnZJZco+pQR28ZM2nur2WTV
xetKSzgacN3nshN0Y4p64Z6dfdi05SLw9NWii97Z/TzxD4Di3K3mACzMvzuSOUkIsHi6KOxupFN2
wIwqDxgx0KwG1undp/lJnlvdBlv6WXmCYSFKyR+GhrHqTfog9XbbiTAA5Gh1Fc6yLahG79db4kfN
fbBiEbWDZl4HQxnlMw2HP9e4slj2lxfDv758yAYCP8psAkVcG+YFlMbjC+iO+HJYjoLiIjNtCdsU
93dJpxJj8hznOZeh6++8wRTffR7oERLUOoIxu+rq/K/Jvc4+M6XFDCNLivbn2WbxBvRK9NmOMGJg
oieE9x5ByfRUPr7mLKUbuPALdT9QizmA6+cWnyzZ6atiKANnbTucBXbfDcVz+aeRZdVM0LodnEu/
/QhI7nmFvvt/+PR84IjL2aU2iKLqe7h8um7uhkGhVaFnIzgjgGqY8+MEWC8fDr7vbrzy9/2jVME3
kLdAGBpd0CI+HUNWroyPY3dZRDWdqBOqX/l4wxl8SQxczVgoToHOp0juznh+hherK7NLAKkWA4zZ
1ntWcOSN/mf3NWQYqi2oUdL63bZejcV7iCwlr74Yka+Es2/4kGUVq8I53bSg8Wg5KgCbtN5m0jfM
DQVdxMYGbaGGaXON/rQOc6jcZemzrqV0NKFRVlGiNQyuTfon/L8/XH4TJMmQQcA+2L/+HHTqLw6E
ZPqcMUigq3Ou8teI5vp1NwzUXgltVtTbCiNnbeXdf6vDnb+Izm2NNVMWP3ighJdPjEJwAgW0UY+U
I1TxUBeu/+uDKrt9hkgKjK4QQ6lA05bCN7+TQ9Xjsr2WNsBhBcrMx6Vggj6WxUT8Gj1zeSwQVo4H
EVUjMHlQDFvxRsvf4lkh/20Cc+MNe4UZxtt5tP+zElk4/7k6YWLqscDEa4F+A0D6bYlqExcvGQub
1dJYx3pqiFKyNNDyO98i8BOv6eQvm3/zmjCdBbT69UTzok/MWCBEov7GXmmRnP6j9aOrVdeIUYB4
GevphXm3J+9XaZJNYucxzfiX2DHs4YXwj4nqs+x1HTLr6OA9InMhyyLWT4vCWmp+IpdZjeDGuL3B
1KtDcgnieaAPFjZLeGYeRltFRvYKGA9cVZfhjkuwIZMlCzUoRN/0HGOnB2sYPo2uQxqReTuXzFY0
obuzdaDfkUABEMFfvcvK+zz6aWjVPdNZJrzvMD6III2QfaNs8pVh3+0/phzgxlaVvFvzuvQxBVbQ
APR9bwLFdu04wAcKxEd3HnTqqeYD+PkdoGLxcCjzc0h+M2TNAGSpac3SKRVogMRaQAFpJD9giXT6
u5rHgFm9yJM2Q0j8NrPdB/FeGM29obf520nMM3bK+EC8uF0+Jk0PYn+3Zl2jukGDD7MtUC+E7H2o
rdJOnC4vsmHmKpowWzeNGGUPFxKaOk9zaMGUA0xsyIzoYoe9yaPSYTglU4xewT/j3t1JrDWNm4wb
wwsQ4Q+IrSfVgEfv+ZkmyStyjr6yetDypyCuj95ZCVtHS9JFq7MD5cHRI3dzWgfsapEXsbILcKFa
jy+zW54AcktW0xGpFkUj/7S9Q3xVwhOJKCmZl9USzHcHiffiH7+rbohdJxyd9/+DW7PynuU9NOP3
hO7hD5i78NFVV7ktjbji0MMPM2/+uYiGLhX58ouY3LtfC4C0MMfksvKI/1L2eoHX9RWiBsi/CRj2
jM2t1wwsq6kvnKW7BGe6uvkByi++uYfD0w3CgMcjZxfAyNfs2Xz/am76xLfCGK++5p3J1WrDDPPp
nXgjtFJ8qLIapW2axgxbCzUA2iDMh0kLfOBgslFFwYHFQsU/6nftNWsk0IbzBmepGc+JfcJv+V1N
f+lvbewW0xv9UOR1n3Dn08uZlgJ/VNIYfSsDf029LxYI8Bkfh5ccpvvrYHPsxzFhlgJnIK5wBKJC
Dde4KgxyJOcp3J6VY+HaPm1Atq5/N+zUlWOQmFsRkuz6MaZ+RDz9bOI21RaxKuojTEqdUOgyL/OH
47BLCYmxWnthPLBNnGCm/oF8wLEXEXmDOQPtHvUEdECu3FB4Hg6WhKj/Fe+cNKousIfXazcT4oIM
nF2xwGL2lMxIEKiaPmi15vnrZXsGqPzMIo7jdASgYUm6ZtD4womLrS7w8au/5WzbDkceuaWqvN5J
ig3hucQsW6qL6UZsdyfNcZFkJMUqSjaJjxzc/27M1iR9LyO1YGrwtPh9tKvNFAYajYVOUkuua1vT
AjRNNW2ytXsSkGzrSOw+DKTit0llVvrwx0xI1T+bKRnPkY6uXVkk9YdLYqjStzimoH70Yhbn6kug
6plDeBygMMAeQeJTGcJJ7zljD2eGB6rQUYkvfwr7cLd7VWx7KtqqjkMcIdza1640b91Kl/R92fK8
/Cqw7cAyxrwYqTXQmgqUJUIJXYsBR4zH7PnsvrC3G9sYQkUe64D5h6hBHWh7Cwj4/bcIrDmKSeNb
vfesLV8SjiVJxM/BlJEwT6n3vOXs+GUTjoq9SgaKv05sRItbLMKYIxzkfZF28Q2BQ+WDKPlcXfat
d65m/jyOPk2SRHXU9TedwlEFxNhccYDwH9c3nAzFdkNRTS+zUi58SszEaR5CspDYfwxQyERVSN1T
As16aEWHrNveWm9bHreURdWTI6mplmD65VLMhJAXVXOtHlXWy8H+zT1LNxC/PlUq29Z1ECo1spYh
ti+estpUKW9fVynBqpz0GTkmIl6u08qxY8fEJwSuoAoRXbgnQZjGVMvyh7rZyctaUtuwFPNAEAVr
Dn2Bb2h57FJ6AqLKN3svxEFuOe1hJHFfCSwq3MHG1D7BVJXV637SaDaACAR+ypev8UjAr/ue0YrK
FAa5uwboKdyPR1ZEwP+uJnRV1rAhICbFiejrjrmi2vi8UniG4RCXMiGRecGlfyf2X9Rb7eK3nBC/
6mBlBpSE2E9MUpLhsvSGmhbBjWqCH7vRcphJMPMztRCMR7Hbbk79fOgNx8iAnFeRFzBX6w+Wu/uH
AcNG3ikp7p2IKY6rbnNVdVqKzMhDh8uOKDixu9dyYeSNQOUbonIyqNut0AS0LiieGjN4ctnoR6Df
fLoVxStSR6+cAPf+7kOribP9XEruMH6+kxGv9Ff/U8SQkaKnNGSJB7mHfYOSixYJ3KLihUurtTGT
G345rfo9LRuB83Ja23c8MzFBuKg4hrDWIN4Ib6+nYVG4zeLZJ6uGUTkqJYCPgTWV46qfbmi92oQC
sNNOQThEcTp97nJ4u6/6KcvuUqsFDXSYw7QdES6bmAq4MmsWhp27dpInjJom3BhzJ4XBwaUnc9CF
0hWznJYjEZ/1GUqGKMLY2x5wqjQLMa/O+YtZG4LXy/Xbk/maxed4MjYGpZGj/8K49lzamtq1UOpm
t8t4w4rc91doG92k0RoajUobOsbH6DLGNI7XxZKBgkbB987xQPtwG6NAP3yw4woEDqKzAqCkoDuU
HTcf5Gn3g5oXnyjzfvBXYTZRlC0rqZsr8BegEoib1eq8N7p+1/1xf3EttD9IFgQyHeU3jpgWrHMF
uwVexGg+4lDwiTmCbzBBT2Ff2Cjcx0eHyxn/iw2WSkJOCZfnnr6Qd6wdYgADNiZf6SXAK/q5fnia
CWNQ7YLj/fQShZaGACZvw9ldWHCyYOD8cd1vCv9vdZL4Scd9IPf4RrVTF+fn55pVyDHPuxR/IFnO
gEbKLzyvKuf2XdmS/Bp5PvG+VkCNbaLru+yxESlilnTMKLbindA01YQO6DpjXzFNBSgSApghKqGF
N8wV5mHuvyIEqE8BgltEnA4CfNqyOzXgRznjwohU9nFt5C6UYON/Nxp/oZacNdw87Tg7ZEN5kgdE
TJIXMAt7a4tLmDtZm/z/K2Fj3RmRWCrGYxxESmOkiV1Duv8vln/n9mxfdRfxa6ndGGzckzfXw3nL
wmye2okakgHT3eqDp+de91R5T9SPbYbFb845kDbKUWFp7/baVIbQIrdAaG3f1ANCFVSmFgSh77jJ
fHPrFVThpJy9NOAj9V4o+8XLnpD+F4hfxBazgFNDJSp83yG1p6vGkGT8udHxXA/X+7IjBkOijGVs
jInY7xVAXmiLkbJYPcmEmqCJpIbqaU2AR1TmzdCEP3OkN99SAiBzedBovMsV9doHlwkdWmRMgnhb
qgTYLV/UIElbfublatR9vsh3roGivtJWcHz4OvF/ckBdRRZs9LdxBsCnWTz19YgGJaQieIv5JiWr
E4kI34bJH+b0fFUZkSmG01fZhLWrfNx9xs1AiT6Q//tklCDnYYDC1z1BtHeq7N89OW6xH1zRAIwY
EV+1Y2hsBQhvf3D5bvNhe6/Wrg81g2dARZqJLlO5xj1KuynND44vzk6khiq0ft5ktiad7OWptdtR
2218bjhsrRyKUdLxJOHhIBq2OSzmcaipIktj9eY4eeyLi7TixZs1P4+X+UnxdwlXy7h5ZewE4zaZ
UeqIqAs/V1kXnQ+c+KQQ3oMA22brwYhGmPFGefiU5PkOy/7c74p25fbJohHCS0+1GCFYJd/MlyT/
EwpJNJAcgYZjDNVQWNrb80mYgKei5zgSRWEwrQwyEFBIVEkmyG0GzzpHEQ0g4KCsvnQJ5Zp9h6bE
KbgtVWUFgmoHKvXOEYALQLn2ZDbagrjO3RBqXMH8XxLJ/dpAQOBXdzT477p2Kz4bVrau++Oz7Wr1
LXNuGyJSP3kBKLroIfpYYisxydtXtK7C39d/kwXZZLQHZFmYtbhk9W3BqGFJaVq7NvFF/G4wXGgw
pssvYJxvTA6e+kg+3zBY0s4mp7FZIfAWQxoZ73T5TRZ683XxKmQGQFVbEsNXB7nBEIvJx9Q0g+OK
caoLHQlmCx6Uhqa8iMfMTHNXQWqkzDgL7O3MhKzBUTtq8zyl09x75OlsOjVCUKHMJiwqAFJZoU02
DqKVO2OeAOJMBDyDyt2ZcHnAYaXb5dFORMAx62KqfjaFi3TGJTAqjLlB6UQhxksQjOMGNnD9tyr5
r7pX5aqmz9NL+MlRAGS71cmQ+0zjLieP1QX4/BGz9QybFCwAIgZaHWj9rNfzNF/zV81xxeTe60/B
64fbP54z6RD1/DYQMTv3C8L1s3qOADTdaqt7GZye0vFuhKK4Cop+nE8q2FgJazRBkQpygC5IBEfq
U1YJVEF4kOosMv58yQ+rC7MY2GBiwK0dtBefuN1ggNd94sPDIpGoedMuVW1FUZPhJUjM+AFp7gkX
63jlN4rclaMYUFhHY1x1xD+/S3FD7lm6QXuFJJ82OqFTLQ9SfJL/n/j0yK4M3WJ1K65HwF8yT4mM
eSFfGhrjeuRLn7HWTsZmry9NoNrHVRBFfVDQReI7P7dxeQt7G6Hn4KqlIYHe708sNzzk+cdynFH3
ypk5o9OADad2mOGZW+ULLLwBoVFhnEcheoXuAtsWBD5DHowkAzbIbzXYERYqQ/lx//1vjVnAkoad
KPAMYp5q+iT0drOKoAlJ8ygJ10DINUuNv0OFGsctgpQAAWlrbOZN9Z/X5yDaAujB+Qw5rw4Z3vTF
8b5KrSXqea/cod2RNbWsopJYLlED7lNA7b09RQwTYqeZZ3zs+1vIFKFhsx7SpSq5HhYtsTlvuE00
V26ee8lKj31g5bHG+nR9Lqy7HnyqWBjc3bMH0Q6/wLYRCchjq4YFQZR08uU4s0L9kPSgiE0pLmVd
j0EAjHyS19JukwTJGqrXa37sFYP8mcdydhTtHtzAaINTKsdcp2hmNXNe9PmTg4/KWEk/wtrtjeY9
Gzrvhie+Xik7srprOOGl2GT247aiO73iIIy0Wpyb6rUKBbsMdqov0Fbbbl0MJscH9Znj+b7iJH11
rHIsgDyuGxdOlEkXGjOzb+GWd/45IgHo2L2yi27hP67W27odjsxpFJXEp29hdfVftKAJ1VzhBb5G
Zsv7NSTbcLRE4OUxhl07R2IUxJ6T/tiX3ec8WWpk23eHx/2t9RV81D0ZhrDyr7KYR2A3u3UG3Cv9
DokQEgu7MtF+GmB51Ify/8OfP6vrmeKqBsrqErL6Y8qJpYZyqSDAOuyx1wArNxDVyMdd5OFTh7Cb
XnFqGOtcxdV9Xi544lTyTVV8Atj/TH+SPxpN7ipGlpGhkNvxZYEJY8dj0+347v2yBEZsMgH/6a8e
ORLypu2uln/qwVK4US5WxS9UMDXflum3NOHuonyzJbjh6zISWMAwC9bs+LUqgEIw4wiQ1k61V5mV
xsd6lRk5gVPrIauDU6n/b9WOHDrOBLcaCphaXHW2+/3C+D947KuGKO9DKl0yiwjvSzPcyF0TGoBW
cxR31PucZCqnUZECT7TRwQ4OPCgKyCaQg+kthvl4mZ4VN645Y6Pja/DlqToGGP0qqmbHy9hTf6C/
o+rfZGHcQzA5basDbu2LLWN9YVq5hgp06FYq19jcIlbIYKKYz96gVJYp5+7ISh85XZbUTExcnF5R
O1x42DJGy+xrRTV/e3d2GqYzHiTT5miUEbnz3lYasVsIf6NklaD6ixMTNFFV3k8WhoNgs6/FFBqT
RS+FBc162mTREFnJ7tdQ6mFIZajF7pBsAZ9zUZ8tJ5F/Vm+FD/UMbk8HFOmNJJ//8Dvxh76KX9vA
jgpJyB92JeZxAvTnXH1lkASgvz1t6QgdEH7HMHLi5UqmYDFNVTkSfIkVQ/c2xx7hmQGpvhvbVRJ4
0TkWbbujVL9r9Ot7w/UiOLe12UXyoP6NuLkE5ItprMC23wqLpxeNa702DTqAVbP3EZx+OVXZsH4d
MCzBMLAr/ZG2qnnBKnBp+HgGGqkOBQtFpa04HkuyQcmz4Bx1mzDFBhk9ORHiMEP+BGyczwaCwf33
R/yi/uyFlgYrxDf4hhKpWqFB51q2gbuMrnsV+18gcUaPg1FbC9+0v6ack6Qjt3Gook7rVt4rK3Jp
O/kLjE9o5c/hhO9IYPnWLbPj2irWNFyFf8vbLFkXs5nLl585LJPDLe7Lz+oYQR7kgK74coknbroq
PEfCWgExxkWylsn1CIflwXYuSn61hOPaZJHxqgk7t20kb/Poq5hW6pyZExd2Vz3KR5s0Z09fefSC
EbJgG2xGeLtKtsyCTqFdTLWBblnGmsRpknB8j3CR5avjPti+FxS7S5u5uz/0VGhUR5LGUYAmKAWY
Ba7j8hqE10nOtudqN1f/Y1l5mOvdnLZcOsw0kEwYLZg8WD4rNLJnWjYhMbbhAasXANm3vJtgsm8n
i1UMmJ2e2WlCByytTddpNHrgOlHFqLa+X11P9m/p6YYX8ZkOpwW6u25HLEqOcGnExatHxXRmhD5N
NmcJRkZe+Y1z9cEGMUTBw9JXd50Fw3SnNX8mqM6x0lH0hgQ5WqSyjb1P8plO1k7qY+tU54xiLJu4
GeuLEzn2lU7UexxHL+2lTW4WCtMw6B2qDT4iYQM3IW+NSu4IU5Upza5kU3D8UqX+x6S+ah6/hQ97
z7uGfe43CnDBR9NzFUPlu286xI21dXvsqXI3TOkkrQFOLNKZCrx6NbGbZb7sxp6qwzMeo5cjNmOz
PrFbSy248SEHvFfcwLoulOJuh1pE6sTccvKzWYRByx7ilSoybErprP2B+skLmGibAeh3+wJuS+Ui
DgIXcuyH0yu8Ic1IkEYLvHCALE8tNkJTcL4A8lcXyDHTEZAWZAN0CnP/xAV0zMWftgi6X6DFfELC
aAj2m79xIt/YvYb2d1i/UgRBMsv46ejwi3iGcYNfVlRebNsY7qMDqmUG8UA38scVBcvarUVnr9b5
vXOVbh7R5lH8lfxtdm1qGPVcKuFxNmbE3M32nkiN1huztHm0Z4ccODWdJJdvBNoFwYmVkEt/WeFj
rSUAQ7SoKWaRPNhYIYnTHBFChDNX/3Xh0zpIhvQdfHMxrSjcKKg5b922wdlIDVeL7bbMLmfVAic1
1zB5Cu8Tp54ilfMqEk9flumpafVTG93+xzMNWR9pnGX9gsUc9lchvevOmR+wXtGRLLh5F/06Q6Ck
Qu2jMYzaR7hOjxOjFi4qaxX2ktT427TFKqNfHAYvjo4D2HCekM606RwBNyAN+89SWBGvSluJgTAx
zHBdqs3wZNKGF3ramq206D6GzIs/JJFD2w+fneQc1eW3M19XGOE1skNsV127lCUOi8tPJghYcSFt
2e0hoUnf2oDPOf3E8V31XBquRJqOTqr7LPbAeT8ddrCOdQLa9JCkBUPrOUpjAxSLac5KWQHznVZN
jM0LsYi3orfqgzCqJ8wyT838vmRfMJ+IJTD7iCcVu/EBsWujn62UfZRnkF8+RAqRlmtbW0tExAFl
eV5tVKx8RqgDtUZYGDH6Svb9Poj2R0dNIoelJ0VdVAREusmQ1mVsbUd/puoGdhe+Cm8lmcrXJKgX
Lz2PxZpYUk2XXz6CX2yshq+RY56QcZJTe6VPPbWsZtPtXFNWMCj05hEx+bcNIeHh5+QkbE7/ZUMv
CgWAm/BSQfnlI/tjaQhYRd5GCJWGxVVydqODusPWNQhdWfmcUMq/GsWNpfa7CJ3BJ6w4j0lkMDL7
CqdhR1vistchivS154U8/5xqRIY7xS0RbpCID2VgeCPRsmmLh3q4HbWMv0PrXeJ3mBTeX4UPipP7
VxD060DFbB6jRf7W3YToMBbAacanr+yVD4AWsQBasQ8lFxgKF2LppnUGtuUda8k7mpn4WI/1m011
Sa+DJkJOHpexrEOwLltpxxpiFPDocj/iBrqiQi0iA+x6dt2INsjWTz1EEtm11+XoqS6a/5LGwHOU
U+o2Ic4DrCOcpT5czqU4PQn294z0EvqxkWeyLrMLzuvEnQuIXRLN+MiegpV234HG7V7eSW7sDW9e
52qg0uV3xxxIdGzbe+8fKaSCg8hM8/XoNrfPzuc26jiFyZOQwHD6GvZJOU2Nn7zx5cqOYP7BIKOX
VryaNZ7uCFPnp7P4+SCLFiAz+RnU8CRrKyqX+PAILvm/WeeqsWlS3SOkeIOistdAktJLKxom/oZH
4hBxqMyjZuoA+PcKWrJwOeS9uuDw5LHK2Fb7vsHb8yEjSjIWxcUa3cmEncEby1FmuK+uOHLnjPsH
NIlrJ7SzbHgiMhzzP8IHCtD5C+fpLakrCAv2zVSs7jVlPDAHXua0sk4/5VevWifStWus6vWpkJDI
UScQshobh1LNOpRAZdF/3nVtw60wCIMtn68FEhQ/YES4rgeXqZ/OFk3R68OO9bIpDnwDgUZjNiND
3m5jeFjKzkNH+sJwOBL9pduQ6KJus95Tbq/aK05k2ZyESVWahOOghrHQOHwKtlD9skORQwzc0ZUp
gvRBO36K+NYyDSOy/kjLYrEuEkAyZyuBLuvDMQVAyKT83JJtu4U1WpLaKV7oP0ulSNp3HVl/UETp
9j34Zh2ufVbsk4MYtRlsTQ4eJZSvLVeMH9jRohJQljA4wIIbSkBbACVP7u8smi/otim94FV9aKWf
byctx3bLfkgxxVa7xOUi5h951GwtzyevSxKTGfW5sJA/XmYYG51lzOY4lZJ74W8Oyif6o4ffwMTu
6IEl1xoQmHOE3wlJ/vs8PQ9Bwk396JWP/QhtG9DrzTfOjfNcHLY+JIYDBHCtoIP9WC7zjc35kJfw
Eqk7AAAy0WJu0Kl3gEc1Z2uC6kFekPdeRZ/UzsjG2jvaSQmell6HNZPNkOuyYIbOy10KtfdLFPqr
zsrZRYzcgoMaKbjRpN2vHdX3A2JsY1ZXAwvbe7d3uol5MhviUzbl9dMZFOS/7foEA5O+wULcxndr
JupikfDZAdqt9uCURXRY4ZdAt3Zx8pMtCKGd0cD7jc5eEdqgO48IMTxZ/3qb4dW+wr9ntMOVzJtm
MIvptVaE3tMUF/ujX8A0dUhHwp7IiW+wBNo2H7PIs2/2Qx8AX11n35DrLlBqmsacSVLhygqeAGGX
luPaQthYLGqBbpbwahlVqsjUJncCcNa2zrXyQrKqLYXI23lhtMmSudLcO0zKMcQveySeC4DvRD2T
5r9gEEFbTq0QlFfhaFUPzpNLZoVciwFmUjjCCsXlEEv+5l5PKKP+9H07OPCxNdRwNQe5Ksq63nzl
wnCmrvOxpx1V+LNYrLbOIQ3HNxBDums0oTq2riwaRybvLJGmyDESu/mbq/uCq2PGuUOHLuuK5A3M
R6JG+mOHkoe7a9Sva67Yy3zFufruY0Mta00V3cIOMZuepuC4BSn1mkRfljO6BRGrxHRuzQtecG2A
uUB8ybrmIwoOLlG03R2JYGxsgYtevmQ2O2niZHCjUwz52z2pBjJYtS+nA8ypnDuMThNXeJxnhola
no5IS2Z/sZ6AOiKbt0PezdiqfOMOjZumpkTTuGLuzSSzGtZhMPbh1gWGCUDy4hI3uX5esCX16h9h
nJGEQt8yAtXeYz+10A2u7rrPDlml4owWczBZY2LTA4d/gyM03+s+pPzuxCNLk2H+gySdNrSdgJEM
FfBzln6FLjT6JxB+BcWRhJ6HCApQpTjtiXKPmJHJcGzMM4VD17FV7UZGPySCsvKRceZ/SYGJqYti
oQRzEJ/YUxXwXnAyyNIDgFOEyK0RbEwfWykxjcYDJz8Ohos1QUSkNQGuvHMelDVgJDJ63AuE12Ek
Ca7Bz8xIC0RIecculR2HAl9Sr36M9K6P2wdZYXxBXHz9Bc0fLbNdttG1a/2yXdtRxFMvWsE81aVX
4mxOe3sOL/U1O2660/2mrh0P9j+elOKvhsESTW3ZC6f4kYWqWcnAlfXF6PTg2m1TlVzFM2SKF48h
iNWvMDoTauKALD3RphvbJvB2NcEDhJKdrQxyJr3TguEJN2WT/EtKu3iry9ITGb/j85/Y1kxoTjMg
g6QoBBw0/JemuH8H++Hd3xmoIV7PeHqU0JH9iK1zdLjHvTHnCjGHiUbPYuZCTT2yLl+JhOF8O+Ir
ndWgT9MNqKX57FGVJtf81A/3BOC7YYnpGotmxF+Nsd4mhOuN/j14T9wkx2SHf93V3hXtorD05dOt
zjCMtWRHhXosoA9ZDoQi9rNoJO5gT160d91g6Be++PFK81bInLAzVLx3hyq/+hSQMY7PN4YXxTEg
UTVnwbfLBueEwS/fiZ+Rr5kuxDo54PgiX4pX+XEfWbOUDIckasv05fYaJ2VHsDsrmt1SKjVG0JNZ
Bwnm+VC/H/CSh5GtZYpMXa1T5GgQagJBBFPwGKQ+4maJJX5KEfNpXhDY7DZA6oCM9R1soc9DZ44b
7tbC7XYsXyIH8AdZCavg6oRPRcM6ucE2p4250EAUgRXWftr5FuZxFZUPxkOdyt0ll31Yo96wtLm5
qE/pkvdtsJo6in0MHjXq5R2FV5CNA+vywk2USCdUS/6Rj1GATLmpELcb5gHgE+17p/BGYc3MNN8L
DhBqKYW+pPMG4W8Wl65rzISp1VnZ//PntYpLP4NghOK4CYufXfRwujig+uqeG2RMgiyT5TD7d4yw
Hd36xmaTrV+05pDrr1dYgddWDS25IagRQDcUVe/HieVSqBdPFcyUxieCWScN28mteX4Q63J503uG
/SdOk6B1BluK4KaggYrqJ4wVo1eeD9Ij/ExK7G7QI30GWi502kSihmjTIuJUPYPa6Ejd+aEc2d30
RXUH9QAOFzqX8nTh+SKZhTkFsBVHANIF6ChDgSpK1pEWoCX5BLBxjT6QjcoN7jWpMJM/7MtjGlRZ
hY1bON3Z/hiPAQTg8tklAIR23/FSS7t5VhxwRaGt+0vomY+801lpR2nLOASfG4sKUgnTGgQqbys6
lOcvIz8aaHzZj8fy/2NOamLRXtPvzdl1eILRcFj5gEGYCV2tYWrfBAJ6VyfQey8aZOc2Ja2KfAi3
dg51Fv5C5/WpMehLb98yOXXbTrYBGGaZHEmLUWSCvSS64pnBcWWGb4GiwVtOXy7nW1wGVywIlIuT
2sR58jm5lN0ykIPWChw+9Cn0DkRJF6Qa1k03hfS3u6ZGrkOryZxEgBtnTyEtqhsl5hhQAxI9LslD
OR0JHMMvbOngi+vxFQB0XhjQpgW9zu7zoA52pim9jMcVJIP72vwgEt9JEHqoVX9pDTiSMbCdlYrv
Siau2OifEXET7rkt3IccbTP64xmOcy3Sy4gGYtRymY8OFhVEAarmzhCYX9WgZuD3upvbpIBL3ik/
XlyHjK1rdtXrrfYyr7Z9oRi5q/QQbMA13xVTD66ZAgUp20TRr4i0z/m0UI48hKlbFkL+JvqS8tGB
DhaDuambpXY4um4ljTlPMr/PR09YZ/zr4+ooZWbIBL3Sibcrm7arVSinlb+fkOEmvBGsz3PqSLuC
QiDep+Vkf0Jk7OSTkwwGjC77ksbugr7SB1AuAUe5du2Avfb8ko/agafj4V8P3ytBtyQI12AzGhhT
RM8cktCV5LP8BD8kSoUKWmZ43GZgl6Ux4e97pGqQrF1utfw0djeT35aDIvPLSC4eJKc6QaZ8aFR5
JbfyvDMZgZDKdIZEUk5Il1X5TemPDa4nxToSCyyU0NjENDlzNtcD0TT+2VwKQDSCqTGSsvIcLVrO
bDaY3rcm0LwwPyA041QrDA7imfEAHPVPZvvr0LEYbOSPXRpQ0GWK9H4tuQuNF59ztnUkOMIxcbu0
hV/VOb3C7Ghc8hknd/585wSmiicM76jgjcVjL+fdcdUfl7WAUtNkxFaSILCcz0AkOb95H48wNWds
IkxRjocDbmXMYBuUcxYb2soV4XvCKHByZHkb8ctpYeWskRipZmxYh61OTazFWTLqT33WgCC0XgRC
0lJni0M3lBwBIw5jWc+lD0nJ9kOwK8e3Zu76UO/T8BXEeka33FRINh2+72lSZy5c80+jHC+nNAmf
2K4O/AtzhWH5kzrEs8/Ff+XBJroTlaZKZVCxgkcrcwSGn7Z/Ew93SM3xQbs3Wh3ep5X62wESnxxt
Me/xsLqc/9QmxAKeiyv7jenfF/3PjDRjC22NMPG4HG9VP8+Sn20njrflEyJXJfJ1VKRjoo3gYFZo
SfATiSCto89y2iQphPNYXEPtA90Kq8OLC2leO6lVGLbqxtOrfnlhcxvE9nol+SPutIxrLMgI/jDp
ThQH+Gxx4hdRSbP+iotPDcTGWYwVAMs9TwA0Ny9H+IiSQPtUJtHM+PbcdfA3Fi4tAiHZ80STA/uD
J9Sp5Hl2Lmwz+lG/wd4hTzPEMY90Wkacu2cLKAnD7txL7vM/O7ypi+ovyeJJWebaXZuKGq6RfGBG
McT8RlaMFrueRGiGu3TKy2bLQl9vREzsegA/w0hiFvfndGfVHzOigmiik9ZpdFAYsnNrXqvCBgXG
rSBBD4hZnwOU8v8zx5n7lmFFQHubxkC90ZiRYQBj+NlayyJ38Jrr3U6Ky2B2DJhoozna/OOYYaQI
Qi33P32lOEiljwmYY/Q3U/K0X+arhwCDChudStIrE4c1RC03Z0gPGpZCBIaz9Eu8EPgq5unU25na
8H3CUjEBuifksIBP9ncmcX6Ap47lzUCwdIMWLuz1IR8PQesQ0PMSuKDgTHjmsf6AHT8g9RivxJMD
1q0OLFaKFONY2wV9fWGsiwQKT7c2CDzisO/MyT4YrsmCi/hn6KL0qQNBK5Jl7/DMA+0HPuTFlLv8
D1orLVOaML+2wKH4XMZKTq4bK1oO0htHB8f708sG9CRHW83tQNPTURouOt5C+zvJIDRbKWtbS5au
HE8GfjGFhaPKZRd3qYlDEvejMbEA2tk58hRnWgEHA1E/Mf+YpVIVaGXyHWOQ248RvbZw697Cq1ps
kWO8fYLmlNrsFz1cEoODk+TKxwTBsatXf7cwFi+FU2N3upujilrcUAj+hCeI1fk7MumDuktzu9ow
HeC4yKiH96Jy3Q92CrU75TvPnPvGVq6Xn5UQFPPLpGsbhYr9jb9sfxu969l70x9lR/3s8nm3en6l
eoUkHCrgHkwwdVcX5/xBmP+LYzoMo2zaebXCboJjPLt4jl9CtAj817GzGeWDDdrcFoKtYJ0ax4MY
wkJBzRARCvV0kDp9w0bMZQopkSp09h3AxJ9x0C/Ht3ffhHmS4G+toHivFDGmItDNfE0YKsUbdgfn
77iw3/e1ePTraoMAKa1k4Zx7w1srx4kqdLfsiIeJ1/2SaNQ4kEkfCPv4w1OZ9Sz30W6xi75buU8G
NuJYm03vGuHwH+L9tLILsQ3dvWOVzQCmIBovZhrDf4u2jsO1MTco78OTlVnZDs9Ooeq65Ldm94D4
9B4XTh/E412HTDfnngzZzboCsVORG5Uk8ttK6lMgu13D5KRS+Q58EQOqwNpj4kxoBOdUYMGZV7su
mDbc1XH1O4EChx6JSZgBRmP9+RFwBrVNjHftDWmSLkTjwc1Qf95jYbgqg+shyO6pUuSkKy9v/9TI
3BiWnhhlvGNrwz9nULM/y5kErI4Equ6T/y+yhHkoF8VNqbNbO/bgff0tRNr0vSaGkjNVxHASMYEq
QK7bw7h4wrDypmv17n2zvwFrktaOQA9AoxO0mAXDSAlrBa0xJFE4O+7WtkGcS1Pn0dYIQDPexv2W
CAo04UlmkVvcrb5JsvYBJ5uMd7MgJcZSSb3U6E7g+8aJNx+rap/40TIDn+d02u8p/Vt636pnHvgl
f7bvQPOUjGuNM9MND9KWkUROBhZyQXy29tSEbW1r/go4Qhpn3NZk2ShhVjbbPSPNPKvnBnd3atD0
gHv0ML4vf3KCSQnlcAWIkETVAmIjIIhgcxvuRrbjjTWqUyNTE+PaPAOc5ILFu3u/pFfVei6DhPd2
yx0qejHYFflyj4zOeIHTtNhi2R9PYFfWXIEYV5Pc0a8BDG0ZQdo0VhMay9HKC7dNeubPqpBvQfhI
nP5MoYfz2W82rKIFKMEZ0qK11gFVRkvnaRcgUP/CjcGsmZYWSjvz9XKMOdeKp5jU+f4G3nTjjiCR
6rBhrSaKHTB32ImiqYwP3Yyr90TuYVymyEEHbgQJTJYT2GgoUA10EhpmmJrbT+AgN4hFswNcIccs
GwcC1UDhfnr/cK+k4e89YaAw5wFMgADUs7xb5bcerBI+Fobd15nqiiTb71wSj5RHkjqwhl9eFoBD
NiGqNJdMW7HhULY9yobLNBgLGJC8qVbRaPifniGzW8M7rbqaqsO/avERguYOYNvTmlDfD6iVt28O
LeRCg/jJvcWNXcNIw5ByyAbeFM6ozunQied+Aur7E1/q40YwpUtuEcG8IG8zcyYIAOkB6Wphgplp
ZHy8/h2rDMk7YeYETrc489ELfUFBlHEiMX+0aOJrmW1JafYnXsCOFzvQaz6CeTa+j7+CnKM4wEAg
D/IpyM5hAO+jtdqu35b/lAsPuZe3lmY4jBAGZxc46NpEAfXwqm++puafawvJOwuK2wh/lGbnaEZq
feyyAeQ0z+XlELVRjyZWlWVuC7cYr/1scocqDQkU9tYZM9YMtHfSPKdJqwJixvs766VBiVnrCGn4
QcVL6w8kTWA2BzwosJf9+NMzW7h4x95iGXHuH9lbM0O0XyXzvLKeqWC7uTsxCxwJxg8jem6i9DrT
/6zuBLqKWxDbpf7oSO5Yym54BhcZEK8j4nOh063vzk35GS4Re0TpcHAqdOOqf5BjGH4IVWPoOrn4
z6uWbykhNbGRrEh7+oiaI29ULx3TsjKkGuZ/LVyeCjWt2bbZosmcI8gLxfy0saoyId4osAgrsEGm
sTCx391pY6P6XnuXS0wQeMyx/lfMS6QzuqWU2fNBcKdhool3R87zngRHhYch4b2TaS5oze6awRdo
KikIJ4so7sLi1qHobNNDbXjhWiVkZ6mJykvQnySPLP9XxAIVkHgmWLQuyQ0lRRZbN4mw264Ro9ta
08mIxC3nZ0CZdc6dzDJJ+M8UBm+9tJYQKL+/O+t80Y8xkFdkeoRc4wajl7by7A7xYImo1AVnj+28
+wkhs0uXzgARo7e+vLzyMqhirE9uB449EbDGieAGqBYZxxAMljByxSJlM0w3NftghQIEXbwOkoIh
NkzLNydArPfAtZyg8adFR9HbupeUgg2ezCjNuBC/jbaucxzWAHhqGiz4n1D2etW7auQearRLpr9s
xAX78faO7znWNRJKqu0iRKYj9//qbgh2IIzRkrwavPtg18M9AR2xbCao+WnFvLW2lVDFYizxCjiK
NwjumPyUG4JUel0OL1qkdWt/CyrLLNiOxDhCrFFV0+iWlZECBtdG9ah+HuaXDDcXOdBKO691Ta8V
BKZV4hc45Q1aBguX6fqmAlOFPo/PXt0BnbUtFhyrX1DdsPq/kr4k17cCv+n4e2zkuhL9Z0mCZLeB
MWyvrUuiYwPmOcpEeWbYfDPl3mLohG3g67wo2g5Qt+CTj9fMTTObnEf1sqKNNS37UDiptHhSbac5
2g1U8xvHrKFcsOXOEanr8Dy2OQ3eOXMAcWYl5zVfsFwMzurZnLcgPlrQjO642XJbqN+NZKRXTej0
uTNmIO6CHHLd/E1vLacQIiMFSBajl2TeBBoKkn1fH3/qEJTIHbwmMV7yXR+cJOA8d513we9p3KPs
6C05RWcBNBm8WOPZvYLOG0MP23JBfvfG8/9uJog9MynkBspvPBXDkJizx4pMescNjsvGfCWMhCzR
Ot0pv+8s040iN6CByZHFBLaGvPZJmqLRgivPbtxZpDUhEskzLzS/OdW9bO80gYIDCc5BxjVztXU9
7EyOqyjbptk8s742IFWFmewiNt4IecI3oqXVnEtaehFFJ4qWSci9GcwUysPPkh9zC6BHsJWE1svX
mlnvWdmBNnWpCboB7lsLZyL9o9XWc31ND/M8jPoHjN6sDf6qz7A+nIUTCdR5ox+zmuIfwA+6dNpr
8mBbdExJhzFsYTI8EHGwlE0qTVrjk4dMT4p5iajZgBv3VuHMcj+pT6C1juBxwgE2CwWmR3JJSN4p
8EVJv6prlfOUHXbYKUY38fqwogKpALH7y6LdoeGSchhYYp+OL4GqtbQPDFiRlII0pqm0/y/hCopq
Xc5vebxx6sasitMGl0dNA86FC8n0KkJG7WF09yIvHu8NYvUGA5ISitl2zA82gjjHcP2otaUxUaRX
T6YM3ulvHpbjO4ZNV+gvoqZ+2MjhvkSd4JbGY8SApEYdRsXlwSkHKI8QsPu/vw6f4iMAbekewADm
JOgHcdOv+dXNfq8t7qxFMsAo+4EtawH10gypY5Ba/xK9rVVzhG77HMy5hKfADzBW58oaBg8U/fMc
HO48XL6lvymDlFPjFX+eSqcy6/ufyihHz4YiDiRnA8Rwa5YwVr+V8SeLy2tHvnGw19mlvCQCUTMm
wi4dtB2IHEw4MqCuhUBUtcazYrsTKAEyoDZje8dJBVLTEckpjbVrsZfykbaJaEgamljk2VA9miFM
MNGu5cMCfW6atm0tUxiswgcQwfZOMEqweDrPC2emLggNu1l8bi0UMekm1gGj9eddUS6AE1La7IIX
Y30SC8JUxqtVvPpQAsyK0ylP+IXO73wj4yZq6xz+SAwugHmKmLhCSxs8yIlLT4l2/vvCW6ZnegVL
n6njxBC93OzC/b7ylOE7kfwz7b36XmvAHU7TB/D2KPac4UQiFIzrNT/p9ewJhGnjTRoAprMOfB9w
SMEnV1MGDtw21Bww20pxtOdma6xSeWkVHOlVCOxRQwnlW660u6eKRQwi17N4IXn6uNCAcUbXcSPi
Z7ZyFaBln+xtK1ghxyHI9KUihor5bRa73NSQTCsIzcGD5RqFnRQRXC++EDyG99uMxMrkCZ6JTtMH
fQq45ArNXYEOdnaYcWFcbOsBqnPBjmLj0NzUND70QERY53M83iBDole1sKFhQJxQtBSQiPGMKfY2
GBkuBJl6AuylEanaWAKqisQC4BwtkWcvV8fXwCTJaT6CcojEhWVUhdU9elIKz18GhBHxeflWnxUP
PbWq2gf4W5AIuWI3ExVhCm/x/Vgeu+syUeAxV7XpjnidFXIflEbkEzfl5qkV7EHfCLvmUL+QfYpS
mnMLjM9EEMurFO5XPZzvTih+jj8qml2JO8+J2lyrjuzI2X8gK9yPKpH/nR/Z0vW/gnT6fGVhsjDw
/Eb7VAuWzrTVP/NkboTukX2YzCcf87jHqyGBQ8YK2NILuCcs1UVFQ6t/rJSoQwPRvOe68tH2lbTS
HfJdq1gmSMRXaorLmJ8y1NRwzkQ+m3AfT/utmM6OP84LJtWnFfT8VtutDe6wsD1WxvLbXl7Ds+zo
ZNXzXi9NwrFxig0QfQXc9zHhp3RM0Yg8ssKDEbx7h8o5Z4kTVOH2rA0mtRLzfNZFWy2E1lrRGOBf
wjbNS47eqXRSh/fxvxOvqdn1gsJYTiOdCESmUatochhggCz4i/QyciTAPW/uuBQh1x2ehX1Lkl5m
Ajt3dEy9KD5nJMqo63s5v4xUUZv3j7KsbFDGXpD33+NDFgmf+3n1q/s3BC6VSu3fDNeLKLT5i3p4
RRL6lICNK2IByTxAA5/VDCn/eW0U9MxarQSW7b+t14X64+nhx4Ec8WyP4migmKYOBbiHLGsOC3MN
nl8Y+DB3WJniGXX1VkHdebucLovnwimiXK9R7XlBSxVzIozjbJNRAIB8rO8PRkjmI4fURKJUiqds
kladvqk1aUxDJrhCp9o4dglxVFU4YhP/Dkpu3G+BXTVUIE6WXdGASV3bDQvkP2eQfNZQyOXokAMU
OrkHizqbU6kb2m4QnL3E5JiYT53Baas2BrRViQGwU2Ts3S/9y3N5yV1OvRO6rG7iqiKmrz7GNpTN
gReu0s1R5I6f93FTX/g3cip4tVAeCK1kBUnv315gbwO4Ld0Ewbs/i3S2cSNgP1LhoIxJernAeOBw
SKNIBkVrrcgHS+R/DJVkSJ0SAv2z3TYnDZGrYeUPBPmlGXzKpn+Xagb/vh+qtJihy5NOCZwNeSVG
mMs7ZDyJoSMRwf+hqMotTLovH26SWHWJ47iwPgmmC43VQh09/Ihe4fkOyrPZ87yyK2AvvzK9bWW4
jWfFaIPM0XGDbfhUQm03Jr8gwJCzu0h916eu8Smju5JnIBggQiILdJljMdD923e79RHbY3tzw+8c
89uROsjKnX4sV5aNiKmqNv4w3uV6i2mNpvX846kNBct2aTAM7Lz7490N74KiYVXTyVF3CfRIROHW
upeHy9ApLrTwMlSLFh2wMWeEjKKKAXLokTw8MhKfUTMZkbj8RreDsQRYEWYvNVGj+M9qr8ZvRKF0
Yv1PjVu9IvXbQ5PByOYqJHbvf4L6A2X2XVa9XvYcv19sfneVIN4/1h17npmcv1fQsgVapbqJXJ/D
OJ+PjnJt0LWnehay1Jb9O+oxcNB56jS4uG5f5n12B1ADfiO7lp3w1+Jz1kqBkgFMsu4KnI2Xw5hn
oGlo8qnpWZOA8vu4ckDRwwEheHANLwmKQPi6t81PXSxGXetmdkDRhgDoOsp/PZiWyTMMN55mk084
ZezLG1KBjDsrQK/mbP3cUxaLd+iEz49XCRInl4qBNi5/KPPMVrD4S7ZMWQjMYf9j/X/gn6LbTLXN
XN78sDl2+P/FZloctprui5ZL7lieU2TONlWpxe1UlSUklWDBvO2T3LeCxBlXNJ8InuTkpYo5WW5O
Ezgp1giQkXY/fGfThRc9NOtDBGnMTfE2JGlpmYX1vVueO0NSs8e0J7YOztpcKqNtBikfsFpy3DMZ
ksxGORtMn9jYTE9oq0dBq89UU5ih1vdQeyFjWvFL2ak/8fSlvG99+sRNNmnXZ/tzpL0rjNgYfH1S
lPUP9pDSRM0nKtz1AFkwMxoUjf0GfOOpKWtBGn2/rebB98nzpcyHP7c8BK7RgmdZbQ1KMn4+rbYt
vvyZoNc/AwFBBaJkbP6lTw8WAt6ScopXEuy9FZS2MtMzs8lxJuCsylmNGja3cQ1+KForOfjNz+Rf
cEpHjyM2QQivpyCdy+98YSLbPNgZrBFNhQjCnt/jW7BgpluDZx96vKI4wtQ7tQG8vy/f2nCi9Hrr
JFd2gyJRdsbJBpFi6aeOYSNBa/l/GN9JBjryWoAWF6Taj8PpJmq+2k6BX7PuiTwvC2YQFMKQEvtj
tHbYdozspcekjGnZ4NpJNdJcZmrzucVqWT1lgK/AX3dpl9erqOH5ZQkMBPgB7KW4Nr+/DcbGNVjC
fSKk+/7xRNbdTfGlGaNVub24XdTXYEnNCaTcoC0b1mJLC9wQqaO8ak17LoX/gYIgASQTt3RpxJlI
4CHndAl196xmdiswEbEfdslhi3iVKjtQ1hxNIOgNuZ/O3FSKckqqmfxeAclXy70TxKgmzqBlg0xc
EbCBK3joFyrD/7MtqOx8Hn0hmfEG2klh9l3cwr+P8z/+PC4ayp2ouMSgjbN9X0MKc/cnU5hXBWgN
CGOGXJfeNhbIbycHGJuayefTniARIJYKYbIwhZ4BY+Yl2Ai8YT9kTJ2NlhtqKq8UthM3o2VTRHVV
P6M4Gv8lqnw+w2CqJ9vlU/4wPr8tAJM6pQD04Qg4YY+rLfdDhPOvsaludPR0ZjYKmkWgTg5YBzHU
5j6dMBW0XOAeNYa+V8GYPAec5O479t05+T5+RL1RMHYO1+GKDfW74yohggsWAlCvJWm8zPez6Gje
wUpQ0k3H3uZmDYjjmQpjoStd5/xPbcr5zXu+A8cQ+s4Kn1/FpeeH8Q9BhFJgVXD/UJmK/cjxlE4n
rGOwv+NtidARLfieSRFSuZ8fmwUVDKrstVt6r4oYCK3RU2RKknTOJL568xT4sOiNs1Lnvp7OF5BQ
kDLR4WVz5qSzsHiVdaoWoTOaWBXazrQSkoIk4PyUPtO5b1DXLCCyel5iKLL5/2GBUgqH0Tg1cb07
Xpe6UiEMz+rTp1vqbayVHUwBXZkkBuaAZV7LRMI0jFt2n0GyaQ80J48rbvZeEyoD8JS8X+St5TAY
Iwpm3M0lj5rmcL2hZH/vApRQZunE1moBSqyV7PS5K4Gm6Dx8Hoobw1mthtKtQlr/VXDggBsIHOQt
Gf6cHri5lZnszlDqB9lrCQxExdQ6DNZiaqEfPUF+pb7v/j/WZblIlTaawSOjd3umnzKiMRmKlwAW
FkKYIrVKz0nS5VpEL+Xjw1XA2JlyiXwQK30xRveho339DJGTEKXtNdxlRGR+f+vrUw3cQowo7dod
PeccpNaGYTajzvQRJyXil5suZxNaEln8fLYx0LsdsEaXmB6a6zV/J2WZYlJVo/oPdPTt0eLcgC1P
Pw9SsUHQ2PiGrHW4BsAh/h4ICh/HZSivHxxPLChWTssAtBj+ei6ox/yDwppuizqer3aqksnUFj9S
mvyw9KndKEeMgB2zKKt6utoBQAjhV2202HEy1ZNhV/BwEcj/PQ57ecb7ocAqmufaEpuoa2atnCPS
iJ1HgR+i6Ta7y8//zwIgmUSsWjNv3zHQA2Ef5Iu3/E3nUyivZDpHWCr4ssIm+OqL5vutJhfndlxe
XnVq5ou6LZop9OoXzcpz/wtsFmOLPSjDpF8YNWtvYfsA1uPQa1JM0QtSI3fyK1lXwMGD3jK1qxPX
dLYBaf+/Rydukmmj8m9LnSQEpXyhQxAMcIoYW+QLuYTFjR5zQ1Mjwf0ddGiQd0p/1pJKlDFphYt0
7EBKuwye02X8OXAumzbSHxCl/1r7dDcv8dz17h93f56dS+5JHQPwbBst3RBoz7Z+35xbleHNuV46
nERRl1gi52s0j9d266y/WHG02WcJipjVMFr1GuX+6EJiUUnhsh2/Xjt/N1XLFEAgYLd6usi/qEy6
mWSJKfBuuhwhROMuFDGd+73R4Flbgnu8n2FQek2ZvHv8Ic5wUTqKCkclrWHfegV3U8EV/vGv6tAZ
aVaNIRZ5/0HNtDW8yKvatFme3ezYX3lHei3w5no043HFcwkO+IxobChXfuS19T5zsp82n6WeEO6C
wLLGaRzQYUN3RKVZNIDmYNJj6U/UfjgroPk/aiLS+fuqoHSaWBeoHdvV5rQXyH8DtQuj78LEOh1N
n2XDzQwM+7wlg2OtAXhFe28xKvJ5sM7Nhu3/7D2+DBIdrGdbd8c/fb/SIkgKqJqXRUyssBnV6Fo3
vJYfJ9x62pUP2K3VxGnsB8FP8mEqjZ9cJY+oxR4Z4Gih6hcza33gu1BGer/3lm99wBqBN68LXEhq
RTz4dA9UA6nibAF9rwK0w81zpaz9tucv468C3yeJx+EOkoFYMLfMUxD037QfNmiHPxg14icRqwdr
zFe4BVLVc0X+hNB9kUnWTmQtuXGQMkmGmit3yvQCtgOKPolM5pJ8QMbJvr3MU4IWobyo6GLJQUbj
PSAvP7zZJWQBYUke0n2HfvaN7pkdV7Icvu8qcUvsDXioaDtrasNXWfftipUlu4hopNSh42S5gDCk
z3xJmh70PR17PwHnabaTd6Pxp3FJRW2H2VIhryUlK3xb6vCG76yno+RzzWb9m51kM9IZc5My/Hlo
MDxuKdI/cqK8Kd1Uq1tC1wpcwhoonQ5Aur25pYGkXYew+Gk4VYW2HEL+ArObcI9yeCg2gSKqAsYk
4PTfMS6GjsfVA1BHr1yrSwx+zy+50hz0+JuKFZQbR7n0ketODUQ7l5cgXEriA/TBUyRg56ywAk2k
AbHIkklnk94LDuGgrIJoJPhZGRuQ/paguW1lhYcmODy41EYEdjjVYm73ScIsMf2Pl9FrbX7tTysY
ZMIekMWtfr7efozcgAVavzE062VAtrroQZRr3LyZEKeVPfBVRCdG43w4H7xQUwB8PRXdrZeXVOam
JFhFlJz5huF4VrsQRlhqsfGAkGRcUhuK/dizyKhDSrs3qH4g4qBuytXgAgLufW3u5+fBqnqkg5Y5
z3Dtneu0k5NV/ywvDiceu25yG4z+hzaCUmiyoSgMYMvwyw64G/hufwuJ6aMuqGU3308t8eNrzl2b
9hNO5k14XAPfSBgwUa7oxRpDebqRcBDXueZCLZtu9+gameD4LyguIXcw29mXRVTxdf4GgH0R308y
Qd+Wk7SYpFS+2Hbov2t6UYiXgA1lXUqGKAhcsLX4txAkJBENzF0z7RkJT7YKf2ClKSN89e/+0kaq
G3X+JNpMt8XoZyXyEtDBaCGQRqnQv2r9EamsFExeb9YJ50YyOSXrqY6GPBUJrHJixSfZfvYPSgLN
iqhqsXDYUH9mg675kK9+3lpt6GI/aO1MVc3we8Au7qT58SSiFt8VD3U4496sM7/3zporKRC6jDWU
GjHpegYnldnNEPw/bJ7hV3ztPx8qC8mfXEmjErj3yB/sXCZ5hV6LTl9p9ag5EwOXCqO73NntBrrs
dQsVWdNjgseiXic3IasEG6VWDSFiMDLNZ36NPfKGU7M2rsq8LtjCLVk8al1SQwaGhFRVIBDEaSz3
Y6EqdpD177V7T+ezEeoiym2SmdADHjiWRT2UhVhYyzTSePxHOkuthaKmdDL5wz3sIMYFxLT4z3M0
4cQ2UcpvsALVBXsIkf/AWEa+/PHmuSWgEX6yYn8V0pguumIJq7lci7+WDtHDxttcm7HPQGUXIIom
XTPwbpVO9vwq4bwD1/HKXOt8YM3ZGcx7Yob3n7KD7mdeldtmjeSzAq0+tRxwVqDQ3Et0zT4zu6iM
qtKaH3GKUYjNVAotkcBfm968pp4n3LG7+fsQS8AW+aaNLZdEVSoMPz6bxTQy9eEB1Iltp1KrICsS
8lor5mMdVtyAQ5Qz4Am0M3JtlZmKwyU3JPE6+7hROQJm7rX6AhWgD0WyMnczAsxTdxuB7BW4KtZX
0gQ6zY6XGEZh4OqEPthnIGfGfTBx3zZYCKXaoruggw5/QS7GvpakDYE2qTVgAgdOoPGGpURte645
4LRdi8pgOi4IYzwLop4HYpLfeHLnLz3B3teG/14V1yxYDCm8rHGQdeGSnSITg4YINyjRW8KEZcLc
4tyrv9kwsujbsJTnc/oSL37TKKUEVyEiGrtD6vDud0z0/aI/mcJvD3B3l739Szm+Rt5zbWMS85Kk
9abOp/VmHrlqsXobeaYO70HpdEBLULlThdrA3WHnM0mEdL55+cA39UiKAszXtJ+Xx2+UYYnd06Zi
j2AtcXHf5KqMxySjnchaPFdhatYpJw8UBfQXlqDmArbdD41Sg+J6+gJB8v4GxFf97Dg+0aDmH7fW
BOIjnyB40c0J3Ba1qVpSAroudkxHcmCCY4t6fmau9PmpeCmRIfCAlwpnRQQApkaK4O22GRNZSkfM
OYh6wTdmR7erGtpLsJ9nws5I7eCEXUCTRKyZoNa9jyo3KuAQdyOu69OR5bc7MUGjCOxE0+WoQML3
9MMOXd0UJhORfmXFgafqqQ0eZExECtlVuxW9BdzjPmrqjXuntV4VXur4uKXPa60dYRZGFHmzqurn
4CW0FblKo9wWzktF5td2Y2edsRxzWvdM6sKQDmmJGPjBK1KujMTefGp0lTRJ1jeW5zH8YFGiecoc
swiZKaXrFnuaF/joE2E0Mk09PhGCXtIP51giTt4scF9RVjUxPfxzpZevN7dwwQubIqQRixfhvuNp
KH+n60ad1HnjnypnXauXKy+jCtyq2I8jA0/4bVIsbe0UehHucHRKCrXJGGgpF9Vn1XBCPoh4aTri
+Sa40voNyE+xD0Ho7KMDUvvdJc9dweegbix4zPj8ocNayLKm0Lh7mLZT8kbGI/fbVyujImxbKHVK
0THd+tztOAMscZgbTLK4kxVtE+UKhVuVL2EX00gfXLXbZPWSbzzJcwN3CiFpi3Qz2yZ3VS8G89Qq
49Xi9uK53c1oP1slM63WnSMoiFNXlxm7wgM9BfowMtsExGnK/wgB6nFvCo9/O+C5m3Ry267w4s9a
FbG6NM4oRlIlEISUtT9UB6JfYXi2rUnT67sXpL7mOyZZWvwXzczbzfb3I/zE3nGAV8cRzg2rKYxr
+XOlhJlcoMoTlCpV3U+Q3bHP2Es3PLSj0fMPMKyNIrG/i4ewtEa17ruqFWL7oddtUYSIw6GaT0Zo
CQPHffP8Tdf9NQP5RauvjgMCpiuBh4G8rklekF3LRUfkl991uT4oQ03OwLea2yQBHFDWclKFzfyh
5S+OT8iFZmf7D4R5pG/qjMBVuLBsgIxD0ypNJqEbRQfLdlGpvfCZLbbTDkjkJbhbrWNAW7e30oxX
4+ZhwQL/4aAi6LwvSt7+pnvnOfW4Z5hE9XqD/OvfFmhJlcdfl6JEHXBy5ZeLYe4hQB0yQBO+zhKt
ujxoPghdrV4DFhx91a3feE/IzgFMBcXedsEghinsClQ9sZNPgrfg1ZoyHYJGPhJS3B+AxSY5CG0K
J6pri1H/kSh6TVgfFP1eexsucP/Vm1cCExJI6+en7UzN543ShbJcQTy6eU34gm4L9MuRMwuxCxqs
6h+lQlCK+7NrLL/iw9uPKbydMZtyztjM9H8gkWiOBu2txI+PVC0bcC55P8wgGKAWOPgmwKYEkkcz
KOvUxVnUasKdSAZ8awhkKfaUwUGx6htie4yI6q/KwvhdvN0Mv7AY4q4FgA36TZWEVJbQ/1OQCNIS
DziquJgH6s7LHmBgv9r0WzoC1dgrzZP93xKrQFwB4PlaIg4Bx3wbVomKypFi/XB0hwVgy/qByrRO
3fdvJvJYU3CnhCRaAo1OXvk9o7z3oZLN7J1Mk7eFYoOx4HWs18ir0IoK6Jf8nDelVqOCRfUZt/+L
ghsEwSfZ0BPY+HyNkSnU5zRupq/lnsUsDIK9FlHEM/JQKgIEeBtRl7HDBiJ2w7UQ4Mut8fnbmxFq
HdwalnWnXYnV3BAMRa7niborfUFt86UzixY8sq5SOTfjxZgKp3or1VFEdZulPEHsEbksDTOc7jge
LVlrpTQCAVYRd3y+Jk2GTb6atGm0iAc2v4Iybea2/6Q3N4NbpgS8OPhKiwOIOIAI+t780MFhcZR6
/mtypEWAarPG8M7Gz7GWN/a7C0puxpBYpsGy+alLufF/60E5FnSXR4bHBcV+MSzGBxsPtLzbdrYX
dHYaXPbCc7aaKV0KAW9C3SV9CIFcsSRi2bcRNGK0FWlqeR/G1b4BhtxyKEVrjcGkXZ8I/aldtnuK
5WnzIiRHC83Z7ULTxXbTLhKJQmeRUJir0MY22hNCFI2vaQOnpj9flRNzuBrQI/80WowtVUCDWfw/
2hOe1qg/ESa7PwXctkTgy43Z5/xi2mRAvEmXX4sBkj7mHPD/stQ7VIhOfGfV/aa0MmWBsfiGcRGQ
zf2UpX5C6hJ+IXgaIx9U5cL61+pNoZ+yauVDfgPcYcmwNaW71I41faK3OBqQzWRa1Tc3UPEGrrpZ
GKsb44Z4o9mKfVnlN9uHSH0OAjaSHc2OFgeN3JuBH0n8SnswM14zPGE2tdVO8mz/egVjm4w1neeO
VCjLQcXYTsSvR3dOqAUTlNRpAGlvEhDwb5WsY59WkgzQMdouGe6AttIOyjzMcGbJf6krrLp6xlB3
F2iV+YXuEG+emM/E+eEcAkIkuoNTNCnvV+aS6nDUfmubjmI0aRSjmeWhVsPu1bpKFela8ppohTBZ
GUL4oRvRYKcH9zepL7AT9woFeTHy4GCp4ynyTtERJv7E8kn1tq8hTP4fgONp0wnhKK0UezH1jPeS
hDboEIrm30s6i7Vr65J4QqbhjjKGaPdzoj5To60ZiOzP1F5bTHnx32BxggPNGiGSGjEvM/9WnK13
P74pHHWAU3kpYCPmAOCHtUwwkxFpqIYAe7ejO1/ZsY2rFYBJ7J/d8H3Q7rhbk8pY2yBpQuygU2rn
4T2QSD7Hm1m0nqupbQX4gcJblsxG8ESW3epUaijsO4UmDKnhQHULEMvD/6zOnb2HJVL6wTxnQGKs
Ygk2LbTn0zKJe8IaRoD9AtmuA0tTUZWSFlA4BCxG/vu/63q0LTypHhJzNX6Yv3mf7kE3KlnKCtHc
7d+1RJHfpTRMfnWOciLnaXPg9D5x4N7fw07lzUb1qIHfzcN22Q8eR99Kq11G0APC434yNtSZWdt7
hd642PLlmJP65ziVact4BVHw0MhSfNY6pN+q+gNYraVVd2+xHWn4GeUJoojZkpZVE9P+pzY6F3ZP
uKtBFDp8BAz9wC3TuV43Xr1dZo8jC+Q58MNmOl0h1cdXwXnesLOfdUijVtO825TtTPJlOXMVMXlC
6s5M95cYjKmrdZmDqBVMoajcRtSFDsMpVmZnOIttK4GbzOcLJXx1Fn5mrFGdNAgZWwy9alodrmdF
UF4ByD/1db398K+EdE/398AVynr/Jcymnf0SdEZy+rmCqDiafXWx2U7qiHCEJeAW05crW5sG7iP/
ihFu7+4kcIm9NkXi35EEjK1GlOe24AWGF5I7lz7Dlw69mzwPSnma1uzz0TRSqOlGsDpS5Azawp0T
w6umHkUzp3OHj567Kp35rG5RxoQBJmQZUGeT6E+S5nQXaVK30y3KDmV551s2lcBf3MDw7vQr20fj
BrfAYNMshiHv2ACFA5nM+sp2QnE0p12BrtqzCgsVid9ZkFacrc3NRne6ZQRKhshoIFRC6Zr3e/0T
PoQA+Vd+qGHnHGb/s3UkiRcLconjsRXTMOLeu/6AngPuUcTYSRzQk7DJhjEajNrx3KSOlA6cme1R
rQRFSLfu9atRTpBT5zGE9K8ojawlptcHnPSijG9Q+zzYe/DjZZnitsUcXoqBsJcGv7df5iwrhJ5E
seYKck+Cot8FGK0V+hFK6Cp/z4lxgEs3tAiLcwF733zsjfYmy6fUjTvvWTpxr7LorIwjNHF8H+YJ
OiDd8CgU/2rSaPIOKQzJEwO3EwQ2XWjE4u3HQ1+8Of2WAW77I875OinC4DyYGKNOwuMFO+4vcm4C
akoLtf0hH5ZTYLXn4DpaIPFIWFav0DaNJEyq1JJFcbCAg2KSaOUf3GoSHMmkDgtqwC/ln+Co6OG2
yKEWE+CJQIXE/Eki2/zkosuGKGmMGVT1+Rc5BxIXysMVWsiKr7TD3pJ8XigRFgXt93rCKVIUMfVx
aQo4AtnYRZgjDD3MC2ik75XxhUjX1qOaLvStJnsoI1ffhJ/5n6iFs9ScqOZT+2KYQyC32fOhFVt8
Uf3Yb5Hfh1+Ne3slsavQ7mqPTVxR/SQ/ydgAle2qe6YWi9UBM50Ulkun/ntm+1nMa455hdxFjXNg
sDXR22ylAvLaJmY4ut0XNjIA61HOI3vAJNeaHNrqIiFKZ31QNmwfDiiHgd0TPJSG66ctdlhYcZzd
9LY6oSlX8iHD/gsBrlV/5/EYgV1VHqBlyOHmWlUB+rmFHJw6sqWkrBo6a8GtkE1Qw5AbT01lGkdx
XDUynxTiKH1waEgu4HhNgMRXpTi23j8rcmqwI4yK+HorOetIjthpZw/kOu8PSP2RfhvzSNATFBsf
8/YTc3kAWYGiMuLFp/V9arLSa8qBb8i+tZZOq4fsn7v7iqlBG3aibwYU6cSvLp7mVvUpnyvhDFRG
/Hqbkoz3/XEsxUEcRZoIBNeE1fwPpwMuANH4qE5cMejqRAoigDUFwvzqHr5+gefwhLA2mqpAdp9R
F3uzo2GOT6eKyFNHzEWT3DSS5MoeLflVXdTM4V3ONgNjIxLAfIX8I06xPfOaaKzl0bFcBhXCVAVZ
pJK/qR6a+Ivd+PnFM3a4j2ml6kIS1rkoHHieULx6rPgkMRrW80YWED89usBXK3b9boealtNXrwqk
tn5yYuMpeEZcrcvystrLdWLgl6uDwj+GaYF/zcof0pNrII4S9VBWjaerPLGQreHZbNGhEdHp8q9F
qd9yFJcSmqhZ1Vt7C9gZhZasxgYUHE4KTlOQSXIN1V/WvW+jPHMemmt03aQ4o7hPoZdHzg3TAkId
Qe2ZQAqIlnaHZbzx2RPDva/8LCWigtvtE5Cloidl7dVvF8/TrKYle59HU+QawqYfS+iSWY8GDayZ
3rmZOdWrn7/7JxvD6zkY2gV8rNT6B2/OAveHlPXktA7NLOSzHB0pMknJhgnfY3qLqhVATfPdgNmv
w0ME4720V2V7YADs4XrVo9kmxiHYE6PePUyc4Wl7KnASp2spQxHyJM5riwaIB/TbGS79EpPaPLcf
H9imAkOEbYvqLss0SO4zOVIfNUNL6+JnKpLSv0HJ9kkE2wq38sH4e6qs4kYIik7IRfl9t7OxP686
GH/xy9/tAFFTJZQ7Gi59+rXtyLHeV4HmvdtQ5CTa+hyqkDXUVk1k3McsXtg5ZWrhGvumJbDiGmws
hzcSX7gRgoMJK02G/ZXv2a5XhDuP/qPeDRFVsANwBKJpZvGjrXKpHTIMEH2yTwvZXzwDUC1qwXfY
4Ic8wcC+nJoU8vsHUyddoKI7kA3YTQXQb0aS7wMtRU7LPdDsDx0p9hkXe1/2Q3SUoDugAeglM+Hk
+H3OIdcpvfTxNSPwvJ8kPeJ6SwxxmOyAyfClBrSulYpt/lx/hnCfjzgwTJndeObtJKWx0VjuVixc
sJRVkDKRYTsqa9W+MuksG/Swe7Byg40J1YzSuyUc2QPHns9YqDx070rNBhgv8DTsGbEszFaw+gGc
OR1CG88R3oXEAsvwfcc6H8YJ3Wze61ebrsNsa0iBU3AD88Yz6XW3IK3F/s2YAWsYQTVWLH59KwXa
oEQ1XvWeflmMopWvTsGzLKXSkKcABVDOZDGXd+lL8/BxTQO/j3wi65PEBdTedJnSWDeh+zkhuHcV
nRILeeIErbumwuJIkkaQQboskA8ZICeZOD8zkUx+VAY3T7rho9QmKXHcPDDn7KFHYvwr7YZoQIXG
remU0NlrPCxcl4qOVLPd2EXq58qqzG8FvLRsGUT5aYu5jciUGoLM81W/48Wz2i36JRAt9ChouxyP
ugbSF8H1M6Uy0XilOVAO1uWhRCPvoNz2u4xy20cRtFw2gfP5bkpJ+fYHXnIzSotcOERVZkRX2/g2
irpfQnnov8DQld1uN4MrP5jtVK8GtE3T5tChSZE9nrylQeCPH5MJAhkrrMyWcc8nLH/QXQtzg+J8
O7O9Su0/A2J4LbLM2rKKcJ5uPM9fWuBJDmoOg9B7ge2uJ29ha5mfdJrl7/znoBzdexRr+t+iqd7s
cwiFfPMTVOvJ8NW3gFInVPh+0aKhbl1ZYV2XnuN+P870NiW6U3p40mApLU05oVYYtO6C7sA6aewn
REAp8nrMdhZHDkQZe9xS+k6B8EJLSFy992zkYatHCm9Px/AYNYBF1wXcljRgtC7+h+RbcKt8Y0MW
88jRqYr7ztTeRwqZtSxyx12KbNGNjDxhXkbfXDUO7YNFQWUTkDiIr0vxa7H1B7ulPO+KTTnG6CaM
q5JJgKYNlaWB70jz+4LVAkMEUzyyme7KuZX+yFG1/NX3mhI+FtUt+ux9aOwhxxfoYRjmk7cng3ea
gc//TaImsGdCenhZbV/AUMAhdveFXmyZj6fM9XuU/lX0XToY7DwOD9g3F56Yx6CEVTCWyHsfVomq
8RzbM9aerpfYT6r398oT+lWBSt8laqCh7KqivUUrrSH9GpH8VWiZsZhV/fQ1IO/xknpW+cpbgWoc
24RFORndWMFLzg+z60PbC1ZaUgu05a6iTkcfn/xka5ZuS8TUinglQaE/WJ2kv9DhWIYvhDUTE94b
HfiGkSAGu33zb6qg6EBSi5aJox2qZuLAtI1SbSjpGA7ShFlShairrApqUvDXbdTQoLHp9lHS8Y8Y
/CJ1fXovW8Kcut/yuO0J9f1I/FhEZmHj2G0xQ13SxplCTLpiIzKcClpFFqtiyss6Bed39SAzUbVS
oI+3qoWrh3aW6Mr7G9ItDyg7JUHU6Wuq9W+hVwRAj0arvTaf0ALKLtmJZvCk8GxOQH0C3oto3FhQ
dRh67WBuLJv1gsti1mZvZqgvqYXffoNQ/W8gKtWj3Hb0M/bDOGX03umemK2vHQgvtG2RfOgXRX9+
EL5YPCBD5jLvGxjn2fKjQ/4UDI1HIN/laxk3zUOF/+CmChFh5ItzYVPudZShHiE/zWaYAgJMHW/8
JUSQOIbmrIozb0aAfheKniTXQO7LgyzbvU+emJ7Awa64CkgOQLKfv7y+Ma4yZJ5gAgkhbuJcwW4f
obJHWiZAlsTYWlzvSrGeYbSyw6R4jDUV+p9VSKxmV7vehhyQGrS3Ng+hxNka23lWuspAnoIJJkVg
ZuhF36QR/Y/O+PDxyzy06G3b2n0LP36NhModOnjdAv7wx/h24hjz4jini86xwMkGfMP2LDiLI2Ye
rRIVDOWgbi+eCXC7gEeDXDW2PPr023TeeffH2ZgNh/dnuNl57FKBGY/d9IWBAGkoIncWfhWG9goj
7OnwEG0Cu3eTDZs3NPQH9C589a5fnNg90jcUU5Zdacpp40u5qL8qVFnW2PCnQzYOIqh0YjCcuyZ8
+zaxo6mxhVXWIFJgZTx8RgCJ4fe6o76x3pwY8UsLqTlHRmoOtDoXNbMbu0UQ0ZA5Yl+izIOBDChn
c/OuSKqZ61F74KIsLSV1TRUAlLSM5W7T7r/ej0umVSW60ZW0UL5XqmBm42lzvWtkfV1J18YLS4OY
unslOJfZPLQCwzxUvudkyojAggkVYAnOj2QTXdKX5v4CpZ5L+1DSUKKjYVAlftZqNNFU9kOCfX0E
VSTem+TDdHiLZSLUe5Ta5I/+v1BPEA9dmgGGPJ7Z0yL5IR5snF0jt1wNG/xt1yosOMtihvYyTAGb
h1/6P3kWw7sC9BGBXh1xKPh88FpTieCm1dG264MZzHlZokBTSzTA3DPAzS3ayMaDD/CR3q99ezTC
ZwDbOKpUXPiA88VVZSFgfK3Nui2puoI6x4c9huEXCqYBCQjdQesx21khZ3mV3ivhLYrjcz2uXdjo
VhtN1c3vGjkLp84D9l8lFaiHeD3BnuLl9B2QkIWzbUjTSH/WHrmA8d4dNf045eW2yqorkglIgGYs
DzD6mee5Pa01dOFlxj0eRKoruNdMwd3eED68Fbs9Ct90ymFDAweXgvoD1ISOv+sTLo7xuhrMEeG/
MaBrTHL/IhJOCGm3QDHpazfM02UYYtXx/W1to2nMgvnIZhdrflZ840AiSqYXub740LfsGa7LXeqW
4St/JZ1CL+GqxjP0lNQgeS79FPVprCO7jPLW+JzBIFqfwpcHsYVy4Y4OjwQHEOXUZeuV28kG9j+B
gksbtps6HKg1lCFpOYjc51XTnui0J+YjAjZwg+M4gicxUYAHZAubtREmMz17Q0/lQogMhvOXoVt7
oiL0CWduDMUWAUvzH/RJZrxJkQf3uvWTuoWK26egR3+zkRclxfMuYuCfuAHGBU9vFvTVQlDXQFqT
yVwYlGPaTLpgUKVgbwwxanRYh2HWtHWnEB8uVaslUMWAHXsX4/dsiNAsnffBkaPxd5Z0RQci70+n
d28KtyDJw2CKMJVC1NXRnv38MhW7bUE/kW6oLvugScgRLSxTyV58uLSu/t6e/NJ7FscKa9JIX53Q
qlFL/lJoJAVUb138XAWdcVXX1+vicEV3up/4LUnEnrzsJ9IlpDzQx0ssH18zeYckiSYYb4YmGEyd
kTVnZ2wdxwHQThMRZ/o2roxGfT8RM9LpQlwuHE56etpULPhfL/tYFSWtpw/e/IkmFa9jv22lbgcd
gPKoW7Flm+X0uog7UN26rtSg4Cx3aCQjSGQM1rYA7OkZIrzpIfqjvi5riB6hqwj9+8cGI8ZJsI/u
noaiSTdgAMbHXoJuQQdSHkU7jCwUyUJDQmhdZZQAgi0H/1oEaOFUnmrA486FIGqp/VCIv9D52faD
OvDk9cWawSt7fdsefE5PUiBDuRInBgyAgaHpSKObJrc+f9OkGsRQKGciUIKr6E5v5Agf/eft2OsN
OqA392t5psI6d+C5AXQkRX7HJSRvu1G7K20RFz4nJzFnoAZrzlu/5WCxz+NPi+AUpdAOZizP9HF+
gAD7nJUvf3WYKN7sJk/MP6VPMIlz6RVdQQwpDGf4pEiD9Z8All02NJB4BFTwajd0evAV3syGOt3i
gYLZ6rHTWQ0gxYVOX/9ax6G1XyT1sve8BeGzW977e4No7hKILDGSYaTOfzcjaJ2gvvdVSuQ6MV6a
aE7vF1LUilmr41BYNQ7xh0U+Rp+SU0k5oT1u/5lDKjMumCkqbHh+v+9jXOnIQ8jtnGvAkMH96dr2
JhlHBLWofkzpSwd1GNmysoGSZCD5BqEh/XOFgBkvhrXspKPhgFldIT2zYN2hOi1joWC3zOSA8aCO
kLdEXjNkv3E0RKDckHqitOgwMQUEfWI39PLZ+ABZfc5gCJaAoh/KAtzmwMZnXDaWzCnn4s98w/Oo
6CcyqhHxQ5ovyhYkeKe5JCq0wAnfz7pXDO3i6Vdiu3L25b+Ui7EEQWoOgigHH25SqMtrqzR+Ua5z
X4IvYLKn7FJDV7GA2q8t33fue/kisCBfVOQMU1+l5/m7WKNaaGTurJdGI8359gLHTmV2XwaZJKEw
XlKN2z88b0G4obEPdi/IQqOEMb8MDI4lgjWuFsL6bRp5AqwC0rR3dlwJEc800WUKDHaJzo7Dxdn/
LlQ+hMFb0fCYE2VjrBDKGWK4G6PYKv737UqbQn4sD+uIuBkqrMux/1ir1IHOL+KPoJr8jPHJ0p3s
0h9dKd5Vo8wPCLxy4gbLHwKSBlbB9awnBex2LGnh5RQlIbiXPNBQP8kWySEdEZ7uqrjhTH8enQMm
5HgfyVEpL7EKgESFo1XFG7Yu8TI3ytxt5aZbs/yvuKt5CnqHlyCn43W4/rCf1RRgvHdd1j1u5YE5
HTAFN4daST0mvGJrcW1H+Mn56FohRQ0sPej7xsgRBmWJCDjvlS+AjqsRrcMSUmehQwlPhMXQkjbA
BxtEKmSjCB8vqHvAU5VZ8cEP18fH0C8nTnWRgkz4SVuKZm2GV2WxCjvPOiLFfor/m771p+pPmmtH
8DL0PfeZfDGAzS+lNlXARdFYL4s+ZHDiYN1O32VaJHZWNdnd5Yr4VF07BkA494e0jnOk79F39YvE
QoT/ASVQeI8RVG1ew0ysgdWmeQgJe6x6shFQH6QdLylPYUrnUR2CfWkQjO7IT9bd6f9GwoOoZj/+
xWtca2qOnEuz2sd4r6/yy6sC/C9IAJI2gE+2oGyX90MrLVm6q4Z49xaGBls7nsrcnyMXwrBY/cfw
H4ZpClzK4Fi+ldmSYf8SlPirYaAUFi3IDh2HCKW2dYTSKErCUkYPIe7wIn95pf++GtMusHrP9dDd
Q8briMmGroDAiM0AHHf34VAeqxOT42uA1qP4qTkNWA9YoGXTboh2umrSjZFPPT3dNhMuR4n9/x3s
QMGof9I0hwjx0V17HYqovncK4Q8PzejryTi5RkSFsCBh7BLG3cA5Qwd2K7zs4ZUz82AptUgcT2NS
E3wAslucShcTSFTTRM9LDzl0zE3w0FGwtrRCEYlQCVUSre3oWFT/VFwtqVKLiiXAckZNZ5+74ryK
l2O5mPFKe6gsjg9AHVdtQkJAAdHikWDZe5Ms+fXNIA7oeOe4jLI/laf/zNjLaOR6QQ0TnuaHgRTT
BjLHSW+htIx6xATR1iYEkY7/+8HwtLdu/yiFo1KPUI+WbvA+yuhV+XzrFuVBZp9LyltBDbTfREAf
DS5PyCah/qbLfQL3nA+tEoemekuCliLrYr69adwuLUMMloLA6PX95zwOgEulKQNlSKqzHxEQS4/H
YTLMrOuWC3s2nLiqNuPlefrdlCk9rOjKTiJbPqGMOWLCAPu/lom1P579ja8YuJ0+Sj7dzXSwjfpi
zQ937dyiRdsXeWqc/JOTDd++7rX6fzFQHOUycXaZECCC8NJD6WSqDH5ttr2DWKB0SQKrTaSOsQYp
K425iCm9nNS/ATCsT3cYnp+EgTNSCJWakbIEHDNulFDCESxUhD6G0F/MKGz9gjP6Z2rv9hmOtppJ
xdouKQhCsfWP/TzkYhf+IKSJxENHpnSAnnefjBQC/zucJsNTLLgUmMg+hiL6vDzMXuR5RaOXjO9x
1y7MyRohV60lWSRyFRMyYAdBq6pNv4Nj00RsgYmXkX/AT34rv/BllDaRvWo1CAy7VSCu/wo5adxL
2MAFET9gxqzyDOYTtUkFnkRIawqjcIbDBU//Hfksi9hI4jhytBFdpfJWgVfAbKc79a6RHjWogWWL
Femb5wAci8mxsYIezPLkK7tAwPJrF92ORtAqPDXT9OgVCALrfrK2HLc8o+Qv65BwgJZxGy8esyK+
ZuVa86RpkTSAxZ297BTlAWo9O+HpXNjEojgiTjv5z2bo+fRKHG/48d9D5GfXRUaynCN5o8COyAmh
ANziZu8Q5mlqwwKvG1GLrbpx1IaidVypuXiTJJNmTWGIkhVKrSE32Mkc9Ab89S19uAUflkY855xs
8O1sGrMPPTAm/uiz84tmPox/M6s5SzKveICk6dr5WM9tv0q8qtq7BiSzURsqOhKQftCqhHZJqItw
j+ORM7hK27eyaZsNlCXTdouicjCqmu+4WJiucgEdNPXKOBjza5CmLXH6IgdiiGVB1huIZCyhi4Sv
NUuLKqSEvEVVgAO8feEQxdDXzRcDVJub1GfDSi9GBktC2KfPEcPL7rwLVnApIZSJVQn6l1RD3ceR
KLVLGG1FyG52XDVcFhLlyRtjoe0INmBYiAumw/3A2vxpZNcYrh1kNSWM67tnjxk2FKsder+bXK0b
feAd9Sw9ks2zrtyeqazndS//DCTZtv4T8vxqdegC2nd7Gmub7VtVggjfAyY1ufxZdDMngepSM2g8
XWf7l0IkxIvxbPQynXpbNFyECZhxtxzrKem4+Lt4xsWDfHvWt+Bzs6/fQOo6vImdjthnnjYm8Ils
+r5GNTsoPNhBj8syjzBNobkXhbFJoFRK0tUPccoWuZvzdeo0FCvsfIo61xjxaTliI20yv0o3evjb
UbfJ5CeqzhM3X/K8oAMoU1LDXSOIZxvYJmjVhmcSjqCmoinUAhOM4HD4x2M432togDhKfkUzNygZ
kGW9ScVJXktP/P7uWmUL+1tzFGIllRiy0/VQL96WtmSXzxJ+ZTAbMgFPpSYNf0fveGQW0cNoWTWD
wjFjfioPUkKcjISVLEwdx38joomngYsl9hMAKl3jIMa70DkkLP1BCgEykothRgUMTmNyi4w7wNx4
LLzipDU0VfZsUdNyu4+t4iJEAKXRsdnOsVKsWsSkFKjEZCI45XyhKcXDuRk+Z81O4kfd7u779xSl
jn1WAA+tfgK9hqUdlr6Eb8DKDzMQnrO99KhRkKvcLVNfHT3PKxvWDsGotkjKzaEPFyKB37IZaiuj
jD4CGy82+A+1k0pm+AAhx59hOfdweL6LnAVmHZHl8hnMa/Q80ZuT+COjxHPUoFR6U4OGecrs9j+x
ciFkgslXTWYeIvlNQN7U4pLHa9/aSv8NMX1o3q3IajfQ70PDwVL+A4aWiLFn94ggS8w0P4WOLhqb
shCUtFKzItAIuFVXyaAOCIPHzNXjSxspbPhfIpQ1Stm6vPkGARgJZGHpaXvBVqVnIuREJ+3xztys
TSTxD6QVn9fYtImmZLE7CGBOAUaoeBe14K3EgRxbsQ41yGJZnEOi8rBRZh3Vkoj1A6RCnu8+rvg9
B11w4lOeXe21afGsuS2QQMYUAqdttbUfV5tI6XTq7LhzWCrX97Nh1p9lawLvnIR+tSAUbj/RBCL2
sjRHmopdeMx2AP4yYCDAF2Z2E0N5c6BS7PEyNt1xMhgU5Qtk43yRleyAmte46hbthcIe1OQDmEix
GVMaf5Q7i4ucrnrKdKKeU5aYHwYtcOBENOROI3a8YC1fgoYIgsQ8bhW1SUj6wcnu6VuwPXssFUcY
TaeP8uPY3rQAFQIB3ei7GoJXG3RP5bgR5GscwIC1MTlzy/WaCPtxf80xEXbquGQbpgNnPeNCsKNA
+UTfAZYu8htTcLJbd2k24GU5K54oLJ/66uRHNB9abnPBpHq0ZETJJ4EP1/WHhjdPxnUbPgyy7B13
1pQP3VZB0dAfw1xMFXBxCyT+dnKdxvAju0l3hLI4lz+7tEN6KtnpzChi5iSHVsj8sxhTIJMsGen1
CPYrkqf6GmzEa8WwZXdWgqRACN1KVg86r77uNVH0KvYZhh+gwIqXpDd5RuNyD5K7ZzYBbXwy02JH
1PDBgi2P1vZTY2jJHuep52JShc6azNEE8u966txkfD6VjZmQAigN/+blucQfhgEiMUFOaPuAZOqD
XiTZ3gxB/TsPEjRNijHy64oczEVg+vjPD9iTTrUihUB6QYMH4QLU/KpZUln83U5Vrj3EdCk6bSem
/GC4foZLmiaQT9QS5gwe2UCUTiNZt/+TjmESXdXnnFUTfv/YC/7dAFQS9CiqH35sdhVaHXQ72WP/
m6EZGhSZypx/Ig7AdzRXusnDGTNyhTgwqLhXvW2tLG5Cq97vnM2ij1F54OO/JZyBmrP5JtLK5uCn
TH/P/WUgcF0r01ISj4SCmBsHU3sFwlsLNT0HaTg3ianVX5IAm+5tBSOYdiL1JXO+rf+4PuCojncW
ROfXCPmN8zMkYR13bDiFOz3uSh5XQoTmJSIEwLK+6KXpo8e1Ih1dbKSiFErXiudpysgrGL7ainn3
7H1XgYE3x1xxduh39fPCPG9zZuXTsUZIWsGZlwzOxaPju9AxS1ZJgGCyuEEOyJWCXEdPJuy+qG+6
uOIRcZQlZkO6JF0CFoQVKI0Cumq3XtXY/2Kf+Bs+a+rbf2BS7ypJ2l7NXd0uEGc5oY2+jsSByvjN
F17MSWS0kikcXkbpV2/qRJwzoYqctD1MZQTyhlflKJl9SafSxZn38xvFW7pO5fbsdnKChvfVl3S5
ZInpzRYwH4FFSM06yhInisFEpp/m4xB0G3sWi/Ud2K1p3thcd8tJafT8umcZxDT02vdqwcxxhSmY
13qBhVKSIrk4sBUNKE7VTp5SABMubwaK+pzywblPQznUYFiILDLM91o3ATKx7CU0+IBtzeQGlmAc
r3DsHnuSdjVX6P+iB41nrCRIAkrDpoJszFL7X9iMyArop/pEDLfedryAT0BB7cknrGKucr0TX0gt
Z3YPIluhD4fn5r0VWM5pToQubeUaUJkJyb8BLt/d9DJUFOOU9Cnik73iHlVdRZGFNKxQsXJmHFgD
0kvukr2s+2Bc6Pwygxb04VT/mmU47gVXG0CIpNyTxSuyKpZ+2WQvLnveMpjsT8SUpHe3BRAIEHsS
d+1SRd2EOKKDv/39jtr6KaN51AZ/E2ygKst1j1Vk2fXRPmjt4YDcCtVbo+H2jcgqEirRO60Ectp+
GMh2/1hvntnZLljhHhnYp2bC3wZS7/8QRiJ3AHJXyjReej9ya/4JHDOvN0eCFuS80U8clorqoZpm
L5AL3qbgUBevXPCA+l1CSyvS38QdyloW0T4DP7oYKyCIZkPu2Sc5xriXLF2ufm1HAS781cayKB8S
kLHVMg2euiwcC0KXNSzw9SpMUbhWUWQ+ILN2ZBhq73qAHDYLFZPAGFwK9auETV1ha/gzJhb0N7gh
toX3ULcdzldMHqr1sBC68AnzxNguyeBuEi2Rgk/ERAKSm1Fp35xUCzktNar8QED9xLpS8RLlY1E0
WCBkwONrMyelrhfG6Z63sXbqARYBgHtc9ywpu5fKE66uIJ/9P8lxfc8sm+rkNY8TXS/LMb/Wp+5O
7ETfFkOrNXYIAvlG9sY6WecHMrqy8irbCn+GKXMNhijtrqrdz05O4KHzirioNGAUyotZbwOOW6Zu
fH8PvJ2TBOsJLCFupBJKKvzt6re/hIHrklqm5BUNyuKAuN3RSUOE3Tq2pD2AHp3/KtXHjYvzTQKe
WEpDXvTmeLnI4MnOFOJpTnf/3JM58jXU4/Zh9si49/hAn4OjgbZKAays/n3Pe4adizB/7GdxjZan
RQfIK5ex5/eGkVwEO7RxXkuDc9LFApfds9oARSjZy/VIgby323zCBhbUMMJuyiAlOm011utSUHvv
4vjyS3UMNZfDiBqYjvHxTMcCkHB824dnu+5BRHwxExkjYsGuqzscp7ezMtJGhYcmLyV86ewC09O0
YgEJ+28rbyiz5L82/w30goyPcUrv4/Ma179g/1KccJww9xkGmoJrvBrsopyf4rbFnuu/WPjwMgBG
ZTUAzCKTgpHJd9xiuKJvHw1n2KLgPVR4UsQUcriGObpo7gaj1A5K5eSlgriMZdqp7ZytGwrcsMpj
GQ2qrEx5Z829OskVrjDaXIcalXoq6HRXYnnncDa2IJWA0RhuP3RwnqbniP/4PGeoI/ZbkKZWBmUQ
hWtEwV5EcK1t3lOApsiVzHy0hXJ6X/jSgWVhm6fjU99PinrZwukV4n73GqXipmc3pdjBgQSV+FYi
nrQOLmBbZYLRY4/EdnpL9cnKNhcOKAc1DvVr4FEQYHvxbjQz/FRyp55Co9sxU5H20abgCDAt6lke
HBedCdUKBi75cPKdIogOdg9uhZ0zwIRdqdaespmOwCp8sAzdLf2KMV4ykTwTyKet8/scmfVWb4/F
ZOqe8Z7ZkLgY8JnRXKDZO7N97gyiusEuQrOuGkG1KVUFElYgbwh5rGKi7e640kXEaOq73W+tQx3E
AM03oEn9JUF5/q2fP605D1w8riN66o5vcza5dxA9B4UMKaY5dwPVHvyibUU+7N8iyh6jLCtRsHTS
qompK2XlFBJXwJejHt2cLKGtrTg9xdfbezGSgJGWztAIXialKONghzyIH5bbZDfB05NNA1q18AA0
SI/i72SBdOl3oBH/srYLRTLuJIIEgZl8u3ESBlDtVzrg0SvPOBAOjZNTjvCBiPuG1lXMO/LQOQt/
gf/7XFd3pZYtN+wg3a3fzo4x1xAHYbg198ti727XcNEzujub5UCxsDyDl97D0sxRVpn/h8+Qag22
CVk+IU5/HwjAigKMyiwLQrJXaUbSpXB64y1zXtlw3EV6L3DBDj5lqpY2og7aX+w2J5tL+lV87pMd
Bcz+L03Mi+/C6cMrFRB3c6h3WsfXSg8OW5gNeZ155VfeqEbGqNn8GP3bWc0knXTAtFfLNFspAwXq
aILqUW+Ay5mdXEhAoKnYcjpeCB5ddrgu5s19MCntyctEHlbQSydz+HS2IjeZxb5+omtV70qcRmtw
acxAF/pmOYZAELY65eD6tqdSTPd4FspdRjrn1XMxI3zR6me5pDxJln49lx2ioH24uCcGhnViNFlo
VZz0QyYIDt85WailJANolJVWoJX+kFWvKluipiERPO56caf+BU8twrJPa9RIpjhMbaE78Vs3+gtf
r2JPPuwq+v40vBs40zbDC5dbmt4w5h+tcgG3hNc9W2i8r6pIqWBYwYDN4c5n4Um4M9ERBhqUg0Xf
9fbvJA/GnVAe5NLN0teKhT3vS5Ucl7V4I0oqOi8GrIEsIPObudQlLvhnTgb1S0BEBuBu5g7TvI+m
AWuX/QAdJB3epS9ykggO5Bh8Ek9uLEwDIl0PVnc5kIS8llyHnMR4HxroNLwyKAiSPQyquPFivDRS
9yBR8IPmrgSqartrGWJmdHit2KpCBH4/8jq5qobcsm2ccTqHrjhy8QoPA7Nknzc63zvdbybTEQg7
g9Le8aKUC4ZVsadP/GVoEhqZ9xkxhO86xuDwFqSYPNUv+5gMjZ5tGdTCXV9gJvgM7f/bRyz1lG+g
6gaGemuFn2NXmraScasVuSvABeSzpJ2oQ0ru8t+un1AqE6jTNIlAzTFXyzDQ3O95dgczRsjjqhch
eqfwEQykeh4JD06kkcexLCTvhSVm4dQioafqd+N7X6hK17taWMZhJezOVAUXDhdJLT4AhRyOOxHT
WvuUdnSZEVzMGyVCvDyoFPd/F3+BFHMi0z7e1OokDszTvK3SzpBouRAkP4Hd86eN60z2jihweEYz
BtWibleqbt/ejbIpeixlLRFZ51/YNcmGC29iTqn1IFSC9W7CqAkFWCB4Kn68Kdeba9aID+267Xcn
qyS3x6/HBgloOK7JXUxOGZCJM6u1DfvGJYHqijDddd4dENshTD1M49PGtiJwYX5YOu2meNiOu5z+
W7tyWanj0Ypl6R+CTkZRFjLf93Ps2LBF3nt5I/x5Da4a92UU4HYKjGXNIRLtX02Eq9UjVk+WHikH
xd4N5qT+Fhl256kkjfOicIqsTi2U7SCvMkOTQqOrONkpIyD0O8Rshc1wC4Xg58Hx91xtJbSwyKQZ
gbexOyxcd+HNIkU9J5JKJAGaRmrquGIBCGowtpCyTgmtCgC1N7c6u9j3+inf8MMZqP6Lg4iaXQ/7
ba5zJHzZpyQPyoo3z4SRT5NLsOHzhS+G/J9m8qgDWWgc9XHSA5JZTMwWVHS6jAaenGZLjU6E3dkO
T8GA/v1G03tvuSysRYDZjuqMLCH56N0Mwx7LdGk5cKd4vuABpQY7ymD2u2vKSQVF+rR+jej7kxkB
pIK6Cgb/G14VN4RMp+T/6y+jUlcubIt9+OGgci+zRGzFeDJ+ildFAE9bKUqlIHGSGATJ8W5pABsJ
TMV1TeThzgBPYAzx90veCda8MjjEGGZQai5uDDOlJNhUNew//MJFwGJfbpvHKvzcCIfbNdoUK5JN
GsuDRbj8jj5K+kVaN2n7d4zS5C1IHerQ5dyLrpaJunIaJfJ1kR8Z5UY6rhtELzoYvvPwMlMU4QcS
zIRurWX38oBb9GS04Q3zb0qVmjISJfpKc0EPXvjg0LEssLQECJZo4GHSIk2Oc3el4L+wKXFp+S8U
OTffprxxGtkpZG600BJLT9CAWrqJceKdFS6tMWgThaVN07EE1GmhfJaoOxN/TLKD+BVhqQ5QRnnD
5hweVXtmHRdridIFX8YxGd67tnZLRm1nyu1p94OKKK7P9Xv9VD68QjYnSyDIQF3f/iUqUTpkC646
Rcipe5x+MISgd//ruxbez6CqQhXmPLfk2StnGJkmjAl0JtILI7cD8d0F2euyiHoCATahlD5Rh19i
EpLfgVSKUOAbzHnGvFOu8OkJzwfoEwsYXukQOlCJ3/wTPuxt2jAZF4M9SBX+GLN9DTjMhyUHRk8h
Nydce0vWBfwJM8KbWv/ZYLIy2N3zc+N0GyRM23QYLmo0UjIwro4G1VbWma2vSEt+P0gbtvrj3UcR
6bEkwZKzVnP3DAjXV6CuSFy3b5H7WjjDjCwxKYvs6spWrOsFJojuyQaDDW5XwxIOAPew0DlTJ3kN
1mi1856dgMWWcGjU1v0LuRgPcK0zDA9O0mCX41EY4BPtocCzxtpEo2QSPploxUpd0u0o9BPKRg5N
kvvXckF2f2KT519HUkZo93HB8sKA9eyDNCdn62p41BD4rgSzJTuvSk334lrFA6HGC5WBY5NQLUHL
a+lFIjOqbR5W9GKt2+OBo70spTppNfaZCfK72Dl6qonYIY/p4cuhJ/wiWqFtI7SHwvXegmx4WXAj
XrPmmnCuZCYcD7Rz1ZL88efo2QsTvpOCbClyrZK4zeeapuqTLn4d/MXqS3Wa4j332eMkhoCAdERU
ZX8qw+L9D3xnkZcNmEJ8IqK69ogDl6dxN0q0MNSQKsAFVA2f9Zwc2KYhFtrwqFn8mGmco0BiT2pc
65ZvXD2sZhLSszyobgeI86Rg6tvkrHr4W3eha3ryFjGjHtH20RERDjxB4HvGE+7YK6OCxRRY+zbD
dAogat8n6A7kyvWsIl9BR/G8yItqKlozOClxOv4LQXb1Mm0efiSyQfbBUscg5Uyh869FBkcKxva2
8NEPflZkJakn6ZK6+8ztPolHXD8pOx+v97zPoLY9tJt/mEBrr8pk4t9Zr9NHT0s+havUqBs2bQFn
OPqwCNZbPryi5zqtFGuEyFyC4gBTr3pwdm6xlQVBrFVMLi/Oig9I3jOWtnalEJ/WWduqq078YSzN
HnwVnBZhpI4T3g9x6Ur3xJJwhGrdCPeggqVoWx7VD2RGM8Yp5DZHByiPZ3QGUiq8OKj1IHPXu+Iq
VPLTdSH6ePWpYGUpc/R77qlr3qVrl4mb6bYRCfllMZXvHVIqWM54C/du4SDatZXft3YCqxBnccG6
QRaH6P1uha1kEuSFRf7HH2uxh2y0BXSScKnLxZmzbRDInO+xXq8TAVaTCuN6HqtSESX56OL/sy+M
VPFXUqaiPyIF1alSVuTyCBUuJAenA1BEEmi2vfwLq0UgHCAlbBSyZsQ/feaSVXZS5ETttVlmCp21
Hvp8THW137c2e12buECxwE5/+TP5O0S12HzxrV1JrX+bP7S3kqVmBur9fM109cbq/zObmevOnZyu
GgITyyqynTii1FEJQkzU6+pIXxuxc/nv5NnYGcYNg49rtoc9s9ZJ2whW3E6CewUTuD43JACjivFU
isNpqc8dzlgE9zppdfNVsEfKwpEW85X4znmv5GH8/2lcITZphMXYxhzkNdUbbJUMrcRpwTSMrUI8
W5JiGv1Ob9Ooz1ZDAYqDSIYh8PRjwYLd8DJBas9ZDmxwkcgoeL1jJ/SRcaSJzv9W8P9byaMEaivh
SrcPeki7TYbWGtwZFDjQRDLAGp5IsfI570S9z/kayA35Zo/z7jzajQ4v+Nu8+5GlIBe4dD9nA6ZJ
IazjMRDc5uLcUQezYObOd38qVwLUo0nItROdS1Weub+X+xIFsR4HWg/wCKAXTN9j2TraJ/bpEi8/
mArQNQIn+cFLpcIfstatEezhnwGF+TQiiStVp/sWwD+w3pOUSXzn2knrHmtjKzHWVAdPZMt2hcK4
U0LgSlApvoJ/k5gKBCiFnJjiaMGMnmrwN7GYzZjmAYs3B9XqXMrKrRWKsMPXoUn/4ogjBKFusUvv
bZDQ5KUeDNbM942HrHnM/a1CZfJcBBr54dew9FUSKFOQtSoWnSk5Em6ZLlrx+ZKfxASqgZCvVp6E
mLjtjd/nEsioUJKzewvGQmNtOs81w5x1NIlKCK9of9b2ZLQT6TMVeKAOV/lkUi/VsYiLBBIanVPQ
QCljZNc6NNsPUlC0Khw5WtGu6u5bgn6mWrfjkIY7znX97u7vIcfAVltrAOns40BcKqfgj1uxwC+W
qOq4aBW8LEb7ksseqZU9C/T4/wiA5E0H+FF2Ctm6oqFmUC9uy5/Xvg1IS3zbdWiYPpQFv9AMT/aS
4cRE/O0V0EAZK9efEQJXccFgYMoKaX5073XYC6ZSce20lqHc+OLy3T63i8DZ1DfWHM0xHvRsHipW
3mqM7TwhGWvFlu4MD/NJAvo64bErXzKBRZQyHUbLdFdZ8KiTSuZySjufromzRaiNqLw/7fS5PidU
0RL0UchJ6NM/+ltgRmt9gD001RxugF6JZtMLpjfZs+QC5nREn4syI9vf0IUSmZAiCs0sl07AQyiw
IQBUKRPhg+OMx7ZUbm5Su8HmryxbOotVWvMqTLtI2s/bMAj14fr46m1puc1JqTnp/9oVwUNRzjAF
e8Vq9bS/1pgF/NDJO33oniakvXRMBVyA+fVEVQg8kHCN25zncuMejCTB9dSkxXygvgDwHTPBkkCl
0VBYi6GkhZfjuYjO8EIcBsXXr8PU8LmbHsQk6T5wAPSQe0Q1WELuWwJn1IXJow0i/gNeCZsoQQ6D
hcR6Cgql8myv6MAdHYuqA+D0CwZbnk10qNR8xFJgq6+p4OjoUnjXP6vjD5NZwb9gO7O3c/5yDLha
jHvaj3CV/3h3iavb6Lq8pVhKPueHRlD2YI0WxtzcOKPYWOpmq/Fk6waoVRCGqJfTW5wnX7xbDq8A
yiOrqeL29ktpJM5+n4o2/jtNRJeexVHnqeXf7FJkWD+aoSbReRFLrl7iWQ/zlBmRLcdl6dJ12JvJ
V8f5C7HvNXuXYOT5mxYmd+dIjdlN+9xHM6QX/x7YaYyStyqy0c0CCxHoseuPnhddFBKFZJUrCuiF
I0q7xoBTywWJ41lcp6eqenxo72XXi8Y/l+pBhis6SR7BNd1x5x0O0s+zFVvAnpsvL9wlpjt8j30g
MyS8cQDsfCeIW1kAZbLP5DpJIwuo0pr8sU+mx5b3xwFm/JA4Ayd4o6sjN2aUgmY087ZRL1vWa024
hACFbKiT2nGrBOZpQ8H7YsoAj55RnTf4njrhwLUh/wjx8iN4CiIfUSsaTs27vVDWjsXiR0UxaISC
e6mR5SzjXKJT4BwklpdGxVLBUCJ47ElrHfb/XvbiWqjppXaomL0aptyEfcXs+luPdPsHcN6HRjAu
lLfwPDPjNUElpwnddhkpVtDf4k4gHLiK5tdB+x9YzP1gLdH4TtUk8Cfmt/+D7tCydoGgLljBUix6
KWzXEbMmcbyKHo4m/eETg7Au8RMnGR4wQ0Jnv8loDDQWekNJLA9hnV4QQlVU266rJDXFHj8fXJHs
LbtHM8L9FD1PfWpyMpc5Xq1Qc/Aa2/RldrGL7r9EqrD3LW7mvMNorR+MpSGdDH/qsjWaCFnYd5vZ
ZUmdckZD53XsSZWLiXP2I1BGVgK6enaUglVbNGWj45Vmn2cY/FSbS0tj7+XTXO+b7Dgb2hkBj94D
eL3iw4as4LbpsiDhe8A/GOFoAyAK0EYotLecYz61d5TMk6DTistc4av+tGfOUxgR5x7PPAe651Se
i62zZAdRkMORsMHTrHYDKvEiX5e8xnAaJBENwHIXnFKdPgqCnXIWpihPx4/c/r6BglDPc3TNA6ZH
TB8rw0WPrZZFkX7UZLaQZj/gKNLCAm818fx9lNEQOZfLxR9Cls5PGFaldv6DE1DbYsteS5ZB5wXK
BNCqUT3CDpi6ubzg+ib5lXLt2gIJy24GFXSzmLh3CtGwGRFhZNW89gyrPDVZe4f9e71w//7OPG6g
F8q/fm2lS8MF39d5YeJXE3tuWfAO1Or9Qpttzm6fhBAHXH1V3S1HbJqSNVX6qKuGDUhSkVKxz6rj
6+TLbzUV5hPmcJHWh+HjqR8YmQ1AU5hMcIPvJL10QOyEHqLWRQ3MgiMPK6JnjZGVHrKWc7+vRb1a
8BVvpu7f3hJYJgOzDVfsWO9x+yj07+RpwjMdrkxnajICFk2NvGhNE71JV4/Tsuv8KEHjaMBcqiyR
Q5x5ZJxBJMOHSCJ2eVQHW8SpBc90Z0YU5/vf22Jq513UepvWyqUs7nBLz1VVYCV3NykvJyHQkQhV
Fc2i/mfBjIkKkfgI3h10JH7qIF1AJD1ETcaJAB5vrJ2ZzCBK7g/WNZCn6yfNmLXpN4Bj9gfON19u
+wJ58yl713hLf6ujvgxdo7gpzAbz1RRxgWBUoLTFKXqfgzaJiZbQnu+3XrQzd6YrcWsTNM0pj9dt
zGxrqdkYo55Ks8bXPjRiD9O/2QeBXoqdfSU+yWypBRXQl5Cn2kAYGp8cAlI03dlZ2kiWDD7p0hES
z1d4ALQ1vuBoO/KflF2JRTo6VkcCsOHStNkti1PWN99Fh+3i9fcyZPdsV34SvhrCti4EO/BRr6RG
4cYUKU7lt1dIkxlW0JBS2td9CnQ9UsGBskqkCM1AxeyV9aIiMR6QXE0Hf73mSm9+8CD+E74InzAH
XONfQdlYo8OaQOTG7wE83vhZJ98bqGrIyAdle9gzo4LZFzWjE8c/t69UduBRrauvOdyLQvRum9m6
YrWKNl+x+CE9YPh/awEpqM31lGYs6SuZ/zPWCs63H/l9gbZITW+56F4Ss8vYUkR1YpRR3icFLxPV
2BVI1KALVbmQv+el3QhHSsLad4ywWpH1ObCb8Tecn5SKWF+BL2CIoGhHzAlxCNVGzQS60WO8zegq
lIxdDoHGTG10+decyu4irVfOx53rpxVpvTX9VsQ1+2KVEy8JLeKEVsut1KmYkz1daFYTBJkecPiv
7G1WLUP9GZlCTcYnbIKMO56XJ8Fc8WfcAMtw+QqyDJmUn+bzutGNCu8I61XuNXugJOkFOVKVGQx2
suaqyLEamc1J8fm0p3M3jUVnzf98IuV+xYxfhiEYXrCZmAFmc9xfg+A+q2GXV9YQi+RlMlBLGp+Y
5srhqFI/b2wau/0cfroLzo+nuuUE+fCNj6mYD3S9FD1HGsCHKa4rs7WYpirEnlWouaoTPowmD4rz
Pm/O2f36H8daj24FBwXXCXuYPaaCNZjj2jUEnw0NQ1JlCCx8FulOK5Iso8hjRQQ3YHs2Ql7PH0/K
Pc96MRWU7sNgUPd8yyAUcD8cvK8cXDizHkNFU+Rh4zRIi5Puam8Eph71zj4wnlFDO4mhsAqOn8Tq
BN1TBeTuMOl5AKUN105VcCE8BxOlIfyvtqXd3u1kfQcl7fzEfLjsw9dgcffgCm0NQCHICZTh8lvs
6iTyZotc5u9RITJB5MuxkERIbdGEshZlUN5FFS9ptw3Q3HHVTZl2rxEURLw5OsXSt6syidFfvz55
2R/U1J752ub2GlnVG6bzYA4Vs1k8CppNdOvEqqFUbLSZBPFGACXzLm/2dqWPIVOYgbByJsAFuzuw
854jtKjkF/WZWcG58YafkHV8GdhcEpZ9NBVtHnumwwgmJvFJyJ7PIX31LQB5DNVq3vYPHshlF6Dz
wTcvAEwgZYWWPK+lSsHSfWci0CeU5/owMtpk9yiR0jmCoHDS8xT5vC198PcA7yn6rMRnPFiToOEg
jKSKEfUL/WI/ynLk9ZzH+Rk7xyuHb0XgGP6BtH8q/uy1hiBFOxZcLTvH6SfAfx8Av2dFe0Q1UB8W
rKKIgZMbC6yQEZnrT/6X++AMGwGcDvDtym7o6bWpAvakJhHZja+zYsabbSuavSCTxg/7EfeH17LM
eTEurh8z9TyXXhjhhQzy/JyNUMbY/fJvFjo2L14NDjPb9ZChbzQ50KKICA2tMkdSurqn0tUo+vtF
wZrd81vjqbrHBGnIOi6UPllO58Zp4er6Wfk0vRO1Qwtr+ivag5qNMj3ZYr0lLEgbpTqiSMxbjjYK
BJREgW0Y0nRRMYiL0cK84g0+tDYRsJJrsSZLQUIxeUk3cHkDSrd3Zvj1uMf1G3ZCQ15zqaa1Ol1P
dhoDehok1K8cUXOQk59R7fSesWtyqmDnFoMOngA1DiDJBnhsslw2C2NPKcXUTKQVNm62HYXvUnFz
AEkRHLyoyCNT6uJxrZPc3B5MU9igp6eSteQeD+uZNr2G+TR36e6lENeQXLt+J9rLHApHxFi+FGRn
ZOnjat4tYvbZNesq6REQYFB0tQeh2Fmmc0X+d0walh3n3Va/z+YFcOAyDEHCuzn4m7CoEFEHlWDH
XgFYXwuL5Lf+YWq00OQN/OjzyHmDT1hTtoLVHh7ZRyfe8CWBCwwtak0VylMpJjwZFwBGM5PgDxYD
UYeEHaUD2n9qjjWOm8kGbwTkiMqpNG8TglJ8KYV4O6KABZPS/pbXNFIkyuKXC0oJiSUJoas5m+Pp
aOw4dcaKjmiH1llbyZIbynOoXoL7iRi/j+wPk1L0fueHaJ/LUbbZaqDZ6BnfA32gUGN2JWO+96BR
5tDRMk2Xv9TZaaWWEWZAk5BUHLZrdKPll0E7lZ+Ybkt08nMATo/7XYCEZWdFC5/pUE+hqFBJipdm
E8D/BEkvaYHQ3s7duKTrBqnVibPr+TTJ5j17+3b79rUheadL5Rs6M9Nxh6HyVJyo7AIdVibb6cSM
ioHiLzHmUfaifdk4+A3wf7M0S5Mrvs6odSndJOxiBIcBMA2+qN9gZPIuTj9nE7CrQRElbsStrqcu
q4h6VPiGjHoC/Ya807Ztnnv3GmMLc89nUgMEyJP0Pgb6klfuXi2PY0nkgJcrA0S477oIEOjqtO/C
7z0QXkbH8cVERORE4GoSErEfB14lPp/6r1YQt5PQGY+AJnRbP767KLjI7PpmuyRbeBjuqMHJKSWA
bhaD/cfhjCQEueqUnxL6JHEylRiILvhJY1yxMAUQ4LmBBGFnTO2ETXG9T7cRoi8xAZ7CXd7hfDlw
+Fc21ROgVk1kHdfKwSHgGBdVtrA3g6M6vJPWD6ZzWrx6MLO1ohAIia65/VWTluLAV2bIQnhDsSeb
ASfEKpHJ+qkVDMdLNP77XWGOZxZmfWYModN/kYEm3vRNKN9HTuLKwuWZRhAfiJYJzLOCRphZhIE6
p0oi6pvkK6cApQ+O1sfYzgRqc3vp4bz6oeZZatA96jo0u6aP8k16PSFbdjEaOzMW78kOca7E6axy
VCVYZJvrNEIO+Cfe8tEVFYL22wuGA1AQR7iAP6oZoMqztvrU277zv0N2hc9+XeWlI2u/UQwMl5WT
mJdEjzLbuflRnRojxCkG5fQ5EYbJXvNTYB3GlZtEEgPCYjFWBAMX5wfgBRp9jylT0WMXCVQOzi6f
jPnrcfYhdSf/AG6xXGJPqyibBAjgHQ69whX+EwXXABuAMDI+C7jyxkcNwGgcVY+O6w0biB3q8vFS
Am6vXaiBjjx0xjNWk8hit9sxltUCWK4j0n1tpZ01ORefZYjE9gbCYym85T9t3OjHBH8jWYBCg9Kr
66e4HiyPS3HQCUuXFc/gOo/P5UhD13s7BTXWKD0s3TDa+PfYtu1LVwipBsOFFB9LeXeapzd/QaC+
eqmTAmd1qPPb6Uf6f4DU+8EPMe1b8BwkWFKzv6Ge+Fjiq5TYoAwgFpmlMr6UYq1Rhbi5do8k/H4j
lHOInPSmaLP4qE+ttFv5TNYclkyrryej1flHGUq2LLSqaN978f7Cre5HBrHYJAB120S2qNQlVyrV
QsagfsJ3byxxXN5QfxBScUUQhh2GOtI9mpI+xTzWYqXhYBrT6wXymbfb2ABpC/7IOq3ivX411Bz3
2U9Z0sVMfWLIoQhnv0K7oTcVtjD9VwXxSHUkaW6DRKgHG4UKWe7HfNWYIW0maL/6e6ame+cLVNNn
hLLXUVUX1gayDslsHhv8usKt4Xr/N3+nSZw+Wpu+j93RCi23lHF19Lrgob3WHGvNIfBYnA3W+iFK
at/WY8NYEdtJzW0aLj1MpR56EyT6kmim6FGBILKU3nwR54RhwZY3M/a2hMYXAag5frPkDH4CLT04
t/2P3x2k2XjFrh4p6O6lqLze31xKn7eCFDwJPUFVZ0vuscZ7fr57AwP/lw8C3c+MrOYSNdnpyjd9
tFXJk57GKMf+lE+NQcvIv6+lW2Abqok/j4PFhZeeVTb8t8kCo5nVn0CZZwrKN30nqSCZQIf46l5y
h3q1QPXvDZR+fnzYXlY/fPZZVE6UPWbO6SRaC6r02n9b4oGCH+5xc8/+JsLZncef60WJJ+wnqCoa
lqYIuWmeHK3Dayszk4XIogtvQRIjfB9X/Im4OHn6BkNO9CwDY6jWR6RWSW8CUZraoa5Fr+nasV8H
WTUfqnH/isFQQPVZHcgUO094vtIks0PHRfaYSXMRuV3IRBGluHuEW6RHclNgQo3gLh+0moLs1HFO
RCqy2e6DK5KIwRMcBcYSVhRb0eMCucXWhGaxrXEoEzq/kjQqAM3amJCosdh+ByQcLrzVlKDL9mP/
hpUxiHYULV6gHXNGvGhXtH/WYBEiQR+aVuzr9yyI36LWq2fMnKPtOJnFHAfcKcJXxL3rGre+MhWE
gNkR7dKAsXL+vpn4rWv0ye2Dv5iRT/cn8dtfYt3+nPrXXj0lG4L3eNvx5G4uLuwZ+cM7WjyokVIa
n0MQrZDBs/4Y0EDd5StpwwCwPHmHSnbr1Oa8AXxJgBvN3AeR0mw2Igh6Ss4K63y5BvpsoHvZhQuY
ceMUPCcSZM1aMHsUbhxmsUb2k3yfP2JGGKvPPJPTdbpfcHrA3qcdiJw0B7GJNu+M3CZwuXhwuP37
NOr+qcnrrv9WALnMrdWVCii5pcizwJv0LtvuR+n3tcOwUcMWVmLmlXiT0i8ZlASXdaZIbXY3GpUO
l4MqZ4FfcTHr/4XyiadqYmsrEH8mrZp5K5FGXQmA2S6BPNAti1UeeKyW4zs2X0EkTgM5ldNxHbeC
ZCnvmgmx9vdIj/vfwkVzv86m2YOeelk5UD0mY+50oL4APRhcTYUWNne/tcc90ORT8rUF2/Oa1zF/
rpVZ3m2UOurDjMteaAoouUixZDveGllQi1vvoQQmeXquUHJPovUhEkDrJhrmZ15M6JJtDRwCC/9M
FW/rTu6nMWMYa+uLErlXyIf4umgA2Qha9pbx+CiuFRTHwfnU8FObXpDYrudg8e7UcEXdz4uyr0k5
Kq9Lgj6NmKlszEh43kYoEsCHpizMOOBSepWRZtaH5HZqZYBITqFtULS5G94Il4aA5wv3MwWnh4tq
We5fL3AzZA8iNUijcCmzn9Ga5I4geAqdiUvQccyIU73SXzQFi9ISL6C67Oug5mBWmIBGCWseH1OC
1eF53TEGpKRDbeJGvrllKKmXk4zcAMIHJvmSbC+0yuAyTpIyZLj9/3FDxwtflE7PRPLHW5jCZAtX
1m1ibEKSNOjkXxyfvn8XyYpThQ7NG5w4DMMrxNsVPgG/MSRSFpivBbKleKZrO1CHUVMkzFjom+IS
7/UD2RyAdI9tJgvAx2/tZFQrVXV3PkAHW+Y2kyMX4fbT4NkV4NtXdcBzUqS6ad48qmtFvAQRlMJ4
eQHr/XFiBMkpAVPgb0oOHlHZGEs8VDmcIoG3rOc6++44Q7RZWLhweq6hL2KqE4Hu9gkJ75k+lvNe
i/LXFGQHx8Q0Oou2A9QdXcWKYY8hRuPGkd2xXZy8/hzDFXTvIPphLaFqL2W59OgQ2KoyVfk9oA6m
Lfy7XzTIWDao+kEmYaIUoE/hVbfamnPfol1ATg2p2jNeC4U8MRTffIclDLZrv5LZHggJElildtDo
Z0/Dr1C6qeeNM5tmlpZAIEmBBmehclhLfQKc3ov3IxGAZmEFXjqgA/Szay0gg0rkfU0rGCAqnpmx
siggyFkq3qYrlV+sHjap/UCsCiUep3XAARhirpHe96sDB2ioSFiHjjX3tVv1l55F9uKvAg7y9jux
wjFqszv8h6BIpb+hqOeeSiDJfIRfqTzbJdyA8+qOsbz5iV9w1e+tqhPKGoeJB7C/g4VeTv0Vgg8W
z37ec4TM6Fpp9HeSM2lvx+WWj50EnnyVYo5mY+seIZsT7J6agQIl8eZuzpYZJGke172fj8zT3ev/
01MBH9eSjf7hqVjmdfTrqfCY9sPjDxpGBQoRxXdeyw2cPl61adpWr5HQXXZabT/gxRH3jyUGdfpB
QoXoFUoexouj9+Wpfwp8TQOOmr6XAy7NYrb1j0hlkb4eSjS0hRkHLNSAd7oqPmPXcQXYHpT6XhP3
1UsYYMhKfUGbrWf7tQaa3gcUMT32UBX7bGtXqX+tFZS734TNdPCzt3n+0LBc+uW6Rtxocmz8vq+y
hHJKEkuT24ECCwZVAm0exqf5mPmnIfqCCNJTo2ScA3TXQAc98CQNhG7M9h3FBIpsp4+cDkAJG0C7
Q2lVQ5L8n8dpfukRsjF24UmKj3nG6jkUvmnVuRVGC67j+jVpb3PE2EEIY7YqR9hkLgdv/SCnSgWX
aB7ogzuvbeHOco2cvAjbZSn0IswTL5FMD53BOxX6NUnERqH4/gQi10oJCnxIVx5l0ysCg7GngzaO
m2AhxBoTknQLZ/fzWIxp45gIFdi1iU4hh7Oe8t4Hv08Eolf3hx5rqJ23drNo1QluRTB5cpCkWRA6
v/VIXzVMEIte3sOOGcAEuiXqkOFm6/brmQ7uzvBu7k9dj76vB9icztTNBMc1MpsX1mDdLZo45azZ
lLwPRDHlZu/lLXI60RPGPq2IOeNs2Hz+iDhJW7WTLNO1hkT3XBm6jjKnBazcbKiqnjBzO6fpbAcf
h6ZKAwe5gy74VkJf6za7Ug9QQesNmNs/Ies1IaGfEHIQT8DW7Lr4yMPgvYAVfhbt2CfgylOgyf8t
9rfceEZWltL4jrbUo9YH0v3OukmEdi+fdhdr8E2+OG1VV6/J/xmCi4u7dhvMzUKq1m7CzJ3hnCIa
altrSUzd+hl2GML6Jo1bC1/75hkBSWf4oFpZyjI9XQcODGllQH2ozuQfQTb81z/0g2Ve52fwQmd7
qefUviqwLne6ytbI9LmTSwxbyhaD8mZ93L1nMaOoWHNALZPaNwYkWVlnF7v5uXWT93gLfG9mNn0A
8GNqXqsxrF/1n/wenaMEU4Tshb6PlwDdDZFV1VPdaTfsfvhwznsBw+CCcfJHrg1oo0edSP2vtr5Q
+MpjKMI/kf+hwYc0t0SoNttndwKkQvDYqdavJlLkxbE8LUkzfFIAjTL20vysLUcX2g/5p9zOS5vK
Nqc3zrtIP2JsxcVH5/zWYdhB66HvojI91AKpM4SGt9GHs30aC2ipkNz0HUAOwEBvXi4VJ7euM2AC
+xCCCb4Cn/jnbBD8ZOFNOtTZTAK6XQz5qLJC7htS75P+0R1PqZBeXGeadwx2CStg1pj9025XvWvj
vYynDeg7Sq4a2bsovP8DtpwLAP6+a2d98+9yxPjJbGWr6KSsXW1ggd4ZLs6sDydZNHP/gqqg819M
edxQM747WEODIUmQOEc+U2oKQN8vugwx1IpTz+CZLTkN9E52+z8lrA+6gF++JKOTm1e98Dzv50uI
u+qUI6oHzABvdLEgZFyHQvku0tNTi54R2xv4Rb2A11eeAHvXtiPnKT/AHvmWXbI7xHHeqxI/8sxZ
LHJIXMf5aW3h/BPsh03weHrTKTpASykWyK0Uf46T1x64xY6X1GCUn6wYao9Mtc1F7ZjEXEZmsFV2
gIs8h+Bo/DS4U5p3FLrNl0EzJjuLQrhNyATewEfzAqYwXcBSxKpzxfYr+aJO2tKcQ6KA0GVVG+SC
86h+P3+8aNvqI/O8McpkP5xDFuDyEj2UW7LlFZe2sQ+OEGj+MVnjO9EiLQ6LW2eusWRt8xOn4tWA
6czWAjCyEqgT0wScZ2mmYwZdCKq3XtE3GU2cWDG4VC3wGLFfSxlr7N3a9QktyeqntAiofUCuyEle
6RF3vCOFh4bUD/BZPaClaNa40i+Ste5hMdLFbgwRDZfqBoFd7GFHQHc2IepAft4TfmMaZDxx+7ID
fbewoYGQeo26gVFIkGE0KVKKluazCSCEw/EWLwwQDGgEsQAI8dZVSjw9H0BmjUNEB3I5gza3M8a/
9dYCUp5YdEu5+YadJaIeZOtW17IQx/QeMuMZyW0T/2lDoonNvOUdQybhZyEu3gzwkY3suXK5hxWp
SHIagV4UHBxwwkmfqTC8W/gXOmi3zhwNw4r1Ydx/N9QWnJNHe8MNOkgfck+E2B5klJP/Hto74RYi
1Kk4nFUsuiqfVKgjviJKt6jXbGouN1ffMCvv/UURs9i2Wb8t0Vf6ZkJ+A4mX0vUkj6sKvEM8Swes
Fg/52Dt6sn1xpW7cwLGVWYaBB4Z+VfMTqR69Huvu6lJd8EzMsNZ/XpXaH9mlqwmgSe5pR25tmhLL
eUAS6cIgoHMhcfKI9kbGZa2cZEUk8k1V4igfi7bGyhpF7Zp2OSdd6JH1yjKR6VrGZjngDAhybJf9
UJFtSdRM2ith/pOIYHBl1qC3Ua0BvzIHNAEfXTsbuMIydtek3TBfp6hYWfOFlddSrUf8Q37l/TgT
u2HSv3zIbIiksI63svtFF8O2jq5oA2iNr2G/cucT0hEl8QhicQQ3+gLa+T+88Ib1dUJ42LcvnXzE
GGQCY9F3uKuNnOV3ps+yzBANsb58q8TA2QI+9qtiYAyN36xPEXXBkgJR4KQ6z5MiL+Fkn8z8AP5W
VxcGPheafeAWyhsJs7GcZR0UuqB5SHts1vZSM9f18eeobTylHa9FBxMpD0SkFCGwAatfK7d/gNdA
o98GMP89Y13thF+MCqbhMYQSj5hwBgVX69DOvg9y34lhmtubR+9gCMrtJDvtLu3FRaFFLNjDxlwr
4LXBiE/+N6TRKfPtkkWe1x5Nfm63m0Q2GYJHI3ZWRgjWbZXC3poPy1PJMtdJ8RzWyvOPwOsnE8J6
L1FoBB+epysordlS1soevZdYaHABu83UHoJSRafFYDEEEG5S3Ep+uN0t2dxqF2E4KsKyOh93GvGA
WBpuoulxuONgkBkUL5YvBJWnKBRWeaE6rYTs7QSGPfpusgeB6O7fEm+5N8lxPvnMcmF2vqlEYjTf
r1aRuGO8dQgxzcXGvdiv6Wdtz+kKFchRxoQyw3o+bVSTm+aMBpHb0TpcgosF9MmVgKb15Jja/csw
JNoQB0Fcsh3HdyJfdEOUKKRVv+9618jWkjDi6SVEJfm5MKoOnO7ERtZCYLuJrBQUndXZsmiyly50
tKkuniYF8YBJEl19/10J14SjJpvCkf6vC1gm2e7xYf99o7h/a/h7lLktPl/SWiHfOYcUt1julEIG
WG9pa68hgQqiQ/aoEEGhjjj0P8S9p63lxVjzLXTZgfRvN4BtEitJnyw4e/Q0htsvVcVAPC4O1XzZ
mvzmmAsOkc522pDxDBU9PFonhVmhag4Q53k6MnD5eWaEGgOuM1ob1hWfSHRQB5Jrsazb8OOBkQqw
82bHIBc9dAtbcDQR95xFqMLIqiEE/7OSWKFhkyltSywIWENfQcmWR3u1mQ91zkzSLdIEDE2r1VK8
40aQXs6GS+OUThAs4FdFbMJZ6PBXGSaZqSSLeq1Twbtf4VwN64asBKojYKGhJhIxXiySkCt+JV7d
JbmBeLGo1kQTqQlMElhyVang8twSRU2aBn4MnbZXcXhhnRiESk1/L6XRvnmi/F4GhQpqD58lKB/P
u7Dw8fyzkGSoZOt0RT+qPiOeAljTI5h9WO0XL9IGWyZTKSBAGm281F+xkvj4RZD2VSdWGrgO5/Yq
Pt3xNdbZq09cUAO2dah7+BDztVxlQ24/eNp6LdDSjux6P51Ch6qm8Q0kgEFKcaU0Z4CEhWsCNeW0
o4q+GgHwsHKUo4MQzNH8y3cOBcB2+22nh6y7or0hfTaCQSUHf5m3FDrqCtJRZhSB/r/KvgXQqTSa
R1d80tpE0+ycqVby2ds8PTDhVlM6RGqJAymQOxEd/R5/XNzWZ8ANLQAAPiuB5Q0qDkOJkbST9nXR
v0At6rSqZOa8IjsYn5MSSNB2dT1J8HIH/KgiQlArsUd9MNhmav0qlfZgRJBuRxlZ1Re2AQ/snpdr
fqgriRyk/rSx78PDThfYQYrIOB09HqkBzn0iAKD5r9jK+236C93Rz4rDjvuBaqM9EUQVyDoPmp51
XTTlafPxTJDw399k+cWbqzeqCky2xkfB6pfQcLUVwLkXymCtXME3xp0OCwk1FxYSj0WG2LK6ZdmG
xqWysv1rk8aOeZ/6Dk/HU4VpAHUJ5fOEI5ckvqa9tTI8AYbD/jPAMkDusi27gh15/5AMJ9+9lf4W
1dktg/fp0OkBDULSiwlF6RL725Bp8mMPVo0K6z6HgNVPb7BrywMOvHRTSVftNZuqMpjio5UnyRKS
48eKJ2m3X2zOV9/dFRYaOhy4tXM5gKmnPg7vJWAmF81GqG5PzX8CG4M0D+PBpDyIpmToC5VMzYwn
3fBOhgMZbZ3z87G7qNCjRH7oiJT8Ht+xwC8/Rk2bp9fuOZl+8yJjUQRQHsgv99HDCVC3FJnf8D1V
EsmwQA/l+UMWZr5N3PgnoCFkrNh8Li9KLFQzYRlj4dzLzTCHjR+pgCd3UvvBg/dJAQqR9FMDFpjG
0Y6GJBG0NOpv2+GrrQ1jVHzSpvTSsni6luScIYh7Fx07b70kbqgrlF78q03E3LnfITCp8ReVRSRj
jijbrTF2vI2Ons1/faUqnp08Ku3VfKTeN9/JH1JOF/9G0OfWn0SVyWKDCaA3g1aF/Ou0aXR8o+Mh
PchNLaAekwvDQb/WDABGFqMEmI7J3r74kYN45+FDPd5ueutLm3e5pj0CRyTVqcAQVvMDTC7QnPi0
oGZQZtEEhLad8x1ULDSgzJDQi6FGDMLflvS/UaFhomH8XjWFth8pFATWE4ivGS2I/gTvphV4ZHeP
DoMFCCXM4Ic/sw/k/VJk/dK8yEdqbtqwZDmG6WFB2UdIvmIEb2Ocxqf1qv1I2kMU1yNaKrzFWgHA
mEbtneptgD/Hm3Pcb7kZt9G5vuW2CNqxP4ezW2Islf3bRfErHz0t6V2mfZm7zRYO59jCGC5/wCGz
N/UbV2eLsNpkjqoI43//+lT+fFCuQMewXVBIts9ri0/1L9Kq7EGjMb7xL2dOnbbmdAJLHGknCvnm
55F97CCG4HprZXJIHKI1Rz+6pfYJ2BdboXsnBVx9cdRh4SmKFYtYnfCqxxVeCe/s+Nu2jFcZq5ft
nux3sdtO9FgBEuAbnIEfzb7WfBp/+RhaVP08jdxJtUDUX3UbXnjgiheeN0Nte9AalADdinpWyZ8G
y27HRdwOcnTkskgzF8IbxYpyogkEacYybysQ0Nf1FPvNm7VPM56t386CcMoQef5FuOgLsH0Ww8l+
z+DhFNsnO7JQhCfJVUif8C4qUCJr+5I6iilQXscg18HqV/CehqXHI0sAjBAfbkYvXmqyUCb1quW+
LWPZ87N+wVJSjsV1EsaiMKBMHL2bPegQ0J5L8tPrdRZafEPTA7uBTVWuxQZlwFuM8YWEZwxnABfp
u+LZxGnduvIgCBluR6eSApPENL3UA6hnuAdXEdlg8sFsbYovZ2vMppiHjPBTxzwUkNQMrcLXnVQ+
gWNOEDYMpfonE3wyDbYVkYeeg+Ub/psr6y1L8/00BVXwBkLKn24duWQMbrTZAKoWqPT9zhU8p6nO
q35rksGVZQZd8xmTXHvkeWRiD9UDCM6KZFXJ92UpzmlUTMK0kAncEUpmuU8zKVNq0CZ+3xhah7sD
WHEem5rQG4/dNmLGi8tW4icNG/VGFhfRfoXPf+csXvycfJUMErRYLBHWoMRHHrcCKOqrBG5yZPZ+
qYkPPvc7FleUpsXkepxVd2nnOd0gmeHiSlR0DN8b0Y8d1cFQoMt5b/HBvXgGLDReT01iwfmHLyGj
1ixi8WSV3ghfsHUS5rnMO4atPEWH/eNotUNe89X5DN5DmrBNEEiou2GSkcjlAK0bw796/kXhZIEK
GTR+Qa/2hPT0XvmgTJHUod6OQWHKeFKCEykUI2gwG5onh92uuiOXlDboetiTzgJxzdy3JJORhWsx
9jycBQWkShR7Ze4iehiIB6XjBcP7UbTHQkR7Ukzedw2gv3VqMcmuaGERX2nKAzGZ4si7XoRZJDq5
UqpcHIofhOnD8r5pV5uruTcX6Z6sSQZjgFQb/hY/zSz+a7omnkwzDvK99k69e33x4Wy7PuLJlaj9
OEIhp1rBLevdlGfvgjNyGKDGm+c2JWSdBTMb9X+G0ooWXL9J5vugA9CKhnT/xbIcVJkW9CaYeQoI
nmzAscj/+WWTclx6PewzW1Y4YAyAgDTL7IGIe3+IP2B0vWi0hKDpgt6ScKYaqtYPbciWVUZ/fzbk
aX808KmtNppHGqAFNuBdCN97U9D00am5ac+zsCEsH2pIoPxWwLbZQk7vuyHbTLfnAsIq6JQVU6Z6
S0zws1WlB2sn5kftpOdtf1/UAs76fcMXidIkbgBCJNkA7plf740dqcoSIGGGLqCmQ4Wq/DbFIsUm
7KGN/hSxclEe7ti918uYhOAxMnkJIe+f88x7ZgcWsHREl4Z4kNywrZrS+Ip24UtiIdI1LH6tCxlf
7Jqx/KQ6D8YfQtYnnlXiIO+2BvzcdbtdltC4Vacg7B+iIWQ5f0kc46BCZC/hwGBSPpgYbNX6QJ/P
yqDArQ5B0NXANeAOv+UBy8eY2MXEOXBNFkNW3amH/bmHBcqLxFfJhiRU5QmXcEJDPeQl45x58y4C
2rPLz30FziMNNR4sNSETMZ2YScUrF9bnm+Femgjk3KKnlXkXVXCgIHVQhBewV08CS0poTbYsoGw6
oXs04vwdZQMBNj8Z3HCflpMpmUMrlmRdpJhV3IBLqoPCaNj6TzysUq+234pCzc3qAlnJU5qgR2nU
BmtZ7WdvzljLY90dNhHSBrTyMBvX+Csxfa30pv90ppNERQYV/+qM1BNn7fu59GZylifD32663+TR
O4Gas3S5nRPKYd8gfepkuE6qa2dggb7lhR9Vd+ysae4x6/RxNjhQYC5iNG8poRL0kQFNtwLdF8em
Ao2IdjanA2hS3e0I7jiLpl41VgQYOyObVZMRpy+NQvcPdTuLWv0FGl4/fNwR7tLwBeuWgzwBJ5KH
tmaedf8R26TRbzyZPL48PhsiUFhOPsBLJJMIw1+ZhGRz+UlRkBLQ757gHNTrmZqd8xws1LC0BfAy
8eHWEV7oAgEIDZRmJXc5BwyqM6hKSTIY5p2VLnh2mIalow/smUAgSaNoWLZdTuGKaC09WKqdzGkO
snhF+Lp6tiCp5DVznTBps5+9nwlyyJKIibGkDxwXXm5qLtcrIqzI+K+8ABwT+NVA5stn4y+HjZO6
G6DuskXlJUvBiiFZmbidrhGgcRF6tIOVnkUu7Z3fkiTfmf5FnFtHhlTsevKajLnGW27uvtYwb1od
ukSXzUfNgHZIPxZ9RSSl+kS7bn/YBLLwcQhS/Rjj3DYBN1DOJ6XMVu9RNut3AuIdrQinwvrXvSgt
ewjCgLbhO9CrjjYs9NEC1E83B65tkk6zPGbxDEB76bY7HChcdUuFCr0lB4UHhejberMibFX+JYgW
nzHbBQFf3h2MRxaVcnRbDsXhzkX48Sb35p0E3eAYrw29lKzvl+GKl0MbzxEEsfLA2UvfaswKp3bR
lTW3cpgFexrCVn1/ZQxlJfLPSML6cHq1fJVo3+8AK8ce9rEuAFwxdfHkSQXbQSkF7CeowTckt+AU
kkU86V+dKjP9cd+N+WLM9pN5xvwch7kYyKouMPtzfLHaxFC7I4p+DUTMePosNGubETY0fk3/mOuO
9U2S7Eem0utMsHT+80KkxTzo4HUD2O1Ibr/s1YhqBRJamKBLeP95XKo/EPhJcMzPsb4tHvCRLbl+
X3Z8NPUJWVU33aNcEGHWMipErCQ8SPEb8ogy/bBhYUO9I/BVScvTiu62YkR4y16Z5bjA3SO6I2BK
O9XGZVHWhnbj+Qm/pCckisUt0EJ8STY0uDoUvluJaw6XOOyoQwqYsmAmIrnvmRiujmO6omHvishU
0fUz0M7pTvqzWm5tUf3l6VW3jE6ynEm+YJ8vbiQsx5vtH+y7LyBQXaBQhmwH6frDYNRRpT2b4BBg
S3HB10AdxOFBtKfP3Dk0QF0dJaIbGlQjoBouLxTCynOtEGgOp3wJO5eLomuSZwMZ1RuKJsEiiB2s
sHNMiRSsdygyA3uHq3ppgbynOJqLYcGmy8CXne2oGXj4jqP+n+lwzd9BBnvAeZ7lxYLtm7aqLBRB
e/acs0BGtLsIx8UibpxhIOVSZvFSiq1D0mbFU4jB19FwmVnNXAHNW+MLHyiH3170RNue43ijm08y
PBi6NSbTTCNaRV+Ruiy8K6Z9Zvn6AJsSf9Ci+81adjf5wbRYqI7plkxrkJvrGUE9l8vNdYEzcpvq
87lUs74sXWkUH+IBiDUVermSv0qRPZpwcbKzX8qqSWFxuS1yErdfNZ5poz8T9rhsYzZi4EvrCeh1
UHtxcg2A8ygxlapJDT0qiRMuHgx8oi7PmB8DiGjF5cpIuRPomorZ29eYF02ooBRDEGJTFpyL7a8s
Hs2nzHt7KAJEr1JkQNt16QMG3qXrTHDsb851O/AZtVX2CiHk2/o0+baL/tVV9j5fUQjNsIRv/VXw
VpDUGiR4j2JyMyUaJNREn10+t0yakZ+5o4nJmJIbK/Hw4cSVbbQoAKHTocaK76D45S9rN/seCrV+
8JCNjN3mOih7XPn4NeIoj6/50OtVhrIWX5uI6BZIaWNN13KrnKRevDCjq2Uo1ETZADZPHzhV4Af0
y4wyYPPv+QGuflqZHxbE2leMQjlWML5GjKAxv0CsfLQrp7hqrYU0oiOuWDWtiDD+/e7Jwvag2JKA
ImJUBTINLwOUe6xBUR7UtvNN7yt9kFbLBeRn25/tF8L93i8o8mxkY+xnpGLLD1lNINutwqMxhPqr
wF5xMCYb6bu4E6OTj4AR79ZUaBbQleHgHgZLfymJdgTDZUBXGpwrrM+Ov1DJckMzw5wZQEd+6wLE
JHpoNZuT+JTBiJt7yzHrlVVk19rGamh0mkfy6T6718G/WwYXhaRIU+WcAmDIJZIyx0MNtEsiCYUc
5WXEjZg32L7NOyCp7oYVAwdsrBHzPuJi6r+yMOmD3md1vz5ro7yPI9gXCD0UvCbTr66e+3ACcBwb
ks+cV7B2Jho0hhBlrvSNNz+Qco+MYqbXGz3ExbztV0Rf9TN0L9Ei8CwVWGtyl7eUPrqAJUHSsErq
ZwutmXF8VbjLzBb3Qq8zdK+b0uUYvn3WHbgMYs5iWFUzOpGyPbgLcfOz42zh5Czip+Io5hssFcjf
C4IJGrL90nCIyNojJ6ZSvVrZ08cI4UEZP7pjT2KvILj/Ihf+e83JwPZiWeoIZ+nv15PWHMZyhsqb
MBmkvGfBG+VlPNoUamm78SQLzlVKoykuNWBPWuDFCjz4bgPfOkLu87tKYo0tCXn2lR5o98d3ZJzI
7o6ACSV3isjzfQc4uR1LcsCmm/SUkTRJlGJ3jTY3m+JBLJl2wOpLqDxUJAM6RBGiJgBZldCWTZkg
FGT01Z7KGJvMPs8UflXXi+MTj8tLve4FxMr16/jRCtvV720MxIWTQ7NfSKhngzG8E2/EwnJWZI4e
QPZlyN8ioGp3p+7+uwjzY12c+2tQ5ytZNaVCWD9861GffB6JmR9C6mMRofM0/zXaesYc8PR3HnM/
5mHoypuB3uVc2x8hkCR7qc104v1z+I2dQFc4Ktek8Iuz/1VtFPD2jiC193tXdiygBTSN5qsnbHvs
i1Q5B7C00Vy4Cxl/3KY7l9JaRhEw9eQOnjfSa8y2ILkB+4K/PcTjgBTXonLiGF9rmGOcI+vTnedX
nDxmwueGSX12+FsdXMblhKpXYpAu2qq1AXd8SkFjyEuF/EN0sr9EmGYpG4gMu+c5sH6yfvejWGOR
CJAp+tJZHpW6GLe+Z8y9Ly7fosCZOXNopLSxrfu3Tv6FO/elT7KGw9iRm9euqcTMB+te7291MTOn
cwm6VhpgZUjy8McVUWYcGZfyMTh2DGEJcBwCaHVkl9dRvE3NDjsqkSjbRUV7A96/uIOEnWxHemiw
r6Z8iP5orp12iicqElXZa18UaIdaDpBa2/HdEHy71PAOLppodHFcPqAiWel+qrQuaKv8vpxhOWg1
953Lj0IOLaY4bFHaQsQlIVVsFMV9vjSXunSZmlrxAhEn7A8fJKjlrQbU5YcQRzdl0o2Tara+2pNx
/k3vgvSuyieVBqTx2bjuY2KiEw1GhmHuyqtygmcUYkLplbwDLC+ZePVArAX6fIrep/uow+dH/qkp
xpd9vL7ia9OEIZWfEPcoMZVioq6epKNF6fBDnZBWfPtUYrO05niJQrgoqFCgjM+ir+qeDNTzdlJi
otqZbjGqp07TnTc1zmodxSwcJoEtgjxQKUIEdnHF8qd357L91nX7HHxarBNmRtu7CrDvL/kq3nar
edjFAg2sBpk920r5GXshrwkapgpMVBiy9ZMPqN9+NoM4kHaX5LFsID9/3RpXogWkKtVmKqsYcmD3
4vGWwnvs+eAKeuakH++aSKnGNRB5Qgw414Bn/sMBtaasLb38mhYsljVYTVHQEIuTbcnbhU+dW3hu
ID3mKME85ozoR6/iumyuXTz0oRTtWg4eYic1QaQKccvSxoGW9FRQQ637Q4b/KFeW+HyNWeuGpJuA
FbiPHDzphHeGgTMgiM58eYeMMmsPnjJwoVUQfOL25k8H0rfOayF2f+XZ+r3n72toLF4JkuAz4/sN
iqNCbJff0dIm4jXbjpbvhSKS1LsZzWOa7zFZG0yd+KxDn7i4CcjSwMugGrPZClsrcL/zbLtqN0t9
UcwtVW0OP63xN/7hse/clf+TFb0ICRL1sdPMvKkcDcfgTMi+WIQ5gHgijYQOmrmhifhebX4VIYi2
bYB4QT7tStyxTuwp+WsAc9MbQmaUbWGQS8S7O/+Nb3GiKqTrP5S9JlZDDEcnRci+jRjn0DiCWJUD
gZAQ/2nHkFKqU8BqcT1mPmbQdsrfGgOgyzmBvoo+9Z3VzjOuLByrUYnR5DdcbgS/tH0+B1WRXXWI
4OCLWlvJ14QsP3S8SnHu4oBSKHSdahh10RhP4C3Wqagsx7LtTvdxD+bGLLGUGo7oAy4kcVD/NrIU
AaN7JRJ2ta/0DMD8JwOmsBty1FZTHktPLXh4Ux2rffq1uM3bG9wHT4lAcNm5qiEH/xKjqUlXuJGu
xpIj4T6jfspEobsIawvZ3NLWcCm6L3yi6xRYMe0uNmf/x114JQHfjCHhLNO6x6U9BDoip1iFzQFl
/21/e6CqZugjF21wjcB+kxlPVOgHWOm7/o3d7+hHFbge/p65rzZVwqge+rl2AIxF1AXjz+ei24ol
y2S0zV+nNs8c+hAytgvBfn+lEFpVBz6xkfuEPWs0U68grp/xdopb1B6udvKMdAyNccbgfSSwThdd
PxtZrtEk/35ibV2iMfU76JoTv4MsXYZ/7faxsW0BNZu3Hy6FWrOnEHYB3+ARzMvxcmQumvwE8pL/
kEcsTpfz/CGqyVxkIRCxnadLTdbeo72gRMgr3J/am2JgqG72se40pIZWIQvH/G4FQ1N8u/su7hvF
/XuHNLQgeIuo9uVA6cD2ivQsn3HgMlrvrH3NSt0uHkl/kn4GInZtfOfRmQ3QJcUA76OX0TGOQU7D
uXexfxEELeeJ+u5m581Asht9wmY8WpWAku4r90opxtbnNnwD5MWH9deMmW2QUPheTx1NE7JhXtPC
sbtuwaTcYApigRUcC6AEjqZjj7AYC1/JMarXrpeXAmHe6IrG+GhdYAUjnx6B8RERD+p0G/ea0Idi
C1OOfjvxvTEQzvqqqwglyUL8Mn8RO3ssMWTXUi0rVk1feqdswJMJZiYmraOLX51tLnKBjceMxWWV
b+2x9cexG4h5G884FiS3obgWHD+mwf9o151fqeeutUQD5FFV5OXPPIUED65MzISpZLyJpowaAsmH
9uYsFXOon5Ilnkaa7FfW6Lc1bmMBueIUQzANLJuaMEKrrzTHAt2N4/vLyfTQ7u5MgvEM5XYrWEmD
uc0oTlqim5RC9s0qdgJxsedCgM7+R/olTbBNVjOMQIK7lombRFBviUu5pMi8Ejgh+3OgNZZEFdUw
LmZtLvzA8kO2nVB0Y21B0M2tEFZRlM63NkVAQruonWE6XpYJ10q1J77XdKkhjDMLeGKqmv2J05dB
o7kxZOwX+SNRW0DuHGc+gnRirp51xnGV8khHq0hDVronJnrcyLj7oOG7IzYmRh/SVwL2PyIGx3o3
j6/BrmBol0XzqnUbzV8g16D9IqDZTnwYLGxs6YYXod69tukYp5syGDcKHneScN4EelVWusTIA9zw
BuHR/YCOibBHXmEYOdCjUMF78BbZODYbWYX5Zi7zL0SR9dF32StrLAc8ay6wq7gE9kuVHSa5SSdx
9/DdyjViAzSzHPR3X1UMwTPlMgxzvEjW4P15ptUfLZjxRHViGihKZHpjH6uBh5AxzwM4E1fLJ0yG
wIwE5bPmBbIzgH/dLGDLp5nSSoqzUtWqhA/HC5JayQYc2wklOGuYb9bJmyqCIvcJ3/HdDoCUDdkR
KX5lZZD3MsL6SnNnfciGEE9XixefXz+r71Bryn2+xUPwex7NWo609Ki+ffBU/saicpAb5qVI3UwE
kIXZ6JRKnjV7bOj6UbGZs0+CDboOkBa+kxQfLaOPrVNfVN6OlidK/6MT88RiMf+mdSePAURkX6/I
eLdOPZg3rTQtE1b95J0sNbV2dV1DjhDlOKchRp7hdpF4oqta3VTrfvmNyMkJTaDYR5+2C9sd+Fnt
u1dXAuFh0Jmxe7rTVb1WNX6psuEILM9ncRYkhsZYNKrtslq4nVFuF4Toc/JBFyxreaS4AsdBTZmk
N1iFVjqCQJN1aiWF1ziO6nJfCug6TobTLaGn9v/wSNENWxjDjEAuY1z8vXTqvYgVSzYwB/0pHJER
Q3FsW/xgdl9GK4o5SDjepCfXzdvAwF9TgzCy6KD/NWC0bGdVehgWa1YmKPNSM3Y+T84ghazS77B1
tKplg/yQ6KLrXQQC16N//q+JBOEFPi3xmAAMDJUGi3U5JxiBXftmu5s5bvT+EI7V3H2Ix4YwsEXr
QpVeWG0uqh1qqGkcXwbD0skux1+/T8mvhAHD17nBQdpJCZrqhG0eCppWqi+idlo+Bn/ST/f35Ljh
jgMZDcN4Cyi+Rjivno8O1K6hBmO29/8cIzsdPh3bwP/NNQmTPCPerH99/922kf0+9ao4jyeoMxFU
TbhVUYq8Ir8Z4+4v8XIwkV/y2+8g8xLx6zFDdOvfY6u4DQQB1ajEDziPACOgWJScdYX7ppGiU43i
P91WDfiAGZCKfv9ZgiMpkDegcjyjMghPht2ua1I7y6LO/aArxGYNoAhcQF9MC+dhB2aN42lCrC7k
T1d0KfNUHLib8cgvt39NDGS0H99a2rW8wIBxBSCSyhzbiRfeTUFAJWNJdOhEoczkOLfwxyGF4yxw
WncXGFtMlwPII/jsmiIcKotiaeWGHOmkh8zBGdQZl8zkmfWFZ4+9rnVo3fpBdrThThXe9gE+eKLM
/d/JRG6GxPXjJoyF6/huUYMh1xQdUme4f8B4FkRO/nZvdvAQMSOZ22hRQ0D3UC3qBAE94rZQpUeX
jrtskoWjiDnFk7tLfNtIVoqVFZRVUIl5/9QvN16FCZzuxv9g+oo07w6WaqZdh7I5IWHHcYlkTXJx
BGiwH3buJcOfN0hPV9+xEmSJjWiDTcsKhN7A8q0O9mmBBGcBVTh9m3+xCFybK4rTmvnRdaKLI7B9
ZTmA8PbTgU6zUoZGPf34FSMn8ZVCNmewWnXgmvcgnFXSaBHQ95U8V2qqKk6w+OJPF3d1+Au/IrYv
hw2W1L8rZzF+XZUbOnJ8kmEp6I5VJmUjuVSbtC/M4K6qvQvnEC/XPniEaPOjTgekk0CtNYJBJ3x9
sWaUZzLXLRnSKadcWZHQAF53xJ7BYwLDrj0RXtKVzx8APgMZjO4sTGXWXnnzCgRp/x+G+WDuOs0h
z8xnuJX1GeFwqeibURE57O32XCflzlXPY5q7Ap+eOohskX0Qc5E/muqbbDOeoZIYUghZgx4YqDLG
AuW68R62AWaeyBZXMJljO5qkSO8Y911Vdk9fLP4JqBZ7gruB19iyAJ7mxoNec83L/i2M7FVSF8He
XIz7MjRvi/TwBW5aSa1cV8COSQiDpBLDUqtzTWQy309v/yc7kByD5MNqpnXlFxFc/yNveGakmcfO
uHVmmZI+YoddOreYcqe2B7zA2omQxjCwSuPobA2GBaxNecXc2vg60QF6SIpcM0ZLHNMWnHwuJKjE
hg7KSrGZcCeeC86h/vNv8C+miSNuzzZfpZyiHsja0uH2+923+AlChfX4KfUk2hV32f0V+yzdUswo
E0CueW2tUUrrpnBPqX8vcZbnXiGcwf+LtwUJtsKngcubHE8Z+BQvRIVk643Si7A1RUYecclJygTq
1atUP0t1ivNGGmX7MaPr0O9TyDdXC55RO0pAXYebZYGDyGEXBdjs8MxdZYgO2KQglTsq8UQyaKtL
WO/i5usE9yKhysm1ld3dpYxPBDljBEbPJDsolmHjg3oqGxzUkqMt8qs8CjWAgPRIGl/vke/2B78u
9PPiKWIYylbEJHcTBLngsahccSCS+kfQcU5IPLMZv0hFpApOYiVpynbw+qv/xkEbJ2OJGbaQFCCt
yQm/QV4mjxCsEBmzCSxEqSsC7VDGZc4+jJkcduoulZXDDa+SVzRowwxsGZpWq0hbxjEQVD0F/rI0
Pe0H6vWehmSXZ24qZ2NjG+rYNWPMlT1nS3dbmfDZ7xgrb3mtYWHkwDpNrBX3lYZwhPQaBGZCQo4U
NTb/iaiZDOXoWTn+Y1/u8M34pwnO7sx20BKz6nDVucsd87Rrdas0RA5QDFL15FyQFYRy1ylLy6B0
LGGkd+yvjv9iBuKRNFe/5+rSWEnI6McC2/pPBAcD0UexhPeZRF7DuZoJy0pi87/8BdLN87XJchLE
th/dX0Z20MuVWC2fMdNOqOGPGr5gWIymjl7rXeDBTkAtXvy6o2mRuGirDjvUQ4f6iXumjUO6Vujk
nWBtGaewCNHrs6bSJc/eXCnD93goOxLqWAvny3SwINzUDOE1XMPWZfI8IkXKEyyRh7UnNCf8TkUx
XJW3SalYg1i7PWez99lVUPr5fxjB8VsQmkjGr3vFzjHmAMp5x4155wNx0raN6XCFpSX0r08AjNeI
0HThdN9ejQjXl4x0TdSIfsaMGGGo1ixvFjWpXCyAG7xjOkrgblF7T8uETB0OfgVw8BGgroPQDNGO
g/XA5bNmGHlCNMP73XpXgYPQT91FqyRoVDTnZGigQTSe5vLNe0kKNcDxM3ECPO11IVFuHWVe1rUw
qx18Azf93E51Do//QgmRcHwdTfw/7sVCkMTNi07jY+kYe0aPI2H8xJedbjPFnHxobiFfImAhTJ1h
WhKIDkeWLe6aA3gnwasTR58S4o/Ls8GJQQNjKAbB5UE9rvMQURZ8JeW7JIFlbSJ5hoUNmQHRmThJ
AQ4OT3Ap7xveiqxN7BETumoFGNVTPuXpCz6WrVlBnPhjVaP3eKi42QSMGRTj37YgbAFPAg0sJWoj
mexeWMZNuPSjslSgFH1RIY9Nqr+tWm9q49b2DN26jvOQGoYW2zqT6lpXmAmy2wIfRhLJJZFiRhGH
p6UuAFxpqo0xJ60wtBMUs7c3fmU64BxEcp1Cb7oSX9Nt6xMOI1DCZbnXg79LetahFlfQxniCt8EW
OIM3waq32ZEHsdK+z+AL9Pw1CNyLcxVKxJhtPl+VA4CzhqimJKNk1DLc4DlfCuX+JTYUmfeadEgV
GtNOckh0iCHP7bayNPtS52JY/nkoeVQSbtgWFEPNtLGEcFxT7T9TsORTMCz3hjTyw3SlqQFmlJy9
Emk+UUUhVmjtRTwWrew7Aq2R3bbC8KXiguKIbYABVjOisKR1wbFtPx510YfPdrtyAzKoKAZXGQ1U
eyKv55BVxrIKhmRcHGnAQRS9RWCSCJDfxcEnPnP7eScQJjFgJSyR54bsW4dKtTu3ISsMxsHwLz8s
BV7hrPuYv0Lg/KBHcIze/dsRf4uZ3mkrRj0sxoFCzZvb6x+3BqaayPZFG1XURypejhckqwzpd3P2
1cuuEE8VSsSPl5s0zQ/6RnnAov2DMObT6wezzQauurzfVASleAiNZTNjagvYBTa7xSXXjFEJydmr
pmqloZi1RTJ09nsX1u9IJLds8c85MSFvZQ/0gGfFGw29imdVyKvVXdkWI98tDpatQAxeQ0q9AQYs
pOmME9wzM/fXn8+QG7vzcBoTwcJ3zR8ZMYa6iAfRoqpMdRn2P00eLOgOKbWOqlX6+p9LlhnLI70M
PLvNYB0BSihk0JLs1yAfxbUY2v1alqT7BGQw/TRJDQIAw3Vaf1S0pFb9KyWnxVFzB0/EZfRo+ufg
k8kGh0HHrAUB/0M0LQJss4SRVIWdA+0rL8OkAKU1/qKlNDferTufE2+wHEJ+uQADhv3KyhzOUKyv
8Dr2rgO6ftFfAn35YOR8ZTrYoEBLTx5KSTtayzXRkUQqTNrgiat0/D1LGqJsZZ2swCsQUX3e913I
Nw+UWGHeU0PfCkazIheMzG8y4es7KhU+qJPvRxMhaM8On5vQzKN7bD4E3UcL3QlB3p9M2A/gP9LJ
/sDh8E3VKgY+tmVmCqUaQ9bKid8Cv72IZaBpjXNA7xKtfUCvwAIO/+5Aw3Sl4iVtOI9s7T7EVL0Z
QH2QTs2YALJ8GESP1P4k8I1/0+kAZFsO056cnj/Rfj1U43ulJf2BwCvzqQeEIRyxnzPm2xjXXStU
o0dYXC1XGya3G/MIvxlvBBkcJHLEqCYj1TaYjT0L3RbJAxKurakFs+lmQ/XFyl3I+D+/zO7h5hep
xVtLdSXhRD4nMbJBkcvrcc4cp5JrBpxC8dL95rocCkmgHs8VM4FUbPmTHpOxaMTHUrh1zcZNPxHJ
Q55pcI+d3lY+dXD3QGxUzLqBr1NTTkAmuzGRQkkYfudDmT8k4Sf4P9yeAHPZfJLl1DyhZz2vHrLr
HN5CFkXT9j8LaMmT3+vrKdIxw3IiB5nb793VZk0x2fZsiDVrl8WSQfHVyUkBYvAx+qa51/VRVJzo
Ue9CdwcOx0lIRjSNyho31PNPF2Bwbgz27hz5l8ajnu4HnltIGYRFMoTn4Z1IP0jQXTRZHvIfl+lJ
uoS7ISUZvihntb7mG4nynTExLK1PMJD7Vt2f1X0874enfVxnOj8Zxs8YYEzTFrQH418ZLw2AGZQo
3pxyGpLFmYNzuuNoBIXOPKVzlZjJpHxpYOcX83ITG3jzTSxFN2j7BSe0sAKYdMLa+AaOuU1eAtxu
kB0qcgydmDsF3s2Q+3f2CfEP+sYk7aDTGQXbJVrSCtEfX8tJeCnGSijq8MLwLrOzAe6uv3lJaZUc
KzKahto5ASoh9aMMLk68sFF29OkRTU1WlFfdSvTFWISxDsY6s+B3dravpjVGknlXxPwSDmO/Eo4V
FlI4TyWx5fYZqrF7IxR9U8452OXljl/9BRH1jxRzJExdAzUU2tEFbOP9UOZUwUQvqId8onuPHECa
HfUgvWsrW9WVNtVml9MjGwtH1LTEPt3Nilk2PBujMwxnZjVuylSnWBMgasEG56+mn77d7890SlOM
Afue8ODZE8+0UrTo6TPdKfDvjOxSPXf4djzvSYsi8IFH1eRWsqyOzjYnb0nGvayObu8WJVJed4QJ
PMkXWgNZLndySZLTXsmc7GeRkQn1nXDHCDTcXnvgU6IDzJ+5SdgfZmiLbJCapXdard6ejCQc8vj8
+i4AE3fLF/xzuikVCKD2qwVN18cdlTFOyXwvOLQ8G88bIHP/cPEsbPRR5yHbvoPi1awCSnRimrnM
KRs8iPZ/SeFg0N7kEpM8EXeU8ilULnomX8LtYx+RaRz3qSAUSjHG5LgDLdgnEe5A/SjrNJ+NkhZZ
ejJviayP10/Nfzkg77BpRdTNNp3GaNHqTM6rUC7yz5R3SX32S7Za+fjmS3a0QiapYX00z/e6h67X
Us+yeBJ/Y0AxFnTJl+Sqdy7QQilm5nC85ZHVhQmmYsvCyPmo6wE+NqbMwGJy6+MUJZIt6I9YMqVi
sdUZojnWne34/BFW6vSXwnZJDtG8Qcxbpq826acIEyUiq5HZ16Fsch0bXPgBw5qd814qDZwQkf4t
ivCO+dNXOQQ5749ySyoFdhO+DKNNxJ59BzKYjgNIyu1QO9ToLv6AUMbxfEQRSqrYlMRU3EReXYV0
ANwFh8dt2gOkduh6YMneFQMSSw16yhvw2ZafrFpuckdYEKjxi9nbRFacVRUboGXUcWrtKY5Pyx3F
OPm7FY/ylzMt/85N5MTrBSlPLMOW2n6KFj8XXOe24UkfWWs1+56nWGr3OY6bg1mvDPSAPGJ9FVq/
llRc+jP5fo3jvtqNqEgCAWYpIdrxSazQ8bB/Jj9eJEXviLXXcfdYa8kMZ7knLbY/dMDJUP6iDDbZ
EyyPJo7Se0ihpGIKHTvXDP37wsZIsW5AXjHZJLO6gJz/DTOgd3+C6V47kJM66H5+yVZ1DRQAtxJx
5YJKUZn+XPMxeW+Vk2dTbHGZrE1YmWbyOa5GS15T9lX9fZd42Ej3N4iZxm1HPBU9p5QDDizc2cxP
ptpftxgcRgJVIBjNGgzyx3I3eFc4mrRfjST8XG8Sid/3yzhXNr6b0gHnXlbWcKbVHzZtfIVO0cYm
7wRL7ZXqi82yNTES0B1GRK2lItQ6vp4pFpRR/fldOxHQRZT1rhrGx/KNsV+Z3i/NA+32Dr47Gkkp
X0PWvnOYoKXBBGZZYqn/gFeQMskuu+2ILCDA7tjtDiqCzDZFCwR6vrmOOJa1zPcVwdlt/yZKNg9o
+Hc1dNhoqkOArxMQ9p7Z7jxG0r08pa0+id1pvUpwvjRlGKewZnS3MNVXUy5w8QnrJFdt9GFs4hal
tIzZKEMJQChV7PnN8sNSJBc146IliY285FlKc/yL9ai7RW6sqcr77YdZoWzbRSf+mHE0CuBvCZKi
HfUtKjl/LrQ+5/oa61QdDSBa+bYCsJAlfN65ua7ZvdIDl+CRyPKnjdjx+ViX1UEGI5mZYXmYnXQX
c/Xrcsagx8kIg9hZmyPpU+vC9Ou2I1sSSLIXTSinlmKFo1i4am2BbrvIjTPQzzuu2FRvTRATcmIJ
OIpsT3difmNDDu20wXlfSeOTRg7Vx+SifHCxMH+KF6JWOIN+R2yolHebyiz6wMDal7JTozjQIb/6
vPkISgXnHCTE5V2Xn6D3VLjt8oaiMNk4BuNeWov/QhNBMZ9OgKFFsQL4/MfrEgHWgstP4zKwpRia
5OUyvt1NMXAn+DhbSy5GBUtjEwB9apKxtvNrc6pMv+EBb/b14kznR0e84sLrwqJr3qM9VeAIWlJr
hnqPBWphg6gMp50YD/RzBuZo1okdP+N8L0qSPBXUZxo/8yUTZUmTN6dk6w4rp9ygcce66gzOxIzH
oYzUGm6SyW+g7mc4mGYjBj3TPaeG7aqNXhXuXKAZn5SWzv9Mg9wmNO6goWInLkMXQ+uelO6fhpnG
UOm6CPtkjK5MoO5DmbyX6iuOSwo+6qUrMaJd4sBhkcTq7PAA3cd1tcjw4TLfOGF/3BO6o1fcp0PA
4R826ozxjAXW9QBm3z3z+LFCiuo5zG2+QbgsJO4pCn2L9Q31jK1bGXhngqOm5mKc+aNKGg98EaS5
UcnRw6b/ex/7nGyRPS3jc3/XhMJukqyYpzlh4Yx8tPEi0NVD9oTrYg+y5Io8+Yj29eLAM7GXqwsk
swb7PqKyFeyQOXBHbJ8fV47CsfxBg19VguQWH8PLu0I6UuOoiZjYnuhMo8WR/O3EjUYpUKiOvpZh
xxFOtH1iSP39EfZxqNsSjxvkBjc27nOj8V0yNXhTiuIHv+atkrOPB0Ai2Ei2SsZtBI6n7k/lCYoC
i2nbnVlUCvHGHEJoC817plowHyzOLZR59H3+mrBOunQ7uFtAyeHc1tANisFuZMrkLDpEnn9XB+mw
p6MpitI045rFwZ05lPKAvRscT9rHwQIXVOj1SrA3qm5jS1xBA/MLMBkEmNJikxnFvlCQIXHDz3Fz
vWTOOb+/faPMQNccsOMGD/sM8dZGUiU3AgQW3UTjE7xhpIwhN3aarVP22a1ry5cXJWzY5fYxZQLI
joIYBvJ7wRL5xlQA0G9YZrbY/4SeIEvucyW0hDovPTaDggwPWGbdm7lL7eYKrmR7u5L0412bgxtV
5q+/WHF/zkS5ioJrX5T4MvQxtSg5jUGsvRgKunJaJuA/23IY8ZfGiwASBuwVO2aFZINfJFQbMHVQ
TPIFgwrWEPjQTpK/KH+72jLYFE/BN1MI9oL36L2iOj9OgyeMyOJiBkEiCHVtNTbIDWM77GYd7wzO
jCvBPS5as1c4biRgrkJeuqZw/6USasu7qxeZkM9KrhG4v2jdAOzJn0Ht1S1I1rXHHDhrNBRIx7TW
kCV+kUqydwv4/+l7FHc4Vrct4udykpTZEuThPxtxPA8zkebSb8lYWSXxWYchbHYDzMUUOt9hRxud
aDxu4A0FxIntJ0fW4W5LQvUOU8Fpbhj15hz43KLnCSxD6Wm4AzkhjvAwP0mLWwF9je7jDRnrpapU
q/QU4fz9QkQPvXq7xvyAhw7r0kJ+vPL/HJVtihBumquKIQ0F52XJoJ4XIb1SMt8HvZsHHrTu7ItM
QPAbc1lcze+jrkpDrMbrd5/lQaEnsajZjJbkMG6PqrWJ+SwuaeVy9rxVYayMwg8jlQGBWVz7U2BB
NcftDuLlwIr4RTVi0+YOsWfYPzO6eWjA8umiyebRYqkVheSUtqJGNTlI/5AlCrXTglWR+UyGijtp
nSqfU4DWmYKIbAj9R0Rk8/fqCK//XEvcIUcf7zza5V8Ef9oar1VGgoewWNKdKnPHKOWhce1KuRkl
xlM7Qzc9BlFVmbqRvWjJyj4cBhMKmiVtIZk9I1TTvBxeWRSK/2T/T4Z02GllQG2e3CEOBSxOaaci
CmWB0+hFBde8Ct4mxtukCYsVWeDs0avW4WUyXtrOpjKcamMlc1ZYmnqIpZPu2GCp/RWz94l35rYn
zP7kkLX5jj9sagCb4ifUIeHzCHOqU3gx/cHf+AgDNa8yDCFK8Ziw/bqX292r5Wi1F2qsy/qt4F4/
Ly1XlQjm+ZSVoeNAqCN0KINQ4QMLZRp1ldAEheEjmDvtK9sG4j3SnMpuUjIGJt9iLSjPLv/EUJmD
EM9ppuI8xn42NLcHFJr0JVa9+u6jchx7jZjBPc2U4BFQXZsSr3U+G7WimS9/OoCqN5prFflm4NAQ
zZ5mFyA27WVqXyppoOJWGiMwgisqwOPE/6aNAH5ufIXcSv+l9XO6tN6VU/h/cd8wl6V63tHJ1KuE
Majmogy/c3YcqMzoLOB7zZsXfuw4NZifKprKxt9gVqVJZk1GPcuXA82Sh+AhRBww0lNqEFQ4mPD+
eP7iV9Szvn1HIX1X3MPTGbTUthBdhKk4QS32lLFKSRyVSKubhTNQJnpnm10+MMcWKwVAF2E9sbNk
R7ivDbmQNts8fwxD8EXmUY8+H6OhcM+y78xlm+No9aSRkGI0f28dQrjiwh43ljUnKqMcRumz7lxj
EfeQy7Sx8Vm3a5eAHfBVLC/cISKOzHv31LyheywWv4LtRnrQKhFTE+xjf5Vzh6ewPzlKmi5E58JE
+uwizB5mJVGMqa7RaH7wsHGZLEka59+hvs+t0RKiiSJiZw3SbbHuR3A2UE58aUTgLdFbrISZnsBW
u2ZtuIjugoNtynr/eTXAttUCl39qfv2sdxdTfiARLq796FzhDn7zECfH5UXFoqBAEGUw2m9mxdmw
yhFgwWwaJlx4i1eUkRPinJ2JJ8nmXlTxi1XIpcrlEVcMFQmh5JdQsea11m/R1VCm86QKuDiK59ht
FN9QC1Sdc/fv6+kC3tnYSJ7ZgdNPk4inUQbBGUatCrPqEIg0wkvSn9qQMfgnQ4O3xJzdwkCXswY7
tvDv0isFsI2nkJdpuwgPuuOejaN/xg1ElH14ja7wnsABwemDv1xO3Qe4aUDTkYYJvheMddG+3A3D
lJXbIgebvmqJMp9NWeCW40PdXPWBKeOAOXUH9yKffsfmZRI4gAZ/mR2IomAKSFKP4/LfET81RmD7
dqS4ZD6gEkcA2PnOBEUCE5x5jxJn/v/d7JlE/JCvpxrQTcFBbDAhdynXbaFp33l4xsuFn34rKRe6
af7L1OaYDxpVsf/+O4Lw9XrcQyBexrWcvVftwGiYtuzr7CX9XZ9RutWIKUn3Z0pAfBWJQ4Toyare
M+1xvnW2K5VP3p9/8C4yoETJTL8wKQ07tz8Oiz/Mt51neyH5nUjL9bregU/lWnr8m+hXJ/eFaysB
aBLjT2va0n0Jm/uhUuoytA/mLWvLlG/DLusy3EHDkq1Z5o/Xi6Urj2mNE8RaWUPbKO8Rpyjf8rGT
CF8Xlr3Jsmqlk2YZ/fa0r7/BtjxfhrCcz1Z6+oWWGF1hfhAMhX1FGqef+xLNLqWRqWZOKh1KxMTc
i3IYkwN53SxRPEwyHfDU172Rr44FYWGWUNclbyj3yHL5uS4uL4sbdIUWKiKIitjXZkhNw4/TmkdE
ThGu1DbhLRazSNScdnvzCRsBKfRqu+HiIkPQt/eG3GSl+Sigf/92CiV8gAt+onaCeAUAgSG/bPW7
g20ym7f3OV3GNwV55BE//SvMzpIyTqvj81nVYbRyc2vCeijv66tC7cWEwJYt9q6isB13qS0/ZqNg
2rcYoJTzh3K3RO+7b6i2jHIq5eCHUsp8GjkJE9H2FH6zgYGEfH0mC/68nwuzk4qFvsM37Q/Bxqd0
iRWwzXCa3i2cZcndGLOnelAw0EShAFbMz5E33ArCwCdVVXbpkXyTqKZMpdsNz05jFVJT0U41CbL1
hsfuYl4rxzYNDzaYmfOb8PuwFwNMe3NfESk01IVAXr3zyyKbl10qvqq+nzfxSjmKN1A4h8L5B4A9
TVgUnDe1o3dd7oXjoR0EzTtu/KWISDszf+v2uql5Y9iHlqsVLnSgVFfXzCDt9XqWWQmjOzu47ssu
B7JfcYv6uIqzBMg0OB4u4FspoAwQ6DUaUw5nXcEjRl5KS86ZFsq7NpNymPnz0qxJ4ef939i/0u3O
NY2GAI6/hRV3KZUu2aujkC1QEy9R6lTC+XBTt6IeNZ/1og1hnFx/HMFYWw/IhGqVozSYUNX5Skf0
Ud+KAMrJ3EYRNAU4CIjGC6rfqCE5EZYBVVW85C805cZdu+cz6B3P1PKVT5ye6GXFcl5286qq5Bgr
sL7StvoJOtycYq+A/U8YhwmG95+thnQMQAOMiq7MZWdLH9Cweto9WGa/hTCVqmEQDFm9HopZ1xKi
0vw56lthVG7a3uWiP0EZtjwaxwCEvqm8Xrpr7JRQDwu5FZPfrwEoW377mG6DxZAHADW39E7eKIgG
5rgswuTWStXBD3U0NoZqJllJtXR84I8qNmKuhsgME+7mp2CsA/49miJKZCxRap1SzgzQsqo8EUHT
kkPWAPmU+lZbLt0PTD6dYAvlm0STxQovOhcA+bFPJAcMJcn2hhYFD397L5Qf/doATLev/P/92H0M
gnkgNTDget0p9OFi4MD4jpDXc9OwPsAN/j82856hTAcRmXlAqBg9PmWr+nh5TQS+vyibEFojXkWW
CvPSc2rc2KkAOLbNG6I+i0j4ClxXXvpZMPYPD3RxfVzfDxY8iv3R4+vy3pQpzD3gBcOdoS1YKxqG
OaYZhxtz78GMOHTghhyHX5tm528Inm4w4pJk/AfLWfLxaCRSiAXIt7Li4b+1bQ0e+dzGhiVvsrsa
N+F/vIQMZ0pVTEvn/SaL6xuOIRBeFnDcAZP/jX+WUeP2A4i8EPu1DY328LOoZw4ER2hSk+v4UySs
nt1A1myKtTlNaW5BuxPareoYQm+a8+h5t4NpDsut07s4BUzccPRe6miMj/Co+/yMnaeghftXjR2K
QdPhvY6kbqFJFh/T99q/HlqeYLCpek8mEhsBV1t88AuSjlNjHh+BhJtt2D7k4BtfXaMKzX1LgfzE
4RM+sq9RIB8NbVrIhRejIn4q+cCx7euxhCfqsnaj1gVezCHUIsucWe5L4BepawP4toR1eYLJAwCl
DZtOhK+ydn/khKKEZUsRu1uRws85LFikLCzuPx0+I8X9X0DBrtRlC9hlmzxFUdU/rCKclOnjC5zG
Yexr1Pt6IqEHEYT3OAeg1xzlaxhBL9wXIiRXm/0qR8SLWt/n0lqgKjP/bkjTo5EHbt8n0ZKLKm4T
VInBIwn+IqgB5aWJgFLTJAnBBJ2xnmXxNXpviEf4V5Tcq3BBkQ3q/NJXAY/1R/nsiWoCmMqtZUF5
MUhFRL/31DLLwivbDX7NDYW8aZrzRVVj0jlgV6EzsEJKBxebv7boSms8ut6mDCUXDySqTxdmmcgs
6Up4c8Oal6sQNQnL9dOKouWuEPAsyB6c+9wvwPHeAW3vhAE0dOKHWO72ANi55bqnBlwlq97YqHHu
RD+Ug/MOoWo4QrXG+LGmnIova0iuogxYapO5zwFw6Y/2v6cxnerkkxtkq0CNJyYF71Y4SlQMWDVH
oi3MwAOa9vt7DIcJyTvxIuYVLCKj7DbwNowQ5F4jZkp5ti2heaHUnIiW1d074maC8YsyLhPUyRze
oQzLb2KPtHD81nJPURCnXN9zbryENp3AUs+cNzeb7TY9FVYqrk0oJ6tPV9OaBsExmGpuCyKRMOzl
JZ/T/uw4pXDIYPXh6o83jVO1as60QFyVD+KCgYgVYtdBbJHrt+KxD5LL9hYrPL1apPXBZW/e5h0t
sHYRpesSswCG9SAKiK0tMV2cweXONiLMZAQWtFJB6EOuM/yE+QbwUuLEce5QFwV9vLOYlTeceaVx
Dr5sohmrMR59CqWwPCzFuRkU/tS9+OiUztg4Cu1biPGOuceIPdONUxKrX7Zf5xyfx19PiPy5d1nw
f8uOPC4jNXQM3gOmdgYHY0o/NEwigFjH4oyl/wLWKbn4ktTfshaMLshjQMwGMBJ4r76h7yr2QNsf
DjN/0XHcoIgnySpaCBvDawAIijW1Ticg8gY6mN9vH/LvnBSpbK5btpU/lBAiPxny+Vb4wyoxeruN
Ae2OWWX+pCmAS+ERLeI4bYW0LqE1io3L97w6U5TTZOJmokuXiSoFKjuWNUcnE1wPebmwx2o+8VSf
QxwtHAjXNffBuEiBjHqMEudQ8GypTVLZ+yUTX6EaWDUinYtgDaEV0Ga+qT59UwoDsn6MlXhOeikp
fTd56Wbcti65qceZkZoUQFLcasUQuUwZ6Ua1kj9WgTsCxzuG+bBwDf0vBqpgeRh/rNlB0hCT2gGT
+6q/aDsZwgV976DRGmcXazAPEXDIAPUledYoPUvg/07/FB+L1xEFZOUd3MbPnGUBq+kz2DrZMbZk
0A6yLzqxfpYxfrjiXa3hUVtry1SlmSDUYQhhV9s5fXWCic13nnsCrEt/z+cvFNeSHJXUupU+YPLK
+3vSBpUB+o9Ltl1JCfSI9SmXV8KToMnTOE7pj+LUXHZct5HYkwdrMuDKwHRItwFPF1OaYnOeZNjT
YZW2RuP5G0NogXXUckqxd5gks3LRfAKGPQ9l7g/Q1USKyCQLx8+WoBKReMeCuOKLsW/B0siKdgid
fLz2VDUcnxxK5kI4i9iPcg7SJ9b5c0lLjBxyT/ZdAlrRJj7ZUjhECjGcYcZqD87mYgl6cSomepb5
1ziqOFlA5RUH7gh7jZiyW2tbXxP7hJ4zRW/URW356SZtcbuClvxioikjmbwUq/bL8xeGZmCtb6lg
wegI2IqU2rBse+0MGptM7rcpl3mXS/Wkt4s0gvAJYXsip4oCbrTZznwMiJV67ZGexzJuRx2pFd2l
tZ7vlTfT4kQYuGML+6G34NlCHbyQnqWfwzf2Z9ykimUYKjHpk/xQfknxsyu1aWOvlxsnO4y4eHZ5
Wn2be9srNpsV1eKzuTcuB+ElGe02bUnaQov8w4duLcSxUKPJoO+t0HS2iUW6J/u9B4kd4r60hhbZ
Llip0fKBqnPCeclSYxKvQ+FiplWfbWW8OplCfOdk7ubGc6A2pdEj4Lf9XtD7kDR8g7Fa6K01B451
ltBq/rjGm8FdBhrrq8U5EIEdvz8lqRBoaTAC6rb7vH4lJMsE/0kj1lMtMKh6P7mHSo/otQVN3cJ1
o9GAJNRu4K67No66VKr0nSZITfSWiLsvbNs/vxOJSdrPLb7JcJ6gGtRAPg/EX31iuKoQ57L76bzi
ZUMzmK+vM6qiYfGSj41r9nk+sShi05a2FacJdKMYya4VnrQXKyoVR3nWGo/nvwkYG8JRgQYcZUkJ
V+moAHcduq920dbTZRWbMp7c15G8wP8/jb42qbvPNVaozJWL1BWL9UdxrlsLZ7gJ8zf75I0iLfWd
M4QIkHVvowu4kDH6lXpOd3zcE10Fg6Ji9+C4XqhaBtUWnowCIYUqtiVL0mAjhcV9tKkEDnQ1KMo2
0zmr3yKSZ8k7qQ2pKVYCqiF//LYBZXMSQeiNquAgiCq4gmi8ym7/nG9vQ+Y9EzBH1RpFlCbq2Gr1
3lAwZdkPeE5x39nOxV3GPEkEmsJz3ZkgsUvpvhVV0pgnXJz9qUJrK5cOisUlXsEsEMiW7HBH8Fvm
y7wMZRQc2N+puc2VzAOLpiM0ZEfP0ObtqPLMmAGnxSDoj1eSjA6kIrrgZRUMRh+0JtwrMORpbvzR
D74ZCjNIg/9se1leY//D9PFWiMC/zIK4WISzctd1GvLpRRQ/vINglUpTiMjRZVci4ktYSfjx/wrw
Yg2PM36M+WcLbFKQ2hGRbTgoVC4Llx4CA9lHs97dxZvECosCgWJD7lsZBUIA6DokFioCYpm+jjQW
/n6+iL7mYJGSmtCdOtlc457PZ362+S9h7gTvgCsJYPsrkaiAJDVgKuo/HcSmKKg40cdvvEjqlDnI
Gf1MHzObafB87DSZ6uWiMQ/SAb5zwmY+vQ3m/W34w17Wxbc17REgPs4xaFIJAWx5MAHFsSdvnHz/
sfh1lK54sIY50HsOWPOgRYJIaCDnydI5vXyhCqV1OUlhx66G818exPX4tMFh7M3D30c7gBSIyQSN
fI3ddarNpW6ZXskL99re3zIccRDSthGiwrtRBpr2ajAFydLiEKvomeBlDbSun5wO+TfKDMmQQo2b
PobNKDq9yafhp+J6kll8gUJSWpuhm2bwGzMethgQubpLNHhXcTkH0lN2ctlpndF8Ohhq/f6g3p8M
9n6vdkeVSvaCwjS4bDn/a6iPqXrmQRIidhdxxlyWhMTEuUeQIvYV3FDqsiNNOQugErEDY6O7Cl3D
hw93HEFU5VQmVKNU7Gud3gVln1qNFGceegvJR3JL8gpguEggF/F1hiiJo8vtoRP0QNh9UtU/5dow
MCSBH1+Un1t60jASS/kRHhdpLn74xhgNJQeFtGKgLPdzDlJAR0Xhej4Pyu6obfjC6QaAEH6UylZz
fVuU5BmgQW2Qy+p5vEPfv6FaJV72sC7y9SHPFa2Q5B72yfx0RUZWPXB/owwBS2ue3HXQ2Y+K7H3H
i+g4twxsVjl1KbHMZMGd0uc/aOgspgGIMNWeFXOgFbXwraL+WbPMSDPeX26xWsdKTECL/9+tR2Zz
p+8wfJF4LteGMxQFSWlJe6SMbUQSizvcCu8lealwEb8RfSZ0/ZHEIyiiYbUR0akWngmOf4ZIJeMW
tlHxEzFQ2USl27pejgEMjx+BLvvIAZ0JK7jCOj86rSjUOBM8vK15l+Y3Vjz/NXtd5+iE97X3pmus
o+RB2rtAvhajb2OqHTR35pwLMSx1X6h6XMAW3JFPnDXZdbtKKgfjnLdJcxvo6f3l5gbovD+slJIM
0pUeqZJe9wHEYTWlaK2tInDqTdfPbO1h1k5QJg5UMNYT/rk0vfo6ka/X+YTQsimo9xcvdSKjp3WH
KlToCotIJk1w51894kH99Ipu+a4KwHX1X2/RfUUNiZUC9JISflNoEyXn7RpUF2i0RsQNwEEflvn/
Hp+d7K4gRlWFZIT6IND+lHGNOCxs3vrY//Spkmrp5prASrMLU7e3ZEJ0zzVcC199BSo6IwP/HicM
146Pl651qC8awGrvlSt8kLI0k6B175f1VtbXcVtNj3B083HL8R379RFKXTzJdiWsUQbRCOk2RCtx
mfBI3Qvw8aLMzhVQOeKrT/BxVlEEWdbVBM258SPaZMUkgVhHlEWZkMIh316VAjRrcYNOy6cG6nDJ
yE8DhlLyYJuCNHBM2R85H7UMP2BFCXedYZEN3HcVssFevAk3R1pJ3G9HgsCtU88F4Zke5eNz3nch
J/ffj6bVePajXiU8CpOp65eq8XMVoNSFsSj4ugTmZXZJNvJNxSKIIo/9NFEgYEaC9Xbx5a17y6gk
pAeti5me2maGCg4i9uCcwNmdU156nmGsC/krjJ31cl9K+LrbMaT6g+4iwj7eTKtdNH7kr7lZCcpa
qRjxTix86Iqa66ih18d/9WENO2TlhI5/IWtFKMWN1qzs5j7Kncg7Nj/f+LXm6s9QM038QpAt6V+4
ic/tOsD6hOGnEpqek/WgMipLhAJo6h0xhYcL0S7b+AHjBGjGqVhY4tNmkCR+DxMjdqRuFuZI+TOI
SiIH/7+aBLR5Eov1bHrHjQM3EgKbIZWRXpSFYiKKI3Z2WhF3we0m1qHi0xF2Qoxg/BsQVWuuwEp9
jV/U6f41DNUe6uuOGbMtNjA+6nxgHvKH8MCa3C+CNgoCi6ZlEz/oPmY/QmtQRpKHofgn6IsfranC
djj0uqSHFreT3JUoUZpxxsMkEr9tNKCJDEQ+HfgjAvfn3Ke22X75RPiKrvT5RYLT8KFjshtGoRTl
b+/vMEc1N30KRCnsgno4N5q34srfRfZBY5WX+imCJ9Qt2+eJ2PRewqFfiDHdSe+b2/r4GmVSP6y5
XDyBek0aQs5tvZOyd8owzP95bckTodjXKLNNFg306a6tQqxlnImz02rRGpcWqjCeZtuMZ4odQqqH
peV7s7dNgOYOK0Vw1AqYElqHpASxA5AlGqYVVYVCy7Hq2h6YRK56TJieeYCJOu6EhFaXb1vxAS88
uj7lvl2yzroM+dZPehrxB1D/S6CgKLRsvh0/0GNNgtCSAO1um4SK0nAz1sUXmkxf093eB7eXY8MW
FLW4X7/VMISv5OA7wdE9xZS1rU/SZMdlOl9ZNQ7eM86W7+H6FJVI+dogp06twCCKYSPSmNT8Gg2V
WtCUzw0PzmQWsXX3+IuX9EE/UyLMHwqsWHywNXt0Sm2qjGb8WZeA9ZDfDu0iLBVbBniYOYvEwpHi
ltBXmjoaa+ff4pfE4j36w6lG971fKkfIEhb74uBRQkPZXDfzhgIa94zJuq/yg5e5Pksj3/AJupVW
m7j5YTLqZy83Ul0ECWJxeL1cFx0MdcMDca3Ms9PshusUBIkTkExzlrieDZLVwfLYKobNCGuIiWPc
G1pIjpTqqXI4PltufFVmZHXlpjimNlyB3tfaE7IAEYpTn0PGn0HaAiOjPrMkYd/GpTvH4IGHGPBe
CgByArP0Qe0e0TQW757FnMdbY8NmsksxMvRkL3JGpxldkhX+GA0gSfLYQyScsL1UzZX82YSj1DCa
x14GdJPre6qjM0wPEZE27JC+amHswJLiFgk03ZJk/eknV5QYWE1rrUV1swYTzvL9zQX5xD0RPIN9
Zcoo/sLY+Tayqmn1bHtJa30aGvNKEM9sIXqwzFYVwt+YplxSWF/AvBVb1rOTvnZmcV+FsP/5Mw60
+Cu+4K8R9S6AXxPzGCcQkTYwgZYmG7ZU4xZ2fIIbdcJFX1H7246aHrKvc3+XgwhPOzgTpHZK2KXm
Y6xG3zDZ4DHg0ATWGSdpJHAHgFUhEzdkQKIWs2E1ei3KDyh4BFyv5vfGOwecb9LUac0SNkLGQcbe
cpPuxBVMi9lwIFOQA7fr6dMLRiKgfHqvKn9WLiHexLRBsnpUZtPXgZpjNW3CudI9o7vrNH4hSzvf
dp5db9r/+eZaTamtMQbqtvjDgiaHN9zcn5pljpzUDlVwsi6/R62xbXgGrZ4TjcRCMwT6nV6JoAgh
1FpJoCLwxKXUJX64NADH5m8BpeNZPs0k8KDfSOV8zmppl29nudH2bqWhJq1gyY63QkhHvNWPOOrZ
FEPAUYUeeBspqkLW3FJa4N/bOYvwo4TPvEd5oQbzwEcVH2CV37ozQ7iR6QJ4w2KnzOVpydudAFf+
o8tCWO+/ruTZZ4Q0XjxncmaPfukk0qEwcyHzQDBY1bkXBHvp7FLQhq1t7vtEefTx+dA11SfkWeXX
hCtvsEcoR0UcNL5zSqJq8EgzRUTCA//AyV0zIuOxREiIfTojiMM4PoEJSuGWk26wkh33dD4MPBlP
eQTXedNZWWz82yOSkEDuCa2S9cZHcoCXf0H2FA3qPtR1X1jyNSca4FG4BfyFlVPSqL1UZ+NMGHFW
nJWKvKPigfwDvA9ySgWTqvRFwS5c88hrBrQCsvfQpKVXCc/NlPx/kF6mTpja7yBSvC6p5SeKkRG6
IxIgCTdHqKgMi/c6S6RAq4uxQdbyPRZ03boPjzLBeLaNhHIrmnMD2dYsjKgp3sZ4uJkQhZ92E+5r
XeeSEFfzpI+ATkJPbSyb2EaSpp+4bbQ1H+VM+88cDCmnof+q2MZCcsJ2cbn4DXg5XGqIjQQvVvwv
V3Uv6FnbQhvVEHq3iDYtTSzNVnP6KJGiJPlqjhV49kaSTq5D4UhJZ47GYyGcaIzM18MnJPKmlSW4
cVDGmCPC4IzCLPF8NdBwCosHCzsSQ23Dej3hJPu9/FbSCjhXDGV0LtwhzrYnujfBEYv98zdx//yi
z878HzUspQmIXf02pstRcKicRjTSYbKvxQ/2+yOEpIltZJo1072Slceee8Z30PcF5LqHqNLaxm6r
zAGRbBH0+SXwDy+WlY8+ruct8YeWX6vArQuEWyXIF+4njb81GH73tTHHou7amWY7irI11Q2VdiaE
otLg9+hlAqfLT9OE9L4wlxo2usrR/Ec2CSybZ2/HwAPTvSgt+pdA4i1INwVVI7vKYdsLA6swEIAz
8poAv20xhUuh0HLBTFkvsMvhUx7RIRVnIPW3Ssk/yebJcKuIYT78sWFMQaKmSmZUMX1+090qkNaX
7nEF2b7EPSV9C6TqYzocfqItBHwJlpqjcl9fXU877sNHzA0Xv2lcSvLRidoA8dML23g3XwkJoBjS
6ae+4KUZuY/0UPJfqGbrOl1NwNL4Sn/Wt/ZJ7KDWbJ915jeEWGE9c/9zggcGy/jIwrPdIgHrxJeI
cCd0weikEhjmXc4wIJBtnI6bMwgtn2kWBxsxW4Z+tRaB5GfvHhF6nXOwyxsHeGd+fuK5rHszI00m
4yaE7lOvzh4O+QGoYYF0SPReIeg/tAMMex7HnSDZeGAU0KEVqxMNYu1E41/lePnMALRkTmivw8fH
H02TNbuVErcnfxZObVawRvWb4CjUriMLBL+eE4IjJJyucrPEj7tKM5R0vbMpiXBger6FW1tJ3W6u
/uXaEh/k3/PRu/Rs13oTixdYmWHgDW0XsHu1w+9TcnOJ/5QPKH2rb0OFDzi2imGXAjvxILLSmjEX
6On8tqVNzPCIV+rxe2Ur5X5/teBhFCBVTWagx5jHNskiQoVjO5UEwIXCw5hvw99/npmvVSJeL5/9
ZdpL9NOy7GtOwWtpRixYY5gOz5FbXaytRxxB/xR+1Qh8316Gj+ndlGiS/Y/3UrMKRa5LQPSQ4yQw
FYvOmiOgON3yiINe4IMnzmLrr6nY/TSJevWpBOgFyRa3MhXMNuil/rtb+2TPTo7uBfDGbs8dAdRo
VHA6RxY+YuaJNf/hygd8m9oc5tMqBvyVj0H5SGCyBNg69r7YpmWaETV623IebhrlxlhtGxIO4BXT
ltOi0xs4gpHU1M1u8TX2oqCQHNdF4Luw4VA3kDgSbG2GAyZCT04ViqxyyT/NSBnJP8r4ldgLdk04
4c8EkMH/nviKaU5EN3RnCUctTG6q7EUVjaPdQcW6rvb91ZbMFQkDnL2Y6yTOQfO696I5jumLQY3D
5VysK6rQCgQetGh4dW98BuPwGAxGoxuZNCaK/QwKoLELSugOL19NIzGJ3GkbIi50vd0PSVXtaIFH
GMjTUeGMMNO2ld24pOPVqees+80CVeLlTf4HqMAB/K+Ylq+RaiTdHEbrXzVPmCNujCt7q6EXwoGM
E58BMNkVIt2dLQHn6zz8x52vCy8JXh0DeEKjqJsV2i0+2x2uk5A1IdTfNsyPdWg4EkMTOAFP4j7U
SXPI7DsPsVSuy2JaohjfC/KQg5no6c+WGmfsTUXJGpCSLX4IFtQZn2VQEDsAl1e7Bo0y7kM0hch/
AAlnko00oW0/z/crRkykvI6FhEIdQFgLaAuqvz6hbPhd0Od5swMwVreyulfHTIeBEGuy0k+JFAPR
EyInZTkUMFKnsqFQvVwokh27CoZ4ZXqo1KfwIET/Qd3tTTQQG1nZ6lIIhghrXwwlBKvMSHBu6GLB
Br0+5ZhGfxSn8Oy0ocf5faxuEubZDIwsZtfE1Klz1WijANqrtl2LVnj0fI0NfcyF9bp/Syj9WRWI
ANYYxBqaYameWwuI5NIyP3fKdHQWoJljvqzruxJAt66BM6bNnYjjLg40XwJowYyX9+PTMNC2XzMR
sn9GxVhiPRTw8JxLP0F03lLJ3EZ6CSUbrcTbhXrNYOxpPNFJGkcAidr6q5E8dXoRY2Dp2omoNqxj
5srIHGczs3TO6HS5+TG3iyFejL1aeuSVdqmmATyx2vPJyLBJWyQgSjJe1bpk1j3zYGnaO6HwVxN6
YMUaY2Z37GKWoq7GXNdKqPUbTAYHU0cMfe5/t2HQrt35UB9gi6XNlPzepmBk0OsQZpnRJzLK3lrD
8TVv4IsN7GegnoInQS8m4hPbYE0uLGojyHveZWxWFKT7ReiKxQG+6YUPpA6bgF9nFn8zvfVTumde
n3/fxs7WdxMiK3SgLx09jQPn+e+cxo7Vc7VfldbvYwoeMFJQfrSz9DvIrv97T9lfg1RpIJz0d6Uc
yG+hX7bxVzZ6h2cUmxYSErNC4dnhLjXuSYYhT60eHHW41lzT8Il/fSuu2FoNcGSxUUCeoVQey/uZ
Qzk3r/QgZLubp6DvNOQYgwQxqfq8AgZM5NTXY1QxK7pQZk0fANg8iSPjMH6cb3biPTnCQyCQKw+J
DBy5YqwXi3/OnK6LkQh/JY1nOsTtvpcsSQDJjq/pbSQXNn1PTfMxHMr5PiHCcI/HROFdGVmHdMLN
mpuxJ37qHiHrD4HJPjniXh52IVz9V8XFsfwdBF4QcxLGbZhhWePimrRzKY/Eui35HB5jv2EaKMIb
ZY08CQHAz2D21xK7vr07XRpD8n36bqz8pRQ03bLU/nNQvdI1gJcsx5u13+8RPWYUtXMbehOsG94q
xSrOCCgi3tJ6QU4oBI4g0KZMHULFITXGlyGnVqYIvCM/w36RvFdPr23+hqwivaBq0mpDn/QN4IVb
XjIQPLjgkZHbpqv4ftLpHQaVvtxUnwR0i1X7zQBOq8czLM/8Um3q+8SBUT95+fSxl6Hvet6mm2Jn
UurcEdEbygdpj9C1gCyf0gVdKVmBptczzyIRHkx1VYI2HHG3m8ddPbsU0j1sCQcIzmMqPE5ob5c/
AkfkLqZPeXI3xsUtIhWiNI4jvS9hIH6hayZXtehaOrFf9a9L6rL3sZ5B1BLIYWyQ/THNRnLlJ2LZ
XQx5zj1jnn7xXNxiS9Oqo7mrpGxZi3mb76oWSFUDvxy7X1/mvOIQy/F31hNL4hCxsBwn7Sl+URD+
HSBIu13Y5XvQiKpElDmkXI+cdnR7dauWzEzwW/qmHts0RmqLovO6CiQD/l5YWcGIw+0MVq4vXLrz
B9iCMxRHL+fvL2Vi7TJpcZeUtkgTmIRRLG2Y3mqsqq1j1DNBNHe+faZDjBCeo6F+Y4QTXVi9sSU9
W+1Ik8+DgbVwegjKNsQq8Lzu39Slx6Lw8cJaGqAHi15ynbTbAJGa82VJf9bkrJmkW1rD00YQ7uR8
UTMVyiAnFn5l8FqJax2bYFbDA2XHfK90HctfjdTUyYh4uhEWnjqJ6LIoAmMjMzY1Ie0DoTkjDKsW
AZfr6hwStPGrVcLkqAgydPWjGzMaP7VymNy2rtLeAw4uT+3S8aXFZPf9ZDR2nKgF0u4Xtu9qWdzO
oKFIKSYYvLdlFh7HrvluZ/3D1Sg7eoQ9kpxFXD5zFrHyXcERQQGOCSQGf+XRdWkUa/xuGCwyVFav
QMSQbeNZHUI0pYoDlWu10xN5Ts67AvquhZsFg1oVs/LIGYxwOi9YdN174iMKBH3Ue/aEs54NQHJt
Vv7q726VRTwpaypHeWII5pRXFPsmg3aFSBlan5M50fApU4Ag4EZ44FL5OHd0e22KWrecxKlG/AdU
kjyhnqLIzEWjee1n/ZPwrXCSMNE7U2avBdcVVyk690kZLbunaQdJZbCP8VS6zCSXjDakF5aonqqw
K86/zKlS9o/SHsvbXvZdZv84ixkp9ciRECjoY8GA1s8EWW0nT8jg251arT0J7VT6XMXPKLIYpOn0
rsX1xdhQy6g/AyXVk8YGgnOM2Ay6dKNLyM++UfJ7Cy80nDl9J6GwPk4ers1RncDfikiqz3mtZ++a
aVB+cvexFXJqxi5GuWv2swVtY2W4p+eN/l/acS6755E7vdURmoLR9cvnzZZKPW6x+CIwlndkGcCw
fl22Kt7C2W6elWijaM7erOzl++SE4pvuwfqArDHaSfUvtt+JOO0GnhpME7wTiIQPcWF4dCaurq9f
ifu7l23jwJU7+hdps1Tvso2+zo08B9WnA2pen/L0DGGVBYbn/9bGlwElf3f8E2NY9Kek3ShsO3mN
7uJmHnQFkK4ykZ4uabpgibJ20IU3UaKrU8v5GQG1zGwMcaX9MKYfm2PbExaCOLfyv7UHob2EIfaC
pR2j51K+EYXS1Q44PWtXC3ZftcWeTe0K1Yg0r4UefoYef/iaBh6RnanirPTUUDkFL1DCpRKrddqQ
4C+BGuj2Cj//VXnlajiRFAakPhmpAOC7cd3mLR7dMP924YzmCcXw8n5i/mZ/P3CeIpN43PJ3aUC3
o8oLrvX0w2D3BWpdFV35No+3pp2t4JoMThep5WUiRSxkQEd0gArUeDuuv++ENdHj+YJEA4SmWrOX
Zpv1IpvEYHQ3kS8KFKPWu71ol/tBUcZDLX5u4vvhxUjMaR03lf57U01TKpR+hKvoo+kOTONet6VB
W3+/MKA2pxtn5dPywfJw6555i3+c4RYwf+p/b7aoYcW50HK62uQknqofzsLUEazwYd1p0MbOQvEo
ql7vh0AXdwAUl4YIm+JrnM/y8dYU94ZQrDVteE5nc0cQ/riQrTLQMV2cL3c/1w7kWu+H4rIwYtKn
+n8whw7ik80g7FhzvZvPukQWqXIVivUN/wCiUJQ8qhKYOoc9FYHZfYbmr0tl1PcsquLo5yO+odxI
eTBJoHxW8LDuyF34bzsbOclk6BUvGEyjyiJKoRCWrrUGwc5BvgfSH8iKShJIUd7xBBXnrVzaZJST
xGHAF7aNzCRUQXUUnkkdWczjzrF/74zMeJ9hH6DCvceevmFIVTBsIV040vvvAeNBqeTTf1pWrn25
J++wZeY9qZP9cTLsmSHlxB5EYm3jMQwXK+8IWF/FTUAZPlftLOYMqUE9l5qzg+XDNI9UcM2lrWos
Xfo9am/hoU8yIE9ccUXplXyxQhNsBmRdcUXqVCTrLnEayj4JzpszK68BrbWe24Yp920M1DZWJANj
/O6tmRmCk9xLr6/td6cqIK300Kq/Ys43u4T8tOnf2QJdsh65du+I00EIYxCzMB5R2KPaCtmVK5Rs
Ovd2kodMLoSFX31D7EvzHsRkloOtssEL+cV4eeUeEjfio9VB+9abvEuTEHogvWf0jKUx7660aqNU
OyXBWDjHC/E48IrFDrx78Wy7TgcYnAjLAGt30LW80R3FnltgLhj62dslGoKcuJOqeIJHKlA0QKly
JLBqAaIOPAf4ywe1Q7ZGrPKLuCLiWRrmZScBLGfOaZ8VwDwTlE1TK3du0IOECGPPNbZf+3PhWq3J
uBFfIZG0aBIkyifhbRReMYdcb4s5AdTjhTGp8ic6Cfx+NeCD3xDqpPuyKOgA1WRyssjUvLPJ8lf/
4v3zVj9S7nMUSEwaReZ4PF3FdcuZHT786aGcKZiQdYTuEvcK0FyQUIqSkWTMhkUYW0ZQk+KGwk+Z
C/MlCVRqrlBPEN/8qJ/sm17hGfhLRVV/QTCpR77QMrRwdnVyKNFDR4pjzyb5bKJgEIXO9mJbSOvy
GecIQvzuah7XD3JVt4C5dlw0aV0BErosLS18vXC2kOg7nEqQ95MrPpNKwLxV2jMA1oNtHNLLT/WY
23vt8/EsmLiJYBT0KMOpceXHmOYbyfJ+nkXe/QrRpwY6CdAHdku3dup7v0ys1jIpROkCoPIvtOpj
Ru1AKFYdD4Fe0hOgbsDZ1OtlutQRIEOKpsMvmhpK/bQLahqGw9NIEB4Q/Rj41QlLcq+wPjNnTgK4
PmwHkVXOAqZJDTCAo9Na6MkiH1Re41gLAwej4QVTMsvfeYeap+GdPLHcrsZibUqxXiP+HznRQ2TK
g6HB9I9kvd7gJyvjkIHGixX9kZCtgJdaUtsCz6H/XLhBEgpbD4G+q7HNFYTXUwsJOxin3+tS/464
JzL/PfZMFsRwfUlMUEaVBSuKsj1PSaiOJGDOttCB2hlSuvt+uTprjpvfL2czUkq1E6KaQPeRmHd8
R0pKiezFOoUn+D+b/q4eVXaMO/nR5rF4svDJxngNY+eOlbgPIWZlypxmTQNBuSKMf1LozGFG+WCX
BYQDxTViL8+LIrXlSBP7j5nrHYRXEbIQXURrcTW+SfIlhAvdyPAnTy49A/Ki6PVSpzB+OTdrz6EC
gRbFrhTbyXSzvY3yUN7Z+PE+igQMc7Xxpsb2TV4wLPAo+BBX9SSd/IalHUfkd6ppbGL/r/KL+Z2q
hMh+oNTg9Ljxa/0i4Rtx9RQ3/KNbsabCixS9988Zbecn9p3LozzrUduzbiRW+Vf0zfKA4yE5zcwf
wnZAnC3X0qlCWwCT4ZmFJ5urRljCnxTpW4dvmAl9UWh+ahlT9m/3qVw4T6dkU33c6ivjpYK/aiuu
CMYNG6JJW80pahE6mh+wM6FjacVvgCVP1Fz25EhHHMC0M57v9CalYJ+hQ7ER0oFTo7gRzmsN1eSe
u57b/XkEcXcVAcPZJERHPwUlUErJsybgpKe6qog4McM61jdJZbP9riQ3RdLojZErKbsf6xGkS7rm
Cs5wpGvYP6BRlhqfmQDlEYE3plEONiYwydjiY47282n7e9umQvKiupZaLHgQQHUHkaYj2iokerhw
QnjaxBCEvXgu82P9x2VOJJpFHpyh4Ujk1068PMhAXoZ5qcru7Q5wIDgzzA+nqmgCV28ATiJJ+k09
hy7FBk17Cd5CyhlKk3eItOOt3MUGektNuDaoCStwp1Qvlk2phI12bQwxc3lfU/BXUSXv/1Z4C1jY
gBfNbf/aogLOQfZspvfWuNuinaqYlsiYkXle3XpmaFE9wpE12MHMinaf62iedid0GwidYJRefvOI
piM+rXbJLy8x1d7YDwz6r2/M61SDj0KgQyTLGyLK/zHeQWgZOzTkbd+dPBBANd4Q3sioInABiAAc
ZY3RakUk85weCua2d/zG4hKOikbDFP++67RwyvsWzcafPbXy8E5W+YnuD1XWKDW8LhBQsOo7WiJb
5Ltgp3qFi0tYCeFFHjRiRZyqYR4cuhab96qjaWPwVgzM36l6vVpwrRGYTcysV2YE0Q03qJDMxCOq
dkeifUHrakloFofLv/wlhy93FVwIqMoCrcpOYq8H+qqmj3EffuP9Xp7Jq4/xDCzgabGeCqqckxH2
o2VkWcHIcw6gcWTXWAhKaEATnEQ40HxwACDPokdk3g4TqEDuFxvB0kgSEKvtfuNTNGmP19/fBDWM
EtEDqlshf9pjbRM0sDVK3t3qcP2NGpOU4CmCtWgJOOp+FjpGCH1tZPjw4KaskD8p6BEBj7+bxf6C
dMiYbt09kLbRDJwCgnoBKybluQsJqpHReAxHuWlkurjAc2aXIX1nT7OlTmRBB13B5DTw4zffA2ja
5+/quX5JidT/Xuw4tj55+rJusk/tDqyN9Yl4pdyo183f7WIN6wbnWZOka4qw8NFJdJl25reawaMl
IIgeuMMxMvbsQzIV9cUCv3VZPLFF3ygX/OiBV2w/CMkEHaV9yiBD9A1OzPEYAuKO2HEAesFuC/v8
sew7i9lz/cKBayNLKBHonKeeyUzxDdf2zPBwop0h5mTZVI2rzlhXItjth4ZVzfcxprho8QLjA/rB
rkMirD0MBLdq4c1j4OpHMN5bOQwdMncMvvS6D/swr0YjUDy+OlFd5r7AC3b+AcPsCNSkmK3pjcSo
x9U+6md5jRViorkLEH/llyDBLy+jEL3wknzp6DGkJgzijHxMhxv8tvlf0F1bbU/q9WIa7Uk/c00y
RIocihFZYSCy8i1CsLzjNvFEsNfTcCEvd2sQDdia5Z4DlG/pvhQwKjzkm9Umpdxm6tUnqrHbTnPt
+JursMdj6rzCkTbK7IC4a6inIv0oukSmO5//IAMqFJw2o8poVuGAc/ek0IRMxRX+aXKytJtWRXik
VtpGVDjHBaA2VwPMbUabQbJKu5BmI0U8/nip403nCNaMdPlNompqNTUzaC3gLoeRv0UjXX7DGXHu
d66sZaWIl46M8imVBo4roxFT6MwM2sEE3gDRDo3ORnstM1un4uLL+s+z1LUpgmwLb53iXxX3Ycws
YwT80dxJGCvSRpbXq7cfDcIIFGgjVNfLSUnee4c46WxXNijfwFlOX1wk4fAP3QZtS1o4zYigkt8a
WmG9qT6HSDAaeghXvWTsAjyrfQk8YOMdmtUbFvUCgODz7Sj4Znq/ndSMkMK4G4eDINXZi3PZfExJ
/2wyjUjvI300m40d1effL3t3wjlhg6OrTZPIHFzZFJ75sq82fTq9eZcObhrREjr/5lCj93DTgIEY
7nylMNnDYciFB8juMTu8TcJ6BIty461rGqJDIbtV3wZgwkZy14PYFfdZ+LfaJtnQxAHIVzv69F/t
UTUblMeeH364qfZIdDhh56wrmcIW37Xa7FbEOmtJlshML7k03gZvy0t46yBxpR+AzbEIl+QtOvwQ
VFJ1++gSfAcAnMpZKf5IMAqBoy54CkWjrBoPeuUPOUpuZGQywwDhcXRKWT3h8bH2WqvmMfdHoQfm
v5KpI0ykUGfnzxZL8DyPA22TZOPwy0wz1T6S/LDREfe+TGtEBbPs2FfZLokZaGgohuGAoBwjGWs/
aYiuVV4Ou6gwfdhOCfQupKRuz+4MKP6dwz5o49QA89+hwSJlv+ueFdj4FRhLksElhKPdKpSDG3Fy
rBenkRZGqqrOra1zviqmEOB3+ckm+ersasqQltQeUdjE/LJPNaIOYxTbgEb7vg+6g65i139lhQ9c
838QoGRU6sT4ezghYtA9P7KnSCqwLpKgt8uH9+1jSN15RD5UMPHJUFCiILo3uJE8GKcwMRbS0eUh
AvgjbTjw2/rW/87ViFzLtRe4eW35s7j1eRzk6nk1CCdP8M8ymMBGbViC8VdCPxN0kxYyL/hl2zn7
XySwLvSfskwIvjzaHuhRbLIp73Bdl8t+YBccRhxsNZdX5y5/xPxusKEFRB2AA4B26ICRWSdzKayY
nmyvqWgKWlFkJoh0hyHvo/ddpAb075+q5DXNYtGFdGTWTRnOvcKsJZR0AxOU/6yT03TkduH4xVMH
GA5DLtp2g+u+ydbZAlAkRRAKaD6BMWJXQzFX7OBcQ95u+GcJOR36DjB9iE3LD+2z9Qo2hmEDxX0L
fEvIl8/26PxML3Vtwcc/VW9QTY3/sLUKCN/rVbZaVRp4wNZJeTgrUFi7XYfMVYqBqD3wNrWSUn9o
tXMdlyHTwnazlThJGcBsO+xm41arUUdrklZT7Jbi7JafejZgpcq7iauFwUuE8gHLUOGcvGhYa/Ev
a8+1Bt1k3QbF7z82WjhCzM1VQqa9kMX8KJxGYHIP8AkkFZ2FDNNxVrh2eJKAssevDYIEdVWhrhgX
PXWZODppSeBS14rN/4UPmOsOsJKccb1ecJwmIWdDkIEBCaG/WM7fsFeUZ3ThBg6c8sCRSDZX2fTp
JEOB0bayYbN8L0uscNU8vVLo/WA5I/NjFPLk9msimQh3XcmdeB6WfKxO7EFqMTGQIzJMjDHR1NQ7
3zDgc7CK7hcj/WiWo8CHw/2Eo+28ymWhFlt32NwBX67gwyBFuhJ5SVZsXZw/+mNBMCgyDwgxr/MC
YGI49Y45RZGIICboADVeFIjdiCodBbIfD0j6xUo26Rvm9qKfpQNdJiuDZIaL2Qny2Tyn4/JTqku8
8VaLfz21mTlxC9DmdDMjnIaAOg0UVqn+fEU+6tmh8OkZlLrwQzNg0XlGo+yXbpk/NiUDY8nlaYO/
9YShGLWAmFgdo2uTVE+Vc/0Y38uAclkumj9VQHnBDkMhmd2aGpne6zVx9ueXmu6C4MzovWNj7ocC
bIpYoe7kUWt04EMTYH2uXQQfygz+tVHF0pmG0WbywV+cDRqTXUL892S/rIDae1yH+nxov1vJrwdy
2+4sRLBarxsMuzN12qwfmNiXxL2DkbM1o9piUieJ81X+XhLd1gC/i79ZXwH3AAK5ska5ab+rZF+d
2KY/vUjJrtDgkJEj3lkLd6O0DfmOksel7H4t9ecF6rdVh+H07Z4FUaZO1QUfmpJ7mAfuSS6PGF9d
l5IssMm7cSf0zSk9+096TU0mfv0PY9ggQZ+j9uO6Uw3UW/KoajIhBZ2cBI9ekOo4iBZCTmwUQzsV
iEC3N/PDsZhqnqy6luIuswFEk4eOtTP4muRb2yZRB8+rAIqi6FDm/d4gXkHdY3qJMLsENIzWa1dF
YUnT/7N/jwP6BhNns/3TzncfpRu0t4jwQ2gjCUrKj9r5HqToPAnx+r4LDtHmd4elNVXX0MSPGWQQ
tLlb26aFSjjVvpXDg0KgdhfImWoSw9k3f20mivok2anXe9ZC7rf5FodtHog6vGbvR8lKwPi4p0AI
3mxlI70pCqhKlUc2ZDie+wdO9QS5CJv9VCakLdk11C3Te+5jBqbMcFyTOwCE4+7OGF9V4Os7ffyL
R0cGZJtegZuXpQHtcvqIx5nb21kIWStPLF8lLLunCqTLbM/LpTwz7fccsUyy5wRn35efQ7OWDami
M6LwXeXKNdcbzW7Qca5TYhqbcJPUlXptJtdppGVyBuPsrAXloB799dWSa/51izh/pkur3KUSuEfe
2Rg6E8bbKKXhsVPxiX3WkdQqQFeq55Iol9/y8JmD7/lBljF1cj/13gMh8c9VyuRFRlS6a6iLdCjr
mqfd5RCRmhCFp8TRQmmlhsrCMhD9OSaLiXV+D0wlsnmpvk7r9SYJLPCIkfxrprpFKlt0IqZSaphY
HpGbU/iDccNM17ScpJVejk7x9shBT82WLB/Ny58r6D7Wg8KgN++Up/rGEtjmApsN8BggNElk48U/
BbzTeSnEZndxGikIKCI+WnUyGbcYCbJAEc9VQJ3sT1ir9PN9uZQqUtex3E4cYu5h8FJlps2XWGnO
sizz0R05vpwJkWP3oV1FjXAGbUKTn0ynx56wAz+yD+uPDAvDcFPIMIuKzSfaL/9rrtEXK7mqgSna
kxS3HfS780h5gkuLymIyi3Ra+C+EuEe1dV9DAaF0qW03OpUl+PrKe3Ngzf3+2iDd5oikJIB7ykK5
AxSJtQwfQ+2NO3TfzU3q32N7NINES0+AeEMxR7DUi6RJaRZ2FA+WDyLimCt2czE64+uX8+HBXz4y
9g4s4nMT9lAMJX7TIfOlxc4MxlpN3z5l3XuBZyU7e+/3IiGQK7WYxSDpRUBtvqigP8/qOh/Yz+5z
vEUHS5FuY78PgrY4M0+h9RB7I9JD9gJloeQXwLNTCO5/gjwpT6Xzx8ZPa2E9EzhC16j00AQ9Zvt3
7btJ5xCQntVDgySav7dylu/lmoFx7wlCBgOv4JXEl1w7o12BXzjHVQMdXhw5H1S+DlupH3jdn/NV
QpOnuHfmwNXs/688z6q9ftIbe30V06KqfLurbjcbIOzYrK3NmEF3wES8Jcc29oJ15YbqWRDw0Vjh
UtAH2PLDlKopDB+X3CHFRaPfK8/5HveP1e15YuaceWg5XoUDnY5Dy6Q/FWjOCAE3ghrKNGpaMwPy
KXG0oAKYO6q+H82IDk2y7/CNq6sqV77fUAYedfxI+utDu783f+gN2GSs5F6X2/6WRw2fK0yWJCwO
xvAcPiXfOQMz4Gb9E9KTygeFIewyEvtpXYPuRq6d9TRww7j1UalWH8W2CHwVV2ppBBmIbWjXMxXd
gpIPCshYI2taNrUou5P5kfo5ayEL8Tq5lcuVDso2rFKVofTbvSwSTdZWn97Cyle03CenVmAfDrwX
iaCxxQoMud45vLwN5WGht5BC1ZM0GXrRqml7D8n+T1rnWazmRoTcPqbymyw5guWVlD1ao9Z3k9n2
1MWQx8nlxOp7gGY+sKlzz1XH+pu+43/AY8T2FfQdci1pDt30KdVdOgaflRqNVPvWMmtcjVhTNIwl
EksT6GuHS7k5EpTl3gk2uRlp7jWPfDcXK8V7nWDy+zlQzByOtgTV0rSsluX0gWApqt0PkB8Nw3ah
ceHlFtEpmTOiXJG85NwRmAAWD60x+kb6J19BdNLgmmOAGa+VWDoNVnM+Cyij7G7nmJo+501B5tLF
rkNnLc2tujkcwGN1VaMMjV9Qv+xjae2yZiJhIXbNhyJRw8jPS7BykYCu8rrtj7g4PgYNd288kDxz
9MHKy/Fuh92xsP0c3a3psLbhhLWLuxnu3gAZ4DpXtcgX2rX1dCBgO8P43wSAGYDTgtpCzvtsZF5r
EkuuJix6Nis4afz1hglM7i6rZGSDN0Ao7HRxiU/cJNbo0vQjeGF4YViFvRTW0SUdW0O3CMMX+AF+
xs8cRHu8Hp2VuYPcZGGDHTShc++wCPC1jRPTNP3AtDJSHOMpXu3iZgjvwni/k8SAKye8Yio4REXV
8ut0SJFSoYJqSKFFjfKjXrJOabqlGIFyBqUm/L6FXA9ZrUekPvHiBctU1ANmvyiFn3znY3uLnnUS
slsn0Fm0SwFb0kiKkpXobjddlwWJbK+CGGHomN5+55K0CkruydT5SFV1C9lMB5dhFORMkt9kbtCC
njwgRJYKeKNv1JBqB/hSSxv9MejlqHr9rpxO8YTz4N5X/Wt2FLXOyVZr+LX2kN2q2dq6P9MIoTSa
qXuBNpS9HobJgdk3N0bZe19Yjf4Jl15L8/ykeT8Lv3b6EsK8mvXPN3fWaudT44/v8iX4TiFrqzKN
kdu4HjFxFbWTbyFoQWorEeRwPkwxQyoTBO8guR80g7a1SDb7e2rsE70U4s27HXYa/NP+/FX6GhaE
zT6SpxqFrEwUU3d+mW/6vK5ULM50vERq1sOzZvac5A3dJnQak8DexkwzZAn51kELXr7ngNBUDf/+
2iZQswxwNpCZzvpgjZDYNxsZ24Cvxh1H2TaV0f+CJI+63ieoPurxnu4hM8TPGOf9AmTni9UzFWv3
njyAlgTIzXLek37cmnnRDXu8X3s5sODc7N6gpNK4paTDV5K2i2dfHF2Ydvyf+TFMIVASTj/xJHx7
ZNFYUg3zVsFq5cwGG9thuo842d7SxT2NovWl04uuHe5ewepVArtFZYBSPOuG244peE752KygSN+k
uSV/OlWugZIHs4tEIMxK4gM/ZT7gQHowfZRCd/nMV58yw0nRD9l2yJJ81kfWy5nvyTvtL/SF+tzy
UILj1urKQW/HuQVs7wn9StbyVUfhlAlekyo8BTDuFCg7Rmyz/m1elCrJXRnMXPdb8xXLzq1D0eCs
rcCHcw7IU2onKFk+8lMSDz89qu+iHeejzIpt4uSlOCdvt+atSe8yTDo4v3mNjg5+73JzmHVM690K
btJNKcSqnyCD1y+Ucwlo9EY7lMs3yYQr/WEdmWNZjoMszUCTOgbR8luDNS30KC2vq0nch9PLX92I
YoKxMpH3o0yLUQHT58Or2bbFNyQOSfrQmvF8lMLIChvppOaw0sdGdARf2J+z3khgxqD0JBdz54W+
5KhfdfAJQ9FrCVL3CzDJQ04e0lwG1W1Q2QiJohvuTkPXvGOaDs0a9YrdrfnuTEYTz66hGJzXYygd
GVDD+1nIdTQ3XlqFx7TwisvzaWU2kDHklskLfQ2ytHoPYl9pKpDFKnv20lmyDUVv6TKwUi710RIb
QN0o1/VQ+W5A3O3miuDs9ZMnWyKc9uVbxiYvr6kC/f7Ek4fZ3sbwC1OPPrs88xffTxNffSvA4HdA
hL6l35JyBDGXdqyyLwVMJNG+ZDzJ4YEw+PxPVcJqNKmOHy6QD3PV4sTgkNomFYiUDMhXrSS8jclw
I0X66d3px38i8fYAcf6Xaf2QasYwdiLzrZfTqaJwS9XXQo7qCg++pga8OOUuYekouyVSBO9C8CY8
MTM9LG7LwmeOWsWdw3HkiuVk0rJMOseRd/HPXELTsmr417TDcc6qjl4pjYp4Q2bQiuLWWO4JKwMc
513rH3n0bWIwr3kiaiWxYvPEbgUE18ScKPM1NaKMD5VqA6NLEPTVNR1/3NO5wcXxpSjf7fzc/dFy
+jfzd0DxC/Rh2xk5reCRKMIwNzn02+GZretcUT1YVMi4VeZj0Cfz7cl8SeZuVDzy12uP2kQ8kPDG
FMM2gwI1VwA/no52kDsvRWA5bfefcC/r3e6NlU+1WrI2EePWxokGiayJZu4RPOBTiIZRFQGja3aR
t9gw4anDBL1qfGxK+ST1bKLwFwmHat4Po7yPzuCVSQ4g/JOazwQK/Kd8S42iof0mhv/6ddz/rHom
36Dr1BsDpedI1wqu7IHg8Lj7b0jYZIjhG+/QjO3Diinc7rt/FIhoVLpYlDNGHRDc1aN6jCMwEryv
XzeQYJOdQyv0TY6wmv97g/khHmDHybE/n1HPeUO9dNSUi+UKwaa9Zvjjks46uEaP2ndFc3cHKY6A
sEcEhQmHpk2JOJ+n7tLD4e3fqk2x09WE2tBoLOYDJIvf1No5Z8/s0JnB+gbQRrF971W/WTFx7Etg
8i+bAHZOSbYW9xnUjZh6jMJRg3OEblqNwwQ9ktMK0K0m5wfKloORT8L9DRPDGZ/E1PB9LHam8jq9
vIBAnDdrIB36JIGLRE9ZeePeyzV3y9fKWOR2SxswIaOEmBX953pWyLJ7HBo7FB2Y9LdxWABSdqRU
wPx3jr0ZVdLkJRJLINkcyhZgEW4IFOYrsurILkOnjnr4+yEoN+GqxI1XGUbRE+00siNNuP0GpuG3
r6NinulkzEoCCVaw+DEA7mYzv4zDiJSP5/tAE/epCm0Ic6JtEwColMp1jKzLfrwnLmIzlUCyKZRR
VTrwomf9aYDPgaRm+xPfuT/K0ZXAZKWqG7RXkQnj8I1FjKHSzF9kOIMeq9j2L+AVSRu/c/s2HFpv
yj/oFrbbOTDoIF/bYTeXJy98Lxz6O5bWA1DK9QgaXl8FPJDDOenegq0maUD/8vJFKZEd2er1UCO+
Be9jJMrlsI6ZKRGnNsBPV6TM8jCaLobSxKqTTONgHvtm80jy2pqTfAopVZbC1XvBM+6S3A4aX20B
pSRA+W+za9+QSKZYILfoU25fmrzNsd3CP6uoiI4lsmoUxIajbFXYZBVc9mdXRtSuj02cB6fPIN+r
hjKBTj2mn4TVhZZjF4/beeOwiQtSptxVGZt7lLaaapKN/vG4IUef5zgibeeX8a8b9xZIGVI583Da
jR7g9D4SadQtAHCjpyisKPfLSBR/SqBBBRB5lKJfC6r7i8Ro5vL2r1aK6y43uxq0MPYqwKc5gy/6
Kj1wm/ZN7LByoLMPzY7NLsfUX5I3NFrr4MZgcTSiFvRqK/JSI/jz4gNuVpvtM3dliqF6LM9ZJgo/
6NAXiViuVHE4pCmYCqr1rkwgY8Arb+ObabYhDbMc518Ryqp8IUugbPSDiT4Q2r0vYGxdW48H6Q1B
U8Xuu7UNx76y/tQAzpln0hdxAKsEQoJ+My5Uc2aKjOHrlplaUJypOq+qWDvDor0J5UZurgVH3yt9
hxNY0o06QDriN5prQlMiTVSqQwllnOd3fOClN75zc741JZNfja9tybvr3bpcuvkizyOsEPotmJzf
ktIOwfrqTWEhjdvqD42SF+6fy3bZDaiANAI7sBCDG7UQr4qxD5iOn2lY14KKgZDzsFsrn0ZtGyzc
zi8CyGMNx2FJ/7OaPCNvPHmmBBShX9i8ADZDfwGll7DWLha+OV7Fx4fXso4kK+16IfqbOI5/jV/i
cX7KnRlN/MGft8fjsrcG9fsuhE26jmAoPnu0lpAeB9UVAOEy4R9HNcNKxlxLUimC1/nJ6D5TG4MT
Zdiq9ALi60WvJkLiwuoA5qws78Dseu+4mquVYox7Ygfewn+rDTxxWj87gvHO99y/OSfVRS+RQKWj
6xNStGcEMb5qlo7Lzwa17nKgQUyFrf+ab4lHAK3aJ1ve+I0/25CFpyY4CSyxppS7ySZIOV/LXurq
SwffeP1IKu+FowPfka54xbQAjCBn4C2uwimGsffd4On0My/Dg35871MTbjA4O0l1+nF/stBL3B41
xz8kZOmy1uj1xtyXnxeHcOzOCkJqRtxr08QCgD4V2V0+bnvnw+vSZ0jhtGTBRULXOlqVFfbzvGRd
toMPJtv7HrvHLbfwm+qwb1N6TcabZvCqL6pFNz7uYsFOEYZl4Jv11FV0Th4Pu44xHw8Q90akYuuR
5s8eohqBA5Xp5Bci7Id2feazHAOFWbD/Rnm2lolgMzlTdVL6nR0jxBnSAQO4xJDLQi5UHwBfHJGD
N15yKQ+dIJlH4JtV66nndKQ/5etM7fwtYbx8fzB8M8Q247Hfieh4QpY1ma7fqyA6ISmCPmgrJ6E9
7jQ2Ny/Ka3DE8o9A9yzCY3ZoaIUI1o0wYpIrbikBo7eMZh72A88MztGRq3zOWFQE4cH/s81l14Qj
Tnc0JNj0h3MC8L7UIQSEcBbsUJ+cCea1YTlc7hxzItKcEJHXJg4VvZyxXR1/MN3idwZISILuWyhn
SkELiZ5urFF4EOZ+T7Fv5tdr/HT79/nV801BBrkjEgwLiBpSsVnjDsJq46Zsa4Ym+j1PbmLrefxG
VzmZ0TuHDvQNkjlIvsvXCn+nXWO9wq+k91MwfNWrhCT4ihdWuhTpsiE3xt5EnOmDzvsfAYzAkDO7
jWaJhlbnsLx2OUlp/1VLdujIlAcuAr04QK1xc3bFNPu6/x6DqmIQWDold4uw1N++cerLdXu+RCcb
5ES5CRbuZGB8w6nO4ex6YPjY4P5S36wHw1cdIPr8GlpuAZNk5OeD1H5/PQ/JR8uIBEc2jx1S8q68
cMaPbsNY/07LDMtDSTZxMy71b/b+uN3R8HP4xVoQ5m4JH5BoraT0+0jz3c7QTnROzWo/fOmVMecT
VZjF8iSuJNnPpcV3gW0ZL/CWlV9U2xdqiMdg4MIn03bQ5CM3A+kSD+zuetnDQMzeWi2ebFIavdMR
5WIMNU8K2rfHbDxjmvs4eLXzrCvY8RWf24MdnleEfN4+1+KQ/zv4XqWeh2ay5LlrvFHI3NOfnGvc
F+Uumr3a8X/EhYw4Gp9+3kYB1jNTZHe3j4LegD4CS8ybOzkw4X97U2HeNK9B4yTU7i3Ye50NhiyM
Ol6uNmiG+iJBbU8SRceYYSHemPZNyoeMZ/h888jdXcIk3C3M/w92OHokmPsHy4NQB8zXoZ+fQHR9
IQHUUO8/NEq4xC400yvsea+Pf2oRbe4Mr6kBLiu0TvR/wylYok0aqKhgTAsHmWO59/w+4eRuL61W
lbvkS4neVfNQfwU7j7D+0IkEPBuWt/L0fkp0rWXU/WJfbShRX1EiXap6sT5hpkJb3xSMlSPYF/OH
NWF7SKwG2t+a05RLuj+OmJELd43+fImtVJuk7vbpyiMLlqNeJTktWfaTyw3nlue+GuB//IgJshup
yGgZb1dLNopalaNYt925t3eRKF/dvWy2Nq9x2oBtIR3QuWgun0BxvdlgJH61e69BDpR0KwIb0pTr
RFGGtk0EZofVB2BWao39r5afwZ/A8o/DUO9QN5DihX89wqwz0p3EmC8Eut0KlDIJkdw11glqEPrE
9pKQsPhphoEPCraqqfRVRi/b43oVrCD6IUKWaCxEl2uczX+p+R2P9aTXGx31pmPQC32cP2wxTB+C
cGZhoSXx/GphiHNrsdBXYq8rIKvjB3VpVQHx55X2Fy5umWlg6P3l+/V/tgSUePcXLLHisgfC7Por
TkKev0PtfkI9XXD4lxeKoR7WRcKcliFR5W2EU+Y3zbI3yu6pWc6zmvi+8tOkXR4vgxqk+rnm2bUs
1rOJBS9IdOHb8VDVU4HtMbqkF54wAkoAAlcIKV8pCYJU12nBdT3z2xhSlthpA4QHoktyjc8Ie9yJ
rAeen7w5vmgCg4lBS5X6XSTBQ12mZ3I7+kGbd3E/F7RFrMk7cH6jBQqCtlAImuDSKJ8hAU0WMKPR
MEKjDbPM/m3/S1NJr6GaajUboZlEsUJ3j+i/orHczWQwW3clLo7YfIVmjkrU/yITfvZ6yapT/DIH
kffEahTq/aNUIhGHFglm9+vqXLeQNBIl6sSiOFZ8CWY149m1H1Wrk3CwaIRc7K50EZ216RL96SfH
AvHzYvQDYqfnu3EVo6zZrURi3dJIgP6poeD41PMZPWcR+5appk1eaQUtAXmy4QoqehAdeKBJYKOb
zLvmoS4dAuECVJ/LxRVBY7ZKdIn55gqRAbvMjwWHqVwFBbxLDMe5ZKlAp5rOyVnKsti3zBYa8338
6egyDocXWMiY3evBnIaVytAcbW+m+D0mRQY4/yJ+5KqhVPP4HGjwCfDK/1xNbYOBjm0NqbYGS/UY
SIo8NE2g25akTLOprs8OzYVwUIUNj28Z7wjur5N+ROixAZ5X9OvJo9grWf0p8slSndRGRMNAPppb
KaVG+uNgEx+RLOtDrR4sNBI+1SIX6XR9Nr53ZHuoZeShpsgY6Qn3bWeKEIs0k+g9RsD5CY5f9uYL
5Ldpx/pypQZmnPrnEEp1spCqQee7UhBpVDBABsX/cz3Agq2+oKPlS2HFzOhpjfENwmPA+uH9C31E
8FL0xyOKwRiFL/+TfT1FGj/n4hjazT+0pUiMHcM/5t1j9pGKZYgjAkkdFZCfxSfHC4KiHRoGYoo8
riW0PPgQpaRGQRqnvuWqA54v9Zzdbc+SgFmzNzF1yIkVlG0To6+YgWe13XkMT7CHjhHhc0KJKQnJ
nrEMXEnh7FSG+J8+/Q5ZJAy/uohGFhztDhj7kV9PBy0YzVqy4HbK33sTsnBxlyLCWiaH3WgFB0jo
ojuePqhbqgGTEt6e/DcyTJku2thY1E7RKCbyZIf3gf8EE+tzsCaDW2fXKoACKk6P8zxPfuPn0CeU
BCN0Z/ZgzyYkn8ny7tfPksI1mUNGUIGYbUwC9rbixio8Ibae5kHoXJBaw74LS9gjABYlmYH2n3Wf
qu7qK8e0XIEkfSEbw/hQ/hFlMdoOxjBgYgds5YmVlDsDMOm7P7CjxPcCPVMiiGgr+TLe33V9WO3o
qdgMJQUPUEM9LKoPZZuF0Dzafp1JuUcc4EJZBHsmT4QU/jbKSKsX6zf3rI/KwSVXWI3EAXyZfQEu
Ly65gMxSsBwy9nRb4px2B5BI6OFZwZ9w28wlM77ZZonIT5dVjZak4BiSp850ycN0ODNZ+2VtEeQN
LP7o+/7vErdggugHVChp8E7O7VEKXKpPa0eNyPsOy0FOoP2LXujKtPUMIzTpSOhNyJ7WTyoFIzM2
jh03fbKLijYsu2bN10rU0SzI12SAcHDBr6GabojEtKUa041D0/5VpwCdwsIEzl0AZFR57h8iBDTe
LOY0xvsoRYDxelFKjpgwamSw1gaAJlb8hAnORZ2/GSjsGDK0fuYx+Rp6sPip9yNFL9ddhIKoNPv5
9WdBSjWhGOXA44nyQ0G345xd1j2E3+o0b6jZwXeIQt3cmx9ALaCK+hEmiiMFWsOkPUoAwIxlsg6s
xxIjDUUnUPKIE9BK/fBLkCMwSepCVhE1VxSesXeCvuKLCjDfxAyjrLKWzb2irJCbCMe1tNHE7yQH
oIQZGKcmKv4ZWwxup9Zi8WtBBQZ8Jv4zIDk3FoYzwLOVfyzxV3eEdd+FIvZ5OJLP8Wzb31HNkjhP
S1+iEOALdAd3Vtfntw8J0/aTPELtMSdNwULspUkbYrUOStHSvawj6NPi41GS8qGbjq4ZVTHBCmYD
W/g3YX67cRSpjXNV0Xq7RrgsxjNi/tV6xUIZexp+MM8kZUN356vLlQw6zTeux03NDydTh0kZMgGD
tdedcs6dDOFgMEV4juKOZ2CVZ0sAw0SJkgtsAfDFlcFXWq8QFtCowuyrOPlOzWcRn5Lo8x5xYiAI
GnTBnE6QlonTwNeOjkmZkRa7T6s74yLgXxPJl2GZ0qJMcX4hJu6HWMeyp/VCD+wf8qZHn2sqfPlr
hCG99S62VMJ5tYdAcq0FbzOdGxjrgND/M/tCadn9J+rgoTlsIDODHFRIv5lZZpEQBKvP3lKH9eGz
SY35BR60ZoEEkwjDlA4HHCwTiwlReybrBP1RKMLHE3NAnhMD+KIdnS2smi5E180kx6/WQFhQAwuT
vtr6h8vHQ2jBgVIzRE9t6kD3v718vAlta/kE08q5EzriBHGjr2pXvu0dyssnnSDPResP8VvZtp/+
B6HXj2l91ibF1OTups5XrEROT02X/MhSss+nA8kEQtawRcfqULLHAj968OoT9WTmHORpQ7GcSjab
9uzinK2JFgQ/L68GS1eDAfumMNeF8EOR0NN8llAJ5lauFj9FsYEm/aH2arDiuUEWASGYTaxbnTbb
o/wK73i2TArD5fRyu4g7z6eUifo6VDeUS3RhnsiCsioNg2mbkXhuLZwqmeNpbDbZjJAdnr4al29V
fWwosBoX2kNhkeaI0XbxAI5561nxkvwB0JFXwMNuy64jTaDlh/R7Vd42sp+lb7rhvTywq7AyOKBK
wcjyuXvPWOq/BlwEL9pJ5heG4nIp007ZZW7BkDextLlpbg/ryBJOw/eip33W7DfRrG5BJd8ScS26
jzw52nQLa9thDRq1Cj6WWS5yG5vaeH0caw0VlRIT8SkRYgycld8eF6WrHGWFwlahsPmU1uVIEF9U
4qsW0rV8JdiVpM6kLfJ747Fw/LTI5Jv70qurlRim4byzCgum53dy63xLjC3J9awjfRsjkPmwwTKL
e8j9Z/Xjo+71/HWaBHfiZwBmigoTtJOO5hU0KoWT9LlGXB4Mfh4nG68+4NQ5dIqCEqRQsbZvNN3n
VeTkVAvnw4eVLVw2yvIN73poIwEc5Y3WKPkA4HTlojAJt/w53X/mofelm3QzDmDmSxW7rSmlgHs1
jayNKvL8eAHNd/2waMjAV3dEVFEUzTIgwQc+KwkFl2SSo7QX6v9oKBwzeDNTbyCAcGAA25chWnUl
6t0ze3L2RN7ZvMyKVEnN1fY67XyO94y1CNL9d2XcgAxiwNS5WPqnsU3RJLd20VtBXY29N86G/ONN
2bLUC5soNuyH9+OIj/MTcPLR5qc+7CqHyydS4G0rSKb0LERacJv/fOFnnkCtDY3cW76pU0I73nwn
vyQUUJGLEIa918TSVQ4uac5my/NYJWSGy/KmY0xGjkPj3eoVKGx4AP6CIer2UxuG5FXPlIuIkoWR
sDs+Fb0xEwnidkM88JThb7eP73nrJrHmAIl+FPAx1V3WquGA5DdXEGgnA1L8w6mBOHI9WT93BP4v
9/Zf0+sZ+2zeLy31xLEngsILaUJqrJ1inGpSu1ae9bLgpOa+a0p6usMDCF8ZBgykqkkpX1nFLkO6
uri/Jc6k0DDn1870i7o57yW02sgobCz6qZyULTPO2JrKP3J5AiiXSTZLjIE/iTx3I8cuKIjdgpv5
RM0rNYaFB8qbV0xnEJodgPNZPNzvCW9K2WgSKYC9jFqKo01Lqa8uGYH2IUKR1b7LDhS0Pca1WQ7m
nkY4xxLWBmoaLibfQIBGPObuaEyfzgq8j/i9pOKP8aucPFHoEc2PDwdlEhbAaWxscq8syVc/W1c7
7L2sfKDMs18Sim3k1FvbuOBRONjgB/Buay0xqwDG9B8NhHl0CqbTaejEpGsfSiUuAhelMGJZVlvW
j4bTU4EHxEy6/kYqhvonjyxryiKDCGtI0FRgph1ZSpuBiTDdhlViN82xvnQSYfSuiRH3I3HE8nJY
z7hbJvwthygoSv83ggRBahB1XhANRGlY3U/KVegQCotvqDgRg1hqpMASm0Rv2E1eLbbWjb6GAGkg
F+qQzuiRl4q6DZckuHJXwSqzX9nw2zTRa8wb0o+xVtAWo3xNim4CBM9c5tkCahHuQLXzI+AxsrFn
G1Ol5AYYqHe2Kb/XHBPfnApY6rWPxMjWk2QcbgrWrGkFDZt8HXbCNehzKRD51WBxxDkUHT7srElq
c/YLL56jCNOWwozhCnRaR/PkSWm4PyrhhWSH6J6UaVigHXIHDlvUFHr7S4RLndlnhxrjWrB8gN/G
/Hp+zqNntyoykpT2L92seYNLibjmX0Yy+aXEGzMo39nqJeF0419if3XSPGGaB9dr7PXu9z6N2O8y
COWYnIgFXrTnP4DLlLI7Rh2UGtpioSOBhh3+NDac7Y4i1hWjdWREolGxJtV1DJ8v3qYCX2lABWMb
xtqyKPLZCWZN3KAc1dE0BaAI4NCPfzHpXnqJDojwl779zd34yfFGmUh9xDuBkG7cIFqm7gX4iL85
YTyjyKNZfsk6WkaOUujst/arH7q5PHzH0VYTnQM44TQEbN2NtEdT8Me85qIjVYY7sm4fhiaf1fz4
kIeE8yE/IxRNU5ue/MgwucUD9oRmYpA+VVP43+e5dL+FZUOfolcscXr+fGeGYJTayKI4ddnJy1XX
8bsnvdpOFOKx6pGJhQTRyrckFf9a2NydxGqXxGyaoEC18sn5IV0r/IFULv0cStbZ39KAn0XKS43H
VBqrMuK+7QgXkXLTwETLhzC4nsW7JWaswfnfE/OwKsOuyFUdvCqPcwhyCSK/dUIDX0BfCkclQ7fS
XDhQ06jLJ2jYnLa+gog/2bQ977sMIn3GBKZvE7Qp5vpuhdP+sXyZo+xL62fFrLa79zhx/0m0gcdM
skcy9UikGG9DHDin8lni6mHhfF4pozypi7gZEICBV4517029akGftPshOqvO25toLzxTFzXpt4Dj
qsB1XHLkz9USSoHIq3bN4gUO2TQine0MImbPzUcN1bdtVu1zCkRk50fFRxgcmVvhOzCgSlKMc85k
16TUdnnCpf45uHrIcOD+dACJwkWF9aCJXpLvWenl4mK9D0DYHewVFaRfBdtgRuJPv8X8576HGuMh
/wBEC2osDC/5ENQcazACKk6LRcj/FGyv45sEme2yxr7q/WR4EIvez8Oq4Uzu8kLwozFAfq3yEAW3
WsMGRkILpjMdwWtwI3WWZuhQAiKJn5VtLWmiWlwP1jpjRzpOeNEwNLrTaC6mBuqNyQqW08jqT7mx
dxc6ltKSfB109Py9daexRAxYSKWTInwYedQ++B3NL873e9RwCbdWQSVUlJs5jPsGC+Fr53hL5Ltu
1gg/mbDIqNjrOOwDyGgbGKONTScMc6fMa7UFD34l9yHbkyY44SIIoC7MSH92QQoWinLMg3cnHKPz
f93J7An4EcRMq9Apmwxb79umUmQxLFL5fgagc5bm5JD5oNJr3TfA0BZ/FYXycyB3dBRZ56IWHsh+
Fy3HoPv+cECCyU6Zco89J1k66SWCOwFeXAhfTPAEcJca3UqBdpkIRbBOAMCS3attthaKqt4TS7D2
POlWojVqADezAPbKuU1m8k1zSAMTUd18gpYT9nDf50OJ/4zwhjs1fUQZP8rmh8JxDAzkW6zojSCA
0HLjM54e4AU54ZYwXaEAILM6hI9AuULgVM2RpWzirhL5YsHs/Dvpau3FLOZMtRbQWo0yoxXODKUJ
sYdKiqHiIyqFkEVGIcxaS5eJhTDVkgyR/Q4iK59occ4mUGU8Dxq/ifRaiOEaH3J27Ettmir7mLBc
1khIqH2I8cLlMNqcrrEpZKo0XgvFfRrZa+Vvwu0Er3gQ1faDHFu7adIaQknLNFlbnIyEgHVAYRNs
koHMlQES3KcBrWamwVYTkxZoLm59KksPFGOtFAWr36vySEsP9tpSeIPFk+O1R6u2KBFNEzlZSKv6
9rjYaHT+ZEeJoJldkjISmzF7whmh6RIkLXZocw/5rLVG5wFZev8LuppmYvRxENueZk0hRNi/JUxR
gj1YiDfm3VPKmW2zQDHC4rDIceccAozWhryN1iZktm4oY7WH8AuuKSfFRpPPReS1FsTiPsghw80N
q2PGL23Aa56yu4LTZRhYmS+5XdhxU6RDjc6B1c+jt+8ALTlRJ8jmz81sdiAckrUIxbYxXp0wIRdN
Vhx6GzvfMomirach9snC9b3jLlITRQcs6Uzh31Z/mTjKZUockAqSEVY9vrPlAvP79XkAoqKGbOQe
gVtfar287LFtKSj0VkPfbJ3SEFw4lQl8ZeuBxmcqEjXXH18pLrMdY3X+Uw9Xnnj9WUP1qnoxDhGb
LOBUk9DI7WBYxGpggalVfZ0I6vtl0AgigDvc3cDs4Fk7J/awCJNHLpDbNVYgbohHOk+A1ZXN2Ty8
msXld+i5KsT+R6URxYbpEml0/VeIjwANuFINagQ95ra9HTmKwthJwr0/7xXLUwdBq4bcHlh7zCHn
pQnLoQcl9rOB/VApz6ef2P5hLlRKGVTu7z2DOnCwVPrx5HkiCB5Ojt8FJ08f35ONu5lQ+BFSwNdd
9Ys6zvpuVZ58/hJn7d2jjkVfX9OvJtt4k2tp7YPAlc1ib3pDdyRQJ/WpX0cbMKIv2j/ChXMNwWA6
PXK6RCiWwjsfUZHkzj3XqakSEfFb3CHvR+jlNwc8YraqCeXbDGrgrwCd3vFnksh5BjmSASfbYo+P
ln4Jecb7xJOQsW9457cRWB5vBsKDGISg4D1tv8fMRQQaOv78VLIc6vzx2l6gzTUiDVvmDYjuYqgw
FFrwBdAhr4L/BczZL8rPrnP9VH3sUIwLxsLxKaOd75Jtmpp5dZN9wjnq7l5tUPXg2ssoRgYWFJiL
t7+u6DQTH8utkIrRcwNb9J1tRPkS53XtsGISfYXkHCdM1TFb91hlOE7Sim+yrMZizcXEZ8D68gkY
Esu1H/mMNTbzOiNmUwKU5SEtWkMrwtb7b1B8l0GHFMZFokn2GZY0sPmq8AtDKTKkmX5k4btTaHen
rSSqcONYl2zaKyksHlV4Mi/XqbuhfVS3CCsW7a8YdHOdud0rTZS4P3Mo6+hxvQOr9obaU+aRdpfZ
vNf/ulHG8ss9f8sPJ9sCDcJDXvLJOfpPgK2EkmDR3tegzhuoXwR3CWitgxO/tqGC+AeBjwLlD9IF
bXvS7DqmthouzQF4hWNg4xQfnwmrTu5QqqhS8ThOgNYwk4wUjS35ZLkKyvrCMNAyd5uMM9oIoqKB
Qdl1XFyIG38Dg0bTExk8O4+ZgIwPlz6DTtCqG7V0y0vRA+ia6n+v3GmDIg2fZjCY9Nl+3Am0Qxlw
0FlEMTuutOKnqMsOC3SGiHZsflYvjQtIB9b+0+P2kCzjC2ZAthRmWu9Blfsqek1y7wohMBduYqjp
4cNrgWiOQAYpM/LIgZcEgCqvrvkZ5k6H/2dGhH2XmrpBTrRCFa0n0Xee+jUO7PJtNriDwWmOHoHy
OsDSd4fV3lVfRtJ8tRCQKd0KR2K0YV+pdzv4/aj/DEV0aJJI+QpII6J3++89iKKAAf1N+iacmLqD
Pp2m8643s1sgPhf/uSQK78nfwAI+BRCC5u/rPM4coakmo+RbB7kAlenJYFsF0D76rso6ZWa5ngSP
Ctq1yVm02pmrSLdm1MN3AszLkiY9bOxy8oigNwKqmU1fpdOdRPdl7mKgZMa5vLvZ2ltZBG9nbH1a
2t25gJgPWWV5jG2l1brnf6JSnu8UIC/RNNl8CwL99ng0cIrtAaI9bNFx1rem/84IHFDNtz08Hu/c
uAAlaEFm0/16N4hi0+OFi2899EQr+bEcRc9si6cSJf49Fgic+bWS9u5VsNbxgVHFnMqNIvkZXnJh
0f9Viz7Qpuld965CQAsO8PQjo7c0BZSLtsxmrxe/jqMA28QqsFOwHKKLAPg6xk9U05EJsnG8s2Mk
b1B5ejv0bPOTIEWvawAOacfM4mklnmrdi8WRRutUdmluXgsEtGSPHQAlOWskhSCzU5MejYm/NrRt
3qRO5hny+XK+p8JVNAHe7ZZwe01ktCVnTIZgK5JTNqDWYa5OFQxMirCe5rs/EmSRlQVGyrKiYtqb
ODqqFlvjmU6JCBq1eH+qXzqqIkZ/HwZH9DYHK7PZp9Ui/lbrlfy104xqSPZ8oc2m1+Jfb/wjgXPi
co4JDSC9ZMwwHGGUWY8p29EHSQ9rDWOD3Zgojh4jJLXOgbUokLlv4FWK9PxJV11yqhQ/fIxTLb00
l+x/0K4jkOOeJVj3IG2U8PzrbxhMrh6m8rWCTdGSy1dfWBmPcSO81C7XWpGKVvgJlny8CYwOC1E4
CNmGq5ZvwOHrZvU3Np8G0IC1axF9EcHjD9anvykXynCRHOPfivF1NEmoa0hZHJFE2zWvooqVpOlD
byLmypRCo5KgWdxcighdPYlSjATzF/BSiI16PFySX6fovsryY+Gl0nhQfPd9SZfzrYBw8GykJ3r3
hBkMCmolQN3Z8xZOSx2tTEc7dYnNASWFUWrjYLt2WxTtkdODiKlsYVurkwIVJjn4RyoHs0Jemiwv
Xz6+439x6GKMnQr6J3g78JpLaHZL4FqkkFZsU+ydb2G9fVpFhXxf+yR22QoAXcJBhlEVa+cEwrYD
sJ918bH1g8XK4WZH4LQ6IgQcgcFYu6D8rj8Yi2Pfiq/9yxgL7m3zTsjp6zWmNfZR9aHS25ewO+2c
gf5pJe9jciNbJPm4eORMzBDGw4T+1DKOiiyNHF7web3uZL0n6HwJMu57VC8OD/Wf9c1AscEK3U63
cD3iOC6FysQjjCl3u4PwA7/1Em5t37ruTFzFvWaet02g92fp3r6l5/2g63NkFuvAou/aLHXKF+xe
ujam1bK1rdVGq+1Iy4FFsS8fMemFuLBSnj0FbbH0rn0CSb8wB3fNi9RCcyqYos0xEjtdu2Xu19Pc
3ELQipNo5b97hRmtiTP8tnDV8k9dhNNq0a6ujwdZBQmV/iZmhPUmnMb5wYcsSqVKRLuKpZuhkGxs
e+kr6l9n98oywLpGq4R27jaNBfS8Exj3/leQ9Jj+wJ3ciUc0SfP44EWPkIr+QgRArPqusgQk3jCu
QgsjPEtkXJbl2hB7rWZStr1tpqtFsbVYTj3wKlHc3CsAu2DeXB8AU9qd/GV5b3HsDaoCzwuOO8ZF
C7Jx9JWUor43RTHQM9HhDndTXDnbewrXrJMLfZQPJIR+O47SO/AzJn1TWUtG86SDsywi2gSE4OoN
QLbKnsD1LjYpnBCwZIdRI0n0BTIQ1qvY6QOxtM15pElY/LaVd8/k/dEi2Q2zzrUWMiROGq2LMe0p
PvYgrrcIMW4W1lzktGTnP+cLDdhvWP1LYABwPIiBigb/Vpg2yxY44SWQ//3s249PQt2Pfb8ReHnH
/NDgcShewXU1KC/UHd/NvE2x7cnAqW6ebRqbSzDei0tlGQqihs2EspthUUHOZmBvH1vBVtEnOal9
g5CuVrD2Bt1nsWIIQVKloCry98GGtIDQo+U1Er6xSZod5rsqh92mtK2u4gwVerWpEPyNtLzV0/1+
zNpwSwgi5Jqgm8SfK6sMW0y5uSQ0J91WJdFs6P5tbUy9blmIrjlFeSnSY0tJwkxeOo75a+9kHbKb
H6NJzYW3Pr4X+Vq5GjlwcVPSmyL1kiAxYHkwUwuaHNe/PwmEvXYHxbzblRzuWZU3ZjIiqzeSCYu8
zZFh7CAFUDt8b3omvEDh1/aZvsLyklbM/4nyK64UyU/AgYGNRVluq/9FBUTPgWHninI3unvHDgq5
FslGAnglOHa83TnQ5XnMZuseG2PpMjxoQT5+hOLFeBSBTz4bg+wNsV7fy1Gj3+ozKMnzqGhTcceX
nKgHyPpHRzo8+SnRuYWUb0JjnYOnRtRDUeHOUG5LcFMxLSAJ72rJE6+OQMb2RzNNFECNB0Y7+z2v
HpNVOe+P62BXKN49NZTHcgbJycfyX03HsHK4SKsu4Mj17Jl6GRKSuGyDXCjU8FvPEU5sQAKUfSke
eT0FQTEskd4cmq1XD4uDDGe54uRprgslcXtFxcrmuFw0sJqojsq0fM01IW+mhpKiZEcnIPpo4i00
6jNsp+umvgv3UzuUVSzzfSBki4i7cDQ0cBa5IbeWgk+CWOpf6cjsm3Ij2/pVmeCWzWV0Lb5U1Koa
FOflhQNm7Xfb8AjzzU6NE11GvoWkcyhGKr7h9aw0xx5oqQHsHmFgt+MMdGZLGqHsgaRHQ9gebaaB
ffrtFV/284JCochc0iUPARfJhDK1994nNTLpYaOBcKLazeyuIsu1zyVOj3lmXhewrvqmrYfgkzgZ
70J+LpIf2l6z1F3iQ6rrihp4XJTlf66qdnXejP72+Zq97N1xdch1BjTaozpgA/ZDJ/S+PTei4/MT
CxGrZuUsLWh1pae6zFTf4X80dpyj/dvONB9nnQlnm5XoHa00AGtp9qwfFEbwfeuLtb/eCRAujvuP
wybjvC7NHJ/AFOaeJRLHV+4r8lWF90ZWjS3nYx3+x3O9GQpZK3+ZD3st4cxIjnOyfB0tS+ljaD6q
4GRFFF1/yvQ1ucyIY08l6S7W45M5wffNng5EqmF716Zpk44VBxbl22fiULHYz8KTE+I+yKzMEMta
igigwzs/UvT6JWanWiYvT1OWi71GJzKxsNukX7PEoOXcsZ2WHw0EPd9p/Z/Qd9bn2mkjUIPOnmdO
Zshv4U7yaC7N0Y+8XATg1O2n3/6aT16+C/VSkCIwXUowHJ3cc/N3s4dcthhrfgUZQRLrcLJ6Hi+O
fzyIYguEPzXBzFAGTUI4zT+MvGts9lH/wJ7ELioZENr7upbxpN4pjS0//MG2+T0NkIPyLyHgwj5O
4EDzBnKL6ulZh67swKdrKURx4wnEhg2TqZnFf8HQT9pLsWbHCqZMfkEKibgLdjnknj9HNnrrhjtx
4EsTT2rFIfg4V2My3FU7dRhZ+USB8zvr5fDAcyEupdLPRq7IYSiJ1VMbHdt/H3YlNqnSW7PqMTgZ
0QouyB9pCtngIVwdBCgHszxa4yCDDOq0DXKB6dLTmFR6BKDnsJnGFZ1TPhNjyFG0XIjdenH4kvr+
i0RfCa0tBie/+o0sT6GX9E61WhaLcKtB1QIxQV2LxQDIARNQooNTmNiLvGUHMCnD5SwxFmgOMdKN
QHFcnbnKVP/TUDBddwkX+mvFnRSCUHbdPW+w/idtufuplnYa9aXBnhWcu3zPPy+yiV75PnuvPc33
qM/5NYFdvVvKoUXDcXo3s1VHusjwWzqZlbNglbjQGmGIOrYBXh8pvUF8NwH18bdR0AitT6P9ccuF
SUEqtCT4xoAoaPfDurWYN6r/XaBHdWOXCBJkW3kShKUvkk9vr+r+Zp2Fx/v+gKJEkGAqyO3P0lpY
AheCAJ5yJjtpDuDRhLsyERXUbpUBBB2q71BtptHhSj01DNetnL6poR59axArueaA8w0oPFlYjiqB
nteh1fTJCoigW9o/1MSplzGY+Iqthc4npFagyP7Kj/hGHFJC7XV8fwOBp8eqMfGs79aGx9Ztzcy+
4UggLnUyqruENFTEr4EIVoeXL5t6RB7Z/1Eu+8UzURksuPANRFf21o6ZjUnRw1en8yQ5NW82A5FT
axDEAeMfCjbmdGV6eWdbU5VWJuqg3n+xnmBIB0f84Z+JcruseMoIjmB53E/9JW9aiiAabmh/sZ+8
OVO6GROIWXnFixvaGom4u/0ldlUg2Id3DsJRf9ZJTOXoFFXeEwbEZrX34t82FPdbjQ9EbDfGeSLm
l/IR2aabeFsSeyXgY5KaRJsArbZOxd0kZrSKEUdD7xCIglNgp8CMDuuj3kmzJHCjfTor1ng69+NT
KAaBu3PKV+gu4hqlmzYLZch1BTZP5SjN1iQ8/tgnNrHsVlcvnhaw7RbnCxeubCeTv83CO5y4zRfI
8Ui80fiH9aRg1nbqqRoGQt7iK29QXux+oGPLfAzk1TpVW+IOYtCHi5EQb+ZdPqQF0TWsq3ruahEN
cjh8JXpq+489x940dYzrGVr2FwpYliufBWfFc1vyfp9KPfeyO2eVWsJSGiPiDS4ci4pOhR5zQTGo
3Id9A+9u2N6NXRYiWNcLEigufisk0L6NqvHcFcOu0IVJV6yRw/WzX24Wz+BaCBDTo5BpkTB7SvmL
jC2kzKj7+fpdWi1VC7Olw/ssExbo9gFKLb72pX7NUAa/Bac5N4S4PZP4C4y7JjME5Og1nThzh/6Q
ttzWwaCzdmllOp6HRBWxz1++gXK7SWL7GsiyYbouUTO2sD7feRrUYwYC7LrOWpnYhVva+QQyqDkX
q6GIRH73T39p5zRXjKScMKHwJglvaxn5CYZOEYbqGp1NLRp6WEu+75O9M+KHUCfCreZ4UDhsTR/j
/k5F1yeIASGYC2bzvFajkXQ0wfatdyJyQy8vz3K1wz4oKuaGViQaMbYjH7KxasKzjHi7RgJ30dCX
8w/s4NGZzAIjyEmXNxTRmkHBbHdlbn0/JBmxMdQXwztFAPlTQtxlAqsJSMU2ZC3dUlRmffMK6IkJ
rf+xeOjBAloDbxkGTlnfLEE0+LP2nEySKSnz72wqDYfwmDobHg+4V1Am5AtLWz0eK+HENz1f4orl
FWfD6wLe5TY13XVd8W7Y7cPlqnh89UgYyA63mSWIdhDScmGtWbFT070yM1fp1aQZ0fppVgzuKZrj
N2IPUGq199YE9I8TvrUBTyTHClmyzzdciqnHIUTfI9do55wyogTfO0tYWkv09//rdkLGBFOSSYEr
5KqEsWBulCRosYU2DBKsaxtH2gpeyE8PTIdLP0KYcJkLym0pjTdCHyyFMrxcX9sAwGQEXqWcmf1C
N5AxlR4gTBe26Xz2S3Qem3KB6Zl6Jwg2wr40neau9VBvx3G/URSiAhRSbDMint2uOw5ECwn4DidY
wcYgCyDkiN0jf24p/Efrmiv+0chKG61PzgNfCMNQAUSDlKtnegYrJF2ENRZ2I6CbB6PTMTKJbONv
muZZsVmZ6pZ6MV+EbMBwjcF1/l+LFhtAz5D0x/D1yisFuPy6FyDTNwvYrOWDjEFiLtrFKj+M+erx
sl+a4fi3aLzbzjE11El2dMr3muy/wZ69uZcfo5vrwddN2b2gvCFWyZ9VLqtROP135jsMMIbWMuBp
PqR4p9CS/1I6OgtGaRcHzXi9ttVS+QYjRAzQsS/BTjP6BTb8fPo9wLDn3L4vZiQd+tUZqjVoqtiR
k4kiDPai/b/xhGBR6p0Dq3DJBbkmohwEfgAJPpd7g6X/LW699l0GbjDvKlJU40QC76fQ/XgYv4cg
gxdKDNazt3CL6+57PLdGlcJMMAY4quGPbmNbWJ4uPEUSTMu+keS2YurgdhC/PMqxX9a+++ZXIECZ
EqisorHyh5+qhep/MOA7XJBpNm6ljTMAufJ6ZNksWGhwGCJcTJGA7Sb5CRC2SUcFxvhpqI01AKSD
zfDAjDX6gmt76WHf0+9iJqEabxYA1/fTPmcNesYiH1MdAaLkM8qIh6lh3Ukt9UJ3pPGl2iWlOTx2
VnZxZQQpR6EyHOIDaCWwoLhM1BSu8zoSXU9NY03b7yxdpKjAA/fyOoCfWhc6GUXo0527c2K0yeLj
3BZv/lOjG/qdnUAnkSaq8vIfvecjInz75qsNRReRzMkjir3o13+8N4bmXUImJBwWoD7m+svw8wnH
1ocT1F0Aj1nBVV/V9JZ3VwcmbzN4uQTYn5LogSCWKyLqjnstPLw9d6vizvQNgPuN1xNjnoC7vUPp
41RYnBGmsfbNNe/K5/j4DdCeKofsuROretPbjJSswwv3YkVxYssed4soiLvwAfFc+6xYtzg/jKdF
R64rSwymwj2A4Amq4k4F/Gvn3AwML7AODUslGVje7GW9iXVTjxSxutFybeK0t8VJPChRIbLtNIDs
SowAvoYyXNbGZlxbS4pUhJN1hMnhEBDTN435nkAG/tPdzJtjeAv7rTX+ifrIMydMBmf49grnkFvd
RGLLXNP3ZmsAwPGlKDFeqvF1tdN3M9fldT1M7c+7VXUg2wFwm6D+ERbJTwNJRy4/91Ag2I5xGbVT
rkK3NFnvHJzFy1Amd8ln9erTqvw387gzR/XzMqZ+b9JMbCbFvo5mpMh59hSoaPoJcMJzCv/kQMJi
404A9+Y17MoSMdw/UvYoHYftH84cv+sK6MJ6yYO+VVBoa2Z7uzmTC6r9kdATmA8EazZbSMgUjiZ2
tmgVvztcOrBv4AfORklPP28edSn1ktAoDv4BUlq7t2SLTI0Fh30iVUDhgeN0s66lTwqJ1iB95wog
9/G/BTxYaH6Q2ilsaFwrqQJ7ig6gc1irstr9WiV3aE2S4b/jjuPJ7NMfdkHocZGQ3F98aJTcSm3q
MBjEBeFZzVVEuyU5BkqDGY4dNjUjBVgOY7pPE06hctO57/Q+h2hp4GYGnuLjWep2Ey3DfHucJyr4
pqFfY0CEEFLWxaDGrJgA6ULen3lMH56c9bsAWgJ3i2MqBwnNOYpVd1P94zAu0WeWl9p+9+1rLkP7
Otmr5BaoNspmnBMVPOwXJG9nAFZxE48/04BzXpLRm2z65FFYtUCOz8SN2XxiSQ7qQdWbcymUIXUU
5niu4ku+0epfEQ/GsZt8TpyQmHBtnJChETSotYhvwpuX1zalguVqmr0TzCT1kyX/iIuebf48DBH4
HkHjwll9gLB6x9YoKarSFxbbPYo0GxMYTyvCpJs/2mU6aeXL8fL1dc8CjlBmfoq98ti9xjuKXzzs
dkJo6lbLvXl0NNehxkIR5QXCNSvv91COKffOfP7UbmbWgA3CaskhHwWQPMkdpu4myHghP9ltlxZy
nbHV6nU5XQhQF+hRzEas89PLHiups2bnQIA4mBYCkQBAfLOqG159kykWBlC8UW5QeKPtfdogITs3
eAIoQxBwCXr/lzNS2w1d3r6VJ19WyP2Wq73CND+H9vPYsU+La9bA3wz2YvRwnDfxisidtNiJ7dar
6CLL56duNfupe4iJ9l/Vhp2O/IRpg7ErysicSxZ9nphXNJIB9AVU+ffy8amhPMuPTBtVnyiUGVJP
1vX3VMqZq0bumHE6/WSGVDWjxNSEnqxhmu0QWFpBQTsehmh9uuZmTr2ktANEM+RBqxBNwrBlzn1e
2z7Tt2JW6pfzahz3iBeK7JcRc/XamFaBNmP5P4gOCgHlxvYjcxgNqmpxN1vygLC5zojPQFi/zn/+
j2uACbFimzbrScrcIHDCvCW3kTpJuh/30mCr0adoHL7rtQ76JSDr0AvO4cxlkGSXftdm1NUHZ/FM
2Lt0mg5HRrTUD8zqpbYvDME0MyBi9SIaq3TM24wbYCC9hu5zmxx8+jDXyOGTHgXMrOOWTsPwD+52
FhFSCwLjyVh4PJqMl6oa9xZdZFvrDClEO1DGe5HNvI/niaUixZFbaY1JxYRidx0M/YDadj1xXskP
S+4tyyNwGmQzRmLEVTQ49rs4ecfBheLKuwwbhEWawaUfiqNQS+SQ3EwAySd1xAphccEPUI+NFNyQ
9eQLzmloXmfXFC1rlDJtxYX1hH+ScCA3nPikFA7RruJQSpB+/Vz7apm9354h/7yExPc3GmwEhScr
Ptn3lb6DGnQXo5WjGfBW16c6D5uuLRyDrAyYNfdFzmu5uFKZFKtlHSnPd9L0sr8xg3MJI00/U4eM
UbHUxFXShZeN7wlqwHD95F9o7QwwgTstmHgnscQE9twNUKLyIjPdVjQqotYBFsLJlu2ppD3aF6mH
9aGJ1zTkci4wS64qfDA3Yo0IlbnFn4GtOYZPpOebrPjINJ/LJsCRGs1e2+FtAZPhwCpCaMJD+3K7
KtsKR2WR2JuuMTeqY6tCpDYRaQvesDRZgnv7mrOMzpH3iPVvcqpOrSWVYMWRSflbimmyFxDcmmBi
EGer2S81OhX6qSfLIhbt86nNEbbMIoUuqQ9gfcEuoeA/sQXFYi5ApzmFvfflglwOpZ1N9kozYOMg
1uQBFV1ceUYpU8i69bd6jABit4AVgx5VKbSJp1zMYw/CKKgrD5fvyN7omtPEiUm+IZJ/9BwSsQuD
yC7VTc6m0vjx3gWBmqOhapzBsJO6Q82UtdhKDfH+ttPU6thXkkZWBZbXJk9fcBE3k2iJmYONr52G
PST3X2Nnpu07FL1IUhkXjxHrs0thIA7UwnBcRcY18k/w+NWLdazt2OobkSSOHv1vsIvrK9fNKbNM
BlWEAGymwIyJqL7p/zm+tkWa6KA7ycRD/7V7QFMZoikxyFySri9rd5A4ClRT6fsXIh8JluTJu3uX
Y8zaXabhx2hN0lN2iS3zYo+zV2ZCZTQx7SydorbK3e0N0jgCdRDlW/br/eAwA14O2IlLKA13R+5D
h8gpKxRTs7RVQdEmEsVtuaEwdh+/tYDxNasTWjx2fHnFB0uFGpoYZyotnaSfDz0MNOzfnJe0+IKg
uPqKXc9yuc4gv7BzTCm59fWKazbyU7WuZEwYywL6CAFIzl3GvNVOisDtdriBzapsIEFJFWXXdsgF
j0ZUdFCYgnq1TkMZ4Te/zVs61cq+XuWJnuy/LTo5H+WROR5dWXgCt4EXB73/fcNlbiKiAhdKnFTJ
QnjBvyH98dwFbrvQXtGewHTy6dDVnTIBtdmW9HzgC8vAPYWcgOVj6k4yj87NrFJ7B2z581g27YgX
toJa32e+0VK9J9w/fafpr6OD5GQEASwi91TFGHGbgI0Vs/CoDE6pGvh70Z4ar5bffACkVYiCoAoa
WBa2NYbIYe4FXA+bdumJ291YBsE9KDZQiQGKRXTunXDO/bHYwrnDftY/ZVp+sWwxKE6ncqj6vEV1
VNpAJl0JtVlJsmCI9oTN+pmtDTlnV29UTzuRxIeaFyejBIuQdDjlRNU72UdAnpc99vTWiDjUJ5Ir
JN9MEdHLrhdKyvpmzVRHV8n7o/Mhgql1pqzNf86cyNnJviVZ7JOqEKh6OhsvjWToEhWUplGIbsx1
WbOaNUIIz2iUXM1t/YNwDEGT2yRatLa5c1bQnRrDzL9ryGdnLIT++EpPckd3WSDPTS2xNSDiI6Wm
Kjd899t2d4DnzgTdBv7K7ubTI4+4PTo0vaetqYHTJ+cYkUgjSx8ZspaoEB6+HqvM16rnD5MNGh0F
AQHbiu+s4T4kxqw/7PGMKK3Ag2xoJLuRpCV4Ji8qFTu00PxPh9rBx0xMw7+Ekg2ey9f+SVeP67c8
I+H6THvdxECr0hw5O6md+OSWvj9QOCL44iVQwgYVXLS3QKK3L6Ng8wkt/iJj5Nr3eJW5iP3PBx+J
LO9mUvT9WWTA9gJYA8gZcJmB8QOwOMp+0xYT+f6Uh4sh0C2OOGQBmLtwRlsLyT5oEcmWhGsff9J8
1CqdUtJWd5cDeFPXzWrDdcqGTlaytxXg4YId/PPLJG7wX4HgENPxgkFlo51EO4jPeCdzksTS8aTh
dzr3cLztBQVzkHGuBtaAdo3IvX/xxj5UhN/shy+LGAxTvigdWsY83S+PUM24wds59rwTmXc4Qi9M
UrHtbujI/l5azyy0v/+LwdIEOyIid4rJPMCyfdaCPrMzztobZ2OAyo40c+/I1JtRluXkyeUDnPKp
EWPrT47VqUQCpPJwRnvOdjBiNLcpWjaNb+xOIOTaqaJF9fd6ieRd0DRdfhsmfOrNhf3qPe5Sbe76
BJJlG9yBH4lzcDaSyMozoFIlfvVJNIKpE2HoqVCWAO211pxgUJWiJxe8xjtPPaF81N5wf4uKozHy
xwG6Q/v2UTN1Ic7Es6JMHkl/f+G/dwdXHTkeZCJzeYXlKqz6/C2HWWmfv90Akqam3NbOL/wI93qX
4a1kiWfbX+UPeR+KTtPFpxKAi9fi9OjKMKm9caC3Xr/tFtXD14cDFJB60CZKxo3QGCk631sbz+GS
QXlHso0vkpUsMGiMKiz5PNlSa1PJDkstSPaq9F34I8UDx0JMyK93Ait2kiPTfR7Ihwiz0gekeLdL
7Zsj9SlrsqezkCvb6YMuxdVdYsOpZt8hlLVfrOxy78jpHU3u2yTNboS7LaEAUT4bQ2wvx1tp19z+
eweDNY0IGL/emFIkjQH+MrtkjHQ8hl/ctbLgsV7sJN0wlyADgnp/spoqDpHmnLSbbc9WDLJuAdKB
f8FPvYNk0eoZr4PAfcVNLtqXDo5Stdi11xOhvcarw+jTLjGrUXcEKQmXqsphp/04iDEKyIERPev5
KBpsmYbzRNbv/i6zvB+0wHTxF8dzpeYEHoYouTUw4TWXyIy5Xx09t159E46MwymdY7oAC6KoVl0M
sTn65To8BxBovcAFRdVBn5ListBNNXPERmgIewPbfrzvULa3qM6PVOiKPKvQ4YQDYYSePQTC2JsP
9uEazT8k+C0COHvClGKyVaxlmGmnM3mLsW8cnsd22KO62dNi84yFvnO43qPMiT5r2QhdY53HWcKF
sQX2Y8fzZ+6JFvconN1mty7yk5MDCQRxPf1c7m+9JqCDAndDY5MTd2Y3oeCy+NC/WHOSd5408OwD
Eh1qi8uli2NCUo4HTSIRvBTTHygIC/voLJaxk2SOUwaYgTr6CYyTX0hld1KC9yQrrLt9a5VPqJZA
XP3OsTWdxiw3qY6kr8zmPcivLBuoONoATN3tyNKHNBdGFFWOmzZdg1RdWpBeb9os8xmAzZO7p5VD
ZnOW9wKGNjlH5V2CJgo02qZl03Uh1aNXsVy+Yh3yTC1YX2MF0E26zx/S2xsUnh1NPgyIgPdZ2x/v
cpoB95CrGzGEWjOSkgWTu1M8rMKz/fa5anbUgFtzlhCNcL6G77qYTd6zZJyk7gHHgrRv8+hYmtAq
8zN+bS64j4fYpqs/yE2Nx2LhJQZeVA6rjE94UmXqKNSVgvt3s4TB47zm3ekHCwMFDjskONwjWGTE
Oyov1Ru4qnbKdOqQs/Ivl76dCYeXPyRztNrC8Yd0eo/gHbQpwyswvD1088NQ1k3t0AQdVbsYTnTV
9xRqWldtxxsGBMV1t0XzdvkWfeV4/NdzMULdw5weqFO9ZeW0ZFoWKYfEyHQ7pbFBXiyGLMn70OEF
jWm0bKjnR5iznqd1+PIWbNJLAwAE5OKIdlA0877ujkPjT8uxLlBzIrE9sKsHBQamCiRG2zO1jsha
iUFt5UjC5vpWS2QbjI4tBjoObwE34MmvTGYTcnPkGPGmfLzA3CdQ8qv9OLhG+SPPQQzIHLDO+tYB
nTH1GqAXdPY7wFtpELLWo4N8tCCJOoJL8mikDYLjE+VpSsfZXZO8l9nTVuB5XrZWgJbb/hMusk+c
21i94gNn5gVZQheDtR+9o28dh6gs6hAmTGczdn22xTXT0Ep/K1lYJlNpyX7myZuCCZUVtbWhPTMJ
0MVByoHeK2Hyu23nFRhIeX2kLT9k2bCMM5SiAY8L3Se6iFuYtr9mLDGnFHOl9LfCo1FXTWS50cEM
XN35KHHCLnF7E+miRXstj+3lzA9AYay8YMMNoOD7RDvpEe0L34c1VDNBOHF9mtgOJ1t6D2+bVkta
1S13XsvO9RuQ4be0ZTr/mRVgwJzTafbi9H1LWGPPUShg5wIE6LFhOKcjUjA925aHWKJSOngzPHNw
KxynW2EWLIm4vEqOxNTJXApqNQz/ydObnGtgufUZ1+DT5oInNJjchrvZxsnUptf+1/EEJuF80mCh
KZ/9mhdtBynVKvN6m67f5ssdK4qy/7ICPAIr6QjLlKS8QjJoNw35lgSno7nqXNFoYhrm6U4L//Ah
ZpzwDKTEEc88pTlDN0QOnPF7H4FZ48nUpSWiJm7pAXinreuB47mWtSJPowzR2D8t3CzA0ZiZ7Jrz
UdNRY9UL6kDPUbxjEG9Y7/1835Eh7UsydFyZtWJIEc486RTMowhXHlT7AGw56IRkYkPDSX3Vvy2b
XCWRImLVgVfQP56GWWKahK4HrMCUrQrv4UHVeas8uNbLbm9NAS4/EHpIOB4QHqXI+dSEzqpJW4lh
oJWTpHmL0L6pUt6P+VPMqNpurpya7aWvt8EO6MJ+mLw90WnPZaxf2duENO9b/pIBnKO1nWquoaKz
HqNya18SFf6bIwEcwOjTRrv9ZNYfIM6ufNOOrgXjZaJo2Q3NTJFnZAqGfWifyE6v/VpR1YMS8XTE
i/vmJ/uhaqLFyhJgYpyXk+Jpa+bgqx4nSj5pY2x70CWXEKop0J4n6x66vL5L4VAXf4/We7MMjZab
wZM7/zTSwdjn61w9sc5r2bsOIYfQVihyzYIuwLJDF7btVDLf663iS+STMpeabVzcv3QYFDLHwjpQ
6l6oh11Dd/YCRI5kKK/ug6u3HXC99rjqCRZOI2XLkTebbYgid8SskFjtvrcUZEb+NJL3H4xzCciP
VSwCctfFWUSwMxNzSeUVjNHPXnFoZDonquOi7TKG++4Vi8tPBzTr5w2RbOYf70C/5zYZddGbzDV9
+0ecCrVbdJuFNEEPGBq2kpeBQFoMnT+lHh2LNQTuuke2EcEHG2WQ6hRe2K55Msc+I934uv9w01Kg
fF0M5SG+KMFJfZBuqTaUJmUGgsgkHeLGsLiOokYyUsZ8QK8TjWieftUmCLmeUCckd3v8ST1m3O76
hFO6yP5SGTp/XpAZbbRlSzfoaOn8xG34q6EyFOdPBsGaTfgMgBkaaYWYozWDo12L3JKI1+6SgPoW
YW1UP4rkcQosYUNjTVBAka5tq58qX0ivEJ8Xugm8j2TtSLPOtlADdVPHx9xXzeKVlpe4Jxy9zeDy
2md9qQkmdLjfBiunASpb3BHgsKtFkafcUVWsr9JCxHIamrpHdH3KxHOAEce4rGOjhdTbHb02s8l2
7TZlAhyjbXwc8I14n9Hm+/WRwiF3SB2+Hh+limJ5i4Cd5FfM+qF4k9VK/knxAaThY2dULYdNc1Qb
SXjM0Ok3KRlEx1b3UETFI/TsRlHej4zypPD0jvL6zDCXAlgm9vE04plZLFgrhGNHDgbGHMk4fGjM
MkmtWx20jwN2VrOWLvIPuLSr8vxDhkzkVuptoVFXCNpaelq7WnA/phqcadLX73wY3BP4kcld+MRt
MUKQJXF3JhvN1kRHX27/S/Vlwz113/22E/Ts8yFqiXx9q4BW1PAGw8Nuqix+ETAaVrl1SXVvqSoi
NamOUCreJucN4kZPnBQrNQUM9FoftXicvLziIWHv3oRg2NoopV6lKAbMLArWMlxpQT0GptAee/re
wYvDw4IoOWr0e98vRVHPt77zSom5IwAXxEAyz3nQ+JZVkDRtcrBpu4LKdtY0N+dQGDMWq2yS/PwB
8CBOkCvPP2e/vPmY5gBOZRHbdYSqKXKOw0PsChNkjt7dfkExRjCqU85pLlNbCMqU6I7FpEH8H7zV
h6hTRpjqTPxlUliDDvoDx0uFzfDagpYgJKklBxQgdGowyToXqviGohrPgofRkm1EYYJu2wEX5LzM
bmxHiqXuAVWv/uzQHCw1hwTJeJ1Zo2w1hsHPd44Ms/U/Z4pvTGf7J8ObNH5gewJY6qytUzaWfiyq
ctNSDOqQDwn8/QCWb/tNTyMtfa6OMd2OFaoiLAdRqKZiIkEgMsqz2GqQMuZG5cC8TxfSU1GiJ57T
1yGX2QhIxyaHVGTn9VfLQH2x7UzFjj9XpahlvUiVe/qlULZVB/MIGdrQSCrwWy1hnkOxhD68e12g
Mehdpn6reabSkCaOJUHfYzPhfLumQqnk7AZ6SXJ/95V1/CKsCX/QB6Zzi3usucoXkylO8HEVbSs0
v6RwbML3aKk8gYgAdglcI08uU33r5cSfxXFqokQw7QNWlM0rTNuhj8C7AoJzis79u3HttraxFSwm
VoO5Son+uDKIBk1lGkO8xQC4PcSGKk0+24Mc9Aqb7eOpz74a2kWQPvG6I2TL6xwOPW/+qnhppiel
Z3BsvvrfZhxj1V8UQJeZR3OhOusPKGw3MJCO2GAhWhMHS+2+hpNOWBaIPFjMxBlTixx9+ps8CjOj
lzv2GSxP8HF5sDsCX6AkTXxHhiwJQfrQaVrj0rlwZFcx0cgv+sFFgJV2rydv9aoVGfpWfZwKxIK4
tQtLhaJTIoArmBl498aTxojJfVDEPD/EyC8NYwv8Rd3BNq63qf64/c/qr4j6Ok81gf8gPFYslMAy
uv90qsXGqYeMt3JkTqJ9WMdl3OmJURr0OsJdGyRJy5HUjgPJ1m25T2Pz4OlZEVVHjdbYiLqLwcNf
DVb/IMjSE1KlL3o8PSEh0/6IFa6qCQAuedLBSTiqudsnorATAnWV8HSZwe3P8/1/e3dxJAufT6dk
smn/2ssN5+2A5v2ZVvRYQcfRwh9Sp9NPoYAPDzVyrV5rf/JtYDe0yQbSkvOn0kIS82BGfVg7ldq5
N4k6JVsyW9VRxdw99R5Zprnuxjl5SJ8Jd7s4iyrjW/hQAT1Pwht3krlEn1UOcHwSYXubYQ9CZwWD
Jqvauw9hymhklBfmLUZjpc/4oSNAAdNPXvIZgaykurCarjwqTpFzTdFahxiXCJjtmQmcT2R56ZQA
M9zEMjqTniY8CQigODxb0ySsvYSxbivtzVMnjha+AiXbO1kcfVXluYC6sciTXYgY6LVkhXEftW5P
SOoed/TZe7e1rDLZpu3h+svkkR4YKyCTcbWbHHse0MxP8zYV9SxK/wXDzuxYpOIkmG21YQieRgF0
5BXQHqVOlImT17Ck5li0jM587pL25xX2S47BUuG8vApna+hlMAd4dxQV6MoKRuG5bk/LVQ25+csW
9MMHcAIgKJd6rDCZa/ciz7mcfA3ZKwrqfZBVukyrspBGO4iIZBUac9o6naoVH8IDmeTKdS1ONRrk
wg3xd3EWzdjgWj4iB3/PHi8wVRa7ac+A49MhIjTrYpheXzkVUz/q+2n/mKpjPs56tH3z0o8Z7w3X
LvTKZMMzHRVtE6aYAst635JC3JpoAy+EIyZmW5znYg839IVn6RZK7JJe1oOqjd+Vqvn0+iIGopWM
gPtad5+4MOm5fDX0UnlOyBCWqQktggBGOidraCnLn1Q4KG9efEcPVbQ6dgmJJY5ixzns9RLoTZkG
ns9uj1BU0uXDP4vjiG1nVysXa9SAcU8KO8rHKoNbPZrXFLK1lhTovY9+BWnmyw/GeFcnxWDmD0QD
8cJuvpQqL3pcAKgxmJ00mom2ZY7mAf3Hva4NictbGS63U342kUANDsRozGeWyLc+wes/ewg4zk/k
A+Szd+ZDN9+1R3HySv8FjqT/VAVuablD/LhV3+k3mZvK5BpJt53tiY9fDlfSQy2YRaEnIgPiyY4Q
Apl5lNJBbSTtWdy97zxL+rg4tVD2J5tY7iNhrQAiX825S+OYW8i7I7nX7PLZ8XPdtZ08JgI+gYWH
0qnMb/6jhQQymwy3OPt46pikGUwi1urLYJQx6YLiIyaJNdwwNFT4LmFKG07PFJ+vr/zTnim+s+p7
OijX0DgdRW86S9sRPYF7G+LRbBDlYcK9WVnLKbk7/5ptp2umarDIP4CGa0wFoUVlt6qkQJwx5U1H
yPM7LAyXJIPfTELBnRdIfU85TnEffN7bl1jzobloqUWZCXXlNOlF4ssJoJLB7YZZBr0SUp4vxrZF
NTvHJabdFAyc/vmR8sdzEsHQFhVBxGlLra8vVxExN46/2q2g7x/5Z/cRQNNsBtdtVx2aPRkZ956V
O2u9qc2X6vtoLBlkDj9MwWENwgMlJPa+P5nTG0tC3gNFZSA3mQKmJnIQd3+H4vmuKTT6k+9Xb02Z
ItGuKFIuBKMh9SnWKWgBkU3BieTs5YHG3173Cn2SvAU6xBy+TYoS6tV9YvJniXvjjP42RndUjN8K
pQNtRdyUzoC08nfxlUr1Yi8qFNVxv4H22eNDBOdS9EXAa1fkIyKRGsU6C5nEW6HTeFA03bp3gDXn
8gCaCIYI5TTXpAImYOMsf+UaVn4exmmw8CyCk1Z6dXsqA7hjRmVdRrxZT4ZcCOkcKSxGRXE2nB9O
dms+Wos2gLeNEXeJ4bncVnOd9vTK/Ihr6cd0p3frfRdeaJ7i1kvoJaY3W+VJpoIVpHaVGdF1UGVv
cpEuDnaemdlpl9TqJMoGstkuiH0DXywNONwpZCQ8Vzwfc63dUwVLRvOYVx/IQ+HxuycSmfX/wK5/
nIsd7f8KyzP9QaOnXCHSOw6nPF0IhxKCcA2RONlGYafNcPZzGdDIv4k1bP2d9KeAajxokBOlMzDZ
kUMAaeaSJUuM1ilwWJDB7aqGdfcb3sHtPzOxncqH44irqeoDLRseHDJKA1rAKtHc8o0uLrdXyDLi
NyYd5gfAmFom/AdNiNPQO6KuX53jZwT85g+tTYJc7/62jfCOh0IT7N9Omzz3kJzAjFc+SrtJalGJ
pU/yVCmVn02I/HGt4eHQSgLiYwHhR0dFJaQje6SwQsc1EePUqx7jELVm8d5dE9cmCFPEahEu7F56
e+TXzzXdhSUe5JaG64toRytwT9oWQSsKssJrzpjqoKYz+ZX/abx351Zp+smS9o2IcKVY2TPCczIG
Tv7ZZ4fnytg1/JW33Rtk1Ub2aSK1aWBGjM61Gsed1jGFwCmPsPBlCcEwf2moYifFdwPZU3PHS1HM
zQF5txQSF88/Yyap+5dYOiw2dVN8SrjILylo4uguuMlu+Dx01bT8o+pgJS/jEx0AvixjUsD8wPBr
ASv09XAnnG99HwNwuazAcl4T0f8A3S/E269kE1Fl7/GPJQODp+j/b8128HNn9qwfLVECGqhpg24U
+mxrdtByA/VyQaaVH+8O/EuHKYQNjymaOJsvk5mQUBUQze+KKV8JB2k6tppD1ct984nxK4AeZ/0f
dprRHNLUJmfKxaB8I6W3vRdmxNJ7aB+aNwDTjFcUIz6YKyl+VWG67/CdOeYcRW/5N5sy0tgDj9Sw
+ONqZlt2VYPzVzPV+K0fKSJ9SPp7AD5VoRm09iLIO2/IvUgI1pXrzIXkivdB6eDnOJLbuCaJeKNR
DQj81Nn4zE47oEp3WYWtkmYUSsbF4xHgDdy+5QitkJHpHIOB3dMVzfv30dgW+Q3vTMmxD6/1fLKO
NKADN5Rm1ZG6/CDmMquxtjj6/dUmD0J2iIzuq9yhYNQ5gUNjJ9vZbqsGDiTdexOHp6gBuBpu4L1x
G5xW2HQeZrODxLiLnCAb2q1HNG+CLOB86xPif3bQSHc1ZuWYDPPgQvexYPP7IQqwsbc6iymnjl3P
spynNPWsIhujHgqjqj5hkFei5XgOHpswU6ioCxhQem24DsuNuDPCnE9dEKk4SZTThU+DfgzFsVN9
QzHJM4IYwDhIBUT+ic7Z2PVRfmGQ5m9iYDn51PSpyTuwWh+zrRoMQAXzwrT1Kq8lJ7NFNNpqXcMX
xysyfpyx1yB4peTumXc7a/dG58CXE1F0t0c29G2NrneWddH3ybRSm2LNqZXJ6iyeqyjUP/mNk92k
UUbhCENpSn+nIHbim+B5C5mId1QaVt8VRl7RIIz2sGcnEhGZ6MGuYe1ueDlwmWqLkFtc5vRulwrq
t4Rli+Er0XSv/oHZfY4b7p/w28x5h8VQs0v3VOqtphkM5YSB3Czl6ZKdPVUWx3TSvwDMfeeDWMjq
EXxtv8LAKKJQ7+SpcseboWu9DiyzKjlGHcdAEoHdW4ff7a9VOv8kQUaFGiMlgX+bexGvp6crLL/9
mY6A4ZlhAXqQCPaqcKmXnvrDGSEmocGzHQbS2KmZRTQLaCP8k/CnKuPQApjwTiiQuekLI/zuvZTi
5LAqQMCXn3oWVylCE1i7wVJcb/MVXNpKRZjCwW/tKaRUmTvB1lF5TOJhxIyos3da7ZR1nVaCZWWd
U8gKHxOq8KAZhhUyZoi5jdyAfpFWNewH9AU772aUt5IkUFTgjFPGkzWUgdDKugz/ov4vxSo8uez/
/l2L4BdeAz1rExKB2dqudfBioPpRtv9Fs1r+CxIS+KI4KPLSN71YtoCUaSmn12V+AX/SxtYDBcos
P0RSl+YhdUSq3xTHFAVg6v9crq6GJV/W9O2e0FhCrxSmzwU2lfCjXq3QcgoG+OJLWgsNlnGDYEH8
vPBfijhbc/ClQ//1URodamqY0ZsX4nsrzvUhcCKp4z2aLIhhdYpRUGIgOl3L2IhSU0+2B4oZOaP1
BzMvP+1DG/xctB13iEjgmV93S58TGo8Ig0e9TWISi3JfO1qlMTqi4t+GKkU+BKJfOWiP/QYs+axY
wTv2Hi2N/nJi63yOFXbxpkrnCzXrZeIOUmMUBsVL2DiwfETHOVKB8TNn76kma4H9+Hm7R2OhDQt7
VUSoTWESaZESIeeRdox8MWvNEMb0kswfYQfYIY3luQBkc0tGHyn6aeY8fzSGJaIOPE+H
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
