{
  "module_name": "microarch.json",
  "hash_id": "2170a7e38e55167c4272fcfe1f93ed5ec3fa6d2f6704a879948bf47549615a37",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/riscv/sifive/u74/microarch.json",
  "human_readable_source": "[\n  {\n    \"EventName\": \"ADDRESSGEN_INTERLOCK\",\n    \"EventCode\": \"0x0000101\",\n    \"BriefDescription\": \"Address-generation interlock\"\n  },\n  {\n    \"EventName\": \"LONGLAT_INTERLOCK\",\n    \"EventCode\": \"0x0000201\",\n    \"BriefDescription\": \"Long-latency interlock\"\n  },\n  {\n    \"EventName\": \"CSR_READ_INTERLOCK\",\n    \"EventCode\": \"0x0000401\",\n    \"BriefDescription\": \"CSR read interlock\"\n  },\n  {\n    \"EventName\": \"ICACHE_ITIM_BUSY\",\n    \"EventCode\": \"0x0000801\",\n    \"BriefDescription\": \"Instruction cache/ITIM busy\"\n  },\n  {\n    \"EventName\": \"DCACHE_DTIM_BUSY\",\n    \"EventCode\": \"0x0001001\",\n    \"BriefDescription\": \"Data cache/DTIM busy\"\n  },\n  {\n    \"EventName\": \"BRANCH_DIRECTION_MISPREDICTION\",\n    \"EventCode\": \"0x0002001\",\n    \"BriefDescription\": \"Branch direction misprediction\"\n  },\n  {\n    \"EventName\": \"BRANCH_TARGET_MISPREDICTION\",\n    \"EventCode\": \"0x0004001\",\n    \"BriefDescription\": \"Branch/jump target misprediction\"\n  },\n  {\n    \"EventName\": \"PIPE_FLUSH_CSR_WRITE\",\n    \"EventCode\": \"0x0008001\",\n    \"BriefDescription\": \"Pipeline flush from CSR write\"\n  },\n  {\n    \"EventName\": \"PIPE_FLUSH_OTHER_EVENT\",\n    \"EventCode\": \"0x0010001\",\n    \"BriefDescription\": \"Pipeline flush from other event\"\n  },\n  {\n    \"EventName\": \"INTEGER_MULTIPLICATION_INTERLOCK\",\n    \"EventCode\": \"0x0020001\",\n    \"BriefDescription\": \"Integer multiplication interlock\"\n  },\n  {\n    \"EventName\": \"FP_INTERLOCK\",\n    \"EventCode\": \"0x0040001\",\n    \"BriefDescription\": \"Floating-point interlock\"\n  }\n]",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}