static enum V_1 F_1 ( T_1 V_2 )\r\n{\r\nenum V_1 V_3 = V_4 ;\r\nswitch ( V_2 ) {\r\ncase V_5 :\r\nV_3 = V_6 ;\r\nbreak;\r\ncase V_7 :\r\nV_3 = V_8 ;\r\nbreak;\r\ncase V_9 :\r\nV_3 = V_10 ;\r\nbreak;\r\ncase V_11 :\r\nV_3 = V_12 ;\r\nbreak;\r\ncase V_13 :\r\nV_3 = V_14 ;\r\nbreak;\r\ncase V_15 :\r\nV_3 = V_16 ;\r\nbreak;\r\ncase V_17 :\r\nV_3 = V_18 ;\r\nbreak;\r\ncase V_19 :\r\nV_3 = V_20 ;\r\nbreak;\r\ncase V_21 :\r\nV_3 = V_22 ;\r\nbreak;\r\ncase V_23 :\r\nV_3 = V_24 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_3 ;\r\n}\r\nstatic int F_2 ( struct V_25 * V_26 ,\r\nT_1 V_27 , T_1 V_28 )\r\n{\r\nF_3 ((0 == (3 & smc_addr)),\r\nL_1 , return -EINVAL;) ;\r\nF_3 ((limit > (smc_addr + 3)),\r\nL_2 , return -EINVAL;) ;\r\nF_4 ( V_26 -> V_29 , V_30 , V_27 ) ;\r\nF_5 ( V_26 -> V_29 , V_31 , V_32 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nint F_6 ( struct V_25 * V_26 ,\r\nT_1 V_33 , const T_2 * V_34 ,\r\nT_1 V_35 , T_1 V_28 )\r\n{\r\nint V_3 ;\r\nT_1 V_36 , V_37 ;\r\nT_1 V_38 , V_39 ;\r\nF_3 ((0 == (3 & smcStartAddress)),\r\nL_1 , return -EINVAL;) ;\r\nF_3 ((limit > (smcStartAddress + byteCount)),\r\nL_2 , return -EINVAL;) ;\r\nV_38 = V_33 ;\r\nwhile ( V_35 >= 4 ) {\r\nV_36 = V_34 [ 0 ] * 0x1000000 + V_34 [ 1 ] * 0x10000 + V_34 [ 2 ] * 0x100 + V_34 [ 3 ] ;\r\nV_3 = F_2 ( V_26 , V_38 , V_28 ) ;\r\nif ( V_3 )\r\nreturn V_3 ;\r\nF_4 ( V_26 -> V_29 , V_40 , V_36 ) ;\r\nV_34 += 4 ;\r\nV_35 -= 4 ;\r\nV_38 += 4 ;\r\n}\r\nif ( V_35 ) {\r\nV_36 = 0 ;\r\nV_3 = F_2 ( V_26 , V_38 , V_28 ) ;\r\nif ( V_3 )\r\nreturn V_3 ;\r\nV_37 = F_7 ( V_26 -> V_29 , V_40 ) ;\r\nV_39 = 8 * ( 4 - V_35 ) ;\r\nwhile ( V_35 > 0 ) {\r\nV_36 = ( 0x100 * V_36 ) + * V_34 ++ ;\r\nV_35 -- ;\r\n}\r\nV_36 <<= V_39 ;\r\nV_36 |= ( V_37 & ~ ( ( ~ 0UL ) << V_39 ) ) ;\r\nV_3 = F_2 ( V_26 , V_38 , V_28 ) ;\r\nif ( ! V_3 )\r\nreturn V_3 ;\r\nF_4 ( V_26 -> V_29 , V_40 , V_36 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_8 ( struct V_25 * V_26 )\r\n{\r\nstatic unsigned char V_36 [] = { 0xE0 , 0x00 , 0x80 , 0x40 } ;\r\nF_6 ( V_26 , 0x0 , V_36 , 4 , sizeof( V_36 ) + 1 ) ;\r\nreturn 0 ;\r\n}\r\nbool F_9 ( struct V_25 * V_26 )\r\n{\r\nreturn ( ( 0 == F_10 ( V_26 -> V_29 ,\r\nV_41 ,\r\nV_42 , V_43 ) )\r\n&& ( 0x20100 <= F_11 ( V_26 -> V_29 ,\r\nV_41 , V_44 ) ) ) ;\r\n}\r\nint F_12 ( struct V_25 * V_26 , T_3 V_45 )\r\n{\r\nif ( ! F_9 ( V_26 ) )\r\nreturn - 1 ;\r\nif ( 1 != F_13 ( V_26 -> V_29 , V_46 , V_47 ) ) {\r\nF_14 ( V_48 L_3 ) ;\r\nF_15 ( V_26 , V_46 , V_47 , 0 ) ;\r\n}\r\nF_4 ( V_26 -> V_29 , V_49 , V_45 ) ;\r\nF_15 ( V_26 , V_46 , V_47 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nint F_16 ( struct V_25 * V_26 ,\r\nT_3 V_45 , T_1 V_50 )\r\n{\r\nif ( ! F_9 ( V_26 ) )\r\nreturn - 1 ;\r\nif ( 1 != F_13 ( V_26 -> V_29 , V_46 , V_47 ) ) {\r\nF_14 ( V_48 L_3 ) ;\r\nF_15 ( V_26 , V_46 , V_47 , 0 ) ;\r\n}\r\nF_4 ( V_26 -> V_29 , V_51 , V_50 ) ;\r\nF_4 ( V_26 -> V_29 , V_49 , V_45 ) ;\r\nF_15 ( V_26 , V_46 , V_47 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nint F_17 (\r\nstruct V_25 * V_26 , T_3 V_45 , T_1 V_50 )\r\n{\r\nif ( 1 != F_13 ( V_26 -> V_29 , V_46 , V_47 ) ) {\r\nF_14 ( V_48 L_3 ) ;\r\nF_15 ( V_26 , V_46 , V_47 , 0 ) ;\r\n}\r\nF_4 ( V_26 -> V_29 , V_51 , V_50 ) ;\r\nF_4 ( V_26 -> V_29 , V_49 , V_45 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_18 ( struct V_25 * V_26 )\r\n{\r\nconst T_2 * V_34 ;\r\nT_1 V_52 ;\r\nT_1 * V_36 ;\r\nstruct V_53 V_54 = { 0 } ;\r\nF_19 ( V_26 -> V_29 ,\r\nF_1 ( V_5 ) , & V_54 ) ;\r\nif ( V_54 . V_55 & 3 ) {\r\nF_14 ( V_48 L_4 ) ;\r\nreturn - V_56 ;\r\n}\r\nif ( V_54 . V_55 > V_57 ) {\r\nF_14 ( V_48 L_5 ) ;\r\nreturn - V_56 ;\r\n}\r\nF_4 ( V_26 -> V_29 , V_30 , 0x20000 ) ;\r\nF_5 ( V_26 -> V_29 , V_31 , V_32 , 1 ) ;\r\nV_52 = V_54 . V_55 ;\r\nV_34 = ( const T_2 * ) V_54 . V_58 ;\r\nV_36 = ( T_1 * ) V_34 ;\r\nfor (; V_52 >= 4 ; V_36 ++ , V_52 -= 4 )\r\nF_4 ( V_26 -> V_29 , V_40 , V_36 [ 0 ] ) ;\r\nF_5 ( V_26 -> V_29 , V_31 , V_32 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nint F_20 ( struct V_25 * V_26 , T_1 V_27 ,\r\nT_1 * V_59 , T_1 V_28 )\r\n{\r\nint V_3 = F_2 ( V_26 , V_27 , V_28 ) ;\r\nif ( V_3 )\r\nreturn V_3 ;\r\n* V_59 = F_7 ( V_26 -> V_29 , V_40 ) ;\r\nreturn 0 ;\r\n}\r\nint F_21 ( struct V_25 * V_26 , T_1 V_27 ,\r\nT_1 V_59 , T_1 V_28 )\r\n{\r\nint V_3 ;\r\nV_3 = F_2 ( V_26 , V_27 , V_28 ) ;\r\nif ( V_3 )\r\nreturn V_3 ;\r\nF_4 ( V_26 -> V_29 , V_40 , V_59 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_22 ( T_1 V_2 )\r\n{\r\nT_1 V_3 = 0 ;\r\nswitch ( V_2 ) {\r\ncase V_7 :\r\nV_3 = V_60 ;\r\nbreak;\r\ncase V_9 :\r\nV_3 = V_61 ;\r\nbreak;\r\ncase V_11 :\r\nV_3 = V_62 ;\r\nbreak;\r\ncase V_13 :\r\nV_3 = V_63 ;\r\nbreak;\r\ncase V_15 :\r\nV_3 = V_64 ;\r\nbreak;\r\ncase V_19 :\r\nV_3 = V_65 | V_66 ;\r\nbreak;\r\ncase V_21 :\r\nV_3 = V_65 | V_67 ;\r\nbreak;\r\ncase V_23 :\r\nV_3 = V_68 ;\r\nbreak;\r\ndefault:\r\nF_14 ( V_48 L_6 ) ;\r\nV_3 = 0 ;\r\n}\r\nreturn V_3 ;\r\n}\r\nstatic int F_23 ( struct V_25 * V_26 ,\r\nT_1 V_2 , struct V_69 * V_70 )\r\n{\r\nint V_3 ;\r\nstruct V_53 V_54 = { 0 } ;\r\nV_3 = F_19 (\r\nV_26 -> V_29 ,\r\nF_1 ( V_2 ) ,\r\n& V_54 ) ;\r\nif ( ! V_3 ) {\r\nV_70 -> V_71 = 0 ;\r\nV_70 -> V_72 = ( T_3 ) V_2 ;\r\nV_70 -> V_73 = F_24 ( V_54 . V_74 ) ;\r\nV_70 -> V_75 = F_25 ( V_54 . V_74 ) ;\r\nV_70 -> V_76 = 0 ;\r\nV_70 -> V_77 = 0 ;\r\nV_70 -> V_78 = V_54 . V_55 ;\r\nV_70 -> V_79 = 0 ;\r\nif ( V_2 == V_23 )\r\nV_70 -> V_80 = 1 ;\r\nelse\r\nV_70 -> V_80 = 0 ;\r\n}\r\nreturn V_3 ;\r\n}\r\nstatic int F_26 ( struct V_25 * V_26 )\r\n{\r\nstruct V_81 * V_82 = (struct V_81 * ) ( V_26 -> V_83 ) ;\r\nT_1 V_84 ;\r\nstruct V_85 * V_86 ;\r\nif ( V_82 -> V_87 )\r\nF_27 ( V_26 -> V_29 , V_41 ,\r\nV_82 -> V_87 +\r\nF_28 ( V_88 , V_89 ) ,\r\n0x0 ) ;\r\nV_86 = (struct V_85 * ) V_82 -> V_90 ;\r\nV_86 -> V_91 = 0 ;\r\nV_86 -> V_92 = 1 ;\r\nF_3 (\r\n0 == fiji_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_RLC_G, &toc->entry[toc->num_entries++]),\r\nL_7 , return -1 ) ;\r\nF_3 (\r\n0 == fiji_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_CP_CE, &toc->entry[toc->num_entries++]),\r\nL_7 , return -1 ) ;\r\nF_3 (\r\n0 == fiji_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_CP_PFP, &toc->entry[toc->num_entries++]),\r\nL_7 , return -1 ) ;\r\nF_3 (\r\n0 == fiji_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_CP_ME, &toc->entry[toc->num_entries++]),\r\nL_7 , return -1 ) ;\r\nF_3 (\r\n0 == fiji_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_CP_MEC, &toc->entry[toc->num_entries++]),\r\nL_7 , return -1 ) ;\r\nF_3 (\r\n0 == fiji_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_CP_MEC_JT1, &toc->entry[toc->num_entries++]),\r\nL_7 , return -1 ) ;\r\nF_3 (\r\n0 == fiji_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_CP_MEC_JT2, &toc->entry[toc->num_entries++]),\r\nL_7 , return -1 ) ;\r\nF_3 (\r\n0 == fiji_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_SDMA0, &toc->entry[toc->num_entries++]),\r\nL_7 , return -1 ) ;\r\nF_3 (\r\n0 == fiji_populate_single_firmware_entry(smumgr,\r\nUCODE_ID_SDMA1, &toc->entry[toc->num_entries++]),\r\nL_7 , return -1 ) ;\r\nF_16 ( V_26 , V_93 ,\r\nV_82 -> V_94 . V_95 ) ;\r\nF_16 ( V_26 , V_96 ,\r\nV_82 -> V_94 . V_97 ) ;\r\nV_84 = V_68\r\n+ V_60\r\n+ V_61\r\n+ V_62\r\n+ V_64\r\n+ V_63\r\n+ V_65\r\n+ V_66\r\n+ V_67 ;\r\nif ( F_16 ( V_26 ,\r\nV_98 , V_84 ) )\r\nF_14 ( V_48 L_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_29 ( struct V_25 * V_26 ,\r\nT_1 V_2 )\r\n{\r\nstruct V_81 * V_82 = (struct V_81 * ) ( V_26 -> V_83 ) ;\r\nT_1 V_99 = F_22 ( V_2 ) ;\r\nif ( F_30 ( V_26 , V_100 ,\r\nV_82 -> V_87 +\r\nF_28 ( V_88 , V_89 ) ,\r\nV_99 , V_99 ) ) {\r\nF_14 ( V_48 L_9 ) ;\r\nreturn - V_56 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_31 ( struct V_25 * V_26 )\r\n{\r\nreturn V_26 -> V_101 -> V_102 ( V_26 ) ;\r\n}\r\nstatic bool F_32 ( struct V_25 * V_26 )\r\n{\r\nT_1 V_59 ;\r\nV_59 = F_7 ( V_26 -> V_29 , V_103 ) ;\r\nif ( V_59 & V_104 ) {\r\nreturn true ;\r\n}\r\nreturn false ;\r\n}\r\nstatic int F_33 ( struct V_25 * V_26 , T_1 V_2 )\r\n{\r\nif ( F_32 ( V_26 ) ) {\r\nT_1 V_105 = F_22 ( V_2 ) ;\r\nif ( F_17 ( V_26 ,\r\nV_98 , V_105 ) )\r\nF_14 ( V_48 L_8 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_34 ( struct V_25 * V_26 )\r\n{\r\nint V_3 = 0 ;\r\nF_35 ( V_26 -> V_29 , V_41 ,\r\nV_106 , V_107 , 1 ) ;\r\nV_3 = F_18 ( V_26 ) ;\r\nif ( V_3 )\r\nreturn V_3 ;\r\nF_27 ( V_26 -> V_29 , V_41 ,\r\nV_108 , 0 ) ;\r\nF_35 ( V_26 -> V_29 , V_41 ,\r\nV_42 , V_43 , 0 ) ;\r\nF_35 ( V_26 -> V_29 , V_41 ,\r\nV_106 , V_107 , 0 ) ;\r\nF_35 ( V_26 -> V_29 , V_41 ,\r\nV_109 , V_110 , 1 ) ;\r\nF_27 ( V_26 -> V_29 , V_41 ,\r\nV_111 , 0 ) ;\r\nF_36 ( V_26 , V_112 , V_113 ,\r\nV_114 , 1 ) ;\r\nF_4 ( V_26 -> V_29 , V_51 , 0x20000 ) ;\r\nF_4 ( V_26 -> V_29 , V_49 , V_115 ) ;\r\nF_15 ( V_26 , V_46 , V_47 , 0 ) ;\r\nF_37 ( V_26 , V_112 ,\r\nV_116 , V_117 , 0 ) ;\r\nif ( 1 != F_10 ( V_26 -> V_29 , V_41 ,\r\nV_116 , V_118 ) ) {\r\nF_3 (false,\r\nL_10 , return -1 ) ;\r\n}\r\nF_36 ( V_26 , V_112 ,\r\nV_119 , V_114 , 1 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic int F_38 ( struct V_25 * V_26 )\r\n{\r\nint V_3 = 0 ;\r\nF_37 ( V_26 , V_112 ,\r\nV_113 , V_120 , 0 ) ;\r\nF_27 ( V_26 -> V_29 , V_41 ,\r\nV_111 , 0 ) ;\r\nF_35 ( V_26 -> V_29 , V_41 ,\r\nV_106 , V_107 , 1 ) ;\r\nV_3 = F_18 ( V_26 ) ;\r\nif ( V_3 )\r\nreturn V_3 ;\r\nF_8 ( V_26 ) ;\r\nF_35 ( V_26 -> V_29 , V_41 ,\r\nV_42 , V_43 , 0 ) ;\r\nF_35 ( V_26 -> V_29 , V_41 ,\r\nV_106 , V_107 , 0 ) ;\r\nF_36 ( V_26 , V_112 ,\r\nV_119 , V_114 , 1 ) ;\r\nreturn V_3 ;\r\n}\r\nint F_39 ( struct V_25 * V_26 )\r\n{\r\nint V_121 , V_3 = - 1 ;\r\nT_1 V_122 , V_36 ;\r\nT_4 * V_123 = V_124 ;\r\nstruct V_81 * V_82 = (struct V_81 * ) ( V_26 -> V_83 ) ;\r\nV_82 -> V_125 . V_126 = V_127 ;\r\nfor ( V_121 = 0 ; ( V_121 < V_128 ) ; V_121 ++ ) {\r\nswitch ( V_123 -> V_129 ) {\r\ncase V_130 :\r\nV_122 = V_123 -> V_122 ;\r\nV_36 = V_123 -> V_36 ;\r\nF_4 ( V_26 -> V_29 , V_122 , V_36 ) ;\r\nbreak;\r\ncase V_131 :\r\nV_82 -> V_125 . V_126 = V_132 ;\r\nV_3 = 0 ;\r\nbreak;\r\ndefault:\r\nF_14 ( V_48 L_11 ) ;\r\nV_82 -> V_125 . V_126 = V_133 ;\r\nV_3 = - 1 ;\r\nbreak;\r\n}\r\nV_123 ++ ;\r\n}\r\nreturn V_3 ;\r\n}\r\nstatic int F_40 ( struct V_25 * V_26 )\r\n{\r\nint V_3 = 0 ;\r\nstruct V_81 * V_82 = (struct V_81 * ) ( V_26 -> V_83 ) ;\r\nV_82 -> V_125 . V_126 = V_134 ;\r\nif ( V_82 -> V_125 . V_135 ) {\r\nif ( ! F_16 ( V_26 ,\r\nV_136 , V_82 -> V_125 . V_135 ) ) {\r\nif ( ! F_12 ( V_26 , V_137 ) ) {\r\nV_82 -> V_125 . V_126 = V_138 ;\r\nV_3 = 0 ;\r\n} else {\r\nF_14 ( V_48 L_12\r\nL_13 ) ;\r\nF_12 ( V_26 , V_139 ) ;\r\nV_3 = - 1 ;\r\n}\r\n} else {\r\nF_14 ( V_48 L_14\r\nL_15 ) ;\r\nV_3 = - 1 ;\r\n}\r\n}\r\nF_4 ( V_26 -> V_29 , V_140 , 0x50000000 ) ;\r\nF_4 ( V_26 -> V_29 , V_141 , 0xffffffff ) ;\r\nF_4 ( V_26 -> V_29 , V_141 , 0 ) ;\r\nreturn V_3 ;\r\n}\r\nint F_41 ( struct V_25 * V_26 )\r\n{\r\nint V_3 = 0 ;\r\nT_1 V_142 ;\r\nT_1 V_143 , V_144 , V_145 ;\r\nT_3 V_146 ;\r\nV_145 = 0x30750000 ;\r\nV_146 = 0x1A04 ;\r\nF_3 ( 0 == fiji_read_smc_sram_dword(smumgr,\r\nSMU7_FIRMWARE_HEADER_LOCATION + offsetof(SMU73_Firmware_Header,\r\nPmFuseTable), &table_start, 0x40000),\r\nL_16\r\nL_17 ,\r\nreturn -1;) ;\r\nV_143 = V_142 +\r\nF_28 ( struct V_147 , V_148 ) ;\r\nV_144 = V_142 +\r\nF_28 ( struct V_147 , V_149 ) ;\r\nV_3 = F_6 ( V_26 , V_143 ,\r\n( T_2 * ) ( & V_145 ) , sizeof( V_145 ) , 0x40000 ) ;\r\nF_3 ( 0 == result,\r\nL_18\r\nL_19 , return -1;) ;\r\nV_3 = F_6 ( V_26 , V_144 ,\r\n( T_2 * ) ( & V_146 ) , sizeof( V_146 ) , 0x40000 ) ;\r\nF_3 ( 0 == result, L_20\r\nL_21 , return -1;) ;\r\nreturn V_3 ;\r\n}\r\nint F_42 ( struct V_25 * V_26 )\r\n{\r\nT_5 V_150 ;\r\nT_1 V_142 ;\r\nT_1 V_151 , V_152 ;\r\nT_1 V_153 = sizeof( V_154 ) ;\r\nF_3 ( 0 == fiji_read_smc_sram_dword(smumgr,\r\nSMU7_FIRMWARE_HEADER_LOCATION +\r\noffsetof(SMU73_Firmware_Header, DpmTable),\r\n&table_start, 0x40000),\r\nL_22\r\nL_23 ,\r\nreturn -1;) ;\r\nV_150 = 0x01000500 ;\r\nV_152 = V_142 +\r\nF_28 ( V_155 , V_156 ) ;\r\nF_3 ( 0 == fiji_copy_bytes_to_smc(smumgr, vr_config_addr,\r\n(uint8_t *)&vr_config, sizeof(int32_t), 0x40000),\r\nL_24\r\nL_25 ,\r\nreturn -1;) ;\r\nV_151 = V_142 + F_28 ( V_155 , V_157 ) ;\r\nF_3 ( 0 == fiji_copy_bytes_to_smc(smumgr, level_addr,\r\n(uint8_t *)(&avfs_graphics_level), level_size, 0x40000),\r\nL_26 ,\r\nreturn -1;) ;\r\nreturn 0 ;\r\n}\r\nint F_43 ( struct V_25 * V_26 )\r\n{\r\nstruct V_81 * V_82 = (struct V_81 * ) ( V_26 -> V_83 ) ;\r\nif ( V_158 == V_82 -> V_125 . V_126 ) {\r\nV_82 -> V_125 . V_126 = V_159 ;\r\nreturn 0 ;\r\n} else\r\nreturn - V_56 ;\r\n}\r\nint F_44 ( struct V_25 * V_26 )\r\n{\r\nstruct V_81 * V_82 = (struct V_81 * ) ( V_26 -> V_83 ) ;\r\nif ( V_158 == V_82 -> V_125 . V_126 ) {\r\nV_82 -> V_125 . V_126 = V_159 ;\r\nreturn 0 ;\r\n} else\r\nreturn - V_56 ;\r\n}\r\nint F_45 ( struct V_25 * V_26 , bool V_160 )\r\n{\r\nstruct V_81 * V_82 = (struct V_81 * ) ( V_26 -> V_83 ) ;\r\nswitch ( V_82 -> V_125 . V_126 ) {\r\ncase V_158 :\r\nV_82 -> V_125 . V_126 = V_161 ;\r\nF_3 ( 0 == fiji_restore_vft_table(smumgr),\r\nL_27\r\nL_28 ,\r\nreturn -1;) ;\r\nV_82 -> V_125 . V_126 = V_159 ;\r\nbreak;\r\ncase V_159 :\r\nV_82 -> V_125 . V_126 = V_162 ;\r\nF_3 ( 0 == fiji_send_msg_to_smc(smumgr,\r\nPPSMC_MSG_VftTableIsValid),\r\nL_29\r\nL_30 ,\r\nreturn -1;) ;\r\nV_82 -> V_125 . V_126 = V_162 ;\r\nF_3 ( 0 == fiji_send_msg_to_smc(smumgr,\r\nPPSMC_MSG_EnableAvfs),\r\nL_29\r\nL_31 ,\r\nreturn -1;) ;\r\nV_82 -> V_125 . V_126 = V_158 ;\r\nbreak;\r\ncase V_163 :\r\nif ( ! V_160 )\r\nbreak;\r\nV_82 -> V_125 . V_126 = V_164 ;\r\nF_3 ( 0 == fiji_setup_pm_fuse_for_avfs(smumgr),\r\nL_32\r\nL_33 ,\r\nreturn -1;) ;\r\nV_82 -> V_125 . V_126 = V_165 ;\r\nF_3 ( 0 == fiji_setup_graphics_level_structure(smumgr),\r\nL_34\r\nL_35 ,\r\nreturn -1;) ;\r\nV_82 -> V_125 . V_126 = V_133 ;\r\nF_3 ( 0 == fiji_setup_pwr_virus(smumgr),\r\nL_36\r\nL_37 ,\r\nreturn -1;) ;\r\nV_82 -> V_125 . V_126 = V_164 ;\r\nF_3 ( 0 == fiji_start_avfs_btc(smumgr),\r\nL_32\r\nL_38 ,\r\nreturn -1;) ;\r\nV_82 -> V_125 . V_126 = V_166 ;\r\nF_3 ( 0 == fiji_save_vft_table(smumgr),\r\nL_39 ,\r\nreturn -1;) ;\r\nV_82 -> V_125 . V_126 = V_158 ;\r\nbreak;\r\ncase V_167 :\r\nbreak;\r\ncase V_168 :\r\nbreak;\r\ndefault:\r\nF_14 ( V_48 L_40 ) ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_46 ( struct V_25 * V_26 )\r\n{\r\nint V_3 = 0 ;\r\nstruct V_81 * V_82 = (struct V_81 * ) ( V_26 -> V_83 ) ;\r\nif ( ! F_9 ( V_26 ) ) {\r\nF_45 ( V_26 , false ) ;\r\nif ( 0 == F_10 ( V_26 -> V_29 ,\r\nV_41 ,\r\nV_169 , V_170 ) ) {\r\nV_3 = F_38 ( V_26 ) ;\r\nif ( V_3 )\r\nreturn V_3 ;\r\n} else {\r\nV_3 = F_34 ( V_26 ) ;\r\nif ( V_3 )\r\nreturn V_3 ;\r\n}\r\nF_45 ( V_26 , true ) ;\r\n}\r\nF_47 ( V_26 -> V_29 ,\r\nV_171 , V_172 ) ;\r\nF_47 ( V_26 -> V_29 ,\r\nV_173 , V_172 ) ;\r\nF_47 ( V_26 -> V_29 ,\r\nV_174 , V_172 ) ;\r\nF_47 ( V_26 -> V_29 ,\r\nV_175 , V_172 ) ;\r\nF_20 ( V_26 ,\r\nV_176 +\r\nF_28 ( V_177 , V_178 ) ,\r\n& ( V_82 -> V_87 ) , 0x40000 ) ;\r\nV_3 = F_26 ( V_26 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic bool F_48 ( struct V_25 * V_26 )\r\n{\r\nT_1 V_179 = 0 ;\r\nT_1 V_99 = ( 1 << ( ( V_180 - V_181 ) + 1 ) ) - 1 ;\r\nif ( ! F_49 ( V_26 -> V_29 , V_181 , V_180 ,\r\nV_99 , & V_179 ) ) {\r\nif ( V_179 )\r\nreturn true ;\r\n}\r\nreturn false ;\r\n}\r\nstatic int F_50 ( struct V_25 * V_26 )\r\n{\r\nstruct V_81 * V_82 = (struct V_81 * ) ( V_26 -> V_83 ) ;\r\nT_6 V_74 ;\r\nV_82 -> V_94 . V_182 =\r\n( ( sizeof( struct V_85 ) / 4096 ) + 1 ) * 4096 ;\r\nF_51 ( V_26 -> V_29 ,\r\nV_82 -> V_94 . V_182 ,\r\nV_183 ,\r\nV_184 ,\r\n& V_74 ,\r\n& V_82 -> V_94 . V_185 ,\r\n& V_82 -> V_94 . V_186 ) ;\r\nV_82 -> V_90 = V_82 -> V_94 . V_185 ;\r\nV_82 -> V_94 . V_95 = F_24 ( V_74 ) ;\r\nV_82 -> V_94 . V_97 = F_25 ( V_74 ) ;\r\nF_3 ((NULL != priv->header),\r\nL_41 ,\r\nkfree(smumgr->backend);\r\ncgs_free_gpu_mem(smumgr->device,\r\n(cgs_handle_t)priv->header_buffer.handle);\r\nreturn -1 ) ;\r\nV_82 -> V_125 . V_126 = V_163 ;\r\nif ( F_48 ( V_26 ) )\r\nV_82 -> V_125 . V_135 = 0 ;\r\nelse\r\nV_82 -> V_125 . V_126 = V_168 ;\r\nV_82 -> V_187 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_52 ( struct V_25 * V_26 )\r\n{\r\nif ( V_26 -> V_83 ) {\r\nF_53 ( V_26 -> V_83 ) ;\r\nV_26 -> V_83 = NULL ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_54 ( struct V_25 * V_26 )\r\n{\r\nstruct V_81 * V_188 = NULL ;\r\nV_188 = F_55 ( sizeof( struct V_81 ) , V_189 ) ;\r\nif ( V_188 == NULL )\r\nreturn - V_190 ;\r\nV_26 -> V_83 = V_188 ;\r\nV_26 -> V_101 = & V_191 ;\r\nreturn 0 ;\r\n}
