VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c880_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: c880_dup

# Loading Architecture Description
# Loading Architecture Description took 0.39 seconds (max_rss 79.9 MiB, delta_rss +64.7 MiB)

Timing analysis: ON
Circuit netlist file: c880_dup.net
Circuit placement file: c880_dup.place
Circuit routing file: c880_dup.route
Circuit SDC file: c880_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 5.77 seconds (max_rss 953.5 MiB, delta_rss +873.7 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c880_dup.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 174
    .input :      60
    .output:      26
    6-LUT  :      88
  Nets  : 148
    Avg Fanout:     2.9
    Max Fanout:    13.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 580
  Timing Graph Edges: 838
  Timing Graph Levels: 16
# Build Timing Graph took 0.00 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'c880_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c880_dup.blif'.

After removing unused inputs...
	total blocks: 174, total nets: 148, total inputs: 60, total outputs: 26
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     6/174       3%                            1     6 x 4     
    12/174       6%                            1     6 x 4     
    18/174      10%                            1     6 x 4     
    24/174      13%                            2     7 x 5     
    30/174      17%                            2     7 x 5     
    36/174      20%                            2     7 x 5     
    42/174      24%                            3     7 x 5     
    48/174      27%                            3     7 x 5     
    54/174      31%                            3     7 x 5     
    60/174      34%                            4     8 x 6     
    66/174      37%                            4     8 x 6     
    72/174      41%                            4     8 x 6     
    78/174      44%                            5     8 x 6     
    84/174      48%                            5     8 x 6     
    90/174      51%                            8     9 x 7     
    96/174      55%                           14     9 x 7     
   102/174      58%                           20    11 x 8     
   108/174      62%                           26    11 x 8     
   114/174      65%                           32    12 x 9     
   120/174      68%                           38    13 x 10    
   126/174      72%                           44    14 x 10    
   132/174      75%                           50    15 x 11    
   138/174      79%                           56    16 x 12    
   144/174      82%                           62    16 x 12    
   150/174      86%                           68    17 x 13    
   156/174      89%                           74    18 x 13    
   162/174      93%                           80    19 x 14    
   168/174      96%                           86    20 x 15    
   174/174     100%                           92    21 x 16    
Incr Slack updates 1 in 5.6e-06 sec
Full Max Req/Worst Slack updates 1 in 3.016e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.7643e-05 sec
FPGA sized to 21 x 16 (auto)
Device Utilization: 0.15 (target 1.00)
	Block Utilization: 0.93 Type: io
	Block Utilization: 0.04 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         86                               0.302326                     0.697674   
       PLL          0                                      0                            0   
       LAB          7                                24.7143                      7.57143   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 35 out of 148 nets, 113 nets not absorbed.

Netlist conversion complete.

# Packing took 0.25 seconds (max_rss 953.5 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'c880_dup.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.039956 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.04 seconds (max_rss 976.8 MiB, delta_rss +23.2 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 86
   pad       : 86
    inpad    : 60
    outpad   : 26
  LAB        : 7
   alm       : 50
    lut      : 88
     lut6    : 88
      lut    : 88

# Create Device
## Build Device Grid
FPGA sized to 21 x 16: 336 grid tiles (auto)

Resource usage...
	Netlist
		86	blocks of type: io
	Architecture
		92	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		7	blocks of type: LAB
	Architecture
		180	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		3	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		12	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		0	blocks of type: M144K

Device Utilization: 0.15 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.93 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.04 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:36757
OPIN->CHANX/CHANY edge count before creating direct connections: 215220
OPIN->CHANX/CHANY edge count after creating direct connections: 223958
CHAN->CHAN type edge count:607080
## Build routing resource graph took 0.65 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 89692
  RR Graph Edges: 867795
# Create Device took 0.66 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 1.33 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 1.33 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.11 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.11 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)

There are 199 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 1575

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 6.30193 td_cost: 5.76984e-08
Initial placement estimated Critical Path Delay (CPD): 8.75925 ns
Initial placement estimated setup Total Negative Slack (sTNS): -177.22 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -8.75925 ns

Initial placement estimated setup slack histogram:
[ -8.8e-09: -8.4e-09) 6 ( 23.1%) |*************************************
[ -8.4e-09: -8.1e-09) 0 (  0.0%) |
[ -8.1e-09: -7.8e-09) 3 ( 11.5%) |******************
[ -7.8e-09: -7.4e-09) 0 (  0.0%) |
[ -7.4e-09: -7.1e-09) 0 (  0.0%) |
[ -7.1e-09: -6.8e-09) 0 (  0.0%) |
[ -6.8e-09: -6.4e-09) 1 (  3.8%) |******
[ -6.4e-09: -6.1e-09) 5 ( 19.2%) |*******************************
[ -6.1e-09: -5.8e-09) 8 ( 30.8%) |*************************************************
[ -5.8e-09: -5.4e-09) 3 ( 11.5%) |******************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 210
Warning 5: Starting t: 32 of 93 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 2.7e-04   0.966       5.75 5.2512e-08   8.759       -177   -8.759   0.338  0.0297   20.0     1.00       210  0.200
   2    0.0 2.5e-04   0.974       5.22 4.3087e-08   8.576       -174   -8.576   0.262  0.0154   18.0     1.75       420  0.950
   3    0.0 2.4e-04   0.981       5.11 3.3476e-08   8.304       -173   -8.304   0.229  0.0099   14.8     2.93       630  0.950
   4    0.0 2.3e-04   0.992       5.01 2.68e-08     8.304       -173   -8.304   0.238  0.0039   11.6     4.08       840  0.950
   5    0.0 2.2e-04   0.993       4.97 2.2688e-08   8.304       -172   -8.304   0.171  0.0016    9.3     4.95      1050  0.950
   6    0.0 2.1e-04   0.995       4.94 2.1242e-08   8.160       -171   -8.160   0.124  0.0025    6.8     5.86      1260  0.950
   7    0.0 2.0e-04   0.998       4.93 1.9162e-08   8.109       -171   -8.109   0.133  0.0011    4.6     6.66      1470  0.950
   8    0.0 1.9e-04   0.998       4.92 1.7817e-08   8.109       -171   -8.109   0.138  0.0013    3.2     7.18      1680  0.950
   9    0.0 1.8e-04   0.997       4.90 1.6877e-08   8.109       -170   -8.109   0.243  0.0010    2.2     7.54      1890  0.950
  10    0.0 1.7e-04   0.989       4.85 1.6242e-08   8.109       -170   -8.109   0.276  0.0039    1.8     7.70      2100  0.950
  11    0.0 1.6e-04   1.000       4.85 1.6158e-08   8.069       -170   -8.069   0.162  0.0006    1.5     7.81      2310  0.950
  12    0.0 1.5e-04   0.998       4.84 1.5833e-08   8.069       -170   -8.069   0.200  0.0013    1.1     7.97      2520  0.950
  13    0.0 1.4e-04   0.998       4.83 1.56e-08     8.069       -169   -8.069   0.181  0.0009    1.0     8.00      2730  0.950
  14    0.0 1.4e-04   0.998       4.82 1.5638e-08   8.069       -170   -8.069   0.124  0.0009    1.0     8.00      2940  0.950
  15    0.0 1.1e-04   1.000       4.82 1.5543e-08   8.069       -169   -8.069   0.138  0.0002    1.0     8.00      3150  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=4.81696, TD costs=1.55235e-08, CPD=  8.069 (ns) 
  16    0.0 8.8e-05   0.999       4.82 1.5505e-08   8.069       -169   -8.069   0.095  0.0003    1.0     8.00      3360  0.800
  17    0.0 7.0e-05   1.000       4.81 1.5409e-08   8.073       -169   -8.073   0.095  0.0001    1.0     8.00      3570  0.800
  18    0.0 5.6e-05   1.000       4.81 1.5403e-08   8.073       -169   -8.073   0.081  0.0002    1.0     8.00      3780  0.800
  19    0.0 4.5e-05   1.000       4.81 1.5475e-08   8.069       -169   -8.069   0.081  0.0002    1.0     8.00      3990  0.800
  20    0.0 0.0e+00   0.999       4.81 1.5464e-08   8.069       -169   -8.069   0.067  0.0002    1.0     8.00      4200  0.800
## Placement Quench took 0.00 seconds (max_rss 977.1 MiB)
post-quench CPD = 8.06886 (ns) 

BB estimate of min-dist (placement) wire length: 1203

Completed placement consistency check successfully.

Swaps called: 4293

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 8.06886 ns, Fmax: 123.933 MHz
Placement estimated setup Worst Negative Slack (sWNS): -8.06886 ns
Placement estimated setup Total Negative Slack (sTNS): -168.948 ns

Placement estimated setup slack histogram:
[ -8.1e-09: -7.8e-09) 7 ( 26.9%) |*******************************************
[ -7.8e-09: -7.5e-09) 1 (  3.8%) |******
[ -7.5e-09: -7.2e-09) 1 (  3.8%) |******
[ -7.2e-09: -6.9e-09) 0 (  0.0%) |
[ -6.9e-09: -6.6e-09) 0 (  0.0%) |
[ -6.6e-09: -6.3e-09) 0 (  0.0%) |
[ -6.3e-09:   -6e-09) 6 ( 23.1%) |*************************************
[   -6e-09: -5.7e-09) 8 ( 30.8%) |*************************************************
[ -5.7e-09: -5.4e-09) 0 (  0.0%) |
[ -5.4e-09: -5.1e-09) 3 ( 11.5%) |******************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999251, bb_cost: 4.81324, td_cost: 1.5456e-08, 

Placement resource usage:
  io  implemented as io : 86
  LAB implemented as LAB: 7

Placement number of temperatures: 20
Placement total # of swap attempts: 4293
	Swaps accepted:  741 (17.3 %)
	Swaps rejected: 3307 (77.0 %)
	Swaps aborted:  245 ( 5.7 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                22.53            22.75           77.25          0.00         
                   Median                 19.19            18.20           73.67          8.13         
                   Centroid               21.17            17.82           74.37          7.81         
                   W. Centroid            20.57            20.72           72.71          6.57         
                   W. Median              3.07             11.36           71.21          17.42        
                   Crit. Uniform          0.86             0.00            100.00         0.00         
                   Feasible Region        0.70             13.33           83.33          3.33         

LAB                Uniform                1.30             0.00            100.00         0.00         
                   Median                 1.98             7.06            81.18          11.76        
                   Centroid               1.28             1.82            85.45          12.73        
                   W. Centroid            1.30             0.00            87.50          12.50        
                   W. Median              0.30             0.00            92.31          7.69         
                   Crit. Uniform          2.80             0.00            100.00         0.00         
                   Feasible Region        2.94             0.00            100.00         0.00         


Placement Quench timing analysis took 0.000112972 seconds (9.8945e-05 STA, 1.4027e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0050117 seconds (0.00466458 STA, 0.00034712 slack) (22 full updates: 22 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.03 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7) 26 ( 13.1%) |******************
[      0.7:      0.8) 68 ( 34.2%) |************************************************
[      0.8:      0.9) 41 ( 20.6%) |*****************************
[      0.9:        1) 64 ( 32.2%) |*********************************************
## Initializing router criticalities took 0.00 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   93093     113     199      71 ( 0.079%)    1437 ( 1.0%)    8.443     -176.1     -8.443      0.000      0.000      N/A
Incr Slack updates 22 in 0.000101738 sec
Full Max Req/Worst Slack updates 9 in 1.2172e-05 sec
Incr Max Req/Worst Slack updates 13 in 1.3305e-05 sec
Incr Criticality updates 14 in 0.000111879 sec
Full Criticality updates 8 in 6.8677e-05 sec
   2    0.0     0.5    0   45934      64     131      22 ( 0.025%)    1431 ( 1.0%)    8.443     -176.1     -8.443      0.000      0.000      N/A
   3    0.0     0.6    0   17067      29      64      12 ( 0.013%)    1409 ( 1.0%)    8.443     -176.4     -8.443      0.000      0.000      N/A
   4    0.0     0.8    0   13959      16      37       7 ( 0.008%)    1413 ( 1.0%)    8.443     -176.6     -8.443      0.000      0.000      N/A
   5    0.0     1.1    0    7925      11      27       7 ( 0.008%)    1412 ( 1.0%)    8.443     -176.6     -8.443      0.000      0.000      N/A
   6    0.0     1.4    0   12591      10      25       4 ( 0.004%)    1409 ( 1.0%)    8.443     -176.5     -8.443      0.000      0.000      N/A
   7    0.0     1.9    0    1615       7      20       1 ( 0.001%)    1413 ( 1.0%)    8.443     -176.5     -8.443      0.000      0.000      N/A
   8    0.0     2.4    0     137       1       3       0 ( 0.000%)    1417 ( 1.0%)    8.443     -176.5     -8.443      0.000      0.000      N/A
Restoring best routing
Critical path: 8.44332 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7) 14 (  7.0%) |*********
[      0.7:      0.8) 79 ( 39.7%) |************************************************
[      0.8:      0.9) 38 ( 19.1%) |***********************
[      0.9:        1) 68 ( 34.2%) |*****************************************
Router Stats: total_nets_routed: 251 total_connections_routed: 506 total_heap_pushes: 192321 total_heap_pops: 37281 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 192321 total_external_heap_pops: 37281 total_external_SOURCE_pushes: 506 total_external_SOURCE_pops: 338 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 506 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 506 total_external_SINK_pushes: 4404 total_external_SINK_pops: 4191 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 4643 total_external_IPIN_pops: 4407 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 6290 total_external_OPIN_pops: 4344 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 264 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 264 total_external_CHANX_pushes: 84213 total_external_CHANX_pops: 13155 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 444 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 444 total_external_CHANY_pushes: 92265 total_external_CHANY_pops: 10846 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 311 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 311 total_number_of_adding_all_rt: 2281 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.05 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -39006226
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)
Found 362 mismatches between routing and packing results.
Fixed 172 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 977.1 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         86                               0.302326                     0.697674   
       PLL          0                                      0                            0   
       LAB          7                                24.7143                      7.57143   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 35 out of 148 nets, 113 nets not absorbed.


Average number of bends per net: 1.14159  Maximum # of bends: 4

Number of global nets: 0
Number of routed nets (nonglobal): 113
Wire length results (in units of 1 clb segments)...
	Total wirelength: 1417, average net length: 12.5398
	Maximum net length: 33

Wire length results in terms of physical segments...
	Total wiring segments used: 359, average wire segments per net: 3.17699
	Maximum segments used by a net: 8
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 9

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   4 (  0.7%) |
[        0:      0.1) 596 ( 99.3%) |***********************************************
Maximum routing channel utilization:      0.12 at (11,10)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.095      250
                         1       9   3.333      250
                         2       2   0.381      250
                         3       1   0.286      250
                         4       3   1.095      250
                         5       4   2.143      250
                         6       2   1.238      250
                         7       1   0.381      250
                         8       1   0.667      250
                         9      13   5.238      250
                        10      31  12.000      250
                        11       2   1.333      250
                        12       6   2.762      250
                        13       2   0.714      250
                        14       4   1.619      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.438      250
                         1       3   0.875      250
                         2       3   0.938      250
                         3       2   0.688      250
                         4       1   0.500      250
                         5       3   0.688      250
                         6       2   1.000      250
                         7       3   1.562      250
                         8       2   1.688      250
                         9      17   6.812      250
                        10      26   9.438      250
                        11      21   7.000      250
                        12       8   4.375      250
                        13       4   1.375      250
                        14       4   1.438      250
                        15       2   1.062      250
                        16       3   0.750      250
                        17       1   0.188      250
                        18       6   1.750      250
                        19       0   0.000      250

Total tracks in x-direction: 3750, in y-direction: 5000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 5.14273e+06, per logic tile: 15305.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  17820
                                                      Y      4  18360
                                                      X     16   1084
                                                      Y     16   1234

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00976
                                            16     0.00646

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00926
                                            16     0.00648

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4         0.00951
                             L16         0.00647

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0     0.00951
                            L16    1     0.00647

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.7e-09:  4.8e-09) 1 (  3.8%) |******
[  4.8e-09:  4.9e-09) 2 (  7.7%) |************
[  4.9e-09:    5e-09) 0 (  0.0%) |
[    5e-09:  5.1e-09) 0 (  0.0%) |
[  5.1e-09:  5.2e-09) 0 (  0.0%) |
[  5.2e-09:  5.2e-09) 0 (  0.0%) |
[  5.2e-09:  5.3e-09) 1 (  3.8%) |******
[  5.3e-09:  5.4e-09) 7 ( 26.9%) |*******************************************
[  5.4e-09:  5.5e-09) 8 ( 30.8%) |*************************************************
[  5.5e-09:  5.6e-09) 7 ( 26.9%) |*******************************************

Final critical path delay (least slack): 8.44332 ns, Fmax: 118.437 MHz
Final setup Worst Negative Slack (sWNS): -8.44332 ns
Final setup Total Negative Slack (sTNS): -176.544 ns

Final setup slack histogram:
[ -8.4e-09: -8.1e-09) 7 ( 26.9%) |*************************************************
[ -8.1e-09: -7.8e-09) 2 (  7.7%) |**************
[ -7.8e-09: -7.5e-09) 0 (  0.0%) |
[ -7.5e-09: -7.1e-09) 0 (  0.0%) |
[ -7.1e-09: -6.8e-09) 0 (  0.0%) |
[ -6.8e-09: -6.5e-09) 1 (  3.8%) |*******
[ -6.5e-09: -6.2e-09) 6 ( 23.1%) |******************************************
[ -6.2e-09: -5.8e-09) 7 ( 26.9%) |*************************************************
[ -5.8e-09: -5.5e-09) 0 (  0.0%) |
[ -5.5e-09: -5.2e-09) 3 ( 11.5%) |*********************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 3.827e-06 sec
Full Max Req/Worst Slack updates 1 in 2.415e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 9.388e-06 sec
Flow timing analysis took 0.014761 seconds (0.0138739 STA, 0.000887061 slack) (33 full updates: 23 setup, 0 hold, 10 combined).
VPR succeeded
The entire flow of VPR took 9.20 seconds (max_rss 977.1 MiB)
Incr Slack updates 9 in 5.368e-05 sec
Full Max Req/Worst Slack updates 1 in 3.005e-06 sec
Incr Max Req/Worst Slack updates 8 in 3.164e-05 sec
Incr Criticality updates 7 in 0.000123571 sec
Full Criticality updates 2 in 4.807e-05 sec
