-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Sun Sep 12 01:33:53 EDT 2021                        

Solution Settings: peaseNTT.v28
  Current state: extract
  Project: Catapult_2_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/utils.cpp
      $PROJECT_HOME/include/utils.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/mc_scverify.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/utils.h
          $MGC_HOME/shared/include/mc_scverify.h
          $MGC_HOME/shared/include/ac_sync.h
            $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/main.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/utils.h
          $MGC_HOME/shared/include/mc_scverify.h
          $MGC_HOME/shared/include/ac_sync.h
            $MGC_HOME/shared/include/ac_channel.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /peaseNTT/core                     128   66570      66572            0  0          
    Design Total:                      128   66570      66572            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                            Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    --------------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                      
    BLOCK_1R1W_RBW(6,10,32,1024,1024,32,1)                         0.000     0.000      0.000            0.000 0.100          0           1 
    BLOCK_1R1W_RBW_rwport(6,10,32,1024,1024,32,1)                  0.000     0.000      0.000            0.000 0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(6,10,32,1024,1024,32,1)               0.000     0.000      0.000            0.000 0.100          1           0 
    [Lib: amba]                                                                                                                             
    ccs_axi4_slave_mem(1,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(4,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(5,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    [Lib: ccs_ioport]                                                                                                                       
    ccs_in(2,32)                                                   0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(3,32)                                                   0.000     0.000      0.000            0.000 0.000          1           0 
    [Lib: mgc_Xilinx-VIRTEX-7-1_beh]                                                                                                        
    mgc_add(3,0,1,1,3)                                             3.000     0.000      3.000            2.000 1.020          1           0 
    mgc_add(32,0,32,0,32)                                         32.000     0.000     32.000           31.000 1.455          6          10 
    mgc_add(33,0,32,0,33)                                         33.000     0.000     33.000           32.000 1.470          2           3 
    mgc_add(9,0,2,1,10)                                            9.000     0.000      9.000            8.000 1.110          1           1 
    mgc_and(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0          39 
    mgc_and(1,4)                                                   1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_and(1,5)                                                   1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_and(1,8)                                                   2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_and(10,2)                                                 10.000     0.000     10.000            0.000 0.560          0           2 
    mgc_and(2,2)                                                   2.000     0.000      2.000            0.000 0.560          1           1 
    mgc_and(3,2)                                                   3.000     0.000      3.000            0.000 0.560          1           1 
    mgc_and(32,2)                                                 32.000     0.000     32.000            0.000 0.560          0           1 
    mgc_and(8,2)                                                   8.000     0.000      8.000            0.000 0.560          1           1 
    mgc_and(9,2)                                                   9.000     0.000      9.000            0.000 0.560          1           4 
    mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2)                      2600.000     4.000      0.000            0.000 1.785          1           1 
    mgc_mux(1,1,2)                                                 1.000     0.000      1.000            0.000 0.090          0           3 
    mgc_mux(3,1,2)                                                 3.000     0.000      3.000            0.000 0.090          0           1 
    mgc_mux(32,1,2)                                               32.000     0.000     32.000            0.000 0.090          3          10 
    mgc_mux(9,1,2)                                                 9.000     0.000      9.000            0.000 0.090          0           1 
    mgc_mux1hot(1,4)                                               1.830     0.000      1.830            0.000 1.520          0           1 
    mgc_mux1hot(2,4)                                               3.661     0.000      3.661            0.000 1.520          0           1 
    mgc_mux1hot(2,5)                                               4.429     0.000      4.429            0.000 1.520          0           1 
    mgc_mux1hot(32,3)                                             46.282     0.000     46.282            0.000 0.560          0           5 
    mgc_mux1hot(32,4)                                             58.571     0.000     58.571            0.000 1.520          0           1 
    mgc_mux1hot(32,8)                                            107.726     0.000    107.726            0.000 1.520          0           1 
    mgc_mux1hot(5,3)                                               7.232     0.000      7.232            0.000 0.560          0           1 
    mgc_nand(1,3)                                                  1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_nor(1,12)                                                  3.000     0.000      3.000            0.000 1.520          0           1 
    mgc_nor(1,14)                                                  3.000     0.000      3.000            0.000 1.520          0           1 
    mgc_nor(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0          20 
    mgc_nor(1,3)                                                   1.000     0.000      1.000            0.000 0.560          0           4 
    mgc_nor(1,8)                                                   2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_not(1)                                                     0.000     0.000      0.000            0.000 0.000          0          33 
    mgc_not(32)                                                    0.000     0.000      0.000            0.000 0.000          0          10 
    mgc_or(1,10)                                                   2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_or(1,11)                                                   2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_or(1,2)                                                    1.000     0.000      1.000            0.000 0.560          0          25 
    mgc_or(1,22)                                                   5.000     0.000      5.000            0.000 1.520          0           1 
    mgc_or(1,3)                                                    1.000     0.000      1.000            0.000 0.560          0           9 
    mgc_or(1,4)                                                    1.000     0.000      1.000            0.000 0.560          0           8 
    mgc_or(1,5)                                                    1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_or(1,8)                                                    2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           5 
    mgc_reg_pos(1,0,0,1,1,0,0)                                     0.000     0.000      0.000            0.000 0.390          0           5 
    mgc_reg_pos(1,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.390          0          10 
    mgc_reg_pos(10,0,0,1,1,1,1)                                    0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(2,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(2,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                                    0.000     0.000      0.000            0.000 0.390          0          12 
    mgc_reg_pos(5,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(8,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           2 
    mgc_shift_bl(1,1,3,2)                                          0.359     0.000      0.359            0.000 0.560          1           1 
    mgc_shift_bl(1,1,3,3)                                          1.198     0.000      1.198            0.000 0.560          1           1 
    mgc_shift_l(1,1,4,9)                                           7.870     0.000      7.870            0.000 0.560          1           1 
    mgc_xor(1,2)                                                   1.000     0.000      1.000            0.000 0.560          0           1 
    [Lib: mgc_ioport]                                                                                                                       
    mgc_io_sync(0)                                                 0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                            
    TOTAL AREA (After Assignment):                              6899.288     4.000   1419.000          414.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   5877.4          7315.4          6906.3        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           5877.4 (100%)   7308.4 (100%)   6899.3 (100%) 
      MUX:                96.0   (2%)    727.1  (10%)    749.9  (11%) 
      FUNC:             2879.4  (49%)   3469.3  (47%)   3037.4  (44%) 
      LOGIC:              22.0   (0%)    232.0   (3%)    232.0   (3%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:              2880.0  (49%)   2880.0  (39%)   2880.0  (42%) 
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             7.0   (0%)      7.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             7.0 (100%)      7.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                 Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    butterFly1#1:f1.sva                              32         Y           Y      butterFly1#1:f1.sva                                   
                                                                                   butterFly1:f1.sva                                     
                                                                                   butterFly2#1:f1.sva                                   
                                                                                   butterFly2:f1.sva                                     
                                                                                   modulo_add:base#1.sva                                 
                                                                                   modulo_add:base#2.sva                                 
                                                                                   modulo_add:base#3.sva                                 
                                                                                   modulo_add:base.sva                                   
                                                                                   modulo_add#1:mux.itm                                  
                                                                                   modulo_add#2:mux.itm                                  
                                                                                   modulo_add#3:mux.itm                                  
                                                                                   modulo_add:mux.itm                                    
                                                                                   INNER_LOOP1:tw:asn.itm                                
                                                                                   INNER_LOOP2:tw:asn#3.itm                              
                                                                                   butterFly2#1:tw:asn.itm                               
                                                                                   butterFly2:tw:asn.itm                                 
    modulo_sub#1:mux.itm                             32         Y                  modulo_sub#1:mux.itm                                  
    modulo_sub#3:mux.itm                             32         Y                  modulo_sub#3:mux.itm                                  
    modulo_sub:mux.itm                               32         Y                  modulo_sub:mux.itm                                    
    mult#1:z:slc(mult:z:mul:cmp.z)(31-0).itm         32         Y           Y      mult#1:z:slc(mult:z:mul:cmp.z)(31-0).itm              
                                                                                   mult#2:z:slc(mult:z:mul:cmp.z)(31-0).itm              
                                                                                   mult#3:z:slc(mult:z:mul:cmp.z)(31-0).itm              
                                                                                   mult:z:slc(mult:z:mul:cmp.z)(31-0).itm                
                                                                                   mult:x#1.sva                                          
                                                                                   mult:x#2.sva                                          
                                                                                   mult:x#3.sva                                          
                                                                                   mult:x.sva                                            
    mult:res.sva                                     32         Y                  mult:res.sva                                          
    p.sva                                            32         Y           Y      p.sva                                                 
    reg(mult:res.lpi#3.dfm).cse                      32         Y                  reg(mult:res.lpi#3.dfm).cse                           
    twiddle:rsci.s_din.bfwt                          32         Y           Y      twiddle:rsci.s_din.bfwt                               
    twiddle_h:rsci.s_din.bfwt                        32         Y           Y      twiddle_h:rsci.s_din.bfwt                             
    xt:rsci.s_din.bfwt                               32         Y           Y      xt:rsci.s_din.bfwt                                    
    xt:rsci.s_dout.core                              32         Y                  xt:rsci.s_dout.core                                   
    INNER_LOOP1:r(9:0).sva#1                         10         Y           Y      INNER_LOOP1:r(9:0).sva#1                              
                                                                                   INNER_LOOP2:r(9:0).sva#1                              
                                                                                   INNER_LOOP3:r(9:0).sva#1                              
                                                                                   INNER_LOOP4:r(9:0).sva#1                              
    INNER_LOOP1:r(9:0).sva(8:0)                       9         Y           Y      INNER_LOOP1:r(9:0).sva(8:0)                           
                                                                                   INNER_LOOP2:r(9:0).sva(8:0)                           
                                                                                   INNER_LOOP3:r(9:0).sva(8:0)                           
                                                                                   INNER_LOOP4:r(9:0).sva(8:0)                           
    reg(xt:rsci.s_raddr.core(9:1)).cse                9         Y                  reg(xt:rsci.s_raddr.core(9:1)).cse                    
    operator<<<33,true>:return(8:0).sva(7:0)          8         Y           Y      operator<<<33,true>:return(8:0).sva                   
                                                                                   operator<<<33,true>#1:lshift.psp(7:0).sva             
    reg(twiddle:rsci.s_raddr.core(7:3)).cse           5         Y                  reg(twiddle:rsci.s_raddr.core(7:3)).cse               
    reg(operator-<20,false>:acc).ftd#1                2         Y           Y      reg(operator-<20,false>:acc).ftd#1                    
    reg(twiddle:rsci.s_raddr.core(1:0)).cse           2         Y                  reg(twiddle:rsci.s_raddr.core(1:0)).cse               
    c(1).sva                                          1         Y           Y      c(1).sva                                              
                                                                                   c(1).sva#1                                            
    core.wten                                         1                            core.wten                                             
    modulo_add#3:slc()(32).svs.st                     1         Y                  modulo_add#3:slc()(32).svs.st                         
    operator<<<33,true>:return(8:0).sva(8)            1         Y           Y      operator<<<33,true>:return(8:0).sva                   
                                                                                   operator<<<33,true>#1:lshift.psp(7:0).sva             
    reg(ensig.cgo).cse                                1         Y                  reg(ensig.cgo).cse                                    
    reg(modulo_add:slc()(32).svs.st).cse              1         Y                  reg(modulo_add:slc()(32).svs.st).cse                  
    reg(operator-<20,false>:acc).ftd                  1         Y           Y      reg(operator-<20,false>:acc).ftd                      
    reg(twiddle:rsci.oswt).cse                        1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(twiddle:rsci.s_raddr.core(2)).cse             1         Y                  reg(twiddle:rsci.s_raddr.core(2)).cse                 
    reg(twiddle:rsci.s_raddr.core(8)).cse             1         Y                  reg(twiddle:rsci.s_raddr.core(8)).cse                 
    reg(xt:rsc.triosy:obj.iswt0).cse                  1         Y                  reg(xt:rsc.triosy:obj.iswt0).cse                      
    reg(xt:rsci.oswt#1).cse                           1         Y                  reg(xt:rsci.oswt#1).cse                               
    reg(xt:rsci.oswt).cse                             1         Y                  reg(xt:rsci.oswt).cse                                 
    reg(yt:rsc.@.cgo).cse                             1         Y                  reg(yt:rsc.@.cgo).cse                                 
    twiddle:rsci.bcwt                                 1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                               1                            twiddle_h:rsci.bcwt                                   
    xt:rsci.bcwt                                      1                            xt:rsci.bcwt                                          
    xt:rsci.bcwt#1                                    1                            xt:rsci.bcwt#1                                        
    xt:rsci.s_raddr.core(0)                           1         Y                  xt:rsci.s_raddr.core(0)                               
    xt:rsci.s_waddr.core(9)                           1         Y                  xt:rsci.s_waddr.core(9)                               
                                                                                                                                         
    Total:                                          449            444         224 (Total Gating Ratio: 0.99, CG Opt Gating Ratio: 0.50) 
    
  Timing Report
    Critical Path
      Max Delay:  3.9772510000000003
      Slack:      1.0227489999999997
      
      Path                                                                                 Startpoint                                Endpoint                                       Delay  Slack  
      ------------------------------------------------------------------------------------ ----------------------------------------- ---------------------------------------------- ------ ------
      1                                                                                    peaseNTT:core/mult:z:mul:cmp              peaseNTT:core/mult:z:mul:cmp                   3.9773 1.0227 
                                                                                                                                                                                                  
        Instance                                                                           Component                                                                                Delta  Delay  
        --------                                                                           ---------                                                                                -----  -----  
        peaseNTT:core/mult:z:mul:cmp                                                       mgc_mul_pipe_32_0_32_0_52_1_1_0_1_2_2                                                    1.7853 1.7853 
        peaseNTT:core/mult:z:mul:cmp.z                                                                                                                                              0.0000 1.7853 
        peaseNTT:core/operator>><64,false>:operator>><64,false>:slc(mult:t:mul)(51-20)                                                                                              0.0000 1.7853 
        peaseNTT:core/operator>><64,false>:operator>><64,false>:slc(mult:t:mul)(51-20).itm                                                                                          0.0000 1.7853 
        peaseNTT:core/butterFly1:f1:mux1h                                                  mgc_mux1hot_32_4                                                                         1.5200 3.3053 
        peaseNTT:core/butterFly1:f1:mux1h.itm                                                                                                                                       0.0000 3.3053 
        peaseNTT:core/mult:z:mul:cmp                                                       mgc_mul_pipe_32_0_32_0_52_1_1_0_1_2_2                                                    0.0000 3.9773 
                                                                                                                                                                                                  
      2                                                                                    peaseNTT:core/reg(butterFly1#1:f1)        peaseNTT:core/reg(modulo_add:slc()(32).svs.st) 3.8750 1.1250 
                                                                                                                                                                                                  
        Instance                                                                           Component                                                                                Delta  Delay  
        --------                                                                           ---------                                                                                -----  -----  
        peaseNTT:core/reg(butterFly1#1:f1)                                                 mgc_reg_pos_32_0_0_0_0_1_1                                                               0.3900 0.3900 
        peaseNTT:core/butterFly1#1:f1.sva                                                                                                                                           0.0000 0.3900 
        peaseNTT:core/butterFly1:acc                                                       mgc_addc_32_0_32_0_32                                                                    1.4550 1.8450 
        peaseNTT:core/modulo_add:base.sva:mx0w2                                                                                                                                     0.0000 1.8450 
        peaseNTT:core/butterFly1:not                                                       mgc_not_32                                                                               0.0000 1.8450 
        peaseNTT:core/butterFly1:not.itm                                                                                                                                            0.0000 1.8450 
        peaseNTT:core/modulo_add:mux1h#1                                                   mgc_mux1hot_32_3                                                                         0.5600 2.4050 
        peaseNTT:core/modulo_add:mux1h#1.itm                                                                                                                                        0.0000 2.4050 
        peaseNTT:core/modulo_add#1:acc#1:rg                                                mgc_addc_33_0_32_0_33                                                                    1.4700 3.8750 
        peaseNTT:core/z.out#6                                                                                                                                                       0.0000 3.8750 
        peaseNTT:core/modulo_add:slc(z.out#6)(32)                                                                                                                                   0.0000 3.8750 
        peaseNTT:core/modulo_add:slc(z.out#6)(32).itm                                                                                                                               0.0000 3.8750 
        peaseNTT:core/reg(modulo_add:slc()(32).svs.st)                                     mgc_reg_pos_1_0_0_1_1_1_1                                                                0.0000 3.8750 
                                                                                                                                                                                                  
      3                                                                                    peaseNTT:core/reg(butterFly1#1:f1)        peaseNTT:core/reg(modulo_add:slc()(32).svs.st) 3.8750 1.1250 
                                                                                                                                                                                                  
        Instance                                                                           Component                                                                                Delta  Delay  
        --------                                                                           ---------                                                                                -----  -----  
        peaseNTT:core/reg(butterFly1#1:f1)                                                 mgc_reg_pos_32_0_0_0_0_1_1                                                               0.3900 0.3900 
        peaseNTT:core/butterFly1#1:f1.sva                                                                                                                                           0.0000 0.3900 
        peaseNTT:core/butterFly1#1:acc                                                     mgc_addc_32_0_32_0_32                                                                    1.4550 1.8450 
        peaseNTT:core/modulo_add:base#1.sva:mx0w5                                                                                                                                   0.0000 1.8450 
        peaseNTT:core/butterFly1#1:not                                                     mgc_not_32                                                                               0.0000 1.8450 
        peaseNTT:core/butterFly1#1:not.itm                                                                                                                                          0.0000 1.8450 
        peaseNTT:core/modulo_add:mux1h#1                                                   mgc_mux1hot_32_3                                                                         0.5600 2.4050 
        peaseNTT:core/modulo_add:mux1h#1.itm                                                                                                                                        0.0000 2.4050 
        peaseNTT:core/modulo_add#1:acc#1:rg                                                mgc_addc_33_0_32_0_33                                                                    1.4700 3.8750 
        peaseNTT:core/z.out#6                                                                                                                                                       0.0000 3.8750 
        peaseNTT:core/modulo_add:slc(z.out#6)(32)                                                                                                                                   0.0000 3.8750 
        peaseNTT:core/modulo_add:slc(z.out#6)(32).itm                                                                                                                               0.0000 3.8750 
        peaseNTT:core/reg(modulo_add:slc()(32).svs.st)                                     mgc_reg_pos_1_0_0_1_1_1_1                                                                0.0000 3.8750 
                                                                                                                                                                                                  
      4                                                                                    peaseNTT:core/reg(mult:res.lpi#3.dfm)     peaseNTT:core/reg(modulo_add:slc()(32).svs.st) 3.8750 1.1250 
                                                                                                                                                                                                  
        Instance                                                                           Component                                                                                Delta  Delay  
        --------                                                                           ---------                                                                                -----  -----  
        peaseNTT:core/reg(mult:res.lpi#3.dfm)                                              mgc_reg_pos_32_0_0_0_0_1_1                                                               0.3900 0.3900 
        peaseNTT:core/reg(mult:res.lpi#3.dfm).cse                                                                                                                                   0.0000 0.3900 
        peaseNTT:core/butterFly1#1:acc                                                     mgc_addc_32_0_32_0_32                                                                    1.4550 1.8450 
        peaseNTT:core/modulo_add:base#1.sva:mx0w5                                                                                                                                   0.0000 1.8450 
        peaseNTT:core/butterFly1#1:not                                                     mgc_not_32                                                                               0.0000 1.8450 
        peaseNTT:core/butterFly1#1:not.itm                                                                                                                                          0.0000 1.8450 
        peaseNTT:core/modulo_add:mux1h#1                                                   mgc_mux1hot_32_3                                                                         0.5600 2.4050 
        peaseNTT:core/modulo_add:mux1h#1.itm                                                                                                                                        0.0000 2.4050 
        peaseNTT:core/modulo_add#1:acc#1:rg                                                mgc_addc_33_0_32_0_33                                                                    1.4700 3.8750 
        peaseNTT:core/z.out#6                                                                                                                                                       0.0000 3.8750 
        peaseNTT:core/modulo_add:slc(z.out#6)(32)                                                                                                                                   0.0000 3.8750 
        peaseNTT:core/modulo_add:slc(z.out#6)(32).itm                                                                                                                               0.0000 3.8750 
        peaseNTT:core/reg(modulo_add:slc()(32).svs.st)                                     mgc_reg_pos_1_0_0_1_1_1_1                                                                0.0000 3.8750 
                                                                                                                                                                                                  
      5                                                                                    peaseNTT:core/reg(butterFly1#1:f1)        peaseNTT:core/reg(modulo_add:slc()(32).svs.st) 3.8750 1.1250 
                                                                                                                                                                                                  
        Instance                                                                           Component                                                                                Delta  Delay  
        --------                                                                           ---------                                                                                -----  -----  
        peaseNTT:core/reg(butterFly1#1:f1)                                                 mgc_reg_pos_32_0_0_0_0_1_1                                                               0.3900 0.3900 
        peaseNTT:core/butterFly1#1:f1.sva                                                                                                                                           0.0000 0.3900 
        peaseNTT:core/butterFly2:acc                                                       mgc_addc_32_0_32_0_32                                                                    1.4550 1.8450 
        peaseNTT:core/modulo_add:base#2.sva:mx0w6                                                                                                                                   0.0000 1.8450 
        peaseNTT:core/butterFly2:not                                                       mgc_not_32                                                                               0.0000 1.8450 
        peaseNTT:core/butterFly2:not.itm                                                                                                                                            0.0000 1.8450 
        peaseNTT:core/modulo_add:mux1h#1                                                   mgc_mux1hot_32_3                                                                         0.5600 2.4050 
        peaseNTT:core/modulo_add:mux1h#1.itm                                                                                                                                        0.0000 2.4050 
        peaseNTT:core/modulo_add#1:acc#1:rg                                                mgc_addc_33_0_32_0_33                                                                    1.4700 3.8750 
        peaseNTT:core/z.out#6                                                                                                                                                       0.0000 3.8750 
        peaseNTT:core/modulo_add:slc(z.out#6)(32)                                                                                                                                   0.0000 3.8750 
        peaseNTT:core/modulo_add:slc(z.out#6)(32).itm                                                                                                                               0.0000 3.8750 
        peaseNTT:core/reg(modulo_add:slc()(32).svs.st)                                     mgc_reg_pos_1_0_0_1_1_1_1                                                                0.0000 3.8750 
                                                                                                                                                                                                  
      6                                                                                    peaseNTT:core/reg(mult:res.lpi#3.dfm)     peaseNTT:core/reg(modulo_add:slc()(32).svs.st) 3.8750 1.1250 
                                                                                                                                                                                                  
        Instance                                                                           Component                                                                                Delta  Delay  
        --------                                                                           ---------                                                                                -----  -----  
        peaseNTT:core/reg(mult:res.lpi#3.dfm)                                              mgc_reg_pos_32_0_0_0_0_1_1                                                               0.3900 0.3900 
        peaseNTT:core/reg(mult:res.lpi#3.dfm).cse                                                                                                                                   0.0000 0.3900 
        peaseNTT:core/butterFly2:acc                                                       mgc_addc_32_0_32_0_32                                                                    1.4550 1.8450 
        peaseNTT:core/modulo_add:base#2.sva:mx0w6                                                                                                                                   0.0000 1.8450 
        peaseNTT:core/butterFly2:not                                                       mgc_not_32                                                                               0.0000 1.8450 
        peaseNTT:core/butterFly2:not.itm                                                                                                                                            0.0000 1.8450 
        peaseNTT:core/modulo_add:mux1h#1                                                   mgc_mux1hot_32_3                                                                         0.5600 2.4050 
        peaseNTT:core/modulo_add:mux1h#1.itm                                                                                                                                        0.0000 2.4050 
        peaseNTT:core/modulo_add#1:acc#1:rg                                                mgc_addc_33_0_32_0_33                                                                    1.4700 3.8750 
        peaseNTT:core/z.out#6                                                                                                                                                       0.0000 3.8750 
        peaseNTT:core/modulo_add:slc(z.out#6)(32)                                                                                                                                   0.0000 3.8750 
        peaseNTT:core/modulo_add:slc(z.out#6)(32).itm                                                                                                                               0.0000 3.8750 
        peaseNTT:core/reg(modulo_add:slc()(32).svs.st)                                     mgc_reg_pos_1_0_0_1_1_1_1                                                                0.0000 3.8750 
                                                                                                                                                                                                  
      7                                                                                    peaseNTT:core/peaseNTT:core_core:fsm:inst peaseNTT:core/reg(modulo_sub:mux)              3.6500 1.3500 
                                                                                                                                                                                                  
        Instance                                                                           Component                                                                                Delta  Delay  
        --------                                                                           ---------                                                                                -----  -----  
        peaseNTT:core/peaseNTT:core_core:fsm:inst                                          peaseNTT:core_core:fsm                                                                   0.0000 0.0000 
        peaseNTT:core/fsm_output                                                                                                                                                    0.0000 0.0000 
        peaseNTT:core/slc(fsm_output)(11)#6                                                                                                                                         0.0000 0.0000 
        peaseNTT:core/slc(fsm_output)(11)#6.itm                                                                                                                                     0.0000 0.0000 
        peaseNTT:core/modulo_add:qif:or                                                    mgc_or_1_2                                                                               0.5600 0.5600 
        peaseNTT:core/modulo_add:qif:or.itm                                                                                                                                         0.0000 0.5600 
        peaseNTT:core/modulo_add:qif:modulo_add:qif:mux                                    mgc_mux_32_1_2                                                                           0.0900 0.6500 
        peaseNTT:core/modulo_add:qif:modulo_add:qif:mux.itm                                                                                                                         0.0000 0.6500 
        peaseNTT:core/butterFly1:acc#1:rg                                                  mgc_addc_32_0_32_0_32                                                                    1.4550 2.1050 
        peaseNTT:core/z.out#1                                                                                                                                                       0.0000 2.1050 
        peaseNTT:core/butterFly1:slc(modulo_sub:base.sva#1)(30-0)                                                                                                                   0.0000 2.1050 
        peaseNTT:core/butterFly1:slc(modulo_sub:base.sva#1)(30-0).itm                                                                                                               0.0000 2.1050 
        peaseNTT:core/modulo_sub:qif:conc#1                                                                                                                                         0.0000 2.1050 
        peaseNTT:core/modulo_sub:qif:conc#1.itm                                                                                                                                     0.0000 2.1050 
        peaseNTT:core/modulo_sub:qif:acc                                                   mgc_addc_32_0_32_0_32                                                                    1.4550 3.5600 
        peaseNTT:core/modulo_sub:qif:acc.itm                                                                                                                                        0.0000 3.5600 
        peaseNTT:core/modulo_sub:mux                                                       mgc_mux_32_1_2                                                                           0.0900 3.6500 
        peaseNTT:core/modulo_sub:mux.itm#2                                                                                                                                          0.0000 3.6500 
        peaseNTT:core/reg(modulo_sub:mux)                                                  mgc_reg_pos_32_0_0_0_0_1_1                                                               0.0000 3.6500 
                                                                                                                                                                                                  
      8                                                                                    peaseNTT:core/peaseNTT:core_core:fsm:inst peaseNTT:core/reg(modulo_sub#3:mux)            3.6500 1.3500 
                                                                                                                                                                                                  
        Instance                                                                           Component                                                                                Delta  Delay  
        --------                                                                           ---------                                                                                -----  -----  
        peaseNTT:core/peaseNTT:core_core:fsm:inst                                          peaseNTT:core_core:fsm                                                                   0.0000 0.0000 
        peaseNTT:core/fsm_output                                                                                                                                                    0.0000 0.0000 
        peaseNTT:core/slc(fsm_output)(11)#6                                                                                                                                         0.0000 0.0000 
        peaseNTT:core/slc(fsm_output)(11)#6.itm                                                                                                                                     0.0000 0.0000 
        peaseNTT:core/modulo_add:qif:or                                                    mgc_or_1_2                                                                               0.5600 0.5600 
        peaseNTT:core/modulo_add:qif:or.itm                                                                                                                                         0.0000 0.5600 
        peaseNTT:core/modulo_add:qif:modulo_add:qif:mux                                    mgc_mux_32_1_2                                                                           0.0900 0.6500 
        peaseNTT:core/modulo_add:qif:modulo_add:qif:mux.itm                                                                                                                         0.0000 0.6500 
        peaseNTT:core/butterFly1:acc#1:rg                                                  mgc_addc_32_0_32_0_32                                                                    1.4550 2.1050 
        peaseNTT:core/z.out#1                                                                                                                                                       0.0000 2.1050 
        peaseNTT:core/butterFly2#1:slc(modulo_sub:base#3.sva#1)(30-0)                                                                                                               0.0000 2.1050 
        peaseNTT:core/butterFly2#1:slc(modulo_sub:base#3.sva#1)(30-0).itm                                                                                                           0.0000 2.1050 
        peaseNTT:core/modulo_sub#3:qif:conc#1                                                                                                                                       0.0000 2.1050 
        peaseNTT:core/modulo_sub#3:qif:conc#1.itm                                                                                                                                   0.0000 2.1050 
        peaseNTT:core/modulo_sub#3:qif:acc                                                 mgc_addc_32_0_32_0_32                                                                    1.4550 3.5600 
        peaseNTT:core/modulo_sub#3:qif:acc.itm                                                                                                                                      0.0000 3.5600 
        peaseNTT:core/modulo_sub#3:mux                                                     mgc_mux_32_1_2                                                                           0.0900 3.6500 
        peaseNTT:core/modulo_sub#3:mux.itm#2                                                                                                                                        0.0000 3.6500 
        peaseNTT:core/reg(modulo_sub#3:mux)                                                mgc_reg_pos_32_0_0_0_0_1_1                                                               0.0000 3.6500 
                                                                                                                                                                                                  
      9                                                                                    peaseNTT:core/peaseNTT:core_core:fsm:inst peaseNTT:core/reg(modulo_sub#3:mux)            3.6500 1.3500 
                                                                                                                                                                                                  
        Instance                                                                           Component                                                                                Delta  Delay  
        --------                                                                           ---------                                                                                -----  -----  
        peaseNTT:core/peaseNTT:core_core:fsm:inst                                          peaseNTT:core_core:fsm                                                                   0.0000 0.0000 
        peaseNTT:core/fsm_output                                                                                                                                                    0.0000 0.0000 
        peaseNTT:core/slc(fsm_output)(53)#8                                                                                                                                         0.0000 0.0000 
        peaseNTT:core/slc(fsm_output)(53)#8.itm                                                                                                                                     0.0000 0.0000 
        peaseNTT:core/modulo_add:qif:or                                                    mgc_or_1_2                                                                               0.5600 0.5600 
        peaseNTT:core/modulo_add:qif:or.itm                                                                                                                                         0.0000 0.5600 
        peaseNTT:core/modulo_add:qif:modulo_add:qif:mux                                    mgc_mux_32_1_2                                                                           0.0900 0.6500 
        peaseNTT:core/modulo_add:qif:modulo_add:qif:mux.itm                                                                                                                         0.0000 0.6500 
        peaseNTT:core/butterFly1:acc#1:rg                                                  mgc_addc_32_0_32_0_32                                                                    1.4550 2.1050 
        peaseNTT:core/z.out#1                                                                                                                                                       0.0000 2.1050 
        peaseNTT:core/butterFly2#1:slc(modulo_sub:base#3.sva#1)(30-0)                                                                                                               0.0000 2.1050 
        peaseNTT:core/butterFly2#1:slc(modulo_sub:base#3.sva#1)(30-0).itm                                                                                                           0.0000 2.1050 
        peaseNTT:core/modulo_sub#3:qif:conc#1                                                                                                                                       0.0000 2.1050 
        peaseNTT:core/modulo_sub#3:qif:conc#1.itm                                                                                                                                   0.0000 2.1050 
        peaseNTT:core/modulo_sub#3:qif:acc                                                 mgc_addc_32_0_32_0_32                                                                    1.4550 3.5600 
        peaseNTT:core/modulo_sub#3:qif:acc.itm                                                                                                                                      0.0000 3.5600 
        peaseNTT:core/modulo_sub#3:mux                                                     mgc_mux_32_1_2                                                                           0.0900 3.6500 
        peaseNTT:core/modulo_sub#3:mux.itm#2                                                                                                                                        0.0000 3.6500 
        peaseNTT:core/reg(modulo_sub#3:mux)                                                mgc_reg_pos_32_0_0_0_0_1_1                                                               0.0000 3.6500 
                                                                                                                                                                                                  
      10                                                                                   peaseNTT:core/peaseNTT:core_core:fsm:inst peaseNTT:core/reg(butterFly1#1:f1)             3.6250 1.3750 
                                                                                                                                                                                                  
        Instance                                                                           Component                                                                                Delta  Delay  
        --------                                                                           ---------                                                                                -----  -----  
        peaseNTT:core/peaseNTT:core_core:fsm:inst                                          peaseNTT:core_core:fsm                                                                   0.0000 0.0000 
        peaseNTT:core/fsm_output                                                                                                                                                    0.0000 0.0000 
        peaseNTT:core/slc(fsm_output)(11)#6                                                                                                                                         0.0000 0.0000 
        peaseNTT:core/slc(fsm_output)(11)#6.itm                                                                                                                                     0.0000 0.0000 
        peaseNTT:core/modulo_add:qif:or                                                    mgc_or_1_2                                                                               0.5600 0.5600 
        peaseNTT:core/modulo_add:qif:or.itm                                                                                                                                         0.0000 0.5600 
        peaseNTT:core/modulo_add:qif:modulo_add:qif:mux                                    mgc_mux_32_1_2                                                                           0.0900 0.6500 
        peaseNTT:core/modulo_add:qif:modulo_add:qif:mux.itm                                                                                                                         0.0000 0.6500 
        peaseNTT:core/butterFly1:acc#1:rg                                                  mgc_addc_32_0_32_0_32                                                                    1.4550 2.1050 
        peaseNTT:core/z.out#1                                                                                                                                                       0.0000 2.1050 
        peaseNTT:core/INNER_LOOP1:tw:mux1h                                                 mgc_mux1hot_32_8                                                                         1.5200 3.6250 
        peaseNTT:core/INNER_LOOP1:tw:mux1h.itm                                                                                                                                      0.0000 3.6250 
        peaseNTT:core/reg(butterFly1#1:f1)                                                 mgc_reg_pos_32_0_0_0_0_1_1                                                               0.0000 3.6250 
                                                                                                                                                                                                  
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 5.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                            Port                                                   Slack (Delay) Messages 
      ----------------------------------------------------------------------------------- ----------------------------------------------------- ------ ------- --------
      peaseNTT:core/reg(p)                                                                p:rsci.idat                                           5.0000  0.0000          
      peaseNTT:core/reg(c(1))                                                             c:c:or.itm                                            3.4000  1.6000          
      peaseNTT:core/reg(xt:rsci.oswt)                                                     or#154.itm                                            3.8800  1.1200          
      peaseNTT:core/reg(xt:rsci.oswt#1)                                                   or#155.itm                                            3.8800  1.1200          
      peaseNTT:core/reg(xt:rsci.s_raddr.core(0))                                          butterFly1:f1:not.itm                                 5.0000  0.0000          
      peaseNTT:core/reg(xt:rsci.s_raddr.core(9:1))                                        INNER_LOOP1:r(9:0).sva(8:0)                           1.8900  3.1100          
      peaseNTT:core/reg(xt:rsci.s_waddr.core(9))                                          butterFly1:f1:or.itm                                  4.4400  0.5600          
      peaseNTT:core/reg(xt:rsci.s_dout.core)                                              modulo_sub#1:mux1h.itm                                3.8800  1.1200          
      peaseNTT:core/reg(twiddle:rsci.oswt)                                                or#161.itm                                            4.4400  0.5600          
      peaseNTT:core/reg(twiddle:rsci.s_raddr.core(2))                                     INNER_LOOP1:tw_h:mux1h.itm                            2.5300  2.4700          
      peaseNTT:core/reg(twiddle:rsci.s_raddr.core(7:3))                                   INNER_LOOP1:tw_h:mux1h#1.itm                          3.4900  1.5100          
      peaseNTT:core/reg(twiddle:rsci.s_raddr.core(1:0))                                   INNER_LOOP1:tw_h:mux1h#2.itm                          2.5300  2.4700          
      peaseNTT:core/reg(twiddle:rsci.s_raddr.core(8))                                     INNER_LOOP1:tw_h:mux.itm                              3.7900  1.2100          
      peaseNTT:core/reg(yt:rsc.@.cgo)                                                     or#174.rmff                                           3.3200  1.6800          
      peaseNTT:core/reg(xt:rsc.triosy:obj.iswt0)                                          and#159.itm                                           3.4900  1.5100          
      peaseNTT:core/reg(ensig.cgo)                                                        or#184.rmff                                           2.0880  2.9120          
      peaseNTT:core/reg(operator-<20,false>:acc)                                          operator-<20,false>:operator-<20,false>:mux.itm       3.1500  1.8500          
      peaseNTT:core/reg(operator-<20,false>:acc)#1                                        operator-<20,false>:mux1h#3.itm                       1.4100  3.5900          
      peaseNTT:core/reg(INNER_LOOP1:r(9:0).sva(8:0))                                      INNER_LOOP1:r:INNER_LOOP1:r:and.itm                   3.8800  1.1200          
      peaseNTT:core/reg(operator<<<33,true>:return(8:0))                                  slc(STAGE_LOOP:base:STAGE_LOOP:base:mux.rgt)(8).itm   2.5900  2.4100          
      peaseNTT:core/reg(operator<<<33,true>:return(8:0))#1                                slc(STAGE_LOOP:base:STAGE_LOOP:base:mux.rgt)(7-0).itm 2.5900  2.4100          
      peaseNTT:core/reg(INNER_LOOP1:r(9:0))                                               z.out#7                                               1.7200  3.2800          
      peaseNTT:core/reg(butterFly1#1:f1)                                                  INNER_LOOP1:tw:mux1h.itm                              1.3750  3.6250          
      peaseNTT:core/reg(mult#1:z:slc(mult:z:mul:cmp.z)(31-0))                             butterFly1:f1:mux1h#1.itm                             2.6547  2.3453          
      peaseNTT:core/reg(mult:res)                                                         z.out#2                                               1.5797  3.4203          
      peaseNTT:core/reg(mult:res.lpi#3.dfm)                                               mult:res:mux.itm                                      1.5797  3.4203          
      peaseNTT:core/reg(modulo_sub:mux)                                                   modulo_sub:mux.itm#2                                  1.3500  3.6500          
      peaseNTT:core/reg(modulo_add:slc()(32).svs.st)                                      modulo_add:slc(z.out#6)(32).itm                       1.1250  3.8750          
      peaseNTT:core/reg(modulo_sub#1:mux)                                                 modulo_sub#1:mux.itm#2                                1.6100  3.3900          
      peaseNTT:core/reg(modulo_sub#3:mux)                                                 modulo_sub#3:mux.itm#2                                1.3500  3.6500          
      peaseNTT:core/reg(modulo_add#3:slc()(32).svs.st)                                    modulo_add#3:slc(modulo_add#3:acc#1)(32).itm          1.6850  3.3150          
      peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/reg(xt:rsci.bcwt)                            butterFly1:f1:nor.itm                                 1.8100  3.1900          
      peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/reg(xt:rsci.bcwt#1)                          butterFly1:f1:nor#3.itm                               1.8100  3.1900          
      peaseNTT:core:xt:rsci:xt:rsc.@:wait_dp/reg(xt:rsci.s_din.bfwt)                      xt:rsci.s_din                                         3.9600  1.0400          
      peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)             INNER_LOOP1:tw:nor.itm                                1.8100  3.1900          
      peaseNTT:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.s_din.bfwt)       twiddle:rsci.s_din                                    3.9600  1.0400          
      peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)       INNER_LOOP1:tw_h:nor.itm                              1.8100  3.1900          
      peaseNTT:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.s_din.bfwt) twiddle_h:rsci.s_din                                  3.9600  1.0400          
      peaseNTT:core:staller/reg(core.wten)                                                not.itm                                               2.9300  2.0700          
      peaseNTT                                                                            xt:rsc.RVALID                                         4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.RUSER                                          4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.RLAST                                          4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.RRESP                                          4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.RDATA                                          4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.RID                                            4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.ARREADY                                        4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.BVALID                                         4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.BUSER                                          4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.BRESP                                          4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.BID                                            4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.WREADY                                         4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.AWREADY                                        4.0500  0.9500          
      peaseNTT                                                                            xt:rsc.triosy.lz                                      4.0500  0.9500          
      peaseNTT                                                                            p:rsc.triosy.lz                                       4.0500  0.9500          
      peaseNTT                                                                            r:rsc.triosy.lz                                       4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.RVALID                                    4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.RUSER                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.RLAST                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.RRESP                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.RDATA                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.RID                                       4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.ARREADY                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.BVALID                                    4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.BUSER                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.BRESP                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.BID                                       4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.WREADY                                    4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.AWREADY                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle:rsc.triosy.lz                                 4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.RVALID                                  4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.RUSER                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.RLAST                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.RRESP                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.RDATA                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.RID                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.ARREADY                                 4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.BVALID                                  4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.BUSER                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.BRESP                                   4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.BID                                     4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.WREADY                                  4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.AWREADY                                 4.0500  0.9500          
      peaseNTT                                                                            twiddle_h:rsc.triosy.lz                               4.0500  0.9500          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                  33     3 
    -                  32    10 
    -                  10     1 
    and                         
    -                   9     4 
    -                   8     1 
    -                  32     1 
    -                   3     1 
    -                   2     1 
    -                  10     2 
    -                   1    42 
    lshift                      
    -                   9     1 
    -                   3     1 
    -                   2     1 
    mul                         
    -                  52     1 
    mux                         
    -                   9     1 
    -                  32    10 
    -                   3     1 
    -                   1     3 
    mux1h                       
    -                   5     1 
    -                  32     7 
    -                   2     2 
    -                   1     1 
    nand                        
    -                   1     1 
    nor                         
    -                   1    27 
    not                         
    -                  32    10 
    -                   1    33 
    or                          
    -                   1    47 
    read_port                   
    -                  32     1 
    read_ram                    
    -                  32     3 
    read_sync                   
    -                   0     5 
    reg                         
    -                   9     2 
    -                   8     1 
    -                   5     1 
    -                  32    12 
    -                   2     2 
    -                  10     1 
    -                   1    20 
    write_ram                   
    -                   0     1 
    xor                         
    -                   1     1 
    
  End of Report
