// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
// Date        : Sun Jun 16 23:29:42 2024
// Host        : Tey running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_v_demosaic_0_0_sim_netlist.v
// Design      : design_1_v_demosaic_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_v_demosaic_0_0,design_1_v_demosaic_0_0_v_demosaic,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_v_demosaic_0_0_v_demosaic,Vivado 2024.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [5:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [5:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 250585401, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 250585401, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [15:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [1:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [1:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 250585401, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [31:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [3:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [3:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 250585401, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [29:0]\^m_axis_video_TDATA ;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [15:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [31:30]NLW_inst_m_axis_video_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [3:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDATA[31] = \<const0> ;
  assign m_axis_video_TDATA[30] = \<const0> ;
  assign m_axis_video_TDATA[29:0] = \^m_axis_video_TDATA [29:0];
  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[3] = \<const1> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_v_demosaic inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA({NLW_inst_m_axis_video_TDATA_UNCONNECTED[31:30],\^m_axis_video_TDATA }),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[3:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[3:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR({s_axi_CTRL_AWADDR[5:2],1'b0,1'b0}),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_video_TDATA[9:0]}),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer
   (ack_in_t_reg,
    push,
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg,
    ap_sync_AXIvideo2MultiBayer_U0_ap_ready,
    Q,
    \axi_data_fu_84_reg[9] ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    s_axis_video_TVALID,
    imgBayer_full_n,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TDATA,
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg,
    ap_start,
    ap_done_reg,
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
    D,
    \trunc_ln146_reg_335_reg[10]_0 ,
    \trunc_ln145_reg_330_reg[10]_0 );
  output ack_in_t_reg;
  output push;
  output ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg;
  output ap_sync_AXIvideo2MultiBayer_U0_ap_ready;
  output [0:0]Q;
  output [9:0]\axi_data_fu_84_reg[9] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input s_axis_video_TVALID;
  input imgBayer_full_n;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [9:0]s_axis_video_TDATA;
  input ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg;
  input ap_start;
  input ap_done_reg;
  input ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  input [0:0]D;
  input [10:0]\trunc_ln146_reg_335_reg[10]_0 ;
  input [10:0]\trunc_ln145_reg_330_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire ack_in_t_reg;
  wire and_ln188_reg_369;
  wire \and_ln188_reg_369[0]_i_1_n_5 ;
  wire \ap_CS_fsm[5]_i_2_n_5 ;
  wire \ap_CS_fsm[5]_i_3_n_5 ;
  wire \ap_CS_fsm[5]_i_4_n_5 ;
  wire \ap_CS_fsm[5]_i_5_n_5 ;
  wire \ap_CS_fsm[5]_i_6_n_5 ;
  wire \ap_CS_fsm_reg_n_5_[6] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [2:2]ap_NS_fsm;
  wire [9:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2MultiBayer_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg;
  wire ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg;
  wire [9:0]axi_data_2_fu_78;
  wire [9:0]\axi_data_fu_84_reg[9] ;
  wire axi_last_2_reg_126;
  wire axi_last_4_loc_fu_86;
  wire cmp10251_fu_233_p2;
  wire cmp10251_reg_353;
  wire [10:0]cols_reg_345;
  wire [10:0]d_read_reg_22;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_11;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_11;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_12;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_6;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_7;
  wire grp_reg_unsigned_short_s_fu_220_ap_ce;
  wire grp_reg_unsigned_short_s_fu_225_n_10;
  wire grp_reg_unsigned_short_s_fu_225_n_11;
  wire grp_reg_unsigned_short_s_fu_225_n_12;
  wire grp_reg_unsigned_short_s_fu_225_n_13;
  wire grp_reg_unsigned_short_s_fu_225_n_14;
  wire grp_reg_unsigned_short_s_fu_225_n_15;
  wire grp_reg_unsigned_short_s_fu_225_n_5;
  wire grp_reg_unsigned_short_s_fu_225_n_6;
  wire grp_reg_unsigned_short_s_fu_225_n_7;
  wire grp_reg_unsigned_short_s_fu_225_n_8;
  wire grp_reg_unsigned_short_s_fu_225_n_9;
  wire [10:0]i_4_fu_253_p2;
  wire \i_fu_82[10]_i_3_n_5 ;
  wire [10:0]i_fu_82_reg;
  wire imgBayer_full_n;
  wire [9:0]p_0_in;
  wire [9:0]p_1_in;
  wire push;
  wire regslice_both_s_axis_video_V_data_V_U_n_17;
  wire regslice_both_s_axis_video_V_data_V_U_n_18;
  wire regslice_both_s_axis_video_V_data_V_U_n_19;
  wire regslice_both_s_axis_video_V_data_V_U_n_20;
  wire regslice_both_s_axis_video_V_data_V_U_n_21;
  wire regslice_both_s_axis_video_V_data_V_U_n_22;
  wire regslice_both_s_axis_video_V_data_V_U_n_23;
  wire regslice_both_s_axis_video_V_data_V_U_n_24;
  wire regslice_both_s_axis_video_V_data_V_U_n_25;
  wire regslice_both_s_axis_video_V_data_V_U_n_26;
  wire regslice_both_s_axis_video_V_last_V_U_n_6;
  wire regslice_both_s_axis_video_V_user_V_U_n_5;
  wire [10:0]rows_reg_340;
  wire [9:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire select_ln188_reg_380;
  wire \sof_reg_114[0]_i_1_n_5 ;
  wire \sof_reg_114_reg_n_5_[0] ;
  wire [10:0]trunc_ln145_reg_330;
  wire [10:0]\trunc_ln145_reg_330_reg[10]_0 ;
  wire [10:0]trunc_ln146_reg_335;
  wire [10:0]\trunc_ln146_reg_335_reg[10]_0 ;
  wire xor_ln188_fu_239_p2;
  wire xor_ln188_reg_358;

  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln188_reg_369[0]_i_1 
       (.I0(\sof_reg_114_reg_n_5_[0] ),
        .I1(xor_ln188_reg_358),
        .I2(ap_CS_fsm_state5),
        .I3(and_ln188_reg_369),
        .O(\and_ln188_reg_369[0]_i_1_n_5 ));
  FDRE \and_ln188_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln188_reg_369[0]_i_1_n_5 ),
        .Q(and_ln188_reg_369),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hF2F222F2)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[5]_i_2_n_5 ),
        .I2(Q),
        .I3(ap_start),
        .I4(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .O(ap_NS_fsm__0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state4),
        .O(ap_NS_fsm__0[4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\ap_CS_fsm[5]_i_3_n_5 ),
        .I1(\ap_CS_fsm[5]_i_4_n_5 ),
        .I2(\ap_CS_fsm[5]_i_5_n_5 ),
        .I3(\ap_CS_fsm[5]_i_6_n_5 ),
        .O(\ap_CS_fsm[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(rows_reg_340[9]),
        .I1(i_fu_82_reg[9]),
        .I2(rows_reg_340[10]),
        .I3(i_fu_82_reg[10]),
        .O(\ap_CS_fsm[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(rows_reg_340[3]),
        .I1(i_fu_82_reg[3]),
        .I2(i_fu_82_reg[5]),
        .I3(rows_reg_340[5]),
        .I4(i_fu_82_reg[4]),
        .I5(rows_reg_340[4]),
        .O(\ap_CS_fsm[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(rows_reg_340[0]),
        .I1(i_fu_82_reg[0]),
        .I2(i_fu_82_reg[1]),
        .I3(rows_reg_340[1]),
        .I4(i_fu_82_reg[2]),
        .I5(rows_reg_340[2]),
        .O(\ap_CS_fsm[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(rows_reg_340[6]),
        .I1(i_fu_82_reg[6]),
        .I2(i_fu_82_reg[8]),
        .I3(rows_reg_340[8]),
        .I4(i_fu_82_reg[7]),
        .I5(rows_reg_340[7]),
        .O(\ap_CS_fsm[5]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[6]),
        .Q(\ap_CS_fsm_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h80A0FFFF)) 
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_1
       (.I0(ap_sync_AXIvideo2MultiBayer_U0_ap_ready),
        .I1(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_rst_n),
        .O(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_2
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[5]_i_2_n_5 ),
        .I2(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .O(ap_sync_AXIvideo2MultiBayer_U0_ap_ready));
  FDRE \axi_data_2_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[0]),
        .Q(axi_data_2_fu_78[0]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[1]),
        .Q(axi_data_2_fu_78[1]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[2]),
        .Q(axi_data_2_fu_78[2]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[3]),
        .Q(axi_data_2_fu_78[3]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[4]),
        .Q(axi_data_2_fu_78[4]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[5]),
        .Q(axi_data_2_fu_78[5]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[6]),
        .Q(axi_data_2_fu_78[6]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[7]),
        .Q(axi_data_2_fu_78[7]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[8]),
        .Q(axi_data_2_fu_78[8]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .D(p_1_in[9]),
        .Q(axi_data_2_fu_78[9]),
        .R(1'b0));
  FDRE \axi_last_2_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_11),
        .Q(axi_last_2_reg_126),
        .R(1'b0));
  FDRE \axi_last_4_loc_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11),
        .Q(axi_last_4_loc_fu_86),
        .R(1'b0));
  FDRE \cmp10251_reg_353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(cmp10251_fu_233_p2),
        .Q(cmp10251_reg_353),
        .R(1'b0));
  FDRE \cols_reg_345_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_15),
        .Q(cols_reg_345[0]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_5),
        .Q(cols_reg_345[10]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_14),
        .Q(cols_reg_345[1]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_13),
        .Q(cols_reg_345[2]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_12),
        .Q(cols_reg_345[3]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_11),
        .Q(cols_reg_345[4]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_10),
        .Q(cols_reg_345[5]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_9),
        .Q(cols_reg_345[6]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_8),
        .Q(cols_reg_345[7]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_7),
        .Q(cols_reg_345[8]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_6),
        .Q(cols_reg_345[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184
       (.D(ap_NS_fsm__0[9:8]),
        .E(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[7] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_reg(s_axis_video_TVALID_int_regslice),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_4_loc_fu_86(axi_last_4_loc_fu_86),
        .\axi_last_4_reg_99_reg[0]_0 (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .select_ln188_reg_380(select_ln188_reg_380));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136
       (.D({ap_NS_fsm__0[3],ap_NS_fsm}),
        .E(grp_reg_unsigned_short_s_fu_220_ap_ce),
        .Q(s_axis_video_TVALID_int_regslice),
        .\ap_CS_fsm_reg[1] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10),
        .\ap_CS_fsm_reg[2] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_reg_126(axi_last_2_reg_126),
        .\axi_last_2_reg_126_reg[0] ({ap_CS_fsm_state10,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .axi_last_4_loc_fu_86(axi_last_4_loc_fu_86),
        .\axi_last_4_loc_fu_86_reg[0] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_11),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .\sof_reg_79_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156
       (.D(ap_NS_fsm__0[6:5]),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[4] (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_12),
        .\ap_CS_fsm_reg[5] (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_6),
        .\ap_CS_fsm_reg[8] (p_1_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_7),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_2_fu_78_reg[9] ({regslice_both_s_axis_video_V_data_V_U_n_17,regslice_both_s_axis_video_V_data_V_U_n_18,regslice_both_s_axis_video_V_data_V_U_n_19,regslice_both_s_axis_video_V_data_V_U_n_20,regslice_both_s_axis_video_V_data_V_U_n_21,regslice_both_s_axis_video_V_data_V_U_n_22,regslice_both_s_axis_video_V_data_V_U_n_23,regslice_both_s_axis_video_V_data_V_U_n_24,regslice_both_s_axis_video_V_data_V_U_n_25,regslice_both_s_axis_video_V_data_V_U_n_26}),
        .\axi_data_fu_84_reg[9]_0 (\axi_data_fu_84_reg[9] ),
        .\axi_data_fu_84_reg[9]_1 (p_0_in),
        .axi_last_2_reg_126(axi_last_2_reg_126),
        .\axi_last_fu_88_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_6),
        .cmp10251_reg_353(cmp10251_reg_353),
        .\data_p1_reg[0] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6),
        .\eol_reg_155[0]_i_2 (\sof_reg_114_reg_n_5_[0] ),
        .\eol_reg_155_reg[0]_0 (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_11),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg(\ap_CS_fsm[5]_i_2_n_5 ),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .\icmp_ln166_reg_273_reg[0]_0 (s_axis_video_TVALID_int_regslice),
        .imgBayer_full_n(imgBayer_full_n),
        .\j_fu_80[10]_i_4 (cols_reg_345),
        .push(push),
        .select_ln188_reg_380(select_ln188_reg_380));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_12),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_220
       (.E(grp_reg_unsigned_short_s_fu_220_ap_ce),
        .Q(d_read_reg_22),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[10]_0 (trunc_ln145_reg_330));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_reg_unsigned_short_s_19 grp_reg_unsigned_short_s_fu_225
       (.E(grp_reg_unsigned_short_s_fu_220_ap_ce),
        .Q({grp_reg_unsigned_short_s_fu_225_n_5,grp_reg_unsigned_short_s_fu_225_n_6,grp_reg_unsigned_short_s_fu_225_n_7,grp_reg_unsigned_short_s_fu_225_n_8,grp_reg_unsigned_short_s_fu_225_n_9,grp_reg_unsigned_short_s_fu_225_n_10,grp_reg_unsigned_short_s_fu_225_n_11,grp_reg_unsigned_short_s_fu_225_n_12,grp_reg_unsigned_short_s_fu_225_n_13,grp_reg_unsigned_short_s_fu_225_n_14,grp_reg_unsigned_short_s_fu_225_n_15}),
        .ap_clk(ap_clk),
        .cmp10251_fu_233_p2(cmp10251_fu_233_p2),
        .\d_read_reg_22_reg[10]_0 (trunc_ln146_reg_335),
        .xor_ln188_fu_239_p2(xor_ln188_fu_239_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_82[0]_i_1 
       (.I0(i_fu_82_reg[0]),
        .O(i_4_fu_253_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_82[10]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[5]_i_2_n_5 ),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_fu_82[10]_i_2 
       (.I0(i_fu_82_reg[10]),
        .I1(i_fu_82_reg[8]),
        .I2(i_fu_82_reg[6]),
        .I3(\i_fu_82[10]_i_3_n_5 ),
        .I4(i_fu_82_reg[7]),
        .I5(i_fu_82_reg[9]),
        .O(i_4_fu_253_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_82[10]_i_3 
       (.I0(i_fu_82_reg[5]),
        .I1(i_fu_82_reg[3]),
        .I2(i_fu_82_reg[0]),
        .I3(i_fu_82_reg[1]),
        .I4(i_fu_82_reg[2]),
        .I5(i_fu_82_reg[4]),
        .O(\i_fu_82[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_82[1]_i_1 
       (.I0(i_fu_82_reg[0]),
        .I1(i_fu_82_reg[1]),
        .O(i_4_fu_253_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_82[2]_i_1 
       (.I0(i_fu_82_reg[2]),
        .I1(i_fu_82_reg[1]),
        .I2(i_fu_82_reg[0]),
        .O(i_4_fu_253_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_82[3]_i_1 
       (.I0(i_fu_82_reg[3]),
        .I1(i_fu_82_reg[0]),
        .I2(i_fu_82_reg[1]),
        .I3(i_fu_82_reg[2]),
        .O(i_4_fu_253_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_fu_82[4]_i_1 
       (.I0(i_fu_82_reg[4]),
        .I1(i_fu_82_reg[2]),
        .I2(i_fu_82_reg[1]),
        .I3(i_fu_82_reg[0]),
        .I4(i_fu_82_reg[3]),
        .O(i_4_fu_253_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_fu_82[5]_i_1 
       (.I0(i_fu_82_reg[5]),
        .I1(i_fu_82_reg[3]),
        .I2(i_fu_82_reg[0]),
        .I3(i_fu_82_reg[1]),
        .I4(i_fu_82_reg[2]),
        .I5(i_fu_82_reg[4]),
        .O(i_4_fu_253_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_82[6]_i_1 
       (.I0(i_fu_82_reg[6]),
        .I1(\i_fu_82[10]_i_3_n_5 ),
        .O(i_4_fu_253_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_82[7]_i_1 
       (.I0(i_fu_82_reg[7]),
        .I1(\i_fu_82[10]_i_3_n_5 ),
        .I2(i_fu_82_reg[6]),
        .O(i_4_fu_253_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_82[8]_i_1 
       (.I0(i_fu_82_reg[8]),
        .I1(i_fu_82_reg[6]),
        .I2(\i_fu_82[10]_i_3_n_5 ),
        .I3(i_fu_82_reg[7]),
        .O(i_4_fu_253_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_fu_82[9]_i_1 
       (.I0(i_fu_82_reg[9]),
        .I1(i_fu_82_reg[7]),
        .I2(\i_fu_82[10]_i_3_n_5 ),
        .I3(i_fu_82_reg[6]),
        .I4(i_fu_82_reg[8]),
        .O(i_4_fu_253_p2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[0]),
        .Q(i_fu_82_reg[0]),
        .R(D));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[10]),
        .Q(i_fu_82_reg[10]),
        .R(D));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[1]),
        .Q(i_fu_82_reg[1]),
        .R(D));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[2]),
        .Q(i_fu_82_reg[2]),
        .R(D));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[3]),
        .Q(i_fu_82_reg[3]),
        .R(D));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[4]),
        .Q(i_fu_82_reg[4]),
        .R(D));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[5]),
        .Q(i_fu_82_reg[5]),
        .R(D));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[6]),
        .Q(i_fu_82_reg[6]),
        .R(D));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[7]),
        .Q(i_fu_82_reg[7]),
        .R(D));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[8]),
        .Q(i_fu_82_reg[8]),
        .R(D));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[9]),
        .Q(i_fu_82_reg[9]),
        .R(D));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both regslice_both_s_axis_video_V_data_V_U
       (.Q(s_axis_video_TVALID_int_regslice),
        .ack_in_t_reg_0(ack_in_t_reg),
        .ack_in_t_reg_1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_fu_84_reg[0] (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_7),
        .\axi_data_fu_84_reg[9] (axi_data_2_fu_78),
        .\data_p1_reg[9]_0 (p_0_in),
        .\data_p1_reg[9]_1 ({regslice_both_s_axis_video_V_data_V_U_n_17,regslice_both_s_axis_video_V_data_V_U_n_18,regslice_both_s_axis_video_V_data_V_U_n_19,regslice_both_s_axis_video_V_data_V_U_n_20,regslice_both_s_axis_video_V_data_V_U_n_21,regslice_both_s_axis_video_V_data_V_U_n_22,regslice_both_s_axis_video_V_data_V_U_n_23,regslice_both_s_axis_video_V_data_V_U_n_24,regslice_both_s_axis_video_V_data_V_U_n_25,regslice_both_s_axis_video_V_data_V_U_n_26}),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_20 regslice_both_s_axis_video_V_last_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_reg_126(axi_last_2_reg_126),
        .\axi_last_fu_88_reg[0] (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_7),
        .\data_p1_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_6),
        .\data_p1_reg[0]_1 (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_6),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_21 regslice_both_s_axis_video_V_user_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_5),
        .\data_p1_reg[0]_1 (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_6),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  FDRE \rows_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_340[0]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[10]),
        .Q(rows_reg_340[10]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_340[1]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_340[2]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_340[3]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_340[4]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_340[5]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_340[6]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_340[7]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_340[8]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_340[9]),
        .R(1'b0));
  FDRE \select_ln188_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_11),
        .Q(select_ln188_reg_380),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCFCA)) 
    \sof_reg_114[0]_i_1 
       (.I0(\sof_reg_114_reg_n_5_[0] ),
        .I1(and_ln188_reg_369),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state4),
        .O(\sof_reg_114[0]_i_1_n_5 ));
  FDRE \sof_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_114[0]_i_1_n_5 ),
        .Q(\sof_reg_114_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln145_reg_330_reg[10]_0 [0]),
        .Q(trunc_ln145_reg_330[0]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[10] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln145_reg_330_reg[10]_0 [10]),
        .Q(trunc_ln145_reg_330[10]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[1] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln145_reg_330_reg[10]_0 [1]),
        .Q(trunc_ln145_reg_330[1]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[2] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln145_reg_330_reg[10]_0 [2]),
        .Q(trunc_ln145_reg_330[2]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[3] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln145_reg_330_reg[10]_0 [3]),
        .Q(trunc_ln145_reg_330[3]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[4] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln145_reg_330_reg[10]_0 [4]),
        .Q(trunc_ln145_reg_330[4]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[5] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln145_reg_330_reg[10]_0 [5]),
        .Q(trunc_ln145_reg_330[5]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[6] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln145_reg_330_reg[10]_0 [6]),
        .Q(trunc_ln145_reg_330[6]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[7] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln145_reg_330_reg[10]_0 [7]),
        .Q(trunc_ln145_reg_330[7]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[8] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln145_reg_330_reg[10]_0 [8]),
        .Q(trunc_ln145_reg_330[8]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[9] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln145_reg_330_reg[10]_0 [9]),
        .Q(trunc_ln145_reg_330[9]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[0] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln146_reg_335_reg[10]_0 [0]),
        .Q(trunc_ln146_reg_335[0]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[10] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln146_reg_335_reg[10]_0 [10]),
        .Q(trunc_ln146_reg_335[10]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[1] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln146_reg_335_reg[10]_0 [1]),
        .Q(trunc_ln146_reg_335[1]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[2] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln146_reg_335_reg[10]_0 [2]),
        .Q(trunc_ln146_reg_335[2]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[3] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln146_reg_335_reg[10]_0 [3]),
        .Q(trunc_ln146_reg_335[3]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[4] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln146_reg_335_reg[10]_0 [4]),
        .Q(trunc_ln146_reg_335[4]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[5] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln146_reg_335_reg[10]_0 [5]),
        .Q(trunc_ln146_reg_335[5]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[6] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln146_reg_335_reg[10]_0 [6]),
        .Q(trunc_ln146_reg_335[6]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[7] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln146_reg_335_reg[10]_0 [7]),
        .Q(trunc_ln146_reg_335[7]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[8] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln146_reg_335_reg[10]_0 [8]),
        .Q(trunc_ln146_reg_335[8]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[9] 
       (.C(ap_clk),
        .CE(D),
        .D(\trunc_ln146_reg_335_reg[10]_0 [9]),
        .Q(trunc_ln146_reg_335[9]),
        .R(1'b0));
  FDRE \xor_ln188_reg_358_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(xor_ln188_fu_239_p2),
        .Q(xor_ln188_reg_358),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol
   (ap_loop_init_int,
    E,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
    D,
    \ap_CS_fsm_reg[7] ,
    \axi_last_4_reg_99_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
    Q,
    ap_rst_n,
    ap_loop_init_int_reg,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
    s_axis_video_TLAST_int_regslice,
    select_ln188_reg_380,
    axi_last_4_loc_fu_86);
  output ap_loop_init_int;
  output [0:0]E;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  output [1:0]D;
  output \ap_CS_fsm_reg[7] ;
  output \axi_last_4_reg_99_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  input [2:0]Q;
  input ap_rst_n;
  input [0:0]ap_loop_init_int_reg;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  input s_axis_video_TLAST_int_regslice;
  input select_ln188_reg_380;
  input axi_last_4_loc_fu_86;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_loop_init_int;
  wire [0:0]ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_4_loc_fu_86;
  wire \axi_last_4_reg_99_reg[0]_0 ;
  wire eol_1_reg_110;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire select_ln188_reg_380;

  FDRE \axi_last_4_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(eol_1_reg_110),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_4_loc_fu_86(axi_last_4_loc_fu_86),
        .\axi_last_4_reg_99_reg[0] (\axi_last_4_reg_99_reg[0]_0 ),
        .\data_p1_reg[0] (flow_control_loop_pipe_sequential_init_U_n_11),
        .eol_1_reg_110(eol_1_reg_110),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .select_ln188_reg_380(select_ln188_reg_380));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start
   (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
    \ap_CS_fsm_reg[2] ,
    D,
    E,
    \ap_CS_fsm_reg[1] ,
    \axi_last_4_loc_fu_86_reg[0] ,
    \sof_reg_79_reg[0]_0 ,
    ap_clk,
    s_axis_video_TLAST_int_regslice,
    ap_rst_n_inv,
    ap_rst_n,
    Q,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
    \axi_last_2_reg_126_reg[0] ,
    axi_last_4_loc_fu_86,
    axi_last_2_reg_126);
  output grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]D;
  output [0:0]E;
  output \ap_CS_fsm_reg[1] ;
  output \axi_last_4_loc_fu_86_reg[0] ;
  input \sof_reg_79_reg[0]_0 ;
  input ap_clk;
  input s_axis_video_TLAST_int_regslice;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [0:0]Q;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  input [3:0]\axi_last_2_reg_126_reg[0] ;
  input axi_last_4_loc_fu_86;
  input axi_last_2_reg_126;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_2_reg_126;
  wire [3:0]\axi_last_2_reg_126_reg[0] ;
  wire axi_last_4_loc_fu_86;
  wire \axi_last_4_loc_fu_86_reg[0] ;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire s_axis_video_TLAST_int_regslice;
  wire sof_reg_79;
  wire \sof_reg_79_reg[0]_0 ;

  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \axi_last_2_reg_126[0]_i_1 
       (.I0(axi_last_4_loc_fu_86),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out),
        .I2(\axi_last_2_reg_126_reg[0] [3]),
        .I3(\axi_last_2_reg_126_reg[0] [2]),
        .I4(axi_last_2_reg_126),
        .O(\axi_last_4_loc_fu_86_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .D(s_axis_video_TLAST_int_regslice),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\d_read_reg_22_reg[0] (\axi_last_2_reg_126_reg[0] [2:0]),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .sof_reg_79(sof_reg_79));
  FDRE \sof_reg_79_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .D(\sof_reg_79_reg[0]_0 ),
        .Q(sof_reg_79),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width
   (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp0_iter1_reg_0,
    push,
    D,
    \eol_reg_155_reg[0]_0 ,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[8] ,
    \axi_data_fu_84_reg[9]_0 ,
    \axi_last_fu_88_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
    ap_rst_n,
    Q,
    \data_p1_reg[0] ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
    \icmp_ln166_reg_273_reg[0]_0 ,
    imgBayer_full_n,
    \eol_reg_155[0]_i_2 ,
    \j_fu_80[10]_i_4 ,
    cmp10251_reg_353,
    axi_last_2_reg_126,
    select_ln188_reg_380,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
    ap_loop_init_int,
    \axi_data_2_fu_78_reg[9] ,
    \axi_data_fu_84_reg[9]_1 );
  output grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  output \ap_CS_fsm_reg[5] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output push;
  output [1:0]D;
  output \eol_reg_155_reg[0]_0 ;
  output \ap_CS_fsm_reg[4] ;
  output [9:0]\ap_CS_fsm_reg[8] ;
  output [9:0]\axi_data_fu_84_reg[9]_0 ;
  input \axi_last_fu_88_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  input ap_rst_n;
  input [3:0]Q;
  input \data_p1_reg[0] ;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  input [0:0]\icmp_ln166_reg_273_reg[0]_0 ;
  input imgBayer_full_n;
  input \eol_reg_155[0]_i_2 ;
  input [10:0]\j_fu_80[10]_i_4 ;
  input cmp10251_reg_353;
  input axi_last_2_reg_126;
  input select_ln188_reg_380;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  input ap_loop_init_int;
  input [9:0]\axi_data_2_fu_78_reg[9] ;
  input [9:0]\axi_data_fu_84_reg[9]_1 ;

  wire [1:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire [9:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]\axi_data_2_fu_78_reg[9] ;
  wire [9:0]\axi_data_fu_84_reg[9]_0 ;
  wire [9:0]\axi_data_fu_84_reg[9]_1 ;
  wire axi_last_2_reg_126;
  wire axi_last_fu_883_out;
  wire \axi_last_fu_88_reg[0]_0 ;
  wire \axi_last_fu_88_reg_n_5_[0] ;
  wire cmp10251_reg_353;
  wire \data_p1_reg[0] ;
  wire \eol_reg_155[0]_i_2 ;
  wire \eol_reg_155_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  wire [0:0]\icmp_ln166_reg_273_reg[0]_0 ;
  wire \icmp_ln166_reg_273_reg_n_5_[0] ;
  wire imgBayer_full_n;
  wire [10:0]j_4_fu_201_p2;
  wire j_fu_80;
  wire [10:0]\j_fu_80[10]_i_4 ;
  wire \j_fu_80_reg_n_5_[0] ;
  wire \j_fu_80_reg_n_5_[10] ;
  wire \j_fu_80_reg_n_5_[1] ;
  wire \j_fu_80_reg_n_5_[2] ;
  wire \j_fu_80_reg_n_5_[3] ;
  wire \j_fu_80_reg_n_5_[4] ;
  wire \j_fu_80_reg_n_5_[5] ;
  wire \j_fu_80_reg_n_5_[6] ;
  wire \j_fu_80_reg_n_5_[7] ;
  wire \j_fu_80_reg_n_5_[8] ;
  wire \j_fu_80_reg_n_5_[9] ;
  wire push;
  wire select_ln188_reg_380;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[0]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[9] [0]),
        .I5(\axi_data_fu_84_reg[9]_0 [0]),
        .O(\ap_CS_fsm_reg[8] [0]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[1]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[9] [1]),
        .I5(\axi_data_fu_84_reg[9]_0 [1]),
        .O(\ap_CS_fsm_reg[8] [1]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[2]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[9] [2]),
        .I5(\axi_data_fu_84_reg[9]_0 [2]),
        .O(\ap_CS_fsm_reg[8] [2]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[3]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[9] [3]),
        .I5(\axi_data_fu_84_reg[9]_0 [3]),
        .O(\ap_CS_fsm_reg[8] [3]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[4]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[9] [4]),
        .I5(\axi_data_fu_84_reg[9]_0 [4]),
        .O(\ap_CS_fsm_reg[8] [4]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[5]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[9] [5]),
        .I5(\axi_data_fu_84_reg[9]_0 [5]),
        .O(\ap_CS_fsm_reg[8] [5]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[6]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[9] [6]),
        .I5(\axi_data_fu_84_reg[9]_0 [6]),
        .O(\ap_CS_fsm_reg[8] [6]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[7]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[9] [7]),
        .I5(\axi_data_fu_84_reg[9]_0 [7]),
        .O(\ap_CS_fsm_reg[8] [7]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[8]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[9] [8]),
        .I5(\axi_data_fu_84_reg[9]_0 [8]),
        .O(\ap_CS_fsm_reg[8] [8]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[9]_i_2 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[9] [9]),
        .I5(\axi_data_fu_84_reg[9]_0 [9]),
        .O(\ap_CS_fsm_reg[8] [9]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[9]_1 [0]),
        .Q(\axi_data_fu_84_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[9]_1 [1]),
        .Q(\axi_data_fu_84_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[9]_1 [2]),
        .Q(\axi_data_fu_84_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[9]_1 [3]),
        .Q(\axi_data_fu_84_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[9]_1 [4]),
        .Q(\axi_data_fu_84_reg[9]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[9]_1 [5]),
        .Q(\axi_data_fu_84_reg[9]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[9]_1 [6]),
        .Q(\axi_data_fu_84_reg[9]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[9]_1 [7]),
        .Q(\axi_data_fu_84_reg[9]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[9]_1 [8]),
        .Q(\axi_data_fu_84_reg[9]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[9]_1 [9]),
        .Q(\axi_data_fu_84_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_last_fu_88_reg[0]_0 ),
        .Q(\axi_last_fu_88_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \eol_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_22 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(axi_last_fu_883_out),
        .Q({Q[3],Q[1:0]}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_11),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_last_fu_88_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\axi_last_fu_88_reg[0]_0 (\icmp_ln166_reg_273_reg_n_5_[0] ),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .\eol_reg_155[0]_i_2_0 (\eol_reg_155[0]_i_2 ),
        .\eol_reg_155_reg[0] (\axi_last_fu_88_reg_n_5_[0] ),
        .\eol_reg_155_reg[0]_0 (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_6),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg),
        .\icmp_ln166_reg_273_reg[0] (j_fu_80),
        .\icmp_ln166_reg_273_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_26),
        .\icmp_ln166_reg_273_reg[0]_1 (\icmp_ln166_reg_273_reg[0]_0 ),
        .imgBayer_full_n(imgBayer_full_n),
        .\j_fu_80[10]_i_4_0 (\j_fu_80[10]_i_4 ),
        .\j_fu_80_reg[10] (j_4_fu_201_p2),
        .\j_fu_80_reg[10]_0 ({\j_fu_80_reg_n_5_[10] ,\j_fu_80_reg_n_5_[9] ,\j_fu_80_reg_n_5_[8] ,\j_fu_80_reg_n_5_[7] ,\j_fu_80_reg_n_5_[6] ,\j_fu_80_reg_n_5_[5] ,\j_fu_80_reg_n_5_[4] ,\j_fu_80_reg_n_5_[3] ,\j_fu_80_reg_n_5_[2] ,\j_fu_80_reg_n_5_[1] ,\j_fu_80_reg_n_5_[0] }),
        .push(push));
  FDRE \icmp_ln166_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\icmp_ln166_reg_273_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[0]),
        .Q(\j_fu_80_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[10]),
        .Q(\j_fu_80_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[1]),
        .Q(\j_fu_80_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[2]),
        .Q(\j_fu_80_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[3]),
        .Q(\j_fu_80_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[4]),
        .Q(\j_fu_80_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[5]),
        .Q(\j_fu_80_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[6]),
        .Q(\j_fu_80_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[7]),
        .Q(\j_fu_80_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[8]),
        .Q(\j_fu_80_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[9]),
        .Q(\j_fu_80_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln188_reg_380[0]_i_1 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I1(cmp10251_reg_353),
        .I2(axi_last_2_reg_126),
        .I3(Q[2]),
        .I4(select_ln188_reg_380),
        .O(\eol_reg_155_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_Block_entry_split_proc
   (ap_done_reg,
    ap_done_reg_reg_0,
    ap_return_preg,
    ap_done_reg_reg_1,
    ap_clk,
    ap_start,
    \int_isr_reg[1] ,
    ap_rst_n_inv,
    \ap_return_preg_reg[15]_0 ,
    Q);
  output ap_done_reg;
  output ap_done_reg_reg_0;
  output [15:0]ap_return_preg;
  input ap_done_reg_reg_1;
  input ap_clk;
  input ap_start;
  input \int_isr_reg[1] ;
  input ap_rst_n_inv;
  input \ap_return_preg_reg[15]_0 ;
  input [15:0]Q;

  wire [15:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire [15:0]ap_return_preg;
  wire \ap_return_preg_reg[15]_0 ;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \int_isr_reg[1] ;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[11]),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[12]),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[13]),
        .Q(ap_return_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[14]),
        .Q(ap_return_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[15]),
        .Q(ap_return_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[15]_0 ),
        .D(Q[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h0B)) 
    \int_isr[1]_i_2 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(\int_isr_reg[1] ),
        .O(ap_done_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_CTRL_s_axi
   (interrupt,
    D,
    Q,
    \int_height_reg[15]_0 ,
    \int_height_reg[9]_0 ,
    CO,
    \int_height_reg[1]_0 ,
    \int_height_reg[10]_0 ,
    \int_height_reg[9]_1 ,
    \int_height_reg[10]_1 ,
    \int_height_reg[15]_1 ,
    \int_width_reg[15]_0 ,
    ap_start,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_CTRL_BVALID,
    int_ap_start_reg_0,
    \int_bayer_phase_reg[15]_0 ,
    \int_bayer_phase_reg[15]_1 ,
    ap_sync_Block_entry_split_proc_U0_ap_ready,
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg,
    \int_height_reg[0]_0 ,
    \int_height_reg[15]_2 ,
    \int_width_reg[8]_0 ,
    \int_width_reg[11]_0 ,
    \ap_CS_fsm_reg[0] ,
    \FSM_onehot_wstate_reg[1]_0 ,
    \int_width_reg[15]_1 ,
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg,
    s_axi_CTRL_RDATA,
    \int_width_reg[8]_1 ,
    \int_width_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    \cmp59_i_reg_465_reg[0] ,
    DI,
    S,
    \cmp59_i_reg_545_reg[0] ,
    \loopHeight_reg_535_reg[16] ,
    \loopWidth_reg_540_reg[16] ,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
    int_ap_idle_reg_2,
    int_ap_start_reg_1,
    Debayer_U0_ap_idle,
    Debayer_U0_ap_start,
    \icmp_ln228_reg_199_reg[0] ,
    MultiPixStream2AXIvideo_U0_ap_start,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_BREADY,
    ap_done_reg,
    ap_rst_n,
    Block_entry_split_proc_U0_ap_continue,
    ap_return_preg,
    \ap_CS_fsm[2]_i_2__1 ,
    \icmp_ln228_reg_199_reg[0]_0 ,
    s_axi_CTRL_AWVALID,
    \int_isr_reg[0]_0 ,
    ap_sync_AXIvideo2MultiBayer_U0_ap_ready,
    s_axi_CTRL_AWADDR,
    \int_isr_reg[1]_0 );
  output interrupt;
  output [10:0]D;
  output [15:0]Q;
  output [15:0]\int_height_reg[15]_0 ;
  output [10:0]\int_height_reg[9]_0 ;
  output [0:0]CO;
  output [0:0]\int_height_reg[1]_0 ;
  output [1:0]\int_height_reg[10]_0 ;
  output [3:0]\int_height_reg[9]_1 ;
  output [9:0]\int_height_reg[10]_1 ;
  output [0:0]\int_height_reg[15]_1 ;
  output [0:0]\int_width_reg[15]_0 ;
  output ap_start;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_CTRL_BVALID;
  output int_ap_start_reg_0;
  output [15:0]\int_bayer_phase_reg[15]_0 ;
  output [15:0]\int_bayer_phase_reg[15]_1 ;
  output ap_sync_Block_entry_split_proc_U0_ap_ready;
  output ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg;
  output \int_height_reg[0]_0 ;
  output \int_height_reg[15]_2 ;
  output [7:0]\int_width_reg[8]_0 ;
  output [2:0]\int_width_reg[11]_0 ;
  output \ap_CS_fsm_reg[0] ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [15:0]\int_width_reg[15]_1 ;
  output [0:0]ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg;
  output [15:0]s_axi_CTRL_RDATA;
  output [8:0]\int_width_reg[8]_1 ;
  output [0:0]\int_width_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [10:0]\cmp59_i_reg_465_reg[0] ;
  input [0:0]DI;
  input [0:0]S;
  input [10:0]\cmp59_i_reg_545_reg[0] ;
  input [0:0]\loopHeight_reg_535_reg[16] ;
  input [0:0]\loopWidth_reg_540_reg[16] ;
  input int_ap_idle_reg_0;
  input [0:0]int_ap_idle_reg_1;
  input ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  input [0:0]int_ap_idle_reg_2;
  input int_ap_start_reg_1;
  input Debayer_U0_ap_idle;
  input Debayer_U0_ap_start;
  input [0:0]\icmp_ln228_reg_199_reg[0] ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [5:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_RREADY;
  input [1:0]s_axi_CTRL_WSTRB;
  input [15:0]s_axi_CTRL_WDATA;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_BREADY;
  input ap_done_reg;
  input ap_rst_n;
  input Block_entry_split_proc_U0_ap_continue;
  input [15:0]ap_return_preg;
  input [3:0]\ap_CS_fsm[2]_i_2__1 ;
  input \icmp_ln228_reg_199_reg[0]_0 ;
  input s_axi_CTRL_AWVALID;
  input \int_isr_reg[0]_0 ;
  input ap_sync_AXIvideo2MultiBayer_U0_ap_ready;
  input [3:0]s_axi_CTRL_AWADDR;
  input \int_isr_reg[1]_0 ;

  wire Block_entry_split_proc_U0_ap_continue;
  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]DI;
  wire Debayer_U0_ap_idle;
  wire Debayer_U0_ap_start;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [15:0]Q;
  wire [0:0]S;
  wire [3:0]\ap_CS_fsm[2]_i_2__1 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [15:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2MultiBayer_U0_ap_ready;
  wire ap_sync_Block_entry_split_proc_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  wire [0:0]ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg;
  wire ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire \cmp59_i_reg_465[0]_i_10_n_5 ;
  wire \cmp59_i_reg_465[0]_i_11_n_5 ;
  wire \cmp59_i_reg_465[0]_i_12_n_5 ;
  wire \cmp59_i_reg_465[0]_i_13_n_5 ;
  wire \cmp59_i_reg_465[0]_i_2_n_5 ;
  wire \cmp59_i_reg_465[0]_i_3_n_5 ;
  wire \cmp59_i_reg_465[0]_i_4_n_5 ;
  wire \cmp59_i_reg_465[0]_i_5_n_5 ;
  wire \cmp59_i_reg_465[0]_i_6_n_5 ;
  wire \cmp59_i_reg_465[0]_i_9_n_5 ;
  wire [10:0]\cmp59_i_reg_465_reg[0] ;
  wire \cmp59_i_reg_465_reg[0]_i_1_n_10 ;
  wire \cmp59_i_reg_465_reg[0]_i_1_n_11 ;
  wire \cmp59_i_reg_465_reg[0]_i_1_n_12 ;
  wire \cmp59_i_reg_465_reg[0]_i_1_n_8 ;
  wire \cmp59_i_reg_465_reg[0]_i_1_n_9 ;
  wire [10:0]\cmp59_i_reg_545_reg[0] ;
  wire \icmp_ln228_reg_199[0]_i_2_n_5 ;
  wire \icmp_ln228_reg_199[0]_i_3_n_5 ;
  wire \icmp_ln228_reg_199[0]_i_4_n_5 ;
  wire [0:0]\icmp_ln228_reg_199_reg[0] ;
  wire \icmp_ln228_reg_199_reg[0]_0 ;
  wire int_ap_idle_i_3_n_5;
  wire int_ap_idle_reg_0;
  wire [0:0]int_ap_idle_reg_1;
  wire [0:0]int_ap_idle_reg_2;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire int_ap_start_reg_0;
  wire int_ap_start_reg_1;
  wire int_auto_restart_i_1_n_5;
  wire int_auto_restart_i_2_n_5;
  wire [15:0]int_bayer_phase0;
  wire \int_bayer_phase[15]_i_1_n_5 ;
  wire [15:0]\int_bayer_phase_reg[15]_0 ;
  wire [15:0]\int_bayer_phase_reg[15]_1 ;
  wire int_gie_i_1_n_5;
  wire int_gie_reg_n_5;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_5 ;
  wire \int_height_reg[0]_0 ;
  wire [1:0]\int_height_reg[10]_0 ;
  wire [9:0]\int_height_reg[10]_1 ;
  wire [15:0]\int_height_reg[15]_0 ;
  wire [0:0]\int_height_reg[15]_1 ;
  wire \int_height_reg[15]_2 ;
  wire [0:0]\int_height_reg[1]_0 ;
  wire [10:0]\int_height_reg[9]_0 ;
  wire [3:0]\int_height_reg[9]_1 ;
  wire int_ier10_out;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg[0]_0 ;
  wire \int_isr_reg[1]_0 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire int_task_ap_done_i_2_n_5;
  wire int_task_ap_done_i_3_n_5;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_5 ;
  wire [2:0]\int_width_reg[11]_0 ;
  wire [0:0]\int_width_reg[15]_0 ;
  wire [15:0]\int_width_reg[15]_1 ;
  wire [0:0]\int_width_reg[1]_0 ;
  wire [7:0]\int_width_reg[8]_0 ;
  wire [8:0]\int_width_reg[8]_1 ;
  wire interrupt;
  wire \loopHeight_reg_377[10]_i_3_n_5 ;
  wire \loopHeight_reg_377[6]_i_2_n_5 ;
  wire \loopHeight_reg_441[10]_i_3_n_5 ;
  wire [0:0]\loopHeight_reg_535_reg[16] ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_10 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_11 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_12 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_7 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_8 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_9 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_10 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_11 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_12 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_5 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_6 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_7 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_8 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_9 ;
  wire \loopWidth_reg_382[10]_i_2_n_5 ;
  wire \loopWidth_reg_382[6]_i_2_n_5 ;
  wire \loopWidth_reg_446[10]_i_2_n_5 ;
  wire [0:0]\loopWidth_reg_540_reg[16] ;
  wire p_0_in;
  wire [7:2]p_3_in;
  wire [9:0]rdata;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[10]_i_1_n_5 ;
  wire \rdata[11]_i_1_n_5 ;
  wire \rdata[12]_i_1_n_5 ;
  wire \rdata[13]_i_1_n_5 ;
  wire \rdata[14]_i_1_n_5 ;
  wire \rdata[15]_i_1_n_5 ;
  wire \rdata[15]_i_3_n_5 ;
  wire \rdata[15]_i_4_n_5 ;
  wire \rdata[15]_i_5_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[2]_i_2_n_5 ;
  wire \rdata[3]_i_2_n_5 ;
  wire \rdata[4]_i_1_n_5 ;
  wire \rdata[5]_i_1_n_5 ;
  wire \rdata[6]_i_1_n_5 ;
  wire \rdata[7]_i_2_n_5 ;
  wire \rdata[8]_i_1_n_5 ;
  wire \rdata[9]_i_2_n_5 ;
  wire \rdata[9]_i_3_n_5 ;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [3:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire waddr;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire [7:6]\NLW_cmp59_i_reg_465_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_cmp59_i_reg_465_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_loopHeight_reg_535_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_loopHeight_reg_535_reg[16]_i_2_O_UNCONNECTED ;
  wire [6:6]\NLW_loopWidth_reg_281_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_loopWidth_reg_281_reg[16]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_loopWidth_reg_540_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_loopWidth_reg_540_reg[16]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_CTRL_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [0]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[0]),
        .O(\int_bayer_phase_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\int_bayer_phase_reg[15]_1 [10]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[10]),
        .O(\int_bayer_phase_reg[15]_0 [10]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\int_bayer_phase_reg[15]_1 [11]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[11]),
        .O(\int_bayer_phase_reg[15]_0 [11]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\int_bayer_phase_reg[15]_1 [12]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[12]),
        .O(\int_bayer_phase_reg[15]_0 [12]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\int_bayer_phase_reg[15]_1 [13]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[13]),
        .O(\int_bayer_phase_reg[15]_0 [13]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\int_bayer_phase_reg[15]_1 [14]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[14]),
        .O(\int_bayer_phase_reg[15]_0 [14]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\int_bayer_phase_reg[15]_1 [15]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[15]),
        .O(\int_bayer_phase_reg[15]_0 [15]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [1]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[1]),
        .O(\int_bayer_phase_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [2]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[2]),
        .O(\int_bayer_phase_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [3]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[3]),
        .O(\int_bayer_phase_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [4]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[4]),
        .O(\int_bayer_phase_reg[15]_0 [4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [5]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[5]),
        .O(\int_bayer_phase_reg[15]_0 [5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [6]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[6]),
        .O(\int_bayer_phase_reg[15]_0 [6]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [7]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[7]),
        .O(\int_bayer_phase_reg[15]_0 [7]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [8]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[8]),
        .O(\int_bayer_phase_reg[15]_0 [8]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_1 [9]),
        .I1(int_ap_start_reg_1),
        .I2(ap_start),
        .I3(ap_done_reg),
        .I4(ap_return_preg[9]),
        .O(\int_bayer_phase_reg[15]_0 [9]));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .I1(ap_start),
        .I2(int_ap_idle_reg_2),
        .O(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(\int_height_reg[15]_0 [0]),
        .I1(\ap_CS_fsm[2]_i_2__1 [0]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\ap_CS_fsm[2]_i_2__1 [1]),
        .I4(\int_height_reg[15]_0 [2]),
        .I5(\ap_CS_fsm[2]_i_2__1 [2]),
        .O(\int_height_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\int_height_reg[15]_0 [15]),
        .I1(\ap_CS_fsm[2]_i_2__1 [3]),
        .O(\int_height_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h0000F200)) 
    ap_done_reg_i_1
       (.I0(ap_start),
        .I1(int_ap_start_reg_1),
        .I2(ap_done_reg),
        .I3(ap_rst_n),
        .I4(Block_entry_split_proc_U0_ap_continue),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_return_preg[15]_i_1 
       (.I0(int_ap_start_reg_1),
        .I1(ap_start),
        .I2(ap_done_reg),
        .O(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_i_1
       (.I0(int_ap_start_reg_1),
        .I1(ap_start),
        .I2(ap_done_reg),
        .O(ap_sync_Block_entry_split_proc_U0_ap_ready));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    cmp59_i_fu_297_p2_carry_i_1
       (.I0(\int_height_reg[15]_0 [10]),
        .I1(\cmp59_i_reg_545_reg[0] [10]),
        .O(\int_height_reg[10]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp59_i_fu_297_p2_carry_i_10
       (.I0(\int_height_reg[15]_0 [5]),
        .I1(\cmp59_i_reg_545_reg[0] [5]),
        .I2(\int_height_reg[15]_0 [4]),
        .I3(\cmp59_i_reg_545_reg[0] [4]),
        .O(\int_height_reg[9]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp59_i_fu_297_p2_carry_i_11
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(\cmp59_i_reg_545_reg[0] [3]),
        .I2(\int_height_reg[15]_0 [2]),
        .I3(\cmp59_i_reg_545_reg[0] [2]),
        .O(\int_height_reg[9]_1 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp59_i_fu_297_p2_carry_i_6
       (.I0(\int_height_reg[15]_0 [1]),
        .I1(\cmp59_i_reg_545_reg[0] [1]),
        .I2(\int_height_reg[15]_0 [0]),
        .I3(\cmp59_i_reg_545_reg[0] [0]),
        .O(\int_height_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp59_i_fu_297_p2_carry_i_8
       (.I0(\int_height_reg[15]_0 [9]),
        .I1(\cmp59_i_reg_545_reg[0] [9]),
        .I2(\int_height_reg[15]_0 [8]),
        .I3(\cmp59_i_reg_545_reg[0] [8]),
        .O(\int_height_reg[9]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp59_i_fu_297_p2_carry_i_9
       (.I0(\int_height_reg[15]_0 [7]),
        .I1(\cmp59_i_reg_545_reg[0] [7]),
        .I2(\int_height_reg[15]_0 [6]),
        .I3(\cmp59_i_reg_545_reg[0] [6]),
        .O(\int_height_reg[9]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_465[0]_i_10 
       (.I0(\int_height_reg[15]_0 [6]),
        .I1(\cmp59_i_reg_465_reg[0] [6]),
        .I2(\int_height_reg[15]_0 [7]),
        .I3(\cmp59_i_reg_465_reg[0] [7]),
        .O(\cmp59_i_reg_465[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_465[0]_i_11 
       (.I0(\int_height_reg[15]_0 [4]),
        .I1(\cmp59_i_reg_465_reg[0] [4]),
        .I2(\int_height_reg[15]_0 [5]),
        .I3(\cmp59_i_reg_465_reg[0] [5]),
        .O(\cmp59_i_reg_465[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_465[0]_i_12 
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(\cmp59_i_reg_465_reg[0] [3]),
        .I2(\int_height_reg[15]_0 [2]),
        .I3(\cmp59_i_reg_465_reg[0] [2]),
        .O(\cmp59_i_reg_465[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \cmp59_i_reg_465[0]_i_13 
       (.I0(\int_height_reg[15]_0 [1]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\cmp59_i_reg_465_reg[0] [0]),
        .I3(\cmp59_i_reg_465_reg[0] [1]),
        .O(\cmp59_i_reg_465[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp59_i_reg_465[0]_i_2 
       (.I0(\int_height_reg[15]_0 [10]),
        .I1(\cmp59_i_reg_465_reg[0] [10]),
        .O(\cmp59_i_reg_465[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp59_i_reg_465[0]_i_3 
       (.I0(\int_height_reg[15]_0 [9]),
        .I1(\cmp59_i_reg_465_reg[0] [9]),
        .I2(\int_height_reg[15]_0 [8]),
        .I3(\cmp59_i_reg_465_reg[0] [8]),
        .O(\cmp59_i_reg_465[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp59_i_reg_465[0]_i_4 
       (.I0(\int_height_reg[15]_0 [7]),
        .I1(\cmp59_i_reg_465_reg[0] [7]),
        .I2(\int_height_reg[15]_0 [6]),
        .I3(\cmp59_i_reg_465_reg[0] [6]),
        .O(\cmp59_i_reg_465[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp59_i_reg_465[0]_i_5 
       (.I0(\int_height_reg[15]_0 [5]),
        .I1(\cmp59_i_reg_465_reg[0] [5]),
        .I2(\int_height_reg[15]_0 [4]),
        .I3(\cmp59_i_reg_465_reg[0] [4]),
        .O(\cmp59_i_reg_465[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp59_i_reg_465[0]_i_6 
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(\cmp59_i_reg_465_reg[0] [3]),
        .I2(\int_height_reg[15]_0 [2]),
        .I3(\cmp59_i_reg_465_reg[0] [2]),
        .O(\cmp59_i_reg_465[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_465[0]_i_9 
       (.I0(\int_height_reg[15]_0 [9]),
        .I1(\cmp59_i_reg_465_reg[0] [9]),
        .I2(\int_height_reg[15]_0 [8]),
        .I3(\cmp59_i_reg_465_reg[0] [8]),
        .O(\cmp59_i_reg_465[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \cmp59_i_reg_465_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_cmp59_i_reg_465_reg[0]_i_1_CO_UNCONNECTED [7:6],CO,\cmp59_i_reg_465_reg[0]_i_1_n_8 ,\cmp59_i_reg_465_reg[0]_i_1_n_9 ,\cmp59_i_reg_465_reg[0]_i_1_n_10 ,\cmp59_i_reg_465_reg[0]_i_1_n_11 ,\cmp59_i_reg_465_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,\cmp59_i_reg_465[0]_i_2_n_5 ,\cmp59_i_reg_465[0]_i_3_n_5 ,\cmp59_i_reg_465[0]_i_4_n_5 ,\cmp59_i_reg_465[0]_i_5_n_5 ,\cmp59_i_reg_465[0]_i_6_n_5 ,DI}),
        .O(\NLW_cmp59_i_reg_465_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,S,\cmp59_i_reg_465[0]_i_9_n_5 ,\cmp59_i_reg_465[0]_i_10_n_5 ,\cmp59_i_reg_465[0]_i_11_n_5 ,\cmp59_i_reg_465[0]_i_12_n_5 ,\cmp59_i_reg_465[0]_i_13_n_5 }));
  LUT6 #(
    .INIT(64'h707070FF70707070)) 
    \icmp_ln228_reg_199[0]_i_1 
       (.I0(\icmp_ln228_reg_199_reg[0] ),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(\icmp_ln228_reg_199_reg[0]_0 ),
        .I3(\icmp_ln228_reg_199[0]_i_2_n_5 ),
        .I4(\icmp_ln228_reg_199[0]_i_3_n_5 ),
        .I5(\icmp_ln228_reg_199[0]_i_4_n_5 ),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_ln228_reg_199[0]_i_2 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[4]),
        .O(\icmp_ln228_reg_199[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln228_reg_199[0]_i_3 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(\icmp_ln228_reg_199[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \icmp_ln228_reg_199[0]_i_4 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(\icmp_ln228_reg_199_reg[0] ),
        .I2(Q[1]),
        .I3(Q[8]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\icmp_ln228_reg_199[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0400040400000000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_reg_0),
        .I1(int_ap_idle_reg_1),
        .I2(int_ap_idle_i_3_n_5),
        .I3(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .I4(ap_start),
        .I5(int_ap_idle_reg_2),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF4FFFFF)) 
    int_ap_idle_i_3
       (.I0(int_ap_start_reg_1),
        .I1(ap_start),
        .I2(Debayer_U0_ap_idle),
        .I3(Debayer_U0_ap_start),
        .I4(\icmp_ln228_reg_199_reg[0] ),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(int_ap_idle_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7575755530303000)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_5),
        .I1(p_3_in[7]),
        .I2(ap_sync_AXIvideo2MultiBayer_U0_ap_ready),
        .I3(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg),
        .I4(int_ap_start_reg_1),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAE0F0F0)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(int_ap_start_reg_1),
        .I4(ap_sync_AXIvideo2MultiBayer_U0_ap_ready),
        .I5(int_ap_start5_out),
        .O(int_ap_start_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_2
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(int_auto_restart_i_2_n_5),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(int_auto_restart_i_2_n_5),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(p_3_in[7]),
        .O(int_auto_restart_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(s_axi_CTRL_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\waddr_reg_n_5_[5] ),
        .O(int_auto_restart_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_3_in[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [0]),
        .O(int_bayer_phase0[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [10]),
        .O(int_bayer_phase0[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [11]),
        .O(int_bayer_phase0[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [12]),
        .O(int_bayer_phase0[12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [13]),
        .O(int_bayer_phase0[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [14]),
        .O(int_bayer_phase0[14]));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \int_bayer_phase[15]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr_reg_n_5_[2] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_bayer_phase[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [15]),
        .O(int_bayer_phase0[15]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [1]),
        .O(int_bayer_phase0[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [2]),
        .O(int_bayer_phase0[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [3]),
        .O(int_bayer_phase0[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [4]),
        .O(int_bayer_phase0[4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [5]),
        .O(int_bayer_phase0[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [6]),
        .O(int_bayer_phase0[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bayer_phase_reg[15]_1 [7]),
        .O(int_bayer_phase0[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [8]),
        .O(int_bayer_phase0[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bayer_phase[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bayer_phase_reg[15]_1 [9]),
        .O(int_bayer_phase0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[0] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[0]),
        .Q(\int_bayer_phase_reg[15]_1 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[10] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[10]),
        .Q(\int_bayer_phase_reg[15]_1 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[11] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[11]),
        .Q(\int_bayer_phase_reg[15]_1 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[12] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[12]),
        .Q(\int_bayer_phase_reg[15]_1 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[13] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[13]),
        .Q(\int_bayer_phase_reg[15]_1 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[14] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[14]),
        .Q(\int_bayer_phase_reg[15]_1 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[15] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[15]),
        .Q(\int_bayer_phase_reg[15]_1 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[1] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[1]),
        .Q(\int_bayer_phase_reg[15]_1 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[2] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[2]),
        .Q(\int_bayer_phase_reg[15]_1 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[3] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[3]),
        .Q(\int_bayer_phase_reg[15]_1 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[4] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[4]),
        .Q(\int_bayer_phase_reg[15]_1 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[5] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[5]),
        .Q(\int_bayer_phase_reg[15]_1 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[6] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[6]),
        .Q(\int_bayer_phase_reg[15]_1 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[7] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[7]),
        .Q(\int_bayer_phase_reg[15]_1 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[8] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[8]),
        .Q(\int_bayer_phase_reg[15]_1 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[9] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[9]),
        .Q(\int_bayer_phase_reg[15]_1 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_auto_restart_i_2_n_5),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [14]),
        .O(int_height0[14]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_CTRL_WVALID),
        .O(\int_height[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [15]),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[0]),
        .Q(\int_height_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[10]),
        .Q(\int_height_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[11]),
        .Q(\int_height_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[12]),
        .Q(\int_height_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[13]),
        .Q(\int_height_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[14]),
        .Q(\int_height_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[15]),
        .Q(\int_height_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[1]),
        .Q(\int_height_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[2]),
        .Q(\int_height_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[3]),
        .Q(\int_height_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[4]),
        .Q(\int_height_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[5]),
        .Q(\int_height_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[6]),
        .Q(\int_height_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[7]),
        .Q(\int_height_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[8]),
        .Q(\int_height_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[9]),
        .Q(\int_height_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \int_ier[1]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\int_ier[1]_i_2_n_5 ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(int_ier10_out));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_ier[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_WVALID),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[0]),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[1]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_5),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(\int_isr_reg_n_5_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_isr_reg[0]_0 ),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr_reg_n_5_[2] ),
        .I5(s_axi_CTRL_WSTRB[0]),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'h77F7777788F88888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(ap_sync_AXIvideo2MultiBayer_U0_ap_ready),
        .I3(\int_isr_reg[1]_0 ),
        .I4(p_0_in),
        .I5(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5FDF55D50FCF00C0)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_5),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_5),
        .I3(p_3_in[2]),
        .I4(\int_isr_reg[0]_0 ),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_2
       (.I0(int_task_ap_done_i_3_n_5),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(ar_hs),
        .O(int_task_ap_done_i_2_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .O(int_task_ap_done_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[14]),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_WVALID),
        .I4(\waddr_reg_n_5_[2] ),
        .I5(\waddr_reg_n_5_[3] ),
        .O(\int_width[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    loopHeight_fu_248_p2_carry_i_1
       (.I0(\int_height_reg[15]_0 [1]),
        .O(\int_height_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \loopHeight_reg_377[0]_i_1 
       (.I0(\int_height_reg[15]_0 [0]),
        .O(\int_height_reg[9]_0 [0]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \loopHeight_reg_377[10]_i_2 
       (.I0(\int_height_reg[15]_0 [9]),
        .I1(\int_height_reg[15]_0 [7]),
        .I2(\int_height_reg[15]_0 [6]),
        .I3(\loopHeight_reg_377[10]_i_3_n_5 ),
        .I4(\int_height_reg[15]_0 [8]),
        .I5(\int_height_reg[15]_0 [10]),
        .O(\int_height_reg[9]_0 [10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \loopHeight_reg_377[10]_i_3 
       (.I0(\int_height_reg[15]_0 [2]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\int_height_reg[15]_0 [3]),
        .I4(\int_height_reg[15]_0 [4]),
        .I5(\int_height_reg[15]_0 [5]),
        .O(\loopHeight_reg_377[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \loopHeight_reg_377[1]_i_1 
       (.I0(\int_height_reg[15]_0 [0]),
        .I1(\int_height_reg[15]_0 [1]),
        .O(\int_height_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \loopHeight_reg_377[2]_i_1 
       (.I0(\int_height_reg[15]_0 [1]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\int_height_reg[15]_0 [2]),
        .O(\int_height_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \loopHeight_reg_377[3]_i_1 
       (.I0(\int_height_reg[15]_0 [2]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\int_height_reg[15]_0 [3]),
        .O(\int_height_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \loopHeight_reg_377[4]_i_1 
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(\int_height_reg[15]_0 [1]),
        .I2(\int_height_reg[15]_0 [0]),
        .I3(\int_height_reg[15]_0 [2]),
        .I4(\int_height_reg[15]_0 [4]),
        .O(\int_height_reg[9]_0 [4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \loopHeight_reg_377[5]_i_1 
       (.I0(\int_height_reg[15]_0 [2]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\int_height_reg[15]_0 [3]),
        .I4(\int_height_reg[15]_0 [4]),
        .I5(\int_height_reg[15]_0 [5]),
        .O(\int_height_reg[9]_0 [5]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \loopHeight_reg_377[6]_i_1 
       (.I0(\int_height_reg[15]_0 [5]),
        .I1(\int_height_reg[15]_0 [4]),
        .I2(\int_height_reg[15]_0 [3]),
        .I3(\loopHeight_reg_377[6]_i_2_n_5 ),
        .I4(\int_height_reg[15]_0 [2]),
        .I5(\int_height_reg[15]_0 [6]),
        .O(\int_height_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \loopHeight_reg_377[6]_i_2 
       (.I0(\int_height_reg[15]_0 [0]),
        .I1(\int_height_reg[15]_0 [1]),
        .O(\loopHeight_reg_377[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \loopHeight_reg_377[7]_i_1 
       (.I0(\loopHeight_reg_377[10]_i_3_n_5 ),
        .I1(\int_height_reg[15]_0 [6]),
        .I2(\int_height_reg[15]_0 [7]),
        .O(\int_height_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \loopHeight_reg_377[8]_i_1 
       (.I0(\int_height_reg[15]_0 [7]),
        .I1(\int_height_reg[15]_0 [6]),
        .I2(\loopHeight_reg_377[10]_i_3_n_5 ),
        .I3(\int_height_reg[15]_0 [8]),
        .O(\int_height_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \loopHeight_reg_377[9]_i_1 
       (.I0(\int_height_reg[15]_0 [8]),
        .I1(\loopHeight_reg_377[10]_i_3_n_5 ),
        .I2(\int_height_reg[15]_0 [6]),
        .I3(\int_height_reg[15]_0 [7]),
        .I4(\int_height_reg[15]_0 [9]),
        .O(\int_height_reg[9]_0 [9]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \loopHeight_reg_441[10]_i_2 
       (.I0(\int_height_reg[15]_0 [10]),
        .I1(\int_height_reg[15]_0 [8]),
        .I2(\int_height_reg[15]_0 [6]),
        .I3(\loopHeight_reg_441[10]_i_3_n_5 ),
        .I4(\int_height_reg[15]_0 [7]),
        .I5(\int_height_reg[15]_0 [9]),
        .O(\int_height_reg[10]_1 [9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopHeight_reg_441[10]_i_3 
       (.I0(\int_height_reg[15]_0 [5]),
        .I1(\int_height_reg[15]_0 [4]),
        .I2(\int_height_reg[15]_0 [2]),
        .I3(\int_height_reg[15]_0 [1]),
        .I4(\int_height_reg[15]_0 [0]),
        .I5(\int_height_reg[15]_0 [3]),
        .O(\loopHeight_reg_441[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \loopHeight_reg_441[1]_i_1 
       (.I0(\int_height_reg[15]_0 [1]),
        .I1(\int_height_reg[15]_0 [0]),
        .O(\int_height_reg[10]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \loopHeight_reg_441[2]_i_1 
       (.I0(\int_height_reg[15]_0 [2]),
        .I1(\int_height_reg[15]_0 [1]),
        .I2(\int_height_reg[15]_0 [0]),
        .O(\int_height_reg[10]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \loopHeight_reg_441[3]_i_1 
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\int_height_reg[15]_0 [2]),
        .O(\int_height_reg[10]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \loopHeight_reg_441[4]_i_1 
       (.I0(\int_height_reg[15]_0 [4]),
        .I1(\int_height_reg[15]_0 [2]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\int_height_reg[15]_0 [0]),
        .I4(\int_height_reg[15]_0 [3]),
        .O(\int_height_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \loopHeight_reg_441[5]_i_1 
       (.I0(\int_height_reg[15]_0 [3]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\int_height_reg[15]_0 [1]),
        .I3(\int_height_reg[15]_0 [2]),
        .I4(\int_height_reg[15]_0 [4]),
        .I5(\int_height_reg[15]_0 [5]),
        .O(\int_height_reg[10]_1 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \loopHeight_reg_441[6]_i_1 
       (.I0(\int_height_reg[15]_0 [6]),
        .I1(\loopHeight_reg_441[10]_i_3_n_5 ),
        .O(\int_height_reg[10]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \loopHeight_reg_441[7]_i_1 
       (.I0(\int_height_reg[15]_0 [7]),
        .I1(\loopHeight_reg_441[10]_i_3_n_5 ),
        .I2(\int_height_reg[15]_0 [6]),
        .O(\int_height_reg[10]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \loopHeight_reg_441[8]_i_1 
       (.I0(\int_height_reg[15]_0 [8]),
        .I1(\int_height_reg[15]_0 [6]),
        .I2(\loopHeight_reg_441[10]_i_3_n_5 ),
        .I3(\int_height_reg[15]_0 [7]),
        .O(\int_height_reg[10]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \loopHeight_reg_441[9]_i_1 
       (.I0(\int_height_reg[15]_0 [9]),
        .I1(\int_height_reg[15]_0 [7]),
        .I2(\loopHeight_reg_441[10]_i_3_n_5 ),
        .I3(\int_height_reg[15]_0 [6]),
        .I4(\int_height_reg[15]_0 [8]),
        .O(\int_height_reg[10]_1 [8]));
  CARRY8 \loopHeight_reg_535_reg[16]_i_2 
       (.CI(\loopHeight_reg_535_reg[16] ),
        .CI_TOP(1'b0),
        .CO({\NLW_loopHeight_reg_535_reg[16]_i_2_CO_UNCONNECTED [7:1],\int_height_reg[15]_1 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loopHeight_reg_535_reg[16]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    loopWidth_fu_258_p2_carry_i_1
       (.I0(Q[1]),
        .O(\int_width_reg[1]_0 ));
  CARRY8 \loopWidth_reg_281_reg[16]_i_2 
       (.CI(\loopWidth_reg_281_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\int_width_reg[15]_1 [15],\NLW_loopWidth_reg_281_reg[16]_i_2_CO_UNCONNECTED [6],\loopWidth_reg_281_reg[16]_i_2_n_7 ,\loopWidth_reg_281_reg[16]_i_2_n_8 ,\loopWidth_reg_281_reg[16]_i_2_n_9 ,\loopWidth_reg_281_reg[16]_i_2_n_10 ,\loopWidth_reg_281_reg[16]_i_2_n_11 ,\loopWidth_reg_281_reg[16]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loopWidth_reg_281_reg[16]_i_2_O_UNCONNECTED [7],\int_width_reg[15]_1 [14:8]}),
        .S({1'b1,Q[15:9]}));
  CARRY8 \loopWidth_reg_281_reg[8]_i_1 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\loopWidth_reg_281_reg[8]_i_1_n_5 ,\loopWidth_reg_281_reg[8]_i_1_n_6 ,\loopWidth_reg_281_reg[8]_i_1_n_7 ,\loopWidth_reg_281_reg[8]_i_1_n_8 ,\loopWidth_reg_281_reg[8]_i_1_n_9 ,\loopWidth_reg_281_reg[8]_i_1_n_10 ,\loopWidth_reg_281_reg[8]_i_1_n_11 ,\loopWidth_reg_281_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\int_width_reg[15]_1 [7:0]),
        .S(Q[8:1]));
  LUT1 #(
    .INIT(2'h1)) 
    \loopWidth_reg_382[0]_i_1 
       (.I0(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \loopWidth_reg_382[10]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\loopWidth_reg_382[10]_i_2_n_5 ),
        .I4(Q[8]),
        .I5(Q[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \loopWidth_reg_382[10]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\loopWidth_reg_382[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \loopWidth_reg_382[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \loopWidth_reg_382[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \loopWidth_reg_382[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \loopWidth_reg_382[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \loopWidth_reg_382[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \loopWidth_reg_382[6]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\loopWidth_reg_382[6]_i_2_n_5 ),
        .I4(Q[2]),
        .I5(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \loopWidth_reg_382[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\loopWidth_reg_382[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \loopWidth_reg_382[7]_i_1 
       (.I0(\loopWidth_reg_382[10]_i_2_n_5 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \loopWidth_reg_382[8]_i_1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\loopWidth_reg_382[10]_i_2_n_5 ),
        .I3(Q[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \loopWidth_reg_382[9]_i_1 
       (.I0(Q[8]),
        .I1(\loopWidth_reg_382[10]_i_2_n_5 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \loopWidth_reg_446[10]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\loopWidth_reg_446[10]_i_2_n_5 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(Q[10]),
        .O(\int_width_reg[8]_1 [8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \loopWidth_reg_446[10]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\loopWidth_reg_446[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \loopWidth_reg_446[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\int_width_reg[8]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \loopWidth_reg_446[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\int_width_reg[8]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \loopWidth_reg_446[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\int_width_reg[8]_1 [2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \loopWidth_reg_446[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\int_width_reg[8]_1 [3]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \loopWidth_reg_446[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\loopWidth_reg_382[6]_i_2_n_5 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\int_width_reg[8]_1 [4]));
  LUT3 #(
    .INIT(8'h78)) 
    \loopWidth_reg_446[7]_i_1 
       (.I0(\loopWidth_reg_446[10]_i_2_n_5 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(\int_width_reg[8]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \loopWidth_reg_446[8]_i_1 
       (.I0(Q[6]),
        .I1(\loopWidth_reg_446[10]_i_2_n_5 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(\int_width_reg[8]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \loopWidth_reg_446[9]_i_1 
       (.I0(Q[7]),
        .I1(\loopWidth_reg_446[10]_i_2_n_5 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\int_width_reg[8]_1 [7]));
  CARRY8 \loopWidth_reg_540_reg[16]_i_1 
       (.CI(\loopWidth_reg_540_reg[16] ),
        .CI_TOP(1'b0),
        .CO({\NLW_loopWidth_reg_540_reg[16]_i_1_CO_UNCONNECTED [7:1],\int_width_reg[15]_0 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loopWidth_reg_540_reg[16]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(Q[0]),
        .I1(\int_height_reg[15]_0 [0]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_1 [0]),
        .I4(\rdata[15]_i_4_n_5 ),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(ap_start),
        .I1(int_gie_reg_n_5),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(\rdata[15]_i_4_n_5 ),
        .I5(\int_isr_reg_n_5_[0] ),
        .O(\rdata[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[10]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [10]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [10]),
        .I4(Q[10]),
        .O(\rdata[10]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[11]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [11]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [11]),
        .I4(Q[11]),
        .O(\rdata[11]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[12]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [12]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [12]),
        .I4(Q[12]),
        .O(\rdata[12]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[13]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [13]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [13]),
        .I4(Q[13]),
        .O(\rdata[13]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[14]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [14]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [14]),
        .I4(Q[14]),
        .O(\rdata[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARVALID),
        .I5(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[15]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [15]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [15]),
        .I4(Q[15]),
        .O(\rdata[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000010000010101)) 
    \rdata[15]_i_4 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000131)) 
    \rdata[15]_i_5 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[15]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_2 
       (.I0(Q[1]),
        .I1(\int_height_reg[15]_0 [1]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_1 [1]),
        .I4(\rdata[15]_i_4_n_5 ),
        .O(\rdata[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_3 
       (.I0(int_task_ap_done__0),
        .I1(\rdata[15]_i_5_n_5 ),
        .I2(p_0_in),
        .I3(\rdata[15]_i_4_n_5 ),
        .I4(\int_isr_reg_n_5_[1] ),
        .O(\rdata[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hB833B80030003000)) 
    \rdata[2]_i_1 
       (.I0(p_3_in[2]),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(\rdata[2]_i_2_n_5 ),
        .I3(\rdata[15]_i_5_n_5 ),
        .I4(\int_bayer_phase_reg[15]_1 [2]),
        .I5(\rdata[15]_i_4_n_5 ),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_2 
       (.I0(Q[2]),
        .I1(\rdata[15]_i_4_n_5 ),
        .I2(\int_height_reg[15]_0 [2]),
        .O(\rdata[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hB833B80030003000)) 
    \rdata[3]_i_1 
       (.I0(int_ap_ready__0),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(\rdata[3]_i_2_n_5 ),
        .I3(\rdata[15]_i_5_n_5 ),
        .I4(\int_bayer_phase_reg[15]_1 [3]),
        .I5(\rdata[15]_i_4_n_5 ),
        .O(rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_2 
       (.I0(Q[3]),
        .I1(\rdata[15]_i_4_n_5 ),
        .I2(\int_height_reg[15]_0 [3]),
        .O(\rdata[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[4]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [4]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [4]),
        .I4(Q[4]),
        .O(\rdata[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[5]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [5]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [5]),
        .I4(Q[5]),
        .O(\rdata[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[6]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [6]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [6]),
        .I4(Q[6]),
        .O(\rdata[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB833B80030003000)) 
    \rdata[7]_i_1 
       (.I0(p_3_in[7]),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(\rdata[7]_i_2_n_5 ),
        .I3(\rdata[15]_i_5_n_5 ),
        .I4(\int_bayer_phase_reg[15]_1 [7]),
        .I5(\rdata[15]_i_4_n_5 ),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_2 
       (.I0(Q[7]),
        .I1(\rdata[15]_i_4_n_5 ),
        .I2(\int_height_reg[15]_0 [7]),
        .O(\rdata[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hF8A85808)) 
    \rdata[8]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_bayer_phase_reg[15]_1 [8]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_height_reg[15]_0 [8]),
        .I4(Q[8]),
        .O(\rdata[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB833B80030003000)) 
    \rdata[9]_i_1 
       (.I0(interrupt),
        .I1(\rdata[9]_i_2_n_5 ),
        .I2(\rdata[9]_i_3_n_5 ),
        .I3(\rdata[15]_i_5_n_5 ),
        .I4(\int_bayer_phase_reg[15]_1 [9]),
        .I5(\rdata[15]_i_4_n_5 ),
        .O(rdata[9]));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[9]_i_2 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_3 
       (.I0(Q[9]),
        .I1(\rdata[15]_i_4_n_5 ),
        .I2(\int_height_reg[15]_0 [9]),
        .O(\rdata[9]_i_3_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_5 ),
        .I1(\rdata[0]_i_3_n_5 ),
        .O(rdata[0]),
        .S(\rdata[9]_i_2_n_5 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_3_n_5 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_5 ),
        .I1(\rdata[1]_i_3_n_5 ),
        .O(rdata[1]),
        .S(\rdata[9]_i_2_n_5 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry__0_i_1
       (.I0(Q[11]),
        .O(\int_width_reg[11]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry__0_i_2
       (.I0(Q[10]),
        .O(\int_width_reg[11]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry__0_i_3
       (.I0(Q[9]),
        .O(\int_width_reg[11]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_1
       (.I0(Q[8]),
        .O(\int_width_reg[8]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_2
       (.I0(Q[7]),
        .O(\int_width_reg[8]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_3
       (.I0(Q[6]),
        .O(\int_width_reg[8]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_4
       (.I0(Q[5]),
        .O(\int_width_reg[8]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_5
       (.I0(Q[4]),
        .O(\int_width_reg[8]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_6
       (.I0(Q[3]),
        .O(\int_width_reg[8]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_7
       (.I0(Q[2]),
        .O(\int_width_reg[8]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_8
       (.I0(Q[1]),
        .O(\int_width_reg[8]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_Debayer
   (ap_rst_n_inv,
    Q,
    \y_fu_68_reg[10] ,
    \int_height_reg[15] ,
    \loopHeight_reg_535_reg[16] ,
    \int_width_reg[15] ,
    start_once_reg_reg_0,
    \y_fu_64_reg[10] ,
    DI,
    S,
    Debayer_U0_ap_idle,
    Debayer_U0_ap_ready,
    E,
    \genblk1[0].v2_reg[0] ,
    \genblk1[0].v2_reg[0]_0 ,
    push,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 ,
    \pix_reg_419_pp0_iter3_reg_reg[9] ,
    ap_clk,
    CO,
    D,
    \zext_ln274_reg_530_reg[15] ,
    \loopHeight_reg_535_reg[7] ,
    \cmp59_i_reg_545_reg[0] ,
    \cmp59_i_reg_545_reg[0]_0 ,
    \loopWidth_reg_540_reg[16] ,
    \loopWidth_reg_540_reg[15] ,
    \loopWidth_reg_540_reg[7] ,
    bayer_phase_assign_channel_dout,
    ap_rst_n,
    imgRgb_full_n,
    start_for_ZipperRemoval_U0_full_n,
    Debayer_U0_ap_start,
    push_0,
    imgBayer_empty_n,
    \loopHeight_reg_377_reg[10] ,
    \loopWidth_reg_382_reg[10] ,
    \loopHeight_reg_441_reg[10] ,
    \loopWidth_reg_446_reg[10] ,
    out,
    \genblk1[0].v2_reg[0]_1 );
  output ap_rst_n_inv;
  output [1:0]Q;
  output [10:0]\y_fu_68_reg[10] ;
  output [0:0]\int_height_reg[15] ;
  output [0:0]\loopHeight_reg_535_reg[16] ;
  output [0:0]\int_width_reg[15] ;
  output start_once_reg_reg_0;
  output [10:0]\y_fu_64_reg[10] ;
  output [0:0]DI;
  output [0:0]S;
  output Debayer_U0_ap_idle;
  output Debayer_U0_ap_ready;
  output [0:0]E;
  output \genblk1[0].v2_reg[0] ;
  output \genblk1[0].v2_reg[0]_0 ;
  output push;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 ;
  output [19:0]\pix_reg_419_pp0_iter3_reg_reg[9] ;
  input ap_clk;
  input [0:0]CO;
  input [0:0]D;
  input [15:0]\zext_ln274_reg_530_reg[15] ;
  input [0:0]\loopHeight_reg_535_reg[7] ;
  input [1:0]\cmp59_i_reg_545_reg[0] ;
  input [3:0]\cmp59_i_reg_545_reg[0]_0 ;
  input [0:0]\loopWidth_reg_540_reg[16] ;
  input [15:0]\loopWidth_reg_540_reg[15] ;
  input [0:0]\loopWidth_reg_540_reg[7] ;
  input [15:0]bayer_phase_assign_channel_dout;
  input ap_rst_n;
  input imgRgb_full_n;
  input start_for_ZipperRemoval_U0_full_n;
  input Debayer_U0_ap_start;
  input push_0;
  input imgBayer_empty_n;
  input [10:0]\loopHeight_reg_377_reg[10] ;
  input [10:0]\loopWidth_reg_382_reg[10] ;
  input [9:0]\loopHeight_reg_441_reg[10] ;
  input [8:0]\loopWidth_reg_446_reg[10] ;
  input [9:0]out;
  input [2:0]\genblk1[0].v2_reg[0]_1 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [29:0]DebayerG_U0_imgG_din;
  wire DebayerG_U0_n_28;
  wire DebayerG_U0_n_30;
  wire DebayerG_U0_n_31;
  wire DebayerG_U0_n_34;
  wire DebayerRandBatG_U0_ap_ready;
  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRandBatG_U0_bayerPhase_c_read;
  wire DebayerRandBatG_U0_n_22;
  wire DebayerRandBatG_U0_n_23;
  wire DebayerRandBatG_U0_n_7;
  wire DebayerRatBorBatR_U0_ap_start;
  wire [29:0]DebayerRatBorBatR_U0_imgRB_din;
  wire DebayerRatBorBatR_U0_n_17;
  wire DebayerRatBorBatR_U0_n_20;
  wire DebayerRatBorBatR_U0_n_22;
  wire DebayerRatBorBatR_U0_n_24;
  wire DebayerRatBorBatR_U0_n_25;
  wire Debayer_U0_ap_idle;
  wire Debayer_U0_ap_ready;
  wire Debayer_U0_ap_start;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [29:0]\SRL_SIG_reg[0]_0 ;
  wire [29:0]\SRL_SIG_reg[1]_1 ;
  wire ap_CS_fsm_state4;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bayerPhase_c1_U_n_5;
  wire bayerPhase_c1_U_n_8;
  wire bayerPhase_c1_empty_n;
  wire bayerPhase_c1_full_n;
  wire bayerPhase_c_U_n_10;
  wire bayerPhase_c_U_n_11;
  wire bayerPhase_c_U_n_12;
  wire bayerPhase_c_U_n_13;
  wire bayerPhase_c_U_n_14;
  wire bayerPhase_c_U_n_15;
  wire bayerPhase_c_U_n_16;
  wire bayerPhase_c_U_n_17;
  wire bayerPhase_c_U_n_18;
  wire bayerPhase_c_U_n_19;
  wire bayerPhase_c_U_n_20;
  wire bayerPhase_c_U_n_5;
  wire bayerPhase_c_U_n_6;
  wire bayerPhase_c_U_n_7;
  wire bayerPhase_c_U_n_8;
  wire bayerPhase_c_U_n_9;
  wire [15:0]bayerPhase_c_dout;
  wire bayerPhase_c_empty_n;
  wire bayerPhase_c_full_n;
  wire [15:0]bayer_phase_assign_channel_dout;
  wire [1:0]\cmp59_i_reg_545_reg[0] ;
  wire [3:0]\cmp59_i_reg_545_reg[0]_0 ;
  wire \genblk1[0].v2_reg[0] ;
  wire \genblk1[0].v2_reg[0]_0 ;
  wire [2:0]\genblk1[0].v2_reg[0]_1 ;
  wire \grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/ap_condition_507 ;
  wire [19:10]\grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1 ;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 ;
  wire imgBayer_empty_n;
  wire imgG_U_n_10;
  wire imgG_U_n_11;
  wire imgG_U_n_12;
  wire imgG_U_n_13;
  wire imgG_U_n_14;
  wire imgG_U_n_15;
  wire imgG_U_n_16;
  wire imgG_U_n_57;
  wire imgG_U_n_7;
  wire imgG_U_n_8;
  wire imgG_U_n_9;
  wire [29:0]imgG_dout;
  wire imgG_empty_n;
  wire imgG_full_n;
  wire imgRB_U_n_10;
  wire imgRB_U_n_11;
  wire imgRB_U_n_12;
  wire imgRB_U_n_13;
  wire imgRB_U_n_14;
  wire imgRB_U_n_15;
  wire imgRB_U_n_16;
  wire imgRB_U_n_17;
  wire imgRB_U_n_18;
  wire imgRB_U_n_19;
  wire imgRB_U_n_20;
  wire imgRB_U_n_21;
  wire imgRB_U_n_22;
  wire imgRB_U_n_23;
  wire imgRB_U_n_24;
  wire imgRB_U_n_25;
  wire imgRB_U_n_26;
  wire imgRB_U_n_27;
  wire imgRB_U_n_28;
  wire imgRB_U_n_29;
  wire imgRB_U_n_30;
  wire imgRB_U_n_31;
  wire imgRB_U_n_32;
  wire imgRB_U_n_33;
  wire imgRB_U_n_34;
  wire imgRB_U_n_35;
  wire imgRB_U_n_36;
  wire imgRB_U_n_37;
  wire imgRB_U_n_38;
  wire imgRB_U_n_39;
  wire imgRB_U_n_40;
  wire imgRB_U_n_41;
  wire imgRB_U_n_42;
  wire imgRB_U_n_43;
  wire imgRB_U_n_44;
  wire imgRB_U_n_45;
  wire imgRB_U_n_46;
  wire imgRB_U_n_47;
  wire imgRB_U_n_48;
  wire imgRB_U_n_49;
  wire imgRB_U_n_50;
  wire imgRB_U_n_51;
  wire imgRB_U_n_52;
  wire imgRB_U_n_53;
  wire imgRB_U_n_54;
  wire imgRB_U_n_55;
  wire imgRB_U_n_56;
  wire imgRB_U_n_57;
  wire imgRB_U_n_58;
  wire imgRB_U_n_59;
  wire imgRB_U_n_60;
  wire imgRB_U_n_61;
  wire imgRB_U_n_62;
  wire imgRB_U_n_63;
  wire imgRB_U_n_64;
  wire imgRB_U_n_65;
  wire imgRB_U_n_66;
  wire imgRB_U_n_67;
  wire imgRB_U_n_7;
  wire imgRB_U_n_8;
  wire imgRB_U_n_9;
  wire [29:0]imgRB_dout;
  wire imgRB_empty_n;
  wire imgRB_full_n;
  wire imgRgb_full_n;
  wire [0:0]\int_height_reg[15] ;
  wire [0:0]\int_width_reg[15] ;
  wire [10:0]\loopHeight_reg_377_reg[10] ;
  wire [9:0]\loopHeight_reg_441_reg[10] ;
  wire [0:0]\loopHeight_reg_535_reg[16] ;
  wire [0:0]\loopHeight_reg_535_reg[7] ;
  wire [10:0]\loopWidth_reg_382_reg[10] ;
  wire [8:0]\loopWidth_reg_446_reg[10] ;
  wire [15:0]\loopWidth_reg_540_reg[15] ;
  wire [0:0]\loopWidth_reg_540_reg[16] ;
  wire [0:0]\loopWidth_reg_540_reg[7] ;
  wire [9:0]out;
  wire [14:0]p_0_in;
  wire p_9_in;
  wire p_9_in_4;
  wire [19:0]\pix_reg_419_pp0_iter3_reg_reg[9] ;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire push_3;
  wire push_5;
  wire red_i_fu_328_p2;
  wire start_for_DebayerRandBatG_U0_U_n_7;
  wire start_for_DebayerRandBatG_U0_full_n;
  wire start_for_DebayerRatBorBatR_U0_U_n_7;
  wire start_for_DebayerRatBorBatR_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire [14:0]trunc_ln293_1_reg_550;
  wire trunc_ln630_reg_540;
  wire [10:0]\y_fu_64_reg[10] ;
  wire [10:0]\y_fu_68_reg[10] ;
  wire [15:0]\zext_ln274_reg_530_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG DebayerG_U0
       (.CO(\loopHeight_reg_535_reg[16] ),
        .D(trunc_ln293_1_reg_550),
        .DebayerRandBatG_U0_ap_start(DebayerRandBatG_U0_ap_start),
        .Debayer_U0_ap_idle(Debayer_U0_ap_idle),
        .Debayer_U0_ap_ready(Debayer_U0_ap_ready),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .E(DebayerG_U0_n_28),
        .Q(Q),
        .\ap_CS_fsm_reg[0]_0 (DebayerG_U0_n_31),
        .\ap_CS_fsm_reg[1]_0 (DebayerG_U0_n_34),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .bayerPhase_c1_full_n(bayerPhase_c1_full_n),
        .bayer_phase_assign_channel_dout(bayer_phase_assign_channel_dout[15:1]),
        .empty_n_reg(E),
        .\genblk1[0].v2_reg[0] (\genblk1[0].v2_reg[0] ),
        .\genblk1[0].v2_reg[0]_0 (\genblk1[0].v2_reg[0]_0 ),
        .\genblk1[0].v2_reg[0]_1 (\genblk1[0].v2_reg[0]_1 ),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read),
        .\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0 (bayerPhase_c1_U_n_5),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgG_din(DebayerG_U0_imgG_din),
        .imgG_empty_n(imgG_empty_n),
        .imgG_full_n(imgG_full_n),
        .int_ap_idle_i_3(DebayerRandBatG_U0_n_7),
        .int_ap_idle_i_3_0(start_for_DebayerRatBorBatR_U0_U_n_7),
        .\int_height_reg[15] (\int_height_reg[15] ),
        .\int_width_reg[15] (\int_width_reg[15] ),
        .\loopHeight_reg_535_reg[16]_0 (D),
        .\loopHeight_reg_535_reg[7]_0 (\loopHeight_reg_535_reg[7] ),
        .\loopWidth_reg_540_reg[15]_0 (\loopWidth_reg_540_reg[15] ),
        .\loopWidth_reg_540_reg[16]_0 (\loopWidth_reg_540_reg[16] ),
        .\loopWidth_reg_540_reg[7]_0 (\loopWidth_reg_540_reg[7] ),
        .\mOutPtr_reg[2] ({ap_CS_fsm_state4,DebayerRatBorBatR_U0_n_20}),
        .out(out),
        .push(push_2),
        .push_0(push_0),
        .push_1(push_1),
        .push_2(push_3),
        .start_for_DebayerRatBorBatR_U0_full_n(start_for_DebayerRatBorBatR_U0_full_n),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(DebayerG_U0_n_30),
        .start_once_reg_reg_1(start_once_reg_reg_0),
        .\zext_ln274_reg_530_reg[15]_0 (\zext_ln274_reg_530_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRandBatG DebayerRandBatG_U0
       (.CO(CO),
        .DI(DI),
        .DebayerRandBatG_U0_ap_ready(DebayerRandBatG_U0_ap_ready),
        .DebayerRandBatG_U0_ap_start(DebayerRandBatG_U0_ap_start),
        .DebayerRandBatG_U0_bayerPhase_c_read(DebayerRandBatG_U0_bayerPhase_c_read),
        .E(DebayerRandBatG_U0_n_22),
        .\PixBufVal_4_reg_2102_reg[0] (imgRB_U_n_7),
        .\PixBufVal_4_reg_2102_reg[9] ({imgRB_U_n_38,imgRB_U_n_39,imgRB_U_n_40,imgRB_U_n_41,imgRB_U_n_42,imgRB_U_n_43,imgRB_U_n_44,imgRB_U_n_45,imgRB_U_n_46,imgRB_U_n_47,imgRB_U_n_48,imgRB_U_n_49,imgRB_U_n_50,imgRB_U_n_51,imgRB_U_n_52,imgRB_U_n_53,imgRB_U_n_54,imgRB_U_n_55,imgRB_U_n_56,imgRB_U_n_57,imgRB_U_n_58,imgRB_U_n_59,imgRB_U_n_60,imgRB_U_n_61,imgRB_U_n_62,imgRB_U_n_63,imgRB_U_n_64,imgRB_U_n_65,imgRB_U_n_66,imgRB_U_n_67}),
        .\PixBufVal_4_reg_2102_reg[9]_0 ({imgRB_U_n_8,imgRB_U_n_9,imgRB_U_n_10,imgRB_U_n_11,imgRB_U_n_12,imgRB_U_n_13,imgRB_U_n_14,imgRB_U_n_15,imgRB_U_n_16,imgRB_U_n_17,imgRB_U_n_18,imgRB_U_n_19,imgRB_U_n_20,imgRB_U_n_21,imgRB_U_n_22,imgRB_U_n_23,imgRB_U_n_24,imgRB_U_n_25,imgRB_U_n_26,imgRB_U_n_27,imgRB_U_n_28,imgRB_U_n_29,imgRB_U_n_30,imgRB_U_n_31,imgRB_U_n_32,imgRB_U_n_33,imgRB_U_n_34,imgRB_U_n_35,imgRB_U_n_36,imgRB_U_n_37}),
        .Q(DebayerRandBatG_U0_n_7),
        .S(S),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst_n_inv),
        .ap_rst_n(ap_rst_n),
        .bayerPhase_c_dout(bayerPhase_c_dout),
        .bayerPhase_c_empty_n(bayerPhase_c_empty_n),
        .\cmp59_i_reg_465_reg[0]_0 ({\zext_ln274_reg_530_reg[15] [10],\zext_ln274_reg_530_reg[15] [1:0]}),
        .d0(imgRB_dout),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 ),
        .\icmp_ln881_reg_1941_reg[0] (DebayerRandBatG_U0_n_23),
        .\icmp_ln891_reg_1945_reg[0] (\loopWidth_reg_540_reg[15] [10:0]),
        .imgRB_empty_n(imgRB_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .\loopHeight_reg_377_reg[10]_0 (\loopHeight_reg_377_reg[10] ),
        .\loopWidth_reg_382_reg[10]_0 (\loopWidth_reg_382_reg[10] ),
        .p_9_in(p_9_in),
        .\pix_reg_419_pp0_iter3_reg_reg[9] (\pix_reg_419_pp0_iter3_reg_reg[9] ),
        .push(push),
        .push_0(push_5),
        .\y_fu_64_reg[10]_0 (\y_fu_64_reg[10] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR DebayerRatBorBatR_U0
       (.D({bayerPhase_c_U_n_5,bayerPhase_c_U_n_6,bayerPhase_c_U_n_7,bayerPhase_c_U_n_8,bayerPhase_c_U_n_9,bayerPhase_c_U_n_10,bayerPhase_c_U_n_11,bayerPhase_c_U_n_12,bayerPhase_c_U_n_13,bayerPhase_c_U_n_14,bayerPhase_c_U_n_15,bayerPhase_c_U_n_16,bayerPhase_c_U_n_17,bayerPhase_c_U_n_18,bayerPhase_c_U_n_20}),
        .DebayerRandBatG_U0_ap_start(DebayerRandBatG_U0_ap_start),
        .DebayerRatBorBatR_U0_ap_start(DebayerRatBorBatR_U0_ap_start),
        .E(DebayerRatBorBatR_U0_n_24),
        .Q(\y_fu_68_reg[10] ),
        .\ap_CS_fsm_reg[1]_0 (DebayerRatBorBatR_U0_n_25),
        .\ap_CS_fsm_reg[3]_0 ({ap_CS_fsm_state4,DebayerRatBorBatR_U0_n_20}),
        .ap_clk(ap_clk),
        .ap_condition_507(\grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/ap_condition_507 ),
        .ap_done_cache_reg(ap_rst_n_inv),
        .\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] (imgG_U_n_57),
        .\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] ({\SRL_SIG_reg[1]_1 [29:20],\SRL_SIG_reg[1]_1 [9:0]}),
        .\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 ({\SRL_SIG_reg[0]_0 [29:20],\SRL_SIG_reg[0]_0 [9:0]}),
        .ap_rst_n(ap_rst_n),
        .\b_reg_2427_reg[10] (DebayerRatBorBatR_U0_imgRB_din),
        .bayerPhase_c1_empty_n(bayerPhase_c1_empty_n),
        .bayerPhase_c_empty_n(bayerPhase_c_empty_n),
        .bayerPhase_c_full_n(bayerPhase_c_full_n),
        .\cmp59_i_reg_545_reg[0]_0 (\cmp59_i_reg_545_reg[0] ),
        .\cmp59_i_reg_545_reg[0]_1 (\cmp59_i_reg_545_reg[0]_0 ),
        .\cmp59_i_reg_545_reg[0]_2 (\zext_ln274_reg_530_reg[15] [10:0]),
        .d0(imgG_dout),
        .empty_n_reg(DebayerRatBorBatR_U0_n_22),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read),
        .\icmp_ln643_reg_2122_reg[0] (\loopWidth_reg_540_reg[15] [10:0]),
        .imgG_empty_n(imgG_empty_n),
        .imgRB_full_n(imgRB_full_n),
        .\loopHeight_reg_441_reg[10]_0 ({\loopHeight_reg_441_reg[10] ,\loopHeight_reg_377_reg[10] [0]}),
        .\loopWidth_reg_446_reg[10]_0 ({\loopWidth_reg_446_reg[10] ,\loopWidth_reg_382_reg[10] [1:0]}),
        .\mOutPtr_reg[2] (DebayerRandBatG_U0_n_7),
        .\p_0_0_0949_21484_ph_i_reg_472_reg[9] ({imgG_U_n_7,imgG_U_n_8,imgG_U_n_9,imgG_U_n_10,imgG_U_n_11,imgG_U_n_12,imgG_U_n_13,imgG_U_n_14,imgG_U_n_15,imgG_U_n_16}),
        .p_9_in(p_9_in_4),
        .push(push_5),
        .push_0(push_3),
        .push_1(push_1),
        .q1(\grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1 ),
        .red_i_fu_328_p2(red_i_fu_328_p2),
        .start_for_DebayerRandBatG_U0_full_n(start_for_DebayerRandBatG_U0_full_n),
        .start_once_reg_reg_0(DebayerRatBorBatR_U0_n_17),
        .trunc_ln630_reg_540(trunc_ln630_reg_540),
        .\xor_i_reg_555_reg[0]_0 (bayerPhase_c_U_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S bayerPhase_c1_U
       (.D(bayerPhase_c1_U_n_5),
        .E(DebayerG_U0_n_31),
        .\SRL_SIG_reg[1][0] (bayerPhase_c1_U_n_8),
        .\SRL_SIG_reg[1][15] (trunc_ln293_1_reg_550),
        .ap_clk(ap_clk),
        .bayerPhase_c1_empty_n(bayerPhase_c1_empty_n),
        .bayerPhase_c1_full_n(bayerPhase_c1_full_n),
        .bayer_phase_assign_channel_dout(bayer_phase_assign_channel_dout[0]),
        .\mOutPtr_reg[0]_0 (ap_rst_n_inv),
        .p_0_in(p_0_in),
        .push(push_2),
        .push_0(push_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_4 bayerPhase_c_U
       (.D({bayerPhase_c_U_n_5,bayerPhase_c_U_n_6,bayerPhase_c_U_n_7,bayerPhase_c_U_n_8,bayerPhase_c_U_n_9,bayerPhase_c_U_n_10,bayerPhase_c_U_n_11,bayerPhase_c_U_n_12,bayerPhase_c_U_n_13,bayerPhase_c_U_n_14,bayerPhase_c_U_n_15,bayerPhase_c_U_n_16,bayerPhase_c_U_n_17,bayerPhase_c_U_n_18,bayerPhase_c_U_n_19,bayerPhase_c_U_n_20}),
        .DebayerRandBatG_U0_ap_start(DebayerRandBatG_U0_ap_start),
        .DebayerRandBatG_U0_bayerPhase_c_read(DebayerRandBatG_U0_bayerPhase_c_read),
        .E(DebayerRatBorBatR_U0_n_24),
        .Q(DebayerRandBatG_U0_n_7),
        .\SRL_SIG_reg[0][0] (bayerPhase_c1_U_n_8),
        .ap_clk(ap_clk),
        .bayerPhase_c_dout(bayerPhase_c_dout),
        .bayerPhase_c_empty_n(bayerPhase_c_empty_n),
        .bayerPhase_c_full_n(bayerPhase_c_full_n),
        .full_n_reg_0(start_for_DebayerRandBatG_U0_U_n_7),
        .\mOutPtr_reg[0]_0 (ap_rst_n_inv),
        .p_0_in(p_0_in),
        .push(push_3),
        .red_i_fu_328_p2(red_i_fu_328_p2),
        .trunc_ln630_reg_540(trunc_ln630_reg_540));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S imgG_U
       (.D(DebayerG_U0_imgG_din),
        .E(DebayerG_U0_n_28),
        .Q({\SRL_SIG_reg[1]_1 [29:20],\SRL_SIG_reg[1]_1 [9:0]}),
        .\SRL_SIG_reg[0][29] ({\SRL_SIG_reg[0]_0 [29:20],\SRL_SIG_reg[0]_0 [9:0]}),
        .\addr_reg[0]_0 (imgG_U_n_57),
        .\addr_reg[0]_1 (ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .ap_condition_507(\grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/ap_condition_507 ),
        .d0(imgG_dout),
        .empty_n_reg_0(DebayerRatBorBatR_U0_n_22),
        .full_n_reg_0(ap_rst_n_inv),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read),
        .imgG_empty_n(imgG_empty_n),
        .imgG_full_n(imgG_full_n),
        .p_9_in(p_9_in_4),
        .push(push_1),
        .q1(\grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1 ),
        .ram_reg_bram_1({imgG_U_n_7,imgG_U_n_8,imgG_U_n_9,imgG_U_n_10,imgG_U_n_11,imgG_U_n_12,imgG_U_n_13,imgG_U_n_14,imgG_U_n_15,imgG_U_n_16}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_5 imgRB_U
       (.D(DebayerRatBorBatR_U0_imgRB_din),
        .E(DebayerRandBatG_U0_n_22),
        .Q({imgRB_U_n_8,imgRB_U_n_9,imgRB_U_n_10,imgRB_U_n_11,imgRB_U_n_12,imgRB_U_n_13,imgRB_U_n_14,imgRB_U_n_15,imgRB_U_n_16,imgRB_U_n_17,imgRB_U_n_18,imgRB_U_n_19,imgRB_U_n_20,imgRB_U_n_21,imgRB_U_n_22,imgRB_U_n_23,imgRB_U_n_24,imgRB_U_n_25,imgRB_U_n_26,imgRB_U_n_27,imgRB_U_n_28,imgRB_U_n_29,imgRB_U_n_30,imgRB_U_n_31,imgRB_U_n_32,imgRB_U_n_33,imgRB_U_n_34,imgRB_U_n_35,imgRB_U_n_36,imgRB_U_n_37}),
        .\SRL_SIG_reg[1][29] ({imgRB_U_n_38,imgRB_U_n_39,imgRB_U_n_40,imgRB_U_n_41,imgRB_U_n_42,imgRB_U_n_43,imgRB_U_n_44,imgRB_U_n_45,imgRB_U_n_46,imgRB_U_n_47,imgRB_U_n_48,imgRB_U_n_49,imgRB_U_n_50,imgRB_U_n_51,imgRB_U_n_52,imgRB_U_n_53,imgRB_U_n_54,imgRB_U_n_55,imgRB_U_n_56,imgRB_U_n_57,imgRB_U_n_58,imgRB_U_n_59,imgRB_U_n_60,imgRB_U_n_61,imgRB_U_n_62,imgRB_U_n_63,imgRB_U_n_64,imgRB_U_n_65,imgRB_U_n_66,imgRB_U_n_67}),
        .\addr_reg[0]_0 (imgRB_U_n_7),
        .\addr_reg[0]_1 (ap_rst_n_inv),
        .ap_clk(ap_clk),
        .d0(imgRB_dout),
        .empty_n_reg_0(DebayerRandBatG_U0_n_23),
        .imgRB_empty_n(imgRB_empty_n),
        .imgRB_full_n(imgRB_full_n),
        .p_9_in(p_9_in),
        .push(push_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0 start_for_DebayerRandBatG_U0_U
       (.DebayerRandBatG_U0_ap_ready(DebayerRandBatG_U0_ap_ready),
        .DebayerRandBatG_U0_ap_start(DebayerRandBatG_U0_ap_start),
        .DebayerRatBorBatR_U0_ap_start(DebayerRatBorBatR_U0_ap_start),
        .Q(DebayerRandBatG_U0_n_7),
        .ap_clk(ap_clk),
        .bayerPhase_c_empty_n(bayerPhase_c_empty_n),
        .empty_n_reg_0(start_for_DebayerRandBatG_U0_U_n_7),
        .empty_n_reg_1(start_for_DebayerRatBorBatR_U0_U_n_7),
        .full_n_reg_0(ap_rst_n_inv),
        .\mOutPtr_reg[0]_0 (DebayerRatBorBatR_U0_n_17),
        .start_for_DebayerRandBatG_U0_full_n(start_for_DebayerRandBatG_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0 start_for_DebayerRatBorBatR_U0_U
       (.DebayerRatBorBatR_U0_ap_start(DebayerRatBorBatR_U0_ap_start),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .ap_clk(ap_clk),
        .empty_n_reg_0(start_for_DebayerRatBorBatR_U0_U_n_7),
        .empty_n_reg_1(DebayerG_U0_n_30),
        .empty_n_reg_2(DebayerRatBorBatR_U0_n_17),
        .full_n_reg_0(ap_rst_n_inv),
        .\mOutPtr_reg[0]_0 (start_once_reg_reg_0),
        .\mOutPtr_reg[1]_0 (DebayerRatBorBatR_U0_n_25),
        .start_for_DebayerRandBatG_U0_full_n(start_for_DebayerRandBatG_U0_full_n),
        .start_for_DebayerRatBorBatR_U0_full_n(start_for_DebayerRatBorBatR_U0_full_n),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n),
        .start_once_reg(start_once_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(DebayerG_U0_n_34),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG
   (Q,
    \int_height_reg[15] ,
    CO,
    \int_width_reg[15] ,
    D,
    push,
    start_once_reg,
    ap_rst_n_0,
    E,
    Debayer_U0_ap_idle,
    start_once_reg_reg_0,
    \ap_CS_fsm_reg[0]_0 ,
    Debayer_U0_ap_ready,
    push_1,
    \ap_CS_fsm_reg[1]_0 ,
    empty_n_reg,
    \genblk1[0].v2_reg[0] ,
    \genblk1[0].v2_reg[0]_0 ,
    imgG_din,
    ap_clk,
    \zext_ln274_reg_530_reg[15]_0 ,
    \loopHeight_reg_535_reg[7]_0 ,
    \loopWidth_reg_540_reg[15]_0 ,
    \loopWidth_reg_540_reg[7]_0 ,
    bayer_phase_assign_channel_dout,
    imgG_full_n,
    \mOutPtr_reg[2] ,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read,
    imgG_empty_n,
    int_ap_idle_i_3,
    DebayerRandBatG_U0_ap_start,
    int_ap_idle_i_3_0,
    bayerPhase_c1_full_n,
    push_2,
    start_for_DebayerRatBorBatR_U0_full_n,
    start_once_reg_reg_1,
    start_for_ZipperRemoval_U0_full_n,
    Debayer_U0_ap_start,
    push_0,
    imgBayer_empty_n,
    ap_rst_n,
    \loopHeight_reg_535_reg[16]_0 ,
    \loopWidth_reg_540_reg[16]_0 ,
    out,
    \icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0 ,
    \genblk1[0].v2_reg[0]_1 );
  output [1:0]Q;
  output [0:0]\int_height_reg[15] ;
  output [0:0]CO;
  output [0:0]\int_width_reg[15] ;
  output [14:0]D;
  output push;
  output start_once_reg;
  output ap_rst_n_0;
  output [0:0]E;
  output Debayer_U0_ap_idle;
  output start_once_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output Debayer_U0_ap_ready;
  output push_1;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]empty_n_reg;
  output \genblk1[0].v2_reg[0] ;
  output \genblk1[0].v2_reg[0]_0 ;
  output [29:0]imgG_din;
  input ap_clk;
  input [15:0]\zext_ln274_reg_530_reg[15]_0 ;
  input [0:0]\loopHeight_reg_535_reg[7]_0 ;
  input [15:0]\loopWidth_reg_540_reg[15]_0 ;
  input [0:0]\loopWidth_reg_540_reg[7]_0 ;
  input [14:0]bayer_phase_assign_channel_dout;
  input imgG_full_n;
  input [1:0]\mOutPtr_reg[2] ;
  input grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
  input imgG_empty_n;
  input [0:0]int_ap_idle_i_3;
  input DebayerRandBatG_U0_ap_start;
  input int_ap_idle_i_3_0;
  input bayerPhase_c1_full_n;
  input push_2;
  input start_for_DebayerRatBorBatR_U0_full_n;
  input start_once_reg_reg_1;
  input start_for_ZipperRemoval_U0_full_n;
  input Debayer_U0_ap_start;
  input push_0;
  input imgBayer_empty_n;
  input ap_rst_n;
  input [0:0]\loopHeight_reg_535_reg[16]_0 ;
  input [0:0]\loopWidth_reg_540_reg[16]_0 ;
  input [9:0]out;
  input [0:0]\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0 ;
  input [2:0]\genblk1[0].v2_reg[0]_1 ;

  wire [0:0]CO;
  wire [14:0]D;
  wire DebayerRandBatG_U0_ap_start;
  wire Debayer_U0_ap_idle;
  wire Debayer_U0_ap_ready;
  wire Debayer_U0_ap_start;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state3;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_i_1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire bayerPhase_c1_full_n;
  wire [14:0]bayer_phase_assign_channel_dout;
  wire cmp170_fu_372_p2;
  wire cmp170_reg_674;
  wire \cmp170_reg_674[0]_i_2_n_5 ;
  wire \cmp170_reg_674[0]_i_3_n_5 ;
  wire \cmp170_reg_674[0]_i_4_n_5 ;
  wire cmp689_fu_392_p2;
  wire cmp689_reg_684;
  wire \cmp689_reg_684[0]_i_2_n_5 ;
  wire \cmp689_reg_684[0]_i_3_n_5 ;
  wire cmp84_fu_367_p2;
  wire cmp84_fu_367_p2_carry__0_i_1_n_5;
  wire cmp84_fu_367_p2_carry_i_10_n_5;
  wire cmp84_fu_367_p2_carry_i_11_n_5;
  wire cmp84_fu_367_p2_carry_i_12_n_5;
  wire cmp84_fu_367_p2_carry_i_13_n_5;
  wire cmp84_fu_367_p2_carry_i_14_n_5;
  wire cmp84_fu_367_p2_carry_i_15_n_5;
  wire cmp84_fu_367_p2_carry_i_16_n_5;
  wire cmp84_fu_367_p2_carry_i_1_n_5;
  wire cmp84_fu_367_p2_carry_i_2_n_5;
  wire cmp84_fu_367_p2_carry_i_3_n_5;
  wire cmp84_fu_367_p2_carry_i_4_n_5;
  wire cmp84_fu_367_p2_carry_i_5_n_5;
  wire cmp84_fu_367_p2_carry_i_6_n_5;
  wire cmp84_fu_367_p2_carry_i_7_n_5;
  wire cmp84_fu_367_p2_carry_i_8_n_5;
  wire cmp84_fu_367_p2_carry_i_9_n_5;
  wire cmp84_fu_367_p2_carry_n_10;
  wire cmp84_fu_367_p2_carry_n_11;
  wire cmp84_fu_367_p2_carry_n_12;
  wire cmp84_fu_367_p2_carry_n_5;
  wire cmp84_fu_367_p2_carry_n_6;
  wire cmp84_fu_367_p2_carry_n_7;
  wire cmp84_fu_367_p2_carry_n_8;
  wire cmp84_fu_367_p2_carry_n_9;
  wire cmp84_reg_669;
  wire [16:16]empty_fu_363_p1;
  wire [0:0]empty_n_reg;
  wire empty_reg_664;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire [16:16]frp_pipeline_valid_U_valid_out;
  wire \genblk1[0].v2_reg[0] ;
  wire \genblk1[0].v2_reg[0]_0 ;
  wire [2:0]\genblk1[0].v2_reg[0]_1 ;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_245;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8;
  wire [9:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
  wire icmp_ln315_fu_286_p2_carry_i_1_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_2_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_3_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_4_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_5_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_6_n_5;
  wire icmp_ln315_fu_286_p2_carry_n_10;
  wire icmp_ln315_fu_286_p2_carry_n_11;
  wire icmp_ln315_fu_286_p2_carry_n_12;
  wire icmp_ln315_fu_286_p2_carry_n_8;
  wire icmp_ln315_fu_286_p2_carry_n_9;
  wire [0:0]\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0 ;
  wire imgBayer_empty_n;
  wire [29:0]imgG_din;
  wire imgG_empty_n;
  wire imgG_full_n;
  wire imgG_write_local;
  wire [0:0]int_ap_idle_i_3;
  wire int_ap_idle_i_3_0;
  wire [0:0]\int_height_reg[15] ;
  wire [0:0]\int_width_reg[15] ;
  wire [15:0]loopHeight_fu_248_p2;
  wire loopHeight_fu_248_p2_carry__0_n_10;
  wire loopHeight_fu_248_p2_carry__0_n_11;
  wire loopHeight_fu_248_p2_carry__0_n_12;
  wire loopHeight_fu_248_p2_carry__0_n_6;
  wire loopHeight_fu_248_p2_carry__0_n_7;
  wire loopHeight_fu_248_p2_carry__0_n_8;
  wire loopHeight_fu_248_p2_carry__0_n_9;
  wire loopHeight_fu_248_p2_carry_n_10;
  wire loopHeight_fu_248_p2_carry_n_11;
  wire loopHeight_fu_248_p2_carry_n_12;
  wire loopHeight_fu_248_p2_carry_n_5;
  wire loopHeight_fu_248_p2_carry_n_6;
  wire loopHeight_fu_248_p2_carry_n_7;
  wire loopHeight_fu_248_p2_carry_n_8;
  wire loopHeight_fu_248_p2_carry_n_9;
  wire [16:0]loopHeight_reg_535;
  wire [0:0]\loopHeight_reg_535_reg[16]_0 ;
  wire [0:0]\loopHeight_reg_535_reg[7]_0 ;
  wire [15:0]loopWidth_fu_258_p2;
  wire loopWidth_fu_258_p2_carry__0_n_10;
  wire loopWidth_fu_258_p2_carry__0_n_11;
  wire loopWidth_fu_258_p2_carry__0_n_12;
  wire loopWidth_fu_258_p2_carry__0_n_6;
  wire loopWidth_fu_258_p2_carry__0_n_7;
  wire loopWidth_fu_258_p2_carry__0_n_8;
  wire loopWidth_fu_258_p2_carry__0_n_9;
  wire loopWidth_fu_258_p2_carry_n_10;
  wire loopWidth_fu_258_p2_carry_n_11;
  wire loopWidth_fu_258_p2_carry_n_12;
  wire loopWidth_fu_258_p2_carry_n_5;
  wire loopWidth_fu_258_p2_carry_n_6;
  wire loopWidth_fu_258_p2_carry_n_7;
  wire loopWidth_fu_258_p2_carry_n_8;
  wire loopWidth_fu_258_p2_carry_n_9;
  wire [16:0]loopWidth_reg_540;
  wire [15:0]\loopWidth_reg_540_reg[15]_0 ;
  wire [0:0]\loopWidth_reg_540_reg[16]_0 ;
  wire [0:0]\loopWidth_reg_540_reg[7]_0 ;
  wire [1:0]\mOutPtr_reg[2] ;
  wire [9:0]out;
  wire [16:16]out_y_reg_659;
  wire \out_y_reg_659[16]_i_10_n_5 ;
  wire \out_y_reg_659[16]_i_11_n_5 ;
  wire \out_y_reg_659[16]_i_12_n_5 ;
  wire \out_y_reg_659[16]_i_13_n_5 ;
  wire \out_y_reg_659[16]_i_14_n_5 ;
  wire \out_y_reg_659[16]_i_15_n_5 ;
  wire \out_y_reg_659[16]_i_16_n_5 ;
  wire \out_y_reg_659[16]_i_17_n_5 ;
  wire \out_y_reg_659[16]_i_18_n_5 ;
  wire \out_y_reg_659[16]_i_19_n_5 ;
  wire \out_y_reg_659[16]_i_3_n_5 ;
  wire \out_y_reg_659[16]_i_5_n_5 ;
  wire \out_y_reg_659[16]_i_6_n_5 ;
  wire \out_y_reg_659[16]_i_7_n_5 ;
  wire \out_y_reg_659[16]_i_8_n_5 ;
  wire \out_y_reg_659[16]_i_9_n_5 ;
  wire \out_y_reg_659_reg[16]_i_2_n_10 ;
  wire \out_y_reg_659_reg[16]_i_2_n_11 ;
  wire \out_y_reg_659_reg[16]_i_2_n_12 ;
  wire \out_y_reg_659_reg[16]_i_2_n_5 ;
  wire \out_y_reg_659_reg[16]_i_2_n_6 ;
  wire \out_y_reg_659_reg[16]_i_2_n_7 ;
  wire \out_y_reg_659_reg[16]_i_2_n_8 ;
  wire \out_y_reg_659_reg[16]_i_2_n_9 ;
  wire \out_y_reg_659_reg[16]_i_4_n_10 ;
  wire \out_y_reg_659_reg[16]_i_4_n_11 ;
  wire \out_y_reg_659_reg[16]_i_4_n_12 ;
  wire \out_y_reg_659_reg[16]_i_4_n_5 ;
  wire \out_y_reg_659_reg[16]_i_4_n_6 ;
  wire \out_y_reg_659_reg[16]_i_4_n_7 ;
  wire \out_y_reg_659_reg[16]_i_4_n_8 ;
  wire \out_y_reg_659_reg[16]_i_4_n_9 ;
  wire [9:0]p_lcssa50195052_fu_78;
  wire [9:0]p_lcssa50195052_load_reg_559;
  wire [9:0]p_lcssa50215054_fu_82;
  wire [9:0]p_lcssa50215054_load_reg_564;
  wire [9:0]p_lcssa50225056_fu_86;
  wire [9:0]p_lcssa50225056_load_reg_569;
  wire [9:0]p_lcssa50235058_fu_90;
  wire [9:0]p_lcssa50235058_load_reg_574;
  wire [9:0]p_lcssa50255060_fu_94;
  wire [9:0]p_lcssa50255060_load_reg_579;
  wire [9:0]p_lcssa50265062_fu_98;
  wire [9:0]p_lcssa50265062_load_reg_584;
  wire [9:0]p_lcssa50275064_fu_102;
  wire [9:0]p_lcssa50275064_load_reg_589;
  wire [9:0]p_lcssa50295066_fu_106;
  wire [9:0]p_lcssa50295066_load_reg_594;
  wire [9:0]p_lcssa50305068_fu_110;
  wire [9:0]p_lcssa50305068_load_reg_599;
  wire [9:0]p_lcssa50315070_fu_114;
  wire [9:0]p_lcssa50315070_load_reg_604;
  wire [9:0]p_lcssa50335072_fu_118;
  wire [9:0]p_lcssa50335072_load_reg_609;
  wire [9:0]p_lcssa50345074_fu_122;
  wire [9:0]p_lcssa50345074_load_reg_614;
  wire [9:0]p_lcssa50355076_fu_126;
  wire [9:0]p_lcssa50355076_load_reg_619;
  wire [9:0]p_lcssa50375078_fu_130;
  wire [9:0]p_lcssa50375078_load_reg_624;
  wire [9:0]p_lcssa50385080_fu_134;
  wire [9:0]p_lcssa50385080_load_reg_629;
  wire [9:0]p_lcssa51955201_fu_138;
  wire [9:0]p_lcssa51955201_load_reg_634;
  wire [9:0]p_lcssa51965203_fu_142;
  wire p_lcssa51965203_fu_1420;
  wire [9:0]p_lcssa51965203_load_reg_639;
  wire [9:0]p_lcssa51975205_fu_146;
  wire [9:0]p_lcssa51975205_load_reg_644;
  wire [9:0]p_lcssa51985207_fu_150;
  wire [9:0]p_lcssa51985207_load_reg_649;
  wire [9:0]p_lcssa51995209_fu_154;
  wire [9:0]p_lcssa51995209_load_reg_654;
  wire pf_all_done;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire start_for_DebayerRatBorBatR_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_5;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire tmp_53_reg_3831_pp0_iter15_reg;
  wire [0:0]xor_fu_386_p2;
  wire [14:0]xor_reg_679;
  wire \y_fu_74[0]_i_2_n_5 ;
  wire [0:0]y_fu_74_reg;
  wire \y_fu_74_reg[0]_i_1_n_10 ;
  wire \y_fu_74_reg[0]_i_1_n_11 ;
  wire \y_fu_74_reg[0]_i_1_n_12 ;
  wire \y_fu_74_reg[0]_i_1_n_13 ;
  wire \y_fu_74_reg[0]_i_1_n_14 ;
  wire \y_fu_74_reg[0]_i_1_n_15 ;
  wire \y_fu_74_reg[0]_i_1_n_16 ;
  wire \y_fu_74_reg[0]_i_1_n_17 ;
  wire \y_fu_74_reg[0]_i_1_n_18 ;
  wire \y_fu_74_reg[0]_i_1_n_19 ;
  wire \y_fu_74_reg[0]_i_1_n_20 ;
  wire \y_fu_74_reg[0]_i_1_n_5 ;
  wire \y_fu_74_reg[0]_i_1_n_6 ;
  wire \y_fu_74_reg[0]_i_1_n_7 ;
  wire \y_fu_74_reg[0]_i_1_n_8 ;
  wire \y_fu_74_reg[0]_i_1_n_9 ;
  wire \y_fu_74_reg[16]_i_1_n_20 ;
  wire \y_fu_74_reg[8]_i_1_n_10 ;
  wire \y_fu_74_reg[8]_i_1_n_11 ;
  wire \y_fu_74_reg[8]_i_1_n_12 ;
  wire \y_fu_74_reg[8]_i_1_n_13 ;
  wire \y_fu_74_reg[8]_i_1_n_14 ;
  wire \y_fu_74_reg[8]_i_1_n_15 ;
  wire \y_fu_74_reg[8]_i_1_n_16 ;
  wire \y_fu_74_reg[8]_i_1_n_17 ;
  wire \y_fu_74_reg[8]_i_1_n_18 ;
  wire \y_fu_74_reg[8]_i_1_n_19 ;
  wire \y_fu_74_reg[8]_i_1_n_20 ;
  wire \y_fu_74_reg[8]_i_1_n_5 ;
  wire \y_fu_74_reg[8]_i_1_n_6 ;
  wire \y_fu_74_reg[8]_i_1_n_7 ;
  wire \y_fu_74_reg[8]_i_1_n_8 ;
  wire \y_fu_74_reg[8]_i_1_n_9 ;
  wire [16:1]y_fu_74_reg__0;
  wire [15:0]zext_ln274_reg_530;
  wire [15:0]\zext_ln274_reg_530_reg[15]_0 ;
  wire [7:0]NLW_cmp84_fu_367_p2_carry_O_UNCONNECTED;
  wire [7:1]NLW_cmp84_fu_367_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cmp84_fu_367_p2_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln315_fu_286_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln315_fu_286_p2_carry_O_UNCONNECTED;
  wire [7:0]\NLW_out_y_reg_659_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_out_y_reg_659_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_out_y_reg_659_reg[16]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_out_y_reg_659_reg[16]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_y_fu_74_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_y_fu_74_reg[16]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hF8FF8888)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[0]),
        .I1(CO),
        .I2(start_once_reg_reg_0),
        .I3(bayerPhase_c1_full_n),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h111FFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(start_once_reg),
        .I1(start_for_DebayerRatBorBatR_U0_full_n),
        .I2(start_once_reg_reg_1),
        .I3(start_for_ZipperRemoval_U0_full_n),
        .I4(Debayer_U0_ap_start),
        .O(start_once_reg_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[0]),
        .I1(CO),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1
       (.I0(pf_all_done),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp170_reg_674[0]_i_1 
       (.I0(\cmp170_reg_674[0]_i_2_n_5 ),
        .I1(\cmp170_reg_674[0]_i_3_n_5 ),
        .I2(\cmp170_reg_674[0]_i_4_n_5 ),
        .I3(y_fu_74_reg__0[7]),
        .I4(y_fu_74_reg__0[13]),
        .I5(y_fu_74_reg__0[5]),
        .O(cmp170_fu_372_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp170_reg_674[0]_i_2 
       (.I0(y_fu_74_reg__0[9]),
        .I1(y_fu_74_reg__0[2]),
        .I2(y_fu_74_reg),
        .I3(y_fu_74_reg__0[11]),
        .I4(y_fu_74_reg__0[1]),
        .I5(y_fu_74_reg__0[4]),
        .O(\cmp170_reg_674[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp170_reg_674[0]_i_3 
       (.I0(y_fu_74_reg__0[14]),
        .I1(y_fu_74_reg__0[3]),
        .I2(y_fu_74_reg__0[10]),
        .I3(y_fu_74_reg__0[8]),
        .O(\cmp170_reg_674[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp170_reg_674[0]_i_4 
       (.I0(y_fu_74_reg__0[15]),
        .I1(y_fu_74_reg__0[6]),
        .I2(y_fu_74_reg__0[16]),
        .I3(y_fu_74_reg__0[12]),
        .O(\cmp170_reg_674[0]_i_4_n_5 ));
  FDRE \cmp170_reg_674_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(cmp170_fu_372_p2),
        .Q(cmp170_reg_674),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000001001)) 
    \cmp689_reg_684[0]_i_1 
       (.I0(D[1]),
        .I1(D[2]),
        .I2(D[0]),
        .I3(empty_reg_664),
        .I4(\cmp689_reg_684[0]_i_2_n_5 ),
        .I5(\cmp689_reg_684[0]_i_3_n_5 ),
        .O(cmp689_fu_392_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp689_reg_684[0]_i_2 
       (.I0(D[9]),
        .I1(D[10]),
        .I2(D[11]),
        .I3(D[12]),
        .I4(D[13]),
        .I5(D[14]),
        .O(\cmp689_reg_684[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp689_reg_684[0]_i_3 
       (.I0(D[3]),
        .I1(D[4]),
        .I2(D[5]),
        .I3(D[6]),
        .I4(D[7]),
        .I5(D[8]),
        .O(\cmp689_reg_684[0]_i_3_n_5 ));
  FDRE \cmp689_reg_684_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(cmp689_fu_392_p2),
        .Q(cmp689_reg_684),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 cmp84_fu_367_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cmp84_fu_367_p2_carry_n_5,cmp84_fu_367_p2_carry_n_6,cmp84_fu_367_p2_carry_n_7,cmp84_fu_367_p2_carry_n_8,cmp84_fu_367_p2_carry_n_9,cmp84_fu_367_p2_carry_n_10,cmp84_fu_367_p2_carry_n_11,cmp84_fu_367_p2_carry_n_12}),
        .DI({cmp84_fu_367_p2_carry_i_1_n_5,cmp84_fu_367_p2_carry_i_2_n_5,cmp84_fu_367_p2_carry_i_3_n_5,cmp84_fu_367_p2_carry_i_4_n_5,cmp84_fu_367_p2_carry_i_5_n_5,cmp84_fu_367_p2_carry_i_6_n_5,cmp84_fu_367_p2_carry_i_7_n_5,cmp84_fu_367_p2_carry_i_8_n_5}),
        .O(NLW_cmp84_fu_367_p2_carry_O_UNCONNECTED[7:0]),
        .S({cmp84_fu_367_p2_carry_i_9_n_5,cmp84_fu_367_p2_carry_i_10_n_5,cmp84_fu_367_p2_carry_i_11_n_5,cmp84_fu_367_p2_carry_i_12_n_5,cmp84_fu_367_p2_carry_i_13_n_5,cmp84_fu_367_p2_carry_i_14_n_5,cmp84_fu_367_p2_carry_i_15_n_5,cmp84_fu_367_p2_carry_i_16_n_5}));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 cmp84_fu_367_p2_carry__0
       (.CI(cmp84_fu_367_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_cmp84_fu_367_p2_carry__0_CO_UNCONNECTED[7:1],cmp84_fu_367_p2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp84_fu_367_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cmp84_fu_367_p2_carry__0_i_1_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    cmp84_fu_367_p2_carry__0_i_1
       (.I0(y_fu_74_reg__0[16]),
        .O(cmp84_fu_367_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_367_p2_carry_i_1
       (.I0(y_fu_74_reg__0[15]),
        .I1(zext_ln274_reg_530[15]),
        .I2(zext_ln274_reg_530[14]),
        .I3(y_fu_74_reg__0[14]),
        .O(cmp84_fu_367_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_367_p2_carry_i_10
       (.I0(zext_ln274_reg_530[13]),
        .I1(y_fu_74_reg__0[13]),
        .I2(zext_ln274_reg_530[12]),
        .I3(y_fu_74_reg__0[12]),
        .O(cmp84_fu_367_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_367_p2_carry_i_11
       (.I0(zext_ln274_reg_530[11]),
        .I1(y_fu_74_reg__0[11]),
        .I2(zext_ln274_reg_530[10]),
        .I3(y_fu_74_reg__0[10]),
        .O(cmp84_fu_367_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_367_p2_carry_i_12
       (.I0(zext_ln274_reg_530[9]),
        .I1(y_fu_74_reg__0[9]),
        .I2(zext_ln274_reg_530[8]),
        .I3(y_fu_74_reg__0[8]),
        .O(cmp84_fu_367_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_367_p2_carry_i_13
       (.I0(zext_ln274_reg_530[7]),
        .I1(y_fu_74_reg__0[7]),
        .I2(zext_ln274_reg_530[6]),
        .I3(y_fu_74_reg__0[6]),
        .O(cmp84_fu_367_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_367_p2_carry_i_14
       (.I0(zext_ln274_reg_530[5]),
        .I1(y_fu_74_reg__0[5]),
        .I2(zext_ln274_reg_530[4]),
        .I3(y_fu_74_reg__0[4]),
        .O(cmp84_fu_367_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_367_p2_carry_i_15
       (.I0(zext_ln274_reg_530[3]),
        .I1(y_fu_74_reg__0[3]),
        .I2(zext_ln274_reg_530[2]),
        .I3(y_fu_74_reg__0[2]),
        .O(cmp84_fu_367_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_367_p2_carry_i_16
       (.I0(zext_ln274_reg_530[1]),
        .I1(y_fu_74_reg__0[1]),
        .I2(zext_ln274_reg_530[0]),
        .I3(y_fu_74_reg),
        .O(cmp84_fu_367_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_367_p2_carry_i_2
       (.I0(y_fu_74_reg__0[13]),
        .I1(zext_ln274_reg_530[13]),
        .I2(zext_ln274_reg_530[12]),
        .I3(y_fu_74_reg__0[12]),
        .O(cmp84_fu_367_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_367_p2_carry_i_3
       (.I0(y_fu_74_reg__0[11]),
        .I1(zext_ln274_reg_530[11]),
        .I2(zext_ln274_reg_530[10]),
        .I3(y_fu_74_reg__0[10]),
        .O(cmp84_fu_367_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_367_p2_carry_i_4
       (.I0(y_fu_74_reg__0[9]),
        .I1(zext_ln274_reg_530[9]),
        .I2(zext_ln274_reg_530[8]),
        .I3(y_fu_74_reg__0[8]),
        .O(cmp84_fu_367_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_367_p2_carry_i_5
       (.I0(y_fu_74_reg__0[7]),
        .I1(zext_ln274_reg_530[7]),
        .I2(zext_ln274_reg_530[6]),
        .I3(y_fu_74_reg__0[6]),
        .O(cmp84_fu_367_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_367_p2_carry_i_6
       (.I0(y_fu_74_reg__0[5]),
        .I1(zext_ln274_reg_530[5]),
        .I2(zext_ln274_reg_530[4]),
        .I3(y_fu_74_reg__0[4]),
        .O(cmp84_fu_367_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_367_p2_carry_i_7
       (.I0(y_fu_74_reg__0[3]),
        .I1(zext_ln274_reg_530[3]),
        .I2(zext_ln274_reg_530[2]),
        .I3(y_fu_74_reg__0[2]),
        .O(cmp84_fu_367_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_367_p2_carry_i_8
       (.I0(y_fu_74_reg__0[1]),
        .I1(zext_ln274_reg_530[1]),
        .I2(zext_ln274_reg_530[0]),
        .I3(y_fu_74_reg),
        .O(cmp84_fu_367_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_367_p2_carry_i_9
       (.I0(zext_ln274_reg_530[15]),
        .I1(y_fu_74_reg__0[15]),
        .I2(zext_ln274_reg_530[14]),
        .I3(y_fu_74_reg__0[14]),
        .O(cmp84_fu_367_p2_carry_i_9_n_5));
  FDRE \cmp84_reg_669_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(cmp84_fu_367_p2),
        .Q(cmp84_reg_669),
        .R(1'b0));
  FDRE \empty_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(y_fu_74_reg),
        .Q(empty_reg_664),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184
       (.D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out),
        .E(p_lcssa51965203_fu_1420),
        .Q({Q[1],ap_CS_fsm_state3}),
        .SR(ap_rst_n_0),
        .\ap_CS_fsm_reg[2] ({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .\ap_CS_fsm_reg[2]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_245),
        .\ap_CS_fsm_reg[3] (E),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1_n_5),
        .ap_rst_n(ap_rst_n),
        .clear(push),
        .cmp170_reg_674(cmp170_reg_674),
        .cmp689_reg_684(cmp689_reg_684),
        .cmp84_reg_669(cmp84_reg_669),
        .data_in_vld(imgG_write_local),
        .\empty_127_fu_236_reg[9]_0 (p_lcssa51955201_load_reg_634),
        .\empty_128_fu_240_reg[9]_0 (p_lcssa51965203_load_reg_639),
        .\empty_129_fu_244_reg[9]_0 (p_lcssa51975205_load_reg_644),
        .\empty_130_fu_248_reg[9]_0 (p_lcssa51985207_load_reg_649),
        .\empty_131_fu_252_reg[9]_0 (p_lcssa51995209_load_reg_654),
        .\empty_132_fu_256_reg[9]_0 (p_lcssa50195052_load_reg_559),
        .\empty_133_fu_260_reg[9]_0 (p_lcssa50215054_load_reg_564),
        .\empty_134_fu_264_reg[9]_0 (p_lcssa50225056_load_reg_569),
        .\empty_135_fu_268_reg[9]_0 (p_lcssa50235058_load_reg_574),
        .\empty_136_fu_272_reg[9]_0 (p_lcssa50255060_load_reg_579),
        .\empty_137_fu_276_reg[9]_0 (p_lcssa50265062_load_reg_584),
        .\empty_138_fu_280_reg[9]_0 (p_lcssa50275064_load_reg_589),
        .\empty_139_fu_284_reg[9]_0 (p_lcssa50295066_load_reg_594),
        .\empty_140_fu_288_reg[9]_0 (p_lcssa50305068_load_reg_599),
        .\empty_141_fu_292_reg[9]_0 (p_lcssa50315070_load_reg_604),
        .\empty_142_fu_296_reg[9]_0 (p_lcssa50335072_load_reg_609),
        .\empty_143_fu_300_reg[9]_0 (p_lcssa50345074_load_reg_614),
        .\empty_144_fu_304_reg[9]_0 (p_lcssa50355076_load_reg_619),
        .\empty_145_fu_308_reg[9]_0 (p_lcssa50375078_load_reg_624),
        .\empty_146_fu_312_reg[9]_0 (p_lcssa50385080_load_reg_629),
        .empty_n_reg(empty_n_reg),
        .\genblk1[0].v2_reg[0] (\genblk1[0].v2_reg[0] ),
        .\genblk1[0].v2_reg[0]_0 (\genblk1[0].v2_reg[0]_0 ),
        .\genblk1[0].v2_reg[0]_1 (\genblk1[0].v2_reg[0]_1 ),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read),
        .\icmp_ln318_reg_3768_reg[0]_0 (loopWidth_reg_540),
        .\icmp_ln328_reg_3772_reg[0]_i_2 (\loopWidth_reg_540_reg[15]_0 ),
        .\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 (xor_reg_679),
        .\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_0 (\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0 ),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgG_din(imgG_din),
        .imgG_empty_n(imgG_empty_n),
        .imgG_full_n(imgG_full_n),
        .\mOutPtr_reg[2] (\mOutPtr_reg[2] [1]),
        .out(out),
        .out_y_reg_659(out_y_reg_659),
        .\p_load51_reg_3946_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6),
        .\p_load52_reg_3940_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7),
        .\p_load53_reg_3935_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8),
        .\p_load54_reg_3930_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9),
        .\p_load55_reg_3924_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10),
        .\p_load56_reg_3919_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11),
        .\p_load57_reg_3914_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12),
        .\p_load58_reg_3908_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13),
        .\p_load59_reg_3903_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14),
        .\p_load60_reg_3898_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15),
        .\p_load61_reg_3892_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16),
        .\p_load62_reg_3887_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17),
        .\p_load63_reg_3882_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18),
        .\p_load64_reg_3876_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19),
        .\p_load67_reg_3866_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1),
        .\p_load69_reg_3861_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2),
        .\p_load71_reg_3856_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3),
        .\p_load73_reg_3851_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4),
        .\p_load_reg_3951_reg[9]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5),
        .pf_all_done(pf_all_done),
        .push_0(push_0),
        .push_1(push_1),
        .tmp_53_reg_3831_pp0_iter15_reg(tmp_53_reg_3831_pp0_iter15_reg),
        .valid_out(frp_pipeline_valid_U_valid_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_245),
        .Q(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .R(ap_rst_n_0));
  CARRY8 icmp_ln315_fu_286_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln315_fu_286_p2_carry_CO_UNCONNECTED[7:6],CO,icmp_ln315_fu_286_p2_carry_n_8,icmp_ln315_fu_286_p2_carry_n_9,icmp_ln315_fu_286_p2_carry_n_10,icmp_ln315_fu_286_p2_carry_n_11,icmp_ln315_fu_286_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln315_fu_286_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,icmp_ln315_fu_286_p2_carry_i_1_n_5,icmp_ln315_fu_286_p2_carry_i_2_n_5,icmp_ln315_fu_286_p2_carry_i_3_n_5,icmp_ln315_fu_286_p2_carry_i_4_n_5,icmp_ln315_fu_286_p2_carry_i_5_n_5,icmp_ln315_fu_286_p2_carry_i_6_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln315_fu_286_p2_carry_i_1
       (.I0(loopHeight_reg_535[16]),
        .I1(y_fu_74_reg__0[16]),
        .I2(loopHeight_reg_535[15]),
        .I3(y_fu_74_reg__0[15]),
        .O(icmp_ln315_fu_286_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_2
       (.I0(loopHeight_reg_535[14]),
        .I1(y_fu_74_reg__0[14]),
        .I2(y_fu_74_reg__0[12]),
        .I3(loopHeight_reg_535[12]),
        .I4(y_fu_74_reg__0[13]),
        .I5(loopHeight_reg_535[13]),
        .O(icmp_ln315_fu_286_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_3
       (.I0(loopHeight_reg_535[11]),
        .I1(y_fu_74_reg__0[11]),
        .I2(y_fu_74_reg__0[9]),
        .I3(loopHeight_reg_535[9]),
        .I4(y_fu_74_reg__0[10]),
        .I5(loopHeight_reg_535[10]),
        .O(icmp_ln315_fu_286_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_4
       (.I0(loopHeight_reg_535[7]),
        .I1(y_fu_74_reg__0[7]),
        .I2(y_fu_74_reg__0[8]),
        .I3(loopHeight_reg_535[8]),
        .I4(y_fu_74_reg__0[6]),
        .I5(loopHeight_reg_535[6]),
        .O(icmp_ln315_fu_286_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_5
       (.I0(loopHeight_reg_535[4]),
        .I1(y_fu_74_reg__0[4]),
        .I2(y_fu_74_reg__0[5]),
        .I3(loopHeight_reg_535[5]),
        .I4(y_fu_74_reg__0[3]),
        .I5(loopHeight_reg_535[3]),
        .O(icmp_ln315_fu_286_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_6
       (.I0(loopHeight_reg_535[2]),
        .I1(y_fu_74_reg__0[2]),
        .I2(y_fu_74_reg__0[1]),
        .I3(loopHeight_reg_535[1]),
        .I4(y_fu_74_reg),
        .I5(loopHeight_reg_535[0]),
        .O(icmp_ln315_fu_286_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    int_ap_idle_i_4
       (.I0(start_once_reg_reg_0),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(int_ap_idle_i_3),
        .I3(DebayerRandBatG_U0_ap_start),
        .I4(\mOutPtr_reg[2] [0]),
        .I5(int_ap_idle_i_3_0),
        .O(Debayer_U0_ap_idle));
  CARRY8 loopHeight_fu_248_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({loopHeight_fu_248_p2_carry_n_5,loopHeight_fu_248_p2_carry_n_6,loopHeight_fu_248_p2_carry_n_7,loopHeight_fu_248_p2_carry_n_8,loopHeight_fu_248_p2_carry_n_9,loopHeight_fu_248_p2_carry_n_10,loopHeight_fu_248_p2_carry_n_11,loopHeight_fu_248_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\zext_ln274_reg_530_reg[15]_0 [1],1'b0}),
        .O(loopHeight_fu_248_p2[7:0]),
        .S({\zext_ln274_reg_530_reg[15]_0 [7:2],\loopHeight_reg_535_reg[7]_0 ,\zext_ln274_reg_530_reg[15]_0 [0]}));
  CARRY8 loopHeight_fu_248_p2_carry__0
       (.CI(loopHeight_fu_248_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({\int_height_reg[15] ,loopHeight_fu_248_p2_carry__0_n_6,loopHeight_fu_248_p2_carry__0_n_7,loopHeight_fu_248_p2_carry__0_n_8,loopHeight_fu_248_p2_carry__0_n_9,loopHeight_fu_248_p2_carry__0_n_10,loopHeight_fu_248_p2_carry__0_n_11,loopHeight_fu_248_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(loopHeight_fu_248_p2[15:8]),
        .S(\zext_ln274_reg_530_reg[15]_0 [15:8]));
  LUT3 #(
    .INIT(8'h08)) 
    \loopHeight_reg_535[16]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(bayerPhase_c1_full_n),
        .I2(start_once_reg_reg_0),
        .O(push));
  FDRE \loopHeight_reg_535_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[0]),
        .Q(loopHeight_reg_535[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[10]),
        .Q(loopHeight_reg_535[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[11]),
        .Q(loopHeight_reg_535[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[12]),
        .Q(loopHeight_reg_535[12]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[13]),
        .Q(loopHeight_reg_535[13]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[14]),
        .Q(loopHeight_reg_535[14]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[15]),
        .Q(loopHeight_reg_535[15]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_535_reg[16]_0 ),
        .Q(loopHeight_reg_535[16]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[1]),
        .Q(loopHeight_reg_535[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[2]),
        .Q(loopHeight_reg_535[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[3]),
        .Q(loopHeight_reg_535[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[4]),
        .Q(loopHeight_reg_535[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[5]),
        .Q(loopHeight_reg_535[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[6]),
        .Q(loopHeight_reg_535[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[7]),
        .Q(loopHeight_reg_535[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[8]),
        .Q(loopHeight_reg_535[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_535_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_fu_248_p2[9]),
        .Q(loopHeight_reg_535[9]),
        .R(1'b0));
  CARRY8 loopWidth_fu_258_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({loopWidth_fu_258_p2_carry_n_5,loopWidth_fu_258_p2_carry_n_6,loopWidth_fu_258_p2_carry_n_7,loopWidth_fu_258_p2_carry_n_8,loopWidth_fu_258_p2_carry_n_9,loopWidth_fu_258_p2_carry_n_10,loopWidth_fu_258_p2_carry_n_11,loopWidth_fu_258_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\loopWidth_reg_540_reg[15]_0 [1],1'b0}),
        .O(loopWidth_fu_258_p2[7:0]),
        .S({\loopWidth_reg_540_reg[15]_0 [7:2],\loopWidth_reg_540_reg[7]_0 ,\loopWidth_reg_540_reg[15]_0 [0]}));
  CARRY8 loopWidth_fu_258_p2_carry__0
       (.CI(loopWidth_fu_258_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({\int_width_reg[15] ,loopWidth_fu_258_p2_carry__0_n_6,loopWidth_fu_258_p2_carry__0_n_7,loopWidth_fu_258_p2_carry__0_n_8,loopWidth_fu_258_p2_carry__0_n_9,loopWidth_fu_258_p2_carry__0_n_10,loopWidth_fu_258_p2_carry__0_n_11,loopWidth_fu_258_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(loopWidth_fu_258_p2[15:8]),
        .S(\loopWidth_reg_540_reg[15]_0 [15:8]));
  FDRE \loopWidth_reg_540_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[0]),
        .Q(loopWidth_reg_540[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[10]),
        .Q(loopWidth_reg_540[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[11]),
        .Q(loopWidth_reg_540[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[12]),
        .Q(loopWidth_reg_540[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[13]),
        .Q(loopWidth_reg_540[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[14]),
        .Q(loopWidth_reg_540[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[15]),
        .Q(loopWidth_reg_540[15]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopWidth_reg_540_reg[16]_0 ),
        .Q(loopWidth_reg_540[16]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[1]),
        .Q(loopWidth_reg_540[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[2]),
        .Q(loopWidth_reg_540[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[3]),
        .Q(loopWidth_reg_540[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[4]),
        .Q(loopWidth_reg_540[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[5]),
        .Q(loopWidth_reg_540[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[6]),
        .Q(loopWidth_reg_540[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[7]),
        .Q(loopWidth_reg_540[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[8]),
        .Q(loopWidth_reg_540[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_540_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(loopWidth_fu_258_p2[9]),
        .Q(loopWidth_reg_540[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1__2 
       (.I0(push),
        .I1(push_2),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_10 
       (.I0(y_fu_74_reg__0[10]),
        .O(\out_y_reg_659[16]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_11 
       (.I0(y_fu_74_reg__0[9]),
        .O(\out_y_reg_659[16]_i_11_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_12 
       (.I0(y_fu_74_reg__0[8]),
        .O(\out_y_reg_659[16]_i_12_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_13 
       (.I0(y_fu_74_reg__0[7]),
        .O(\out_y_reg_659[16]_i_13_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_14 
       (.I0(y_fu_74_reg__0[6]),
        .O(\out_y_reg_659[16]_i_14_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_15 
       (.I0(y_fu_74_reg__0[5]),
        .O(\out_y_reg_659[16]_i_15_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_16 
       (.I0(y_fu_74_reg__0[4]),
        .O(\out_y_reg_659[16]_i_16_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_17 
       (.I0(y_fu_74_reg__0[3]),
        .O(\out_y_reg_659[16]_i_17_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_18 
       (.I0(y_fu_74_reg__0[2]),
        .O(\out_y_reg_659[16]_i_18_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_19 
       (.I0(y_fu_74_reg__0[1]),
        .O(\out_y_reg_659[16]_i_19_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_3 
       (.I0(y_fu_74_reg__0[16]),
        .O(\out_y_reg_659[16]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_5 
       (.I0(y_fu_74_reg__0[15]),
        .O(\out_y_reg_659[16]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_6 
       (.I0(y_fu_74_reg__0[14]),
        .O(\out_y_reg_659[16]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_7 
       (.I0(y_fu_74_reg__0[13]),
        .O(\out_y_reg_659[16]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_8 
       (.I0(y_fu_74_reg__0[12]),
        .O(\out_y_reg_659[16]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_y_reg_659[16]_i_9 
       (.I0(y_fu_74_reg__0[11]),
        .O(\out_y_reg_659[16]_i_9_n_5 ));
  FDRE \out_y_reg_659_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(empty_fu_363_p1),
        .Q(out_y_reg_659),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \out_y_reg_659_reg[16]_i_1 
       (.CI(\out_y_reg_659_reg[16]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_out_y_reg_659_reg[16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_y_reg_659_reg[16]_i_1_O_UNCONNECTED [7:1],empty_fu_363_p1}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_y_reg_659[16]_i_3_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \out_y_reg_659_reg[16]_i_2 
       (.CI(\out_y_reg_659_reg[16]_i_4_n_5 ),
        .CI_TOP(1'b0),
        .CO({\out_y_reg_659_reg[16]_i_2_n_5 ,\out_y_reg_659_reg[16]_i_2_n_6 ,\out_y_reg_659_reg[16]_i_2_n_7 ,\out_y_reg_659_reg[16]_i_2_n_8 ,\out_y_reg_659_reg[16]_i_2_n_9 ,\out_y_reg_659_reg[16]_i_2_n_10 ,\out_y_reg_659_reg[16]_i_2_n_11 ,\out_y_reg_659_reg[16]_i_2_n_12 }),
        .DI(y_fu_74_reg__0[15:8]),
        .O(\NLW_out_y_reg_659_reg[16]_i_2_O_UNCONNECTED [7:0]),
        .S({\out_y_reg_659[16]_i_5_n_5 ,\out_y_reg_659[16]_i_6_n_5 ,\out_y_reg_659[16]_i_7_n_5 ,\out_y_reg_659[16]_i_8_n_5 ,\out_y_reg_659[16]_i_9_n_5 ,\out_y_reg_659[16]_i_10_n_5 ,\out_y_reg_659[16]_i_11_n_5 ,\out_y_reg_659[16]_i_12_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \out_y_reg_659_reg[16]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\out_y_reg_659_reg[16]_i_4_n_5 ,\out_y_reg_659_reg[16]_i_4_n_6 ,\out_y_reg_659_reg[16]_i_4_n_7 ,\out_y_reg_659_reg[16]_i_4_n_8 ,\out_y_reg_659_reg[16]_i_4_n_9 ,\out_y_reg_659_reg[16]_i_4_n_10 ,\out_y_reg_659_reg[16]_i_4_n_11 ,\out_y_reg_659_reg[16]_i_4_n_12 }),
        .DI({y_fu_74_reg__0[7:1],1'b0}),
        .O(\NLW_out_y_reg_659_reg[16]_i_4_O_UNCONNECTED [7:0]),
        .S({\out_y_reg_659[16]_i_13_n_5 ,\out_y_reg_659[16]_i_14_n_5 ,\out_y_reg_659[16]_i_15_n_5 ,\out_y_reg_659[16]_i_16_n_5 ,\out_y_reg_659[16]_i_17_n_5 ,\out_y_reg_659[16]_i_18_n_5 ,\out_y_reg_659[16]_i_19_n_5 ,y_fu_74_reg}));
  FDRE \p_lcssa50195052_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[0]),
        .Q(p_lcssa50195052_fu_78[0]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[1]),
        .Q(p_lcssa50195052_fu_78[1]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[2]),
        .Q(p_lcssa50195052_fu_78[2]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[3]),
        .Q(p_lcssa50195052_fu_78[3]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[4]),
        .Q(p_lcssa50195052_fu_78[4]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[5]),
        .Q(p_lcssa50195052_fu_78[5]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[6]),
        .Q(p_lcssa50195052_fu_78[6]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[7]),
        .Q(p_lcssa50195052_fu_78[7]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[8]),
        .Q(p_lcssa50195052_fu_78[8]),
        .R(1'b0));
  FDRE \p_lcssa50195052_fu_78_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[9]),
        .Q(p_lcssa50195052_fu_78[9]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_559_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50195052_fu_78[0]),
        .Q(p_lcssa50195052_load_reg_559[0]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_559_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50195052_fu_78[1]),
        .Q(p_lcssa50195052_load_reg_559[1]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_559_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50195052_fu_78[2]),
        .Q(p_lcssa50195052_load_reg_559[2]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_559_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50195052_fu_78[3]),
        .Q(p_lcssa50195052_load_reg_559[3]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_559_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50195052_fu_78[4]),
        .Q(p_lcssa50195052_load_reg_559[4]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_559_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50195052_fu_78[5]),
        .Q(p_lcssa50195052_load_reg_559[5]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_559_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50195052_fu_78[6]),
        .Q(p_lcssa50195052_load_reg_559[6]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_559_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50195052_fu_78[7]),
        .Q(p_lcssa50195052_load_reg_559[7]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_559_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50195052_fu_78[8]),
        .Q(p_lcssa50195052_load_reg_559[8]),
        .R(1'b0));
  FDRE \p_lcssa50195052_load_reg_559_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50195052_fu_78[9]),
        .Q(p_lcssa50195052_load_reg_559[9]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[0]),
        .Q(p_lcssa50215054_fu_82[0]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[1]),
        .Q(p_lcssa50215054_fu_82[1]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[2]),
        .Q(p_lcssa50215054_fu_82[2]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[3]),
        .Q(p_lcssa50215054_fu_82[3]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[4]),
        .Q(p_lcssa50215054_fu_82[4]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[5]),
        .Q(p_lcssa50215054_fu_82[5]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[6]),
        .Q(p_lcssa50215054_fu_82[6]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[7]),
        .Q(p_lcssa50215054_fu_82[7]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[8]),
        .Q(p_lcssa50215054_fu_82[8]),
        .R(1'b0));
  FDRE \p_lcssa50215054_fu_82_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[9]),
        .Q(p_lcssa50215054_fu_82[9]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_564_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50215054_fu_82[0]),
        .Q(p_lcssa50215054_load_reg_564[0]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_564_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50215054_fu_82[1]),
        .Q(p_lcssa50215054_load_reg_564[1]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_564_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50215054_fu_82[2]),
        .Q(p_lcssa50215054_load_reg_564[2]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_564_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50215054_fu_82[3]),
        .Q(p_lcssa50215054_load_reg_564[3]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_564_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50215054_fu_82[4]),
        .Q(p_lcssa50215054_load_reg_564[4]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_564_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50215054_fu_82[5]),
        .Q(p_lcssa50215054_load_reg_564[5]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_564_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50215054_fu_82[6]),
        .Q(p_lcssa50215054_load_reg_564[6]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_564_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50215054_fu_82[7]),
        .Q(p_lcssa50215054_load_reg_564[7]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_564_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50215054_fu_82[8]),
        .Q(p_lcssa50215054_load_reg_564[8]),
        .R(1'b0));
  FDRE \p_lcssa50215054_load_reg_564_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50215054_fu_82[9]),
        .Q(p_lcssa50215054_load_reg_564[9]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[0]),
        .Q(p_lcssa50225056_fu_86[0]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[1]),
        .Q(p_lcssa50225056_fu_86[1]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[2]),
        .Q(p_lcssa50225056_fu_86[2]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[3]),
        .Q(p_lcssa50225056_fu_86[3]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[4]),
        .Q(p_lcssa50225056_fu_86[4]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[5]),
        .Q(p_lcssa50225056_fu_86[5]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[6]),
        .Q(p_lcssa50225056_fu_86[6]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[7]),
        .Q(p_lcssa50225056_fu_86[7]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[8]),
        .Q(p_lcssa50225056_fu_86[8]),
        .R(1'b0));
  FDRE \p_lcssa50225056_fu_86_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[9]),
        .Q(p_lcssa50225056_fu_86[9]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50225056_fu_86[0]),
        .Q(p_lcssa50225056_load_reg_569[0]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_569_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50225056_fu_86[1]),
        .Q(p_lcssa50225056_load_reg_569[1]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_569_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50225056_fu_86[2]),
        .Q(p_lcssa50225056_load_reg_569[2]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_569_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50225056_fu_86[3]),
        .Q(p_lcssa50225056_load_reg_569[3]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_569_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50225056_fu_86[4]),
        .Q(p_lcssa50225056_load_reg_569[4]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_569_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50225056_fu_86[5]),
        .Q(p_lcssa50225056_load_reg_569[5]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_569_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50225056_fu_86[6]),
        .Q(p_lcssa50225056_load_reg_569[6]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_569_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50225056_fu_86[7]),
        .Q(p_lcssa50225056_load_reg_569[7]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_569_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50225056_fu_86[8]),
        .Q(p_lcssa50225056_load_reg_569[8]),
        .R(1'b0));
  FDRE \p_lcssa50225056_load_reg_569_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50225056_fu_86[9]),
        .Q(p_lcssa50225056_load_reg_569[9]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[0]),
        .Q(p_lcssa50235058_fu_90[0]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[1]),
        .Q(p_lcssa50235058_fu_90[1]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[2]),
        .Q(p_lcssa50235058_fu_90[2]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[3]),
        .Q(p_lcssa50235058_fu_90[3]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[4]),
        .Q(p_lcssa50235058_fu_90[4]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[5]),
        .Q(p_lcssa50235058_fu_90[5]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[6]),
        .Q(p_lcssa50235058_fu_90[6]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[7]),
        .Q(p_lcssa50235058_fu_90[7]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[8]),
        .Q(p_lcssa50235058_fu_90[8]),
        .R(1'b0));
  FDRE \p_lcssa50235058_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[9]),
        .Q(p_lcssa50235058_fu_90[9]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_574_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50235058_fu_90[0]),
        .Q(p_lcssa50235058_load_reg_574[0]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_574_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50235058_fu_90[1]),
        .Q(p_lcssa50235058_load_reg_574[1]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_574_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50235058_fu_90[2]),
        .Q(p_lcssa50235058_load_reg_574[2]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_574_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50235058_fu_90[3]),
        .Q(p_lcssa50235058_load_reg_574[3]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_574_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50235058_fu_90[4]),
        .Q(p_lcssa50235058_load_reg_574[4]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_574_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50235058_fu_90[5]),
        .Q(p_lcssa50235058_load_reg_574[5]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_574_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50235058_fu_90[6]),
        .Q(p_lcssa50235058_load_reg_574[6]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_574_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50235058_fu_90[7]),
        .Q(p_lcssa50235058_load_reg_574[7]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_574_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50235058_fu_90[8]),
        .Q(p_lcssa50235058_load_reg_574[8]),
        .R(1'b0));
  FDRE \p_lcssa50235058_load_reg_574_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50235058_fu_90[9]),
        .Q(p_lcssa50235058_load_reg_574[9]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[0]),
        .Q(p_lcssa50255060_fu_94[0]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[1]),
        .Q(p_lcssa50255060_fu_94[1]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[2]),
        .Q(p_lcssa50255060_fu_94[2]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[3]),
        .Q(p_lcssa50255060_fu_94[3]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[4]),
        .Q(p_lcssa50255060_fu_94[4]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[5]),
        .Q(p_lcssa50255060_fu_94[5]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[6]),
        .Q(p_lcssa50255060_fu_94[6]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[7]),
        .Q(p_lcssa50255060_fu_94[7]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[8]),
        .Q(p_lcssa50255060_fu_94[8]),
        .R(1'b0));
  FDRE \p_lcssa50255060_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[9]),
        .Q(p_lcssa50255060_fu_94[9]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_579_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50255060_fu_94[0]),
        .Q(p_lcssa50255060_load_reg_579[0]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_579_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50255060_fu_94[1]),
        .Q(p_lcssa50255060_load_reg_579[1]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_579_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50255060_fu_94[2]),
        .Q(p_lcssa50255060_load_reg_579[2]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_579_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50255060_fu_94[3]),
        .Q(p_lcssa50255060_load_reg_579[3]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_579_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50255060_fu_94[4]),
        .Q(p_lcssa50255060_load_reg_579[4]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_579_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50255060_fu_94[5]),
        .Q(p_lcssa50255060_load_reg_579[5]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_579_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50255060_fu_94[6]),
        .Q(p_lcssa50255060_load_reg_579[6]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_579_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50255060_fu_94[7]),
        .Q(p_lcssa50255060_load_reg_579[7]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_579_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50255060_fu_94[8]),
        .Q(p_lcssa50255060_load_reg_579[8]),
        .R(1'b0));
  FDRE \p_lcssa50255060_load_reg_579_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50255060_fu_94[9]),
        .Q(p_lcssa50255060_load_reg_579[9]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[0]),
        .Q(p_lcssa50265062_fu_98[0]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[1]),
        .Q(p_lcssa50265062_fu_98[1]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[2]),
        .Q(p_lcssa50265062_fu_98[2]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[3]),
        .Q(p_lcssa50265062_fu_98[3]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[4]),
        .Q(p_lcssa50265062_fu_98[4]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[5]),
        .Q(p_lcssa50265062_fu_98[5]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[6]),
        .Q(p_lcssa50265062_fu_98[6]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[7]),
        .Q(p_lcssa50265062_fu_98[7]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[8]),
        .Q(p_lcssa50265062_fu_98[8]),
        .R(1'b0));
  FDRE \p_lcssa50265062_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[9]),
        .Q(p_lcssa50265062_fu_98[9]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_584_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50265062_fu_98[0]),
        .Q(p_lcssa50265062_load_reg_584[0]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_584_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50265062_fu_98[1]),
        .Q(p_lcssa50265062_load_reg_584[1]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_584_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50265062_fu_98[2]),
        .Q(p_lcssa50265062_load_reg_584[2]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_584_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50265062_fu_98[3]),
        .Q(p_lcssa50265062_load_reg_584[3]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_584_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50265062_fu_98[4]),
        .Q(p_lcssa50265062_load_reg_584[4]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_584_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50265062_fu_98[5]),
        .Q(p_lcssa50265062_load_reg_584[5]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_584_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50265062_fu_98[6]),
        .Q(p_lcssa50265062_load_reg_584[6]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_584_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50265062_fu_98[7]),
        .Q(p_lcssa50265062_load_reg_584[7]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_584_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50265062_fu_98[8]),
        .Q(p_lcssa50265062_load_reg_584[8]),
        .R(1'b0));
  FDRE \p_lcssa50265062_load_reg_584_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50265062_fu_98[9]),
        .Q(p_lcssa50265062_load_reg_584[9]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[0]),
        .Q(p_lcssa50275064_fu_102[0]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[1]),
        .Q(p_lcssa50275064_fu_102[1]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[2]),
        .Q(p_lcssa50275064_fu_102[2]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[3]),
        .Q(p_lcssa50275064_fu_102[3]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[4]),
        .Q(p_lcssa50275064_fu_102[4]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[5]),
        .Q(p_lcssa50275064_fu_102[5]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[6]),
        .Q(p_lcssa50275064_fu_102[6]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[7]),
        .Q(p_lcssa50275064_fu_102[7]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[8]),
        .Q(p_lcssa50275064_fu_102[8]),
        .R(1'b0));
  FDRE \p_lcssa50275064_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[9]),
        .Q(p_lcssa50275064_fu_102[9]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_589_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50275064_fu_102[0]),
        .Q(p_lcssa50275064_load_reg_589[0]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_589_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50275064_fu_102[1]),
        .Q(p_lcssa50275064_load_reg_589[1]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_589_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50275064_fu_102[2]),
        .Q(p_lcssa50275064_load_reg_589[2]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_589_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50275064_fu_102[3]),
        .Q(p_lcssa50275064_load_reg_589[3]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_589_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50275064_fu_102[4]),
        .Q(p_lcssa50275064_load_reg_589[4]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_589_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50275064_fu_102[5]),
        .Q(p_lcssa50275064_load_reg_589[5]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_589_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50275064_fu_102[6]),
        .Q(p_lcssa50275064_load_reg_589[6]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_589_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50275064_fu_102[7]),
        .Q(p_lcssa50275064_load_reg_589[7]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_589_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50275064_fu_102[8]),
        .Q(p_lcssa50275064_load_reg_589[8]),
        .R(1'b0));
  FDRE \p_lcssa50275064_load_reg_589_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50275064_fu_102[9]),
        .Q(p_lcssa50275064_load_reg_589[9]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[0]),
        .Q(p_lcssa50295066_fu_106[0]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[1]),
        .Q(p_lcssa50295066_fu_106[1]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[2]),
        .Q(p_lcssa50295066_fu_106[2]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[3]),
        .Q(p_lcssa50295066_fu_106[3]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[4]),
        .Q(p_lcssa50295066_fu_106[4]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[5]),
        .Q(p_lcssa50295066_fu_106[5]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[6]),
        .Q(p_lcssa50295066_fu_106[6]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[7]),
        .Q(p_lcssa50295066_fu_106[7]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[8]),
        .Q(p_lcssa50295066_fu_106[8]),
        .R(1'b0));
  FDRE \p_lcssa50295066_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[9]),
        .Q(p_lcssa50295066_fu_106[9]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50295066_fu_106[0]),
        .Q(p_lcssa50295066_load_reg_594[0]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_594_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50295066_fu_106[1]),
        .Q(p_lcssa50295066_load_reg_594[1]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_594_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50295066_fu_106[2]),
        .Q(p_lcssa50295066_load_reg_594[2]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_594_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50295066_fu_106[3]),
        .Q(p_lcssa50295066_load_reg_594[3]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_594_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50295066_fu_106[4]),
        .Q(p_lcssa50295066_load_reg_594[4]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_594_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50295066_fu_106[5]),
        .Q(p_lcssa50295066_load_reg_594[5]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_594_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50295066_fu_106[6]),
        .Q(p_lcssa50295066_load_reg_594[6]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_594_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50295066_fu_106[7]),
        .Q(p_lcssa50295066_load_reg_594[7]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_594_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50295066_fu_106[8]),
        .Q(p_lcssa50295066_load_reg_594[8]),
        .R(1'b0));
  FDRE \p_lcssa50295066_load_reg_594_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50295066_fu_106[9]),
        .Q(p_lcssa50295066_load_reg_594[9]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[0]),
        .Q(p_lcssa50305068_fu_110[0]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[1]),
        .Q(p_lcssa50305068_fu_110[1]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[2]),
        .Q(p_lcssa50305068_fu_110[2]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[3]),
        .Q(p_lcssa50305068_fu_110[3]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[4]),
        .Q(p_lcssa50305068_fu_110[4]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[5]),
        .Q(p_lcssa50305068_fu_110[5]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[6]),
        .Q(p_lcssa50305068_fu_110[6]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[7]),
        .Q(p_lcssa50305068_fu_110[7]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[8]),
        .Q(p_lcssa50305068_fu_110[8]),
        .R(1'b0));
  FDRE \p_lcssa50305068_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[9]),
        .Q(p_lcssa50305068_fu_110[9]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_599_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50305068_fu_110[0]),
        .Q(p_lcssa50305068_load_reg_599[0]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_599_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50305068_fu_110[1]),
        .Q(p_lcssa50305068_load_reg_599[1]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_599_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50305068_fu_110[2]),
        .Q(p_lcssa50305068_load_reg_599[2]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_599_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50305068_fu_110[3]),
        .Q(p_lcssa50305068_load_reg_599[3]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_599_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50305068_fu_110[4]),
        .Q(p_lcssa50305068_load_reg_599[4]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_599_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50305068_fu_110[5]),
        .Q(p_lcssa50305068_load_reg_599[5]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_599_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50305068_fu_110[6]),
        .Q(p_lcssa50305068_load_reg_599[6]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_599_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50305068_fu_110[7]),
        .Q(p_lcssa50305068_load_reg_599[7]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_599_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50305068_fu_110[8]),
        .Q(p_lcssa50305068_load_reg_599[8]),
        .R(1'b0));
  FDRE \p_lcssa50305068_load_reg_599_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50305068_fu_110[9]),
        .Q(p_lcssa50305068_load_reg_599[9]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[0]),
        .Q(p_lcssa50315070_fu_114[0]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[1]),
        .Q(p_lcssa50315070_fu_114[1]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[2]),
        .Q(p_lcssa50315070_fu_114[2]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[3]),
        .Q(p_lcssa50315070_fu_114[3]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[4]),
        .Q(p_lcssa50315070_fu_114[4]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[5]),
        .Q(p_lcssa50315070_fu_114[5]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[6]),
        .Q(p_lcssa50315070_fu_114[6]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[7]),
        .Q(p_lcssa50315070_fu_114[7]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[8]),
        .Q(p_lcssa50315070_fu_114[8]),
        .R(1'b0));
  FDRE \p_lcssa50315070_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[9]),
        .Q(p_lcssa50315070_fu_114[9]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_604_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50315070_fu_114[0]),
        .Q(p_lcssa50315070_load_reg_604[0]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_604_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50315070_fu_114[1]),
        .Q(p_lcssa50315070_load_reg_604[1]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_604_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50315070_fu_114[2]),
        .Q(p_lcssa50315070_load_reg_604[2]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_604_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50315070_fu_114[3]),
        .Q(p_lcssa50315070_load_reg_604[3]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_604_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50315070_fu_114[4]),
        .Q(p_lcssa50315070_load_reg_604[4]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_604_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50315070_fu_114[5]),
        .Q(p_lcssa50315070_load_reg_604[5]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_604_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50315070_fu_114[6]),
        .Q(p_lcssa50315070_load_reg_604[6]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_604_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50315070_fu_114[7]),
        .Q(p_lcssa50315070_load_reg_604[7]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_604_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50315070_fu_114[8]),
        .Q(p_lcssa50315070_load_reg_604[8]),
        .R(1'b0));
  FDRE \p_lcssa50315070_load_reg_604_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50315070_fu_114[9]),
        .Q(p_lcssa50315070_load_reg_604[9]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[0]),
        .Q(p_lcssa50335072_fu_118[0]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[1]),
        .Q(p_lcssa50335072_fu_118[1]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[2]),
        .Q(p_lcssa50335072_fu_118[2]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[3]),
        .Q(p_lcssa50335072_fu_118[3]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[4]),
        .Q(p_lcssa50335072_fu_118[4]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[5]),
        .Q(p_lcssa50335072_fu_118[5]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[6]),
        .Q(p_lcssa50335072_fu_118[6]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[7]),
        .Q(p_lcssa50335072_fu_118[7]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[8]),
        .Q(p_lcssa50335072_fu_118[8]),
        .R(1'b0));
  FDRE \p_lcssa50335072_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[9]),
        .Q(p_lcssa50335072_fu_118[9]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_609_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50335072_fu_118[0]),
        .Q(p_lcssa50335072_load_reg_609[0]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_609_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50335072_fu_118[1]),
        .Q(p_lcssa50335072_load_reg_609[1]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_609_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50335072_fu_118[2]),
        .Q(p_lcssa50335072_load_reg_609[2]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_609_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50335072_fu_118[3]),
        .Q(p_lcssa50335072_load_reg_609[3]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_609_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50335072_fu_118[4]),
        .Q(p_lcssa50335072_load_reg_609[4]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_609_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50335072_fu_118[5]),
        .Q(p_lcssa50335072_load_reg_609[5]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_609_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50335072_fu_118[6]),
        .Q(p_lcssa50335072_load_reg_609[6]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_609_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50335072_fu_118[7]),
        .Q(p_lcssa50335072_load_reg_609[7]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_609_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50335072_fu_118[8]),
        .Q(p_lcssa50335072_load_reg_609[8]),
        .R(1'b0));
  FDRE \p_lcssa50335072_load_reg_609_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50335072_fu_118[9]),
        .Q(p_lcssa50335072_load_reg_609[9]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[0]),
        .Q(p_lcssa50345074_fu_122[0]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[1]),
        .Q(p_lcssa50345074_fu_122[1]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[2]),
        .Q(p_lcssa50345074_fu_122[2]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[3]),
        .Q(p_lcssa50345074_fu_122[3]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[4]),
        .Q(p_lcssa50345074_fu_122[4]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[5]),
        .Q(p_lcssa50345074_fu_122[5]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[6]),
        .Q(p_lcssa50345074_fu_122[6]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[7]),
        .Q(p_lcssa50345074_fu_122[7]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[8]),
        .Q(p_lcssa50345074_fu_122[8]),
        .R(1'b0));
  FDRE \p_lcssa50345074_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[9]),
        .Q(p_lcssa50345074_fu_122[9]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50345074_fu_122[0]),
        .Q(p_lcssa50345074_load_reg_614[0]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_614_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50345074_fu_122[1]),
        .Q(p_lcssa50345074_load_reg_614[1]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_614_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50345074_fu_122[2]),
        .Q(p_lcssa50345074_load_reg_614[2]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_614_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50345074_fu_122[3]),
        .Q(p_lcssa50345074_load_reg_614[3]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_614_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50345074_fu_122[4]),
        .Q(p_lcssa50345074_load_reg_614[4]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_614_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50345074_fu_122[5]),
        .Q(p_lcssa50345074_load_reg_614[5]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_614_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50345074_fu_122[6]),
        .Q(p_lcssa50345074_load_reg_614[6]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_614_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50345074_fu_122[7]),
        .Q(p_lcssa50345074_load_reg_614[7]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_614_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50345074_fu_122[8]),
        .Q(p_lcssa50345074_load_reg_614[8]),
        .R(1'b0));
  FDRE \p_lcssa50345074_load_reg_614_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50345074_fu_122[9]),
        .Q(p_lcssa50345074_load_reg_614[9]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[0]),
        .Q(p_lcssa50355076_fu_126[0]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[1]),
        .Q(p_lcssa50355076_fu_126[1]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[2]),
        .Q(p_lcssa50355076_fu_126[2]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[3]),
        .Q(p_lcssa50355076_fu_126[3]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[4]),
        .Q(p_lcssa50355076_fu_126[4]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[5]),
        .Q(p_lcssa50355076_fu_126[5]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[6]),
        .Q(p_lcssa50355076_fu_126[6]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[7]),
        .Q(p_lcssa50355076_fu_126[7]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[8]),
        .Q(p_lcssa50355076_fu_126[8]),
        .R(1'b0));
  FDRE \p_lcssa50355076_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[9]),
        .Q(p_lcssa50355076_fu_126[9]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_619_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50355076_fu_126[0]),
        .Q(p_lcssa50355076_load_reg_619[0]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_619_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50355076_fu_126[1]),
        .Q(p_lcssa50355076_load_reg_619[1]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_619_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50355076_fu_126[2]),
        .Q(p_lcssa50355076_load_reg_619[2]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_619_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50355076_fu_126[3]),
        .Q(p_lcssa50355076_load_reg_619[3]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_619_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50355076_fu_126[4]),
        .Q(p_lcssa50355076_load_reg_619[4]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_619_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50355076_fu_126[5]),
        .Q(p_lcssa50355076_load_reg_619[5]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_619_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50355076_fu_126[6]),
        .Q(p_lcssa50355076_load_reg_619[6]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_619_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50355076_fu_126[7]),
        .Q(p_lcssa50355076_load_reg_619[7]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_619_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50355076_fu_126[8]),
        .Q(p_lcssa50355076_load_reg_619[8]),
        .R(1'b0));
  FDRE \p_lcssa50355076_load_reg_619_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50355076_fu_126[9]),
        .Q(p_lcssa50355076_load_reg_619[9]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[0]),
        .Q(p_lcssa50375078_fu_130[0]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[1]),
        .Q(p_lcssa50375078_fu_130[1]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[2]),
        .Q(p_lcssa50375078_fu_130[2]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[3]),
        .Q(p_lcssa50375078_fu_130[3]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[4]),
        .Q(p_lcssa50375078_fu_130[4]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[5]),
        .Q(p_lcssa50375078_fu_130[5]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[6]),
        .Q(p_lcssa50375078_fu_130[6]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[7]),
        .Q(p_lcssa50375078_fu_130[7]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[8]),
        .Q(p_lcssa50375078_fu_130[8]),
        .R(1'b0));
  FDRE \p_lcssa50375078_fu_130_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[9]),
        .Q(p_lcssa50375078_fu_130[9]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_624_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50375078_fu_130[0]),
        .Q(p_lcssa50375078_load_reg_624[0]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_624_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50375078_fu_130[1]),
        .Q(p_lcssa50375078_load_reg_624[1]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_624_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50375078_fu_130[2]),
        .Q(p_lcssa50375078_load_reg_624[2]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_624_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50375078_fu_130[3]),
        .Q(p_lcssa50375078_load_reg_624[3]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_624_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50375078_fu_130[4]),
        .Q(p_lcssa50375078_load_reg_624[4]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_624_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50375078_fu_130[5]),
        .Q(p_lcssa50375078_load_reg_624[5]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_624_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50375078_fu_130[6]),
        .Q(p_lcssa50375078_load_reg_624[6]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_624_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50375078_fu_130[7]),
        .Q(p_lcssa50375078_load_reg_624[7]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_624_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50375078_fu_130[8]),
        .Q(p_lcssa50375078_load_reg_624[8]),
        .R(1'b0));
  FDRE \p_lcssa50375078_load_reg_624_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50375078_fu_130[9]),
        .Q(p_lcssa50375078_load_reg_624[9]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[0]),
        .Q(p_lcssa50385080_fu_134[0]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[1]),
        .Q(p_lcssa50385080_fu_134[1]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[2]),
        .Q(p_lcssa50385080_fu_134[2]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[3]),
        .Q(p_lcssa50385080_fu_134[3]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[4]),
        .Q(p_lcssa50385080_fu_134[4]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[5]),
        .Q(p_lcssa50385080_fu_134[5]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[6]),
        .Q(p_lcssa50385080_fu_134[6]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[7]),
        .Q(p_lcssa50385080_fu_134[7]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[8]),
        .Q(p_lcssa50385080_fu_134[8]),
        .R(1'b0));
  FDRE \p_lcssa50385080_fu_134_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[9]),
        .Q(p_lcssa50385080_fu_134[9]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_629_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50385080_fu_134[0]),
        .Q(p_lcssa50385080_load_reg_629[0]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_629_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50385080_fu_134[1]),
        .Q(p_lcssa50385080_load_reg_629[1]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_629_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50385080_fu_134[2]),
        .Q(p_lcssa50385080_load_reg_629[2]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_629_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50385080_fu_134[3]),
        .Q(p_lcssa50385080_load_reg_629[3]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_629_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50385080_fu_134[4]),
        .Q(p_lcssa50385080_load_reg_629[4]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_629_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50385080_fu_134[5]),
        .Q(p_lcssa50385080_load_reg_629[5]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_629_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50385080_fu_134[6]),
        .Q(p_lcssa50385080_load_reg_629[6]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_629_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50385080_fu_134[7]),
        .Q(p_lcssa50385080_load_reg_629[7]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_629_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50385080_fu_134[8]),
        .Q(p_lcssa50385080_load_reg_629[8]),
        .R(1'b0));
  FDRE \p_lcssa50385080_load_reg_629_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa50385080_fu_134[9]),
        .Q(p_lcssa50385080_load_reg_629[9]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[0]),
        .Q(p_lcssa51955201_fu_138[0]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[1]),
        .Q(p_lcssa51955201_fu_138[1]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[2]),
        .Q(p_lcssa51955201_fu_138[2]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[3]),
        .Q(p_lcssa51955201_fu_138[3]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[4]),
        .Q(p_lcssa51955201_fu_138[4]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[5]),
        .Q(p_lcssa51955201_fu_138[5]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[6]),
        .Q(p_lcssa51955201_fu_138[6]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[7]),
        .Q(p_lcssa51955201_fu_138[7]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[8]),
        .Q(p_lcssa51955201_fu_138[8]),
        .R(1'b0));
  FDRE \p_lcssa51955201_fu_138_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[9]),
        .Q(p_lcssa51955201_fu_138[9]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_634_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51955201_fu_138[0]),
        .Q(p_lcssa51955201_load_reg_634[0]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_634_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51955201_fu_138[1]),
        .Q(p_lcssa51955201_load_reg_634[1]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_634_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51955201_fu_138[2]),
        .Q(p_lcssa51955201_load_reg_634[2]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_634_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51955201_fu_138[3]),
        .Q(p_lcssa51955201_load_reg_634[3]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_634_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51955201_fu_138[4]),
        .Q(p_lcssa51955201_load_reg_634[4]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_634_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51955201_fu_138[5]),
        .Q(p_lcssa51955201_load_reg_634[5]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_634_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51955201_fu_138[6]),
        .Q(p_lcssa51955201_load_reg_634[6]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_634_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51955201_fu_138[7]),
        .Q(p_lcssa51955201_load_reg_634[7]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_634_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51955201_fu_138[8]),
        .Q(p_lcssa51955201_load_reg_634[8]),
        .R(1'b0));
  FDRE \p_lcssa51955201_load_reg_634_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51955201_fu_138[9]),
        .Q(p_lcssa51955201_load_reg_634[9]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[0]),
        .Q(p_lcssa51965203_fu_142[0]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[1]),
        .Q(p_lcssa51965203_fu_142[1]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[2]),
        .Q(p_lcssa51965203_fu_142[2]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[3]),
        .Q(p_lcssa51965203_fu_142[3]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[4]),
        .Q(p_lcssa51965203_fu_142[4]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[5]),
        .Q(p_lcssa51965203_fu_142[5]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[6]),
        .Q(p_lcssa51965203_fu_142[6]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[7]),
        .Q(p_lcssa51965203_fu_142[7]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[8]),
        .Q(p_lcssa51965203_fu_142[8]),
        .R(1'b0));
  FDRE \p_lcssa51965203_fu_142_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[9]),
        .Q(p_lcssa51965203_fu_142[9]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_639_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51965203_fu_142[0]),
        .Q(p_lcssa51965203_load_reg_639[0]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_639_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51965203_fu_142[1]),
        .Q(p_lcssa51965203_load_reg_639[1]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_639_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51965203_fu_142[2]),
        .Q(p_lcssa51965203_load_reg_639[2]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_639_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51965203_fu_142[3]),
        .Q(p_lcssa51965203_load_reg_639[3]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_639_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51965203_fu_142[4]),
        .Q(p_lcssa51965203_load_reg_639[4]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_639_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51965203_fu_142[5]),
        .Q(p_lcssa51965203_load_reg_639[5]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_639_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51965203_fu_142[6]),
        .Q(p_lcssa51965203_load_reg_639[6]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_639_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51965203_fu_142[7]),
        .Q(p_lcssa51965203_load_reg_639[7]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_639_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51965203_fu_142[8]),
        .Q(p_lcssa51965203_load_reg_639[8]),
        .R(1'b0));
  FDRE \p_lcssa51965203_load_reg_639_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51965203_fu_142[9]),
        .Q(p_lcssa51965203_load_reg_639[9]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[0]),
        .Q(p_lcssa51975205_fu_146[0]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[1]),
        .Q(p_lcssa51975205_fu_146[1]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[2]),
        .Q(p_lcssa51975205_fu_146[2]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[3]),
        .Q(p_lcssa51975205_fu_146[3]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[4]),
        .Q(p_lcssa51975205_fu_146[4]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[5]),
        .Q(p_lcssa51975205_fu_146[5]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[6]),
        .Q(p_lcssa51975205_fu_146[6]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[7]),
        .Q(p_lcssa51975205_fu_146[7]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[8]),
        .Q(p_lcssa51975205_fu_146[8]),
        .R(1'b0));
  FDRE \p_lcssa51975205_fu_146_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[9]),
        .Q(p_lcssa51975205_fu_146[9]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_644_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51975205_fu_146[0]),
        .Q(p_lcssa51975205_load_reg_644[0]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_644_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51975205_fu_146[1]),
        .Q(p_lcssa51975205_load_reg_644[1]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_644_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51975205_fu_146[2]),
        .Q(p_lcssa51975205_load_reg_644[2]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_644_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51975205_fu_146[3]),
        .Q(p_lcssa51975205_load_reg_644[3]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_644_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51975205_fu_146[4]),
        .Q(p_lcssa51975205_load_reg_644[4]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_644_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51975205_fu_146[5]),
        .Q(p_lcssa51975205_load_reg_644[5]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_644_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51975205_fu_146[6]),
        .Q(p_lcssa51975205_load_reg_644[6]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_644_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51975205_fu_146[7]),
        .Q(p_lcssa51975205_load_reg_644[7]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_644_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51975205_fu_146[8]),
        .Q(p_lcssa51975205_load_reg_644[8]),
        .R(1'b0));
  FDRE \p_lcssa51975205_load_reg_644_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51975205_fu_146[9]),
        .Q(p_lcssa51975205_load_reg_644[9]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[0]),
        .Q(p_lcssa51985207_fu_150[0]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[1]),
        .Q(p_lcssa51985207_fu_150[1]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[2]),
        .Q(p_lcssa51985207_fu_150[2]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[3]),
        .Q(p_lcssa51985207_fu_150[3]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[4]),
        .Q(p_lcssa51985207_fu_150[4]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[5]),
        .Q(p_lcssa51985207_fu_150[5]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[6]),
        .Q(p_lcssa51985207_fu_150[6]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[7]),
        .Q(p_lcssa51985207_fu_150[7]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[8]),
        .Q(p_lcssa51985207_fu_150[8]),
        .R(1'b0));
  FDRE \p_lcssa51985207_fu_150_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[9]),
        .Q(p_lcssa51985207_fu_150[9]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_649_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51985207_fu_150[0]),
        .Q(p_lcssa51985207_load_reg_649[0]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_649_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51985207_fu_150[1]),
        .Q(p_lcssa51985207_load_reg_649[1]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_649_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51985207_fu_150[2]),
        .Q(p_lcssa51985207_load_reg_649[2]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_649_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51985207_fu_150[3]),
        .Q(p_lcssa51985207_load_reg_649[3]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_649_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51985207_fu_150[4]),
        .Q(p_lcssa51985207_load_reg_649[4]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_649_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51985207_fu_150[5]),
        .Q(p_lcssa51985207_load_reg_649[5]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_649_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51985207_fu_150[6]),
        .Q(p_lcssa51985207_load_reg_649[6]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_649_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51985207_fu_150[7]),
        .Q(p_lcssa51985207_load_reg_649[7]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_649_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51985207_fu_150[8]),
        .Q(p_lcssa51985207_load_reg_649[8]),
        .R(1'b0));
  FDRE \p_lcssa51985207_load_reg_649_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51985207_fu_150[9]),
        .Q(p_lcssa51985207_load_reg_649[9]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[0]),
        .Q(p_lcssa51995209_fu_154[0]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[1]),
        .Q(p_lcssa51995209_fu_154[1]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[2]),
        .Q(p_lcssa51995209_fu_154[2]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[3]),
        .Q(p_lcssa51995209_fu_154[3]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[4]),
        .Q(p_lcssa51995209_fu_154[4]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[5]),
        .Q(p_lcssa51995209_fu_154[5]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[6]),
        .Q(p_lcssa51995209_fu_154[6]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[7]),
        .Q(p_lcssa51995209_fu_154[7]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[8] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[8]),
        .Q(p_lcssa51995209_fu_154[8]),
        .R(1'b0));
  FDRE \p_lcssa51995209_fu_154_reg[9] 
       (.C(ap_clk),
        .CE(p_lcssa51965203_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[9]),
        .Q(p_lcssa51995209_fu_154[9]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_654_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51995209_fu_154[0]),
        .Q(p_lcssa51995209_load_reg_654[0]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_654_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51995209_fu_154[1]),
        .Q(p_lcssa51995209_load_reg_654[1]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_654_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51995209_fu_154[2]),
        .Q(p_lcssa51995209_load_reg_654[2]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_654_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51995209_fu_154[3]),
        .Q(p_lcssa51995209_load_reg_654[3]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_654_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51995209_fu_154[4]),
        .Q(p_lcssa51995209_load_reg_654[4]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_654_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51995209_fu_154[5]),
        .Q(p_lcssa51995209_load_reg_654[5]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_654_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51995209_fu_154[6]),
        .Q(p_lcssa51995209_load_reg_654[6]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_654_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51995209_fu_154[7]),
        .Q(p_lcssa51995209_load_reg_654[7]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_654_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51995209_fu_154[8]),
        .Q(p_lcssa51995209_load_reg_654[8]),
        .R(1'b0));
  FDRE \p_lcssa51995209_load_reg_654_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(p_lcssa51995209_fu_154[9]),
        .Q(p_lcssa51995209_load_reg_654[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    pf_imgG_U_i_31
       (.I0(frp_pipeline_valid_U_valid_out),
        .I1(tmp_53_reg_3831_pp0_iter15_reg),
        .O(imgG_write_local));
  LUT6 #(
    .INIT(64'h5555555544400000)) 
    start_once_reg_i_1
       (.I0(Debayer_U0_ap_ready),
        .I1(Debayer_U0_ap_start),
        .I2(start_for_ZipperRemoval_U0_full_n),
        .I3(start_once_reg_reg_1),
        .I4(start_for_DebayerRatBorBatR_U0_full_n),
        .I5(start_once_reg),
        .O(start_once_reg_i_1_n_5));
  LUT5 #(
    .INIT(32'h77707070)) 
    start_once_reg_i_1__1
       (.I0(Q[0]),
        .I1(CO),
        .I2(start_once_reg_reg_1),
        .I3(start_for_ZipperRemoval_U0_full_n),
        .I4(Debayer_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    start_once_reg_i_2
       (.I0(CO),
        .I1(Q[0]),
        .O(Debayer_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_5),
        .Q(start_once_reg),
        .R(ap_rst_n_0));
  FDRE \trunc_ln293_1_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \trunc_ln293_1_reg_550_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[9]),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_reg_679[0]_i_1 
       (.I0(empty_reg_664),
        .I1(D[0]),
        .O(xor_fu_386_p2));
  FDRE \xor_reg_679_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_fu_386_p2),
        .Q(xor_reg_679[0]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[10]),
        .Q(xor_reg_679[10]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[11]),
        .Q(xor_reg_679[11]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[12]),
        .Q(xor_reg_679[12]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[13]),
        .Q(xor_reg_679[13]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[14]),
        .Q(xor_reg_679[14]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[1]),
        .Q(xor_reg_679[1]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[2]),
        .Q(xor_reg_679[2]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[3]),
        .Q(xor_reg_679[3]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[4]),
        .Q(xor_reg_679[4]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[5]),
        .Q(xor_reg_679[5]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[6]),
        .Q(xor_reg_679[6]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[7]),
        .Q(xor_reg_679[7]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[8]),
        .Q(xor_reg_679[8]),
        .R(1'b0));
  FDRE \xor_reg_679_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[9]),
        .Q(xor_reg_679[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_74[0]_i_2 
       (.I0(y_fu_74_reg),
        .O(\y_fu_74[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_20 ),
        .Q(y_fu_74_reg),
        .R(push));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \y_fu_74_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\y_fu_74_reg[0]_i_1_n_5 ,\y_fu_74_reg[0]_i_1_n_6 ,\y_fu_74_reg[0]_i_1_n_7 ,\y_fu_74_reg[0]_i_1_n_8 ,\y_fu_74_reg[0]_i_1_n_9 ,\y_fu_74_reg[0]_i_1_n_10 ,\y_fu_74_reg[0]_i_1_n_11 ,\y_fu_74_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_74_reg[0]_i_1_n_13 ,\y_fu_74_reg[0]_i_1_n_14 ,\y_fu_74_reg[0]_i_1_n_15 ,\y_fu_74_reg[0]_i_1_n_16 ,\y_fu_74_reg[0]_i_1_n_17 ,\y_fu_74_reg[0]_i_1_n_18 ,\y_fu_74_reg[0]_i_1_n_19 ,\y_fu_74_reg[0]_i_1_n_20 }),
        .S({y_fu_74_reg__0[7:1],\y_fu_74[0]_i_2_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_18 ),
        .Q(y_fu_74_reg__0[10]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_17 ),
        .Q(y_fu_74_reg__0[11]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_16 ),
        .Q(y_fu_74_reg__0[12]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_15 ),
        .Q(y_fu_74_reg__0[13]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_14 ),
        .Q(y_fu_74_reg__0[14]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_13 ),
        .Q(y_fu_74_reg__0[15]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[16]_i_1_n_20 ),
        .Q(y_fu_74_reg__0[16]),
        .R(push));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \y_fu_74_reg[16]_i_1 
       (.CI(\y_fu_74_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_y_fu_74_reg[16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_fu_74_reg[16]_i_1_O_UNCONNECTED [7:1],\y_fu_74_reg[16]_i_1_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,y_fu_74_reg__0[16]}));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_19 ),
        .Q(y_fu_74_reg__0[1]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_18 ),
        .Q(y_fu_74_reg__0[2]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_17 ),
        .Q(y_fu_74_reg__0[3]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_16 ),
        .Q(y_fu_74_reg__0[4]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_15 ),
        .Q(y_fu_74_reg__0[5]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_14 ),
        .Q(y_fu_74_reg__0[6]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_13 ),
        .Q(y_fu_74_reg__0[7]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_20 ),
        .Q(y_fu_74_reg__0[8]),
        .R(push));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \y_fu_74_reg[8]_i_1 
       (.CI(\y_fu_74_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\y_fu_74_reg[8]_i_1_n_5 ,\y_fu_74_reg[8]_i_1_n_6 ,\y_fu_74_reg[8]_i_1_n_7 ,\y_fu_74_reg[8]_i_1_n_8 ,\y_fu_74_reg[8]_i_1_n_9 ,\y_fu_74_reg[8]_i_1_n_10 ,\y_fu_74_reg[8]_i_1_n_11 ,\y_fu_74_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_74_reg[8]_i_1_n_13 ,\y_fu_74_reg[8]_i_1_n_14 ,\y_fu_74_reg[8]_i_1_n_15 ,\y_fu_74_reg[8]_i_1_n_16 ,\y_fu_74_reg[8]_i_1_n_17 ,\y_fu_74_reg[8]_i_1_n_18 ,\y_fu_74_reg[8]_i_1_n_19 ,\y_fu_74_reg[8]_i_1_n_20 }),
        .S(y_fu_74_reg__0[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_19 ),
        .Q(y_fu_74_reg__0[9]),
        .R(push));
  FDRE \zext_ln274_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [0]),
        .Q(zext_ln274_reg_530[0]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [10]),
        .Q(zext_ln274_reg_530[10]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [11]),
        .Q(zext_ln274_reg_530[11]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [12]),
        .Q(zext_ln274_reg_530[12]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [13]),
        .Q(zext_ln274_reg_530[13]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [14]),
        .Q(zext_ln274_reg_530[14]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [15]),
        .Q(zext_ln274_reg_530[15]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [1]),
        .Q(zext_ln274_reg_530[1]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [2]),
        .Q(zext_ln274_reg_530[2]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [3]),
        .Q(zext_ln274_reg_530[3]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [4]),
        .Q(zext_ln274_reg_530[4]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [5]),
        .Q(zext_ln274_reg_530[5]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [6]),
        .Q(zext_ln274_reg_530[6]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [7]),
        .Q(zext_ln274_reg_530[7]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [8]),
        .Q(zext_ln274_reg_530[8]),
        .R(1'b0));
  FDRE \zext_ln274_reg_530_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\zext_ln274_reg_530_reg[15]_0 [9]),
        .Q(zext_ln274_reg_530[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4
   (D,
    \p_load67_reg_3866_reg[9]_0 ,
    \p_load69_reg_3861_reg[9]_0 ,
    \p_load71_reg_3856_reg[9]_0 ,
    \p_load73_reg_3851_reg[9]_0 ,
    \p_load_reg_3951_reg[9]_0 ,
    \p_load51_reg_3946_reg[9]_0 ,
    \p_load52_reg_3940_reg[9]_0 ,
    \p_load53_reg_3935_reg[9]_0 ,
    \p_load54_reg_3930_reg[9]_0 ,
    \p_load55_reg_3924_reg[9]_0 ,
    \p_load56_reg_3919_reg[9]_0 ,
    \p_load57_reg_3914_reg[9]_0 ,
    \p_load58_reg_3908_reg[9]_0 ,
    \p_load59_reg_3903_reg[9]_0 ,
    \p_load60_reg_3898_reg[9]_0 ,
    \p_load61_reg_3892_reg[9]_0 ,
    \p_load62_reg_3887_reg[9]_0 ,
    \p_load63_reg_3882_reg[9]_0 ,
    \p_load64_reg_3876_reg[9]_0 ,
    tmp_53_reg_3831_pp0_iter15_reg,
    valid_out,
    SR,
    imgG_din,
    pf_all_done,
    ap_done_cache,
    E,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[3] ,
    push_1,
    \ap_CS_fsm_reg[2]_0 ,
    empty_n_reg,
    \genblk1[0].v2_reg[0] ,
    \genblk1[0].v2_reg[0]_0 ,
    ap_clk,
    out,
    data_in_vld,
    imgG_full_n,
    ap_done_cache_reg,
    Q,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
    clear,
    \mOutPtr_reg[2] ,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read,
    imgG_empty_n,
    push_0,
    imgBayer_empty_n,
    cmp84_reg_669,
    ap_rst_n,
    \icmp_ln328_reg_3772_reg[0]_i_2 ,
    \empty_132_fu_256_reg[9]_0 ,
    \empty_133_fu_260_reg[9]_0 ,
    \empty_134_fu_264_reg[9]_0 ,
    \empty_135_fu_268_reg[9]_0 ,
    \empty_136_fu_272_reg[9]_0 ,
    \empty_137_fu_276_reg[9]_0 ,
    \empty_138_fu_280_reg[9]_0 ,
    \empty_139_fu_284_reg[9]_0 ,
    \empty_140_fu_288_reg[9]_0 ,
    \empty_141_fu_292_reg[9]_0 ,
    \empty_142_fu_296_reg[9]_0 ,
    \empty_143_fu_300_reg[9]_0 ,
    \empty_144_fu_304_reg[9]_0 ,
    \empty_145_fu_308_reg[9]_0 ,
    \empty_146_fu_312_reg[9]_0 ,
    \empty_127_fu_236_reg[9]_0 ,
    \empty_128_fu_240_reg[9]_0 ,
    \empty_129_fu_244_reg[9]_0 ,
    \empty_130_fu_248_reg[9]_0 ,
    \empty_131_fu_252_reg[9]_0 ,
    \icmp_ln318_reg_3768_reg[0]_0 ,
    \icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 ,
    \icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_0 ,
    out_y_reg_659,
    \genblk1[0].v2_reg[0]_1 ,
    cmp170_reg_674,
    cmp689_reg_684);
  output [9:0]D;
  output [9:0]\p_load67_reg_3866_reg[9]_0 ;
  output [9:0]\p_load69_reg_3861_reg[9]_0 ;
  output [9:0]\p_load71_reg_3856_reg[9]_0 ;
  output [9:0]\p_load73_reg_3851_reg[9]_0 ;
  output [9:0]\p_load_reg_3951_reg[9]_0 ;
  output [9:0]\p_load51_reg_3946_reg[9]_0 ;
  output [9:0]\p_load52_reg_3940_reg[9]_0 ;
  output [9:0]\p_load53_reg_3935_reg[9]_0 ;
  output [9:0]\p_load54_reg_3930_reg[9]_0 ;
  output [9:0]\p_load55_reg_3924_reg[9]_0 ;
  output [9:0]\p_load56_reg_3919_reg[9]_0 ;
  output [9:0]\p_load57_reg_3914_reg[9]_0 ;
  output [9:0]\p_load58_reg_3908_reg[9]_0 ;
  output [9:0]\p_load59_reg_3903_reg[9]_0 ;
  output [9:0]\p_load60_reg_3898_reg[9]_0 ;
  output [9:0]\p_load61_reg_3892_reg[9]_0 ;
  output [9:0]\p_load62_reg_3887_reg[9]_0 ;
  output [9:0]\p_load63_reg_3882_reg[9]_0 ;
  output [9:0]\p_load64_reg_3876_reg[9]_0 ;
  output tmp_53_reg_3831_pp0_iter15_reg;
  output [0:0]valid_out;
  output [0:0]SR;
  output [29:0]imgG_din;
  output pf_all_done;
  output ap_done_cache;
  output [0:0]E;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output push_1;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]empty_n_reg;
  output \genblk1[0].v2_reg[0] ;
  output \genblk1[0].v2_reg[0]_0 ;
  input ap_clk;
  input [9:0]out;
  input data_in_vld;
  input imgG_full_n;
  input ap_done_cache_reg;
  input [1:0]Q;
  input grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  input clear;
  input [0:0]\mOutPtr_reg[2] ;
  input grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
  input imgG_empty_n;
  input push_0;
  input imgBayer_empty_n;
  input cmp84_reg_669;
  input ap_rst_n;
  input [15:0]\icmp_ln328_reg_3772_reg[0]_i_2 ;
  input [9:0]\empty_132_fu_256_reg[9]_0 ;
  input [9:0]\empty_133_fu_260_reg[9]_0 ;
  input [9:0]\empty_134_fu_264_reg[9]_0 ;
  input [9:0]\empty_135_fu_268_reg[9]_0 ;
  input [9:0]\empty_136_fu_272_reg[9]_0 ;
  input [9:0]\empty_137_fu_276_reg[9]_0 ;
  input [9:0]\empty_138_fu_280_reg[9]_0 ;
  input [9:0]\empty_139_fu_284_reg[9]_0 ;
  input [9:0]\empty_140_fu_288_reg[9]_0 ;
  input [9:0]\empty_141_fu_292_reg[9]_0 ;
  input [9:0]\empty_142_fu_296_reg[9]_0 ;
  input [9:0]\empty_143_fu_300_reg[9]_0 ;
  input [9:0]\empty_144_fu_304_reg[9]_0 ;
  input [9:0]\empty_145_fu_308_reg[9]_0 ;
  input [9:0]\empty_146_fu_312_reg[9]_0 ;
  input [9:0]\empty_127_fu_236_reg[9]_0 ;
  input [9:0]\empty_128_fu_240_reg[9]_0 ;
  input [9:0]\empty_129_fu_244_reg[9]_0 ;
  input [9:0]\empty_130_fu_248_reg[9]_0 ;
  input [9:0]\empty_131_fu_252_reg[9]_0 ;
  input [16:0]\icmp_ln318_reg_3768_reg[0]_0 ;
  input [14:0]\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 ;
  input [0:0]\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_0 ;
  input [0:0]out_y_reg_659;
  input [2:0]\genblk1[0].v2_reg[0]_1 ;
  input cmp170_reg_674;
  input cmp689_reg_684;

  wire [9:0]D;
  wire [0:0]E;
  wire [11:0]K_10_fu_1739_p2;
  wire [11:0]K_11_fu_1767_p2;
  wire [11:0]K_1_fu_1463_p2;
  wire [11:0]K_2_fu_1495_p2;
  wire [11:0]K_3_fu_1523_p2;
  wire [11:0]K_4_fu_1555_p2;
  wire [11:0]K_5_fu_1591_p2;
  wire [11:0]K_6_fu_1615_p2;
  wire [11:0]K_7_fu_1647_p2;
  wire [11:0]K_8_fu_1679_p2;
  wire [11:0]K_9_fu_1707_p2;
  wire [11:0]K_fu_1427_p2;
  wire [9:0]LineBufVal_reg_3835;
  wire [1:0]Q;
  wire [9:0]SD_1_reg_4085;
  wire \SD_1_reg_4085[6]_i_10_n_5 ;
  wire \SD_1_reg_4085[6]_i_11_n_5 ;
  wire \SD_1_reg_4085[6]_i_12_n_5 ;
  wire \SD_1_reg_4085[6]_i_13_n_5 ;
  wire \SD_1_reg_4085[6]_i_14_n_5 ;
  wire \SD_1_reg_4085[6]_i_15_n_5 ;
  wire \SD_1_reg_4085[6]_i_16_n_5 ;
  wire \SD_1_reg_4085[6]_i_17_n_5 ;
  wire \SD_1_reg_4085[6]_i_18_n_5 ;
  wire \SD_1_reg_4085[6]_i_19_n_5 ;
  wire \SD_1_reg_4085[6]_i_20_n_5 ;
  wire \SD_1_reg_4085[6]_i_21_n_5 ;
  wire \SD_1_reg_4085[6]_i_22_n_5 ;
  wire \SD_1_reg_4085[6]_i_23_n_5 ;
  wire \SD_1_reg_4085[6]_i_24_n_5 ;
  wire \SD_1_reg_4085[6]_i_25_n_5 ;
  wire \SD_1_reg_4085[6]_i_26_n_5 ;
  wire \SD_1_reg_4085[6]_i_27_n_5 ;
  wire \SD_1_reg_4085[6]_i_28_n_5 ;
  wire \SD_1_reg_4085[9]_i_10_n_5 ;
  wire \SD_1_reg_4085[9]_i_12_n_5 ;
  wire \SD_1_reg_4085[9]_i_13_n_5 ;
  wire \SD_1_reg_4085[9]_i_14_n_5 ;
  wire \SD_1_reg_4085[9]_i_15_n_5 ;
  wire \SD_1_reg_4085[9]_i_16_n_5 ;
  wire \SD_1_reg_4085[9]_i_17_n_5 ;
  wire \SD_1_reg_4085[9]_i_18_n_5 ;
  wire \SD_1_reg_4085[9]_i_19_n_5 ;
  wire \SD_1_reg_4085[9]_i_20_n_5 ;
  wire \SD_1_reg_4085[9]_i_21_n_5 ;
  wire \SD_1_reg_4085[9]_i_22_n_5 ;
  wire \SD_1_reg_4085[9]_i_23_n_5 ;
  wire \SD_1_reg_4085[9]_i_4_n_5 ;
  wire \SD_1_reg_4085[9]_i_5_n_5 ;
  wire \SD_1_reg_4085[9]_i_6_n_5 ;
  wire \SD_1_reg_4085[9]_i_9_n_5 ;
  wire [9:0]SD_1_reg_4085_pp0_iter4_reg;
  wire [9:0]SD_1_reg_4085_pp0_iter5_reg;
  wire \SD_1_reg_4085_reg[6]_i_1_n_10 ;
  wire \SD_1_reg_4085_reg[6]_i_1_n_11 ;
  wire \SD_1_reg_4085_reg[6]_i_1_n_12 ;
  wire \SD_1_reg_4085_reg[6]_i_1_n_5 ;
  wire \SD_1_reg_4085_reg[6]_i_1_n_6 ;
  wire \SD_1_reg_4085_reg[6]_i_1_n_7 ;
  wire \SD_1_reg_4085_reg[6]_i_1_n_8 ;
  wire \SD_1_reg_4085_reg[6]_i_1_n_9 ;
  wire \SD_1_reg_4085_reg[6]_i_9_n_10 ;
  wire \SD_1_reg_4085_reg[6]_i_9_n_11 ;
  wire \SD_1_reg_4085_reg[6]_i_9_n_12 ;
  wire \SD_1_reg_4085_reg[6]_i_9_n_5 ;
  wire \SD_1_reg_4085_reg[6]_i_9_n_6 ;
  wire \SD_1_reg_4085_reg[6]_i_9_n_7 ;
  wire \SD_1_reg_4085_reg[6]_i_9_n_8 ;
  wire \SD_1_reg_4085_reg[6]_i_9_n_9 ;
  wire \SD_1_reg_4085_reg[9]_i_11_n_10 ;
  wire \SD_1_reg_4085_reg[9]_i_11_n_11 ;
  wire \SD_1_reg_4085_reg[9]_i_11_n_12 ;
  wire \SD_1_reg_4085_reg[9]_i_11_n_5 ;
  wire \SD_1_reg_4085_reg[9]_i_11_n_6 ;
  wire \SD_1_reg_4085_reg[9]_i_11_n_7 ;
  wire \SD_1_reg_4085_reg[9]_i_11_n_8 ;
  wire \SD_1_reg_4085_reg[9]_i_11_n_9 ;
  wire \SD_1_reg_4085_reg[9]_i_1_n_12 ;
  wire \SD_1_reg_4085_reg[9]_i_7_n_10 ;
  wire \SD_1_reg_4085_reg[9]_i_7_n_12 ;
  wire \SD_1_reg_4085_reg[9]_i_8_n_10 ;
  wire \SD_1_reg_4085_reg[9]_i_8_n_12 ;
  wire [9:0]SD_reg_4080;
  wire \SD_reg_4080[6]_i_10_n_5 ;
  wire \SD_reg_4080[6]_i_11_n_5 ;
  wire \SD_reg_4080[6]_i_12_n_5 ;
  wire \SD_reg_4080[6]_i_13_n_5 ;
  wire \SD_reg_4080[6]_i_14_n_5 ;
  wire \SD_reg_4080[6]_i_15_n_5 ;
  wire \SD_reg_4080[6]_i_16_n_5 ;
  wire \SD_reg_4080[6]_i_17_n_5 ;
  wire \SD_reg_4080[6]_i_18_n_5 ;
  wire \SD_reg_4080[6]_i_19_n_5 ;
  wire \SD_reg_4080[6]_i_20_n_5 ;
  wire \SD_reg_4080[6]_i_21_n_5 ;
  wire \SD_reg_4080[6]_i_22_n_5 ;
  wire \SD_reg_4080[6]_i_23_n_5 ;
  wire \SD_reg_4080[6]_i_24_n_5 ;
  wire \SD_reg_4080[6]_i_25_n_5 ;
  wire \SD_reg_4080[6]_i_26_n_5 ;
  wire \SD_reg_4080[6]_i_27_n_5 ;
  wire \SD_reg_4080[6]_i_28_n_5 ;
  wire \SD_reg_4080[9]_i_10_n_5 ;
  wire \SD_reg_4080[9]_i_12_n_5 ;
  wire \SD_reg_4080[9]_i_13_n_5 ;
  wire \SD_reg_4080[9]_i_14_n_5 ;
  wire \SD_reg_4080[9]_i_15_n_5 ;
  wire \SD_reg_4080[9]_i_16_n_5 ;
  wire \SD_reg_4080[9]_i_17_n_5 ;
  wire \SD_reg_4080[9]_i_18_n_5 ;
  wire \SD_reg_4080[9]_i_19_n_5 ;
  wire \SD_reg_4080[9]_i_20_n_5 ;
  wire \SD_reg_4080[9]_i_21_n_5 ;
  wire \SD_reg_4080[9]_i_22_n_5 ;
  wire \SD_reg_4080[9]_i_23_n_5 ;
  wire \SD_reg_4080[9]_i_4_n_5 ;
  wire \SD_reg_4080[9]_i_5_n_5 ;
  wire \SD_reg_4080[9]_i_6_n_5 ;
  wire \SD_reg_4080[9]_i_9_n_5 ;
  wire [9:0]SD_reg_4080_pp0_iter4_reg;
  wire [9:0]SD_reg_4080_pp0_iter5_reg;
  wire \SD_reg_4080_reg[6]_i_1_n_10 ;
  wire \SD_reg_4080_reg[6]_i_1_n_11 ;
  wire \SD_reg_4080_reg[6]_i_1_n_12 ;
  wire \SD_reg_4080_reg[6]_i_1_n_5 ;
  wire \SD_reg_4080_reg[6]_i_1_n_6 ;
  wire \SD_reg_4080_reg[6]_i_1_n_7 ;
  wire \SD_reg_4080_reg[6]_i_1_n_8 ;
  wire \SD_reg_4080_reg[6]_i_1_n_9 ;
  wire \SD_reg_4080_reg[6]_i_9_n_10 ;
  wire \SD_reg_4080_reg[6]_i_9_n_11 ;
  wire \SD_reg_4080_reg[6]_i_9_n_12 ;
  wire \SD_reg_4080_reg[6]_i_9_n_5 ;
  wire \SD_reg_4080_reg[6]_i_9_n_6 ;
  wire \SD_reg_4080_reg[6]_i_9_n_7 ;
  wire \SD_reg_4080_reg[6]_i_9_n_8 ;
  wire \SD_reg_4080_reg[6]_i_9_n_9 ;
  wire \SD_reg_4080_reg[9]_i_11_n_10 ;
  wire \SD_reg_4080_reg[9]_i_11_n_11 ;
  wire \SD_reg_4080_reg[9]_i_11_n_12 ;
  wire \SD_reg_4080_reg[9]_i_11_n_5 ;
  wire \SD_reg_4080_reg[9]_i_11_n_6 ;
  wire \SD_reg_4080_reg[9]_i_11_n_7 ;
  wire \SD_reg_4080_reg[9]_i_11_n_8 ;
  wire \SD_reg_4080_reg[9]_i_11_n_9 ;
  wire \SD_reg_4080_reg[9]_i_1_n_12 ;
  wire \SD_reg_4080_reg[9]_i_7_n_10 ;
  wire \SD_reg_4080_reg[9]_i_7_n_12 ;
  wire \SD_reg_4080_reg[9]_i_8_n_10 ;
  wire \SD_reg_4080_reg[9]_i_8_n_12 ;
  wire [0:0]SR;
  wire [12:0]add_ln465_1_fu_1795_p2;
  wire [12:0]add_ln465_1_reg_4008;
  wire \add_ln465_1_reg_4008[12]_i_2_n_5 ;
  wire \add_ln465_1_reg_4008[12]_i_3_n_5 ;
  wire \add_ln465_1_reg_4008[12]_i_4_n_5 ;
  wire \add_ln465_1_reg_4008[12]_i_5_n_5 ;
  wire \add_ln465_1_reg_4008[7]_i_2_n_5 ;
  wire \add_ln465_1_reg_4008[7]_i_3_n_5 ;
  wire \add_ln465_1_reg_4008[7]_i_4_n_5 ;
  wire \add_ln465_1_reg_4008[7]_i_5_n_5 ;
  wire \add_ln465_1_reg_4008[7]_i_6_n_5 ;
  wire \add_ln465_1_reg_4008[7]_i_7_n_5 ;
  wire \add_ln465_1_reg_4008[7]_i_8_n_5 ;
  wire \add_ln465_1_reg_4008[7]_i_9_n_5 ;
  wire \add_ln465_1_reg_4008_reg[12]_i_1_n_10 ;
  wire \add_ln465_1_reg_4008_reg[12]_i_1_n_11 ;
  wire \add_ln465_1_reg_4008_reg[12]_i_1_n_12 ;
  wire \add_ln465_1_reg_4008_reg[12]_i_1_n_9 ;
  wire \add_ln465_1_reg_4008_reg[7]_i_1_n_10 ;
  wire \add_ln465_1_reg_4008_reg[7]_i_1_n_11 ;
  wire \add_ln465_1_reg_4008_reg[7]_i_1_n_12 ;
  wire \add_ln465_1_reg_4008_reg[7]_i_1_n_5 ;
  wire \add_ln465_1_reg_4008_reg[7]_i_1_n_6 ;
  wire \add_ln465_1_reg_4008_reg[7]_i_1_n_7 ;
  wire \add_ln465_1_reg_4008_reg[7]_i_1_n_8 ;
  wire \add_ln465_1_reg_4008_reg[7]_i_1_n_9 ;
  wire [12:0]add_ln465_fu_1789_p2;
  wire [12:0]add_ln465_reg_4003;
  wire \add_ln465_reg_4003[12]_i_2_n_5 ;
  wire \add_ln465_reg_4003[12]_i_3_n_5 ;
  wire \add_ln465_reg_4003[12]_i_4_n_5 ;
  wire \add_ln465_reg_4003[12]_i_5_n_5 ;
  wire \add_ln465_reg_4003[7]_i_2_n_5 ;
  wire \add_ln465_reg_4003[7]_i_3_n_5 ;
  wire \add_ln465_reg_4003[7]_i_4_n_5 ;
  wire \add_ln465_reg_4003[7]_i_5_n_5 ;
  wire \add_ln465_reg_4003[7]_i_6_n_5 ;
  wire \add_ln465_reg_4003[7]_i_7_n_5 ;
  wire \add_ln465_reg_4003[7]_i_8_n_5 ;
  wire \add_ln465_reg_4003[7]_i_9_n_5 ;
  wire \add_ln465_reg_4003_reg[12]_i_1_n_10 ;
  wire \add_ln465_reg_4003_reg[12]_i_1_n_11 ;
  wire \add_ln465_reg_4003_reg[12]_i_1_n_12 ;
  wire \add_ln465_reg_4003_reg[12]_i_1_n_9 ;
  wire \add_ln465_reg_4003_reg[7]_i_1_n_10 ;
  wire \add_ln465_reg_4003_reg[7]_i_1_n_11 ;
  wire \add_ln465_reg_4003_reg[7]_i_1_n_12 ;
  wire \add_ln465_reg_4003_reg[7]_i_1_n_5 ;
  wire \add_ln465_reg_4003_reg[7]_i_1_n_6 ;
  wire \add_ln465_reg_4003_reg[7]_i_1_n_7 ;
  wire \add_ln465_reg_4003_reg[7]_i_1_n_8 ;
  wire \add_ln465_reg_4003_reg[7]_i_1_n_9 ;
  wire [12:0]add_ln466_1_fu_1823_p2;
  wire [12:0]add_ln466_1_reg_4040;
  wire \add_ln466_1_reg_4040[12]_i_2_n_5 ;
  wire \add_ln466_1_reg_4040[12]_i_3_n_5 ;
  wire \add_ln466_1_reg_4040[12]_i_4_n_5 ;
  wire \add_ln466_1_reg_4040[12]_i_5_n_5 ;
  wire \add_ln466_1_reg_4040[7]_i_2_n_5 ;
  wire \add_ln466_1_reg_4040[7]_i_3_n_5 ;
  wire \add_ln466_1_reg_4040[7]_i_4_n_5 ;
  wire \add_ln466_1_reg_4040[7]_i_5_n_5 ;
  wire \add_ln466_1_reg_4040[7]_i_6_n_5 ;
  wire \add_ln466_1_reg_4040[7]_i_7_n_5 ;
  wire \add_ln466_1_reg_4040[7]_i_8_n_5 ;
  wire \add_ln466_1_reg_4040[7]_i_9_n_5 ;
  wire \add_ln466_1_reg_4040_reg[12]_i_1_n_10 ;
  wire \add_ln466_1_reg_4040_reg[12]_i_1_n_11 ;
  wire \add_ln466_1_reg_4040_reg[12]_i_1_n_12 ;
  wire \add_ln466_1_reg_4040_reg[12]_i_1_n_9 ;
  wire \add_ln466_1_reg_4040_reg[7]_i_1_n_10 ;
  wire \add_ln466_1_reg_4040_reg[7]_i_1_n_11 ;
  wire \add_ln466_1_reg_4040_reg[7]_i_1_n_12 ;
  wire \add_ln466_1_reg_4040_reg[7]_i_1_n_5 ;
  wire \add_ln466_1_reg_4040_reg[7]_i_1_n_6 ;
  wire \add_ln466_1_reg_4040_reg[7]_i_1_n_7 ;
  wire \add_ln466_1_reg_4040_reg[7]_i_1_n_8 ;
  wire \add_ln466_1_reg_4040_reg[7]_i_1_n_9 ;
  wire [12:0]add_ln466_fu_1817_p2;
  wire [12:0]add_ln466_reg_4035;
  wire \add_ln466_reg_4035[12]_i_2_n_5 ;
  wire \add_ln466_reg_4035[12]_i_3_n_5 ;
  wire \add_ln466_reg_4035[12]_i_4_n_5 ;
  wire \add_ln466_reg_4035[12]_i_5_n_5 ;
  wire \add_ln466_reg_4035[7]_i_2_n_5 ;
  wire \add_ln466_reg_4035[7]_i_3_n_5 ;
  wire \add_ln466_reg_4035[7]_i_4_n_5 ;
  wire \add_ln466_reg_4035[7]_i_5_n_5 ;
  wire \add_ln466_reg_4035[7]_i_6_n_5 ;
  wire \add_ln466_reg_4035[7]_i_7_n_5 ;
  wire \add_ln466_reg_4035[7]_i_8_n_5 ;
  wire \add_ln466_reg_4035[7]_i_9_n_5 ;
  wire \add_ln466_reg_4035_reg[12]_i_1_n_10 ;
  wire \add_ln466_reg_4035_reg[12]_i_1_n_11 ;
  wire \add_ln466_reg_4035_reg[12]_i_1_n_12 ;
  wire \add_ln466_reg_4035_reg[12]_i_1_n_9 ;
  wire \add_ln466_reg_4035_reg[7]_i_1_n_10 ;
  wire \add_ln466_reg_4035_reg[7]_i_1_n_11 ;
  wire \add_ln466_reg_4035_reg[7]_i_1_n_12 ;
  wire \add_ln466_reg_4035_reg[7]_i_1_n_5 ;
  wire \add_ln466_reg_4035_reg[7]_i_1_n_6 ;
  wire \add_ln466_reg_4035_reg[7]_i_1_n_7 ;
  wire \add_ln466_reg_4035_reg[7]_i_1_n_8 ;
  wire \add_ln466_reg_4035_reg[7]_i_1_n_9 ;
  wire [12:0]add_ln467_fu_1837_p2;
  wire [12:0]add_ln467_reg_4055;
  wire \add_ln467_reg_4055[12]_i_2_n_5 ;
  wire \add_ln467_reg_4055[12]_i_3_n_5 ;
  wire \add_ln467_reg_4055[12]_i_4_n_5 ;
  wire \add_ln467_reg_4055[12]_i_5_n_5 ;
  wire \add_ln467_reg_4055[7]_i_2_n_5 ;
  wire \add_ln467_reg_4055[7]_i_3_n_5 ;
  wire \add_ln467_reg_4055[7]_i_4_n_5 ;
  wire \add_ln467_reg_4055[7]_i_5_n_5 ;
  wire \add_ln467_reg_4055[7]_i_6_n_5 ;
  wire \add_ln467_reg_4055[7]_i_7_n_5 ;
  wire \add_ln467_reg_4055[7]_i_8_n_5 ;
  wire \add_ln467_reg_4055[7]_i_9_n_5 ;
  wire \add_ln467_reg_4055_reg[12]_i_1_n_10 ;
  wire \add_ln467_reg_4055_reg[12]_i_1_n_11 ;
  wire \add_ln467_reg_4055_reg[12]_i_1_n_12 ;
  wire \add_ln467_reg_4055_reg[12]_i_1_n_9 ;
  wire \add_ln467_reg_4055_reg[7]_i_1_n_10 ;
  wire \add_ln467_reg_4055_reg[7]_i_1_n_11 ;
  wire \add_ln467_reg_4055_reg[7]_i_1_n_12 ;
  wire \add_ln467_reg_4055_reg[7]_i_1_n_5 ;
  wire \add_ln467_reg_4055_reg[7]_i_1_n_6 ;
  wire \add_ln467_reg_4055_reg[7]_i_1_n_7 ;
  wire \add_ln467_reg_4055_reg[7]_i_1_n_8 ;
  wire \add_ln467_reg_4055_reg[7]_i_1_n_9 ;
  wire [12:0]add_ln468_1_fu_1857_p2;
  wire [12:0]add_ln468_1_reg_4075;
  wire \add_ln468_1_reg_4075[12]_i_2_n_5 ;
  wire \add_ln468_1_reg_4075[12]_i_3_n_5 ;
  wire \add_ln468_1_reg_4075[12]_i_4_n_5 ;
  wire \add_ln468_1_reg_4075[12]_i_5_n_5 ;
  wire \add_ln468_1_reg_4075[7]_i_2_n_5 ;
  wire \add_ln468_1_reg_4075[7]_i_3_n_5 ;
  wire \add_ln468_1_reg_4075[7]_i_4_n_5 ;
  wire \add_ln468_1_reg_4075[7]_i_5_n_5 ;
  wire \add_ln468_1_reg_4075[7]_i_6_n_5 ;
  wire \add_ln468_1_reg_4075[7]_i_7_n_5 ;
  wire \add_ln468_1_reg_4075[7]_i_8_n_5 ;
  wire \add_ln468_1_reg_4075[7]_i_9_n_5 ;
  wire \add_ln468_1_reg_4075_reg[12]_i_1_n_10 ;
  wire \add_ln468_1_reg_4075_reg[12]_i_1_n_11 ;
  wire \add_ln468_1_reg_4075_reg[12]_i_1_n_12 ;
  wire \add_ln468_1_reg_4075_reg[12]_i_1_n_9 ;
  wire \add_ln468_1_reg_4075_reg[7]_i_1_n_10 ;
  wire \add_ln468_1_reg_4075_reg[7]_i_1_n_11 ;
  wire \add_ln468_1_reg_4075_reg[7]_i_1_n_12 ;
  wire \add_ln468_1_reg_4075_reg[7]_i_1_n_5 ;
  wire \add_ln468_1_reg_4075_reg[7]_i_1_n_6 ;
  wire \add_ln468_1_reg_4075_reg[7]_i_1_n_7 ;
  wire \add_ln468_1_reg_4075_reg[7]_i_1_n_8 ;
  wire \add_ln468_1_reg_4075_reg[7]_i_1_n_9 ;
  wire [12:0]add_ln468_fu_1851_p2;
  wire [12:0]add_ln468_reg_4070;
  wire \add_ln468_reg_4070[12]_i_2_n_5 ;
  wire \add_ln468_reg_4070[12]_i_3_n_5 ;
  wire \add_ln468_reg_4070[12]_i_4_n_5 ;
  wire \add_ln468_reg_4070[12]_i_5_n_5 ;
  wire \add_ln468_reg_4070[7]_i_2_n_5 ;
  wire \add_ln468_reg_4070[7]_i_3_n_5 ;
  wire \add_ln468_reg_4070[7]_i_4_n_5 ;
  wire \add_ln468_reg_4070[7]_i_5_n_5 ;
  wire \add_ln468_reg_4070[7]_i_6_n_5 ;
  wire \add_ln468_reg_4070[7]_i_7_n_5 ;
  wire \add_ln468_reg_4070[7]_i_8_n_5 ;
  wire \add_ln468_reg_4070[7]_i_9_n_5 ;
  wire \add_ln468_reg_4070_reg[12]_i_1_n_10 ;
  wire \add_ln468_reg_4070_reg[12]_i_1_n_11 ;
  wire \add_ln468_reg_4070_reg[12]_i_1_n_12 ;
  wire \add_ln468_reg_4070_reg[12]_i_1_n_9 ;
  wire \add_ln468_reg_4070_reg[7]_i_1_n_10 ;
  wire \add_ln468_reg_4070_reg[7]_i_1_n_11 ;
  wire \add_ln468_reg_4070_reg[7]_i_1_n_12 ;
  wire \add_ln468_reg_4070_reg[7]_i_1_n_5 ;
  wire \add_ln468_reg_4070_reg[7]_i_1_n_6 ;
  wire \add_ln468_reg_4070_reg[7]_i_1_n_7 ;
  wire \add_ln468_reg_4070_reg[7]_i_1_n_8 ;
  wire \add_ln468_reg_4070_reg[7]_i_1_n_9 ;
  wire [12:0]add_ln476_1_fu_2450_p2;
  wire [12:0]add_ln476_1_reg_4147;
  wire \add_ln476_1_reg_4147[12]_i_11_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_12_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_13_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_15_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_16_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_17_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_19_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_20_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_21_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_22_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_23_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_24_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_25_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_26_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_27_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_28_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_29_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_30_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_31_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_32_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_33_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_34_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_35_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_36_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_37_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_6_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_7_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_8_n_5 ;
  wire \add_ln476_1_reg_4147[12]_i_9_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_10_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_11_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_12_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_13_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_14_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_15_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_16_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_17_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_18_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_19_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_20_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_21_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_22_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_23_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_24_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_25_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_26_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_27_n_5 ;
  wire \add_ln476_1_reg_4147[7]_i_28_n_5 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_10_n_10 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_10_n_11 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_10_n_12 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_10_n_9 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_14_n_10 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_14_n_11 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_14_n_12 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_14_n_9 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_18_n_10 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_18_n_11 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_18_n_12 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_18_n_5 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_18_n_6 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_18_n_7 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_18_n_8 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_18_n_9 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_1_n_10 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_1_n_11 ;
  wire \add_ln476_1_reg_4147_reg[12]_i_1_n_12 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_1_n_10 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_1_n_11 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_1_n_12 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_1_n_5 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_1_n_6 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_1_n_7 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_1_n_8 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_1_n_9 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_9_n_10 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_9_n_11 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_9_n_12 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_9_n_5 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_9_n_6 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_9_n_7 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_9_n_8 ;
  wire \add_ln476_1_reg_4147_reg[7]_i_9_n_9 ;
  wire [12:0]add_ln476_fu_2444_p2;
  wire [12:0]add_ln476_reg_4142;
  wire \add_ln476_reg_4142[12]_i_11_n_5 ;
  wire \add_ln476_reg_4142[12]_i_12_n_5 ;
  wire \add_ln476_reg_4142[12]_i_13_n_5 ;
  wire \add_ln476_reg_4142[12]_i_15_n_5 ;
  wire \add_ln476_reg_4142[12]_i_16_n_5 ;
  wire \add_ln476_reg_4142[12]_i_17_n_5 ;
  wire \add_ln476_reg_4142[12]_i_19_n_5 ;
  wire \add_ln476_reg_4142[12]_i_20_n_5 ;
  wire \add_ln476_reg_4142[12]_i_21_n_5 ;
  wire \add_ln476_reg_4142[12]_i_22_n_5 ;
  wire \add_ln476_reg_4142[12]_i_23_n_5 ;
  wire \add_ln476_reg_4142[12]_i_24_n_5 ;
  wire \add_ln476_reg_4142[12]_i_25_n_5 ;
  wire \add_ln476_reg_4142[12]_i_26_n_5 ;
  wire \add_ln476_reg_4142[12]_i_27_n_5 ;
  wire \add_ln476_reg_4142[12]_i_28_n_5 ;
  wire \add_ln476_reg_4142[12]_i_29_n_5 ;
  wire \add_ln476_reg_4142[12]_i_30_n_5 ;
  wire \add_ln476_reg_4142[12]_i_31_n_5 ;
  wire \add_ln476_reg_4142[12]_i_32_n_5 ;
  wire \add_ln476_reg_4142[12]_i_33_n_5 ;
  wire \add_ln476_reg_4142[12]_i_34_n_5 ;
  wire \add_ln476_reg_4142[12]_i_35_n_5 ;
  wire \add_ln476_reg_4142[12]_i_36_n_5 ;
  wire \add_ln476_reg_4142[12]_i_37_n_5 ;
  wire \add_ln476_reg_4142[12]_i_6_n_5 ;
  wire \add_ln476_reg_4142[12]_i_7_n_5 ;
  wire \add_ln476_reg_4142[12]_i_8_n_5 ;
  wire \add_ln476_reg_4142[12]_i_9_n_5 ;
  wire \add_ln476_reg_4142[7]_i_10_n_5 ;
  wire \add_ln476_reg_4142[7]_i_11_n_5 ;
  wire \add_ln476_reg_4142[7]_i_12_n_5 ;
  wire \add_ln476_reg_4142[7]_i_13_n_5 ;
  wire \add_ln476_reg_4142[7]_i_14_n_5 ;
  wire \add_ln476_reg_4142[7]_i_15_n_5 ;
  wire \add_ln476_reg_4142[7]_i_16_n_5 ;
  wire \add_ln476_reg_4142[7]_i_17_n_5 ;
  wire \add_ln476_reg_4142[7]_i_18_n_5 ;
  wire \add_ln476_reg_4142[7]_i_19_n_5 ;
  wire \add_ln476_reg_4142[7]_i_20_n_5 ;
  wire \add_ln476_reg_4142[7]_i_21_n_5 ;
  wire \add_ln476_reg_4142[7]_i_22_n_5 ;
  wire \add_ln476_reg_4142[7]_i_23_n_5 ;
  wire \add_ln476_reg_4142[7]_i_24_n_5 ;
  wire \add_ln476_reg_4142[7]_i_25_n_5 ;
  wire \add_ln476_reg_4142[7]_i_26_n_5 ;
  wire \add_ln476_reg_4142[7]_i_27_n_5 ;
  wire \add_ln476_reg_4142[7]_i_28_n_5 ;
  wire \add_ln476_reg_4142_reg[12]_i_10_n_10 ;
  wire \add_ln476_reg_4142_reg[12]_i_10_n_11 ;
  wire \add_ln476_reg_4142_reg[12]_i_10_n_12 ;
  wire \add_ln476_reg_4142_reg[12]_i_10_n_9 ;
  wire \add_ln476_reg_4142_reg[12]_i_14_n_10 ;
  wire \add_ln476_reg_4142_reg[12]_i_14_n_11 ;
  wire \add_ln476_reg_4142_reg[12]_i_14_n_12 ;
  wire \add_ln476_reg_4142_reg[12]_i_14_n_9 ;
  wire \add_ln476_reg_4142_reg[12]_i_18_n_10 ;
  wire \add_ln476_reg_4142_reg[12]_i_18_n_11 ;
  wire \add_ln476_reg_4142_reg[12]_i_18_n_12 ;
  wire \add_ln476_reg_4142_reg[12]_i_18_n_5 ;
  wire \add_ln476_reg_4142_reg[12]_i_18_n_6 ;
  wire \add_ln476_reg_4142_reg[12]_i_18_n_7 ;
  wire \add_ln476_reg_4142_reg[12]_i_18_n_8 ;
  wire \add_ln476_reg_4142_reg[12]_i_18_n_9 ;
  wire \add_ln476_reg_4142_reg[12]_i_1_n_10 ;
  wire \add_ln476_reg_4142_reg[12]_i_1_n_11 ;
  wire \add_ln476_reg_4142_reg[12]_i_1_n_12 ;
  wire \add_ln476_reg_4142_reg[7]_i_1_n_10 ;
  wire \add_ln476_reg_4142_reg[7]_i_1_n_11 ;
  wire \add_ln476_reg_4142_reg[7]_i_1_n_12 ;
  wire \add_ln476_reg_4142_reg[7]_i_1_n_5 ;
  wire \add_ln476_reg_4142_reg[7]_i_1_n_6 ;
  wire \add_ln476_reg_4142_reg[7]_i_1_n_7 ;
  wire \add_ln476_reg_4142_reg[7]_i_1_n_8 ;
  wire \add_ln476_reg_4142_reg[7]_i_1_n_9 ;
  wire \add_ln476_reg_4142_reg[7]_i_9_n_10 ;
  wire \add_ln476_reg_4142_reg[7]_i_9_n_11 ;
  wire \add_ln476_reg_4142_reg[7]_i_9_n_12 ;
  wire \add_ln476_reg_4142_reg[7]_i_9_n_5 ;
  wire \add_ln476_reg_4142_reg[7]_i_9_n_6 ;
  wire \add_ln476_reg_4142_reg[7]_i_9_n_7 ;
  wire \add_ln476_reg_4142_reg[7]_i_9_n_8 ;
  wire \add_ln476_reg_4142_reg[7]_i_9_n_9 ;
  wire [12:0]add_ln477_1_fu_2598_p2;
  wire [12:0]add_ln477_1_reg_4157;
  wire \add_ln477_1_reg_4157[12]_i_11_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_12_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_13_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_15_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_16_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_17_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_19_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_20_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_21_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_22_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_23_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_24_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_25_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_26_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_27_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_28_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_29_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_30_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_31_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_32_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_33_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_34_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_35_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_36_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_37_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_6_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_7_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_8_n_5 ;
  wire \add_ln477_1_reg_4157[12]_i_9_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_10_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_11_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_12_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_13_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_14_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_15_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_16_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_17_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_18_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_19_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_20_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_21_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_22_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_23_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_24_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_25_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_26_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_27_n_5 ;
  wire \add_ln477_1_reg_4157[7]_i_28_n_5 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_10_n_10 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_10_n_11 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_10_n_12 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_10_n_9 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_14_n_10 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_14_n_11 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_14_n_12 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_14_n_9 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_18_n_10 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_18_n_11 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_18_n_12 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_18_n_5 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_18_n_6 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_18_n_7 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_18_n_8 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_18_n_9 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_1_n_10 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_1_n_11 ;
  wire \add_ln477_1_reg_4157_reg[12]_i_1_n_12 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_1_n_10 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_1_n_11 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_1_n_12 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_1_n_5 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_1_n_6 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_1_n_7 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_1_n_8 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_1_n_9 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_9_n_10 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_9_n_11 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_9_n_12 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_9_n_5 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_9_n_6 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_9_n_7 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_9_n_8 ;
  wire \add_ln477_1_reg_4157_reg[7]_i_9_n_9 ;
  wire [12:0]add_ln477_fu_2592_p2;
  wire [12:0]add_ln477_reg_4152;
  wire \add_ln477_reg_4152[12]_i_11_n_5 ;
  wire \add_ln477_reg_4152[12]_i_12_n_5 ;
  wire \add_ln477_reg_4152[12]_i_13_n_5 ;
  wire \add_ln477_reg_4152[12]_i_15_n_5 ;
  wire \add_ln477_reg_4152[12]_i_16_n_5 ;
  wire \add_ln477_reg_4152[12]_i_17_n_5 ;
  wire \add_ln477_reg_4152[12]_i_19_n_5 ;
  wire \add_ln477_reg_4152[12]_i_20_n_5 ;
  wire \add_ln477_reg_4152[12]_i_21_n_5 ;
  wire \add_ln477_reg_4152[12]_i_22_n_5 ;
  wire \add_ln477_reg_4152[12]_i_23_n_5 ;
  wire \add_ln477_reg_4152[12]_i_24_n_5 ;
  wire \add_ln477_reg_4152[12]_i_25_n_5 ;
  wire \add_ln477_reg_4152[12]_i_26_n_5 ;
  wire \add_ln477_reg_4152[12]_i_27_n_5 ;
  wire \add_ln477_reg_4152[12]_i_28_n_5 ;
  wire \add_ln477_reg_4152[12]_i_29_n_5 ;
  wire \add_ln477_reg_4152[12]_i_30_n_5 ;
  wire \add_ln477_reg_4152[12]_i_31_n_5 ;
  wire \add_ln477_reg_4152[12]_i_32_n_5 ;
  wire \add_ln477_reg_4152[12]_i_33_n_5 ;
  wire \add_ln477_reg_4152[12]_i_34_n_5 ;
  wire \add_ln477_reg_4152[12]_i_35_n_5 ;
  wire \add_ln477_reg_4152[12]_i_36_n_5 ;
  wire \add_ln477_reg_4152[12]_i_37_n_5 ;
  wire \add_ln477_reg_4152[12]_i_6_n_5 ;
  wire \add_ln477_reg_4152[12]_i_7_n_5 ;
  wire \add_ln477_reg_4152[12]_i_8_n_5 ;
  wire \add_ln477_reg_4152[12]_i_9_n_5 ;
  wire \add_ln477_reg_4152[7]_i_10_n_5 ;
  wire \add_ln477_reg_4152[7]_i_11_n_5 ;
  wire \add_ln477_reg_4152[7]_i_12_n_5 ;
  wire \add_ln477_reg_4152[7]_i_13_n_5 ;
  wire \add_ln477_reg_4152[7]_i_14_n_5 ;
  wire \add_ln477_reg_4152[7]_i_15_n_5 ;
  wire \add_ln477_reg_4152[7]_i_16_n_5 ;
  wire \add_ln477_reg_4152[7]_i_17_n_5 ;
  wire \add_ln477_reg_4152[7]_i_18_n_5 ;
  wire \add_ln477_reg_4152[7]_i_19_n_5 ;
  wire \add_ln477_reg_4152[7]_i_20_n_5 ;
  wire \add_ln477_reg_4152[7]_i_21_n_5 ;
  wire \add_ln477_reg_4152[7]_i_22_n_5 ;
  wire \add_ln477_reg_4152[7]_i_23_n_5 ;
  wire \add_ln477_reg_4152[7]_i_24_n_5 ;
  wire \add_ln477_reg_4152[7]_i_25_n_5 ;
  wire \add_ln477_reg_4152[7]_i_26_n_5 ;
  wire \add_ln477_reg_4152[7]_i_27_n_5 ;
  wire \add_ln477_reg_4152[7]_i_28_n_5 ;
  wire \add_ln477_reg_4152_reg[12]_i_10_n_10 ;
  wire \add_ln477_reg_4152_reg[12]_i_10_n_11 ;
  wire \add_ln477_reg_4152_reg[12]_i_10_n_12 ;
  wire \add_ln477_reg_4152_reg[12]_i_10_n_9 ;
  wire \add_ln477_reg_4152_reg[12]_i_14_n_10 ;
  wire \add_ln477_reg_4152_reg[12]_i_14_n_11 ;
  wire \add_ln477_reg_4152_reg[12]_i_14_n_12 ;
  wire \add_ln477_reg_4152_reg[12]_i_14_n_9 ;
  wire \add_ln477_reg_4152_reg[12]_i_18_n_10 ;
  wire \add_ln477_reg_4152_reg[12]_i_18_n_11 ;
  wire \add_ln477_reg_4152_reg[12]_i_18_n_12 ;
  wire \add_ln477_reg_4152_reg[12]_i_18_n_5 ;
  wire \add_ln477_reg_4152_reg[12]_i_18_n_6 ;
  wire \add_ln477_reg_4152_reg[12]_i_18_n_7 ;
  wire \add_ln477_reg_4152_reg[12]_i_18_n_8 ;
  wire \add_ln477_reg_4152_reg[12]_i_18_n_9 ;
  wire \add_ln477_reg_4152_reg[12]_i_1_n_10 ;
  wire \add_ln477_reg_4152_reg[12]_i_1_n_11 ;
  wire \add_ln477_reg_4152_reg[12]_i_1_n_12 ;
  wire \add_ln477_reg_4152_reg[7]_i_1_n_10 ;
  wire \add_ln477_reg_4152_reg[7]_i_1_n_11 ;
  wire \add_ln477_reg_4152_reg[7]_i_1_n_12 ;
  wire \add_ln477_reg_4152_reg[7]_i_1_n_5 ;
  wire \add_ln477_reg_4152_reg[7]_i_1_n_6 ;
  wire \add_ln477_reg_4152_reg[7]_i_1_n_7 ;
  wire \add_ln477_reg_4152_reg[7]_i_1_n_8 ;
  wire \add_ln477_reg_4152_reg[7]_i_1_n_9 ;
  wire \add_ln477_reg_4152_reg[7]_i_9_n_10 ;
  wire \add_ln477_reg_4152_reg[7]_i_9_n_11 ;
  wire \add_ln477_reg_4152_reg[7]_i_9_n_12 ;
  wire \add_ln477_reg_4152_reg[7]_i_9_n_5 ;
  wire \add_ln477_reg_4152_reg[7]_i_9_n_6 ;
  wire \add_ln477_reg_4152_reg[7]_i_9_n_7 ;
  wire \add_ln477_reg_4152_reg[7]_i_9_n_8 ;
  wire \add_ln477_reg_4152_reg[7]_i_9_n_9 ;
  wire [12:0]add_ln478_1_fu_2746_p2;
  wire [12:0]add_ln478_1_reg_4167;
  wire \add_ln478_1_reg_4167[12]_i_11_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_12_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_13_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_15_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_16_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_17_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_19_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_20_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_21_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_22_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_23_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_24_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_25_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_26_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_27_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_28_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_29_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_30_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_31_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_32_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_33_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_34_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_35_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_36_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_37_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_6_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_7_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_8_n_5 ;
  wire \add_ln478_1_reg_4167[12]_i_9_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_10_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_11_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_12_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_13_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_14_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_15_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_16_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_17_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_18_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_19_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_20_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_21_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_22_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_23_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_24_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_25_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_26_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_27_n_5 ;
  wire \add_ln478_1_reg_4167[7]_i_28_n_5 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_10_n_10 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_10_n_11 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_10_n_12 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_10_n_9 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_14_n_10 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_14_n_11 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_14_n_12 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_14_n_9 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_18_n_10 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_18_n_11 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_18_n_12 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_18_n_5 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_18_n_6 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_18_n_7 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_18_n_8 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_18_n_9 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_1_n_10 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_1_n_11 ;
  wire \add_ln478_1_reg_4167_reg[12]_i_1_n_12 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_1_n_10 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_1_n_11 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_1_n_12 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_1_n_5 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_1_n_6 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_1_n_7 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_1_n_8 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_1_n_9 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_9_n_10 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_9_n_11 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_9_n_12 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_9_n_5 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_9_n_6 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_9_n_7 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_9_n_8 ;
  wire \add_ln478_1_reg_4167_reg[7]_i_9_n_9 ;
  wire [12:0]add_ln478_fu_2740_p2;
  wire [12:0]add_ln478_reg_4162;
  wire \add_ln478_reg_4162[12]_i_11_n_5 ;
  wire \add_ln478_reg_4162[12]_i_12_n_5 ;
  wire \add_ln478_reg_4162[12]_i_13_n_5 ;
  wire \add_ln478_reg_4162[12]_i_15_n_5 ;
  wire \add_ln478_reg_4162[12]_i_16_n_5 ;
  wire \add_ln478_reg_4162[12]_i_17_n_5 ;
  wire \add_ln478_reg_4162[12]_i_19_n_5 ;
  wire \add_ln478_reg_4162[12]_i_20_n_5 ;
  wire \add_ln478_reg_4162[12]_i_21_n_5 ;
  wire \add_ln478_reg_4162[12]_i_22_n_5 ;
  wire \add_ln478_reg_4162[12]_i_23_n_5 ;
  wire \add_ln478_reg_4162[12]_i_24_n_5 ;
  wire \add_ln478_reg_4162[12]_i_25_n_5 ;
  wire \add_ln478_reg_4162[12]_i_26_n_5 ;
  wire \add_ln478_reg_4162[12]_i_27_n_5 ;
  wire \add_ln478_reg_4162[12]_i_28_n_5 ;
  wire \add_ln478_reg_4162[12]_i_29_n_5 ;
  wire \add_ln478_reg_4162[12]_i_30_n_5 ;
  wire \add_ln478_reg_4162[12]_i_31_n_5 ;
  wire \add_ln478_reg_4162[12]_i_32_n_5 ;
  wire \add_ln478_reg_4162[12]_i_33_n_5 ;
  wire \add_ln478_reg_4162[12]_i_34_n_5 ;
  wire \add_ln478_reg_4162[12]_i_35_n_5 ;
  wire \add_ln478_reg_4162[12]_i_36_n_5 ;
  wire \add_ln478_reg_4162[12]_i_37_n_5 ;
  wire \add_ln478_reg_4162[12]_i_6_n_5 ;
  wire \add_ln478_reg_4162[12]_i_7_n_5 ;
  wire \add_ln478_reg_4162[12]_i_8_n_5 ;
  wire \add_ln478_reg_4162[12]_i_9_n_5 ;
  wire \add_ln478_reg_4162[7]_i_10_n_5 ;
  wire \add_ln478_reg_4162[7]_i_11_n_5 ;
  wire \add_ln478_reg_4162[7]_i_12_n_5 ;
  wire \add_ln478_reg_4162[7]_i_13_n_5 ;
  wire \add_ln478_reg_4162[7]_i_14_n_5 ;
  wire \add_ln478_reg_4162[7]_i_15_n_5 ;
  wire \add_ln478_reg_4162[7]_i_16_n_5 ;
  wire \add_ln478_reg_4162[7]_i_17_n_5 ;
  wire \add_ln478_reg_4162[7]_i_18_n_5 ;
  wire \add_ln478_reg_4162[7]_i_19_n_5 ;
  wire \add_ln478_reg_4162[7]_i_20_n_5 ;
  wire \add_ln478_reg_4162[7]_i_21_n_5 ;
  wire \add_ln478_reg_4162[7]_i_22_n_5 ;
  wire \add_ln478_reg_4162[7]_i_23_n_5 ;
  wire \add_ln478_reg_4162[7]_i_24_n_5 ;
  wire \add_ln478_reg_4162[7]_i_25_n_5 ;
  wire \add_ln478_reg_4162[7]_i_26_n_5 ;
  wire \add_ln478_reg_4162[7]_i_27_n_5 ;
  wire \add_ln478_reg_4162[7]_i_28_n_5 ;
  wire \add_ln478_reg_4162_reg[12]_i_10_n_10 ;
  wire \add_ln478_reg_4162_reg[12]_i_10_n_11 ;
  wire \add_ln478_reg_4162_reg[12]_i_10_n_12 ;
  wire \add_ln478_reg_4162_reg[12]_i_10_n_9 ;
  wire \add_ln478_reg_4162_reg[12]_i_14_n_10 ;
  wire \add_ln478_reg_4162_reg[12]_i_14_n_11 ;
  wire \add_ln478_reg_4162_reg[12]_i_14_n_12 ;
  wire \add_ln478_reg_4162_reg[12]_i_14_n_9 ;
  wire \add_ln478_reg_4162_reg[12]_i_18_n_10 ;
  wire \add_ln478_reg_4162_reg[12]_i_18_n_11 ;
  wire \add_ln478_reg_4162_reg[12]_i_18_n_12 ;
  wire \add_ln478_reg_4162_reg[12]_i_18_n_5 ;
  wire \add_ln478_reg_4162_reg[12]_i_18_n_6 ;
  wire \add_ln478_reg_4162_reg[12]_i_18_n_7 ;
  wire \add_ln478_reg_4162_reg[12]_i_18_n_8 ;
  wire \add_ln478_reg_4162_reg[12]_i_18_n_9 ;
  wire \add_ln478_reg_4162_reg[12]_i_1_n_10 ;
  wire \add_ln478_reg_4162_reg[12]_i_1_n_11 ;
  wire \add_ln478_reg_4162_reg[12]_i_1_n_12 ;
  wire \add_ln478_reg_4162_reg[7]_i_1_n_10 ;
  wire \add_ln478_reg_4162_reg[7]_i_1_n_11 ;
  wire \add_ln478_reg_4162_reg[7]_i_1_n_12 ;
  wire \add_ln478_reg_4162_reg[7]_i_1_n_5 ;
  wire \add_ln478_reg_4162_reg[7]_i_1_n_6 ;
  wire \add_ln478_reg_4162_reg[7]_i_1_n_7 ;
  wire \add_ln478_reg_4162_reg[7]_i_1_n_8 ;
  wire \add_ln478_reg_4162_reg[7]_i_1_n_9 ;
  wire \add_ln478_reg_4162_reg[7]_i_9_n_10 ;
  wire \add_ln478_reg_4162_reg[7]_i_9_n_11 ;
  wire \add_ln478_reg_4162_reg[7]_i_9_n_12 ;
  wire \add_ln478_reg_4162_reg[7]_i_9_n_5 ;
  wire \add_ln478_reg_4162_reg[7]_i_9_n_6 ;
  wire \add_ln478_reg_4162_reg[7]_i_9_n_7 ;
  wire \add_ln478_reg_4162_reg[7]_i_9_n_8 ;
  wire \add_ln478_reg_4162_reg[7]_i_9_n_9 ;
  wire [12:0]add_ln479_1_fu_2894_p2;
  wire [12:0]add_ln479_1_reg_4177;
  wire \add_ln479_1_reg_4177[12]_i_11_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_12_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_13_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_15_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_16_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_17_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_19_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_20_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_21_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_22_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_23_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_24_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_25_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_26_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_27_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_28_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_29_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_30_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_31_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_32_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_33_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_34_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_35_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_36_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_37_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_6_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_7_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_8_n_5 ;
  wire \add_ln479_1_reg_4177[12]_i_9_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_10_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_11_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_12_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_13_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_14_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_15_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_16_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_17_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_18_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_19_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_20_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_21_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_22_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_23_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_24_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_25_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_26_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_27_n_5 ;
  wire \add_ln479_1_reg_4177[7]_i_28_n_5 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_10_n_10 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_10_n_11 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_10_n_12 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_10_n_9 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_14_n_10 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_14_n_11 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_14_n_12 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_14_n_9 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_18_n_10 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_18_n_11 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_18_n_12 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_18_n_5 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_18_n_6 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_18_n_7 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_18_n_8 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_18_n_9 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_1_n_10 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_1_n_11 ;
  wire \add_ln479_1_reg_4177_reg[12]_i_1_n_12 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_1_n_10 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_1_n_11 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_1_n_12 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_1_n_5 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_1_n_6 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_1_n_7 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_1_n_8 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_1_n_9 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_9_n_10 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_9_n_11 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_9_n_12 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_9_n_5 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_9_n_6 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_9_n_7 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_9_n_8 ;
  wire \add_ln479_1_reg_4177_reg[7]_i_9_n_9 ;
  wire [12:0]add_ln479_fu_2888_p2;
  wire [12:0]add_ln479_reg_4172;
  wire \add_ln479_reg_4172[12]_i_11_n_5 ;
  wire \add_ln479_reg_4172[12]_i_12_n_5 ;
  wire \add_ln479_reg_4172[12]_i_13_n_5 ;
  wire \add_ln479_reg_4172[12]_i_15_n_5 ;
  wire \add_ln479_reg_4172[12]_i_16_n_5 ;
  wire \add_ln479_reg_4172[12]_i_17_n_5 ;
  wire \add_ln479_reg_4172[12]_i_19_n_5 ;
  wire \add_ln479_reg_4172[12]_i_20_n_5 ;
  wire \add_ln479_reg_4172[12]_i_21_n_5 ;
  wire \add_ln479_reg_4172[12]_i_22_n_5 ;
  wire \add_ln479_reg_4172[12]_i_23_n_5 ;
  wire \add_ln479_reg_4172[12]_i_24_n_5 ;
  wire \add_ln479_reg_4172[12]_i_25_n_5 ;
  wire \add_ln479_reg_4172[12]_i_26_n_5 ;
  wire \add_ln479_reg_4172[12]_i_27_n_5 ;
  wire \add_ln479_reg_4172[12]_i_28_n_5 ;
  wire \add_ln479_reg_4172[12]_i_29_n_5 ;
  wire \add_ln479_reg_4172[12]_i_30_n_5 ;
  wire \add_ln479_reg_4172[12]_i_31_n_5 ;
  wire \add_ln479_reg_4172[12]_i_32_n_5 ;
  wire \add_ln479_reg_4172[12]_i_33_n_5 ;
  wire \add_ln479_reg_4172[12]_i_34_n_5 ;
  wire \add_ln479_reg_4172[12]_i_35_n_5 ;
  wire \add_ln479_reg_4172[12]_i_36_n_5 ;
  wire \add_ln479_reg_4172[12]_i_37_n_5 ;
  wire \add_ln479_reg_4172[12]_i_6_n_5 ;
  wire \add_ln479_reg_4172[12]_i_7_n_5 ;
  wire \add_ln479_reg_4172[12]_i_8_n_5 ;
  wire \add_ln479_reg_4172[12]_i_9_n_5 ;
  wire \add_ln479_reg_4172[7]_i_10_n_5 ;
  wire \add_ln479_reg_4172[7]_i_11_n_5 ;
  wire \add_ln479_reg_4172[7]_i_12_n_5 ;
  wire \add_ln479_reg_4172[7]_i_13_n_5 ;
  wire \add_ln479_reg_4172[7]_i_14_n_5 ;
  wire \add_ln479_reg_4172[7]_i_15_n_5 ;
  wire \add_ln479_reg_4172[7]_i_16_n_5 ;
  wire \add_ln479_reg_4172[7]_i_17_n_5 ;
  wire \add_ln479_reg_4172[7]_i_18_n_5 ;
  wire \add_ln479_reg_4172[7]_i_19_n_5 ;
  wire \add_ln479_reg_4172[7]_i_20_n_5 ;
  wire \add_ln479_reg_4172[7]_i_21_n_5 ;
  wire \add_ln479_reg_4172[7]_i_22_n_5 ;
  wire \add_ln479_reg_4172[7]_i_23_n_5 ;
  wire \add_ln479_reg_4172[7]_i_24_n_5 ;
  wire \add_ln479_reg_4172[7]_i_25_n_5 ;
  wire \add_ln479_reg_4172[7]_i_26_n_5 ;
  wire \add_ln479_reg_4172[7]_i_27_n_5 ;
  wire \add_ln479_reg_4172[7]_i_28_n_5 ;
  wire \add_ln479_reg_4172_reg[12]_i_10_n_10 ;
  wire \add_ln479_reg_4172_reg[12]_i_10_n_11 ;
  wire \add_ln479_reg_4172_reg[12]_i_10_n_12 ;
  wire \add_ln479_reg_4172_reg[12]_i_10_n_9 ;
  wire \add_ln479_reg_4172_reg[12]_i_14_n_10 ;
  wire \add_ln479_reg_4172_reg[12]_i_14_n_11 ;
  wire \add_ln479_reg_4172_reg[12]_i_14_n_12 ;
  wire \add_ln479_reg_4172_reg[12]_i_14_n_9 ;
  wire \add_ln479_reg_4172_reg[12]_i_18_n_10 ;
  wire \add_ln479_reg_4172_reg[12]_i_18_n_11 ;
  wire \add_ln479_reg_4172_reg[12]_i_18_n_12 ;
  wire \add_ln479_reg_4172_reg[12]_i_18_n_5 ;
  wire \add_ln479_reg_4172_reg[12]_i_18_n_6 ;
  wire \add_ln479_reg_4172_reg[12]_i_18_n_7 ;
  wire \add_ln479_reg_4172_reg[12]_i_18_n_8 ;
  wire \add_ln479_reg_4172_reg[12]_i_18_n_9 ;
  wire \add_ln479_reg_4172_reg[12]_i_1_n_10 ;
  wire \add_ln479_reg_4172_reg[12]_i_1_n_11 ;
  wire \add_ln479_reg_4172_reg[12]_i_1_n_12 ;
  wire \add_ln479_reg_4172_reg[7]_i_1_n_10 ;
  wire \add_ln479_reg_4172_reg[7]_i_1_n_11 ;
  wire \add_ln479_reg_4172_reg[7]_i_1_n_12 ;
  wire \add_ln479_reg_4172_reg[7]_i_1_n_5 ;
  wire \add_ln479_reg_4172_reg[7]_i_1_n_6 ;
  wire \add_ln479_reg_4172_reg[7]_i_1_n_7 ;
  wire \add_ln479_reg_4172_reg[7]_i_1_n_8 ;
  wire \add_ln479_reg_4172_reg[7]_i_1_n_9 ;
  wire \add_ln479_reg_4172_reg[7]_i_9_n_10 ;
  wire \add_ln479_reg_4172_reg[7]_i_9_n_11 ;
  wire \add_ln479_reg_4172_reg[7]_i_9_n_12 ;
  wire \add_ln479_reg_4172_reg[7]_i_9_n_5 ;
  wire \add_ln479_reg_4172_reg[7]_i_9_n_6 ;
  wire \add_ln479_reg_4172_reg[7]_i_9_n_7 ;
  wire \add_ln479_reg_4172_reg[7]_i_9_n_8 ;
  wire \add_ln479_reg_4172_reg[7]_i_9_n_9 ;
  wire [10:1]add_ln483_fu_1935_p2;
  wire [10:1]add_ln484_fu_2023_p2;
  wire [8:0]add_ln495_fu_3146_p2;
  wire [8:0]add_ln495_reg_4224;
  wire \add_ln495_reg_4224[7]_i_2_n_5 ;
  wire \add_ln495_reg_4224[7]_i_3_n_5 ;
  wire \add_ln495_reg_4224[7]_i_4_n_5 ;
  wire \add_ln495_reg_4224[7]_i_5_n_5 ;
  wire \add_ln495_reg_4224[7]_i_6_n_5 ;
  wire \add_ln495_reg_4224[7]_i_7_n_5 ;
  wire \add_ln495_reg_4224[7]_i_8_n_5 ;
  wire \add_ln495_reg_4224[7]_i_9_n_5 ;
  wire \add_ln495_reg_4224_reg[7]_i_1_n_10 ;
  wire \add_ln495_reg_4224_reg[7]_i_1_n_11 ;
  wire \add_ln495_reg_4224_reg[7]_i_1_n_12 ;
  wire \add_ln495_reg_4224_reg[7]_i_1_n_5 ;
  wire \add_ln495_reg_4224_reg[7]_i_1_n_6 ;
  wire \add_ln495_reg_4224_reg[7]_i_1_n_7 ;
  wire \add_ln495_reg_4224_reg[7]_i_1_n_8 ;
  wire \add_ln495_reg_4224_reg[7]_i_1_n_9 ;
  wire [25:13]add_ln504_2_fu_3302_p2;
  wire [25:13]add_ln504_2_reg_4302;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_condition_3131;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire [3:0]ap_frp_data_req_imgBayer;
  wire ap_frp_vld_in;
  wire ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_5;
  wire ap_loop_exit_ready_pp0_iter15_reg;
  wire [9:0]ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641;
  wire [9:0]ap_phi_reg_pp0_iter3_empty_149_reg_796;
  wire \ap_phi_reg_pp0_iter3_empty_149_reg_796[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_149_reg_796[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_149_reg_796[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_149_reg_796[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_149_reg_796[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_149_reg_796[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_149_reg_796[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_149_reg_796[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_149_reg_796[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_149_reg_796[9]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_153_reg_805[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_153_reg_805[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_153_reg_805[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_153_reg_805[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_153_reg_805[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_153_reg_805[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_153_reg_805[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_153_reg_805[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_153_reg_805[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_empty_153_reg_805[9]_i_1_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter3_empty_156_reg_814;
  wire [9:0]ap_phi_reg_pp0_iter3_empty_164_reg_832;
  wire ap_rst_n;
  wire [13:0]ave_1_fu_2057_p2;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[0]_srl5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[10]_srl5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[11]_srl5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[12]_srl5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_n_10 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_n_11 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_n_12 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_n_8 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_n_9 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_2_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_3_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_4_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_6_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_7_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[1]_srl5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[2]_srl5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[3]_srl5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[4]_srl5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[5]_srl5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[6]_srl5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_10 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_11 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_12 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_6 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_7 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_8 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_9 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_2_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_3_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_4_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_6_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_7_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_8_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_9_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[8]_srl5_n_5 ;
  wire \ave_1_reg_4095_pp0_iter8_reg_reg[9]_srl5_n_5 ;
  wire [13:0]ave_1_reg_4095_pp0_iter9_reg;
  wire [13:0]ave_2_fu_2066_p2;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[0]_srl5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[10]_srl5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[11]_srl5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[12]_srl5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_n_10 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_n_11 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_n_12 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_n_8 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_n_9 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_2_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_3_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_4_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_6_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_7_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[1]_srl5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[2]_srl5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[3]_srl5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[4]_srl5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[5]_srl5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[6]_srl5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_10 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_11 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_12 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_6 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_7 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_8 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_9 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_2_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_3_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_4_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_6_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_7_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_8_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_9_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[8]_srl5_n_5 ;
  wire \ave_2_reg_4100_pp0_iter8_reg_reg[9]_srl5_n_5 ;
  wire [13:0]ave_2_reg_4100_pp0_iter9_reg;
  wire [13:0]ave_3_fu_2078_p2;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[0]_srl5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[10]_srl5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[11]_srl5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[12]_srl5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_n_10 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_n_11 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_n_12 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_n_8 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_n_9 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_2_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_3_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_4_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_6_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_7_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[1]_srl5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[2]_srl5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[3]_srl5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[4]_srl5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[5]_srl5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[6]_srl5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_10 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_11 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_12 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_6 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_7 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_8 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_9 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_2_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_3_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_4_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_6_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_7_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_8_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_9_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[8]_srl5_n_5 ;
  wire \ave_3_reg_4105_pp0_iter8_reg_reg[9]_srl5_n_5 ;
  wire [13:0]ave_3_reg_4105_pp0_iter9_reg;
  wire [13:0]ave_fu_2045_p2;
  wire \ave_reg_4090_pp0_iter8_reg_reg[0]_srl5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[10]_srl5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[11]_srl5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[12]_srl5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_n_10 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_n_11 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_n_12 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_n_8 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_n_9 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_2_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_3_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_4_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_6_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_7_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[1]_srl5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[2]_srl5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[3]_srl5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[4]_srl5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[5]_srl5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[6]_srl5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_10 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_11 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_12 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_6 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_7 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_8 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_9 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_2_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_3_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_4_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_6_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_7_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_8_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_9_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[8]_srl5_n_5 ;
  wire \ave_reg_4090_pp0_iter8_reg_reg[9]_srl5_n_5 ;
  wire [13:0]ave_reg_4090_pp0_iter9_reg;
  wire clear;
  wire cmp147_reg_3800_pp0_iter1_reg;
  wire \cmp147_reg_3800_reg_n_5_[0] ;
  wire cmp170_reg_674;
  wire cmp689_reg_684;
  wire cmp84_reg_669;
  wire data_in_vld;
  wire [9:0]empty_127_fu_236;
  wire [9:0]\empty_127_fu_236_reg[9]_0 ;
  wire [9:0]\empty_128_fu_240_reg[9]_0 ;
  wire [9:0]empty_129_fu_244;
  wire [9:0]\empty_129_fu_244_reg[9]_0 ;
  wire [9:0]\empty_130_fu_248_reg[9]_0 ;
  wire empty_131_fu_252;
  wire [9:0]\empty_131_fu_252_reg[9]_0 ;
  wire \empty_131_fu_252_reg_n_5_[0] ;
  wire \empty_131_fu_252_reg_n_5_[1] ;
  wire \empty_131_fu_252_reg_n_5_[2] ;
  wire \empty_131_fu_252_reg_n_5_[3] ;
  wire \empty_131_fu_252_reg_n_5_[4] ;
  wire \empty_131_fu_252_reg_n_5_[5] ;
  wire \empty_131_fu_252_reg_n_5_[6] ;
  wire \empty_131_fu_252_reg_n_5_[7] ;
  wire \empty_131_fu_252_reg_n_5_[8] ;
  wire \empty_131_fu_252_reg_n_5_[9] ;
  wire [9:0]empty_132_fu_256;
  wire [9:0]\empty_132_fu_256_reg[9]_0 ;
  wire [9:0]empty_133_fu_260;
  wire [9:0]\empty_133_fu_260_reg[9]_0 ;
  wire [9:0]empty_134_fu_264;
  wire [9:0]\empty_134_fu_264_reg[9]_0 ;
  wire [9:0]empty_135_fu_268;
  wire [9:0]\empty_135_fu_268_reg[9]_0 ;
  wire [9:0]empty_136_fu_272;
  wire [9:0]\empty_136_fu_272_reg[9]_0 ;
  wire [9:0]empty_137_fu_276;
  wire [9:0]\empty_137_fu_276_reg[9]_0 ;
  wire [9:0]empty_138_fu_280;
  wire [9:0]\empty_138_fu_280_reg[9]_0 ;
  wire [9:0]empty_139_fu_284;
  wire [9:0]\empty_139_fu_284_reg[9]_0 ;
  wire [9:0]empty_140_fu_288;
  wire [9:0]\empty_140_fu_288_reg[9]_0 ;
  wire [9:0]empty_141_fu_292;
  wire [9:0]\empty_141_fu_292_reg[9]_0 ;
  wire [9:0]empty_142_fu_296;
  wire [9:0]\empty_142_fu_296_reg[9]_0 ;
  wire [9:0]empty_143_fu_300;
  wire [9:0]\empty_143_fu_300_reg[9]_0 ;
  wire [9:0]empty_144_fu_304;
  wire [9:0]\empty_144_fu_304_reg[9]_0 ;
  wire [9:0]empty_145_fu_308;
  wire [9:0]\empty_145_fu_308_reg[9]_0 ;
  wire empty_146_fu_312;
  wire [9:0]\empty_146_fu_312_reg[9]_0 ;
  wire \empty_146_fu_312_reg_n_5_[0] ;
  wire \empty_146_fu_312_reg_n_5_[1] ;
  wire \empty_146_fu_312_reg_n_5_[2] ;
  wire \empty_146_fu_312_reg_n_5_[3] ;
  wire \empty_146_fu_312_reg_n_5_[4] ;
  wire \empty_146_fu_312_reg_n_5_[5] ;
  wire \empty_146_fu_312_reg_n_5_[6] ;
  wire \empty_146_fu_312_reg_n_5_[7] ;
  wire \empty_146_fu_312_reg_n_5_[8] ;
  wire \empty_146_fu_312_reg_n_5_[9] ;
  wire empty_147_reg_650;
  wire \empty_147_reg_650[0]_i_1_n_5 ;
  wire \empty_147_reg_650[1]_i_1_n_5 ;
  wire \empty_147_reg_650[2]_i_1_n_5 ;
  wire \empty_147_reg_650[3]_i_1_n_5 ;
  wire \empty_147_reg_650[4]_i_1_n_5 ;
  wire \empty_147_reg_650[5]_i_1_n_5 ;
  wire \empty_147_reg_650[6]_i_1_n_5 ;
  wire \empty_147_reg_650[7]_i_1_n_5 ;
  wire \empty_147_reg_650[8]_i_1_n_5 ;
  wire \empty_147_reg_650[9]_i_1_n_5 ;
  wire [9:0]empty_148_reg_660;
  wire \empty_148_reg_660[0]_i_1_n_5 ;
  wire \empty_148_reg_660[1]_i_1_n_5 ;
  wire \empty_148_reg_660[2]_i_1_n_5 ;
  wire \empty_148_reg_660[3]_i_1_n_5 ;
  wire \empty_148_reg_660[4]_i_1_n_5 ;
  wire \empty_148_reg_660[5]_i_1_n_5 ;
  wire \empty_148_reg_660[6]_i_1_n_5 ;
  wire \empty_148_reg_660[7]_i_1_n_5 ;
  wire \empty_148_reg_660[8]_i_1_n_5 ;
  wire \empty_148_reg_660[9]_i_1_n_5 ;
  wire \empty_150_reg_670[0]_i_1_n_5 ;
  wire \empty_150_reg_670[1]_i_1_n_5 ;
  wire \empty_150_reg_670[2]_i_1_n_5 ;
  wire \empty_150_reg_670[3]_i_1_n_5 ;
  wire \empty_150_reg_670[4]_i_1_n_5 ;
  wire \empty_150_reg_670[5]_i_1_n_5 ;
  wire \empty_150_reg_670[6]_i_1_n_5 ;
  wire \empty_150_reg_670[7]_i_1_n_5 ;
  wire \empty_150_reg_670[8]_i_1_n_5 ;
  wire \empty_150_reg_670[9]_i_1_n_5 ;
  wire \empty_152_reg_689[0]_i_1_n_5 ;
  wire \empty_152_reg_689[1]_i_1_n_5 ;
  wire \empty_152_reg_689[2]_i_1_n_5 ;
  wire \empty_152_reg_689[3]_i_1_n_5 ;
  wire \empty_152_reg_689[4]_i_1_n_5 ;
  wire \empty_152_reg_689[5]_i_1_n_5 ;
  wire \empty_152_reg_689[6]_i_1_n_5 ;
  wire \empty_152_reg_689[7]_i_1_n_5 ;
  wire \empty_152_reg_689[8]_i_1_n_5 ;
  wire \empty_152_reg_689[9]_i_1_n_5 ;
  wire [9:0]empty_163_reg_776;
  wire [0:0]empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_132;
  wire flow_control_loop_pipe_sequential_init_U_n_133;
  wire flow_control_loop_pipe_sequential_init_U_n_134;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_146;
  wire flow_control_loop_pipe_sequential_init_U_n_147;
  wire flow_control_loop_pipe_sequential_init_U_n_148;
  wire flow_control_loop_pipe_sequential_init_U_n_149;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_150;
  wire flow_control_loop_pipe_sequential_init_U_n_151;
  wire flow_control_loop_pipe_sequential_init_U_n_152;
  wire flow_control_loop_pipe_sequential_init_U_n_153;
  wire flow_control_loop_pipe_sequential_init_U_n_154;
  wire flow_control_loop_pipe_sequential_init_U_n_155;
  wire flow_control_loop_pipe_sequential_init_U_n_156;
  wire flow_control_loop_pipe_sequential_init_U_n_157;
  wire flow_control_loop_pipe_sequential_init_U_n_158;
  wire flow_control_loop_pipe_sequential_init_U_n_159;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_160;
  wire flow_control_loop_pipe_sequential_init_U_n_161;
  wire flow_control_loop_pipe_sequential_init_U_n_162;
  wire flow_control_loop_pipe_sequential_init_U_n_163;
  wire flow_control_loop_pipe_sequential_init_U_n_164;
  wire flow_control_loop_pipe_sequential_init_U_n_165;
  wire flow_control_loop_pipe_sequential_init_U_n_166;
  wire flow_control_loop_pipe_sequential_init_U_n_167;
  wire flow_control_loop_pipe_sequential_init_U_n_168;
  wire flow_control_loop_pipe_sequential_init_U_n_169;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_170;
  wire flow_control_loop_pipe_sequential_init_U_n_171;
  wire flow_control_loop_pipe_sequential_init_U_n_172;
  wire flow_control_loop_pipe_sequential_init_U_n_173;
  wire flow_control_loop_pipe_sequential_init_U_n_174;
  wire flow_control_loop_pipe_sequential_init_U_n_175;
  wire flow_control_loop_pipe_sequential_init_U_n_176;
  wire flow_control_loop_pipe_sequential_init_U_n_177;
  wire flow_control_loop_pipe_sequential_init_U_n_178;
  wire flow_control_loop_pipe_sequential_init_U_n_179;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_180;
  wire flow_control_loop_pipe_sequential_init_U_n_181;
  wire flow_control_loop_pipe_sequential_init_U_n_182;
  wire flow_control_loop_pipe_sequential_init_U_n_183;
  wire flow_control_loop_pipe_sequential_init_U_n_184;
  wire flow_control_loop_pipe_sequential_init_U_n_185;
  wire flow_control_loop_pipe_sequential_init_U_n_186;
  wire flow_control_loop_pipe_sequential_init_U_n_187;
  wire flow_control_loop_pipe_sequential_init_U_n_188;
  wire flow_control_loop_pipe_sequential_init_U_n_189;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_190;
  wire flow_control_loop_pipe_sequential_init_U_n_191;
  wire flow_control_loop_pipe_sequential_init_U_n_192;
  wire flow_control_loop_pipe_sequential_init_U_n_193;
  wire flow_control_loop_pipe_sequential_init_U_n_194;
  wire flow_control_loop_pipe_sequential_init_U_n_195;
  wire flow_control_loop_pipe_sequential_init_U_n_196;
  wire flow_control_loop_pipe_sequential_init_U_n_197;
  wire flow_control_loop_pipe_sequential_init_U_n_198;
  wire flow_control_loop_pipe_sequential_init_U_n_199;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_200;
  wire flow_control_loop_pipe_sequential_init_U_n_201;
  wire flow_control_loop_pipe_sequential_init_U_n_202;
  wire flow_control_loop_pipe_sequential_init_U_n_203;
  wire flow_control_loop_pipe_sequential_init_U_n_204;
  wire flow_control_loop_pipe_sequential_init_U_n_205;
  wire flow_control_loop_pipe_sequential_init_U_n_206;
  wire flow_control_loop_pipe_sequential_init_U_n_207;
  wire flow_control_loop_pipe_sequential_init_U_n_208;
  wire flow_control_loop_pipe_sequential_init_U_n_209;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_210;
  wire flow_control_loop_pipe_sequential_init_U_n_211;
  wire flow_control_loop_pipe_sequential_init_U_n_212;
  wire flow_control_loop_pipe_sequential_init_U_n_213;
  wire flow_control_loop_pipe_sequential_init_U_n_214;
  wire flow_control_loop_pipe_sequential_init_U_n_215;
  wire flow_control_loop_pipe_sequential_init_U_n_216;
  wire flow_control_loop_pipe_sequential_init_U_n_217;
  wire flow_control_loop_pipe_sequential_init_U_n_218;
  wire flow_control_loop_pipe_sequential_init_U_n_219;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_220;
  wire flow_control_loop_pipe_sequential_init_U_n_221;
  wire flow_control_loop_pipe_sequential_init_U_n_222;
  wire flow_control_loop_pipe_sequential_init_U_n_223;
  wire flow_control_loop_pipe_sequential_init_U_n_224;
  wire flow_control_loop_pipe_sequential_init_U_n_225;
  wire flow_control_loop_pipe_sequential_init_U_n_226;
  wire flow_control_loop_pipe_sequential_init_U_n_227;
  wire flow_control_loop_pipe_sequential_init_U_n_228;
  wire flow_control_loop_pipe_sequential_init_U_n_229;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_230;
  wire flow_control_loop_pipe_sequential_init_U_n_231;
  wire flow_control_loop_pipe_sequential_init_U_n_232;
  wire flow_control_loop_pipe_sequential_init_U_n_233;
  wire flow_control_loop_pipe_sequential_init_U_n_234;
  wire flow_control_loop_pipe_sequential_init_U_n_235;
  wire flow_control_loop_pipe_sequential_init_U_n_236;
  wire flow_control_loop_pipe_sequential_init_U_n_237;
  wire flow_control_loop_pipe_sequential_init_U_n_238;
  wire flow_control_loop_pipe_sequential_init_U_n_239;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_240;
  wire flow_control_loop_pipe_sequential_init_U_n_241;
  wire flow_control_loop_pipe_sequential_init_U_n_242;
  wire flow_control_loop_pipe_sequential_init_U_n_243;
  wire flow_control_loop_pipe_sequential_init_U_n_244;
  wire flow_control_loop_pipe_sequential_init_U_n_245;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire frp_pipeline_valid_U_exitcond;
  wire frp_pipeline_valid_U_i_3_n_5;
  wire [5:0]frp_pipeline_valid_U_num_valid_datasets;
  wire [15:0]frp_pipeline_valid_U_valid_out;
  wire [9:0]g_1_reg_4313;
  wire \g_1_reg_4313[0]_i_1_n_5 ;
  wire \g_1_reg_4313[1]_i_1_n_5 ;
  wire \g_1_reg_4313[2]_i_1_n_5 ;
  wire \g_1_reg_4313[3]_i_1_n_5 ;
  wire \g_1_reg_4313[4]_i_1_n_5 ;
  wire \g_1_reg_4313[5]_i_1_n_5 ;
  wire \g_1_reg_4313[6]_i_1_n_5 ;
  wire \g_1_reg_4313[7]_i_10_n_5 ;
  wire \g_1_reg_4313[7]_i_11_n_5 ;
  wire \g_1_reg_4313[7]_i_12_n_5 ;
  wire \g_1_reg_4313[7]_i_13_n_5 ;
  wire \g_1_reg_4313[7]_i_14_n_5 ;
  wire \g_1_reg_4313[7]_i_1_n_5 ;
  wire \g_1_reg_4313[7]_i_3_n_5 ;
  wire \g_1_reg_4313[7]_i_4_n_5 ;
  wire \g_1_reg_4313[7]_i_5_n_5 ;
  wire \g_1_reg_4313[7]_i_6_n_5 ;
  wire \g_1_reg_4313[7]_i_7_n_5 ;
  wire \g_1_reg_4313[7]_i_8_n_5 ;
  wire \g_1_reg_4313[7]_i_9_n_5 ;
  wire \g_1_reg_4313[8]_i_1_n_5 ;
  wire \g_1_reg_4313[9]_i_1_n_5 ;
  wire \g_1_reg_4313_reg[7]_i_2_n_10 ;
  wire \g_1_reg_4313_reg[7]_i_2_n_11 ;
  wire \g_1_reg_4313_reg[7]_i_2_n_12 ;
  wire \g_1_reg_4313_reg[7]_i_2_n_5 ;
  wire \g_1_reg_4313_reg[7]_i_2_n_6 ;
  wire \g_1_reg_4313_reg[7]_i_2_n_7 ;
  wire \g_1_reg_4313_reg[7]_i_2_n_8 ;
  wire \g_1_reg_4313_reg[7]_i_2_n_9 ;
  wire [9:0]g_2_reg_718__0;
  wire \g_2_reg_718_pp0_iter13_reg_reg[0]_srl11_n_5 ;
  wire \g_2_reg_718_pp0_iter13_reg_reg[1]_srl11_n_5 ;
  wire \g_2_reg_718_pp0_iter13_reg_reg[2]_srl11_n_5 ;
  wire \g_2_reg_718_pp0_iter13_reg_reg[3]_srl11_n_5 ;
  wire \g_2_reg_718_pp0_iter13_reg_reg[4]_srl11_n_5 ;
  wire \g_2_reg_718_pp0_iter13_reg_reg[5]_srl11_n_5 ;
  wire \g_2_reg_718_pp0_iter13_reg_reg[6]_srl11_n_5 ;
  wire \g_2_reg_718_pp0_iter13_reg_reg[7]_srl11_n_5 ;
  wire \g_2_reg_718_pp0_iter13_reg_reg[8]_srl11_n_5 ;
  wire \g_2_reg_718_pp0_iter13_reg_reg[9]_srl11_n_5 ;
  wire [9:0]g_2_reg_718_pp0_iter14_reg;
  wire [9:0]g_2_reg_718_pp0_iter15_reg;
  wire [14:0]g_fu_3377_p2;
  wire \genblk1[0].v2_reg[0] ;
  wire \genblk1[0].v2_reg[0]_0 ;
  wire [2:0]\genblk1[0].v2_reg[0]_1 ;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
  wire icmp_ln318_fu_953_p2;
  wire \icmp_ln318_reg_3768_pp0_iter13_reg_reg[0]_srl12_n_5 ;
  wire icmp_ln318_reg_3768_pp0_iter14_reg;
  wire \icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ;
  wire [16:0]\icmp_ln318_reg_3768_reg[0]_0 ;
  wire \icmp_ln318_reg_3768_reg_n_5_[0] ;
  wire icmp_ln328_fu_983_p2;
  wire icmp_ln328_reg_3772;
  wire icmp_ln328_reg_3772_pp0_iter1_reg;
  wire [15:0]\icmp_ln328_reg_3772_reg[0]_i_2 ;
  wire icmp_ln439_fu_1005_p2;
  wire [14:0]\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 ;
  wire \icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_n_5 ;
  wire \icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_3_n_5 ;
  wire \icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_4_n_5 ;
  wire \icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_n_5 ;
  wire icmp_ln439_reg_3824_pp0_iter14_reg;
  wire [0:0]\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_0 ;
  wire icmp_ln439_reg_3824_pp0_iter15_reg;
  wire icmp_ln510_reg_4324;
  wire \icmp_ln510_reg_4324[0]_i_10_n_5 ;
  wire \icmp_ln510_reg_4324[0]_i_11_n_5 ;
  wire \icmp_ln510_reg_4324[0]_i_12_n_5 ;
  wire \icmp_ln510_reg_4324[0]_i_13_n_5 ;
  wire \icmp_ln510_reg_4324[0]_i_14_n_5 ;
  wire \icmp_ln510_reg_4324[0]_i_1_n_5 ;
  wire \icmp_ln510_reg_4324[0]_i_2_n_5 ;
  wire \icmp_ln510_reg_4324[0]_i_5_n_5 ;
  wire \icmp_ln510_reg_4324[0]_i_9_n_5 ;
  wire \icmp_ln510_reg_4324_reg[0]_i_3_n_10 ;
  wire \icmp_ln510_reg_4324_reg[0]_i_3_n_11 ;
  wire \icmp_ln510_reg_4324_reg[0]_i_3_n_12 ;
  wire \icmp_ln510_reg_4324_reg[0]_i_3_n_5 ;
  wire \icmp_ln510_reg_4324_reg[0]_i_3_n_7 ;
  wire \icmp_ln510_reg_4324_reg[0]_i_3_n_8 ;
  wire \icmp_ln510_reg_4324_reg[0]_i_3_n_9 ;
  wire imgBayer_empty_n;
  wire [29:0]imgG_din;
  wire imgG_empty_n;
  wire imgG_full_n;
  wire linebuf_yuv_1_U_n_16;
  wire linebuf_yuv_1_U_n_17;
  wire linebuf_yuv_1_U_n_18;
  wire linebuf_yuv_1_U_n_19;
  wire linebuf_yuv_1_U_n_20;
  wire linebuf_yuv_1_U_n_21;
  wire linebuf_yuv_1_U_n_22;
  wire linebuf_yuv_1_U_n_23;
  wire linebuf_yuv_1_U_n_24;
  wire linebuf_yuv_1_U_n_25;
  wire linebuf_yuv_1_U_n_36;
  wire linebuf_yuv_1_U_n_37;
  wire linebuf_yuv_1_U_n_38;
  wire linebuf_yuv_1_U_n_39;
  wire linebuf_yuv_1_U_n_40;
  wire linebuf_yuv_1_U_n_41;
  wire linebuf_yuv_1_U_n_42;
  wire linebuf_yuv_1_U_n_43;
  wire linebuf_yuv_1_U_n_44;
  wire linebuf_yuv_1_U_n_45;
  wire linebuf_yuv_1_U_n_46;
  wire linebuf_yuv_1_U_n_47;
  wire linebuf_yuv_1_U_n_48;
  wire linebuf_yuv_1_U_n_49;
  wire linebuf_yuv_1_U_n_50;
  wire linebuf_yuv_1_U_n_51;
  wire linebuf_yuv_1_U_n_52;
  wire linebuf_yuv_1_U_n_53;
  wire linebuf_yuv_1_U_n_54;
  wire linebuf_yuv_1_U_n_55;
  wire linebuf_yuv_1_U_n_56;
  wire linebuf_yuv_1_U_n_57;
  wire linebuf_yuv_1_U_n_58;
  wire linebuf_yuv_1_U_n_59;
  wire linebuf_yuv_1_U_n_60;
  wire linebuf_yuv_1_U_n_61;
  wire linebuf_yuv_1_U_n_62;
  wire linebuf_yuv_1_U_n_63;
  wire linebuf_yuv_1_U_n_64;
  wire linebuf_yuv_1_U_n_65;
  wire [9:0]linebuf_yuv_1_q1;
  wire linebuf_yuv_2_U_n_15;
  wire linebuf_yuv_2_U_n_16;
  wire linebuf_yuv_2_U_n_17;
  wire linebuf_yuv_2_U_n_18;
  wire linebuf_yuv_2_U_n_19;
  wire linebuf_yuv_2_U_n_20;
  wire linebuf_yuv_2_U_n_21;
  wire linebuf_yuv_2_U_n_22;
  wire linebuf_yuv_2_U_n_23;
  wire linebuf_yuv_2_U_n_24;
  wire linebuf_yuv_2_U_n_35;
  wire linebuf_yuv_2_U_n_36;
  wire linebuf_yuv_2_U_n_37;
  wire linebuf_yuv_2_U_n_38;
  wire linebuf_yuv_2_U_n_39;
  wire linebuf_yuv_2_U_n_40;
  wire linebuf_yuv_2_U_n_41;
  wire linebuf_yuv_2_U_n_42;
  wire linebuf_yuv_2_U_n_43;
  wire linebuf_yuv_2_U_n_44;
  wire [9:0]linebuf_yuv_2_q1;
  wire linebuf_yuv_3_U_n_15;
  wire linebuf_yuv_3_U_n_16;
  wire linebuf_yuv_3_U_n_17;
  wire linebuf_yuv_3_U_n_18;
  wire linebuf_yuv_3_U_n_19;
  wire linebuf_yuv_3_U_n_20;
  wire linebuf_yuv_3_U_n_21;
  wire linebuf_yuv_3_U_n_22;
  wire linebuf_yuv_3_U_n_23;
  wire linebuf_yuv_3_U_n_24;
  wire linebuf_yuv_3_U_n_25;
  wire linebuf_yuv_3_U_n_26;
  wire linebuf_yuv_3_U_n_27;
  wire linebuf_yuv_3_U_n_28;
  wire linebuf_yuv_3_U_n_29;
  wire linebuf_yuv_3_U_n_30;
  wire linebuf_yuv_3_U_n_31;
  wire linebuf_yuv_3_U_n_32;
  wire linebuf_yuv_3_U_n_33;
  wire linebuf_yuv_3_U_n_34;
  wire linebuf_yuv_3_U_n_35;
  wire linebuf_yuv_3_U_n_36;
  wire linebuf_yuv_3_U_n_37;
  wire linebuf_yuv_3_U_n_38;
  wire linebuf_yuv_3_U_n_39;
  wire linebuf_yuv_3_U_n_40;
  wire linebuf_yuv_3_U_n_41;
  wire linebuf_yuv_3_U_n_42;
  wire linebuf_yuv_3_U_n_43;
  wire linebuf_yuv_3_U_n_44;
  wire linebuf_yuv_3_U_n_45;
  wire linebuf_yuv_3_U_n_46;
  wire linebuf_yuv_3_U_n_47;
  wire linebuf_yuv_3_U_n_48;
  wire linebuf_yuv_3_U_n_49;
  wire linebuf_yuv_3_U_n_50;
  wire linebuf_yuv_3_U_n_51;
  wire linebuf_yuv_3_U_n_52;
  wire linebuf_yuv_3_U_n_53;
  wire linebuf_yuv_3_U_n_54;
  wire [10:0]linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg;
  wire [9:0]linebuf_yuv_3_q1;
  wire linebuf_yuv_U_n_15;
  wire linebuf_yuv_U_n_16;
  wire linebuf_yuv_U_n_17;
  wire linebuf_yuv_U_n_18;
  wire linebuf_yuv_U_n_19;
  wire linebuf_yuv_U_n_20;
  wire linebuf_yuv_U_n_21;
  wire linebuf_yuv_U_n_22;
  wire linebuf_yuv_U_n_23;
  wire linebuf_yuv_U_n_24;
  wire [10:0]linebuf_yuv_addr_reg_3776;
  wire [9:0]linebuf_yuv_q1;
  wire [9:0]lshr_ln501_1_reg_4247_reg__0;
  wire lshr_ln501_1_reg_4247_reg_n_103;
  wire lshr_ln501_1_reg_4247_reg_n_104;
  wire lshr_ln501_1_reg_4247_reg_n_105;
  wire lshr_ln501_1_reg_4247_reg_n_106;
  wire lshr_ln501_1_reg_4247_reg_n_107;
  wire lshr_ln501_1_reg_4247_reg_n_108;
  wire lshr_ln501_1_reg_4247_reg_n_109;
  wire lshr_ln501_1_reg_4247_reg_n_110;
  wire [9:0]lshr_ln501_2_reg_4252_reg__0;
  wire lshr_ln501_2_reg_4252_reg_n_103;
  wire lshr_ln501_2_reg_4252_reg_n_104;
  wire lshr_ln501_2_reg_4252_reg_n_105;
  wire lshr_ln501_2_reg_4252_reg_n_106;
  wire lshr_ln501_2_reg_4252_reg_n_107;
  wire lshr_ln501_2_reg_4252_reg_n_108;
  wire lshr_ln501_2_reg_4252_reg_n_109;
  wire lshr_ln501_2_reg_4252_reg_n_110;
  wire [9:0]lshr_ln501_3_reg_4257_reg__0;
  wire lshr_ln501_3_reg_4257_reg_n_103;
  wire lshr_ln501_3_reg_4257_reg_n_104;
  wire lshr_ln501_3_reg_4257_reg_n_105;
  wire lshr_ln501_3_reg_4257_reg_n_106;
  wire lshr_ln501_3_reg_4257_reg_n_107;
  wire lshr_ln501_3_reg_4257_reg_n_108;
  wire lshr_ln501_3_reg_4257_reg_n_109;
  wire lshr_ln501_3_reg_4257_reg_n_110;
  wire [9:0]lshr_ln_reg_4242_reg__0;
  wire lshr_ln_reg_4242_reg_n_103;
  wire lshr_ln_reg_4242_reg_n_104;
  wire lshr_ln_reg_4242_reg_n_105;
  wire lshr_ln_reg_4242_reg_n_106;
  wire lshr_ln_reg_4242_reg_n_107;
  wire lshr_ln_reg_4242_reg_n_108;
  wire lshr_ln_reg_4242_reg_n_109;
  wire lshr_ln_reg_4242_reg_n_110;
  wire [0:0]\mOutPtr_reg[2] ;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_10;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_11;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_12;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_13;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_14;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_15;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_16;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_17;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_18;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_19;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_20;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_21;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_22;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_23;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_24;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_25;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_26;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_27;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_28;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_29;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_5;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_6;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_7;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_8;
  wire mac_muladd_14s_10ns_24s_25_4_1_U62_n_9;
  wire [11:0]mean_1_fu_2188_p3;
  wire [12:0]mean_1_reg_4118;
  wire \mean_1_reg_4118[12]_i_1_n_5 ;
  wire \mean_1_reg_4118[12]_i_2_n_5 ;
  wire \mean_1_reg_4118[12]_i_3_n_5 ;
  wire \mean_1_reg_4118[3]_i_2_n_5 ;
  wire \mean_1_reg_4118[6]_i_2_n_5 ;
  wire \mean_1_reg_4118[6]_i_3_n_5 ;
  wire \mean_1_reg_4118[7]_i_2_n_5 ;
  wire \mean_1_reg_4118[7]_i_3_n_5 ;
  wire \mean_1_reg_4118[8]_i_2_n_5 ;
  wire [11:0]mean_2_fu_2244_p3;
  wire [12:0]mean_2_reg_4126;
  wire \mean_2_reg_4126[12]_i_1_n_5 ;
  wire \mean_2_reg_4126[12]_i_2_n_5 ;
  wire \mean_2_reg_4126[12]_i_3_n_5 ;
  wire \mean_2_reg_4126[3]_i_2_n_5 ;
  wire \mean_2_reg_4126[6]_i_2_n_5 ;
  wire \mean_2_reg_4126[6]_i_3_n_5 ;
  wire \mean_2_reg_4126[7]_i_2_n_5 ;
  wire \mean_2_reg_4126[7]_i_3_n_5 ;
  wire \mean_2_reg_4126[8]_i_2_n_5 ;
  wire [11:0]mean_3_fu_2300_p3;
  wire [12:0]mean_3_reg_4134;
  wire \mean_3_reg_4134[12]_i_1_n_5 ;
  wire \mean_3_reg_4134[12]_i_2_n_5 ;
  wire \mean_3_reg_4134[12]_i_3_n_5 ;
  wire \mean_3_reg_4134[3]_i_2_n_5 ;
  wire \mean_3_reg_4134[6]_i_2_n_5 ;
  wire \mean_3_reg_4134[6]_i_3_n_5 ;
  wire \mean_3_reg_4134[7]_i_2_n_5 ;
  wire \mean_3_reg_4134[7]_i_3_n_5 ;
  wire \mean_3_reg_4134[8]_i_2_n_5 ;
  wire [11:0]mean_fu_2132_p3;
  wire [12:0]mean_reg_4110;
  wire \mean_reg_4110[12]_i_1_n_5 ;
  wire \mean_reg_4110[12]_i_2_n_5 ;
  wire \mean_reg_4110[12]_i_3_n_5 ;
  wire \mean_reg_4110[3]_i_2_n_5 ;
  wire \mean_reg_4110[6]_i_2_n_5 ;
  wire \mean_reg_4110[6]_i_3_n_5 ;
  wire \mean_reg_4110[7]_i_2_n_5 ;
  wire \mean_reg_4110[7]_i_3_n_5 ;
  wire \mean_reg_4110[8]_i_2_n_5 ;
  wire mul_ln504_1_reg_4282_reg_n_100;
  wire mul_ln504_1_reg_4282_reg_n_101;
  wire mul_ln504_1_reg_4282_reg_n_102;
  wire mul_ln504_1_reg_4282_reg_n_103;
  wire mul_ln504_1_reg_4282_reg_n_104;
  wire mul_ln504_1_reg_4282_reg_n_105;
  wire mul_ln504_1_reg_4282_reg_n_106;
  wire mul_ln504_1_reg_4282_reg_n_107;
  wire mul_ln504_1_reg_4282_reg_n_108;
  wire mul_ln504_1_reg_4282_reg_n_109;
  wire mul_ln504_1_reg_4282_reg_n_110;
  wire mul_ln504_1_reg_4282_reg_n_87;
  wire mul_ln504_1_reg_4282_reg_n_88;
  wire mul_ln504_1_reg_4282_reg_n_89;
  wire mul_ln504_1_reg_4282_reg_n_90;
  wire mul_ln504_1_reg_4282_reg_n_91;
  wire mul_ln504_1_reg_4282_reg_n_92;
  wire mul_ln504_1_reg_4282_reg_n_93;
  wire mul_ln504_1_reg_4282_reg_n_94;
  wire mul_ln504_1_reg_4282_reg_n_95;
  wire mul_ln504_1_reg_4282_reg_n_96;
  wire mul_ln504_1_reg_4282_reg_n_97;
  wire mul_ln504_1_reg_4282_reg_n_98;
  wire mul_ln504_1_reg_4282_reg_n_99;
  wire mul_ln504_2_reg_4287_reg_n_100;
  wire mul_ln504_2_reg_4287_reg_n_101;
  wire mul_ln504_2_reg_4287_reg_n_102;
  wire mul_ln504_2_reg_4287_reg_n_103;
  wire mul_ln504_2_reg_4287_reg_n_104;
  wire mul_ln504_2_reg_4287_reg_n_105;
  wire mul_ln504_2_reg_4287_reg_n_106;
  wire mul_ln504_2_reg_4287_reg_n_107;
  wire mul_ln504_2_reg_4287_reg_n_108;
  wire mul_ln504_2_reg_4287_reg_n_109;
  wire mul_ln504_2_reg_4287_reg_n_110;
  wire mul_ln504_2_reg_4287_reg_n_87;
  wire mul_ln504_2_reg_4287_reg_n_88;
  wire mul_ln504_2_reg_4287_reg_n_89;
  wire mul_ln504_2_reg_4287_reg_n_90;
  wire mul_ln504_2_reg_4287_reg_n_91;
  wire mul_ln504_2_reg_4287_reg_n_92;
  wire mul_ln504_2_reg_4287_reg_n_93;
  wire mul_ln504_2_reg_4287_reg_n_94;
  wire mul_ln504_2_reg_4287_reg_n_95;
  wire mul_ln504_2_reg_4287_reg_n_96;
  wire mul_ln504_2_reg_4287_reg_n_97;
  wire mul_ln504_2_reg_4287_reg_n_98;
  wire mul_ln504_2_reg_4287_reg_n_99;
  wire [16:16]or_ln585_fu_1011_p2;
  wire [29:0]or_ln587_3_fu_3470_p4;
  wire [9:0]out;
  wire [0:0]out_y_reg_659;
  wire [12:0]p_0_in;
  wire [0:0]p_1_in;
  wire [9:0]p_load51_reg_3946;
  wire [9:0]\p_load51_reg_3946_reg[9]_0 ;
  wire [9:0]p_load52_reg_3940;
  wire [9:0]\p_load52_reg_3940_reg[9]_0 ;
  wire [9:0]p_load53_reg_3935;
  wire [9:0]\p_load53_reg_3935_reg[9]_0 ;
  wire [9:0]p_load54_reg_3930;
  wire [9:0]\p_load54_reg_3930_reg[9]_0 ;
  wire [9:0]p_load55_reg_3924;
  wire [9:0]\p_load55_reg_3924_reg[9]_0 ;
  wire [9:0]p_load56_reg_3919;
  wire [9:0]\p_load56_reg_3919_reg[9]_0 ;
  wire [9:0]p_load57_reg_3914;
  wire [9:0]\p_load57_reg_3914_reg[9]_0 ;
  wire [9:0]p_load58_reg_3908;
  wire [9:0]\p_load58_reg_3908_reg[9]_0 ;
  wire [9:0]p_load59_reg_3903;
  wire [9:0]\p_load59_reg_3903_reg[9]_0 ;
  wire [9:0]p_load60_reg_3898;
  wire [9:0]\p_load60_reg_3898_reg[9]_0 ;
  wire [9:0]p_load61_reg_3892;
  wire [9:0]\p_load61_reg_3892_reg[9]_0 ;
  wire [9:0]p_load62_reg_3887;
  wire [9:0]\p_load62_reg_3887_reg[9]_0 ;
  wire [9:0]p_load63_reg_3882;
  wire [9:0]\p_load63_reg_3882_reg[9]_0 ;
  wire [9:0]p_load64_reg_3876;
  wire [9:0]\p_load64_reg_3876_reg[9]_0 ;
  wire [9:0]p_load65_reg_3871;
  wire [9:0]p_load67_reg_3866;
  wire [9:0]\p_load67_reg_3866_reg[9]_0 ;
  wire [9:0]p_load69_reg_3861;
  wire [9:0]\p_load69_reg_3861_reg[9]_0 ;
  wire [9:0]p_load71_reg_3856;
  wire [9:0]\p_load71_reg_3856_reg[9]_0 ;
  wire [9:0]p_load73_reg_3851;
  wire [9:0]\p_load73_reg_3851_reg[9]_0 ;
  wire [9:0]p_load_reg_3951;
  wire [9:0]\p_load_reg_3951_reg[9]_0 ;
  wire pf_all_done;
  wire pf_imgG_U_pf_done;
  wire pf_imgG_U_pf_ready;
  wire push_0;
  wire push_1;
  wire [17:0]q0_reg;
  wire q0_reg_0_i_10_n_5;
  wire q0_reg_0_i_11_n_5;
  wire q0_reg_0_i_12_n_5;
  wire q0_reg_0_i_13_n_5;
  wire q0_reg_0_i_14_n_5;
  wire q0_reg_0_i_15_n_5;
  wire q0_reg_0_i_16_n_5;
  wire q0_reg_0_i_17_n_5;
  wire q0_reg_0_i_18_n_5;
  wire q0_reg_0_i_19_n_5;
  wire q0_reg_0_i_1_n_10;
  wire q0_reg_0_i_1_n_12;
  wire q0_reg_0_i_1_n_19;
  wire q0_reg_0_i_1_n_20;
  wire q0_reg_0_i_20_n_5;
  wire q0_reg_0_i_2_n_10;
  wire q0_reg_0_i_2_n_11;
  wire q0_reg_0_i_2_n_12;
  wire q0_reg_0_i_2_n_13;
  wire q0_reg_0_i_2_n_14;
  wire q0_reg_0_i_2_n_15;
  wire q0_reg_0_i_2_n_16;
  wire q0_reg_0_i_2_n_17;
  wire q0_reg_0_i_2_n_18;
  wire q0_reg_0_i_2_n_19;
  wire q0_reg_0_i_2_n_20;
  wire q0_reg_0_i_2_n_5;
  wire q0_reg_0_i_2_n_6;
  wire q0_reg_0_i_2_n_7;
  wire q0_reg_0_i_2_n_8;
  wire q0_reg_0_i_2_n_9;
  wire q0_reg_0_i_3_n_5;
  wire q0_reg_0_i_4_n_5;
  wire q0_reg_0_i_5_n_5;
  wire q0_reg_0_i_6_n_5;
  wire q0_reg_0_i_7_n_5;
  wire q0_reg_0_i_8_n_5;
  wire q0_reg_0_i_9_n_5;
  wire [9:0]select_ln403_1_fu_1263_p3;
  wire [9:0]select_ln403_2_fu_1271_p3;
  wire [11:0]sext_ln465_1_reg_3987;
  wire \sext_ln465_1_reg_3987[10]_i_2_n_5 ;
  wire \sext_ln465_1_reg_3987[10]_i_3_n_5 ;
  wire \sext_ln465_1_reg_3987[10]_i_4_n_5 ;
  wire \sext_ln465_1_reg_3987[10]_i_5_n_5 ;
  wire \sext_ln465_1_reg_3987[10]_i_6_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_10_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_11_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_12_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_13_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_14_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_15_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_16_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_2_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_3_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_4_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_5_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_6_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_7_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_8_n_5 ;
  wire \sext_ln465_1_reg_3987[7]_i_9_n_5 ;
  wire [11:0]sext_ln465_1_reg_3987_pp0_iter4_reg;
  wire \sext_ln465_1_reg_3987_reg[10]_i_1_n_11 ;
  wire \sext_ln465_1_reg_3987_reg[10]_i_1_n_12 ;
  wire \sext_ln465_1_reg_3987_reg[10]_i_1_n_9 ;
  wire \sext_ln465_1_reg_3987_reg[7]_i_1_n_10 ;
  wire \sext_ln465_1_reg_3987_reg[7]_i_1_n_11 ;
  wire \sext_ln465_1_reg_3987_reg[7]_i_1_n_12 ;
  wire \sext_ln465_1_reg_3987_reg[7]_i_1_n_5 ;
  wire \sext_ln465_1_reg_3987_reg[7]_i_1_n_6 ;
  wire \sext_ln465_1_reg_3987_reg[7]_i_1_n_7 ;
  wire \sext_ln465_1_reg_3987_reg[7]_i_1_n_8 ;
  wire \sext_ln465_1_reg_3987_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln465_2_reg_3992;
  wire \sext_ln465_2_reg_3992[10]_i_2_n_5 ;
  wire \sext_ln465_2_reg_3992[10]_i_3_n_5 ;
  wire \sext_ln465_2_reg_3992[10]_i_4_n_5 ;
  wire \sext_ln465_2_reg_3992[10]_i_5_n_5 ;
  wire \sext_ln465_2_reg_3992[10]_i_6_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_10_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_11_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_12_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_13_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_14_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_15_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_16_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_2_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_3_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_4_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_5_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_6_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_7_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_8_n_5 ;
  wire \sext_ln465_2_reg_3992[7]_i_9_n_5 ;
  wire [11:0]sext_ln465_2_reg_3992_pp0_iter4_reg;
  wire \sext_ln465_2_reg_3992_reg[10]_i_1_n_11 ;
  wire \sext_ln465_2_reg_3992_reg[10]_i_1_n_12 ;
  wire \sext_ln465_2_reg_3992_reg[10]_i_1_n_9 ;
  wire \sext_ln465_2_reg_3992_reg[7]_i_1_n_10 ;
  wire \sext_ln465_2_reg_3992_reg[7]_i_1_n_11 ;
  wire \sext_ln465_2_reg_3992_reg[7]_i_1_n_12 ;
  wire \sext_ln465_2_reg_3992_reg[7]_i_1_n_5 ;
  wire \sext_ln465_2_reg_3992_reg[7]_i_1_n_6 ;
  wire \sext_ln465_2_reg_3992_reg[7]_i_1_n_7 ;
  wire \sext_ln465_2_reg_3992_reg[7]_i_1_n_8 ;
  wire \sext_ln465_2_reg_3992_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln465_3_reg_3997;
  wire \sext_ln465_3_reg_3997[10]_i_2_n_5 ;
  wire \sext_ln465_3_reg_3997[10]_i_3_n_5 ;
  wire \sext_ln465_3_reg_3997[10]_i_4_n_5 ;
  wire \sext_ln465_3_reg_3997[10]_i_5_n_5 ;
  wire \sext_ln465_3_reg_3997[10]_i_6_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_10_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_11_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_12_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_13_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_14_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_15_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_16_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_2_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_3_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_4_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_5_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_6_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_7_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_8_n_5 ;
  wire \sext_ln465_3_reg_3997[7]_i_9_n_5 ;
  wire [11:0]sext_ln465_3_reg_3997_pp0_iter4_reg;
  wire \sext_ln465_3_reg_3997_reg[10]_i_1_n_11 ;
  wire \sext_ln465_3_reg_3997_reg[10]_i_1_n_12 ;
  wire \sext_ln465_3_reg_3997_reg[10]_i_1_n_9 ;
  wire \sext_ln465_3_reg_3997_reg[7]_i_1_n_10 ;
  wire \sext_ln465_3_reg_3997_reg[7]_i_1_n_11 ;
  wire \sext_ln465_3_reg_3997_reg[7]_i_1_n_12 ;
  wire \sext_ln465_3_reg_3997_reg[7]_i_1_n_5 ;
  wire \sext_ln465_3_reg_3997_reg[7]_i_1_n_6 ;
  wire \sext_ln465_3_reg_3997_reg[7]_i_1_n_7 ;
  wire \sext_ln465_3_reg_3997_reg[7]_i_1_n_8 ;
  wire \sext_ln465_3_reg_3997_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln465_reg_3981;
  wire \sext_ln465_reg_3981[10]_i_2_n_5 ;
  wire \sext_ln465_reg_3981[10]_i_3_n_5 ;
  wire \sext_ln465_reg_3981[10]_i_4_n_5 ;
  wire \sext_ln465_reg_3981[10]_i_5_n_5 ;
  wire \sext_ln465_reg_3981[10]_i_6_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_10_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_11_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_12_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_13_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_14_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_15_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_16_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_2_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_3_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_4_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_5_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_6_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_7_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_8_n_5 ;
  wire \sext_ln465_reg_3981[7]_i_9_n_5 ;
  wire [11:0]sext_ln465_reg_3981_pp0_iter4_reg;
  wire \sext_ln465_reg_3981_reg[10]_i_1_n_11 ;
  wire \sext_ln465_reg_3981_reg[10]_i_1_n_12 ;
  wire \sext_ln465_reg_3981_reg[10]_i_1_n_9 ;
  wire \sext_ln465_reg_3981_reg[7]_i_1_n_10 ;
  wire \sext_ln465_reg_3981_reg[7]_i_1_n_11 ;
  wire \sext_ln465_reg_3981_reg[7]_i_1_n_12 ;
  wire \sext_ln465_reg_3981_reg[7]_i_1_n_5 ;
  wire \sext_ln465_reg_3981_reg[7]_i_1_n_6 ;
  wire \sext_ln465_reg_3981_reg[7]_i_1_n_7 ;
  wire \sext_ln465_reg_3981_reg[7]_i_1_n_8 ;
  wire \sext_ln465_reg_3981_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln466_1_reg_4018;
  wire \sext_ln466_1_reg_4018[10]_i_2_n_5 ;
  wire \sext_ln466_1_reg_4018[10]_i_3_n_5 ;
  wire \sext_ln466_1_reg_4018[10]_i_4_n_5 ;
  wire \sext_ln466_1_reg_4018[10]_i_5_n_5 ;
  wire \sext_ln466_1_reg_4018[10]_i_6_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_10_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_11_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_12_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_13_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_14_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_15_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_16_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_2_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_3_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_4_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_5_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_6_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_7_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_8_n_5 ;
  wire \sext_ln466_1_reg_4018[7]_i_9_n_5 ;
  wire [11:0]sext_ln466_1_reg_4018_pp0_iter4_reg;
  wire \sext_ln466_1_reg_4018_reg[10]_i_1_n_11 ;
  wire \sext_ln466_1_reg_4018_reg[10]_i_1_n_12 ;
  wire \sext_ln466_1_reg_4018_reg[10]_i_1_n_9 ;
  wire \sext_ln466_1_reg_4018_reg[7]_i_1_n_10 ;
  wire \sext_ln466_1_reg_4018_reg[7]_i_1_n_11 ;
  wire \sext_ln466_1_reg_4018_reg[7]_i_1_n_12 ;
  wire \sext_ln466_1_reg_4018_reg[7]_i_1_n_5 ;
  wire \sext_ln466_1_reg_4018_reg[7]_i_1_n_6 ;
  wire \sext_ln466_1_reg_4018_reg[7]_i_1_n_7 ;
  wire \sext_ln466_1_reg_4018_reg[7]_i_1_n_8 ;
  wire \sext_ln466_1_reg_4018_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln466_2_reg_4024;
  wire \sext_ln466_2_reg_4024[10]_i_2_n_5 ;
  wire \sext_ln466_2_reg_4024[10]_i_3_n_5 ;
  wire \sext_ln466_2_reg_4024[10]_i_4_n_5 ;
  wire \sext_ln466_2_reg_4024[10]_i_5_n_5 ;
  wire \sext_ln466_2_reg_4024[10]_i_6_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_10_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_11_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_12_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_13_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_14_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_15_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_16_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_2_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_3_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_4_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_5_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_6_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_7_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_8_n_5 ;
  wire \sext_ln466_2_reg_4024[7]_i_9_n_5 ;
  wire [11:0]sext_ln466_2_reg_4024_pp0_iter4_reg;
  wire \sext_ln466_2_reg_4024_reg[10]_i_1_n_11 ;
  wire \sext_ln466_2_reg_4024_reg[10]_i_1_n_12 ;
  wire \sext_ln466_2_reg_4024_reg[10]_i_1_n_9 ;
  wire \sext_ln466_2_reg_4024_reg[7]_i_1_n_10 ;
  wire \sext_ln466_2_reg_4024_reg[7]_i_1_n_11 ;
  wire \sext_ln466_2_reg_4024_reg[7]_i_1_n_12 ;
  wire \sext_ln466_2_reg_4024_reg[7]_i_1_n_5 ;
  wire \sext_ln466_2_reg_4024_reg[7]_i_1_n_6 ;
  wire \sext_ln466_2_reg_4024_reg[7]_i_1_n_7 ;
  wire \sext_ln466_2_reg_4024_reg[7]_i_1_n_8 ;
  wire \sext_ln466_2_reg_4024_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln466_3_reg_4030;
  wire \sext_ln466_3_reg_4030[10]_i_2_n_5 ;
  wire \sext_ln466_3_reg_4030[10]_i_3_n_5 ;
  wire \sext_ln466_3_reg_4030[10]_i_4_n_5 ;
  wire \sext_ln466_3_reg_4030[10]_i_5_n_5 ;
  wire \sext_ln466_3_reg_4030[10]_i_6_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_10_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_11_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_12_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_13_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_14_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_15_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_16_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_2_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_3_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_4_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_5_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_6_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_7_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_8_n_5 ;
  wire \sext_ln466_3_reg_4030[7]_i_9_n_5 ;
  wire [11:0]sext_ln466_3_reg_4030_pp0_iter4_reg;
  wire \sext_ln466_3_reg_4030_reg[10]_i_1_n_11 ;
  wire \sext_ln466_3_reg_4030_reg[10]_i_1_n_12 ;
  wire \sext_ln466_3_reg_4030_reg[10]_i_1_n_9 ;
  wire \sext_ln466_3_reg_4030_reg[7]_i_1_n_10 ;
  wire \sext_ln466_3_reg_4030_reg[7]_i_1_n_11 ;
  wire \sext_ln466_3_reg_4030_reg[7]_i_1_n_12 ;
  wire \sext_ln466_3_reg_4030_reg[7]_i_1_n_5 ;
  wire \sext_ln466_3_reg_4030_reg[7]_i_1_n_6 ;
  wire \sext_ln466_3_reg_4030_reg[7]_i_1_n_7 ;
  wire \sext_ln466_3_reg_4030_reg[7]_i_1_n_8 ;
  wire \sext_ln466_3_reg_4030_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln466_reg_4013;
  wire \sext_ln466_reg_4013[10]_i_2_n_5 ;
  wire \sext_ln466_reg_4013[10]_i_3_n_5 ;
  wire \sext_ln466_reg_4013[10]_i_4_n_5 ;
  wire \sext_ln466_reg_4013[10]_i_5_n_5 ;
  wire \sext_ln466_reg_4013[10]_i_6_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_10_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_11_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_12_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_13_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_14_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_15_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_16_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_2_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_3_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_4_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_5_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_6_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_7_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_8_n_5 ;
  wire \sext_ln466_reg_4013[7]_i_9_n_5 ;
  wire [11:0]sext_ln466_reg_4013_pp0_iter4_reg;
  wire \sext_ln466_reg_4013_reg[10]_i_1_n_11 ;
  wire \sext_ln466_reg_4013_reg[10]_i_1_n_12 ;
  wire \sext_ln466_reg_4013_reg[10]_i_1_n_9 ;
  wire \sext_ln466_reg_4013_reg[7]_i_1_n_10 ;
  wire \sext_ln466_reg_4013_reg[7]_i_1_n_11 ;
  wire \sext_ln466_reg_4013_reg[7]_i_1_n_12 ;
  wire \sext_ln466_reg_4013_reg[7]_i_1_n_5 ;
  wire \sext_ln466_reg_4013_reg[7]_i_1_n_6 ;
  wire \sext_ln466_reg_4013_reg[7]_i_1_n_7 ;
  wire \sext_ln466_reg_4013_reg[7]_i_1_n_8 ;
  wire \sext_ln466_reg_4013_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln467_1_reg_4050;
  wire \sext_ln467_1_reg_4050[10]_i_2_n_5 ;
  wire \sext_ln467_1_reg_4050[10]_i_3_n_5 ;
  wire \sext_ln467_1_reg_4050[10]_i_4_n_5 ;
  wire \sext_ln467_1_reg_4050[10]_i_5_n_5 ;
  wire \sext_ln467_1_reg_4050[10]_i_6_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_10_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_11_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_12_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_13_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_14_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_15_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_16_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_2_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_3_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_4_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_5_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_6_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_7_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_8_n_5 ;
  wire \sext_ln467_1_reg_4050[7]_i_9_n_5 ;
  wire [11:0]sext_ln467_1_reg_4050_pp0_iter4_reg;
  wire \sext_ln467_1_reg_4050_reg[10]_i_1_n_11 ;
  wire \sext_ln467_1_reg_4050_reg[10]_i_1_n_12 ;
  wire \sext_ln467_1_reg_4050_reg[10]_i_1_n_9 ;
  wire \sext_ln467_1_reg_4050_reg[7]_i_1_n_10 ;
  wire \sext_ln467_1_reg_4050_reg[7]_i_1_n_11 ;
  wire \sext_ln467_1_reg_4050_reg[7]_i_1_n_12 ;
  wire \sext_ln467_1_reg_4050_reg[7]_i_1_n_5 ;
  wire \sext_ln467_1_reg_4050_reg[7]_i_1_n_6 ;
  wire \sext_ln467_1_reg_4050_reg[7]_i_1_n_7 ;
  wire \sext_ln467_1_reg_4050_reg[7]_i_1_n_8 ;
  wire \sext_ln467_1_reg_4050_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln467_reg_4045;
  wire \sext_ln467_reg_4045[10]_i_2_n_5 ;
  wire \sext_ln467_reg_4045[10]_i_3_n_5 ;
  wire \sext_ln467_reg_4045[10]_i_4_n_5 ;
  wire \sext_ln467_reg_4045[10]_i_5_n_5 ;
  wire \sext_ln467_reg_4045[10]_i_6_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_10_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_11_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_12_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_13_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_14_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_15_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_16_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_2_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_3_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_4_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_5_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_6_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_7_n_5 ;
  wire \sext_ln467_reg_4045[7]_i_9_n_5 ;
  wire [11:0]sext_ln467_reg_4045_pp0_iter4_reg;
  wire \sext_ln467_reg_4045_reg[10]_i_1_n_11 ;
  wire \sext_ln467_reg_4045_reg[10]_i_1_n_12 ;
  wire \sext_ln467_reg_4045_reg[10]_i_1_n_9 ;
  wire \sext_ln467_reg_4045_reg[7]_i_1_n_10 ;
  wire \sext_ln467_reg_4045_reg[7]_i_1_n_11 ;
  wire \sext_ln467_reg_4045_reg[7]_i_1_n_12 ;
  wire \sext_ln467_reg_4045_reg[7]_i_1_n_5 ;
  wire \sext_ln467_reg_4045_reg[7]_i_1_n_6 ;
  wire \sext_ln467_reg_4045_reg[7]_i_1_n_7 ;
  wire \sext_ln467_reg_4045_reg[7]_i_1_n_8 ;
  wire \sext_ln467_reg_4045_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln468_1_reg_4065;
  wire \sext_ln468_1_reg_4065[10]_i_2_n_5 ;
  wire \sext_ln468_1_reg_4065[10]_i_3_n_5 ;
  wire \sext_ln468_1_reg_4065[10]_i_4_n_5 ;
  wire \sext_ln468_1_reg_4065[10]_i_5_n_5 ;
  wire \sext_ln468_1_reg_4065[10]_i_6_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_10_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_11_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_12_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_13_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_14_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_15_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_16_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_2_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_3_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_4_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_5_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_6_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_7_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_8_n_5 ;
  wire \sext_ln468_1_reg_4065[7]_i_9_n_5 ;
  wire [11:0]sext_ln468_1_reg_4065_pp0_iter4_reg;
  wire \sext_ln468_1_reg_4065_reg[10]_i_1_n_11 ;
  wire \sext_ln468_1_reg_4065_reg[10]_i_1_n_12 ;
  wire \sext_ln468_1_reg_4065_reg[10]_i_1_n_9 ;
  wire \sext_ln468_1_reg_4065_reg[7]_i_1_n_10 ;
  wire \sext_ln468_1_reg_4065_reg[7]_i_1_n_11 ;
  wire \sext_ln468_1_reg_4065_reg[7]_i_1_n_12 ;
  wire \sext_ln468_1_reg_4065_reg[7]_i_1_n_5 ;
  wire \sext_ln468_1_reg_4065_reg[7]_i_1_n_6 ;
  wire \sext_ln468_1_reg_4065_reg[7]_i_1_n_7 ;
  wire \sext_ln468_1_reg_4065_reg[7]_i_1_n_8 ;
  wire \sext_ln468_1_reg_4065_reg[7]_i_1_n_9 ;
  wire [11:0]sext_ln468_reg_4060;
  wire \sext_ln468_reg_4060[10]_i_2_n_5 ;
  wire \sext_ln468_reg_4060[10]_i_3_n_5 ;
  wire \sext_ln468_reg_4060[10]_i_4_n_5 ;
  wire \sext_ln468_reg_4060[10]_i_5_n_5 ;
  wire \sext_ln468_reg_4060[10]_i_6_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_10_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_11_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_12_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_13_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_14_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_15_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_16_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_2_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_3_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_4_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_5_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_6_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_7_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_8_n_5 ;
  wire \sext_ln468_reg_4060[7]_i_9_n_5 ;
  wire [11:0]sext_ln468_reg_4060_pp0_iter4_reg;
  wire \sext_ln468_reg_4060_reg[10]_i_1_n_11 ;
  wire \sext_ln468_reg_4060_reg[10]_i_1_n_12 ;
  wire \sext_ln468_reg_4060_reg[10]_i_1_n_9 ;
  wire \sext_ln468_reg_4060_reg[7]_i_1_n_10 ;
  wire \sext_ln468_reg_4060_reg[7]_i_1_n_11 ;
  wire \sext_ln468_reg_4060_reg[7]_i_1_n_12 ;
  wire \sext_ln468_reg_4060_reg[7]_i_1_n_5 ;
  wire \sext_ln468_reg_4060_reg[7]_i_1_n_6 ;
  wire \sext_ln468_reg_4060_reg[7]_i_1_n_7 ;
  wire \sext_ln468_reg_4060_reg[7]_i_1_n_8 ;
  wire \sext_ln468_reg_4060_reg[7]_i_1_n_9 ;
  wire [14:10]sext_ln504_7_fu_3373_p1;
  wire [12:0]sub_ln476_1_fu_2342_p2;
  wire [12:0]sub_ln476_2_fu_2376_p2;
  wire [12:0]sub_ln476_3_fu_2410_p2;
  wire [12:0]sub_ln476_fu_2308_p2;
  wire [12:0]sub_ln477_1_fu_2490_p2;
  wire [12:0]sub_ln477_2_fu_2524_p2;
  wire [12:0]sub_ln477_3_fu_2558_p2;
  wire [12:0]sub_ln477_fu_2456_p2;
  wire [12:0]sub_ln478_1_fu_2638_p2;
  wire [12:0]sub_ln478_2_fu_2672_p2;
  wire [12:0]sub_ln478_3_fu_2706_p2;
  wire [12:0]sub_ln478_fu_2604_p2;
  wire [12:0]sub_ln479_1_fu_2786_p2;
  wire [12:0]sub_ln479_2_fu_2820_p2;
  wire [12:0]sub_ln479_3_fu_2854_p2;
  wire [12:0]sub_ln479_fu_2752_p2;
  wire [9:0]sub_ln483_1_fu_1899_p2;
  wire [9:0]sub_ln483_fu_1863_p2;
  wire [9:0]sub_ln484_1_fu_1987_p2;
  wire [9:0]sub_ln484_fu_1951_p2;
  wire tmp_51_reg_4318;
  wire [5:5]tmp_52_fu_3398_p4;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_n_5 ;
  wire tmp_53_reg_3831_pp0_iter15_reg;
  wire [12:0]trunc_ln504_1_reg_4308;
  wire [0:0]valid_out;
  wire [7:0]w_3_reg_4208;
  wire [7:0]w_5_reg_4213;
  wire [8:0]w_7_reg_4218;
  wire [8:0]w_8_reg_4202;
  wire \x_fu_232_reg_n_5_[0] ;
  wire \x_fu_232_reg_n_5_[10] ;
  wire \x_fu_232_reg_n_5_[11] ;
  wire \x_fu_232_reg_n_5_[12] ;
  wire \x_fu_232_reg_n_5_[13] ;
  wire \x_fu_232_reg_n_5_[14] ;
  wire \x_fu_232_reg_n_5_[15] ;
  wire \x_fu_232_reg_n_5_[16] ;
  wire \x_fu_232_reg_n_5_[1] ;
  wire \x_fu_232_reg_n_5_[2] ;
  wire \x_fu_232_reg_n_5_[3] ;
  wire \x_fu_232_reg_n_5_[4] ;
  wire \x_fu_232_reg_n_5_[5] ;
  wire \x_fu_232_reg_n_5_[6] ;
  wire \x_fu_232_reg_n_5_[7] ;
  wire \x_fu_232_reg_n_5_[8] ;
  wire \x_fu_232_reg_n_5_[9] ;
  wire [10:1]zext_ln450_fu_1401_p1;
  wire [10:1]zext_ln451_fu_1441_p1;
  wire [10:1]zext_ln452_fu_1477_p1;
  wire [10:1]zext_ln453_fu_1509_p1;
  wire [10:1]zext_ln454_fu_1537_p1;
  wire [10:1]zext_ln455_fu_1569_p1;
  wire [10:1]zext_ln456_fu_1605_p1;
  wire [10:1]zext_ln457_fu_1629_p1;
  wire [10:1]zext_ln458_fu_1661_p1;
  wire [10:1]zext_ln459_fu_1693_p1;
  wire [10:1]zext_ln460_fu_1721_p1;
  wire [10:1]zext_ln461_fu_1753_p1;
  wire [11:1]zext_ln476_3_fu_2440_p1;
  wire [11:1]zext_ln476_fu_2338_p1;
  wire [11:1]zext_ln477_3_fu_2588_p1;
  wire [11:1]zext_ln477_fu_2486_p1;
  wire [11:1]zext_ln478_3_fu_2736_p1;
  wire [11:1]zext_ln478_fu_2634_p1;
  wire [11:1]zext_ln479_3_fu_2884_p1;
  wire [11:1]zext_ln479_fu_2782_p1;
  wire [9:1]zext_ln483_fu_1895_p1;
  wire [9:1]zext_ln484_fu_1983_p1;
  wire [7:0]zext_ln488_1_fu_3118_p1;
  wire [7:0]zext_ln488_2_fu_3132_p1;
  wire [0:0]\NLW_SD_1_reg_4085_reg[6]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_SD_1_reg_4085_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_SD_1_reg_4085_reg[9]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_SD_1_reg_4085_reg[9]_i_7_CO_UNCONNECTED ;
  wire [7:2]\NLW_SD_1_reg_4085_reg[9]_i_7_O_UNCONNECTED ;
  wire [7:1]\NLW_SD_1_reg_4085_reg[9]_i_8_CO_UNCONNECTED ;
  wire [7:2]\NLW_SD_1_reg_4085_reg[9]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_SD_reg_4080_reg[6]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_SD_reg_4080_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_SD_reg_4080_reg[9]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_SD_reg_4080_reg[9]_i_7_CO_UNCONNECTED ;
  wire [7:2]\NLW_SD_reg_4080_reg[9]_i_7_O_UNCONNECTED ;
  wire [7:1]\NLW_SD_reg_4080_reg[9]_i_8_CO_UNCONNECTED ;
  wire [7:2]\NLW_SD_reg_4080_reg[9]_i_8_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln465_1_reg_4008_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln465_1_reg_4008_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln465_reg_4003_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln465_reg_4003_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln466_1_reg_4040_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln466_1_reg_4040_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln466_reg_4035_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln466_reg_4035_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln467_reg_4055_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln467_reg_4055_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln468_1_reg_4075_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln468_1_reg_4075_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln468_reg_4070_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln468_reg_4070_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_add_ln476_1_reg_4147_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln476_1_reg_4147_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln476_1_reg_4147_reg[12]_i_10_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln476_1_reg_4147_reg[12]_i_10_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln476_1_reg_4147_reg[12]_i_14_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln476_1_reg_4147_reg[12]_i_14_O_UNCONNECTED ;
  wire [7:3]\NLW_add_ln476_reg_4142_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln476_reg_4142_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln476_reg_4142_reg[12]_i_10_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln476_reg_4142_reg[12]_i_10_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln476_reg_4142_reg[12]_i_14_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln476_reg_4142_reg[12]_i_14_O_UNCONNECTED ;
  wire [7:3]\NLW_add_ln477_1_reg_4157_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln477_1_reg_4157_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln477_1_reg_4157_reg[12]_i_10_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln477_1_reg_4157_reg[12]_i_10_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln477_1_reg_4157_reg[12]_i_14_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln477_1_reg_4157_reg[12]_i_14_O_UNCONNECTED ;
  wire [7:3]\NLW_add_ln477_reg_4152_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln477_reg_4152_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln477_reg_4152_reg[12]_i_10_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln477_reg_4152_reg[12]_i_10_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln477_reg_4152_reg[12]_i_14_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln477_reg_4152_reg[12]_i_14_O_UNCONNECTED ;
  wire [7:3]\NLW_add_ln478_1_reg_4167_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln478_1_reg_4167_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln478_1_reg_4167_reg[12]_i_10_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln478_1_reg_4167_reg[12]_i_10_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln478_1_reg_4167_reg[12]_i_14_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln478_1_reg_4167_reg[12]_i_14_O_UNCONNECTED ;
  wire [7:3]\NLW_add_ln478_reg_4162_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln478_reg_4162_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln478_reg_4162_reg[12]_i_10_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln478_reg_4162_reg[12]_i_10_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln478_reg_4162_reg[12]_i_14_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln478_reg_4162_reg[12]_i_14_O_UNCONNECTED ;
  wire [7:3]\NLW_add_ln479_1_reg_4177_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln479_1_reg_4177_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln479_1_reg_4177_reg[12]_i_10_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln479_1_reg_4177_reg[12]_i_10_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln479_1_reg_4177_reg[12]_i_14_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln479_1_reg_4177_reg[12]_i_14_O_UNCONNECTED ;
  wire [7:3]\NLW_add_ln479_reg_4172_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln479_reg_4172_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln479_reg_4172_reg[12]_i_10_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln479_reg_4172_reg[12]_i_10_O_UNCONNECTED ;
  wire [7:4]\NLW_add_ln479_reg_4172_reg[12]_i_14_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln479_reg_4172_reg[12]_i_14_O_UNCONNECTED ;
  wire [7:1]\NLW_add_ln495_reg_4224_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_add_ln495_reg_4224_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_O_UNCONNECTED ;
  wire [6:6]\NLW_icmp_ln510_reg_4324_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_icmp_ln510_reg_4324_reg[0]_i_3_O_UNCONNECTED ;
  wire NLW_lshr_ln501_1_reg_4247_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4247_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4247_reg_OVERFLOW_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4247_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4247_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4247_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_lshr_ln501_1_reg_4247_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_lshr_ln501_1_reg_4247_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_lshr_ln501_1_reg_4247_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_lshr_ln501_1_reg_4247_reg_P_UNCONNECTED;
  wire [47:0]NLW_lshr_ln501_1_reg_4247_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_lshr_ln501_1_reg_4247_reg_XOROUT_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4252_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4252_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4252_reg_OVERFLOW_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4252_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4252_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4252_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_lshr_ln501_2_reg_4252_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_lshr_ln501_2_reg_4252_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_lshr_ln501_2_reg_4252_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_lshr_ln501_2_reg_4252_reg_P_UNCONNECTED;
  wire [47:0]NLW_lshr_ln501_2_reg_4252_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_lshr_ln501_2_reg_4252_reg_XOROUT_UNCONNECTED;
  wire NLW_lshr_ln501_3_reg_4257_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_lshr_ln501_3_reg_4257_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_lshr_ln501_3_reg_4257_reg_OVERFLOW_UNCONNECTED;
  wire NLW_lshr_ln501_3_reg_4257_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_3_reg_4257_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_3_reg_4257_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_lshr_ln501_3_reg_4257_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_lshr_ln501_3_reg_4257_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_lshr_ln501_3_reg_4257_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_lshr_ln501_3_reg_4257_reg_P_UNCONNECTED;
  wire [47:0]NLW_lshr_ln501_3_reg_4257_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_lshr_ln501_3_reg_4257_reg_XOROUT_UNCONNECTED;
  wire NLW_lshr_ln_reg_4242_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_lshr_ln_reg_4242_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_lshr_ln_reg_4242_reg_OVERFLOW_UNCONNECTED;
  wire NLW_lshr_ln_reg_4242_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_lshr_ln_reg_4242_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_lshr_ln_reg_4242_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_lshr_ln_reg_4242_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_lshr_ln_reg_4242_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_lshr_ln_reg_4242_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_lshr_ln_reg_4242_reg_P_UNCONNECTED;
  wire [47:0]NLW_lshr_ln_reg_4242_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_lshr_ln_reg_4242_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln504_1_reg_4282_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln504_1_reg_4282_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln504_1_reg_4282_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln504_1_reg_4282_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln504_1_reg_4282_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln504_1_reg_4282_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln504_1_reg_4282_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln504_1_reg_4282_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln504_1_reg_4282_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_mul_ln504_1_reg_4282_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln504_1_reg_4282_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln504_1_reg_4282_reg_XOROUT_UNCONNECTED;
  wire NLW_mul_ln504_2_reg_4287_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln504_2_reg_4287_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln504_2_reg_4287_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln504_2_reg_4287_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln504_2_reg_4287_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln504_2_reg_4287_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln504_2_reg_4287_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln504_2_reg_4287_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln504_2_reg_4287_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_mul_ln504_2_reg_4287_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln504_2_reg_4287_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_mul_ln504_2_reg_4287_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_q0_reg_0_i_1_CO_UNCONNECTED;
  wire [7:2]NLW_q0_reg_0_i_1_O_UNCONNECTED;
  wire [7:2]\NLW_sext_ln465_1_reg_3987_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln465_1_reg_3987_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln465_2_reg_3992_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln465_2_reg_3992_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln465_3_reg_3997_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln465_3_reg_3997_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln465_reg_3981_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln465_reg_3981_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln466_1_reg_4018_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln466_1_reg_4018_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln466_2_reg_4024_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln466_2_reg_4024_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln466_3_reg_4030_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln466_3_reg_4030_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln466_reg_4013_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln466_reg_4013_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln467_1_reg_4050_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln467_1_reg_4050_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln467_reg_4045_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln467_reg_4045_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln468_1_reg_4065_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln468_1_reg_4065_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sext_ln468_reg_4060_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sext_ln468_reg_4060_reg[10]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R DIV1_TABLE_U
       (.B(w_8_reg_4202),
        .D(zext_ln488_2_fu_3132_p1),
        .Q(add_ln476_1_reg_4147),
        .ap_clk(ap_clk),
        .q1_reg_0(add_ln478_1_reg_4167),
        .q1_reg_1(SD_1_reg_4085_pp0_iter5_reg),
        .q1_reg_2(add_ln477_1_reg_4157),
        .q1_reg_i_16_0(add_ln477_reg_4152),
        .q1_reg_i_5_0(add_ln478_reg_4162),
        .q3_reg_0(w_7_reg_4218),
        .q3_reg_1(SD_reg_4080_pp0_iter5_reg),
        .q3_reg_2(add_ln479_1_reg_4177),
        .q3_reg_i_16_0(add_ln479_reg_4172),
        .q3_reg_i_5_0(add_ln476_reg_4142),
        .valid_out(frp_pipeline_valid_U_valid_out[6]),
        .zext_ln488_1_fu_3118_p1(zext_ln488_1_fu_3118_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R DIV2_TABLE_U
       (.RDEN(frp_pipeline_valid_U_valid_out[8]),
        .ap_clk(ap_clk),
        .out(q0_reg),
        .p_0_out1({q0_reg_0_i_1_n_10,q0_reg_0_i_1_n_19,q0_reg_0_i_1_n_20,q0_reg_0_i_2_n_13,q0_reg_0_i_2_n_14,q0_reg_0_i_2_n_15,q0_reg_0_i_2_n_16,q0_reg_0_i_2_n_17,q0_reg_0_i_2_n_18,q0_reg_0_i_2_n_19,q0_reg_0_i_2_n_20}));
  FDRE \LineBufVal_reg_3835_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_q1[0]),
        .Q(LineBufVal_reg_3835[0]),
        .R(1'b0));
  FDRE \LineBufVal_reg_3835_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_q1[1]),
        .Q(LineBufVal_reg_3835[1]),
        .R(1'b0));
  FDRE \LineBufVal_reg_3835_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_q1[2]),
        .Q(LineBufVal_reg_3835[2]),
        .R(1'b0));
  FDRE \LineBufVal_reg_3835_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_q1[3]),
        .Q(LineBufVal_reg_3835[3]),
        .R(1'b0));
  FDRE \LineBufVal_reg_3835_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_q1[4]),
        .Q(LineBufVal_reg_3835[4]),
        .R(1'b0));
  FDRE \LineBufVal_reg_3835_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_q1[5]),
        .Q(LineBufVal_reg_3835[5]),
        .R(1'b0));
  FDRE \LineBufVal_reg_3835_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_q1[6]),
        .Q(LineBufVal_reg_3835[6]),
        .R(1'b0));
  FDRE \LineBufVal_reg_3835_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_q1[7]),
        .Q(LineBufVal_reg_3835[7]),
        .R(1'b0));
  FDRE \LineBufVal_reg_3835_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_q1[8]),
        .Q(LineBufVal_reg_3835[8]),
        .R(1'b0));
  FDRE \LineBufVal_reg_3835_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_q1[9]),
        .Q(LineBufVal_reg_3835[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h69696966)) 
    \SD_1_reg_4085[6]_i_10 
       (.I0(zext_ln484_fu_1983_p1[7]),
        .I1(sub_ln484_1_fu_1987_p2[7]),
        .I2(\SD_1_reg_4085_reg[9]_i_8_n_10 ),
        .I3(sub_ln484_1_fu_1987_p2[6]),
        .I4(\SD_1_reg_4085[9]_i_10_n_5 ),
        .O(\SD_1_reg_4085[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h659A9A65659A659A)) 
    \SD_1_reg_4085[6]_i_11 
       (.I0(sub_ln484_fu_1951_p2[6]),
        .I1(\SD_1_reg_4085_reg[9]_i_7_n_10 ),
        .I2(\SD_1_reg_4085[9]_i_6_n_5 ),
        .I3(sub_ln484_1_fu_1987_p2[6]),
        .I4(\SD_1_reg_4085_reg[9]_i_8_n_10 ),
        .I5(\SD_1_reg_4085[9]_i_10_n_5 ),
        .O(\SD_1_reg_4085[6]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \SD_1_reg_4085[6]_i_12 
       (.I0(sub_ln484_fu_1951_p2[5]),
        .I1(\SD_1_reg_4085_reg[9]_i_7_n_10 ),
        .I2(\SD_1_reg_4085[6]_i_18_n_5 ),
        .I3(sub_ln484_1_fu_1987_p2[5]),
        .I4(\SD_1_reg_4085_reg[9]_i_8_n_10 ),
        .I5(\SD_1_reg_4085[6]_i_27_n_5 ),
        .O(\SD_1_reg_4085[6]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \SD_1_reg_4085[6]_i_13 
       (.I0(zext_ln484_fu_1983_p1[4]),
        .I1(sub_ln484_1_fu_1987_p2[4]),
        .I2(\SD_1_reg_4085_reg[9]_i_8_n_10 ),
        .I3(\SD_1_reg_4085[6]_i_28_n_5 ),
        .O(\SD_1_reg_4085[6]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h6969696969696966)) 
    \SD_1_reg_4085[6]_i_14 
       (.I0(zext_ln484_fu_1983_p1[3]),
        .I1(sub_ln484_1_fu_1987_p2[3]),
        .I2(\SD_1_reg_4085_reg[9]_i_8_n_10 ),
        .I3(sub_ln484_1_fu_1987_p2[2]),
        .I4(sub_ln484_1_fu_1987_p2[0]),
        .I5(sub_ln484_1_fu_1987_p2[1]),
        .O(\SD_1_reg_4085[6]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h69696966)) 
    \SD_1_reg_4085[6]_i_15 
       (.I0(zext_ln484_fu_1983_p1[2]),
        .I1(sub_ln484_1_fu_1987_p2[2]),
        .I2(\SD_1_reg_4085_reg[9]_i_8_n_10 ),
        .I3(sub_ln484_1_fu_1987_p2[1]),
        .I4(sub_ln484_1_fu_1987_p2[0]),
        .O(\SD_1_reg_4085[6]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h659A9A65659A659A)) 
    \SD_1_reg_4085[6]_i_16 
       (.I0(sub_ln484_fu_1951_p2[1]),
        .I1(\SD_1_reg_4085_reg[9]_i_7_n_10 ),
        .I2(sub_ln484_fu_1951_p2[0]),
        .I3(sub_ln484_1_fu_1987_p2[1]),
        .I4(\SD_1_reg_4085_reg[9]_i_8_n_10 ),
        .I5(sub_ln484_1_fu_1987_p2[0]),
        .O(\SD_1_reg_4085[6]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SD_1_reg_4085[6]_i_17 
       (.I0(sub_ln484_fu_1951_p2[0]),
        .I1(sub_ln484_1_fu_1987_p2[0]),
        .O(\SD_1_reg_4085[6]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \SD_1_reg_4085[6]_i_18 
       (.I0(sub_ln484_fu_1951_p2[3]),
        .I1(sub_ln484_fu_1951_p2[1]),
        .I2(sub_ln484_fu_1951_p2[0]),
        .I3(sub_ln484_fu_1951_p2[2]),
        .I4(sub_ln484_fu_1951_p2[4]),
        .O(\SD_1_reg_4085[6]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[6]_i_19 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[7]),
        .I1(g_2_reg_718__0[7]),
        .O(\SD_1_reg_4085[6]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'hF10E)) 
    \SD_1_reg_4085[6]_i_2 
       (.I0(\SD_1_reg_4085[9]_i_6_n_5 ),
        .I1(sub_ln484_fu_1951_p2[6]),
        .I2(\SD_1_reg_4085_reg[9]_i_7_n_10 ),
        .I3(sub_ln484_fu_1951_p2[7]),
        .O(zext_ln484_fu_1983_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[6]_i_20 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[6]),
        .I1(g_2_reg_718__0[6]),
        .O(\SD_1_reg_4085[6]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[6]_i_21 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[5]),
        .I1(g_2_reg_718__0[5]),
        .O(\SD_1_reg_4085[6]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[6]_i_22 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[4]),
        .I1(g_2_reg_718__0[4]),
        .O(\SD_1_reg_4085[6]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[6]_i_23 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[3]),
        .I1(g_2_reg_718__0[3]),
        .O(\SD_1_reg_4085[6]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[6]_i_24 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[2]),
        .I1(g_2_reg_718__0[2]),
        .O(\SD_1_reg_4085[6]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[6]_i_25 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[1]),
        .I1(g_2_reg_718__0[1]),
        .O(\SD_1_reg_4085[6]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[6]_i_26 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[0]),
        .I1(g_2_reg_718__0[0]),
        .O(\SD_1_reg_4085[6]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \SD_1_reg_4085[6]_i_27 
       (.I0(sub_ln484_1_fu_1987_p2[3]),
        .I1(sub_ln484_1_fu_1987_p2[1]),
        .I2(sub_ln484_1_fu_1987_p2[0]),
        .I3(sub_ln484_1_fu_1987_p2[2]),
        .I4(sub_ln484_1_fu_1987_p2[4]),
        .O(\SD_1_reg_4085[6]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SD_1_reg_4085[6]_i_28 
       (.I0(sub_ln484_1_fu_1987_p2[2]),
        .I1(sub_ln484_1_fu_1987_p2[0]),
        .I2(sub_ln484_1_fu_1987_p2[1]),
        .I3(sub_ln484_1_fu_1987_p2[3]),
        .O(\SD_1_reg_4085[6]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \SD_1_reg_4085[6]_i_3 
       (.I0(\SD_1_reg_4085[9]_i_6_n_5 ),
        .I1(\SD_1_reg_4085_reg[9]_i_7_n_10 ),
        .I2(sub_ln484_fu_1951_p2[6]),
        .O(zext_ln484_fu_1983_p1[6]));
  LUT3 #(
    .INIT(8'hE1)) 
    \SD_1_reg_4085[6]_i_4 
       (.I0(\SD_1_reg_4085[6]_i_18_n_5 ),
        .I1(\SD_1_reg_4085_reg[9]_i_7_n_10 ),
        .I2(sub_ln484_fu_1951_p2[5]),
        .O(zext_ln484_fu_1983_p1[5]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \SD_1_reg_4085[6]_i_5 
       (.I0(sub_ln484_fu_1951_p2[2]),
        .I1(sub_ln484_fu_1951_p2[0]),
        .I2(sub_ln484_fu_1951_p2[1]),
        .I3(sub_ln484_fu_1951_p2[3]),
        .I4(\SD_1_reg_4085_reg[9]_i_7_n_10 ),
        .I5(sub_ln484_fu_1951_p2[4]),
        .O(zext_ln484_fu_1983_p1[4]));
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \SD_1_reg_4085[6]_i_6 
       (.I0(sub_ln484_fu_1951_p2[1]),
        .I1(sub_ln484_fu_1951_p2[0]),
        .I2(sub_ln484_fu_1951_p2[2]),
        .I3(\SD_1_reg_4085_reg[9]_i_7_n_10 ),
        .I4(sub_ln484_fu_1951_p2[3]),
        .O(zext_ln484_fu_1983_p1[3]));
  LUT4 #(
    .INIT(16'hF10E)) 
    \SD_1_reg_4085[6]_i_7 
       (.I0(sub_ln484_fu_1951_p2[0]),
        .I1(sub_ln484_fu_1951_p2[1]),
        .I2(\SD_1_reg_4085_reg[9]_i_7_n_10 ),
        .I3(sub_ln484_fu_1951_p2[2]),
        .O(zext_ln484_fu_1983_p1[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    \SD_1_reg_4085[6]_i_8 
       (.I0(sub_ln484_fu_1951_p2[0]),
        .I1(\SD_1_reg_4085_reg[9]_i_7_n_10 ),
        .I2(sub_ln484_fu_1951_p2[1]),
        .O(zext_ln484_fu_1983_p1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SD_1_reg_4085[9]_i_10 
       (.I0(sub_ln484_1_fu_1987_p2[5]),
        .I1(sub_ln484_1_fu_1987_p2[4]),
        .I2(sub_ln484_1_fu_1987_p2[2]),
        .I3(sub_ln484_1_fu_1987_p2[0]),
        .I4(sub_ln484_1_fu_1987_p2[1]),
        .I5(sub_ln484_1_fu_1987_p2[3]),
        .O(\SD_1_reg_4085[9]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[9]_i_12 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[9]),
        .I1(g_2_reg_718__0[9]),
        .O(\SD_1_reg_4085[9]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[9]_i_13 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[8]),
        .I1(g_2_reg_718__0[8]),
        .O(\SD_1_reg_4085[9]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[9]_i_14 
       (.I0(empty_129_fu_244[9]),
        .I1(g_2_reg_718__0[9]),
        .O(\SD_1_reg_4085[9]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[9]_i_15 
       (.I0(empty_129_fu_244[8]),
        .I1(g_2_reg_718__0[8]),
        .O(\SD_1_reg_4085[9]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[9]_i_16 
       (.I0(empty_129_fu_244[7]),
        .I1(g_2_reg_718__0[7]),
        .O(\SD_1_reg_4085[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[9]_i_17 
       (.I0(empty_129_fu_244[6]),
        .I1(g_2_reg_718__0[6]),
        .O(\SD_1_reg_4085[9]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[9]_i_18 
       (.I0(empty_129_fu_244[5]),
        .I1(g_2_reg_718__0[5]),
        .O(\SD_1_reg_4085[9]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[9]_i_19 
       (.I0(empty_129_fu_244[4]),
        .I1(g_2_reg_718__0[4]),
        .O(\SD_1_reg_4085[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \SD_1_reg_4085[9]_i_2 
       (.I0(\SD_1_reg_4085[9]_i_6_n_5 ),
        .I1(sub_ln484_fu_1951_p2[6]),
        .I2(sub_ln484_fu_1951_p2[7]),
        .I3(sub_ln484_fu_1951_p2[8]),
        .I4(\SD_1_reg_4085_reg[9]_i_7_n_10 ),
        .I5(sub_ln484_fu_1951_p2[9]),
        .O(zext_ln484_fu_1983_p1[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[9]_i_20 
       (.I0(empty_129_fu_244[3]),
        .I1(g_2_reg_718__0[3]),
        .O(\SD_1_reg_4085[9]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[9]_i_21 
       (.I0(empty_129_fu_244[2]),
        .I1(g_2_reg_718__0[2]),
        .O(\SD_1_reg_4085[9]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[9]_i_22 
       (.I0(empty_129_fu_244[1]),
        .I1(g_2_reg_718__0[1]),
        .O(\SD_1_reg_4085[9]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_1_reg_4085[9]_i_23 
       (.I0(empty_129_fu_244[0]),
        .I1(g_2_reg_718__0[0]),
        .O(\SD_1_reg_4085[9]_i_23_n_5 ));
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \SD_1_reg_4085[9]_i_3 
       (.I0(sub_ln484_fu_1951_p2[7]),
        .I1(sub_ln484_fu_1951_p2[6]),
        .I2(\SD_1_reg_4085[9]_i_6_n_5 ),
        .I3(\SD_1_reg_4085_reg[9]_i_7_n_10 ),
        .I4(sub_ln484_fu_1951_p2[8]),
        .O(zext_ln484_fu_1983_p1[8]));
  LUT5 #(
    .INIT(32'h69696966)) 
    \SD_1_reg_4085[9]_i_4 
       (.I0(zext_ln484_fu_1983_p1[9]),
        .I1(sub_ln484_1_fu_1987_p2[9]),
        .I2(\SD_1_reg_4085_reg[9]_i_8_n_10 ),
        .I3(sub_ln484_1_fu_1987_p2[8]),
        .I4(\SD_1_reg_4085[9]_i_9_n_5 ),
        .O(\SD_1_reg_4085[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6969696969696966)) 
    \SD_1_reg_4085[9]_i_5 
       (.I0(zext_ln484_fu_1983_p1[8]),
        .I1(sub_ln484_1_fu_1987_p2[8]),
        .I2(\SD_1_reg_4085_reg[9]_i_8_n_10 ),
        .I3(\SD_1_reg_4085[9]_i_10_n_5 ),
        .I4(sub_ln484_1_fu_1987_p2[6]),
        .I5(sub_ln484_1_fu_1987_p2[7]),
        .O(\SD_1_reg_4085[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SD_1_reg_4085[9]_i_6 
       (.I0(sub_ln484_fu_1951_p2[5]),
        .I1(sub_ln484_fu_1951_p2[4]),
        .I2(sub_ln484_fu_1951_p2[2]),
        .I3(sub_ln484_fu_1951_p2[0]),
        .I4(sub_ln484_fu_1951_p2[1]),
        .I5(sub_ln484_fu_1951_p2[3]),
        .O(\SD_1_reg_4085[9]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \SD_1_reg_4085[9]_i_9 
       (.I0(sub_ln484_1_fu_1987_p2[7]),
        .I1(sub_ln484_1_fu_1987_p2[6]),
        .I2(\SD_1_reg_4085[9]_i_10_n_5 ),
        .O(\SD_1_reg_4085[9]_i_9_n_5 ));
  FDRE \SD_1_reg_4085_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085[0]),
        .Q(SD_1_reg_4085_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085[1]),
        .Q(SD_1_reg_4085_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085[2]),
        .Q(SD_1_reg_4085_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085[3]),
        .Q(SD_1_reg_4085_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085[4]),
        .Q(SD_1_reg_4085_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085[5]),
        .Q(SD_1_reg_4085_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085[6]),
        .Q(SD_1_reg_4085_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085[7]),
        .Q(SD_1_reg_4085_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085[8]),
        .Q(SD_1_reg_4085_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085[9]),
        .Q(SD_1_reg_4085_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085_pp0_iter4_reg[0]),
        .Q(SD_1_reg_4085_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085_pp0_iter4_reg[1]),
        .Q(SD_1_reg_4085_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085_pp0_iter4_reg[2]),
        .Q(SD_1_reg_4085_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085_pp0_iter4_reg[3]),
        .Q(SD_1_reg_4085_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085_pp0_iter4_reg[4]),
        .Q(SD_1_reg_4085_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085_pp0_iter4_reg[5]),
        .Q(SD_1_reg_4085_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085_pp0_iter4_reg[6]),
        .Q(SD_1_reg_4085_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085_pp0_iter4_reg[7]),
        .Q(SD_1_reg_4085_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085_pp0_iter4_reg[8]),
        .Q(SD_1_reg_4085_pp0_iter5_reg[8]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_pp0_iter5_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_1_reg_4085_pp0_iter4_reg[9]),
        .Q(SD_1_reg_4085_pp0_iter5_reg[9]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln484_fu_2023_p2[1]),
        .Q(SD_1_reg_4085[0]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln484_fu_2023_p2[2]),
        .Q(SD_1_reg_4085[1]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln484_fu_2023_p2[3]),
        .Q(SD_1_reg_4085[2]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln484_fu_2023_p2[4]),
        .Q(SD_1_reg_4085[3]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln484_fu_2023_p2[5]),
        .Q(SD_1_reg_4085[4]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln484_fu_2023_p2[6]),
        .Q(SD_1_reg_4085[5]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln484_fu_2023_p2[7]),
        .Q(SD_1_reg_4085[6]),
        .R(1'b0));
  CARRY8 \SD_1_reg_4085_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\SD_1_reg_4085_reg[6]_i_1_n_5 ,\SD_1_reg_4085_reg[6]_i_1_n_6 ,\SD_1_reg_4085_reg[6]_i_1_n_7 ,\SD_1_reg_4085_reg[6]_i_1_n_8 ,\SD_1_reg_4085_reg[6]_i_1_n_9 ,\SD_1_reg_4085_reg[6]_i_1_n_10 ,\SD_1_reg_4085_reg[6]_i_1_n_11 ,\SD_1_reg_4085_reg[6]_i_1_n_12 }),
        .DI({zext_ln484_fu_1983_p1[7:1],sub_ln484_fu_1951_p2[0]}),
        .O({add_ln484_fu_2023_p2[7:1],\NLW_SD_1_reg_4085_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\SD_1_reg_4085[6]_i_10_n_5 ,\SD_1_reg_4085[6]_i_11_n_5 ,\SD_1_reg_4085[6]_i_12_n_5 ,\SD_1_reg_4085[6]_i_13_n_5 ,\SD_1_reg_4085[6]_i_14_n_5 ,\SD_1_reg_4085[6]_i_15_n_5 ,\SD_1_reg_4085[6]_i_16_n_5 ,\SD_1_reg_4085[6]_i_17_n_5 }));
  CARRY8 \SD_1_reg_4085_reg[6]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\SD_1_reg_4085_reg[6]_i_9_n_5 ,\SD_1_reg_4085_reg[6]_i_9_n_6 ,\SD_1_reg_4085_reg[6]_i_9_n_7 ,\SD_1_reg_4085_reg[6]_i_9_n_8 ,\SD_1_reg_4085_reg[6]_i_9_n_9 ,\SD_1_reg_4085_reg[6]_i_9_n_10 ,\SD_1_reg_4085_reg[6]_i_9_n_11 ,\SD_1_reg_4085_reg[6]_i_9_n_12 }),
        .DI(ap_phi_reg_pp0_iter3_empty_156_reg_814[7:0]),
        .O(sub_ln484_fu_1951_p2[7:0]),
        .S({\SD_1_reg_4085[6]_i_19_n_5 ,\SD_1_reg_4085[6]_i_20_n_5 ,\SD_1_reg_4085[6]_i_21_n_5 ,\SD_1_reg_4085[6]_i_22_n_5 ,\SD_1_reg_4085[6]_i_23_n_5 ,\SD_1_reg_4085[6]_i_24_n_5 ,\SD_1_reg_4085[6]_i_25_n_5 ,\SD_1_reg_4085[6]_i_26_n_5 }));
  FDRE \SD_1_reg_4085_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln484_fu_2023_p2[8]),
        .Q(SD_1_reg_4085[7]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln484_fu_2023_p2[9]),
        .Q(SD_1_reg_4085[8]),
        .R(1'b0));
  FDRE \SD_1_reg_4085_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln484_fu_2023_p2[10]),
        .Q(SD_1_reg_4085[9]),
        .R(1'b0));
  CARRY8 \SD_1_reg_4085_reg[9]_i_1 
       (.CI(\SD_1_reg_4085_reg[6]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SD_1_reg_4085_reg[9]_i_1_CO_UNCONNECTED [7:3],add_ln484_fu_2023_p2[10],\NLW_SD_1_reg_4085_reg[9]_i_1_CO_UNCONNECTED [1],\SD_1_reg_4085_reg[9]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln484_fu_1983_p1[9:8]}),
        .O({\NLW_SD_1_reg_4085_reg[9]_i_1_O_UNCONNECTED [7:2],add_ln484_fu_2023_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SD_1_reg_4085[9]_i_4_n_5 ,\SD_1_reg_4085[9]_i_5_n_5 }));
  CARRY8 \SD_1_reg_4085_reg[9]_i_11 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\SD_1_reg_4085_reg[9]_i_11_n_5 ,\SD_1_reg_4085_reg[9]_i_11_n_6 ,\SD_1_reg_4085_reg[9]_i_11_n_7 ,\SD_1_reg_4085_reg[9]_i_11_n_8 ,\SD_1_reg_4085_reg[9]_i_11_n_9 ,\SD_1_reg_4085_reg[9]_i_11_n_10 ,\SD_1_reg_4085_reg[9]_i_11_n_11 ,\SD_1_reg_4085_reg[9]_i_11_n_12 }),
        .DI(empty_129_fu_244[7:0]),
        .O(sub_ln484_1_fu_1987_p2[7:0]),
        .S({\SD_1_reg_4085[9]_i_16_n_5 ,\SD_1_reg_4085[9]_i_17_n_5 ,\SD_1_reg_4085[9]_i_18_n_5 ,\SD_1_reg_4085[9]_i_19_n_5 ,\SD_1_reg_4085[9]_i_20_n_5 ,\SD_1_reg_4085[9]_i_21_n_5 ,\SD_1_reg_4085[9]_i_22_n_5 ,\SD_1_reg_4085[9]_i_23_n_5 }));
  CARRY8 \SD_1_reg_4085_reg[9]_i_7 
       (.CI(\SD_1_reg_4085_reg[6]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SD_1_reg_4085_reg[9]_i_7_CO_UNCONNECTED [7:3],\SD_1_reg_4085_reg[9]_i_7_n_10 ,\NLW_SD_1_reg_4085_reg[9]_i_7_CO_UNCONNECTED [1],\SD_1_reg_4085_reg[9]_i_7_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter3_empty_156_reg_814[9:8]}),
        .O({\NLW_SD_1_reg_4085_reg[9]_i_7_O_UNCONNECTED [7:2],sub_ln484_fu_1951_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SD_1_reg_4085[9]_i_12_n_5 ,\SD_1_reg_4085[9]_i_13_n_5 }));
  CARRY8 \SD_1_reg_4085_reg[9]_i_8 
       (.CI(\SD_1_reg_4085_reg[9]_i_11_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SD_1_reg_4085_reg[9]_i_8_CO_UNCONNECTED [7:3],\SD_1_reg_4085_reg[9]_i_8_n_10 ,\NLW_SD_1_reg_4085_reg[9]_i_8_CO_UNCONNECTED [1],\SD_1_reg_4085_reg[9]_i_8_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,empty_129_fu_244[9:8]}),
        .O({\NLW_SD_1_reg_4085_reg[9]_i_8_O_UNCONNECTED [7:2],sub_ln484_1_fu_1987_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SD_1_reg_4085[9]_i_14_n_5 ,\SD_1_reg_4085[9]_i_15_n_5 }));
  LUT5 #(
    .INIT(32'h69696966)) 
    \SD_reg_4080[6]_i_10 
       (.I0(zext_ln483_fu_1895_p1[7]),
        .I1(sub_ln483_1_fu_1899_p2[7]),
        .I2(\SD_reg_4080_reg[9]_i_8_n_10 ),
        .I3(sub_ln483_1_fu_1899_p2[6]),
        .I4(\SD_reg_4080[9]_i_10_n_5 ),
        .O(\SD_reg_4080[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h659A9A65659A659A)) 
    \SD_reg_4080[6]_i_11 
       (.I0(sub_ln483_fu_1863_p2[6]),
        .I1(\SD_reg_4080_reg[9]_i_7_n_10 ),
        .I2(\SD_reg_4080[9]_i_6_n_5 ),
        .I3(sub_ln483_1_fu_1899_p2[6]),
        .I4(\SD_reg_4080_reg[9]_i_8_n_10 ),
        .I5(\SD_reg_4080[9]_i_10_n_5 ),
        .O(\SD_reg_4080[6]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \SD_reg_4080[6]_i_12 
       (.I0(sub_ln483_fu_1863_p2[5]),
        .I1(\SD_reg_4080_reg[9]_i_7_n_10 ),
        .I2(\SD_reg_4080[6]_i_18_n_5 ),
        .I3(sub_ln483_1_fu_1899_p2[5]),
        .I4(\SD_reg_4080_reg[9]_i_8_n_10 ),
        .I5(\SD_reg_4080[6]_i_27_n_5 ),
        .O(\SD_reg_4080[6]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \SD_reg_4080[6]_i_13 
       (.I0(zext_ln483_fu_1895_p1[4]),
        .I1(sub_ln483_1_fu_1899_p2[4]),
        .I2(\SD_reg_4080_reg[9]_i_8_n_10 ),
        .I3(\SD_reg_4080[6]_i_28_n_5 ),
        .O(\SD_reg_4080[6]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h6969696969696966)) 
    \SD_reg_4080[6]_i_14 
       (.I0(zext_ln483_fu_1895_p1[3]),
        .I1(sub_ln483_1_fu_1899_p2[3]),
        .I2(\SD_reg_4080_reg[9]_i_8_n_10 ),
        .I3(sub_ln483_1_fu_1899_p2[2]),
        .I4(sub_ln483_1_fu_1899_p2[0]),
        .I5(sub_ln483_1_fu_1899_p2[1]),
        .O(\SD_reg_4080[6]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h69696966)) 
    \SD_reg_4080[6]_i_15 
       (.I0(zext_ln483_fu_1895_p1[2]),
        .I1(sub_ln483_1_fu_1899_p2[2]),
        .I2(\SD_reg_4080_reg[9]_i_8_n_10 ),
        .I3(sub_ln483_1_fu_1899_p2[1]),
        .I4(sub_ln483_1_fu_1899_p2[0]),
        .O(\SD_reg_4080[6]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h659A9A65659A659A)) 
    \SD_reg_4080[6]_i_16 
       (.I0(sub_ln483_fu_1863_p2[1]),
        .I1(\SD_reg_4080_reg[9]_i_7_n_10 ),
        .I2(sub_ln483_fu_1863_p2[0]),
        .I3(sub_ln483_1_fu_1899_p2[1]),
        .I4(\SD_reg_4080_reg[9]_i_8_n_10 ),
        .I5(sub_ln483_1_fu_1899_p2[0]),
        .O(\SD_reg_4080[6]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SD_reg_4080[6]_i_17 
       (.I0(sub_ln483_fu_1863_p2[0]),
        .I1(sub_ln483_1_fu_1899_p2[0]),
        .O(\SD_reg_4080[6]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \SD_reg_4080[6]_i_18 
       (.I0(sub_ln483_fu_1863_p2[3]),
        .I1(sub_ln483_fu_1863_p2[1]),
        .I2(sub_ln483_fu_1863_p2[0]),
        .I3(sub_ln483_fu_1863_p2[2]),
        .I4(sub_ln483_fu_1863_p2[4]),
        .O(\SD_reg_4080[6]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[6]_i_19 
       (.I0(empty_163_reg_776[7]),
        .I1(g_2_reg_718__0[7]),
        .O(\SD_reg_4080[6]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'hF10E)) 
    \SD_reg_4080[6]_i_2 
       (.I0(\SD_reg_4080[9]_i_6_n_5 ),
        .I1(sub_ln483_fu_1863_p2[6]),
        .I2(\SD_reg_4080_reg[9]_i_7_n_10 ),
        .I3(sub_ln483_fu_1863_p2[7]),
        .O(zext_ln483_fu_1895_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[6]_i_20 
       (.I0(empty_163_reg_776[6]),
        .I1(g_2_reg_718__0[6]),
        .O(\SD_reg_4080[6]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[6]_i_21 
       (.I0(empty_163_reg_776[5]),
        .I1(g_2_reg_718__0[5]),
        .O(\SD_reg_4080[6]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[6]_i_22 
       (.I0(empty_163_reg_776[4]),
        .I1(g_2_reg_718__0[4]),
        .O(\SD_reg_4080[6]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[6]_i_23 
       (.I0(empty_163_reg_776[3]),
        .I1(g_2_reg_718__0[3]),
        .O(\SD_reg_4080[6]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[6]_i_24 
       (.I0(empty_163_reg_776[2]),
        .I1(g_2_reg_718__0[2]),
        .O(\SD_reg_4080[6]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[6]_i_25 
       (.I0(empty_163_reg_776[1]),
        .I1(g_2_reg_718__0[1]),
        .O(\SD_reg_4080[6]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[6]_i_26 
       (.I0(empty_163_reg_776[0]),
        .I1(g_2_reg_718__0[0]),
        .O(\SD_reg_4080[6]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \SD_reg_4080[6]_i_27 
       (.I0(sub_ln483_1_fu_1899_p2[3]),
        .I1(sub_ln483_1_fu_1899_p2[1]),
        .I2(sub_ln483_1_fu_1899_p2[0]),
        .I3(sub_ln483_1_fu_1899_p2[2]),
        .I4(sub_ln483_1_fu_1899_p2[4]),
        .O(\SD_reg_4080[6]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SD_reg_4080[6]_i_28 
       (.I0(sub_ln483_1_fu_1899_p2[2]),
        .I1(sub_ln483_1_fu_1899_p2[0]),
        .I2(sub_ln483_1_fu_1899_p2[1]),
        .I3(sub_ln483_1_fu_1899_p2[3]),
        .O(\SD_reg_4080[6]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \SD_reg_4080[6]_i_3 
       (.I0(\SD_reg_4080[9]_i_6_n_5 ),
        .I1(\SD_reg_4080_reg[9]_i_7_n_10 ),
        .I2(sub_ln483_fu_1863_p2[6]),
        .O(zext_ln483_fu_1895_p1[6]));
  LUT3 #(
    .INIT(8'hE1)) 
    \SD_reg_4080[6]_i_4 
       (.I0(\SD_reg_4080[6]_i_18_n_5 ),
        .I1(\SD_reg_4080_reg[9]_i_7_n_10 ),
        .I2(sub_ln483_fu_1863_p2[5]),
        .O(zext_ln483_fu_1895_p1[5]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \SD_reg_4080[6]_i_5 
       (.I0(sub_ln483_fu_1863_p2[2]),
        .I1(sub_ln483_fu_1863_p2[0]),
        .I2(sub_ln483_fu_1863_p2[1]),
        .I3(sub_ln483_fu_1863_p2[3]),
        .I4(\SD_reg_4080_reg[9]_i_7_n_10 ),
        .I5(sub_ln483_fu_1863_p2[4]),
        .O(zext_ln483_fu_1895_p1[4]));
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \SD_reg_4080[6]_i_6 
       (.I0(sub_ln483_fu_1863_p2[1]),
        .I1(sub_ln483_fu_1863_p2[0]),
        .I2(sub_ln483_fu_1863_p2[2]),
        .I3(\SD_reg_4080_reg[9]_i_7_n_10 ),
        .I4(sub_ln483_fu_1863_p2[3]),
        .O(zext_ln483_fu_1895_p1[3]));
  LUT4 #(
    .INIT(16'hF10E)) 
    \SD_reg_4080[6]_i_7 
       (.I0(sub_ln483_fu_1863_p2[0]),
        .I1(sub_ln483_fu_1863_p2[1]),
        .I2(\SD_reg_4080_reg[9]_i_7_n_10 ),
        .I3(sub_ln483_fu_1863_p2[2]),
        .O(zext_ln483_fu_1895_p1[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    \SD_reg_4080[6]_i_8 
       (.I0(sub_ln483_fu_1863_p2[0]),
        .I1(\SD_reg_4080_reg[9]_i_7_n_10 ),
        .I2(sub_ln483_fu_1863_p2[1]),
        .O(zext_ln483_fu_1895_p1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SD_reg_4080[9]_i_10 
       (.I0(sub_ln483_1_fu_1899_p2[5]),
        .I1(sub_ln483_1_fu_1899_p2[4]),
        .I2(sub_ln483_1_fu_1899_p2[2]),
        .I3(sub_ln483_1_fu_1899_p2[0]),
        .I4(sub_ln483_1_fu_1899_p2[1]),
        .I5(sub_ln483_1_fu_1899_p2[3]),
        .O(\SD_reg_4080[9]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[9]_i_12 
       (.I0(empty_163_reg_776[9]),
        .I1(g_2_reg_718__0[9]),
        .O(\SD_reg_4080[9]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[9]_i_13 
       (.I0(empty_163_reg_776[8]),
        .I1(g_2_reg_718__0[8]),
        .O(\SD_reg_4080[9]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[9]_i_14 
       (.I0(empty_148_reg_660[9]),
        .I1(g_2_reg_718__0[9]),
        .O(\SD_reg_4080[9]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[9]_i_15 
       (.I0(empty_148_reg_660[8]),
        .I1(g_2_reg_718__0[8]),
        .O(\SD_reg_4080[9]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[9]_i_16 
       (.I0(empty_148_reg_660[7]),
        .I1(g_2_reg_718__0[7]),
        .O(\SD_reg_4080[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[9]_i_17 
       (.I0(empty_148_reg_660[6]),
        .I1(g_2_reg_718__0[6]),
        .O(\SD_reg_4080[9]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[9]_i_18 
       (.I0(empty_148_reg_660[5]),
        .I1(g_2_reg_718__0[5]),
        .O(\SD_reg_4080[9]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[9]_i_19 
       (.I0(empty_148_reg_660[4]),
        .I1(g_2_reg_718__0[4]),
        .O(\SD_reg_4080[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \SD_reg_4080[9]_i_2 
       (.I0(\SD_reg_4080[9]_i_6_n_5 ),
        .I1(sub_ln483_fu_1863_p2[6]),
        .I2(sub_ln483_fu_1863_p2[7]),
        .I3(sub_ln483_fu_1863_p2[8]),
        .I4(\SD_reg_4080_reg[9]_i_7_n_10 ),
        .I5(sub_ln483_fu_1863_p2[9]),
        .O(zext_ln483_fu_1895_p1[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[9]_i_20 
       (.I0(empty_148_reg_660[3]),
        .I1(g_2_reg_718__0[3]),
        .O(\SD_reg_4080[9]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[9]_i_21 
       (.I0(empty_148_reg_660[2]),
        .I1(g_2_reg_718__0[2]),
        .O(\SD_reg_4080[9]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[9]_i_22 
       (.I0(empty_148_reg_660[1]),
        .I1(g_2_reg_718__0[1]),
        .O(\SD_reg_4080[9]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \SD_reg_4080[9]_i_23 
       (.I0(empty_148_reg_660[0]),
        .I1(g_2_reg_718__0[0]),
        .O(\SD_reg_4080[9]_i_23_n_5 ));
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \SD_reg_4080[9]_i_3 
       (.I0(sub_ln483_fu_1863_p2[7]),
        .I1(sub_ln483_fu_1863_p2[6]),
        .I2(\SD_reg_4080[9]_i_6_n_5 ),
        .I3(\SD_reg_4080_reg[9]_i_7_n_10 ),
        .I4(sub_ln483_fu_1863_p2[8]),
        .O(zext_ln483_fu_1895_p1[8]));
  LUT5 #(
    .INIT(32'h69696966)) 
    \SD_reg_4080[9]_i_4 
       (.I0(zext_ln483_fu_1895_p1[9]),
        .I1(sub_ln483_1_fu_1899_p2[9]),
        .I2(\SD_reg_4080_reg[9]_i_8_n_10 ),
        .I3(sub_ln483_1_fu_1899_p2[8]),
        .I4(\SD_reg_4080[9]_i_9_n_5 ),
        .O(\SD_reg_4080[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6969696969696966)) 
    \SD_reg_4080[9]_i_5 
       (.I0(zext_ln483_fu_1895_p1[8]),
        .I1(sub_ln483_1_fu_1899_p2[8]),
        .I2(\SD_reg_4080_reg[9]_i_8_n_10 ),
        .I3(\SD_reg_4080[9]_i_10_n_5 ),
        .I4(sub_ln483_1_fu_1899_p2[6]),
        .I5(sub_ln483_1_fu_1899_p2[7]),
        .O(\SD_reg_4080[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SD_reg_4080[9]_i_6 
       (.I0(sub_ln483_fu_1863_p2[5]),
        .I1(sub_ln483_fu_1863_p2[4]),
        .I2(sub_ln483_fu_1863_p2[2]),
        .I3(sub_ln483_fu_1863_p2[0]),
        .I4(sub_ln483_fu_1863_p2[1]),
        .I5(sub_ln483_fu_1863_p2[3]),
        .O(\SD_reg_4080[9]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \SD_reg_4080[9]_i_9 
       (.I0(sub_ln483_1_fu_1899_p2[7]),
        .I1(sub_ln483_1_fu_1899_p2[6]),
        .I2(\SD_reg_4080[9]_i_10_n_5 ),
        .O(\SD_reg_4080[9]_i_9_n_5 ));
  FDRE \SD_reg_4080_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080[0]),
        .Q(SD_reg_4080_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080[1]),
        .Q(SD_reg_4080_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080[2]),
        .Q(SD_reg_4080_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080[3]),
        .Q(SD_reg_4080_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080[4]),
        .Q(SD_reg_4080_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080[5]),
        .Q(SD_reg_4080_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080[6]),
        .Q(SD_reg_4080_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080[7]),
        .Q(SD_reg_4080_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080[8]),
        .Q(SD_reg_4080_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080[9]),
        .Q(SD_reg_4080_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080_pp0_iter4_reg[0]),
        .Q(SD_reg_4080_pp0_iter5_reg[0]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080_pp0_iter4_reg[1]),
        .Q(SD_reg_4080_pp0_iter5_reg[1]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080_pp0_iter4_reg[2]),
        .Q(SD_reg_4080_pp0_iter5_reg[2]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080_pp0_iter4_reg[3]),
        .Q(SD_reg_4080_pp0_iter5_reg[3]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080_pp0_iter4_reg[4]),
        .Q(SD_reg_4080_pp0_iter5_reg[4]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080_pp0_iter4_reg[5]),
        .Q(SD_reg_4080_pp0_iter5_reg[5]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080_pp0_iter4_reg[6]),
        .Q(SD_reg_4080_pp0_iter5_reg[6]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080_pp0_iter4_reg[7]),
        .Q(SD_reg_4080_pp0_iter5_reg[7]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080_pp0_iter4_reg[8]),
        .Q(SD_reg_4080_pp0_iter5_reg[8]),
        .R(1'b0));
  FDRE \SD_reg_4080_pp0_iter5_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SD_reg_4080_pp0_iter4_reg[9]),
        .Q(SD_reg_4080_pp0_iter5_reg[9]),
        .R(1'b0));
  FDRE \SD_reg_4080_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln483_fu_1935_p2[1]),
        .Q(SD_reg_4080[0]),
        .R(1'b0));
  FDRE \SD_reg_4080_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln483_fu_1935_p2[2]),
        .Q(SD_reg_4080[1]),
        .R(1'b0));
  FDRE \SD_reg_4080_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln483_fu_1935_p2[3]),
        .Q(SD_reg_4080[2]),
        .R(1'b0));
  FDRE \SD_reg_4080_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln483_fu_1935_p2[4]),
        .Q(SD_reg_4080[3]),
        .R(1'b0));
  FDRE \SD_reg_4080_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln483_fu_1935_p2[5]),
        .Q(SD_reg_4080[4]),
        .R(1'b0));
  FDRE \SD_reg_4080_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln483_fu_1935_p2[6]),
        .Q(SD_reg_4080[5]),
        .R(1'b0));
  FDRE \SD_reg_4080_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln483_fu_1935_p2[7]),
        .Q(SD_reg_4080[6]),
        .R(1'b0));
  CARRY8 \SD_reg_4080_reg[6]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\SD_reg_4080_reg[6]_i_1_n_5 ,\SD_reg_4080_reg[6]_i_1_n_6 ,\SD_reg_4080_reg[6]_i_1_n_7 ,\SD_reg_4080_reg[6]_i_1_n_8 ,\SD_reg_4080_reg[6]_i_1_n_9 ,\SD_reg_4080_reg[6]_i_1_n_10 ,\SD_reg_4080_reg[6]_i_1_n_11 ,\SD_reg_4080_reg[6]_i_1_n_12 }),
        .DI({zext_ln483_fu_1895_p1[7:1],sub_ln483_fu_1863_p2[0]}),
        .O({add_ln483_fu_1935_p2[7:1],\NLW_SD_reg_4080_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\SD_reg_4080[6]_i_10_n_5 ,\SD_reg_4080[6]_i_11_n_5 ,\SD_reg_4080[6]_i_12_n_5 ,\SD_reg_4080[6]_i_13_n_5 ,\SD_reg_4080[6]_i_14_n_5 ,\SD_reg_4080[6]_i_15_n_5 ,\SD_reg_4080[6]_i_16_n_5 ,\SD_reg_4080[6]_i_17_n_5 }));
  CARRY8 \SD_reg_4080_reg[6]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\SD_reg_4080_reg[6]_i_9_n_5 ,\SD_reg_4080_reg[6]_i_9_n_6 ,\SD_reg_4080_reg[6]_i_9_n_7 ,\SD_reg_4080_reg[6]_i_9_n_8 ,\SD_reg_4080_reg[6]_i_9_n_9 ,\SD_reg_4080_reg[6]_i_9_n_10 ,\SD_reg_4080_reg[6]_i_9_n_11 ,\SD_reg_4080_reg[6]_i_9_n_12 }),
        .DI(empty_163_reg_776[7:0]),
        .O(sub_ln483_fu_1863_p2[7:0]),
        .S({\SD_reg_4080[6]_i_19_n_5 ,\SD_reg_4080[6]_i_20_n_5 ,\SD_reg_4080[6]_i_21_n_5 ,\SD_reg_4080[6]_i_22_n_5 ,\SD_reg_4080[6]_i_23_n_5 ,\SD_reg_4080[6]_i_24_n_5 ,\SD_reg_4080[6]_i_25_n_5 ,\SD_reg_4080[6]_i_26_n_5 }));
  FDRE \SD_reg_4080_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln483_fu_1935_p2[8]),
        .Q(SD_reg_4080[7]),
        .R(1'b0));
  FDRE \SD_reg_4080_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln483_fu_1935_p2[9]),
        .Q(SD_reg_4080[8]),
        .R(1'b0));
  FDRE \SD_reg_4080_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln483_fu_1935_p2[10]),
        .Q(SD_reg_4080[9]),
        .R(1'b0));
  CARRY8 \SD_reg_4080_reg[9]_i_1 
       (.CI(\SD_reg_4080_reg[6]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SD_reg_4080_reg[9]_i_1_CO_UNCONNECTED [7:3],add_ln483_fu_1935_p2[10],\NLW_SD_reg_4080_reg[9]_i_1_CO_UNCONNECTED [1],\SD_reg_4080_reg[9]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln483_fu_1895_p1[9:8]}),
        .O({\NLW_SD_reg_4080_reg[9]_i_1_O_UNCONNECTED [7:2],add_ln483_fu_1935_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SD_reg_4080[9]_i_4_n_5 ,\SD_reg_4080[9]_i_5_n_5 }));
  CARRY8 \SD_reg_4080_reg[9]_i_11 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\SD_reg_4080_reg[9]_i_11_n_5 ,\SD_reg_4080_reg[9]_i_11_n_6 ,\SD_reg_4080_reg[9]_i_11_n_7 ,\SD_reg_4080_reg[9]_i_11_n_8 ,\SD_reg_4080_reg[9]_i_11_n_9 ,\SD_reg_4080_reg[9]_i_11_n_10 ,\SD_reg_4080_reg[9]_i_11_n_11 ,\SD_reg_4080_reg[9]_i_11_n_12 }),
        .DI(empty_148_reg_660[7:0]),
        .O(sub_ln483_1_fu_1899_p2[7:0]),
        .S({\SD_reg_4080[9]_i_16_n_5 ,\SD_reg_4080[9]_i_17_n_5 ,\SD_reg_4080[9]_i_18_n_5 ,\SD_reg_4080[9]_i_19_n_5 ,\SD_reg_4080[9]_i_20_n_5 ,\SD_reg_4080[9]_i_21_n_5 ,\SD_reg_4080[9]_i_22_n_5 ,\SD_reg_4080[9]_i_23_n_5 }));
  CARRY8 \SD_reg_4080_reg[9]_i_7 
       (.CI(\SD_reg_4080_reg[6]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SD_reg_4080_reg[9]_i_7_CO_UNCONNECTED [7:3],\SD_reg_4080_reg[9]_i_7_n_10 ,\NLW_SD_reg_4080_reg[9]_i_7_CO_UNCONNECTED [1],\SD_reg_4080_reg[9]_i_7_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,empty_163_reg_776[9:8]}),
        .O({\NLW_SD_reg_4080_reg[9]_i_7_O_UNCONNECTED [7:2],sub_ln483_fu_1863_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SD_reg_4080[9]_i_12_n_5 ,\SD_reg_4080[9]_i_13_n_5 }));
  CARRY8 \SD_reg_4080_reg[9]_i_8 
       (.CI(\SD_reg_4080_reg[9]_i_11_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SD_reg_4080_reg[9]_i_8_CO_UNCONNECTED [7:3],\SD_reg_4080_reg[9]_i_8_n_10 ,\NLW_SD_reg_4080_reg[9]_i_8_CO_UNCONNECTED [1],\SD_reg_4080_reg[9]_i_8_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,empty_148_reg_660[9:8]}),
        .O({\NLW_SD_reg_4080_reg[9]_i_8_O_UNCONNECTED [7:2],sub_ln483_1_fu_1899_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\SD_reg_4080[9]_i_14_n_5 ,\SD_reg_4080[9]_i_15_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][29]_i_1__0 
       (.I0(imgG_full_n),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write),
        .I2(Q[1]),
        .O(push_1));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_1_reg_4008[12]_i_2 
       (.I0(\sext_ln465_reg_3981_reg[10]_i_1_n_9 ),
        .I1(\sext_ln465_1_reg_3987_reg[10]_i_1_n_9 ),
        .O(\add_ln465_1_reg_4008[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_1_reg_4008[12]_i_3 
       (.I0(K_fu_1427_p2[10]),
        .I1(K_2_fu_1495_p2[10]),
        .O(\add_ln465_1_reg_4008[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_1_reg_4008[12]_i_4 
       (.I0(K_fu_1427_p2[9]),
        .I1(K_2_fu_1495_p2[9]),
        .O(\add_ln465_1_reg_4008[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_1_reg_4008[12]_i_5 
       (.I0(K_fu_1427_p2[8]),
        .I1(K_2_fu_1495_p2[8]),
        .O(\add_ln465_1_reg_4008[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_1_reg_4008[7]_i_2 
       (.I0(K_fu_1427_p2[7]),
        .I1(K_2_fu_1495_p2[7]),
        .O(\add_ln465_1_reg_4008[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_1_reg_4008[7]_i_3 
       (.I0(K_fu_1427_p2[6]),
        .I1(K_2_fu_1495_p2[6]),
        .O(\add_ln465_1_reg_4008[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_1_reg_4008[7]_i_4 
       (.I0(K_fu_1427_p2[5]),
        .I1(K_2_fu_1495_p2[5]),
        .O(\add_ln465_1_reg_4008[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_1_reg_4008[7]_i_5 
       (.I0(K_fu_1427_p2[4]),
        .I1(K_2_fu_1495_p2[4]),
        .O(\add_ln465_1_reg_4008[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_1_reg_4008[7]_i_6 
       (.I0(K_fu_1427_p2[3]),
        .I1(K_2_fu_1495_p2[3]),
        .O(\add_ln465_1_reg_4008[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_1_reg_4008[7]_i_7 
       (.I0(K_fu_1427_p2[2]),
        .I1(K_2_fu_1495_p2[2]),
        .O(\add_ln465_1_reg_4008[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_1_reg_4008[7]_i_8 
       (.I0(K_fu_1427_p2[1]),
        .I1(K_2_fu_1495_p2[1]),
        .O(\add_ln465_1_reg_4008[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_1_reg_4008[7]_i_9 
       (.I0(K_fu_1427_p2[0]),
        .I1(K_2_fu_1495_p2[0]),
        .O(\add_ln465_1_reg_4008[7]_i_9_n_5 ));
  FDRE \add_ln465_1_reg_4008_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_1_fu_1795_p2[0]),
        .Q(add_ln465_1_reg_4008[0]),
        .R(1'b0));
  FDRE \add_ln465_1_reg_4008_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_1_fu_1795_p2[10]),
        .Q(add_ln465_1_reg_4008[10]),
        .R(1'b0));
  FDRE \add_ln465_1_reg_4008_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_1_fu_1795_p2[11]),
        .Q(add_ln465_1_reg_4008[11]),
        .R(1'b0));
  FDRE \add_ln465_1_reg_4008_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_1_fu_1795_p2[12]),
        .Q(add_ln465_1_reg_4008[12]),
        .R(1'b0));
  CARRY8 \add_ln465_1_reg_4008_reg[12]_i_1 
       (.CI(\add_ln465_1_reg_4008_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln465_1_reg_4008_reg[12]_i_1_CO_UNCONNECTED [7:4],\add_ln465_1_reg_4008_reg[12]_i_1_n_9 ,\add_ln465_1_reg_4008_reg[12]_i_1_n_10 ,\add_ln465_1_reg_4008_reg[12]_i_1_n_11 ,\add_ln465_1_reg_4008_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln465_reg_3981_reg[10]_i_1_n_9 ,K_fu_1427_p2[10:8]}),
        .O({\NLW_add_ln465_1_reg_4008_reg[12]_i_1_O_UNCONNECTED [7:5],add_ln465_1_fu_1795_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln465_1_reg_4008[12]_i_2_n_5 ,\add_ln465_1_reg_4008[12]_i_3_n_5 ,\add_ln465_1_reg_4008[12]_i_4_n_5 ,\add_ln465_1_reg_4008[12]_i_5_n_5 }));
  FDRE \add_ln465_1_reg_4008_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_1_fu_1795_p2[1]),
        .Q(add_ln465_1_reg_4008[1]),
        .R(1'b0));
  FDRE \add_ln465_1_reg_4008_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_1_fu_1795_p2[2]),
        .Q(add_ln465_1_reg_4008[2]),
        .R(1'b0));
  FDRE \add_ln465_1_reg_4008_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_1_fu_1795_p2[3]),
        .Q(add_ln465_1_reg_4008[3]),
        .R(1'b0));
  FDRE \add_ln465_1_reg_4008_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_1_fu_1795_p2[4]),
        .Q(add_ln465_1_reg_4008[4]),
        .R(1'b0));
  FDRE \add_ln465_1_reg_4008_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_1_fu_1795_p2[5]),
        .Q(add_ln465_1_reg_4008[5]),
        .R(1'b0));
  FDRE \add_ln465_1_reg_4008_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_1_fu_1795_p2[6]),
        .Q(add_ln465_1_reg_4008[6]),
        .R(1'b0));
  FDRE \add_ln465_1_reg_4008_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_1_fu_1795_p2[7]),
        .Q(add_ln465_1_reg_4008[7]),
        .R(1'b0));
  CARRY8 \add_ln465_1_reg_4008_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln465_1_reg_4008_reg[7]_i_1_n_5 ,\add_ln465_1_reg_4008_reg[7]_i_1_n_6 ,\add_ln465_1_reg_4008_reg[7]_i_1_n_7 ,\add_ln465_1_reg_4008_reg[7]_i_1_n_8 ,\add_ln465_1_reg_4008_reg[7]_i_1_n_9 ,\add_ln465_1_reg_4008_reg[7]_i_1_n_10 ,\add_ln465_1_reg_4008_reg[7]_i_1_n_11 ,\add_ln465_1_reg_4008_reg[7]_i_1_n_12 }),
        .DI(K_fu_1427_p2[7:0]),
        .O(add_ln465_1_fu_1795_p2[7:0]),
        .S({\add_ln465_1_reg_4008[7]_i_2_n_5 ,\add_ln465_1_reg_4008[7]_i_3_n_5 ,\add_ln465_1_reg_4008[7]_i_4_n_5 ,\add_ln465_1_reg_4008[7]_i_5_n_5 ,\add_ln465_1_reg_4008[7]_i_6_n_5 ,\add_ln465_1_reg_4008[7]_i_7_n_5 ,\add_ln465_1_reg_4008[7]_i_8_n_5 ,\add_ln465_1_reg_4008[7]_i_9_n_5 }));
  FDRE \add_ln465_1_reg_4008_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_1_fu_1795_p2[8]),
        .Q(add_ln465_1_reg_4008[8]),
        .R(1'b0));
  FDRE \add_ln465_1_reg_4008_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_1_fu_1795_p2[9]),
        .Q(add_ln465_1_reg_4008[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_reg_4003[12]_i_2 
       (.I0(\sext_ln465_2_reg_3992_reg[10]_i_1_n_9 ),
        .I1(\sext_ln465_3_reg_3997_reg[10]_i_1_n_9 ),
        .O(\add_ln465_reg_4003[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_reg_4003[12]_i_3 
       (.I0(K_4_fu_1555_p2[10]),
        .I1(K_6_fu_1615_p2[10]),
        .O(\add_ln465_reg_4003[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_reg_4003[12]_i_4 
       (.I0(K_4_fu_1555_p2[9]),
        .I1(K_6_fu_1615_p2[9]),
        .O(\add_ln465_reg_4003[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_reg_4003[12]_i_5 
       (.I0(K_4_fu_1555_p2[8]),
        .I1(K_6_fu_1615_p2[8]),
        .O(\add_ln465_reg_4003[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_reg_4003[7]_i_2 
       (.I0(K_4_fu_1555_p2[7]),
        .I1(K_6_fu_1615_p2[7]),
        .O(\add_ln465_reg_4003[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_reg_4003[7]_i_3 
       (.I0(K_4_fu_1555_p2[6]),
        .I1(K_6_fu_1615_p2[6]),
        .O(\add_ln465_reg_4003[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_reg_4003[7]_i_4 
       (.I0(K_4_fu_1555_p2[5]),
        .I1(K_6_fu_1615_p2[5]),
        .O(\add_ln465_reg_4003[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_reg_4003[7]_i_5 
       (.I0(K_4_fu_1555_p2[4]),
        .I1(K_6_fu_1615_p2[4]),
        .O(\add_ln465_reg_4003[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_reg_4003[7]_i_6 
       (.I0(K_4_fu_1555_p2[3]),
        .I1(K_6_fu_1615_p2[3]),
        .O(\add_ln465_reg_4003[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_reg_4003[7]_i_7 
       (.I0(K_4_fu_1555_p2[2]),
        .I1(K_6_fu_1615_p2[2]),
        .O(\add_ln465_reg_4003[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_reg_4003[7]_i_8 
       (.I0(K_4_fu_1555_p2[1]),
        .I1(K_6_fu_1615_p2[1]),
        .O(\add_ln465_reg_4003[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln465_reg_4003[7]_i_9 
       (.I0(K_4_fu_1555_p2[0]),
        .I1(K_6_fu_1615_p2[0]),
        .O(\add_ln465_reg_4003[7]_i_9_n_5 ));
  FDRE \add_ln465_reg_4003_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_fu_1789_p2[0]),
        .Q(add_ln465_reg_4003[0]),
        .R(1'b0));
  FDRE \add_ln465_reg_4003_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_fu_1789_p2[10]),
        .Q(add_ln465_reg_4003[10]),
        .R(1'b0));
  FDRE \add_ln465_reg_4003_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_fu_1789_p2[11]),
        .Q(add_ln465_reg_4003[11]),
        .R(1'b0));
  FDRE \add_ln465_reg_4003_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_fu_1789_p2[12]),
        .Q(add_ln465_reg_4003[12]),
        .R(1'b0));
  CARRY8 \add_ln465_reg_4003_reg[12]_i_1 
       (.CI(\add_ln465_reg_4003_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln465_reg_4003_reg[12]_i_1_CO_UNCONNECTED [7:4],\add_ln465_reg_4003_reg[12]_i_1_n_9 ,\add_ln465_reg_4003_reg[12]_i_1_n_10 ,\add_ln465_reg_4003_reg[12]_i_1_n_11 ,\add_ln465_reg_4003_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln465_2_reg_3992_reg[10]_i_1_n_9 ,K_4_fu_1555_p2[10:8]}),
        .O({\NLW_add_ln465_reg_4003_reg[12]_i_1_O_UNCONNECTED [7:5],add_ln465_fu_1789_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln465_reg_4003[12]_i_2_n_5 ,\add_ln465_reg_4003[12]_i_3_n_5 ,\add_ln465_reg_4003[12]_i_4_n_5 ,\add_ln465_reg_4003[12]_i_5_n_5 }));
  FDRE \add_ln465_reg_4003_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_fu_1789_p2[1]),
        .Q(add_ln465_reg_4003[1]),
        .R(1'b0));
  FDRE \add_ln465_reg_4003_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_fu_1789_p2[2]),
        .Q(add_ln465_reg_4003[2]),
        .R(1'b0));
  FDRE \add_ln465_reg_4003_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_fu_1789_p2[3]),
        .Q(add_ln465_reg_4003[3]),
        .R(1'b0));
  FDRE \add_ln465_reg_4003_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_fu_1789_p2[4]),
        .Q(add_ln465_reg_4003[4]),
        .R(1'b0));
  FDRE \add_ln465_reg_4003_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_fu_1789_p2[5]),
        .Q(add_ln465_reg_4003[5]),
        .R(1'b0));
  FDRE \add_ln465_reg_4003_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_fu_1789_p2[6]),
        .Q(add_ln465_reg_4003[6]),
        .R(1'b0));
  FDRE \add_ln465_reg_4003_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_fu_1789_p2[7]),
        .Q(add_ln465_reg_4003[7]),
        .R(1'b0));
  CARRY8 \add_ln465_reg_4003_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln465_reg_4003_reg[7]_i_1_n_5 ,\add_ln465_reg_4003_reg[7]_i_1_n_6 ,\add_ln465_reg_4003_reg[7]_i_1_n_7 ,\add_ln465_reg_4003_reg[7]_i_1_n_8 ,\add_ln465_reg_4003_reg[7]_i_1_n_9 ,\add_ln465_reg_4003_reg[7]_i_1_n_10 ,\add_ln465_reg_4003_reg[7]_i_1_n_11 ,\add_ln465_reg_4003_reg[7]_i_1_n_12 }),
        .DI(K_4_fu_1555_p2[7:0]),
        .O(add_ln465_fu_1789_p2[7:0]),
        .S({\add_ln465_reg_4003[7]_i_2_n_5 ,\add_ln465_reg_4003[7]_i_3_n_5 ,\add_ln465_reg_4003[7]_i_4_n_5 ,\add_ln465_reg_4003[7]_i_5_n_5 ,\add_ln465_reg_4003[7]_i_6_n_5 ,\add_ln465_reg_4003[7]_i_7_n_5 ,\add_ln465_reg_4003[7]_i_8_n_5 ,\add_ln465_reg_4003[7]_i_9_n_5 }));
  FDRE \add_ln465_reg_4003_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_fu_1789_p2[8]),
        .Q(add_ln465_reg_4003[8]),
        .R(1'b0));
  FDRE \add_ln465_reg_4003_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln465_fu_1789_p2[9]),
        .Q(add_ln465_reg_4003[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_1_reg_4040[12]_i_2 
       (.I0(\sext_ln466_3_reg_4030_reg[10]_i_1_n_9 ),
        .I1(\sext_ln466_reg_4013_reg[10]_i_1_n_9 ),
        .O(\add_ln466_1_reg_4040[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_1_reg_4040[12]_i_3 
       (.I0(K_11_fu_1767_p2[10]),
        .I1(K_1_fu_1463_p2[10]),
        .O(\add_ln466_1_reg_4040[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_1_reg_4040[12]_i_4 
       (.I0(K_11_fu_1767_p2[9]),
        .I1(K_1_fu_1463_p2[9]),
        .O(\add_ln466_1_reg_4040[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_1_reg_4040[12]_i_5 
       (.I0(K_11_fu_1767_p2[8]),
        .I1(K_1_fu_1463_p2[8]),
        .O(\add_ln466_1_reg_4040[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_1_reg_4040[7]_i_2 
       (.I0(K_11_fu_1767_p2[7]),
        .I1(K_1_fu_1463_p2[7]),
        .O(\add_ln466_1_reg_4040[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_1_reg_4040[7]_i_3 
       (.I0(K_11_fu_1767_p2[6]),
        .I1(K_1_fu_1463_p2[6]),
        .O(\add_ln466_1_reg_4040[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_1_reg_4040[7]_i_4 
       (.I0(K_11_fu_1767_p2[5]),
        .I1(K_1_fu_1463_p2[5]),
        .O(\add_ln466_1_reg_4040[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_1_reg_4040[7]_i_5 
       (.I0(K_11_fu_1767_p2[4]),
        .I1(K_1_fu_1463_p2[4]),
        .O(\add_ln466_1_reg_4040[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_1_reg_4040[7]_i_6 
       (.I0(K_11_fu_1767_p2[3]),
        .I1(K_1_fu_1463_p2[3]),
        .O(\add_ln466_1_reg_4040[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_1_reg_4040[7]_i_7 
       (.I0(K_11_fu_1767_p2[2]),
        .I1(K_1_fu_1463_p2[2]),
        .O(\add_ln466_1_reg_4040[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_1_reg_4040[7]_i_8 
       (.I0(K_11_fu_1767_p2[1]),
        .I1(K_1_fu_1463_p2[1]),
        .O(\add_ln466_1_reg_4040[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_1_reg_4040[7]_i_9 
       (.I0(K_11_fu_1767_p2[0]),
        .I1(K_1_fu_1463_p2[0]),
        .O(\add_ln466_1_reg_4040[7]_i_9_n_5 ));
  FDRE \add_ln466_1_reg_4040_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_1_fu_1823_p2[0]),
        .Q(add_ln466_1_reg_4040[0]),
        .R(1'b0));
  FDRE \add_ln466_1_reg_4040_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_1_fu_1823_p2[10]),
        .Q(add_ln466_1_reg_4040[10]),
        .R(1'b0));
  FDRE \add_ln466_1_reg_4040_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_1_fu_1823_p2[11]),
        .Q(add_ln466_1_reg_4040[11]),
        .R(1'b0));
  FDRE \add_ln466_1_reg_4040_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_1_fu_1823_p2[12]),
        .Q(add_ln466_1_reg_4040[12]),
        .R(1'b0));
  CARRY8 \add_ln466_1_reg_4040_reg[12]_i_1 
       (.CI(\add_ln466_1_reg_4040_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln466_1_reg_4040_reg[12]_i_1_CO_UNCONNECTED [7:4],\add_ln466_1_reg_4040_reg[12]_i_1_n_9 ,\add_ln466_1_reg_4040_reg[12]_i_1_n_10 ,\add_ln466_1_reg_4040_reg[12]_i_1_n_11 ,\add_ln466_1_reg_4040_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln466_3_reg_4030_reg[10]_i_1_n_9 ,K_11_fu_1767_p2[10:8]}),
        .O({\NLW_add_ln466_1_reg_4040_reg[12]_i_1_O_UNCONNECTED [7:5],add_ln466_1_fu_1823_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln466_1_reg_4040[12]_i_2_n_5 ,\add_ln466_1_reg_4040[12]_i_3_n_5 ,\add_ln466_1_reg_4040[12]_i_4_n_5 ,\add_ln466_1_reg_4040[12]_i_5_n_5 }));
  FDRE \add_ln466_1_reg_4040_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_1_fu_1823_p2[1]),
        .Q(add_ln466_1_reg_4040[1]),
        .R(1'b0));
  FDRE \add_ln466_1_reg_4040_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_1_fu_1823_p2[2]),
        .Q(add_ln466_1_reg_4040[2]),
        .R(1'b0));
  FDRE \add_ln466_1_reg_4040_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_1_fu_1823_p2[3]),
        .Q(add_ln466_1_reg_4040[3]),
        .R(1'b0));
  FDRE \add_ln466_1_reg_4040_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_1_fu_1823_p2[4]),
        .Q(add_ln466_1_reg_4040[4]),
        .R(1'b0));
  FDRE \add_ln466_1_reg_4040_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_1_fu_1823_p2[5]),
        .Q(add_ln466_1_reg_4040[5]),
        .R(1'b0));
  FDRE \add_ln466_1_reg_4040_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_1_fu_1823_p2[6]),
        .Q(add_ln466_1_reg_4040[6]),
        .R(1'b0));
  FDRE \add_ln466_1_reg_4040_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_1_fu_1823_p2[7]),
        .Q(add_ln466_1_reg_4040[7]),
        .R(1'b0));
  CARRY8 \add_ln466_1_reg_4040_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln466_1_reg_4040_reg[7]_i_1_n_5 ,\add_ln466_1_reg_4040_reg[7]_i_1_n_6 ,\add_ln466_1_reg_4040_reg[7]_i_1_n_7 ,\add_ln466_1_reg_4040_reg[7]_i_1_n_8 ,\add_ln466_1_reg_4040_reg[7]_i_1_n_9 ,\add_ln466_1_reg_4040_reg[7]_i_1_n_10 ,\add_ln466_1_reg_4040_reg[7]_i_1_n_11 ,\add_ln466_1_reg_4040_reg[7]_i_1_n_12 }),
        .DI(K_11_fu_1767_p2[7:0]),
        .O(add_ln466_1_fu_1823_p2[7:0]),
        .S({\add_ln466_1_reg_4040[7]_i_2_n_5 ,\add_ln466_1_reg_4040[7]_i_3_n_5 ,\add_ln466_1_reg_4040[7]_i_4_n_5 ,\add_ln466_1_reg_4040[7]_i_5_n_5 ,\add_ln466_1_reg_4040[7]_i_6_n_5 ,\add_ln466_1_reg_4040[7]_i_7_n_5 ,\add_ln466_1_reg_4040[7]_i_8_n_5 ,\add_ln466_1_reg_4040[7]_i_9_n_5 }));
  FDRE \add_ln466_1_reg_4040_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_1_fu_1823_p2[8]),
        .Q(add_ln466_1_reg_4040[8]),
        .R(1'b0));
  FDRE \add_ln466_1_reg_4040_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_1_fu_1823_p2[9]),
        .Q(add_ln466_1_reg_4040[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_reg_4035[12]_i_2 
       (.I0(\sext_ln466_1_reg_4018_reg[10]_i_1_n_9 ),
        .I1(\sext_ln466_2_reg_4024_reg[10]_i_1_n_9 ),
        .O(\add_ln466_reg_4035[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_reg_4035[12]_i_3 
       (.I0(K_3_fu_1523_p2[10]),
        .I1(K_9_fu_1707_p2[10]),
        .O(\add_ln466_reg_4035[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_reg_4035[12]_i_4 
       (.I0(K_3_fu_1523_p2[9]),
        .I1(K_9_fu_1707_p2[9]),
        .O(\add_ln466_reg_4035[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_reg_4035[12]_i_5 
       (.I0(K_3_fu_1523_p2[8]),
        .I1(K_9_fu_1707_p2[8]),
        .O(\add_ln466_reg_4035[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_reg_4035[7]_i_2 
       (.I0(K_3_fu_1523_p2[7]),
        .I1(K_9_fu_1707_p2[7]),
        .O(\add_ln466_reg_4035[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_reg_4035[7]_i_3 
       (.I0(K_3_fu_1523_p2[6]),
        .I1(K_9_fu_1707_p2[6]),
        .O(\add_ln466_reg_4035[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_reg_4035[7]_i_4 
       (.I0(K_3_fu_1523_p2[5]),
        .I1(K_9_fu_1707_p2[5]),
        .O(\add_ln466_reg_4035[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_reg_4035[7]_i_5 
       (.I0(K_3_fu_1523_p2[4]),
        .I1(K_9_fu_1707_p2[4]),
        .O(\add_ln466_reg_4035[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_reg_4035[7]_i_6 
       (.I0(K_3_fu_1523_p2[3]),
        .I1(K_9_fu_1707_p2[3]),
        .O(\add_ln466_reg_4035[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_reg_4035[7]_i_7 
       (.I0(K_3_fu_1523_p2[2]),
        .I1(K_9_fu_1707_p2[2]),
        .O(\add_ln466_reg_4035[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_reg_4035[7]_i_8 
       (.I0(K_3_fu_1523_p2[1]),
        .I1(K_9_fu_1707_p2[1]),
        .O(\add_ln466_reg_4035[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln466_reg_4035[7]_i_9 
       (.I0(K_3_fu_1523_p2[0]),
        .I1(K_9_fu_1707_p2[0]),
        .O(\add_ln466_reg_4035[7]_i_9_n_5 ));
  FDRE \add_ln466_reg_4035_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_fu_1817_p2[0]),
        .Q(add_ln466_reg_4035[0]),
        .R(1'b0));
  FDRE \add_ln466_reg_4035_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_fu_1817_p2[10]),
        .Q(add_ln466_reg_4035[10]),
        .R(1'b0));
  FDRE \add_ln466_reg_4035_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_fu_1817_p2[11]),
        .Q(add_ln466_reg_4035[11]),
        .R(1'b0));
  FDRE \add_ln466_reg_4035_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_fu_1817_p2[12]),
        .Q(add_ln466_reg_4035[12]),
        .R(1'b0));
  CARRY8 \add_ln466_reg_4035_reg[12]_i_1 
       (.CI(\add_ln466_reg_4035_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln466_reg_4035_reg[12]_i_1_CO_UNCONNECTED [7:4],\add_ln466_reg_4035_reg[12]_i_1_n_9 ,\add_ln466_reg_4035_reg[12]_i_1_n_10 ,\add_ln466_reg_4035_reg[12]_i_1_n_11 ,\add_ln466_reg_4035_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln466_1_reg_4018_reg[10]_i_1_n_9 ,K_3_fu_1523_p2[10:8]}),
        .O({\NLW_add_ln466_reg_4035_reg[12]_i_1_O_UNCONNECTED [7:5],add_ln466_fu_1817_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln466_reg_4035[12]_i_2_n_5 ,\add_ln466_reg_4035[12]_i_3_n_5 ,\add_ln466_reg_4035[12]_i_4_n_5 ,\add_ln466_reg_4035[12]_i_5_n_5 }));
  FDRE \add_ln466_reg_4035_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_fu_1817_p2[1]),
        .Q(add_ln466_reg_4035[1]),
        .R(1'b0));
  FDRE \add_ln466_reg_4035_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_fu_1817_p2[2]),
        .Q(add_ln466_reg_4035[2]),
        .R(1'b0));
  FDRE \add_ln466_reg_4035_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_fu_1817_p2[3]),
        .Q(add_ln466_reg_4035[3]),
        .R(1'b0));
  FDRE \add_ln466_reg_4035_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_fu_1817_p2[4]),
        .Q(add_ln466_reg_4035[4]),
        .R(1'b0));
  FDRE \add_ln466_reg_4035_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_fu_1817_p2[5]),
        .Q(add_ln466_reg_4035[5]),
        .R(1'b0));
  FDRE \add_ln466_reg_4035_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_fu_1817_p2[6]),
        .Q(add_ln466_reg_4035[6]),
        .R(1'b0));
  FDRE \add_ln466_reg_4035_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_fu_1817_p2[7]),
        .Q(add_ln466_reg_4035[7]),
        .R(1'b0));
  CARRY8 \add_ln466_reg_4035_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln466_reg_4035_reg[7]_i_1_n_5 ,\add_ln466_reg_4035_reg[7]_i_1_n_6 ,\add_ln466_reg_4035_reg[7]_i_1_n_7 ,\add_ln466_reg_4035_reg[7]_i_1_n_8 ,\add_ln466_reg_4035_reg[7]_i_1_n_9 ,\add_ln466_reg_4035_reg[7]_i_1_n_10 ,\add_ln466_reg_4035_reg[7]_i_1_n_11 ,\add_ln466_reg_4035_reg[7]_i_1_n_12 }),
        .DI(K_3_fu_1523_p2[7:0]),
        .O(add_ln466_fu_1817_p2[7:0]),
        .S({\add_ln466_reg_4035[7]_i_2_n_5 ,\add_ln466_reg_4035[7]_i_3_n_5 ,\add_ln466_reg_4035[7]_i_4_n_5 ,\add_ln466_reg_4035[7]_i_5_n_5 ,\add_ln466_reg_4035[7]_i_6_n_5 ,\add_ln466_reg_4035[7]_i_7_n_5 ,\add_ln466_reg_4035[7]_i_8_n_5 ,\add_ln466_reg_4035[7]_i_9_n_5 }));
  FDRE \add_ln466_reg_4035_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_fu_1817_p2[8]),
        .Q(add_ln466_reg_4035[8]),
        .R(1'b0));
  FDRE \add_ln466_reg_4035_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln466_fu_1817_p2[9]),
        .Q(add_ln466_reg_4035[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln467_reg_4055[12]_i_2 
       (.I0(\sext_ln467_reg_4045_reg[10]_i_1_n_9 ),
        .I1(\sext_ln467_1_reg_4050_reg[10]_i_1_n_9 ),
        .O(\add_ln467_reg_4055[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln467_reg_4055[12]_i_3 
       (.I0(K_5_fu_1591_p2[10]),
        .I1(K_7_fu_1647_p2[10]),
        .O(\add_ln467_reg_4055[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln467_reg_4055[12]_i_4 
       (.I0(K_5_fu_1591_p2[9]),
        .I1(K_7_fu_1647_p2[9]),
        .O(\add_ln467_reg_4055[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln467_reg_4055[12]_i_5 
       (.I0(K_5_fu_1591_p2[8]),
        .I1(K_7_fu_1647_p2[8]),
        .O(\add_ln467_reg_4055[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln467_reg_4055[7]_i_2 
       (.I0(K_5_fu_1591_p2[7]),
        .I1(K_7_fu_1647_p2[7]),
        .O(\add_ln467_reg_4055[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln467_reg_4055[7]_i_3 
       (.I0(K_5_fu_1591_p2[6]),
        .I1(K_7_fu_1647_p2[6]),
        .O(\add_ln467_reg_4055[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln467_reg_4055[7]_i_4 
       (.I0(K_5_fu_1591_p2[5]),
        .I1(K_7_fu_1647_p2[5]),
        .O(\add_ln467_reg_4055[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln467_reg_4055[7]_i_5 
       (.I0(K_5_fu_1591_p2[4]),
        .I1(K_7_fu_1647_p2[4]),
        .O(\add_ln467_reg_4055[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln467_reg_4055[7]_i_6 
       (.I0(K_5_fu_1591_p2[3]),
        .I1(K_7_fu_1647_p2[3]),
        .O(\add_ln467_reg_4055[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln467_reg_4055[7]_i_7 
       (.I0(K_5_fu_1591_p2[2]),
        .I1(K_7_fu_1647_p2[2]),
        .O(\add_ln467_reg_4055[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln467_reg_4055[7]_i_8 
       (.I0(K_5_fu_1591_p2[1]),
        .I1(K_7_fu_1647_p2[1]),
        .O(\add_ln467_reg_4055[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln467_reg_4055[7]_i_9 
       (.I0(K_5_fu_1591_p2[0]),
        .I1(K_7_fu_1647_p2[0]),
        .O(\add_ln467_reg_4055[7]_i_9_n_5 ));
  FDRE \add_ln467_reg_4055_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln467_fu_1837_p2[0]),
        .Q(add_ln467_reg_4055[0]),
        .R(1'b0));
  FDRE \add_ln467_reg_4055_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln467_fu_1837_p2[10]),
        .Q(add_ln467_reg_4055[10]),
        .R(1'b0));
  FDRE \add_ln467_reg_4055_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln467_fu_1837_p2[11]),
        .Q(add_ln467_reg_4055[11]),
        .R(1'b0));
  FDRE \add_ln467_reg_4055_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln467_fu_1837_p2[12]),
        .Q(add_ln467_reg_4055[12]),
        .R(1'b0));
  CARRY8 \add_ln467_reg_4055_reg[12]_i_1 
       (.CI(\add_ln467_reg_4055_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln467_reg_4055_reg[12]_i_1_CO_UNCONNECTED [7:4],\add_ln467_reg_4055_reg[12]_i_1_n_9 ,\add_ln467_reg_4055_reg[12]_i_1_n_10 ,\add_ln467_reg_4055_reg[12]_i_1_n_11 ,\add_ln467_reg_4055_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln467_reg_4045_reg[10]_i_1_n_9 ,K_5_fu_1591_p2[10:8]}),
        .O({\NLW_add_ln467_reg_4055_reg[12]_i_1_O_UNCONNECTED [7:5],add_ln467_fu_1837_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln467_reg_4055[12]_i_2_n_5 ,\add_ln467_reg_4055[12]_i_3_n_5 ,\add_ln467_reg_4055[12]_i_4_n_5 ,\add_ln467_reg_4055[12]_i_5_n_5 }));
  FDRE \add_ln467_reg_4055_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln467_fu_1837_p2[1]),
        .Q(add_ln467_reg_4055[1]),
        .R(1'b0));
  FDRE \add_ln467_reg_4055_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln467_fu_1837_p2[2]),
        .Q(add_ln467_reg_4055[2]),
        .R(1'b0));
  FDRE \add_ln467_reg_4055_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln467_fu_1837_p2[3]),
        .Q(add_ln467_reg_4055[3]),
        .R(1'b0));
  FDRE \add_ln467_reg_4055_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln467_fu_1837_p2[4]),
        .Q(add_ln467_reg_4055[4]),
        .R(1'b0));
  FDRE \add_ln467_reg_4055_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln467_fu_1837_p2[5]),
        .Q(add_ln467_reg_4055[5]),
        .R(1'b0));
  FDRE \add_ln467_reg_4055_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln467_fu_1837_p2[6]),
        .Q(add_ln467_reg_4055[6]),
        .R(1'b0));
  FDRE \add_ln467_reg_4055_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln467_fu_1837_p2[7]),
        .Q(add_ln467_reg_4055[7]),
        .R(1'b0));
  CARRY8 \add_ln467_reg_4055_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln467_reg_4055_reg[7]_i_1_n_5 ,\add_ln467_reg_4055_reg[7]_i_1_n_6 ,\add_ln467_reg_4055_reg[7]_i_1_n_7 ,\add_ln467_reg_4055_reg[7]_i_1_n_8 ,\add_ln467_reg_4055_reg[7]_i_1_n_9 ,\add_ln467_reg_4055_reg[7]_i_1_n_10 ,\add_ln467_reg_4055_reg[7]_i_1_n_11 ,\add_ln467_reg_4055_reg[7]_i_1_n_12 }),
        .DI(K_5_fu_1591_p2[7:0]),
        .O(add_ln467_fu_1837_p2[7:0]),
        .S({\add_ln467_reg_4055[7]_i_2_n_5 ,\add_ln467_reg_4055[7]_i_3_n_5 ,\add_ln467_reg_4055[7]_i_4_n_5 ,\add_ln467_reg_4055[7]_i_5_n_5 ,\add_ln467_reg_4055[7]_i_6_n_5 ,\add_ln467_reg_4055[7]_i_7_n_5 ,\add_ln467_reg_4055[7]_i_8_n_5 ,\add_ln467_reg_4055[7]_i_9_n_5 }));
  FDRE \add_ln467_reg_4055_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln467_fu_1837_p2[8]),
        .Q(add_ln467_reg_4055[8]),
        .R(1'b0));
  FDRE \add_ln467_reg_4055_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln467_fu_1837_p2[9]),
        .Q(add_ln467_reg_4055[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_1_reg_4075[12]_i_2 
       (.I0(\sext_ln465_3_reg_3997_reg[10]_i_1_n_9 ),
        .I1(\sext_ln465_reg_3981_reg[10]_i_1_n_9 ),
        .O(\add_ln468_1_reg_4075[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_1_reg_4075[12]_i_3 
       (.I0(K_6_fu_1615_p2[10]),
        .I1(K_fu_1427_p2[10]),
        .O(\add_ln468_1_reg_4075[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_1_reg_4075[12]_i_4 
       (.I0(K_6_fu_1615_p2[9]),
        .I1(K_fu_1427_p2[9]),
        .O(\add_ln468_1_reg_4075[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_1_reg_4075[12]_i_5 
       (.I0(K_6_fu_1615_p2[8]),
        .I1(K_fu_1427_p2[8]),
        .O(\add_ln468_1_reg_4075[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_1_reg_4075[7]_i_2 
       (.I0(K_6_fu_1615_p2[7]),
        .I1(K_fu_1427_p2[7]),
        .O(\add_ln468_1_reg_4075[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_1_reg_4075[7]_i_3 
       (.I0(K_6_fu_1615_p2[6]),
        .I1(K_fu_1427_p2[6]),
        .O(\add_ln468_1_reg_4075[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_1_reg_4075[7]_i_4 
       (.I0(K_6_fu_1615_p2[5]),
        .I1(K_fu_1427_p2[5]),
        .O(\add_ln468_1_reg_4075[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_1_reg_4075[7]_i_5 
       (.I0(K_6_fu_1615_p2[4]),
        .I1(K_fu_1427_p2[4]),
        .O(\add_ln468_1_reg_4075[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_1_reg_4075[7]_i_6 
       (.I0(K_6_fu_1615_p2[3]),
        .I1(K_fu_1427_p2[3]),
        .O(\add_ln468_1_reg_4075[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_1_reg_4075[7]_i_7 
       (.I0(K_6_fu_1615_p2[2]),
        .I1(K_fu_1427_p2[2]),
        .O(\add_ln468_1_reg_4075[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_1_reg_4075[7]_i_8 
       (.I0(K_6_fu_1615_p2[1]),
        .I1(K_fu_1427_p2[1]),
        .O(\add_ln468_1_reg_4075[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_1_reg_4075[7]_i_9 
       (.I0(K_6_fu_1615_p2[0]),
        .I1(K_fu_1427_p2[0]),
        .O(\add_ln468_1_reg_4075[7]_i_9_n_5 ));
  FDRE \add_ln468_1_reg_4075_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_1_fu_1857_p2[0]),
        .Q(add_ln468_1_reg_4075[0]),
        .R(1'b0));
  FDRE \add_ln468_1_reg_4075_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_1_fu_1857_p2[10]),
        .Q(add_ln468_1_reg_4075[10]),
        .R(1'b0));
  FDRE \add_ln468_1_reg_4075_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_1_fu_1857_p2[11]),
        .Q(add_ln468_1_reg_4075[11]),
        .R(1'b0));
  FDRE \add_ln468_1_reg_4075_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_1_fu_1857_p2[12]),
        .Q(add_ln468_1_reg_4075[12]),
        .R(1'b0));
  CARRY8 \add_ln468_1_reg_4075_reg[12]_i_1 
       (.CI(\add_ln468_1_reg_4075_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln468_1_reg_4075_reg[12]_i_1_CO_UNCONNECTED [7:4],\add_ln468_1_reg_4075_reg[12]_i_1_n_9 ,\add_ln468_1_reg_4075_reg[12]_i_1_n_10 ,\add_ln468_1_reg_4075_reg[12]_i_1_n_11 ,\add_ln468_1_reg_4075_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln465_3_reg_3997_reg[10]_i_1_n_9 ,K_6_fu_1615_p2[10:8]}),
        .O({\NLW_add_ln468_1_reg_4075_reg[12]_i_1_O_UNCONNECTED [7:5],add_ln468_1_fu_1857_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln468_1_reg_4075[12]_i_2_n_5 ,\add_ln468_1_reg_4075[12]_i_3_n_5 ,\add_ln468_1_reg_4075[12]_i_4_n_5 ,\add_ln468_1_reg_4075[12]_i_5_n_5 }));
  FDRE \add_ln468_1_reg_4075_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_1_fu_1857_p2[1]),
        .Q(add_ln468_1_reg_4075[1]),
        .R(1'b0));
  FDRE \add_ln468_1_reg_4075_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_1_fu_1857_p2[2]),
        .Q(add_ln468_1_reg_4075[2]),
        .R(1'b0));
  FDRE \add_ln468_1_reg_4075_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_1_fu_1857_p2[3]),
        .Q(add_ln468_1_reg_4075[3]),
        .R(1'b0));
  FDRE \add_ln468_1_reg_4075_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_1_fu_1857_p2[4]),
        .Q(add_ln468_1_reg_4075[4]),
        .R(1'b0));
  FDRE \add_ln468_1_reg_4075_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_1_fu_1857_p2[5]),
        .Q(add_ln468_1_reg_4075[5]),
        .R(1'b0));
  FDRE \add_ln468_1_reg_4075_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_1_fu_1857_p2[6]),
        .Q(add_ln468_1_reg_4075[6]),
        .R(1'b0));
  FDRE \add_ln468_1_reg_4075_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_1_fu_1857_p2[7]),
        .Q(add_ln468_1_reg_4075[7]),
        .R(1'b0));
  CARRY8 \add_ln468_1_reg_4075_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln468_1_reg_4075_reg[7]_i_1_n_5 ,\add_ln468_1_reg_4075_reg[7]_i_1_n_6 ,\add_ln468_1_reg_4075_reg[7]_i_1_n_7 ,\add_ln468_1_reg_4075_reg[7]_i_1_n_8 ,\add_ln468_1_reg_4075_reg[7]_i_1_n_9 ,\add_ln468_1_reg_4075_reg[7]_i_1_n_10 ,\add_ln468_1_reg_4075_reg[7]_i_1_n_11 ,\add_ln468_1_reg_4075_reg[7]_i_1_n_12 }),
        .DI(K_6_fu_1615_p2[7:0]),
        .O(add_ln468_1_fu_1857_p2[7:0]),
        .S({\add_ln468_1_reg_4075[7]_i_2_n_5 ,\add_ln468_1_reg_4075[7]_i_3_n_5 ,\add_ln468_1_reg_4075[7]_i_4_n_5 ,\add_ln468_1_reg_4075[7]_i_5_n_5 ,\add_ln468_1_reg_4075[7]_i_6_n_5 ,\add_ln468_1_reg_4075[7]_i_7_n_5 ,\add_ln468_1_reg_4075[7]_i_8_n_5 ,\add_ln468_1_reg_4075[7]_i_9_n_5 }));
  FDRE \add_ln468_1_reg_4075_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_1_fu_1857_p2[8]),
        .Q(add_ln468_1_reg_4075[8]),
        .R(1'b0));
  FDRE \add_ln468_1_reg_4075_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_1_fu_1857_p2[9]),
        .Q(add_ln468_1_reg_4075[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_reg_4070[12]_i_2 
       (.I0(\sext_ln468_reg_4060_reg[10]_i_1_n_9 ),
        .I1(\sext_ln468_1_reg_4065_reg[10]_i_1_n_9 ),
        .O(\add_ln468_reg_4070[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_reg_4070[12]_i_3 
       (.I0(K_8_fu_1679_p2[10]),
        .I1(K_10_fu_1739_p2[10]),
        .O(\add_ln468_reg_4070[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_reg_4070[12]_i_4 
       (.I0(K_8_fu_1679_p2[9]),
        .I1(K_10_fu_1739_p2[9]),
        .O(\add_ln468_reg_4070[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_reg_4070[12]_i_5 
       (.I0(K_8_fu_1679_p2[8]),
        .I1(K_10_fu_1739_p2[8]),
        .O(\add_ln468_reg_4070[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_reg_4070[7]_i_2 
       (.I0(K_8_fu_1679_p2[7]),
        .I1(K_10_fu_1739_p2[7]),
        .O(\add_ln468_reg_4070[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_reg_4070[7]_i_3 
       (.I0(K_8_fu_1679_p2[6]),
        .I1(K_10_fu_1739_p2[6]),
        .O(\add_ln468_reg_4070[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_reg_4070[7]_i_4 
       (.I0(K_8_fu_1679_p2[5]),
        .I1(K_10_fu_1739_p2[5]),
        .O(\add_ln468_reg_4070[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_reg_4070[7]_i_5 
       (.I0(K_8_fu_1679_p2[4]),
        .I1(K_10_fu_1739_p2[4]),
        .O(\add_ln468_reg_4070[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_reg_4070[7]_i_6 
       (.I0(K_8_fu_1679_p2[3]),
        .I1(K_10_fu_1739_p2[3]),
        .O(\add_ln468_reg_4070[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_reg_4070[7]_i_7 
       (.I0(K_8_fu_1679_p2[2]),
        .I1(K_10_fu_1739_p2[2]),
        .O(\add_ln468_reg_4070[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_reg_4070[7]_i_8 
       (.I0(K_8_fu_1679_p2[1]),
        .I1(K_10_fu_1739_p2[1]),
        .O(\add_ln468_reg_4070[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln468_reg_4070[7]_i_9 
       (.I0(K_8_fu_1679_p2[0]),
        .I1(K_10_fu_1739_p2[0]),
        .O(\add_ln468_reg_4070[7]_i_9_n_5 ));
  FDRE \add_ln468_reg_4070_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_fu_1851_p2[0]),
        .Q(add_ln468_reg_4070[0]),
        .R(1'b0));
  FDRE \add_ln468_reg_4070_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_fu_1851_p2[10]),
        .Q(add_ln468_reg_4070[10]),
        .R(1'b0));
  FDRE \add_ln468_reg_4070_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_fu_1851_p2[11]),
        .Q(add_ln468_reg_4070[11]),
        .R(1'b0));
  FDRE \add_ln468_reg_4070_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_fu_1851_p2[12]),
        .Q(add_ln468_reg_4070[12]),
        .R(1'b0));
  CARRY8 \add_ln468_reg_4070_reg[12]_i_1 
       (.CI(\add_ln468_reg_4070_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln468_reg_4070_reg[12]_i_1_CO_UNCONNECTED [7:4],\add_ln468_reg_4070_reg[12]_i_1_n_9 ,\add_ln468_reg_4070_reg[12]_i_1_n_10 ,\add_ln468_reg_4070_reg[12]_i_1_n_11 ,\add_ln468_reg_4070_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sext_ln468_reg_4060_reg[10]_i_1_n_9 ,K_8_fu_1679_p2[10:8]}),
        .O({\NLW_add_ln468_reg_4070_reg[12]_i_1_O_UNCONNECTED [7:5],add_ln468_fu_1851_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln468_reg_4070[12]_i_2_n_5 ,\add_ln468_reg_4070[12]_i_3_n_5 ,\add_ln468_reg_4070[12]_i_4_n_5 ,\add_ln468_reg_4070[12]_i_5_n_5 }));
  FDRE \add_ln468_reg_4070_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_fu_1851_p2[1]),
        .Q(add_ln468_reg_4070[1]),
        .R(1'b0));
  FDRE \add_ln468_reg_4070_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_fu_1851_p2[2]),
        .Q(add_ln468_reg_4070[2]),
        .R(1'b0));
  FDRE \add_ln468_reg_4070_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_fu_1851_p2[3]),
        .Q(add_ln468_reg_4070[3]),
        .R(1'b0));
  FDRE \add_ln468_reg_4070_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_fu_1851_p2[4]),
        .Q(add_ln468_reg_4070[4]),
        .R(1'b0));
  FDRE \add_ln468_reg_4070_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_fu_1851_p2[5]),
        .Q(add_ln468_reg_4070[5]),
        .R(1'b0));
  FDRE \add_ln468_reg_4070_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_fu_1851_p2[6]),
        .Q(add_ln468_reg_4070[6]),
        .R(1'b0));
  FDRE \add_ln468_reg_4070_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_fu_1851_p2[7]),
        .Q(add_ln468_reg_4070[7]),
        .R(1'b0));
  CARRY8 \add_ln468_reg_4070_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln468_reg_4070_reg[7]_i_1_n_5 ,\add_ln468_reg_4070_reg[7]_i_1_n_6 ,\add_ln468_reg_4070_reg[7]_i_1_n_7 ,\add_ln468_reg_4070_reg[7]_i_1_n_8 ,\add_ln468_reg_4070_reg[7]_i_1_n_9 ,\add_ln468_reg_4070_reg[7]_i_1_n_10 ,\add_ln468_reg_4070_reg[7]_i_1_n_11 ,\add_ln468_reg_4070_reg[7]_i_1_n_12 }),
        .DI(K_8_fu_1679_p2[7:0]),
        .O(add_ln468_fu_1851_p2[7:0]),
        .S({\add_ln468_reg_4070[7]_i_2_n_5 ,\add_ln468_reg_4070[7]_i_3_n_5 ,\add_ln468_reg_4070[7]_i_4_n_5 ,\add_ln468_reg_4070[7]_i_5_n_5 ,\add_ln468_reg_4070[7]_i_6_n_5 ,\add_ln468_reg_4070[7]_i_7_n_5 ,\add_ln468_reg_4070[7]_i_8_n_5 ,\add_ln468_reg_4070[7]_i_9_n_5 }));
  FDRE \add_ln468_reg_4070_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_fu_1851_p2[8]),
        .Q(add_ln468_reg_4070[8]),
        .R(1'b0));
  FDRE \add_ln468_reg_4070_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln468_fu_1851_p2[9]),
        .Q(add_ln468_reg_4070[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln476_1_reg_4147[12]_i_11 
       (.I0(sub_ln476_fu_2308_p2[8]),
        .I1(sub_ln476_fu_2308_p2[6]),
        .I2(\add_ln476_1_reg_4147[12]_i_12_n_5 ),
        .I3(sub_ln476_fu_2308_p2[7]),
        .I4(sub_ln476_fu_2308_p2[9]),
        .O(\add_ln476_1_reg_4147[12]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln476_1_reg_4147[12]_i_12 
       (.I0(sub_ln476_fu_2308_p2[4]),
        .I1(sub_ln476_fu_2308_p2[2]),
        .I2(sub_ln476_fu_2308_p2[1]),
        .I3(sub_ln476_fu_2308_p2[0]),
        .I4(sub_ln476_fu_2308_p2[3]),
        .I5(sub_ln476_fu_2308_p2[5]),
        .O(\add_ln476_1_reg_4147[12]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln476_1_reg_4147[12]_i_13 
       (.I0(sub_ln476_fu_2308_p2[9]),
        .I1(sub_ln476_fu_2308_p2[7]),
        .I2(\add_ln476_1_reg_4147[12]_i_12_n_5 ),
        .I3(sub_ln476_fu_2308_p2[6]),
        .I4(sub_ln476_fu_2308_p2[8]),
        .I5(sub_ln476_fu_2308_p2[10]),
        .O(\add_ln476_1_reg_4147[12]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln476_1_reg_4147[12]_i_15 
       (.I0(sub_ln476_2_fu_2376_p2[9]),
        .I1(sub_ln476_2_fu_2376_p2[7]),
        .I2(\add_ln476_1_reg_4147[12]_i_19_n_5 ),
        .I3(sub_ln476_2_fu_2376_p2[6]),
        .I4(sub_ln476_2_fu_2376_p2[8]),
        .I5(sub_ln476_2_fu_2376_p2[10]),
        .O(\add_ln476_1_reg_4147[12]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln476_1_reg_4147[12]_i_16 
       (.I0(sub_ln476_2_fu_2376_p2[8]),
        .I1(sub_ln476_2_fu_2376_p2[6]),
        .I2(\add_ln476_1_reg_4147[12]_i_19_n_5 ),
        .I3(sub_ln476_2_fu_2376_p2[7]),
        .I4(sub_ln476_2_fu_2376_p2[9]),
        .O(\add_ln476_1_reg_4147[12]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \add_ln476_1_reg_4147[12]_i_17 
       (.I0(sub_ln476_2_fu_2376_p2[7]),
        .I1(\add_ln476_1_reg_4147[12]_i_19_n_5 ),
        .I2(sub_ln476_2_fu_2376_p2[6]),
        .I3(sub_ln476_2_fu_2376_p2[8]),
        .O(\add_ln476_1_reg_4147[12]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln476_1_reg_4147[12]_i_19 
       (.I0(sub_ln476_2_fu_2376_p2[4]),
        .I1(sub_ln476_2_fu_2376_p2[2]),
        .I2(sub_ln476_2_fu_2376_p2[1]),
        .I3(sub_ln476_2_fu_2376_p2[0]),
        .I4(sub_ln476_2_fu_2376_p2[3]),
        .I5(sub_ln476_2_fu_2376_p2[5]),
        .O(\add_ln476_1_reg_4147[12]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln476_1_reg_4147[12]_i_2 
       (.I0(sub_ln476_fu_2308_p2[10]),
        .I1(\add_ln476_1_reg_4147[12]_i_11_n_5 ),
        .I2(sub_ln476_fu_2308_p2[12]),
        .I3(sub_ln476_fu_2308_p2[11]),
        .O(zext_ln476_fu_2338_p1[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_20 
       (.I0(mean_reg_4110[11]),
        .I1(mean_reg_4110[12]),
        .O(\add_ln476_1_reg_4147[12]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_21 
       (.I0(mean_reg_4110[11]),
        .I1(sext_ln465_reg_3981_pp0_iter4_reg[11]),
        .O(\add_ln476_1_reg_4147[12]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_22 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[10]),
        .I1(mean_reg_4110[10]),
        .O(\add_ln476_1_reg_4147[12]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_23 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[9]),
        .I1(mean_reg_4110[9]),
        .O(\add_ln476_1_reg_4147[12]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_24 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[8]),
        .I1(mean_reg_4110[8]),
        .O(\add_ln476_1_reg_4147[12]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_25 
       (.I0(mean_reg_4110[11]),
        .I1(mean_reg_4110[12]),
        .O(\add_ln476_1_reg_4147[12]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_26 
       (.I0(mean_reg_4110[11]),
        .I1(sext_ln465_2_reg_3992_pp0_iter4_reg[11]),
        .O(\add_ln476_1_reg_4147[12]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_27 
       (.I0(sext_ln465_2_reg_3992_pp0_iter4_reg[10]),
        .I1(mean_reg_4110[10]),
        .O(\add_ln476_1_reg_4147[12]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_28 
       (.I0(sext_ln465_2_reg_3992_pp0_iter4_reg[9]),
        .I1(mean_reg_4110[9]),
        .O(\add_ln476_1_reg_4147[12]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_29 
       (.I0(sext_ln465_2_reg_3992_pp0_iter4_reg[8]),
        .I1(mean_reg_4110[8]),
        .O(\add_ln476_1_reg_4147[12]_i_29_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln476_1_reg_4147[12]_i_3 
       (.I0(\add_ln476_1_reg_4147[12]_i_11_n_5 ),
        .I1(sub_ln476_fu_2308_p2[12]),
        .I2(sub_ln476_fu_2308_p2[10]),
        .O(zext_ln476_fu_2338_p1[10]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_30 
       (.I0(sext_ln465_2_reg_3992_pp0_iter4_reg[7]),
        .I1(mean_reg_4110[7]),
        .O(\add_ln476_1_reg_4147[12]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_31 
       (.I0(sext_ln465_2_reg_3992_pp0_iter4_reg[6]),
        .I1(mean_reg_4110[6]),
        .O(\add_ln476_1_reg_4147[12]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_32 
       (.I0(sext_ln465_2_reg_3992_pp0_iter4_reg[5]),
        .I1(mean_reg_4110[5]),
        .O(\add_ln476_1_reg_4147[12]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_33 
       (.I0(sext_ln465_2_reg_3992_pp0_iter4_reg[4]),
        .I1(mean_reg_4110[4]),
        .O(\add_ln476_1_reg_4147[12]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_34 
       (.I0(sext_ln465_2_reg_3992_pp0_iter4_reg[3]),
        .I1(mean_reg_4110[3]),
        .O(\add_ln476_1_reg_4147[12]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_35 
       (.I0(sext_ln465_2_reg_3992_pp0_iter4_reg[2]),
        .I1(mean_reg_4110[2]),
        .O(\add_ln476_1_reg_4147[12]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_36 
       (.I0(sext_ln465_2_reg_3992_pp0_iter4_reg[1]),
        .I1(mean_reg_4110[1]),
        .O(\add_ln476_1_reg_4147[12]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[12]_i_37 
       (.I0(sext_ln465_2_reg_3992_pp0_iter4_reg[0]),
        .I1(mean_reg_4110[0]),
        .O(\add_ln476_1_reg_4147[12]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \add_ln476_1_reg_4147[12]_i_4 
       (.I0(sub_ln476_fu_2308_p2[8]),
        .I1(sub_ln476_fu_2308_p2[6]),
        .I2(\add_ln476_1_reg_4147[12]_i_12_n_5 ),
        .I3(sub_ln476_fu_2308_p2[7]),
        .I4(sub_ln476_fu_2308_p2[12]),
        .I5(sub_ln476_fu_2308_p2[9]),
        .O(zext_ln476_fu_2338_p1[9]));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \add_ln476_1_reg_4147[12]_i_5 
       (.I0(sub_ln476_fu_2308_p2[7]),
        .I1(\add_ln476_1_reg_4147[12]_i_12_n_5 ),
        .I2(sub_ln476_fu_2308_p2[6]),
        .I3(sub_ln476_fu_2308_p2[12]),
        .I4(sub_ln476_fu_2308_p2[8]),
        .O(zext_ln476_fu_2338_p1[8]));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln476_1_reg_4147[12]_i_6 
       (.I0(sub_ln476_fu_2308_p2[11]),
        .I1(sub_ln476_fu_2308_p2[12]),
        .I2(\add_ln476_1_reg_4147[12]_i_13_n_5 ),
        .I3(sub_ln476_2_fu_2376_p2[11]),
        .I4(sub_ln476_2_fu_2376_p2[12]),
        .I5(\add_ln476_1_reg_4147[12]_i_15_n_5 ),
        .O(\add_ln476_1_reg_4147[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln476_1_reg_4147[12]_i_7 
       (.I0(sub_ln476_fu_2308_p2[10]),
        .I1(sub_ln476_fu_2308_p2[12]),
        .I2(\add_ln476_1_reg_4147[12]_i_11_n_5 ),
        .I3(sub_ln476_2_fu_2376_p2[10]),
        .I4(sub_ln476_2_fu_2376_p2[12]),
        .I5(\add_ln476_1_reg_4147[12]_i_16_n_5 ),
        .O(\add_ln476_1_reg_4147[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln476_1_reg_4147[12]_i_8 
       (.I0(zext_ln476_fu_2338_p1[9]),
        .I1(sub_ln476_2_fu_2376_p2[9]),
        .I2(sub_ln476_2_fu_2376_p2[12]),
        .I3(\add_ln476_1_reg_4147[12]_i_17_n_5 ),
        .O(\add_ln476_1_reg_4147[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696669696)) 
    \add_ln476_1_reg_4147[12]_i_9 
       (.I0(zext_ln476_fu_2338_p1[8]),
        .I1(sub_ln476_2_fu_2376_p2[8]),
        .I2(sub_ln476_2_fu_2376_p2[12]),
        .I3(sub_ln476_2_fu_2376_p2[6]),
        .I4(\add_ln476_1_reg_4147[12]_i_19_n_5 ),
        .I5(sub_ln476_2_fu_2376_p2[7]),
        .O(\add_ln476_1_reg_4147[12]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln476_1_reg_4147[7]_i_10 
       (.I0(zext_ln476_fu_2338_p1[7]),
        .I1(sub_ln476_2_fu_2376_p2[7]),
        .I2(sub_ln476_2_fu_2376_p2[12]),
        .I3(\add_ln476_1_reg_4147[12]_i_19_n_5 ),
        .I4(sub_ln476_2_fu_2376_p2[6]),
        .O(\add_ln476_1_reg_4147[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln476_1_reg_4147[7]_i_11 
       (.I0(sub_ln476_fu_2308_p2[6]),
        .I1(sub_ln476_fu_2308_p2[12]),
        .I2(\add_ln476_1_reg_4147[12]_i_12_n_5 ),
        .I3(sub_ln476_2_fu_2376_p2[6]),
        .I4(sub_ln476_2_fu_2376_p2[12]),
        .I5(\add_ln476_1_reg_4147[12]_i_19_n_5 ),
        .O(\add_ln476_1_reg_4147[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln476_1_reg_4147[7]_i_12 
       (.I0(sub_ln476_fu_2308_p2[5]),
        .I1(sub_ln476_fu_2308_p2[12]),
        .I2(\add_ln476_1_reg_4147[7]_i_18_n_5 ),
        .I3(sub_ln476_2_fu_2376_p2[5]),
        .I4(sub_ln476_2_fu_2376_p2[12]),
        .I5(\add_ln476_1_reg_4147[7]_i_27_n_5 ),
        .O(\add_ln476_1_reg_4147[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln476_1_reg_4147[7]_i_13 
       (.I0(zext_ln476_fu_2338_p1[4]),
        .I1(sub_ln476_2_fu_2376_p2[4]),
        .I2(sub_ln476_2_fu_2376_p2[12]),
        .I3(\add_ln476_1_reg_4147[7]_i_28_n_5 ),
        .O(\add_ln476_1_reg_4147[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696969666)) 
    \add_ln476_1_reg_4147[7]_i_14 
       (.I0(zext_ln476_fu_2338_p1[3]),
        .I1(sub_ln476_2_fu_2376_p2[3]),
        .I2(sub_ln476_2_fu_2376_p2[12]),
        .I3(sub_ln476_2_fu_2376_p2[0]),
        .I4(sub_ln476_2_fu_2376_p2[1]),
        .I5(sub_ln476_2_fu_2376_p2[2]),
        .O(\add_ln476_1_reg_4147[7]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h96969666)) 
    \add_ln476_1_reg_4147[7]_i_15 
       (.I0(zext_ln476_fu_2338_p1[2]),
        .I1(sub_ln476_2_fu_2376_p2[2]),
        .I2(sub_ln476_2_fu_2376_p2[12]),
        .I3(sub_ln476_2_fu_2376_p2[1]),
        .I4(sub_ln476_2_fu_2376_p2[0]),
        .O(\add_ln476_1_reg_4147[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln476_1_reg_4147[7]_i_16 
       (.I0(sub_ln476_fu_2308_p2[1]),
        .I1(sub_ln476_fu_2308_p2[12]),
        .I2(sub_ln476_fu_2308_p2[0]),
        .I3(sub_ln476_2_fu_2376_p2[1]),
        .I4(sub_ln476_2_fu_2376_p2[12]),
        .I5(sub_ln476_2_fu_2376_p2[0]),
        .O(\add_ln476_1_reg_4147[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln476_1_reg_4147[7]_i_17 
       (.I0(sub_ln476_fu_2308_p2[0]),
        .I1(sub_ln476_2_fu_2376_p2[0]),
        .O(\add_ln476_1_reg_4147[7]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln476_1_reg_4147[7]_i_18 
       (.I0(sub_ln476_fu_2308_p2[3]),
        .I1(sub_ln476_fu_2308_p2[0]),
        .I2(sub_ln476_fu_2308_p2[1]),
        .I3(sub_ln476_fu_2308_p2[2]),
        .I4(sub_ln476_fu_2308_p2[4]),
        .O(\add_ln476_1_reg_4147[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[7]_i_19 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[7]),
        .I1(mean_reg_4110[7]),
        .O(\add_ln476_1_reg_4147[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln476_1_reg_4147[7]_i_2 
       (.I0(sub_ln476_fu_2308_p2[6]),
        .I1(\add_ln476_1_reg_4147[12]_i_12_n_5 ),
        .I2(sub_ln476_fu_2308_p2[12]),
        .I3(sub_ln476_fu_2308_p2[7]),
        .O(zext_ln476_fu_2338_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[7]_i_20 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[6]),
        .I1(mean_reg_4110[6]),
        .O(\add_ln476_1_reg_4147[7]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[7]_i_21 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[5]),
        .I1(mean_reg_4110[5]),
        .O(\add_ln476_1_reg_4147[7]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[7]_i_22 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[4]),
        .I1(mean_reg_4110[4]),
        .O(\add_ln476_1_reg_4147[7]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[7]_i_23 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[3]),
        .I1(mean_reg_4110[3]),
        .O(\add_ln476_1_reg_4147[7]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[7]_i_24 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[2]),
        .I1(mean_reg_4110[2]),
        .O(\add_ln476_1_reg_4147[7]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[7]_i_25 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[1]),
        .I1(mean_reg_4110[1]),
        .O(\add_ln476_1_reg_4147[7]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4147[7]_i_26 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[0]),
        .I1(mean_reg_4110[0]),
        .O(\add_ln476_1_reg_4147[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln476_1_reg_4147[7]_i_27 
       (.I0(sub_ln476_2_fu_2376_p2[3]),
        .I1(sub_ln476_2_fu_2376_p2[0]),
        .I2(sub_ln476_2_fu_2376_p2[1]),
        .I3(sub_ln476_2_fu_2376_p2[2]),
        .I4(sub_ln476_2_fu_2376_p2[4]),
        .O(\add_ln476_1_reg_4147[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln476_1_reg_4147[7]_i_28 
       (.I0(sub_ln476_2_fu_2376_p2[2]),
        .I1(sub_ln476_2_fu_2376_p2[1]),
        .I2(sub_ln476_2_fu_2376_p2[0]),
        .I3(sub_ln476_2_fu_2376_p2[3]),
        .O(\add_ln476_1_reg_4147[7]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln476_1_reg_4147[7]_i_3 
       (.I0(\add_ln476_1_reg_4147[12]_i_12_n_5 ),
        .I1(sub_ln476_fu_2308_p2[12]),
        .I2(sub_ln476_fu_2308_p2[6]),
        .O(zext_ln476_fu_2338_p1[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln476_1_reg_4147[7]_i_4 
       (.I0(\add_ln476_1_reg_4147[7]_i_18_n_5 ),
        .I1(sub_ln476_fu_2308_p2[12]),
        .I2(sub_ln476_fu_2308_p2[5]),
        .O(zext_ln476_fu_2338_p1[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \add_ln476_1_reg_4147[7]_i_5 
       (.I0(sub_ln476_fu_2308_p2[3]),
        .I1(sub_ln476_fu_2308_p2[0]),
        .I2(sub_ln476_fu_2308_p2[1]),
        .I3(sub_ln476_fu_2308_p2[2]),
        .I4(sub_ln476_fu_2308_p2[12]),
        .I5(sub_ln476_fu_2308_p2[4]),
        .O(zext_ln476_fu_2338_p1[4]));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \add_ln476_1_reg_4147[7]_i_6 
       (.I0(sub_ln476_fu_2308_p2[2]),
        .I1(sub_ln476_fu_2308_p2[1]),
        .I2(sub_ln476_fu_2308_p2[0]),
        .I3(sub_ln476_fu_2308_p2[12]),
        .I4(sub_ln476_fu_2308_p2[3]),
        .O(zext_ln476_fu_2338_p1[3]));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \add_ln476_1_reg_4147[7]_i_7 
       (.I0(sub_ln476_fu_2308_p2[0]),
        .I1(sub_ln476_fu_2308_p2[1]),
        .I2(sub_ln476_fu_2308_p2[12]),
        .I3(sub_ln476_fu_2308_p2[2]),
        .O(zext_ln476_fu_2338_p1[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln476_1_reg_4147[7]_i_8 
       (.I0(sub_ln476_fu_2308_p2[0]),
        .I1(sub_ln476_fu_2308_p2[12]),
        .I2(sub_ln476_fu_2308_p2[1]),
        .O(zext_ln476_fu_2338_p1[1]));
  FDRE \add_ln476_1_reg_4147_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_1_fu_2450_p2[0]),
        .Q(add_ln476_1_reg_4147[0]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4147_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_1_fu_2450_p2[10]),
        .Q(add_ln476_1_reg_4147[10]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4147_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_1_fu_2450_p2[11]),
        .Q(add_ln476_1_reg_4147[11]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4147_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_1_fu_2450_p2[12]),
        .Q(add_ln476_1_reg_4147[12]),
        .R(1'b0));
  CARRY8 \add_ln476_1_reg_4147_reg[12]_i_1 
       (.CI(\add_ln476_1_reg_4147_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_1_reg_4147_reg[12]_i_1_CO_UNCONNECTED [7:5],add_ln476_1_fu_2450_p2[12],\NLW_add_ln476_1_reg_4147_reg[12]_i_1_CO_UNCONNECTED [3],\add_ln476_1_reg_4147_reg[12]_i_1_n_10 ,\add_ln476_1_reg_4147_reg[12]_i_1_n_11 ,\add_ln476_1_reg_4147_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,zext_ln476_fu_2338_p1[11:8]}),
        .O({\NLW_add_ln476_1_reg_4147_reg[12]_i_1_O_UNCONNECTED [7:4],add_ln476_1_fu_2450_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln476_1_reg_4147[12]_i_6_n_5 ,\add_ln476_1_reg_4147[12]_i_7_n_5 ,\add_ln476_1_reg_4147[12]_i_8_n_5 ,\add_ln476_1_reg_4147[12]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_1_reg_4147_reg[12]_i_10 
       (.CI(\add_ln476_1_reg_4147_reg[7]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_1_reg_4147_reg[12]_i_10_CO_UNCONNECTED [7:4],\add_ln476_1_reg_4147_reg[12]_i_10_n_9 ,\add_ln476_1_reg_4147_reg[12]_i_10_n_10 ,\add_ln476_1_reg_4147_reg[12]_i_10_n_11 ,\add_ln476_1_reg_4147_reg[12]_i_10_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_reg_4110[11],sext_ln465_reg_3981_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln476_1_reg_4147_reg[12]_i_10_O_UNCONNECTED [7:5],sub_ln476_fu_2308_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln476_1_reg_4147[12]_i_20_n_5 ,\add_ln476_1_reg_4147[12]_i_21_n_5 ,\add_ln476_1_reg_4147[12]_i_22_n_5 ,\add_ln476_1_reg_4147[12]_i_23_n_5 ,\add_ln476_1_reg_4147[12]_i_24_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_1_reg_4147_reg[12]_i_14 
       (.CI(\add_ln476_1_reg_4147_reg[12]_i_18_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_1_reg_4147_reg[12]_i_14_CO_UNCONNECTED [7:4],\add_ln476_1_reg_4147_reg[12]_i_14_n_9 ,\add_ln476_1_reg_4147_reg[12]_i_14_n_10 ,\add_ln476_1_reg_4147_reg[12]_i_14_n_11 ,\add_ln476_1_reg_4147_reg[12]_i_14_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_reg_4110[11],sext_ln465_2_reg_3992_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln476_1_reg_4147_reg[12]_i_14_O_UNCONNECTED [7:5],sub_ln476_2_fu_2376_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln476_1_reg_4147[12]_i_25_n_5 ,\add_ln476_1_reg_4147[12]_i_26_n_5 ,\add_ln476_1_reg_4147[12]_i_27_n_5 ,\add_ln476_1_reg_4147[12]_i_28_n_5 ,\add_ln476_1_reg_4147[12]_i_29_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_1_reg_4147_reg[12]_i_18 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln476_1_reg_4147_reg[12]_i_18_n_5 ,\add_ln476_1_reg_4147_reg[12]_i_18_n_6 ,\add_ln476_1_reg_4147_reg[12]_i_18_n_7 ,\add_ln476_1_reg_4147_reg[12]_i_18_n_8 ,\add_ln476_1_reg_4147_reg[12]_i_18_n_9 ,\add_ln476_1_reg_4147_reg[12]_i_18_n_10 ,\add_ln476_1_reg_4147_reg[12]_i_18_n_11 ,\add_ln476_1_reg_4147_reg[12]_i_18_n_12 }),
        .DI(sext_ln465_2_reg_3992_pp0_iter4_reg[7:0]),
        .O(sub_ln476_2_fu_2376_p2[7:0]),
        .S({\add_ln476_1_reg_4147[12]_i_30_n_5 ,\add_ln476_1_reg_4147[12]_i_31_n_5 ,\add_ln476_1_reg_4147[12]_i_32_n_5 ,\add_ln476_1_reg_4147[12]_i_33_n_5 ,\add_ln476_1_reg_4147[12]_i_34_n_5 ,\add_ln476_1_reg_4147[12]_i_35_n_5 ,\add_ln476_1_reg_4147[12]_i_36_n_5 ,\add_ln476_1_reg_4147[12]_i_37_n_5 }));
  FDRE \add_ln476_1_reg_4147_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_1_fu_2450_p2[1]),
        .Q(add_ln476_1_reg_4147[1]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4147_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_1_fu_2450_p2[2]),
        .Q(add_ln476_1_reg_4147[2]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4147_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_1_fu_2450_p2[3]),
        .Q(add_ln476_1_reg_4147[3]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4147_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_1_fu_2450_p2[4]),
        .Q(add_ln476_1_reg_4147[4]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4147_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_1_fu_2450_p2[5]),
        .Q(add_ln476_1_reg_4147[5]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4147_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_1_fu_2450_p2[6]),
        .Q(add_ln476_1_reg_4147[6]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4147_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_1_fu_2450_p2[7]),
        .Q(add_ln476_1_reg_4147[7]),
        .R(1'b0));
  CARRY8 \add_ln476_1_reg_4147_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln476_1_reg_4147_reg[7]_i_1_n_5 ,\add_ln476_1_reg_4147_reg[7]_i_1_n_6 ,\add_ln476_1_reg_4147_reg[7]_i_1_n_7 ,\add_ln476_1_reg_4147_reg[7]_i_1_n_8 ,\add_ln476_1_reg_4147_reg[7]_i_1_n_9 ,\add_ln476_1_reg_4147_reg[7]_i_1_n_10 ,\add_ln476_1_reg_4147_reg[7]_i_1_n_11 ,\add_ln476_1_reg_4147_reg[7]_i_1_n_12 }),
        .DI({zext_ln476_fu_2338_p1[7:1],sub_ln476_fu_2308_p2[0]}),
        .O(add_ln476_1_fu_2450_p2[7:0]),
        .S({\add_ln476_1_reg_4147[7]_i_10_n_5 ,\add_ln476_1_reg_4147[7]_i_11_n_5 ,\add_ln476_1_reg_4147[7]_i_12_n_5 ,\add_ln476_1_reg_4147[7]_i_13_n_5 ,\add_ln476_1_reg_4147[7]_i_14_n_5 ,\add_ln476_1_reg_4147[7]_i_15_n_5 ,\add_ln476_1_reg_4147[7]_i_16_n_5 ,\add_ln476_1_reg_4147[7]_i_17_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_1_reg_4147_reg[7]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln476_1_reg_4147_reg[7]_i_9_n_5 ,\add_ln476_1_reg_4147_reg[7]_i_9_n_6 ,\add_ln476_1_reg_4147_reg[7]_i_9_n_7 ,\add_ln476_1_reg_4147_reg[7]_i_9_n_8 ,\add_ln476_1_reg_4147_reg[7]_i_9_n_9 ,\add_ln476_1_reg_4147_reg[7]_i_9_n_10 ,\add_ln476_1_reg_4147_reg[7]_i_9_n_11 ,\add_ln476_1_reg_4147_reg[7]_i_9_n_12 }),
        .DI(sext_ln465_reg_3981_pp0_iter4_reg[7:0]),
        .O(sub_ln476_fu_2308_p2[7:0]),
        .S({\add_ln476_1_reg_4147[7]_i_19_n_5 ,\add_ln476_1_reg_4147[7]_i_20_n_5 ,\add_ln476_1_reg_4147[7]_i_21_n_5 ,\add_ln476_1_reg_4147[7]_i_22_n_5 ,\add_ln476_1_reg_4147[7]_i_23_n_5 ,\add_ln476_1_reg_4147[7]_i_24_n_5 ,\add_ln476_1_reg_4147[7]_i_25_n_5 ,\add_ln476_1_reg_4147[7]_i_26_n_5 }));
  FDRE \add_ln476_1_reg_4147_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_1_fu_2450_p2[8]),
        .Q(add_ln476_1_reg_4147[8]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4147_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_1_fu_2450_p2[9]),
        .Q(add_ln476_1_reg_4147[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln476_reg_4142[12]_i_11 
       (.I0(sub_ln476_3_fu_2410_p2[8]),
        .I1(sub_ln476_3_fu_2410_p2[6]),
        .I2(\add_ln476_reg_4142[12]_i_12_n_5 ),
        .I3(sub_ln476_3_fu_2410_p2[7]),
        .I4(sub_ln476_3_fu_2410_p2[9]),
        .O(\add_ln476_reg_4142[12]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln476_reg_4142[12]_i_12 
       (.I0(sub_ln476_3_fu_2410_p2[4]),
        .I1(sub_ln476_3_fu_2410_p2[2]),
        .I2(sub_ln476_3_fu_2410_p2[1]),
        .I3(sub_ln476_3_fu_2410_p2[0]),
        .I4(sub_ln476_3_fu_2410_p2[3]),
        .I5(sub_ln476_3_fu_2410_p2[5]),
        .O(\add_ln476_reg_4142[12]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln476_reg_4142[12]_i_13 
       (.I0(sub_ln476_3_fu_2410_p2[9]),
        .I1(sub_ln476_3_fu_2410_p2[7]),
        .I2(\add_ln476_reg_4142[12]_i_12_n_5 ),
        .I3(sub_ln476_3_fu_2410_p2[6]),
        .I4(sub_ln476_3_fu_2410_p2[8]),
        .I5(sub_ln476_3_fu_2410_p2[10]),
        .O(\add_ln476_reg_4142[12]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln476_reg_4142[12]_i_15 
       (.I0(sub_ln476_1_fu_2342_p2[9]),
        .I1(sub_ln476_1_fu_2342_p2[7]),
        .I2(\add_ln476_reg_4142[12]_i_19_n_5 ),
        .I3(sub_ln476_1_fu_2342_p2[6]),
        .I4(sub_ln476_1_fu_2342_p2[8]),
        .I5(sub_ln476_1_fu_2342_p2[10]),
        .O(\add_ln476_reg_4142[12]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln476_reg_4142[12]_i_16 
       (.I0(sub_ln476_1_fu_2342_p2[8]),
        .I1(sub_ln476_1_fu_2342_p2[6]),
        .I2(\add_ln476_reg_4142[12]_i_19_n_5 ),
        .I3(sub_ln476_1_fu_2342_p2[7]),
        .I4(sub_ln476_1_fu_2342_p2[9]),
        .O(\add_ln476_reg_4142[12]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \add_ln476_reg_4142[12]_i_17 
       (.I0(sub_ln476_1_fu_2342_p2[7]),
        .I1(\add_ln476_reg_4142[12]_i_19_n_5 ),
        .I2(sub_ln476_1_fu_2342_p2[6]),
        .I3(sub_ln476_1_fu_2342_p2[8]),
        .O(\add_ln476_reg_4142[12]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln476_reg_4142[12]_i_19 
       (.I0(sub_ln476_1_fu_2342_p2[4]),
        .I1(sub_ln476_1_fu_2342_p2[2]),
        .I2(sub_ln476_1_fu_2342_p2[1]),
        .I3(sub_ln476_1_fu_2342_p2[0]),
        .I4(sub_ln476_1_fu_2342_p2[3]),
        .I5(sub_ln476_1_fu_2342_p2[5]),
        .O(\add_ln476_reg_4142[12]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln476_reg_4142[12]_i_2 
       (.I0(sub_ln476_3_fu_2410_p2[10]),
        .I1(\add_ln476_reg_4142[12]_i_11_n_5 ),
        .I2(sub_ln476_3_fu_2410_p2[12]),
        .I3(sub_ln476_3_fu_2410_p2[11]),
        .O(zext_ln476_3_fu_2440_p1[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_20 
       (.I0(mean_reg_4110[11]),
        .I1(mean_reg_4110[12]),
        .O(\add_ln476_reg_4142[12]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_21 
       (.I0(mean_reg_4110[11]),
        .I1(sext_ln465_3_reg_3997_pp0_iter4_reg[11]),
        .O(\add_ln476_reg_4142[12]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_22 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[10]),
        .I1(mean_reg_4110[10]),
        .O(\add_ln476_reg_4142[12]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_23 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[9]),
        .I1(mean_reg_4110[9]),
        .O(\add_ln476_reg_4142[12]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_24 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[8]),
        .I1(mean_reg_4110[8]),
        .O(\add_ln476_reg_4142[12]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_25 
       (.I0(mean_reg_4110[11]),
        .I1(mean_reg_4110[12]),
        .O(\add_ln476_reg_4142[12]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_26 
       (.I0(mean_reg_4110[11]),
        .I1(sext_ln465_1_reg_3987_pp0_iter4_reg[11]),
        .O(\add_ln476_reg_4142[12]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_27 
       (.I0(sext_ln465_1_reg_3987_pp0_iter4_reg[10]),
        .I1(mean_reg_4110[10]),
        .O(\add_ln476_reg_4142[12]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_28 
       (.I0(sext_ln465_1_reg_3987_pp0_iter4_reg[9]),
        .I1(mean_reg_4110[9]),
        .O(\add_ln476_reg_4142[12]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_29 
       (.I0(sext_ln465_1_reg_3987_pp0_iter4_reg[8]),
        .I1(mean_reg_4110[8]),
        .O(\add_ln476_reg_4142[12]_i_29_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln476_reg_4142[12]_i_3 
       (.I0(\add_ln476_reg_4142[12]_i_11_n_5 ),
        .I1(sub_ln476_3_fu_2410_p2[12]),
        .I2(sub_ln476_3_fu_2410_p2[10]),
        .O(zext_ln476_3_fu_2440_p1[10]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_30 
       (.I0(sext_ln465_1_reg_3987_pp0_iter4_reg[7]),
        .I1(mean_reg_4110[7]),
        .O(\add_ln476_reg_4142[12]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_31 
       (.I0(sext_ln465_1_reg_3987_pp0_iter4_reg[6]),
        .I1(mean_reg_4110[6]),
        .O(\add_ln476_reg_4142[12]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_32 
       (.I0(sext_ln465_1_reg_3987_pp0_iter4_reg[5]),
        .I1(mean_reg_4110[5]),
        .O(\add_ln476_reg_4142[12]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_33 
       (.I0(sext_ln465_1_reg_3987_pp0_iter4_reg[4]),
        .I1(mean_reg_4110[4]),
        .O(\add_ln476_reg_4142[12]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_34 
       (.I0(sext_ln465_1_reg_3987_pp0_iter4_reg[3]),
        .I1(mean_reg_4110[3]),
        .O(\add_ln476_reg_4142[12]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_35 
       (.I0(sext_ln465_1_reg_3987_pp0_iter4_reg[2]),
        .I1(mean_reg_4110[2]),
        .O(\add_ln476_reg_4142[12]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_36 
       (.I0(sext_ln465_1_reg_3987_pp0_iter4_reg[1]),
        .I1(mean_reg_4110[1]),
        .O(\add_ln476_reg_4142[12]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[12]_i_37 
       (.I0(sext_ln465_1_reg_3987_pp0_iter4_reg[0]),
        .I1(mean_reg_4110[0]),
        .O(\add_ln476_reg_4142[12]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \add_ln476_reg_4142[12]_i_4 
       (.I0(sub_ln476_3_fu_2410_p2[8]),
        .I1(sub_ln476_3_fu_2410_p2[6]),
        .I2(\add_ln476_reg_4142[12]_i_12_n_5 ),
        .I3(sub_ln476_3_fu_2410_p2[7]),
        .I4(sub_ln476_3_fu_2410_p2[12]),
        .I5(sub_ln476_3_fu_2410_p2[9]),
        .O(zext_ln476_3_fu_2440_p1[9]));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \add_ln476_reg_4142[12]_i_5 
       (.I0(sub_ln476_3_fu_2410_p2[7]),
        .I1(\add_ln476_reg_4142[12]_i_12_n_5 ),
        .I2(sub_ln476_3_fu_2410_p2[6]),
        .I3(sub_ln476_3_fu_2410_p2[12]),
        .I4(sub_ln476_3_fu_2410_p2[8]),
        .O(zext_ln476_3_fu_2440_p1[8]));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln476_reg_4142[12]_i_6 
       (.I0(sub_ln476_3_fu_2410_p2[11]),
        .I1(sub_ln476_3_fu_2410_p2[12]),
        .I2(\add_ln476_reg_4142[12]_i_13_n_5 ),
        .I3(sub_ln476_1_fu_2342_p2[11]),
        .I4(sub_ln476_1_fu_2342_p2[12]),
        .I5(\add_ln476_reg_4142[12]_i_15_n_5 ),
        .O(\add_ln476_reg_4142[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln476_reg_4142[12]_i_7 
       (.I0(sub_ln476_3_fu_2410_p2[10]),
        .I1(sub_ln476_3_fu_2410_p2[12]),
        .I2(\add_ln476_reg_4142[12]_i_11_n_5 ),
        .I3(sub_ln476_1_fu_2342_p2[10]),
        .I4(sub_ln476_1_fu_2342_p2[12]),
        .I5(\add_ln476_reg_4142[12]_i_16_n_5 ),
        .O(\add_ln476_reg_4142[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln476_reg_4142[12]_i_8 
       (.I0(zext_ln476_3_fu_2440_p1[9]),
        .I1(sub_ln476_1_fu_2342_p2[9]),
        .I2(sub_ln476_1_fu_2342_p2[12]),
        .I3(\add_ln476_reg_4142[12]_i_17_n_5 ),
        .O(\add_ln476_reg_4142[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696669696)) 
    \add_ln476_reg_4142[12]_i_9 
       (.I0(zext_ln476_3_fu_2440_p1[8]),
        .I1(sub_ln476_1_fu_2342_p2[8]),
        .I2(sub_ln476_1_fu_2342_p2[12]),
        .I3(sub_ln476_1_fu_2342_p2[6]),
        .I4(\add_ln476_reg_4142[12]_i_19_n_5 ),
        .I5(sub_ln476_1_fu_2342_p2[7]),
        .O(\add_ln476_reg_4142[12]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln476_reg_4142[7]_i_10 
       (.I0(zext_ln476_3_fu_2440_p1[7]),
        .I1(sub_ln476_1_fu_2342_p2[7]),
        .I2(sub_ln476_1_fu_2342_p2[12]),
        .I3(\add_ln476_reg_4142[12]_i_19_n_5 ),
        .I4(sub_ln476_1_fu_2342_p2[6]),
        .O(\add_ln476_reg_4142[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln476_reg_4142[7]_i_11 
       (.I0(sub_ln476_3_fu_2410_p2[6]),
        .I1(sub_ln476_3_fu_2410_p2[12]),
        .I2(\add_ln476_reg_4142[12]_i_12_n_5 ),
        .I3(sub_ln476_1_fu_2342_p2[6]),
        .I4(sub_ln476_1_fu_2342_p2[12]),
        .I5(\add_ln476_reg_4142[12]_i_19_n_5 ),
        .O(\add_ln476_reg_4142[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln476_reg_4142[7]_i_12 
       (.I0(sub_ln476_3_fu_2410_p2[5]),
        .I1(sub_ln476_3_fu_2410_p2[12]),
        .I2(\add_ln476_reg_4142[7]_i_18_n_5 ),
        .I3(sub_ln476_1_fu_2342_p2[5]),
        .I4(sub_ln476_1_fu_2342_p2[12]),
        .I5(\add_ln476_reg_4142[7]_i_27_n_5 ),
        .O(\add_ln476_reg_4142[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln476_reg_4142[7]_i_13 
       (.I0(zext_ln476_3_fu_2440_p1[4]),
        .I1(sub_ln476_1_fu_2342_p2[4]),
        .I2(sub_ln476_1_fu_2342_p2[12]),
        .I3(\add_ln476_reg_4142[7]_i_28_n_5 ),
        .O(\add_ln476_reg_4142[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696969666)) 
    \add_ln476_reg_4142[7]_i_14 
       (.I0(zext_ln476_3_fu_2440_p1[3]),
        .I1(sub_ln476_1_fu_2342_p2[3]),
        .I2(sub_ln476_1_fu_2342_p2[12]),
        .I3(sub_ln476_1_fu_2342_p2[0]),
        .I4(sub_ln476_1_fu_2342_p2[1]),
        .I5(sub_ln476_1_fu_2342_p2[2]),
        .O(\add_ln476_reg_4142[7]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h96969666)) 
    \add_ln476_reg_4142[7]_i_15 
       (.I0(zext_ln476_3_fu_2440_p1[2]),
        .I1(sub_ln476_1_fu_2342_p2[2]),
        .I2(sub_ln476_1_fu_2342_p2[12]),
        .I3(sub_ln476_1_fu_2342_p2[1]),
        .I4(sub_ln476_1_fu_2342_p2[0]),
        .O(\add_ln476_reg_4142[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln476_reg_4142[7]_i_16 
       (.I0(sub_ln476_3_fu_2410_p2[1]),
        .I1(sub_ln476_3_fu_2410_p2[12]),
        .I2(sub_ln476_3_fu_2410_p2[0]),
        .I3(sub_ln476_1_fu_2342_p2[1]),
        .I4(sub_ln476_1_fu_2342_p2[12]),
        .I5(sub_ln476_1_fu_2342_p2[0]),
        .O(\add_ln476_reg_4142[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln476_reg_4142[7]_i_17 
       (.I0(sub_ln476_3_fu_2410_p2[0]),
        .I1(sub_ln476_1_fu_2342_p2[0]),
        .O(\add_ln476_reg_4142[7]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln476_reg_4142[7]_i_18 
       (.I0(sub_ln476_3_fu_2410_p2[3]),
        .I1(sub_ln476_3_fu_2410_p2[0]),
        .I2(sub_ln476_3_fu_2410_p2[1]),
        .I3(sub_ln476_3_fu_2410_p2[2]),
        .I4(sub_ln476_3_fu_2410_p2[4]),
        .O(\add_ln476_reg_4142[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[7]_i_19 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[7]),
        .I1(mean_reg_4110[7]),
        .O(\add_ln476_reg_4142[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln476_reg_4142[7]_i_2 
       (.I0(sub_ln476_3_fu_2410_p2[6]),
        .I1(\add_ln476_reg_4142[12]_i_12_n_5 ),
        .I2(sub_ln476_3_fu_2410_p2[12]),
        .I3(sub_ln476_3_fu_2410_p2[7]),
        .O(zext_ln476_3_fu_2440_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[7]_i_20 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[6]),
        .I1(mean_reg_4110[6]),
        .O(\add_ln476_reg_4142[7]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[7]_i_21 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[5]),
        .I1(mean_reg_4110[5]),
        .O(\add_ln476_reg_4142[7]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[7]_i_22 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[4]),
        .I1(mean_reg_4110[4]),
        .O(\add_ln476_reg_4142[7]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[7]_i_23 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[3]),
        .I1(mean_reg_4110[3]),
        .O(\add_ln476_reg_4142[7]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[7]_i_24 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[2]),
        .I1(mean_reg_4110[2]),
        .O(\add_ln476_reg_4142[7]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[7]_i_25 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[1]),
        .I1(mean_reg_4110[1]),
        .O(\add_ln476_reg_4142[7]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4142[7]_i_26 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[0]),
        .I1(mean_reg_4110[0]),
        .O(\add_ln476_reg_4142[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln476_reg_4142[7]_i_27 
       (.I0(sub_ln476_1_fu_2342_p2[3]),
        .I1(sub_ln476_1_fu_2342_p2[0]),
        .I2(sub_ln476_1_fu_2342_p2[1]),
        .I3(sub_ln476_1_fu_2342_p2[2]),
        .I4(sub_ln476_1_fu_2342_p2[4]),
        .O(\add_ln476_reg_4142[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln476_reg_4142[7]_i_28 
       (.I0(sub_ln476_1_fu_2342_p2[2]),
        .I1(sub_ln476_1_fu_2342_p2[1]),
        .I2(sub_ln476_1_fu_2342_p2[0]),
        .I3(sub_ln476_1_fu_2342_p2[3]),
        .O(\add_ln476_reg_4142[7]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln476_reg_4142[7]_i_3 
       (.I0(\add_ln476_reg_4142[12]_i_12_n_5 ),
        .I1(sub_ln476_3_fu_2410_p2[12]),
        .I2(sub_ln476_3_fu_2410_p2[6]),
        .O(zext_ln476_3_fu_2440_p1[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln476_reg_4142[7]_i_4 
       (.I0(\add_ln476_reg_4142[7]_i_18_n_5 ),
        .I1(sub_ln476_3_fu_2410_p2[12]),
        .I2(sub_ln476_3_fu_2410_p2[5]),
        .O(zext_ln476_3_fu_2440_p1[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \add_ln476_reg_4142[7]_i_5 
       (.I0(sub_ln476_3_fu_2410_p2[3]),
        .I1(sub_ln476_3_fu_2410_p2[0]),
        .I2(sub_ln476_3_fu_2410_p2[1]),
        .I3(sub_ln476_3_fu_2410_p2[2]),
        .I4(sub_ln476_3_fu_2410_p2[12]),
        .I5(sub_ln476_3_fu_2410_p2[4]),
        .O(zext_ln476_3_fu_2440_p1[4]));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \add_ln476_reg_4142[7]_i_6 
       (.I0(sub_ln476_3_fu_2410_p2[2]),
        .I1(sub_ln476_3_fu_2410_p2[1]),
        .I2(sub_ln476_3_fu_2410_p2[0]),
        .I3(sub_ln476_3_fu_2410_p2[12]),
        .I4(sub_ln476_3_fu_2410_p2[3]),
        .O(zext_ln476_3_fu_2440_p1[3]));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \add_ln476_reg_4142[7]_i_7 
       (.I0(sub_ln476_3_fu_2410_p2[0]),
        .I1(sub_ln476_3_fu_2410_p2[1]),
        .I2(sub_ln476_3_fu_2410_p2[12]),
        .I3(sub_ln476_3_fu_2410_p2[2]),
        .O(zext_ln476_3_fu_2440_p1[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln476_reg_4142[7]_i_8 
       (.I0(sub_ln476_3_fu_2410_p2[0]),
        .I1(sub_ln476_3_fu_2410_p2[12]),
        .I2(sub_ln476_3_fu_2410_p2[1]),
        .O(zext_ln476_3_fu_2440_p1[1]));
  FDRE \add_ln476_reg_4142_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_fu_2444_p2[0]),
        .Q(add_ln476_reg_4142[0]),
        .R(1'b0));
  FDRE \add_ln476_reg_4142_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_fu_2444_p2[10]),
        .Q(add_ln476_reg_4142[10]),
        .R(1'b0));
  FDRE \add_ln476_reg_4142_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_fu_2444_p2[11]),
        .Q(add_ln476_reg_4142[11]),
        .R(1'b0));
  FDRE \add_ln476_reg_4142_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_fu_2444_p2[12]),
        .Q(add_ln476_reg_4142[12]),
        .R(1'b0));
  CARRY8 \add_ln476_reg_4142_reg[12]_i_1 
       (.CI(\add_ln476_reg_4142_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_reg_4142_reg[12]_i_1_CO_UNCONNECTED [7:5],add_ln476_fu_2444_p2[12],\NLW_add_ln476_reg_4142_reg[12]_i_1_CO_UNCONNECTED [3],\add_ln476_reg_4142_reg[12]_i_1_n_10 ,\add_ln476_reg_4142_reg[12]_i_1_n_11 ,\add_ln476_reg_4142_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,zext_ln476_3_fu_2440_p1[11:8]}),
        .O({\NLW_add_ln476_reg_4142_reg[12]_i_1_O_UNCONNECTED [7:4],add_ln476_fu_2444_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln476_reg_4142[12]_i_6_n_5 ,\add_ln476_reg_4142[12]_i_7_n_5 ,\add_ln476_reg_4142[12]_i_8_n_5 ,\add_ln476_reg_4142[12]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_reg_4142_reg[12]_i_10 
       (.CI(\add_ln476_reg_4142_reg[7]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_reg_4142_reg[12]_i_10_CO_UNCONNECTED [7:4],\add_ln476_reg_4142_reg[12]_i_10_n_9 ,\add_ln476_reg_4142_reg[12]_i_10_n_10 ,\add_ln476_reg_4142_reg[12]_i_10_n_11 ,\add_ln476_reg_4142_reg[12]_i_10_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_reg_4110[11],sext_ln465_3_reg_3997_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln476_reg_4142_reg[12]_i_10_O_UNCONNECTED [7:5],sub_ln476_3_fu_2410_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln476_reg_4142[12]_i_20_n_5 ,\add_ln476_reg_4142[12]_i_21_n_5 ,\add_ln476_reg_4142[12]_i_22_n_5 ,\add_ln476_reg_4142[12]_i_23_n_5 ,\add_ln476_reg_4142[12]_i_24_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_reg_4142_reg[12]_i_14 
       (.CI(\add_ln476_reg_4142_reg[12]_i_18_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_reg_4142_reg[12]_i_14_CO_UNCONNECTED [7:4],\add_ln476_reg_4142_reg[12]_i_14_n_9 ,\add_ln476_reg_4142_reg[12]_i_14_n_10 ,\add_ln476_reg_4142_reg[12]_i_14_n_11 ,\add_ln476_reg_4142_reg[12]_i_14_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_reg_4110[11],sext_ln465_1_reg_3987_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln476_reg_4142_reg[12]_i_14_O_UNCONNECTED [7:5],sub_ln476_1_fu_2342_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln476_reg_4142[12]_i_25_n_5 ,\add_ln476_reg_4142[12]_i_26_n_5 ,\add_ln476_reg_4142[12]_i_27_n_5 ,\add_ln476_reg_4142[12]_i_28_n_5 ,\add_ln476_reg_4142[12]_i_29_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_reg_4142_reg[12]_i_18 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln476_reg_4142_reg[12]_i_18_n_5 ,\add_ln476_reg_4142_reg[12]_i_18_n_6 ,\add_ln476_reg_4142_reg[12]_i_18_n_7 ,\add_ln476_reg_4142_reg[12]_i_18_n_8 ,\add_ln476_reg_4142_reg[12]_i_18_n_9 ,\add_ln476_reg_4142_reg[12]_i_18_n_10 ,\add_ln476_reg_4142_reg[12]_i_18_n_11 ,\add_ln476_reg_4142_reg[12]_i_18_n_12 }),
        .DI(sext_ln465_1_reg_3987_pp0_iter4_reg[7:0]),
        .O(sub_ln476_1_fu_2342_p2[7:0]),
        .S({\add_ln476_reg_4142[12]_i_30_n_5 ,\add_ln476_reg_4142[12]_i_31_n_5 ,\add_ln476_reg_4142[12]_i_32_n_5 ,\add_ln476_reg_4142[12]_i_33_n_5 ,\add_ln476_reg_4142[12]_i_34_n_5 ,\add_ln476_reg_4142[12]_i_35_n_5 ,\add_ln476_reg_4142[12]_i_36_n_5 ,\add_ln476_reg_4142[12]_i_37_n_5 }));
  FDRE \add_ln476_reg_4142_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_fu_2444_p2[1]),
        .Q(add_ln476_reg_4142[1]),
        .R(1'b0));
  FDRE \add_ln476_reg_4142_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_fu_2444_p2[2]),
        .Q(add_ln476_reg_4142[2]),
        .R(1'b0));
  FDRE \add_ln476_reg_4142_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_fu_2444_p2[3]),
        .Q(add_ln476_reg_4142[3]),
        .R(1'b0));
  FDRE \add_ln476_reg_4142_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_fu_2444_p2[4]),
        .Q(add_ln476_reg_4142[4]),
        .R(1'b0));
  FDRE \add_ln476_reg_4142_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_fu_2444_p2[5]),
        .Q(add_ln476_reg_4142[5]),
        .R(1'b0));
  FDRE \add_ln476_reg_4142_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_fu_2444_p2[6]),
        .Q(add_ln476_reg_4142[6]),
        .R(1'b0));
  FDRE \add_ln476_reg_4142_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_fu_2444_p2[7]),
        .Q(add_ln476_reg_4142[7]),
        .R(1'b0));
  CARRY8 \add_ln476_reg_4142_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln476_reg_4142_reg[7]_i_1_n_5 ,\add_ln476_reg_4142_reg[7]_i_1_n_6 ,\add_ln476_reg_4142_reg[7]_i_1_n_7 ,\add_ln476_reg_4142_reg[7]_i_1_n_8 ,\add_ln476_reg_4142_reg[7]_i_1_n_9 ,\add_ln476_reg_4142_reg[7]_i_1_n_10 ,\add_ln476_reg_4142_reg[7]_i_1_n_11 ,\add_ln476_reg_4142_reg[7]_i_1_n_12 }),
        .DI({zext_ln476_3_fu_2440_p1[7:1],sub_ln476_3_fu_2410_p2[0]}),
        .O(add_ln476_fu_2444_p2[7:0]),
        .S({\add_ln476_reg_4142[7]_i_10_n_5 ,\add_ln476_reg_4142[7]_i_11_n_5 ,\add_ln476_reg_4142[7]_i_12_n_5 ,\add_ln476_reg_4142[7]_i_13_n_5 ,\add_ln476_reg_4142[7]_i_14_n_5 ,\add_ln476_reg_4142[7]_i_15_n_5 ,\add_ln476_reg_4142[7]_i_16_n_5 ,\add_ln476_reg_4142[7]_i_17_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_reg_4142_reg[7]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln476_reg_4142_reg[7]_i_9_n_5 ,\add_ln476_reg_4142_reg[7]_i_9_n_6 ,\add_ln476_reg_4142_reg[7]_i_9_n_7 ,\add_ln476_reg_4142_reg[7]_i_9_n_8 ,\add_ln476_reg_4142_reg[7]_i_9_n_9 ,\add_ln476_reg_4142_reg[7]_i_9_n_10 ,\add_ln476_reg_4142_reg[7]_i_9_n_11 ,\add_ln476_reg_4142_reg[7]_i_9_n_12 }),
        .DI(sext_ln465_3_reg_3997_pp0_iter4_reg[7:0]),
        .O(sub_ln476_3_fu_2410_p2[7:0]),
        .S({\add_ln476_reg_4142[7]_i_19_n_5 ,\add_ln476_reg_4142[7]_i_20_n_5 ,\add_ln476_reg_4142[7]_i_21_n_5 ,\add_ln476_reg_4142[7]_i_22_n_5 ,\add_ln476_reg_4142[7]_i_23_n_5 ,\add_ln476_reg_4142[7]_i_24_n_5 ,\add_ln476_reg_4142[7]_i_25_n_5 ,\add_ln476_reg_4142[7]_i_26_n_5 }));
  FDRE \add_ln476_reg_4142_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_fu_2444_p2[8]),
        .Q(add_ln476_reg_4142[8]),
        .R(1'b0));
  FDRE \add_ln476_reg_4142_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln476_fu_2444_p2[9]),
        .Q(add_ln476_reg_4142[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln477_1_reg_4157[12]_i_11 
       (.I0(sub_ln477_fu_2456_p2[8]),
        .I1(sub_ln477_fu_2456_p2[6]),
        .I2(\add_ln477_1_reg_4157[12]_i_12_n_5 ),
        .I3(sub_ln477_fu_2456_p2[7]),
        .I4(sub_ln477_fu_2456_p2[9]),
        .O(\add_ln477_1_reg_4157[12]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln477_1_reg_4157[12]_i_12 
       (.I0(sub_ln477_fu_2456_p2[4]),
        .I1(sub_ln477_fu_2456_p2[2]),
        .I2(sub_ln477_fu_2456_p2[1]),
        .I3(sub_ln477_fu_2456_p2[0]),
        .I4(sub_ln477_fu_2456_p2[3]),
        .I5(sub_ln477_fu_2456_p2[5]),
        .O(\add_ln477_1_reg_4157[12]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln477_1_reg_4157[12]_i_13 
       (.I0(sub_ln477_fu_2456_p2[9]),
        .I1(sub_ln477_fu_2456_p2[7]),
        .I2(\add_ln477_1_reg_4157[12]_i_12_n_5 ),
        .I3(sub_ln477_fu_2456_p2[6]),
        .I4(sub_ln477_fu_2456_p2[8]),
        .I5(sub_ln477_fu_2456_p2[10]),
        .O(\add_ln477_1_reg_4157[12]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln477_1_reg_4157[12]_i_15 
       (.I0(sub_ln477_2_fu_2524_p2[9]),
        .I1(sub_ln477_2_fu_2524_p2[7]),
        .I2(\add_ln477_1_reg_4157[12]_i_19_n_5 ),
        .I3(sub_ln477_2_fu_2524_p2[6]),
        .I4(sub_ln477_2_fu_2524_p2[8]),
        .I5(sub_ln477_2_fu_2524_p2[10]),
        .O(\add_ln477_1_reg_4157[12]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln477_1_reg_4157[12]_i_16 
       (.I0(sub_ln477_2_fu_2524_p2[8]),
        .I1(sub_ln477_2_fu_2524_p2[6]),
        .I2(\add_ln477_1_reg_4157[12]_i_19_n_5 ),
        .I3(sub_ln477_2_fu_2524_p2[7]),
        .I4(sub_ln477_2_fu_2524_p2[9]),
        .O(\add_ln477_1_reg_4157[12]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \add_ln477_1_reg_4157[12]_i_17 
       (.I0(sub_ln477_2_fu_2524_p2[7]),
        .I1(\add_ln477_1_reg_4157[12]_i_19_n_5 ),
        .I2(sub_ln477_2_fu_2524_p2[6]),
        .I3(sub_ln477_2_fu_2524_p2[8]),
        .O(\add_ln477_1_reg_4157[12]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln477_1_reg_4157[12]_i_19 
       (.I0(sub_ln477_2_fu_2524_p2[4]),
        .I1(sub_ln477_2_fu_2524_p2[2]),
        .I2(sub_ln477_2_fu_2524_p2[1]),
        .I3(sub_ln477_2_fu_2524_p2[0]),
        .I4(sub_ln477_2_fu_2524_p2[3]),
        .I5(sub_ln477_2_fu_2524_p2[5]),
        .O(\add_ln477_1_reg_4157[12]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln477_1_reg_4157[12]_i_2 
       (.I0(sub_ln477_fu_2456_p2[10]),
        .I1(\add_ln477_1_reg_4157[12]_i_11_n_5 ),
        .I2(sub_ln477_fu_2456_p2[12]),
        .I3(sub_ln477_fu_2456_p2[11]),
        .O(zext_ln477_fu_2486_p1[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_20 
       (.I0(mean_1_reg_4118[11]),
        .I1(mean_1_reg_4118[12]),
        .O(\add_ln477_1_reg_4157[12]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_21 
       (.I0(mean_1_reg_4118[11]),
        .I1(sext_ln466_reg_4013_pp0_iter4_reg[11]),
        .O(\add_ln477_1_reg_4157[12]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_22 
       (.I0(sext_ln466_reg_4013_pp0_iter4_reg[10]),
        .I1(mean_1_reg_4118[10]),
        .O(\add_ln477_1_reg_4157[12]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_23 
       (.I0(sext_ln466_reg_4013_pp0_iter4_reg[9]),
        .I1(mean_1_reg_4118[9]),
        .O(\add_ln477_1_reg_4157[12]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_24 
       (.I0(sext_ln466_reg_4013_pp0_iter4_reg[8]),
        .I1(mean_1_reg_4118[8]),
        .O(\add_ln477_1_reg_4157[12]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_25 
       (.I0(mean_1_reg_4118[11]),
        .I1(mean_1_reg_4118[12]),
        .O(\add_ln477_1_reg_4157[12]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_26 
       (.I0(mean_1_reg_4118[11]),
        .I1(sext_ln466_2_reg_4024_pp0_iter4_reg[11]),
        .O(\add_ln477_1_reg_4157[12]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_27 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[10]),
        .I1(mean_1_reg_4118[10]),
        .O(\add_ln477_1_reg_4157[12]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_28 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[9]),
        .I1(mean_1_reg_4118[9]),
        .O(\add_ln477_1_reg_4157[12]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_29 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[8]),
        .I1(mean_1_reg_4118[8]),
        .O(\add_ln477_1_reg_4157[12]_i_29_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln477_1_reg_4157[12]_i_3 
       (.I0(\add_ln477_1_reg_4157[12]_i_11_n_5 ),
        .I1(sub_ln477_fu_2456_p2[12]),
        .I2(sub_ln477_fu_2456_p2[10]),
        .O(zext_ln477_fu_2486_p1[10]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_30 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[7]),
        .I1(mean_1_reg_4118[7]),
        .O(\add_ln477_1_reg_4157[12]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_31 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[6]),
        .I1(mean_1_reg_4118[6]),
        .O(\add_ln477_1_reg_4157[12]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_32 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[5]),
        .I1(mean_1_reg_4118[5]),
        .O(\add_ln477_1_reg_4157[12]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_33 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[4]),
        .I1(mean_1_reg_4118[4]),
        .O(\add_ln477_1_reg_4157[12]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_34 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[3]),
        .I1(mean_1_reg_4118[3]),
        .O(\add_ln477_1_reg_4157[12]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_35 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[2]),
        .I1(mean_1_reg_4118[2]),
        .O(\add_ln477_1_reg_4157[12]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_36 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[1]),
        .I1(mean_1_reg_4118[1]),
        .O(\add_ln477_1_reg_4157[12]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[12]_i_37 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[0]),
        .I1(mean_1_reg_4118[0]),
        .O(\add_ln477_1_reg_4157[12]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \add_ln477_1_reg_4157[12]_i_4 
       (.I0(sub_ln477_fu_2456_p2[8]),
        .I1(sub_ln477_fu_2456_p2[6]),
        .I2(\add_ln477_1_reg_4157[12]_i_12_n_5 ),
        .I3(sub_ln477_fu_2456_p2[7]),
        .I4(sub_ln477_fu_2456_p2[12]),
        .I5(sub_ln477_fu_2456_p2[9]),
        .O(zext_ln477_fu_2486_p1[9]));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \add_ln477_1_reg_4157[12]_i_5 
       (.I0(sub_ln477_fu_2456_p2[7]),
        .I1(\add_ln477_1_reg_4157[12]_i_12_n_5 ),
        .I2(sub_ln477_fu_2456_p2[6]),
        .I3(sub_ln477_fu_2456_p2[12]),
        .I4(sub_ln477_fu_2456_p2[8]),
        .O(zext_ln477_fu_2486_p1[8]));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln477_1_reg_4157[12]_i_6 
       (.I0(sub_ln477_fu_2456_p2[11]),
        .I1(sub_ln477_fu_2456_p2[12]),
        .I2(\add_ln477_1_reg_4157[12]_i_13_n_5 ),
        .I3(sub_ln477_2_fu_2524_p2[11]),
        .I4(sub_ln477_2_fu_2524_p2[12]),
        .I5(\add_ln477_1_reg_4157[12]_i_15_n_5 ),
        .O(\add_ln477_1_reg_4157[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln477_1_reg_4157[12]_i_7 
       (.I0(sub_ln477_fu_2456_p2[10]),
        .I1(sub_ln477_fu_2456_p2[12]),
        .I2(\add_ln477_1_reg_4157[12]_i_11_n_5 ),
        .I3(sub_ln477_2_fu_2524_p2[10]),
        .I4(sub_ln477_2_fu_2524_p2[12]),
        .I5(\add_ln477_1_reg_4157[12]_i_16_n_5 ),
        .O(\add_ln477_1_reg_4157[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln477_1_reg_4157[12]_i_8 
       (.I0(zext_ln477_fu_2486_p1[9]),
        .I1(sub_ln477_2_fu_2524_p2[9]),
        .I2(sub_ln477_2_fu_2524_p2[12]),
        .I3(\add_ln477_1_reg_4157[12]_i_17_n_5 ),
        .O(\add_ln477_1_reg_4157[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696669696)) 
    \add_ln477_1_reg_4157[12]_i_9 
       (.I0(zext_ln477_fu_2486_p1[8]),
        .I1(sub_ln477_2_fu_2524_p2[8]),
        .I2(sub_ln477_2_fu_2524_p2[12]),
        .I3(sub_ln477_2_fu_2524_p2[6]),
        .I4(\add_ln477_1_reg_4157[12]_i_19_n_5 ),
        .I5(sub_ln477_2_fu_2524_p2[7]),
        .O(\add_ln477_1_reg_4157[12]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln477_1_reg_4157[7]_i_10 
       (.I0(zext_ln477_fu_2486_p1[7]),
        .I1(sub_ln477_2_fu_2524_p2[7]),
        .I2(sub_ln477_2_fu_2524_p2[12]),
        .I3(\add_ln477_1_reg_4157[12]_i_19_n_5 ),
        .I4(sub_ln477_2_fu_2524_p2[6]),
        .O(\add_ln477_1_reg_4157[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln477_1_reg_4157[7]_i_11 
       (.I0(sub_ln477_fu_2456_p2[6]),
        .I1(sub_ln477_fu_2456_p2[12]),
        .I2(\add_ln477_1_reg_4157[12]_i_12_n_5 ),
        .I3(sub_ln477_2_fu_2524_p2[6]),
        .I4(sub_ln477_2_fu_2524_p2[12]),
        .I5(\add_ln477_1_reg_4157[12]_i_19_n_5 ),
        .O(\add_ln477_1_reg_4157[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln477_1_reg_4157[7]_i_12 
       (.I0(sub_ln477_fu_2456_p2[5]),
        .I1(sub_ln477_fu_2456_p2[12]),
        .I2(\add_ln477_1_reg_4157[7]_i_18_n_5 ),
        .I3(sub_ln477_2_fu_2524_p2[5]),
        .I4(sub_ln477_2_fu_2524_p2[12]),
        .I5(\add_ln477_1_reg_4157[7]_i_27_n_5 ),
        .O(\add_ln477_1_reg_4157[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln477_1_reg_4157[7]_i_13 
       (.I0(zext_ln477_fu_2486_p1[4]),
        .I1(sub_ln477_2_fu_2524_p2[4]),
        .I2(sub_ln477_2_fu_2524_p2[12]),
        .I3(\add_ln477_1_reg_4157[7]_i_28_n_5 ),
        .O(\add_ln477_1_reg_4157[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696969666)) 
    \add_ln477_1_reg_4157[7]_i_14 
       (.I0(zext_ln477_fu_2486_p1[3]),
        .I1(sub_ln477_2_fu_2524_p2[3]),
        .I2(sub_ln477_2_fu_2524_p2[12]),
        .I3(sub_ln477_2_fu_2524_p2[0]),
        .I4(sub_ln477_2_fu_2524_p2[1]),
        .I5(sub_ln477_2_fu_2524_p2[2]),
        .O(\add_ln477_1_reg_4157[7]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h96969666)) 
    \add_ln477_1_reg_4157[7]_i_15 
       (.I0(zext_ln477_fu_2486_p1[2]),
        .I1(sub_ln477_2_fu_2524_p2[2]),
        .I2(sub_ln477_2_fu_2524_p2[12]),
        .I3(sub_ln477_2_fu_2524_p2[1]),
        .I4(sub_ln477_2_fu_2524_p2[0]),
        .O(\add_ln477_1_reg_4157[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln477_1_reg_4157[7]_i_16 
       (.I0(sub_ln477_fu_2456_p2[1]),
        .I1(sub_ln477_fu_2456_p2[12]),
        .I2(sub_ln477_fu_2456_p2[0]),
        .I3(sub_ln477_2_fu_2524_p2[1]),
        .I4(sub_ln477_2_fu_2524_p2[12]),
        .I5(sub_ln477_2_fu_2524_p2[0]),
        .O(\add_ln477_1_reg_4157[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln477_1_reg_4157[7]_i_17 
       (.I0(sub_ln477_fu_2456_p2[0]),
        .I1(sub_ln477_2_fu_2524_p2[0]),
        .O(\add_ln477_1_reg_4157[7]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln477_1_reg_4157[7]_i_18 
       (.I0(sub_ln477_fu_2456_p2[3]),
        .I1(sub_ln477_fu_2456_p2[0]),
        .I2(sub_ln477_fu_2456_p2[1]),
        .I3(sub_ln477_fu_2456_p2[2]),
        .I4(sub_ln477_fu_2456_p2[4]),
        .O(\add_ln477_1_reg_4157[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[7]_i_19 
       (.I0(sext_ln466_reg_4013_pp0_iter4_reg[7]),
        .I1(mean_1_reg_4118[7]),
        .O(\add_ln477_1_reg_4157[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln477_1_reg_4157[7]_i_2 
       (.I0(sub_ln477_fu_2456_p2[6]),
        .I1(\add_ln477_1_reg_4157[12]_i_12_n_5 ),
        .I2(sub_ln477_fu_2456_p2[12]),
        .I3(sub_ln477_fu_2456_p2[7]),
        .O(zext_ln477_fu_2486_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[7]_i_20 
       (.I0(sext_ln466_reg_4013_pp0_iter4_reg[6]),
        .I1(mean_1_reg_4118[6]),
        .O(\add_ln477_1_reg_4157[7]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[7]_i_21 
       (.I0(sext_ln466_reg_4013_pp0_iter4_reg[5]),
        .I1(mean_1_reg_4118[5]),
        .O(\add_ln477_1_reg_4157[7]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[7]_i_22 
       (.I0(sext_ln466_reg_4013_pp0_iter4_reg[4]),
        .I1(mean_1_reg_4118[4]),
        .O(\add_ln477_1_reg_4157[7]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[7]_i_23 
       (.I0(sext_ln466_reg_4013_pp0_iter4_reg[3]),
        .I1(mean_1_reg_4118[3]),
        .O(\add_ln477_1_reg_4157[7]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[7]_i_24 
       (.I0(sext_ln466_reg_4013_pp0_iter4_reg[2]),
        .I1(mean_1_reg_4118[2]),
        .O(\add_ln477_1_reg_4157[7]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[7]_i_25 
       (.I0(sext_ln466_reg_4013_pp0_iter4_reg[1]),
        .I1(mean_1_reg_4118[1]),
        .O(\add_ln477_1_reg_4157[7]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_1_reg_4157[7]_i_26 
       (.I0(sext_ln466_reg_4013_pp0_iter4_reg[0]),
        .I1(mean_1_reg_4118[0]),
        .O(\add_ln477_1_reg_4157[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln477_1_reg_4157[7]_i_27 
       (.I0(sub_ln477_2_fu_2524_p2[3]),
        .I1(sub_ln477_2_fu_2524_p2[0]),
        .I2(sub_ln477_2_fu_2524_p2[1]),
        .I3(sub_ln477_2_fu_2524_p2[2]),
        .I4(sub_ln477_2_fu_2524_p2[4]),
        .O(\add_ln477_1_reg_4157[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln477_1_reg_4157[7]_i_28 
       (.I0(sub_ln477_2_fu_2524_p2[2]),
        .I1(sub_ln477_2_fu_2524_p2[1]),
        .I2(sub_ln477_2_fu_2524_p2[0]),
        .I3(sub_ln477_2_fu_2524_p2[3]),
        .O(\add_ln477_1_reg_4157[7]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln477_1_reg_4157[7]_i_3 
       (.I0(\add_ln477_1_reg_4157[12]_i_12_n_5 ),
        .I1(sub_ln477_fu_2456_p2[12]),
        .I2(sub_ln477_fu_2456_p2[6]),
        .O(zext_ln477_fu_2486_p1[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln477_1_reg_4157[7]_i_4 
       (.I0(\add_ln477_1_reg_4157[7]_i_18_n_5 ),
        .I1(sub_ln477_fu_2456_p2[12]),
        .I2(sub_ln477_fu_2456_p2[5]),
        .O(zext_ln477_fu_2486_p1[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \add_ln477_1_reg_4157[7]_i_5 
       (.I0(sub_ln477_fu_2456_p2[3]),
        .I1(sub_ln477_fu_2456_p2[0]),
        .I2(sub_ln477_fu_2456_p2[1]),
        .I3(sub_ln477_fu_2456_p2[2]),
        .I4(sub_ln477_fu_2456_p2[12]),
        .I5(sub_ln477_fu_2456_p2[4]),
        .O(zext_ln477_fu_2486_p1[4]));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \add_ln477_1_reg_4157[7]_i_6 
       (.I0(sub_ln477_fu_2456_p2[2]),
        .I1(sub_ln477_fu_2456_p2[1]),
        .I2(sub_ln477_fu_2456_p2[0]),
        .I3(sub_ln477_fu_2456_p2[12]),
        .I4(sub_ln477_fu_2456_p2[3]),
        .O(zext_ln477_fu_2486_p1[3]));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \add_ln477_1_reg_4157[7]_i_7 
       (.I0(sub_ln477_fu_2456_p2[0]),
        .I1(sub_ln477_fu_2456_p2[1]),
        .I2(sub_ln477_fu_2456_p2[12]),
        .I3(sub_ln477_fu_2456_p2[2]),
        .O(zext_ln477_fu_2486_p1[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln477_1_reg_4157[7]_i_8 
       (.I0(sub_ln477_fu_2456_p2[0]),
        .I1(sub_ln477_fu_2456_p2[12]),
        .I2(sub_ln477_fu_2456_p2[1]),
        .O(zext_ln477_fu_2486_p1[1]));
  FDRE \add_ln477_1_reg_4157_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_1_fu_2598_p2[0]),
        .Q(add_ln477_1_reg_4157[0]),
        .R(1'b0));
  FDRE \add_ln477_1_reg_4157_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_1_fu_2598_p2[10]),
        .Q(add_ln477_1_reg_4157[10]),
        .R(1'b0));
  FDRE \add_ln477_1_reg_4157_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_1_fu_2598_p2[11]),
        .Q(add_ln477_1_reg_4157[11]),
        .R(1'b0));
  FDRE \add_ln477_1_reg_4157_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_1_fu_2598_p2[12]),
        .Q(add_ln477_1_reg_4157[12]),
        .R(1'b0));
  CARRY8 \add_ln477_1_reg_4157_reg[12]_i_1 
       (.CI(\add_ln477_1_reg_4157_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln477_1_reg_4157_reg[12]_i_1_CO_UNCONNECTED [7:5],add_ln477_1_fu_2598_p2[12],\NLW_add_ln477_1_reg_4157_reg[12]_i_1_CO_UNCONNECTED [3],\add_ln477_1_reg_4157_reg[12]_i_1_n_10 ,\add_ln477_1_reg_4157_reg[12]_i_1_n_11 ,\add_ln477_1_reg_4157_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,zext_ln477_fu_2486_p1[11:8]}),
        .O({\NLW_add_ln477_1_reg_4157_reg[12]_i_1_O_UNCONNECTED [7:4],add_ln477_1_fu_2598_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln477_1_reg_4157[12]_i_6_n_5 ,\add_ln477_1_reg_4157[12]_i_7_n_5 ,\add_ln477_1_reg_4157[12]_i_8_n_5 ,\add_ln477_1_reg_4157[12]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln477_1_reg_4157_reg[12]_i_10 
       (.CI(\add_ln477_1_reg_4157_reg[7]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln477_1_reg_4157_reg[12]_i_10_CO_UNCONNECTED [7:4],\add_ln477_1_reg_4157_reg[12]_i_10_n_9 ,\add_ln477_1_reg_4157_reg[12]_i_10_n_10 ,\add_ln477_1_reg_4157_reg[12]_i_10_n_11 ,\add_ln477_1_reg_4157_reg[12]_i_10_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_1_reg_4118[11],sext_ln466_reg_4013_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln477_1_reg_4157_reg[12]_i_10_O_UNCONNECTED [7:5],sub_ln477_fu_2456_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln477_1_reg_4157[12]_i_20_n_5 ,\add_ln477_1_reg_4157[12]_i_21_n_5 ,\add_ln477_1_reg_4157[12]_i_22_n_5 ,\add_ln477_1_reg_4157[12]_i_23_n_5 ,\add_ln477_1_reg_4157[12]_i_24_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln477_1_reg_4157_reg[12]_i_14 
       (.CI(\add_ln477_1_reg_4157_reg[12]_i_18_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln477_1_reg_4157_reg[12]_i_14_CO_UNCONNECTED [7:4],\add_ln477_1_reg_4157_reg[12]_i_14_n_9 ,\add_ln477_1_reg_4157_reg[12]_i_14_n_10 ,\add_ln477_1_reg_4157_reg[12]_i_14_n_11 ,\add_ln477_1_reg_4157_reg[12]_i_14_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_1_reg_4118[11],sext_ln466_2_reg_4024_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln477_1_reg_4157_reg[12]_i_14_O_UNCONNECTED [7:5],sub_ln477_2_fu_2524_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln477_1_reg_4157[12]_i_25_n_5 ,\add_ln477_1_reg_4157[12]_i_26_n_5 ,\add_ln477_1_reg_4157[12]_i_27_n_5 ,\add_ln477_1_reg_4157[12]_i_28_n_5 ,\add_ln477_1_reg_4157[12]_i_29_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln477_1_reg_4157_reg[12]_i_18 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln477_1_reg_4157_reg[12]_i_18_n_5 ,\add_ln477_1_reg_4157_reg[12]_i_18_n_6 ,\add_ln477_1_reg_4157_reg[12]_i_18_n_7 ,\add_ln477_1_reg_4157_reg[12]_i_18_n_8 ,\add_ln477_1_reg_4157_reg[12]_i_18_n_9 ,\add_ln477_1_reg_4157_reg[12]_i_18_n_10 ,\add_ln477_1_reg_4157_reg[12]_i_18_n_11 ,\add_ln477_1_reg_4157_reg[12]_i_18_n_12 }),
        .DI(sext_ln466_2_reg_4024_pp0_iter4_reg[7:0]),
        .O(sub_ln477_2_fu_2524_p2[7:0]),
        .S({\add_ln477_1_reg_4157[12]_i_30_n_5 ,\add_ln477_1_reg_4157[12]_i_31_n_5 ,\add_ln477_1_reg_4157[12]_i_32_n_5 ,\add_ln477_1_reg_4157[12]_i_33_n_5 ,\add_ln477_1_reg_4157[12]_i_34_n_5 ,\add_ln477_1_reg_4157[12]_i_35_n_5 ,\add_ln477_1_reg_4157[12]_i_36_n_5 ,\add_ln477_1_reg_4157[12]_i_37_n_5 }));
  FDRE \add_ln477_1_reg_4157_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_1_fu_2598_p2[1]),
        .Q(add_ln477_1_reg_4157[1]),
        .R(1'b0));
  FDRE \add_ln477_1_reg_4157_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_1_fu_2598_p2[2]),
        .Q(add_ln477_1_reg_4157[2]),
        .R(1'b0));
  FDRE \add_ln477_1_reg_4157_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_1_fu_2598_p2[3]),
        .Q(add_ln477_1_reg_4157[3]),
        .R(1'b0));
  FDRE \add_ln477_1_reg_4157_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_1_fu_2598_p2[4]),
        .Q(add_ln477_1_reg_4157[4]),
        .R(1'b0));
  FDRE \add_ln477_1_reg_4157_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_1_fu_2598_p2[5]),
        .Q(add_ln477_1_reg_4157[5]),
        .R(1'b0));
  FDRE \add_ln477_1_reg_4157_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_1_fu_2598_p2[6]),
        .Q(add_ln477_1_reg_4157[6]),
        .R(1'b0));
  FDRE \add_ln477_1_reg_4157_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_1_fu_2598_p2[7]),
        .Q(add_ln477_1_reg_4157[7]),
        .R(1'b0));
  CARRY8 \add_ln477_1_reg_4157_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln477_1_reg_4157_reg[7]_i_1_n_5 ,\add_ln477_1_reg_4157_reg[7]_i_1_n_6 ,\add_ln477_1_reg_4157_reg[7]_i_1_n_7 ,\add_ln477_1_reg_4157_reg[7]_i_1_n_8 ,\add_ln477_1_reg_4157_reg[7]_i_1_n_9 ,\add_ln477_1_reg_4157_reg[7]_i_1_n_10 ,\add_ln477_1_reg_4157_reg[7]_i_1_n_11 ,\add_ln477_1_reg_4157_reg[7]_i_1_n_12 }),
        .DI({zext_ln477_fu_2486_p1[7:1],sub_ln477_fu_2456_p2[0]}),
        .O(add_ln477_1_fu_2598_p2[7:0]),
        .S({\add_ln477_1_reg_4157[7]_i_10_n_5 ,\add_ln477_1_reg_4157[7]_i_11_n_5 ,\add_ln477_1_reg_4157[7]_i_12_n_5 ,\add_ln477_1_reg_4157[7]_i_13_n_5 ,\add_ln477_1_reg_4157[7]_i_14_n_5 ,\add_ln477_1_reg_4157[7]_i_15_n_5 ,\add_ln477_1_reg_4157[7]_i_16_n_5 ,\add_ln477_1_reg_4157[7]_i_17_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln477_1_reg_4157_reg[7]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln477_1_reg_4157_reg[7]_i_9_n_5 ,\add_ln477_1_reg_4157_reg[7]_i_9_n_6 ,\add_ln477_1_reg_4157_reg[7]_i_9_n_7 ,\add_ln477_1_reg_4157_reg[7]_i_9_n_8 ,\add_ln477_1_reg_4157_reg[7]_i_9_n_9 ,\add_ln477_1_reg_4157_reg[7]_i_9_n_10 ,\add_ln477_1_reg_4157_reg[7]_i_9_n_11 ,\add_ln477_1_reg_4157_reg[7]_i_9_n_12 }),
        .DI(sext_ln466_reg_4013_pp0_iter4_reg[7:0]),
        .O(sub_ln477_fu_2456_p2[7:0]),
        .S({\add_ln477_1_reg_4157[7]_i_19_n_5 ,\add_ln477_1_reg_4157[7]_i_20_n_5 ,\add_ln477_1_reg_4157[7]_i_21_n_5 ,\add_ln477_1_reg_4157[7]_i_22_n_5 ,\add_ln477_1_reg_4157[7]_i_23_n_5 ,\add_ln477_1_reg_4157[7]_i_24_n_5 ,\add_ln477_1_reg_4157[7]_i_25_n_5 ,\add_ln477_1_reg_4157[7]_i_26_n_5 }));
  FDRE \add_ln477_1_reg_4157_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_1_fu_2598_p2[8]),
        .Q(add_ln477_1_reg_4157[8]),
        .R(1'b0));
  FDRE \add_ln477_1_reg_4157_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_1_fu_2598_p2[9]),
        .Q(add_ln477_1_reg_4157[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln477_reg_4152[12]_i_11 
       (.I0(sub_ln477_3_fu_2558_p2[8]),
        .I1(sub_ln477_3_fu_2558_p2[6]),
        .I2(\add_ln477_reg_4152[12]_i_12_n_5 ),
        .I3(sub_ln477_3_fu_2558_p2[7]),
        .I4(sub_ln477_3_fu_2558_p2[9]),
        .O(\add_ln477_reg_4152[12]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln477_reg_4152[12]_i_12 
       (.I0(sub_ln477_3_fu_2558_p2[4]),
        .I1(sub_ln477_3_fu_2558_p2[2]),
        .I2(sub_ln477_3_fu_2558_p2[1]),
        .I3(sub_ln477_3_fu_2558_p2[0]),
        .I4(sub_ln477_3_fu_2558_p2[3]),
        .I5(sub_ln477_3_fu_2558_p2[5]),
        .O(\add_ln477_reg_4152[12]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln477_reg_4152[12]_i_13 
       (.I0(sub_ln477_3_fu_2558_p2[9]),
        .I1(sub_ln477_3_fu_2558_p2[7]),
        .I2(\add_ln477_reg_4152[12]_i_12_n_5 ),
        .I3(sub_ln477_3_fu_2558_p2[6]),
        .I4(sub_ln477_3_fu_2558_p2[8]),
        .I5(sub_ln477_3_fu_2558_p2[10]),
        .O(\add_ln477_reg_4152[12]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln477_reg_4152[12]_i_15 
       (.I0(sub_ln477_1_fu_2490_p2[9]),
        .I1(sub_ln477_1_fu_2490_p2[7]),
        .I2(\add_ln477_reg_4152[12]_i_19_n_5 ),
        .I3(sub_ln477_1_fu_2490_p2[6]),
        .I4(sub_ln477_1_fu_2490_p2[8]),
        .I5(sub_ln477_1_fu_2490_p2[10]),
        .O(\add_ln477_reg_4152[12]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln477_reg_4152[12]_i_16 
       (.I0(sub_ln477_1_fu_2490_p2[8]),
        .I1(sub_ln477_1_fu_2490_p2[6]),
        .I2(\add_ln477_reg_4152[12]_i_19_n_5 ),
        .I3(sub_ln477_1_fu_2490_p2[7]),
        .I4(sub_ln477_1_fu_2490_p2[9]),
        .O(\add_ln477_reg_4152[12]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \add_ln477_reg_4152[12]_i_17 
       (.I0(sub_ln477_1_fu_2490_p2[7]),
        .I1(\add_ln477_reg_4152[12]_i_19_n_5 ),
        .I2(sub_ln477_1_fu_2490_p2[6]),
        .I3(sub_ln477_1_fu_2490_p2[8]),
        .O(\add_ln477_reg_4152[12]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln477_reg_4152[12]_i_19 
       (.I0(sub_ln477_1_fu_2490_p2[4]),
        .I1(sub_ln477_1_fu_2490_p2[2]),
        .I2(sub_ln477_1_fu_2490_p2[1]),
        .I3(sub_ln477_1_fu_2490_p2[0]),
        .I4(sub_ln477_1_fu_2490_p2[3]),
        .I5(sub_ln477_1_fu_2490_p2[5]),
        .O(\add_ln477_reg_4152[12]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln477_reg_4152[12]_i_2 
       (.I0(sub_ln477_3_fu_2558_p2[10]),
        .I1(\add_ln477_reg_4152[12]_i_11_n_5 ),
        .I2(sub_ln477_3_fu_2558_p2[12]),
        .I3(sub_ln477_3_fu_2558_p2[11]),
        .O(zext_ln477_3_fu_2588_p1[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_20 
       (.I0(mean_1_reg_4118[11]),
        .I1(mean_1_reg_4118[12]),
        .O(\add_ln477_reg_4152[12]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_21 
       (.I0(mean_1_reg_4118[11]),
        .I1(sext_ln466_3_reg_4030_pp0_iter4_reg[11]),
        .O(\add_ln477_reg_4152[12]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_22 
       (.I0(sext_ln466_3_reg_4030_pp0_iter4_reg[10]),
        .I1(mean_1_reg_4118[10]),
        .O(\add_ln477_reg_4152[12]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_23 
       (.I0(sext_ln466_3_reg_4030_pp0_iter4_reg[9]),
        .I1(mean_1_reg_4118[9]),
        .O(\add_ln477_reg_4152[12]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_24 
       (.I0(sext_ln466_3_reg_4030_pp0_iter4_reg[8]),
        .I1(mean_1_reg_4118[8]),
        .O(\add_ln477_reg_4152[12]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_25 
       (.I0(mean_1_reg_4118[11]),
        .I1(mean_1_reg_4118[12]),
        .O(\add_ln477_reg_4152[12]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_26 
       (.I0(mean_1_reg_4118[11]),
        .I1(sext_ln466_1_reg_4018_pp0_iter4_reg[11]),
        .O(\add_ln477_reg_4152[12]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_27 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[10]),
        .I1(mean_1_reg_4118[10]),
        .O(\add_ln477_reg_4152[12]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_28 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[9]),
        .I1(mean_1_reg_4118[9]),
        .O(\add_ln477_reg_4152[12]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_29 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[8]),
        .I1(mean_1_reg_4118[8]),
        .O(\add_ln477_reg_4152[12]_i_29_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln477_reg_4152[12]_i_3 
       (.I0(\add_ln477_reg_4152[12]_i_11_n_5 ),
        .I1(sub_ln477_3_fu_2558_p2[12]),
        .I2(sub_ln477_3_fu_2558_p2[10]),
        .O(zext_ln477_3_fu_2588_p1[10]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_30 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[7]),
        .I1(mean_1_reg_4118[7]),
        .O(\add_ln477_reg_4152[12]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_31 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[6]),
        .I1(mean_1_reg_4118[6]),
        .O(\add_ln477_reg_4152[12]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_32 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[5]),
        .I1(mean_1_reg_4118[5]),
        .O(\add_ln477_reg_4152[12]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_33 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[4]),
        .I1(mean_1_reg_4118[4]),
        .O(\add_ln477_reg_4152[12]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_34 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[3]),
        .I1(mean_1_reg_4118[3]),
        .O(\add_ln477_reg_4152[12]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_35 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[2]),
        .I1(mean_1_reg_4118[2]),
        .O(\add_ln477_reg_4152[12]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_36 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[1]),
        .I1(mean_1_reg_4118[1]),
        .O(\add_ln477_reg_4152[12]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[12]_i_37 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[0]),
        .I1(mean_1_reg_4118[0]),
        .O(\add_ln477_reg_4152[12]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \add_ln477_reg_4152[12]_i_4 
       (.I0(sub_ln477_3_fu_2558_p2[8]),
        .I1(sub_ln477_3_fu_2558_p2[6]),
        .I2(\add_ln477_reg_4152[12]_i_12_n_5 ),
        .I3(sub_ln477_3_fu_2558_p2[7]),
        .I4(sub_ln477_3_fu_2558_p2[12]),
        .I5(sub_ln477_3_fu_2558_p2[9]),
        .O(zext_ln477_3_fu_2588_p1[9]));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \add_ln477_reg_4152[12]_i_5 
       (.I0(sub_ln477_3_fu_2558_p2[7]),
        .I1(\add_ln477_reg_4152[12]_i_12_n_5 ),
        .I2(sub_ln477_3_fu_2558_p2[6]),
        .I3(sub_ln477_3_fu_2558_p2[12]),
        .I4(sub_ln477_3_fu_2558_p2[8]),
        .O(zext_ln477_3_fu_2588_p1[8]));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln477_reg_4152[12]_i_6 
       (.I0(sub_ln477_3_fu_2558_p2[11]),
        .I1(sub_ln477_3_fu_2558_p2[12]),
        .I2(\add_ln477_reg_4152[12]_i_13_n_5 ),
        .I3(sub_ln477_1_fu_2490_p2[11]),
        .I4(sub_ln477_1_fu_2490_p2[12]),
        .I5(\add_ln477_reg_4152[12]_i_15_n_5 ),
        .O(\add_ln477_reg_4152[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln477_reg_4152[12]_i_7 
       (.I0(sub_ln477_3_fu_2558_p2[10]),
        .I1(sub_ln477_3_fu_2558_p2[12]),
        .I2(\add_ln477_reg_4152[12]_i_11_n_5 ),
        .I3(sub_ln477_1_fu_2490_p2[10]),
        .I4(sub_ln477_1_fu_2490_p2[12]),
        .I5(\add_ln477_reg_4152[12]_i_16_n_5 ),
        .O(\add_ln477_reg_4152[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln477_reg_4152[12]_i_8 
       (.I0(zext_ln477_3_fu_2588_p1[9]),
        .I1(sub_ln477_1_fu_2490_p2[9]),
        .I2(sub_ln477_1_fu_2490_p2[12]),
        .I3(\add_ln477_reg_4152[12]_i_17_n_5 ),
        .O(\add_ln477_reg_4152[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696669696)) 
    \add_ln477_reg_4152[12]_i_9 
       (.I0(zext_ln477_3_fu_2588_p1[8]),
        .I1(sub_ln477_1_fu_2490_p2[8]),
        .I2(sub_ln477_1_fu_2490_p2[12]),
        .I3(sub_ln477_1_fu_2490_p2[6]),
        .I4(\add_ln477_reg_4152[12]_i_19_n_5 ),
        .I5(sub_ln477_1_fu_2490_p2[7]),
        .O(\add_ln477_reg_4152[12]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln477_reg_4152[7]_i_10 
       (.I0(zext_ln477_3_fu_2588_p1[7]),
        .I1(sub_ln477_1_fu_2490_p2[7]),
        .I2(sub_ln477_1_fu_2490_p2[12]),
        .I3(\add_ln477_reg_4152[12]_i_19_n_5 ),
        .I4(sub_ln477_1_fu_2490_p2[6]),
        .O(\add_ln477_reg_4152[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln477_reg_4152[7]_i_11 
       (.I0(sub_ln477_3_fu_2558_p2[6]),
        .I1(sub_ln477_3_fu_2558_p2[12]),
        .I2(\add_ln477_reg_4152[12]_i_12_n_5 ),
        .I3(sub_ln477_1_fu_2490_p2[6]),
        .I4(sub_ln477_1_fu_2490_p2[12]),
        .I5(\add_ln477_reg_4152[12]_i_19_n_5 ),
        .O(\add_ln477_reg_4152[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln477_reg_4152[7]_i_12 
       (.I0(sub_ln477_3_fu_2558_p2[5]),
        .I1(sub_ln477_3_fu_2558_p2[12]),
        .I2(\add_ln477_reg_4152[7]_i_18_n_5 ),
        .I3(sub_ln477_1_fu_2490_p2[5]),
        .I4(sub_ln477_1_fu_2490_p2[12]),
        .I5(\add_ln477_reg_4152[7]_i_27_n_5 ),
        .O(\add_ln477_reg_4152[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln477_reg_4152[7]_i_13 
       (.I0(zext_ln477_3_fu_2588_p1[4]),
        .I1(sub_ln477_1_fu_2490_p2[4]),
        .I2(sub_ln477_1_fu_2490_p2[12]),
        .I3(\add_ln477_reg_4152[7]_i_28_n_5 ),
        .O(\add_ln477_reg_4152[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696969666)) 
    \add_ln477_reg_4152[7]_i_14 
       (.I0(zext_ln477_3_fu_2588_p1[3]),
        .I1(sub_ln477_1_fu_2490_p2[3]),
        .I2(sub_ln477_1_fu_2490_p2[12]),
        .I3(sub_ln477_1_fu_2490_p2[0]),
        .I4(sub_ln477_1_fu_2490_p2[1]),
        .I5(sub_ln477_1_fu_2490_p2[2]),
        .O(\add_ln477_reg_4152[7]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h96969666)) 
    \add_ln477_reg_4152[7]_i_15 
       (.I0(zext_ln477_3_fu_2588_p1[2]),
        .I1(sub_ln477_1_fu_2490_p2[2]),
        .I2(sub_ln477_1_fu_2490_p2[12]),
        .I3(sub_ln477_1_fu_2490_p2[1]),
        .I4(sub_ln477_1_fu_2490_p2[0]),
        .O(\add_ln477_reg_4152[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln477_reg_4152[7]_i_16 
       (.I0(sub_ln477_3_fu_2558_p2[1]),
        .I1(sub_ln477_3_fu_2558_p2[12]),
        .I2(sub_ln477_3_fu_2558_p2[0]),
        .I3(sub_ln477_1_fu_2490_p2[1]),
        .I4(sub_ln477_1_fu_2490_p2[12]),
        .I5(sub_ln477_1_fu_2490_p2[0]),
        .O(\add_ln477_reg_4152[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln477_reg_4152[7]_i_17 
       (.I0(sub_ln477_3_fu_2558_p2[0]),
        .I1(sub_ln477_1_fu_2490_p2[0]),
        .O(\add_ln477_reg_4152[7]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln477_reg_4152[7]_i_18 
       (.I0(sub_ln477_3_fu_2558_p2[3]),
        .I1(sub_ln477_3_fu_2558_p2[0]),
        .I2(sub_ln477_3_fu_2558_p2[1]),
        .I3(sub_ln477_3_fu_2558_p2[2]),
        .I4(sub_ln477_3_fu_2558_p2[4]),
        .O(\add_ln477_reg_4152[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[7]_i_19 
       (.I0(sext_ln466_3_reg_4030_pp0_iter4_reg[7]),
        .I1(mean_1_reg_4118[7]),
        .O(\add_ln477_reg_4152[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln477_reg_4152[7]_i_2 
       (.I0(sub_ln477_3_fu_2558_p2[6]),
        .I1(\add_ln477_reg_4152[12]_i_12_n_5 ),
        .I2(sub_ln477_3_fu_2558_p2[12]),
        .I3(sub_ln477_3_fu_2558_p2[7]),
        .O(zext_ln477_3_fu_2588_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[7]_i_20 
       (.I0(sext_ln466_3_reg_4030_pp0_iter4_reg[6]),
        .I1(mean_1_reg_4118[6]),
        .O(\add_ln477_reg_4152[7]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[7]_i_21 
       (.I0(sext_ln466_3_reg_4030_pp0_iter4_reg[5]),
        .I1(mean_1_reg_4118[5]),
        .O(\add_ln477_reg_4152[7]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[7]_i_22 
       (.I0(sext_ln466_3_reg_4030_pp0_iter4_reg[4]),
        .I1(mean_1_reg_4118[4]),
        .O(\add_ln477_reg_4152[7]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[7]_i_23 
       (.I0(sext_ln466_3_reg_4030_pp0_iter4_reg[3]),
        .I1(mean_1_reg_4118[3]),
        .O(\add_ln477_reg_4152[7]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[7]_i_24 
       (.I0(sext_ln466_3_reg_4030_pp0_iter4_reg[2]),
        .I1(mean_1_reg_4118[2]),
        .O(\add_ln477_reg_4152[7]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[7]_i_25 
       (.I0(sext_ln466_3_reg_4030_pp0_iter4_reg[1]),
        .I1(mean_1_reg_4118[1]),
        .O(\add_ln477_reg_4152[7]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln477_reg_4152[7]_i_26 
       (.I0(sext_ln466_3_reg_4030_pp0_iter4_reg[0]),
        .I1(mean_1_reg_4118[0]),
        .O(\add_ln477_reg_4152[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln477_reg_4152[7]_i_27 
       (.I0(sub_ln477_1_fu_2490_p2[3]),
        .I1(sub_ln477_1_fu_2490_p2[0]),
        .I2(sub_ln477_1_fu_2490_p2[1]),
        .I3(sub_ln477_1_fu_2490_p2[2]),
        .I4(sub_ln477_1_fu_2490_p2[4]),
        .O(\add_ln477_reg_4152[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln477_reg_4152[7]_i_28 
       (.I0(sub_ln477_1_fu_2490_p2[2]),
        .I1(sub_ln477_1_fu_2490_p2[1]),
        .I2(sub_ln477_1_fu_2490_p2[0]),
        .I3(sub_ln477_1_fu_2490_p2[3]),
        .O(\add_ln477_reg_4152[7]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln477_reg_4152[7]_i_3 
       (.I0(\add_ln477_reg_4152[12]_i_12_n_5 ),
        .I1(sub_ln477_3_fu_2558_p2[12]),
        .I2(sub_ln477_3_fu_2558_p2[6]),
        .O(zext_ln477_3_fu_2588_p1[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln477_reg_4152[7]_i_4 
       (.I0(\add_ln477_reg_4152[7]_i_18_n_5 ),
        .I1(sub_ln477_3_fu_2558_p2[12]),
        .I2(sub_ln477_3_fu_2558_p2[5]),
        .O(zext_ln477_3_fu_2588_p1[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \add_ln477_reg_4152[7]_i_5 
       (.I0(sub_ln477_3_fu_2558_p2[3]),
        .I1(sub_ln477_3_fu_2558_p2[0]),
        .I2(sub_ln477_3_fu_2558_p2[1]),
        .I3(sub_ln477_3_fu_2558_p2[2]),
        .I4(sub_ln477_3_fu_2558_p2[12]),
        .I5(sub_ln477_3_fu_2558_p2[4]),
        .O(zext_ln477_3_fu_2588_p1[4]));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \add_ln477_reg_4152[7]_i_6 
       (.I0(sub_ln477_3_fu_2558_p2[2]),
        .I1(sub_ln477_3_fu_2558_p2[1]),
        .I2(sub_ln477_3_fu_2558_p2[0]),
        .I3(sub_ln477_3_fu_2558_p2[12]),
        .I4(sub_ln477_3_fu_2558_p2[3]),
        .O(zext_ln477_3_fu_2588_p1[3]));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \add_ln477_reg_4152[7]_i_7 
       (.I0(sub_ln477_3_fu_2558_p2[0]),
        .I1(sub_ln477_3_fu_2558_p2[1]),
        .I2(sub_ln477_3_fu_2558_p2[12]),
        .I3(sub_ln477_3_fu_2558_p2[2]),
        .O(zext_ln477_3_fu_2588_p1[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln477_reg_4152[7]_i_8 
       (.I0(sub_ln477_3_fu_2558_p2[0]),
        .I1(sub_ln477_3_fu_2558_p2[12]),
        .I2(sub_ln477_3_fu_2558_p2[1]),
        .O(zext_ln477_3_fu_2588_p1[1]));
  FDRE \add_ln477_reg_4152_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_fu_2592_p2[0]),
        .Q(add_ln477_reg_4152[0]),
        .R(1'b0));
  FDRE \add_ln477_reg_4152_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_fu_2592_p2[10]),
        .Q(add_ln477_reg_4152[10]),
        .R(1'b0));
  FDRE \add_ln477_reg_4152_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_fu_2592_p2[11]),
        .Q(add_ln477_reg_4152[11]),
        .R(1'b0));
  FDRE \add_ln477_reg_4152_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_fu_2592_p2[12]),
        .Q(add_ln477_reg_4152[12]),
        .R(1'b0));
  CARRY8 \add_ln477_reg_4152_reg[12]_i_1 
       (.CI(\add_ln477_reg_4152_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln477_reg_4152_reg[12]_i_1_CO_UNCONNECTED [7:5],add_ln477_fu_2592_p2[12],\NLW_add_ln477_reg_4152_reg[12]_i_1_CO_UNCONNECTED [3],\add_ln477_reg_4152_reg[12]_i_1_n_10 ,\add_ln477_reg_4152_reg[12]_i_1_n_11 ,\add_ln477_reg_4152_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,zext_ln477_3_fu_2588_p1[11:8]}),
        .O({\NLW_add_ln477_reg_4152_reg[12]_i_1_O_UNCONNECTED [7:4],add_ln477_fu_2592_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln477_reg_4152[12]_i_6_n_5 ,\add_ln477_reg_4152[12]_i_7_n_5 ,\add_ln477_reg_4152[12]_i_8_n_5 ,\add_ln477_reg_4152[12]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln477_reg_4152_reg[12]_i_10 
       (.CI(\add_ln477_reg_4152_reg[7]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln477_reg_4152_reg[12]_i_10_CO_UNCONNECTED [7:4],\add_ln477_reg_4152_reg[12]_i_10_n_9 ,\add_ln477_reg_4152_reg[12]_i_10_n_10 ,\add_ln477_reg_4152_reg[12]_i_10_n_11 ,\add_ln477_reg_4152_reg[12]_i_10_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_1_reg_4118[11],sext_ln466_3_reg_4030_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln477_reg_4152_reg[12]_i_10_O_UNCONNECTED [7:5],sub_ln477_3_fu_2558_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln477_reg_4152[12]_i_20_n_5 ,\add_ln477_reg_4152[12]_i_21_n_5 ,\add_ln477_reg_4152[12]_i_22_n_5 ,\add_ln477_reg_4152[12]_i_23_n_5 ,\add_ln477_reg_4152[12]_i_24_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln477_reg_4152_reg[12]_i_14 
       (.CI(\add_ln477_reg_4152_reg[12]_i_18_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln477_reg_4152_reg[12]_i_14_CO_UNCONNECTED [7:4],\add_ln477_reg_4152_reg[12]_i_14_n_9 ,\add_ln477_reg_4152_reg[12]_i_14_n_10 ,\add_ln477_reg_4152_reg[12]_i_14_n_11 ,\add_ln477_reg_4152_reg[12]_i_14_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_1_reg_4118[11],sext_ln466_1_reg_4018_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln477_reg_4152_reg[12]_i_14_O_UNCONNECTED [7:5],sub_ln477_1_fu_2490_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln477_reg_4152[12]_i_25_n_5 ,\add_ln477_reg_4152[12]_i_26_n_5 ,\add_ln477_reg_4152[12]_i_27_n_5 ,\add_ln477_reg_4152[12]_i_28_n_5 ,\add_ln477_reg_4152[12]_i_29_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln477_reg_4152_reg[12]_i_18 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln477_reg_4152_reg[12]_i_18_n_5 ,\add_ln477_reg_4152_reg[12]_i_18_n_6 ,\add_ln477_reg_4152_reg[12]_i_18_n_7 ,\add_ln477_reg_4152_reg[12]_i_18_n_8 ,\add_ln477_reg_4152_reg[12]_i_18_n_9 ,\add_ln477_reg_4152_reg[12]_i_18_n_10 ,\add_ln477_reg_4152_reg[12]_i_18_n_11 ,\add_ln477_reg_4152_reg[12]_i_18_n_12 }),
        .DI(sext_ln466_1_reg_4018_pp0_iter4_reg[7:0]),
        .O(sub_ln477_1_fu_2490_p2[7:0]),
        .S({\add_ln477_reg_4152[12]_i_30_n_5 ,\add_ln477_reg_4152[12]_i_31_n_5 ,\add_ln477_reg_4152[12]_i_32_n_5 ,\add_ln477_reg_4152[12]_i_33_n_5 ,\add_ln477_reg_4152[12]_i_34_n_5 ,\add_ln477_reg_4152[12]_i_35_n_5 ,\add_ln477_reg_4152[12]_i_36_n_5 ,\add_ln477_reg_4152[12]_i_37_n_5 }));
  FDRE \add_ln477_reg_4152_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_fu_2592_p2[1]),
        .Q(add_ln477_reg_4152[1]),
        .R(1'b0));
  FDRE \add_ln477_reg_4152_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_fu_2592_p2[2]),
        .Q(add_ln477_reg_4152[2]),
        .R(1'b0));
  FDRE \add_ln477_reg_4152_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_fu_2592_p2[3]),
        .Q(add_ln477_reg_4152[3]),
        .R(1'b0));
  FDRE \add_ln477_reg_4152_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_fu_2592_p2[4]),
        .Q(add_ln477_reg_4152[4]),
        .R(1'b0));
  FDRE \add_ln477_reg_4152_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_fu_2592_p2[5]),
        .Q(add_ln477_reg_4152[5]),
        .R(1'b0));
  FDRE \add_ln477_reg_4152_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_fu_2592_p2[6]),
        .Q(add_ln477_reg_4152[6]),
        .R(1'b0));
  FDRE \add_ln477_reg_4152_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_fu_2592_p2[7]),
        .Q(add_ln477_reg_4152[7]),
        .R(1'b0));
  CARRY8 \add_ln477_reg_4152_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln477_reg_4152_reg[7]_i_1_n_5 ,\add_ln477_reg_4152_reg[7]_i_1_n_6 ,\add_ln477_reg_4152_reg[7]_i_1_n_7 ,\add_ln477_reg_4152_reg[7]_i_1_n_8 ,\add_ln477_reg_4152_reg[7]_i_1_n_9 ,\add_ln477_reg_4152_reg[7]_i_1_n_10 ,\add_ln477_reg_4152_reg[7]_i_1_n_11 ,\add_ln477_reg_4152_reg[7]_i_1_n_12 }),
        .DI({zext_ln477_3_fu_2588_p1[7:1],sub_ln477_3_fu_2558_p2[0]}),
        .O(add_ln477_fu_2592_p2[7:0]),
        .S({\add_ln477_reg_4152[7]_i_10_n_5 ,\add_ln477_reg_4152[7]_i_11_n_5 ,\add_ln477_reg_4152[7]_i_12_n_5 ,\add_ln477_reg_4152[7]_i_13_n_5 ,\add_ln477_reg_4152[7]_i_14_n_5 ,\add_ln477_reg_4152[7]_i_15_n_5 ,\add_ln477_reg_4152[7]_i_16_n_5 ,\add_ln477_reg_4152[7]_i_17_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln477_reg_4152_reg[7]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln477_reg_4152_reg[7]_i_9_n_5 ,\add_ln477_reg_4152_reg[7]_i_9_n_6 ,\add_ln477_reg_4152_reg[7]_i_9_n_7 ,\add_ln477_reg_4152_reg[7]_i_9_n_8 ,\add_ln477_reg_4152_reg[7]_i_9_n_9 ,\add_ln477_reg_4152_reg[7]_i_9_n_10 ,\add_ln477_reg_4152_reg[7]_i_9_n_11 ,\add_ln477_reg_4152_reg[7]_i_9_n_12 }),
        .DI(sext_ln466_3_reg_4030_pp0_iter4_reg[7:0]),
        .O(sub_ln477_3_fu_2558_p2[7:0]),
        .S({\add_ln477_reg_4152[7]_i_19_n_5 ,\add_ln477_reg_4152[7]_i_20_n_5 ,\add_ln477_reg_4152[7]_i_21_n_5 ,\add_ln477_reg_4152[7]_i_22_n_5 ,\add_ln477_reg_4152[7]_i_23_n_5 ,\add_ln477_reg_4152[7]_i_24_n_5 ,\add_ln477_reg_4152[7]_i_25_n_5 ,\add_ln477_reg_4152[7]_i_26_n_5 }));
  FDRE \add_ln477_reg_4152_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_fu_2592_p2[8]),
        .Q(add_ln477_reg_4152[8]),
        .R(1'b0));
  FDRE \add_ln477_reg_4152_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln477_fu_2592_p2[9]),
        .Q(add_ln477_reg_4152[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln478_1_reg_4167[12]_i_11 
       (.I0(sub_ln478_fu_2604_p2[8]),
        .I1(sub_ln478_fu_2604_p2[6]),
        .I2(\add_ln478_1_reg_4167[12]_i_12_n_5 ),
        .I3(sub_ln478_fu_2604_p2[7]),
        .I4(sub_ln478_fu_2604_p2[9]),
        .O(\add_ln478_1_reg_4167[12]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln478_1_reg_4167[12]_i_12 
       (.I0(sub_ln478_fu_2604_p2[4]),
        .I1(sub_ln478_fu_2604_p2[2]),
        .I2(sub_ln478_fu_2604_p2[1]),
        .I3(sub_ln478_fu_2604_p2[0]),
        .I4(sub_ln478_fu_2604_p2[3]),
        .I5(sub_ln478_fu_2604_p2[5]),
        .O(\add_ln478_1_reg_4167[12]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln478_1_reg_4167[12]_i_13 
       (.I0(sub_ln478_fu_2604_p2[9]),
        .I1(sub_ln478_fu_2604_p2[7]),
        .I2(\add_ln478_1_reg_4167[12]_i_12_n_5 ),
        .I3(sub_ln478_fu_2604_p2[6]),
        .I4(sub_ln478_fu_2604_p2[8]),
        .I5(sub_ln478_fu_2604_p2[10]),
        .O(\add_ln478_1_reg_4167[12]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln478_1_reg_4167[12]_i_15 
       (.I0(sub_ln478_2_fu_2672_p2[9]),
        .I1(sub_ln478_2_fu_2672_p2[7]),
        .I2(\add_ln478_1_reg_4167[12]_i_19_n_5 ),
        .I3(sub_ln478_2_fu_2672_p2[6]),
        .I4(sub_ln478_2_fu_2672_p2[8]),
        .I5(sub_ln478_2_fu_2672_p2[10]),
        .O(\add_ln478_1_reg_4167[12]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln478_1_reg_4167[12]_i_16 
       (.I0(sub_ln478_2_fu_2672_p2[8]),
        .I1(sub_ln478_2_fu_2672_p2[6]),
        .I2(\add_ln478_1_reg_4167[12]_i_19_n_5 ),
        .I3(sub_ln478_2_fu_2672_p2[7]),
        .I4(sub_ln478_2_fu_2672_p2[9]),
        .O(\add_ln478_1_reg_4167[12]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \add_ln478_1_reg_4167[12]_i_17 
       (.I0(sub_ln478_2_fu_2672_p2[7]),
        .I1(\add_ln478_1_reg_4167[12]_i_19_n_5 ),
        .I2(sub_ln478_2_fu_2672_p2[6]),
        .I3(sub_ln478_2_fu_2672_p2[8]),
        .O(\add_ln478_1_reg_4167[12]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln478_1_reg_4167[12]_i_19 
       (.I0(sub_ln478_2_fu_2672_p2[4]),
        .I1(sub_ln478_2_fu_2672_p2[2]),
        .I2(sub_ln478_2_fu_2672_p2[1]),
        .I3(sub_ln478_2_fu_2672_p2[0]),
        .I4(sub_ln478_2_fu_2672_p2[3]),
        .I5(sub_ln478_2_fu_2672_p2[5]),
        .O(\add_ln478_1_reg_4167[12]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln478_1_reg_4167[12]_i_2 
       (.I0(sub_ln478_fu_2604_p2[10]),
        .I1(\add_ln478_1_reg_4167[12]_i_11_n_5 ),
        .I2(sub_ln478_fu_2604_p2[12]),
        .I3(sub_ln478_fu_2604_p2[11]),
        .O(zext_ln478_fu_2634_p1[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_20 
       (.I0(mean_2_reg_4126[11]),
        .I1(mean_2_reg_4126[12]),
        .O(\add_ln478_1_reg_4167[12]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_21 
       (.I0(mean_2_reg_4126[11]),
        .I1(sext_ln466_1_reg_4018_pp0_iter4_reg[11]),
        .O(\add_ln478_1_reg_4167[12]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_22 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[10]),
        .I1(mean_2_reg_4126[10]),
        .O(\add_ln478_1_reg_4167[12]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_23 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[9]),
        .I1(mean_2_reg_4126[9]),
        .O(\add_ln478_1_reg_4167[12]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_24 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[8]),
        .I1(mean_2_reg_4126[8]),
        .O(\add_ln478_1_reg_4167[12]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_25 
       (.I0(mean_2_reg_4126[11]),
        .I1(mean_2_reg_4126[12]),
        .O(\add_ln478_1_reg_4167[12]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_26 
       (.I0(mean_2_reg_4126[11]),
        .I1(sext_ln467_1_reg_4050_pp0_iter4_reg[11]),
        .O(\add_ln478_1_reg_4167[12]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_27 
       (.I0(sext_ln467_1_reg_4050_pp0_iter4_reg[10]),
        .I1(mean_2_reg_4126[10]),
        .O(\add_ln478_1_reg_4167[12]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_28 
       (.I0(sext_ln467_1_reg_4050_pp0_iter4_reg[9]),
        .I1(mean_2_reg_4126[9]),
        .O(\add_ln478_1_reg_4167[12]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_29 
       (.I0(sext_ln467_1_reg_4050_pp0_iter4_reg[8]),
        .I1(mean_2_reg_4126[8]),
        .O(\add_ln478_1_reg_4167[12]_i_29_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln478_1_reg_4167[12]_i_3 
       (.I0(\add_ln478_1_reg_4167[12]_i_11_n_5 ),
        .I1(sub_ln478_fu_2604_p2[12]),
        .I2(sub_ln478_fu_2604_p2[10]),
        .O(zext_ln478_fu_2634_p1[10]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_30 
       (.I0(sext_ln467_1_reg_4050_pp0_iter4_reg[7]),
        .I1(mean_2_reg_4126[7]),
        .O(\add_ln478_1_reg_4167[12]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_31 
       (.I0(sext_ln467_1_reg_4050_pp0_iter4_reg[6]),
        .I1(mean_2_reg_4126[6]),
        .O(\add_ln478_1_reg_4167[12]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_32 
       (.I0(sext_ln467_1_reg_4050_pp0_iter4_reg[5]),
        .I1(mean_2_reg_4126[5]),
        .O(\add_ln478_1_reg_4167[12]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_33 
       (.I0(sext_ln467_1_reg_4050_pp0_iter4_reg[4]),
        .I1(mean_2_reg_4126[4]),
        .O(\add_ln478_1_reg_4167[12]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_34 
       (.I0(sext_ln467_1_reg_4050_pp0_iter4_reg[3]),
        .I1(mean_2_reg_4126[3]),
        .O(\add_ln478_1_reg_4167[12]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_35 
       (.I0(sext_ln467_1_reg_4050_pp0_iter4_reg[2]),
        .I1(mean_2_reg_4126[2]),
        .O(\add_ln478_1_reg_4167[12]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_36 
       (.I0(sext_ln467_1_reg_4050_pp0_iter4_reg[1]),
        .I1(mean_2_reg_4126[1]),
        .O(\add_ln478_1_reg_4167[12]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[12]_i_37 
       (.I0(sext_ln467_1_reg_4050_pp0_iter4_reg[0]),
        .I1(mean_2_reg_4126[0]),
        .O(\add_ln478_1_reg_4167[12]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \add_ln478_1_reg_4167[12]_i_4 
       (.I0(sub_ln478_fu_2604_p2[8]),
        .I1(sub_ln478_fu_2604_p2[6]),
        .I2(\add_ln478_1_reg_4167[12]_i_12_n_5 ),
        .I3(sub_ln478_fu_2604_p2[7]),
        .I4(sub_ln478_fu_2604_p2[12]),
        .I5(sub_ln478_fu_2604_p2[9]),
        .O(zext_ln478_fu_2634_p1[9]));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \add_ln478_1_reg_4167[12]_i_5 
       (.I0(sub_ln478_fu_2604_p2[7]),
        .I1(\add_ln478_1_reg_4167[12]_i_12_n_5 ),
        .I2(sub_ln478_fu_2604_p2[6]),
        .I3(sub_ln478_fu_2604_p2[12]),
        .I4(sub_ln478_fu_2604_p2[8]),
        .O(zext_ln478_fu_2634_p1[8]));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln478_1_reg_4167[12]_i_6 
       (.I0(sub_ln478_fu_2604_p2[11]),
        .I1(sub_ln478_fu_2604_p2[12]),
        .I2(\add_ln478_1_reg_4167[12]_i_13_n_5 ),
        .I3(sub_ln478_2_fu_2672_p2[11]),
        .I4(sub_ln478_2_fu_2672_p2[12]),
        .I5(\add_ln478_1_reg_4167[12]_i_15_n_5 ),
        .O(\add_ln478_1_reg_4167[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln478_1_reg_4167[12]_i_7 
       (.I0(sub_ln478_fu_2604_p2[10]),
        .I1(sub_ln478_fu_2604_p2[12]),
        .I2(\add_ln478_1_reg_4167[12]_i_11_n_5 ),
        .I3(sub_ln478_2_fu_2672_p2[10]),
        .I4(sub_ln478_2_fu_2672_p2[12]),
        .I5(\add_ln478_1_reg_4167[12]_i_16_n_5 ),
        .O(\add_ln478_1_reg_4167[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln478_1_reg_4167[12]_i_8 
       (.I0(zext_ln478_fu_2634_p1[9]),
        .I1(sub_ln478_2_fu_2672_p2[9]),
        .I2(sub_ln478_2_fu_2672_p2[12]),
        .I3(\add_ln478_1_reg_4167[12]_i_17_n_5 ),
        .O(\add_ln478_1_reg_4167[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696669696)) 
    \add_ln478_1_reg_4167[12]_i_9 
       (.I0(zext_ln478_fu_2634_p1[8]),
        .I1(sub_ln478_2_fu_2672_p2[8]),
        .I2(sub_ln478_2_fu_2672_p2[12]),
        .I3(sub_ln478_2_fu_2672_p2[6]),
        .I4(\add_ln478_1_reg_4167[12]_i_19_n_5 ),
        .I5(sub_ln478_2_fu_2672_p2[7]),
        .O(\add_ln478_1_reg_4167[12]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln478_1_reg_4167[7]_i_10 
       (.I0(zext_ln478_fu_2634_p1[7]),
        .I1(sub_ln478_2_fu_2672_p2[7]),
        .I2(sub_ln478_2_fu_2672_p2[12]),
        .I3(\add_ln478_1_reg_4167[12]_i_19_n_5 ),
        .I4(sub_ln478_2_fu_2672_p2[6]),
        .O(\add_ln478_1_reg_4167[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln478_1_reg_4167[7]_i_11 
       (.I0(sub_ln478_fu_2604_p2[6]),
        .I1(sub_ln478_fu_2604_p2[12]),
        .I2(\add_ln478_1_reg_4167[12]_i_12_n_5 ),
        .I3(sub_ln478_2_fu_2672_p2[6]),
        .I4(sub_ln478_2_fu_2672_p2[12]),
        .I5(\add_ln478_1_reg_4167[12]_i_19_n_5 ),
        .O(\add_ln478_1_reg_4167[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln478_1_reg_4167[7]_i_12 
       (.I0(sub_ln478_fu_2604_p2[5]),
        .I1(sub_ln478_fu_2604_p2[12]),
        .I2(\add_ln478_1_reg_4167[7]_i_18_n_5 ),
        .I3(sub_ln478_2_fu_2672_p2[5]),
        .I4(sub_ln478_2_fu_2672_p2[12]),
        .I5(\add_ln478_1_reg_4167[7]_i_27_n_5 ),
        .O(\add_ln478_1_reg_4167[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln478_1_reg_4167[7]_i_13 
       (.I0(zext_ln478_fu_2634_p1[4]),
        .I1(sub_ln478_2_fu_2672_p2[4]),
        .I2(sub_ln478_2_fu_2672_p2[12]),
        .I3(\add_ln478_1_reg_4167[7]_i_28_n_5 ),
        .O(\add_ln478_1_reg_4167[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696969666)) 
    \add_ln478_1_reg_4167[7]_i_14 
       (.I0(zext_ln478_fu_2634_p1[3]),
        .I1(sub_ln478_2_fu_2672_p2[3]),
        .I2(sub_ln478_2_fu_2672_p2[12]),
        .I3(sub_ln478_2_fu_2672_p2[0]),
        .I4(sub_ln478_2_fu_2672_p2[1]),
        .I5(sub_ln478_2_fu_2672_p2[2]),
        .O(\add_ln478_1_reg_4167[7]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h96969666)) 
    \add_ln478_1_reg_4167[7]_i_15 
       (.I0(zext_ln478_fu_2634_p1[2]),
        .I1(sub_ln478_2_fu_2672_p2[2]),
        .I2(sub_ln478_2_fu_2672_p2[12]),
        .I3(sub_ln478_2_fu_2672_p2[1]),
        .I4(sub_ln478_2_fu_2672_p2[0]),
        .O(\add_ln478_1_reg_4167[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln478_1_reg_4167[7]_i_16 
       (.I0(sub_ln478_fu_2604_p2[1]),
        .I1(sub_ln478_fu_2604_p2[12]),
        .I2(sub_ln478_fu_2604_p2[0]),
        .I3(sub_ln478_2_fu_2672_p2[1]),
        .I4(sub_ln478_2_fu_2672_p2[12]),
        .I5(sub_ln478_2_fu_2672_p2[0]),
        .O(\add_ln478_1_reg_4167[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln478_1_reg_4167[7]_i_17 
       (.I0(sub_ln478_fu_2604_p2[0]),
        .I1(sub_ln478_2_fu_2672_p2[0]),
        .O(\add_ln478_1_reg_4167[7]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln478_1_reg_4167[7]_i_18 
       (.I0(sub_ln478_fu_2604_p2[3]),
        .I1(sub_ln478_fu_2604_p2[0]),
        .I2(sub_ln478_fu_2604_p2[1]),
        .I3(sub_ln478_fu_2604_p2[2]),
        .I4(sub_ln478_fu_2604_p2[4]),
        .O(\add_ln478_1_reg_4167[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[7]_i_19 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[7]),
        .I1(mean_2_reg_4126[7]),
        .O(\add_ln478_1_reg_4167[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln478_1_reg_4167[7]_i_2 
       (.I0(sub_ln478_fu_2604_p2[6]),
        .I1(\add_ln478_1_reg_4167[12]_i_12_n_5 ),
        .I2(sub_ln478_fu_2604_p2[12]),
        .I3(sub_ln478_fu_2604_p2[7]),
        .O(zext_ln478_fu_2634_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[7]_i_20 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[6]),
        .I1(mean_2_reg_4126[6]),
        .O(\add_ln478_1_reg_4167[7]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[7]_i_21 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[5]),
        .I1(mean_2_reg_4126[5]),
        .O(\add_ln478_1_reg_4167[7]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[7]_i_22 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[4]),
        .I1(mean_2_reg_4126[4]),
        .O(\add_ln478_1_reg_4167[7]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[7]_i_23 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[3]),
        .I1(mean_2_reg_4126[3]),
        .O(\add_ln478_1_reg_4167[7]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[7]_i_24 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[2]),
        .I1(mean_2_reg_4126[2]),
        .O(\add_ln478_1_reg_4167[7]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[7]_i_25 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[1]),
        .I1(mean_2_reg_4126[1]),
        .O(\add_ln478_1_reg_4167[7]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_1_reg_4167[7]_i_26 
       (.I0(sext_ln466_1_reg_4018_pp0_iter4_reg[0]),
        .I1(mean_2_reg_4126[0]),
        .O(\add_ln478_1_reg_4167[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln478_1_reg_4167[7]_i_27 
       (.I0(sub_ln478_2_fu_2672_p2[3]),
        .I1(sub_ln478_2_fu_2672_p2[0]),
        .I2(sub_ln478_2_fu_2672_p2[1]),
        .I3(sub_ln478_2_fu_2672_p2[2]),
        .I4(sub_ln478_2_fu_2672_p2[4]),
        .O(\add_ln478_1_reg_4167[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln478_1_reg_4167[7]_i_28 
       (.I0(sub_ln478_2_fu_2672_p2[2]),
        .I1(sub_ln478_2_fu_2672_p2[1]),
        .I2(sub_ln478_2_fu_2672_p2[0]),
        .I3(sub_ln478_2_fu_2672_p2[3]),
        .O(\add_ln478_1_reg_4167[7]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln478_1_reg_4167[7]_i_3 
       (.I0(\add_ln478_1_reg_4167[12]_i_12_n_5 ),
        .I1(sub_ln478_fu_2604_p2[12]),
        .I2(sub_ln478_fu_2604_p2[6]),
        .O(zext_ln478_fu_2634_p1[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln478_1_reg_4167[7]_i_4 
       (.I0(\add_ln478_1_reg_4167[7]_i_18_n_5 ),
        .I1(sub_ln478_fu_2604_p2[12]),
        .I2(sub_ln478_fu_2604_p2[5]),
        .O(zext_ln478_fu_2634_p1[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \add_ln478_1_reg_4167[7]_i_5 
       (.I0(sub_ln478_fu_2604_p2[3]),
        .I1(sub_ln478_fu_2604_p2[0]),
        .I2(sub_ln478_fu_2604_p2[1]),
        .I3(sub_ln478_fu_2604_p2[2]),
        .I4(sub_ln478_fu_2604_p2[12]),
        .I5(sub_ln478_fu_2604_p2[4]),
        .O(zext_ln478_fu_2634_p1[4]));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \add_ln478_1_reg_4167[7]_i_6 
       (.I0(sub_ln478_fu_2604_p2[2]),
        .I1(sub_ln478_fu_2604_p2[1]),
        .I2(sub_ln478_fu_2604_p2[0]),
        .I3(sub_ln478_fu_2604_p2[12]),
        .I4(sub_ln478_fu_2604_p2[3]),
        .O(zext_ln478_fu_2634_p1[3]));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \add_ln478_1_reg_4167[7]_i_7 
       (.I0(sub_ln478_fu_2604_p2[0]),
        .I1(sub_ln478_fu_2604_p2[1]),
        .I2(sub_ln478_fu_2604_p2[12]),
        .I3(sub_ln478_fu_2604_p2[2]),
        .O(zext_ln478_fu_2634_p1[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln478_1_reg_4167[7]_i_8 
       (.I0(sub_ln478_fu_2604_p2[0]),
        .I1(sub_ln478_fu_2604_p2[12]),
        .I2(sub_ln478_fu_2604_p2[1]),
        .O(zext_ln478_fu_2634_p1[1]));
  FDRE \add_ln478_1_reg_4167_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_1_fu_2746_p2[0]),
        .Q(add_ln478_1_reg_4167[0]),
        .R(1'b0));
  FDRE \add_ln478_1_reg_4167_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_1_fu_2746_p2[10]),
        .Q(add_ln478_1_reg_4167[10]),
        .R(1'b0));
  FDRE \add_ln478_1_reg_4167_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_1_fu_2746_p2[11]),
        .Q(add_ln478_1_reg_4167[11]),
        .R(1'b0));
  FDRE \add_ln478_1_reg_4167_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_1_fu_2746_p2[12]),
        .Q(add_ln478_1_reg_4167[12]),
        .R(1'b0));
  CARRY8 \add_ln478_1_reg_4167_reg[12]_i_1 
       (.CI(\add_ln478_1_reg_4167_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln478_1_reg_4167_reg[12]_i_1_CO_UNCONNECTED [7:5],add_ln478_1_fu_2746_p2[12],\NLW_add_ln478_1_reg_4167_reg[12]_i_1_CO_UNCONNECTED [3],\add_ln478_1_reg_4167_reg[12]_i_1_n_10 ,\add_ln478_1_reg_4167_reg[12]_i_1_n_11 ,\add_ln478_1_reg_4167_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,zext_ln478_fu_2634_p1[11:8]}),
        .O({\NLW_add_ln478_1_reg_4167_reg[12]_i_1_O_UNCONNECTED [7:4],add_ln478_1_fu_2746_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln478_1_reg_4167[12]_i_6_n_5 ,\add_ln478_1_reg_4167[12]_i_7_n_5 ,\add_ln478_1_reg_4167[12]_i_8_n_5 ,\add_ln478_1_reg_4167[12]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln478_1_reg_4167_reg[12]_i_10 
       (.CI(\add_ln478_1_reg_4167_reg[7]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln478_1_reg_4167_reg[12]_i_10_CO_UNCONNECTED [7:4],\add_ln478_1_reg_4167_reg[12]_i_10_n_9 ,\add_ln478_1_reg_4167_reg[12]_i_10_n_10 ,\add_ln478_1_reg_4167_reg[12]_i_10_n_11 ,\add_ln478_1_reg_4167_reg[12]_i_10_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_2_reg_4126[11],sext_ln466_1_reg_4018_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln478_1_reg_4167_reg[12]_i_10_O_UNCONNECTED [7:5],sub_ln478_fu_2604_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln478_1_reg_4167[12]_i_20_n_5 ,\add_ln478_1_reg_4167[12]_i_21_n_5 ,\add_ln478_1_reg_4167[12]_i_22_n_5 ,\add_ln478_1_reg_4167[12]_i_23_n_5 ,\add_ln478_1_reg_4167[12]_i_24_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln478_1_reg_4167_reg[12]_i_14 
       (.CI(\add_ln478_1_reg_4167_reg[12]_i_18_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln478_1_reg_4167_reg[12]_i_14_CO_UNCONNECTED [7:4],\add_ln478_1_reg_4167_reg[12]_i_14_n_9 ,\add_ln478_1_reg_4167_reg[12]_i_14_n_10 ,\add_ln478_1_reg_4167_reg[12]_i_14_n_11 ,\add_ln478_1_reg_4167_reg[12]_i_14_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_2_reg_4126[11],sext_ln467_1_reg_4050_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln478_1_reg_4167_reg[12]_i_14_O_UNCONNECTED [7:5],sub_ln478_2_fu_2672_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln478_1_reg_4167[12]_i_25_n_5 ,\add_ln478_1_reg_4167[12]_i_26_n_5 ,\add_ln478_1_reg_4167[12]_i_27_n_5 ,\add_ln478_1_reg_4167[12]_i_28_n_5 ,\add_ln478_1_reg_4167[12]_i_29_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln478_1_reg_4167_reg[12]_i_18 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln478_1_reg_4167_reg[12]_i_18_n_5 ,\add_ln478_1_reg_4167_reg[12]_i_18_n_6 ,\add_ln478_1_reg_4167_reg[12]_i_18_n_7 ,\add_ln478_1_reg_4167_reg[12]_i_18_n_8 ,\add_ln478_1_reg_4167_reg[12]_i_18_n_9 ,\add_ln478_1_reg_4167_reg[12]_i_18_n_10 ,\add_ln478_1_reg_4167_reg[12]_i_18_n_11 ,\add_ln478_1_reg_4167_reg[12]_i_18_n_12 }),
        .DI(sext_ln467_1_reg_4050_pp0_iter4_reg[7:0]),
        .O(sub_ln478_2_fu_2672_p2[7:0]),
        .S({\add_ln478_1_reg_4167[12]_i_30_n_5 ,\add_ln478_1_reg_4167[12]_i_31_n_5 ,\add_ln478_1_reg_4167[12]_i_32_n_5 ,\add_ln478_1_reg_4167[12]_i_33_n_5 ,\add_ln478_1_reg_4167[12]_i_34_n_5 ,\add_ln478_1_reg_4167[12]_i_35_n_5 ,\add_ln478_1_reg_4167[12]_i_36_n_5 ,\add_ln478_1_reg_4167[12]_i_37_n_5 }));
  FDRE \add_ln478_1_reg_4167_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_1_fu_2746_p2[1]),
        .Q(add_ln478_1_reg_4167[1]),
        .R(1'b0));
  FDRE \add_ln478_1_reg_4167_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_1_fu_2746_p2[2]),
        .Q(add_ln478_1_reg_4167[2]),
        .R(1'b0));
  FDRE \add_ln478_1_reg_4167_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_1_fu_2746_p2[3]),
        .Q(add_ln478_1_reg_4167[3]),
        .R(1'b0));
  FDRE \add_ln478_1_reg_4167_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_1_fu_2746_p2[4]),
        .Q(add_ln478_1_reg_4167[4]),
        .R(1'b0));
  FDRE \add_ln478_1_reg_4167_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_1_fu_2746_p2[5]),
        .Q(add_ln478_1_reg_4167[5]),
        .R(1'b0));
  FDRE \add_ln478_1_reg_4167_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_1_fu_2746_p2[6]),
        .Q(add_ln478_1_reg_4167[6]),
        .R(1'b0));
  FDRE \add_ln478_1_reg_4167_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_1_fu_2746_p2[7]),
        .Q(add_ln478_1_reg_4167[7]),
        .R(1'b0));
  CARRY8 \add_ln478_1_reg_4167_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln478_1_reg_4167_reg[7]_i_1_n_5 ,\add_ln478_1_reg_4167_reg[7]_i_1_n_6 ,\add_ln478_1_reg_4167_reg[7]_i_1_n_7 ,\add_ln478_1_reg_4167_reg[7]_i_1_n_8 ,\add_ln478_1_reg_4167_reg[7]_i_1_n_9 ,\add_ln478_1_reg_4167_reg[7]_i_1_n_10 ,\add_ln478_1_reg_4167_reg[7]_i_1_n_11 ,\add_ln478_1_reg_4167_reg[7]_i_1_n_12 }),
        .DI({zext_ln478_fu_2634_p1[7:1],sub_ln478_fu_2604_p2[0]}),
        .O(add_ln478_1_fu_2746_p2[7:0]),
        .S({\add_ln478_1_reg_4167[7]_i_10_n_5 ,\add_ln478_1_reg_4167[7]_i_11_n_5 ,\add_ln478_1_reg_4167[7]_i_12_n_5 ,\add_ln478_1_reg_4167[7]_i_13_n_5 ,\add_ln478_1_reg_4167[7]_i_14_n_5 ,\add_ln478_1_reg_4167[7]_i_15_n_5 ,\add_ln478_1_reg_4167[7]_i_16_n_5 ,\add_ln478_1_reg_4167[7]_i_17_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln478_1_reg_4167_reg[7]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln478_1_reg_4167_reg[7]_i_9_n_5 ,\add_ln478_1_reg_4167_reg[7]_i_9_n_6 ,\add_ln478_1_reg_4167_reg[7]_i_9_n_7 ,\add_ln478_1_reg_4167_reg[7]_i_9_n_8 ,\add_ln478_1_reg_4167_reg[7]_i_9_n_9 ,\add_ln478_1_reg_4167_reg[7]_i_9_n_10 ,\add_ln478_1_reg_4167_reg[7]_i_9_n_11 ,\add_ln478_1_reg_4167_reg[7]_i_9_n_12 }),
        .DI(sext_ln466_1_reg_4018_pp0_iter4_reg[7:0]),
        .O(sub_ln478_fu_2604_p2[7:0]),
        .S({\add_ln478_1_reg_4167[7]_i_19_n_5 ,\add_ln478_1_reg_4167[7]_i_20_n_5 ,\add_ln478_1_reg_4167[7]_i_21_n_5 ,\add_ln478_1_reg_4167[7]_i_22_n_5 ,\add_ln478_1_reg_4167[7]_i_23_n_5 ,\add_ln478_1_reg_4167[7]_i_24_n_5 ,\add_ln478_1_reg_4167[7]_i_25_n_5 ,\add_ln478_1_reg_4167[7]_i_26_n_5 }));
  FDRE \add_ln478_1_reg_4167_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_1_fu_2746_p2[8]),
        .Q(add_ln478_1_reg_4167[8]),
        .R(1'b0));
  FDRE \add_ln478_1_reg_4167_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_1_fu_2746_p2[9]),
        .Q(add_ln478_1_reg_4167[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln478_reg_4162[12]_i_11 
       (.I0(sub_ln478_3_fu_2706_p2[8]),
        .I1(sub_ln478_3_fu_2706_p2[6]),
        .I2(\add_ln478_reg_4162[12]_i_12_n_5 ),
        .I3(sub_ln478_3_fu_2706_p2[7]),
        .I4(sub_ln478_3_fu_2706_p2[9]),
        .O(\add_ln478_reg_4162[12]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln478_reg_4162[12]_i_12 
       (.I0(sub_ln478_3_fu_2706_p2[4]),
        .I1(sub_ln478_3_fu_2706_p2[2]),
        .I2(sub_ln478_3_fu_2706_p2[1]),
        .I3(sub_ln478_3_fu_2706_p2[0]),
        .I4(sub_ln478_3_fu_2706_p2[3]),
        .I5(sub_ln478_3_fu_2706_p2[5]),
        .O(\add_ln478_reg_4162[12]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln478_reg_4162[12]_i_13 
       (.I0(sub_ln478_3_fu_2706_p2[9]),
        .I1(sub_ln478_3_fu_2706_p2[7]),
        .I2(\add_ln478_reg_4162[12]_i_12_n_5 ),
        .I3(sub_ln478_3_fu_2706_p2[6]),
        .I4(sub_ln478_3_fu_2706_p2[8]),
        .I5(sub_ln478_3_fu_2706_p2[10]),
        .O(\add_ln478_reg_4162[12]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln478_reg_4162[12]_i_15 
       (.I0(sub_ln478_1_fu_2638_p2[9]),
        .I1(sub_ln478_1_fu_2638_p2[7]),
        .I2(\add_ln478_reg_4162[12]_i_19_n_5 ),
        .I3(sub_ln478_1_fu_2638_p2[6]),
        .I4(sub_ln478_1_fu_2638_p2[8]),
        .I5(sub_ln478_1_fu_2638_p2[10]),
        .O(\add_ln478_reg_4162[12]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln478_reg_4162[12]_i_16 
       (.I0(sub_ln478_1_fu_2638_p2[8]),
        .I1(sub_ln478_1_fu_2638_p2[6]),
        .I2(\add_ln478_reg_4162[12]_i_19_n_5 ),
        .I3(sub_ln478_1_fu_2638_p2[7]),
        .I4(sub_ln478_1_fu_2638_p2[9]),
        .O(\add_ln478_reg_4162[12]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \add_ln478_reg_4162[12]_i_17 
       (.I0(sub_ln478_1_fu_2638_p2[7]),
        .I1(\add_ln478_reg_4162[12]_i_19_n_5 ),
        .I2(sub_ln478_1_fu_2638_p2[6]),
        .I3(sub_ln478_1_fu_2638_p2[8]),
        .O(\add_ln478_reg_4162[12]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln478_reg_4162[12]_i_19 
       (.I0(sub_ln478_1_fu_2638_p2[4]),
        .I1(sub_ln478_1_fu_2638_p2[2]),
        .I2(sub_ln478_1_fu_2638_p2[1]),
        .I3(sub_ln478_1_fu_2638_p2[0]),
        .I4(sub_ln478_1_fu_2638_p2[3]),
        .I5(sub_ln478_1_fu_2638_p2[5]),
        .O(\add_ln478_reg_4162[12]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln478_reg_4162[12]_i_2 
       (.I0(sub_ln478_3_fu_2706_p2[10]),
        .I1(\add_ln478_reg_4162[12]_i_11_n_5 ),
        .I2(sub_ln478_3_fu_2706_p2[12]),
        .I3(sub_ln478_3_fu_2706_p2[11]),
        .O(zext_ln478_3_fu_2736_p1[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_20 
       (.I0(mean_2_reg_4126[11]),
        .I1(mean_2_reg_4126[12]),
        .O(\add_ln478_reg_4162[12]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_21 
       (.I0(mean_2_reg_4126[11]),
        .I1(sext_ln466_2_reg_4024_pp0_iter4_reg[11]),
        .O(\add_ln478_reg_4162[12]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_22 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[10]),
        .I1(mean_2_reg_4126[10]),
        .O(\add_ln478_reg_4162[12]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_23 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[9]),
        .I1(mean_2_reg_4126[9]),
        .O(\add_ln478_reg_4162[12]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_24 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[8]),
        .I1(mean_2_reg_4126[8]),
        .O(\add_ln478_reg_4162[12]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_25 
       (.I0(mean_2_reg_4126[11]),
        .I1(mean_2_reg_4126[12]),
        .O(\add_ln478_reg_4162[12]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_26 
       (.I0(mean_2_reg_4126[11]),
        .I1(sext_ln467_reg_4045_pp0_iter4_reg[11]),
        .O(\add_ln478_reg_4162[12]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_27 
       (.I0(sext_ln467_reg_4045_pp0_iter4_reg[10]),
        .I1(mean_2_reg_4126[10]),
        .O(\add_ln478_reg_4162[12]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_28 
       (.I0(sext_ln467_reg_4045_pp0_iter4_reg[9]),
        .I1(mean_2_reg_4126[9]),
        .O(\add_ln478_reg_4162[12]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_29 
       (.I0(sext_ln467_reg_4045_pp0_iter4_reg[8]),
        .I1(mean_2_reg_4126[8]),
        .O(\add_ln478_reg_4162[12]_i_29_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln478_reg_4162[12]_i_3 
       (.I0(\add_ln478_reg_4162[12]_i_11_n_5 ),
        .I1(sub_ln478_3_fu_2706_p2[12]),
        .I2(sub_ln478_3_fu_2706_p2[10]),
        .O(zext_ln478_3_fu_2736_p1[10]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_30 
       (.I0(sext_ln467_reg_4045_pp0_iter4_reg[7]),
        .I1(mean_2_reg_4126[7]),
        .O(\add_ln478_reg_4162[12]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_31 
       (.I0(sext_ln467_reg_4045_pp0_iter4_reg[6]),
        .I1(mean_2_reg_4126[6]),
        .O(\add_ln478_reg_4162[12]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_32 
       (.I0(sext_ln467_reg_4045_pp0_iter4_reg[5]),
        .I1(mean_2_reg_4126[5]),
        .O(\add_ln478_reg_4162[12]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_33 
       (.I0(sext_ln467_reg_4045_pp0_iter4_reg[4]),
        .I1(mean_2_reg_4126[4]),
        .O(\add_ln478_reg_4162[12]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_34 
       (.I0(sext_ln467_reg_4045_pp0_iter4_reg[3]),
        .I1(mean_2_reg_4126[3]),
        .O(\add_ln478_reg_4162[12]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_35 
       (.I0(sext_ln467_reg_4045_pp0_iter4_reg[2]),
        .I1(mean_2_reg_4126[2]),
        .O(\add_ln478_reg_4162[12]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_36 
       (.I0(sext_ln467_reg_4045_pp0_iter4_reg[1]),
        .I1(mean_2_reg_4126[1]),
        .O(\add_ln478_reg_4162[12]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[12]_i_37 
       (.I0(sext_ln467_reg_4045_pp0_iter4_reg[0]),
        .I1(mean_2_reg_4126[0]),
        .O(\add_ln478_reg_4162[12]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \add_ln478_reg_4162[12]_i_4 
       (.I0(sub_ln478_3_fu_2706_p2[8]),
        .I1(sub_ln478_3_fu_2706_p2[6]),
        .I2(\add_ln478_reg_4162[12]_i_12_n_5 ),
        .I3(sub_ln478_3_fu_2706_p2[7]),
        .I4(sub_ln478_3_fu_2706_p2[12]),
        .I5(sub_ln478_3_fu_2706_p2[9]),
        .O(zext_ln478_3_fu_2736_p1[9]));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \add_ln478_reg_4162[12]_i_5 
       (.I0(sub_ln478_3_fu_2706_p2[7]),
        .I1(\add_ln478_reg_4162[12]_i_12_n_5 ),
        .I2(sub_ln478_3_fu_2706_p2[6]),
        .I3(sub_ln478_3_fu_2706_p2[12]),
        .I4(sub_ln478_3_fu_2706_p2[8]),
        .O(zext_ln478_3_fu_2736_p1[8]));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln478_reg_4162[12]_i_6 
       (.I0(sub_ln478_3_fu_2706_p2[11]),
        .I1(sub_ln478_3_fu_2706_p2[12]),
        .I2(\add_ln478_reg_4162[12]_i_13_n_5 ),
        .I3(sub_ln478_1_fu_2638_p2[11]),
        .I4(sub_ln478_1_fu_2638_p2[12]),
        .I5(\add_ln478_reg_4162[12]_i_15_n_5 ),
        .O(\add_ln478_reg_4162[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln478_reg_4162[12]_i_7 
       (.I0(sub_ln478_3_fu_2706_p2[10]),
        .I1(sub_ln478_3_fu_2706_p2[12]),
        .I2(\add_ln478_reg_4162[12]_i_11_n_5 ),
        .I3(sub_ln478_1_fu_2638_p2[10]),
        .I4(sub_ln478_1_fu_2638_p2[12]),
        .I5(\add_ln478_reg_4162[12]_i_16_n_5 ),
        .O(\add_ln478_reg_4162[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln478_reg_4162[12]_i_8 
       (.I0(zext_ln478_3_fu_2736_p1[9]),
        .I1(sub_ln478_1_fu_2638_p2[9]),
        .I2(sub_ln478_1_fu_2638_p2[12]),
        .I3(\add_ln478_reg_4162[12]_i_17_n_5 ),
        .O(\add_ln478_reg_4162[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696669696)) 
    \add_ln478_reg_4162[12]_i_9 
       (.I0(zext_ln478_3_fu_2736_p1[8]),
        .I1(sub_ln478_1_fu_2638_p2[8]),
        .I2(sub_ln478_1_fu_2638_p2[12]),
        .I3(sub_ln478_1_fu_2638_p2[6]),
        .I4(\add_ln478_reg_4162[12]_i_19_n_5 ),
        .I5(sub_ln478_1_fu_2638_p2[7]),
        .O(\add_ln478_reg_4162[12]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln478_reg_4162[7]_i_10 
       (.I0(zext_ln478_3_fu_2736_p1[7]),
        .I1(sub_ln478_1_fu_2638_p2[7]),
        .I2(sub_ln478_1_fu_2638_p2[12]),
        .I3(\add_ln478_reg_4162[12]_i_19_n_5 ),
        .I4(sub_ln478_1_fu_2638_p2[6]),
        .O(\add_ln478_reg_4162[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln478_reg_4162[7]_i_11 
       (.I0(sub_ln478_3_fu_2706_p2[6]),
        .I1(sub_ln478_3_fu_2706_p2[12]),
        .I2(\add_ln478_reg_4162[12]_i_12_n_5 ),
        .I3(sub_ln478_1_fu_2638_p2[6]),
        .I4(sub_ln478_1_fu_2638_p2[12]),
        .I5(\add_ln478_reg_4162[12]_i_19_n_5 ),
        .O(\add_ln478_reg_4162[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln478_reg_4162[7]_i_12 
       (.I0(sub_ln478_3_fu_2706_p2[5]),
        .I1(sub_ln478_3_fu_2706_p2[12]),
        .I2(\add_ln478_reg_4162[7]_i_18_n_5 ),
        .I3(sub_ln478_1_fu_2638_p2[5]),
        .I4(sub_ln478_1_fu_2638_p2[12]),
        .I5(\add_ln478_reg_4162[7]_i_27_n_5 ),
        .O(\add_ln478_reg_4162[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln478_reg_4162[7]_i_13 
       (.I0(zext_ln478_3_fu_2736_p1[4]),
        .I1(sub_ln478_1_fu_2638_p2[4]),
        .I2(sub_ln478_1_fu_2638_p2[12]),
        .I3(\add_ln478_reg_4162[7]_i_28_n_5 ),
        .O(\add_ln478_reg_4162[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696969666)) 
    \add_ln478_reg_4162[7]_i_14 
       (.I0(zext_ln478_3_fu_2736_p1[3]),
        .I1(sub_ln478_1_fu_2638_p2[3]),
        .I2(sub_ln478_1_fu_2638_p2[12]),
        .I3(sub_ln478_1_fu_2638_p2[0]),
        .I4(sub_ln478_1_fu_2638_p2[1]),
        .I5(sub_ln478_1_fu_2638_p2[2]),
        .O(\add_ln478_reg_4162[7]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h96969666)) 
    \add_ln478_reg_4162[7]_i_15 
       (.I0(zext_ln478_3_fu_2736_p1[2]),
        .I1(sub_ln478_1_fu_2638_p2[2]),
        .I2(sub_ln478_1_fu_2638_p2[12]),
        .I3(sub_ln478_1_fu_2638_p2[1]),
        .I4(sub_ln478_1_fu_2638_p2[0]),
        .O(\add_ln478_reg_4162[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln478_reg_4162[7]_i_16 
       (.I0(sub_ln478_3_fu_2706_p2[1]),
        .I1(sub_ln478_3_fu_2706_p2[12]),
        .I2(sub_ln478_3_fu_2706_p2[0]),
        .I3(sub_ln478_1_fu_2638_p2[1]),
        .I4(sub_ln478_1_fu_2638_p2[12]),
        .I5(sub_ln478_1_fu_2638_p2[0]),
        .O(\add_ln478_reg_4162[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln478_reg_4162[7]_i_17 
       (.I0(sub_ln478_3_fu_2706_p2[0]),
        .I1(sub_ln478_1_fu_2638_p2[0]),
        .O(\add_ln478_reg_4162[7]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln478_reg_4162[7]_i_18 
       (.I0(sub_ln478_3_fu_2706_p2[3]),
        .I1(sub_ln478_3_fu_2706_p2[0]),
        .I2(sub_ln478_3_fu_2706_p2[1]),
        .I3(sub_ln478_3_fu_2706_p2[2]),
        .I4(sub_ln478_3_fu_2706_p2[4]),
        .O(\add_ln478_reg_4162[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[7]_i_19 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[7]),
        .I1(mean_2_reg_4126[7]),
        .O(\add_ln478_reg_4162[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln478_reg_4162[7]_i_2 
       (.I0(sub_ln478_3_fu_2706_p2[6]),
        .I1(\add_ln478_reg_4162[12]_i_12_n_5 ),
        .I2(sub_ln478_3_fu_2706_p2[12]),
        .I3(sub_ln478_3_fu_2706_p2[7]),
        .O(zext_ln478_3_fu_2736_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[7]_i_20 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[6]),
        .I1(mean_2_reg_4126[6]),
        .O(\add_ln478_reg_4162[7]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[7]_i_21 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[5]),
        .I1(mean_2_reg_4126[5]),
        .O(\add_ln478_reg_4162[7]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[7]_i_22 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[4]),
        .I1(mean_2_reg_4126[4]),
        .O(\add_ln478_reg_4162[7]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[7]_i_23 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[3]),
        .I1(mean_2_reg_4126[3]),
        .O(\add_ln478_reg_4162[7]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[7]_i_24 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[2]),
        .I1(mean_2_reg_4126[2]),
        .O(\add_ln478_reg_4162[7]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[7]_i_25 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[1]),
        .I1(mean_2_reg_4126[1]),
        .O(\add_ln478_reg_4162[7]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln478_reg_4162[7]_i_26 
       (.I0(sext_ln466_2_reg_4024_pp0_iter4_reg[0]),
        .I1(mean_2_reg_4126[0]),
        .O(\add_ln478_reg_4162[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln478_reg_4162[7]_i_27 
       (.I0(sub_ln478_1_fu_2638_p2[3]),
        .I1(sub_ln478_1_fu_2638_p2[0]),
        .I2(sub_ln478_1_fu_2638_p2[1]),
        .I3(sub_ln478_1_fu_2638_p2[2]),
        .I4(sub_ln478_1_fu_2638_p2[4]),
        .O(\add_ln478_reg_4162[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln478_reg_4162[7]_i_28 
       (.I0(sub_ln478_1_fu_2638_p2[2]),
        .I1(sub_ln478_1_fu_2638_p2[1]),
        .I2(sub_ln478_1_fu_2638_p2[0]),
        .I3(sub_ln478_1_fu_2638_p2[3]),
        .O(\add_ln478_reg_4162[7]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln478_reg_4162[7]_i_3 
       (.I0(\add_ln478_reg_4162[12]_i_12_n_5 ),
        .I1(sub_ln478_3_fu_2706_p2[12]),
        .I2(sub_ln478_3_fu_2706_p2[6]),
        .O(zext_ln478_3_fu_2736_p1[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln478_reg_4162[7]_i_4 
       (.I0(\add_ln478_reg_4162[7]_i_18_n_5 ),
        .I1(sub_ln478_3_fu_2706_p2[12]),
        .I2(sub_ln478_3_fu_2706_p2[5]),
        .O(zext_ln478_3_fu_2736_p1[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \add_ln478_reg_4162[7]_i_5 
       (.I0(sub_ln478_3_fu_2706_p2[3]),
        .I1(sub_ln478_3_fu_2706_p2[0]),
        .I2(sub_ln478_3_fu_2706_p2[1]),
        .I3(sub_ln478_3_fu_2706_p2[2]),
        .I4(sub_ln478_3_fu_2706_p2[12]),
        .I5(sub_ln478_3_fu_2706_p2[4]),
        .O(zext_ln478_3_fu_2736_p1[4]));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \add_ln478_reg_4162[7]_i_6 
       (.I0(sub_ln478_3_fu_2706_p2[2]),
        .I1(sub_ln478_3_fu_2706_p2[1]),
        .I2(sub_ln478_3_fu_2706_p2[0]),
        .I3(sub_ln478_3_fu_2706_p2[12]),
        .I4(sub_ln478_3_fu_2706_p2[3]),
        .O(zext_ln478_3_fu_2736_p1[3]));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \add_ln478_reg_4162[7]_i_7 
       (.I0(sub_ln478_3_fu_2706_p2[0]),
        .I1(sub_ln478_3_fu_2706_p2[1]),
        .I2(sub_ln478_3_fu_2706_p2[12]),
        .I3(sub_ln478_3_fu_2706_p2[2]),
        .O(zext_ln478_3_fu_2736_p1[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln478_reg_4162[7]_i_8 
       (.I0(sub_ln478_3_fu_2706_p2[0]),
        .I1(sub_ln478_3_fu_2706_p2[12]),
        .I2(sub_ln478_3_fu_2706_p2[1]),
        .O(zext_ln478_3_fu_2736_p1[1]));
  FDRE \add_ln478_reg_4162_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_fu_2740_p2[0]),
        .Q(add_ln478_reg_4162[0]),
        .R(1'b0));
  FDRE \add_ln478_reg_4162_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_fu_2740_p2[10]),
        .Q(add_ln478_reg_4162[10]),
        .R(1'b0));
  FDRE \add_ln478_reg_4162_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_fu_2740_p2[11]),
        .Q(add_ln478_reg_4162[11]),
        .R(1'b0));
  FDRE \add_ln478_reg_4162_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_fu_2740_p2[12]),
        .Q(add_ln478_reg_4162[12]),
        .R(1'b0));
  CARRY8 \add_ln478_reg_4162_reg[12]_i_1 
       (.CI(\add_ln478_reg_4162_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln478_reg_4162_reg[12]_i_1_CO_UNCONNECTED [7:5],add_ln478_fu_2740_p2[12],\NLW_add_ln478_reg_4162_reg[12]_i_1_CO_UNCONNECTED [3],\add_ln478_reg_4162_reg[12]_i_1_n_10 ,\add_ln478_reg_4162_reg[12]_i_1_n_11 ,\add_ln478_reg_4162_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,zext_ln478_3_fu_2736_p1[11:8]}),
        .O({\NLW_add_ln478_reg_4162_reg[12]_i_1_O_UNCONNECTED [7:4],add_ln478_fu_2740_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln478_reg_4162[12]_i_6_n_5 ,\add_ln478_reg_4162[12]_i_7_n_5 ,\add_ln478_reg_4162[12]_i_8_n_5 ,\add_ln478_reg_4162[12]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln478_reg_4162_reg[12]_i_10 
       (.CI(\add_ln478_reg_4162_reg[7]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln478_reg_4162_reg[12]_i_10_CO_UNCONNECTED [7:4],\add_ln478_reg_4162_reg[12]_i_10_n_9 ,\add_ln478_reg_4162_reg[12]_i_10_n_10 ,\add_ln478_reg_4162_reg[12]_i_10_n_11 ,\add_ln478_reg_4162_reg[12]_i_10_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_2_reg_4126[11],sext_ln466_2_reg_4024_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln478_reg_4162_reg[12]_i_10_O_UNCONNECTED [7:5],sub_ln478_3_fu_2706_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln478_reg_4162[12]_i_20_n_5 ,\add_ln478_reg_4162[12]_i_21_n_5 ,\add_ln478_reg_4162[12]_i_22_n_5 ,\add_ln478_reg_4162[12]_i_23_n_5 ,\add_ln478_reg_4162[12]_i_24_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln478_reg_4162_reg[12]_i_14 
       (.CI(\add_ln478_reg_4162_reg[12]_i_18_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln478_reg_4162_reg[12]_i_14_CO_UNCONNECTED [7:4],\add_ln478_reg_4162_reg[12]_i_14_n_9 ,\add_ln478_reg_4162_reg[12]_i_14_n_10 ,\add_ln478_reg_4162_reg[12]_i_14_n_11 ,\add_ln478_reg_4162_reg[12]_i_14_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_2_reg_4126[11],sext_ln467_reg_4045_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln478_reg_4162_reg[12]_i_14_O_UNCONNECTED [7:5],sub_ln478_1_fu_2638_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln478_reg_4162[12]_i_25_n_5 ,\add_ln478_reg_4162[12]_i_26_n_5 ,\add_ln478_reg_4162[12]_i_27_n_5 ,\add_ln478_reg_4162[12]_i_28_n_5 ,\add_ln478_reg_4162[12]_i_29_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln478_reg_4162_reg[12]_i_18 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln478_reg_4162_reg[12]_i_18_n_5 ,\add_ln478_reg_4162_reg[12]_i_18_n_6 ,\add_ln478_reg_4162_reg[12]_i_18_n_7 ,\add_ln478_reg_4162_reg[12]_i_18_n_8 ,\add_ln478_reg_4162_reg[12]_i_18_n_9 ,\add_ln478_reg_4162_reg[12]_i_18_n_10 ,\add_ln478_reg_4162_reg[12]_i_18_n_11 ,\add_ln478_reg_4162_reg[12]_i_18_n_12 }),
        .DI(sext_ln467_reg_4045_pp0_iter4_reg[7:0]),
        .O(sub_ln478_1_fu_2638_p2[7:0]),
        .S({\add_ln478_reg_4162[12]_i_30_n_5 ,\add_ln478_reg_4162[12]_i_31_n_5 ,\add_ln478_reg_4162[12]_i_32_n_5 ,\add_ln478_reg_4162[12]_i_33_n_5 ,\add_ln478_reg_4162[12]_i_34_n_5 ,\add_ln478_reg_4162[12]_i_35_n_5 ,\add_ln478_reg_4162[12]_i_36_n_5 ,\add_ln478_reg_4162[12]_i_37_n_5 }));
  FDRE \add_ln478_reg_4162_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_fu_2740_p2[1]),
        .Q(add_ln478_reg_4162[1]),
        .R(1'b0));
  FDRE \add_ln478_reg_4162_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_fu_2740_p2[2]),
        .Q(add_ln478_reg_4162[2]),
        .R(1'b0));
  FDRE \add_ln478_reg_4162_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_fu_2740_p2[3]),
        .Q(add_ln478_reg_4162[3]),
        .R(1'b0));
  FDRE \add_ln478_reg_4162_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_fu_2740_p2[4]),
        .Q(add_ln478_reg_4162[4]),
        .R(1'b0));
  FDRE \add_ln478_reg_4162_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_fu_2740_p2[5]),
        .Q(add_ln478_reg_4162[5]),
        .R(1'b0));
  FDRE \add_ln478_reg_4162_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_fu_2740_p2[6]),
        .Q(add_ln478_reg_4162[6]),
        .R(1'b0));
  FDRE \add_ln478_reg_4162_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_fu_2740_p2[7]),
        .Q(add_ln478_reg_4162[7]),
        .R(1'b0));
  CARRY8 \add_ln478_reg_4162_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln478_reg_4162_reg[7]_i_1_n_5 ,\add_ln478_reg_4162_reg[7]_i_1_n_6 ,\add_ln478_reg_4162_reg[7]_i_1_n_7 ,\add_ln478_reg_4162_reg[7]_i_1_n_8 ,\add_ln478_reg_4162_reg[7]_i_1_n_9 ,\add_ln478_reg_4162_reg[7]_i_1_n_10 ,\add_ln478_reg_4162_reg[7]_i_1_n_11 ,\add_ln478_reg_4162_reg[7]_i_1_n_12 }),
        .DI({zext_ln478_3_fu_2736_p1[7:1],sub_ln478_3_fu_2706_p2[0]}),
        .O(add_ln478_fu_2740_p2[7:0]),
        .S({\add_ln478_reg_4162[7]_i_10_n_5 ,\add_ln478_reg_4162[7]_i_11_n_5 ,\add_ln478_reg_4162[7]_i_12_n_5 ,\add_ln478_reg_4162[7]_i_13_n_5 ,\add_ln478_reg_4162[7]_i_14_n_5 ,\add_ln478_reg_4162[7]_i_15_n_5 ,\add_ln478_reg_4162[7]_i_16_n_5 ,\add_ln478_reg_4162[7]_i_17_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln478_reg_4162_reg[7]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln478_reg_4162_reg[7]_i_9_n_5 ,\add_ln478_reg_4162_reg[7]_i_9_n_6 ,\add_ln478_reg_4162_reg[7]_i_9_n_7 ,\add_ln478_reg_4162_reg[7]_i_9_n_8 ,\add_ln478_reg_4162_reg[7]_i_9_n_9 ,\add_ln478_reg_4162_reg[7]_i_9_n_10 ,\add_ln478_reg_4162_reg[7]_i_9_n_11 ,\add_ln478_reg_4162_reg[7]_i_9_n_12 }),
        .DI(sext_ln466_2_reg_4024_pp0_iter4_reg[7:0]),
        .O(sub_ln478_3_fu_2706_p2[7:0]),
        .S({\add_ln478_reg_4162[7]_i_19_n_5 ,\add_ln478_reg_4162[7]_i_20_n_5 ,\add_ln478_reg_4162[7]_i_21_n_5 ,\add_ln478_reg_4162[7]_i_22_n_5 ,\add_ln478_reg_4162[7]_i_23_n_5 ,\add_ln478_reg_4162[7]_i_24_n_5 ,\add_ln478_reg_4162[7]_i_25_n_5 ,\add_ln478_reg_4162[7]_i_26_n_5 }));
  FDRE \add_ln478_reg_4162_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_fu_2740_p2[8]),
        .Q(add_ln478_reg_4162[8]),
        .R(1'b0));
  FDRE \add_ln478_reg_4162_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln478_fu_2740_p2[9]),
        .Q(add_ln478_reg_4162[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln479_1_reg_4177[12]_i_11 
       (.I0(sub_ln479_fu_2752_p2[8]),
        .I1(sub_ln479_fu_2752_p2[6]),
        .I2(\add_ln479_1_reg_4177[12]_i_12_n_5 ),
        .I3(sub_ln479_fu_2752_p2[7]),
        .I4(sub_ln479_fu_2752_p2[9]),
        .O(\add_ln479_1_reg_4177[12]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln479_1_reg_4177[12]_i_12 
       (.I0(sub_ln479_fu_2752_p2[4]),
        .I1(sub_ln479_fu_2752_p2[2]),
        .I2(sub_ln479_fu_2752_p2[1]),
        .I3(sub_ln479_fu_2752_p2[0]),
        .I4(sub_ln479_fu_2752_p2[3]),
        .I5(sub_ln479_fu_2752_p2[5]),
        .O(\add_ln479_1_reg_4177[12]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln479_1_reg_4177[12]_i_13 
       (.I0(sub_ln479_fu_2752_p2[9]),
        .I1(sub_ln479_fu_2752_p2[7]),
        .I2(\add_ln479_1_reg_4177[12]_i_12_n_5 ),
        .I3(sub_ln479_fu_2752_p2[6]),
        .I4(sub_ln479_fu_2752_p2[8]),
        .I5(sub_ln479_fu_2752_p2[10]),
        .O(\add_ln479_1_reg_4177[12]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln479_1_reg_4177[12]_i_15 
       (.I0(sub_ln479_2_fu_2820_p2[9]),
        .I1(sub_ln479_2_fu_2820_p2[7]),
        .I2(\add_ln479_1_reg_4177[12]_i_19_n_5 ),
        .I3(sub_ln479_2_fu_2820_p2[6]),
        .I4(sub_ln479_2_fu_2820_p2[8]),
        .I5(sub_ln479_2_fu_2820_p2[10]),
        .O(\add_ln479_1_reg_4177[12]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln479_1_reg_4177[12]_i_16 
       (.I0(sub_ln479_2_fu_2820_p2[8]),
        .I1(sub_ln479_2_fu_2820_p2[6]),
        .I2(\add_ln479_1_reg_4177[12]_i_19_n_5 ),
        .I3(sub_ln479_2_fu_2820_p2[7]),
        .I4(sub_ln479_2_fu_2820_p2[9]),
        .O(\add_ln479_1_reg_4177[12]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \add_ln479_1_reg_4177[12]_i_17 
       (.I0(sub_ln479_2_fu_2820_p2[7]),
        .I1(\add_ln479_1_reg_4177[12]_i_19_n_5 ),
        .I2(sub_ln479_2_fu_2820_p2[6]),
        .I3(sub_ln479_2_fu_2820_p2[8]),
        .O(\add_ln479_1_reg_4177[12]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln479_1_reg_4177[12]_i_19 
       (.I0(sub_ln479_2_fu_2820_p2[4]),
        .I1(sub_ln479_2_fu_2820_p2[2]),
        .I2(sub_ln479_2_fu_2820_p2[1]),
        .I3(sub_ln479_2_fu_2820_p2[0]),
        .I4(sub_ln479_2_fu_2820_p2[3]),
        .I5(sub_ln479_2_fu_2820_p2[5]),
        .O(\add_ln479_1_reg_4177[12]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln479_1_reg_4177[12]_i_2 
       (.I0(sub_ln479_fu_2752_p2[10]),
        .I1(\add_ln479_1_reg_4177[12]_i_11_n_5 ),
        .I2(sub_ln479_fu_2752_p2[12]),
        .I3(sub_ln479_fu_2752_p2[11]),
        .O(zext_ln479_fu_2782_p1[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_20 
       (.I0(mean_3_reg_4134[11]),
        .I1(mean_3_reg_4134[12]),
        .O(\add_ln479_1_reg_4177[12]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_21 
       (.I0(mean_3_reg_4134[11]),
        .I1(sext_ln465_reg_3981_pp0_iter4_reg[11]),
        .O(\add_ln479_1_reg_4177[12]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_22 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[10]),
        .I1(mean_3_reg_4134[10]),
        .O(\add_ln479_1_reg_4177[12]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_23 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[9]),
        .I1(mean_3_reg_4134[9]),
        .O(\add_ln479_1_reg_4177[12]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_24 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[8]),
        .I1(mean_3_reg_4134[8]),
        .O(\add_ln479_1_reg_4177[12]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_25 
       (.I0(mean_3_reg_4134[11]),
        .I1(mean_3_reg_4134[12]),
        .O(\add_ln479_1_reg_4177[12]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_26 
       (.I0(mean_3_reg_4134[11]),
        .I1(sext_ln468_reg_4060_pp0_iter4_reg[11]),
        .O(\add_ln479_1_reg_4177[12]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_27 
       (.I0(sext_ln468_reg_4060_pp0_iter4_reg[10]),
        .I1(mean_3_reg_4134[10]),
        .O(\add_ln479_1_reg_4177[12]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_28 
       (.I0(sext_ln468_reg_4060_pp0_iter4_reg[9]),
        .I1(mean_3_reg_4134[9]),
        .O(\add_ln479_1_reg_4177[12]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_29 
       (.I0(sext_ln468_reg_4060_pp0_iter4_reg[8]),
        .I1(mean_3_reg_4134[8]),
        .O(\add_ln479_1_reg_4177[12]_i_29_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln479_1_reg_4177[12]_i_3 
       (.I0(\add_ln479_1_reg_4177[12]_i_11_n_5 ),
        .I1(sub_ln479_fu_2752_p2[12]),
        .I2(sub_ln479_fu_2752_p2[10]),
        .O(zext_ln479_fu_2782_p1[10]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_30 
       (.I0(sext_ln468_reg_4060_pp0_iter4_reg[7]),
        .I1(mean_3_reg_4134[7]),
        .O(\add_ln479_1_reg_4177[12]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_31 
       (.I0(sext_ln468_reg_4060_pp0_iter4_reg[6]),
        .I1(mean_3_reg_4134[6]),
        .O(\add_ln479_1_reg_4177[12]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_32 
       (.I0(sext_ln468_reg_4060_pp0_iter4_reg[5]),
        .I1(mean_3_reg_4134[5]),
        .O(\add_ln479_1_reg_4177[12]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_33 
       (.I0(sext_ln468_reg_4060_pp0_iter4_reg[4]),
        .I1(mean_3_reg_4134[4]),
        .O(\add_ln479_1_reg_4177[12]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_34 
       (.I0(sext_ln468_reg_4060_pp0_iter4_reg[3]),
        .I1(mean_3_reg_4134[3]),
        .O(\add_ln479_1_reg_4177[12]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_35 
       (.I0(sext_ln468_reg_4060_pp0_iter4_reg[2]),
        .I1(mean_3_reg_4134[2]),
        .O(\add_ln479_1_reg_4177[12]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_36 
       (.I0(sext_ln468_reg_4060_pp0_iter4_reg[1]),
        .I1(mean_3_reg_4134[1]),
        .O(\add_ln479_1_reg_4177[12]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[12]_i_37 
       (.I0(sext_ln468_reg_4060_pp0_iter4_reg[0]),
        .I1(mean_3_reg_4134[0]),
        .O(\add_ln479_1_reg_4177[12]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \add_ln479_1_reg_4177[12]_i_4 
       (.I0(sub_ln479_fu_2752_p2[8]),
        .I1(sub_ln479_fu_2752_p2[6]),
        .I2(\add_ln479_1_reg_4177[12]_i_12_n_5 ),
        .I3(sub_ln479_fu_2752_p2[7]),
        .I4(sub_ln479_fu_2752_p2[12]),
        .I5(sub_ln479_fu_2752_p2[9]),
        .O(zext_ln479_fu_2782_p1[9]));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \add_ln479_1_reg_4177[12]_i_5 
       (.I0(sub_ln479_fu_2752_p2[7]),
        .I1(\add_ln479_1_reg_4177[12]_i_12_n_5 ),
        .I2(sub_ln479_fu_2752_p2[6]),
        .I3(sub_ln479_fu_2752_p2[12]),
        .I4(sub_ln479_fu_2752_p2[8]),
        .O(zext_ln479_fu_2782_p1[8]));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln479_1_reg_4177[12]_i_6 
       (.I0(sub_ln479_fu_2752_p2[11]),
        .I1(sub_ln479_fu_2752_p2[12]),
        .I2(\add_ln479_1_reg_4177[12]_i_13_n_5 ),
        .I3(sub_ln479_2_fu_2820_p2[11]),
        .I4(sub_ln479_2_fu_2820_p2[12]),
        .I5(\add_ln479_1_reg_4177[12]_i_15_n_5 ),
        .O(\add_ln479_1_reg_4177[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln479_1_reg_4177[12]_i_7 
       (.I0(sub_ln479_fu_2752_p2[10]),
        .I1(sub_ln479_fu_2752_p2[12]),
        .I2(\add_ln479_1_reg_4177[12]_i_11_n_5 ),
        .I3(sub_ln479_2_fu_2820_p2[10]),
        .I4(sub_ln479_2_fu_2820_p2[12]),
        .I5(\add_ln479_1_reg_4177[12]_i_16_n_5 ),
        .O(\add_ln479_1_reg_4177[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln479_1_reg_4177[12]_i_8 
       (.I0(zext_ln479_fu_2782_p1[9]),
        .I1(sub_ln479_2_fu_2820_p2[9]),
        .I2(sub_ln479_2_fu_2820_p2[12]),
        .I3(\add_ln479_1_reg_4177[12]_i_17_n_5 ),
        .O(\add_ln479_1_reg_4177[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696669696)) 
    \add_ln479_1_reg_4177[12]_i_9 
       (.I0(zext_ln479_fu_2782_p1[8]),
        .I1(sub_ln479_2_fu_2820_p2[8]),
        .I2(sub_ln479_2_fu_2820_p2[12]),
        .I3(sub_ln479_2_fu_2820_p2[6]),
        .I4(\add_ln479_1_reg_4177[12]_i_19_n_5 ),
        .I5(sub_ln479_2_fu_2820_p2[7]),
        .O(\add_ln479_1_reg_4177[12]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln479_1_reg_4177[7]_i_10 
       (.I0(zext_ln479_fu_2782_p1[7]),
        .I1(sub_ln479_2_fu_2820_p2[7]),
        .I2(sub_ln479_2_fu_2820_p2[12]),
        .I3(\add_ln479_1_reg_4177[12]_i_19_n_5 ),
        .I4(sub_ln479_2_fu_2820_p2[6]),
        .O(\add_ln479_1_reg_4177[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln479_1_reg_4177[7]_i_11 
       (.I0(sub_ln479_fu_2752_p2[6]),
        .I1(sub_ln479_fu_2752_p2[12]),
        .I2(\add_ln479_1_reg_4177[12]_i_12_n_5 ),
        .I3(sub_ln479_2_fu_2820_p2[6]),
        .I4(sub_ln479_2_fu_2820_p2[12]),
        .I5(\add_ln479_1_reg_4177[12]_i_19_n_5 ),
        .O(\add_ln479_1_reg_4177[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln479_1_reg_4177[7]_i_12 
       (.I0(sub_ln479_fu_2752_p2[5]),
        .I1(sub_ln479_fu_2752_p2[12]),
        .I2(\add_ln479_1_reg_4177[7]_i_18_n_5 ),
        .I3(sub_ln479_2_fu_2820_p2[5]),
        .I4(sub_ln479_2_fu_2820_p2[12]),
        .I5(\add_ln479_1_reg_4177[7]_i_27_n_5 ),
        .O(\add_ln479_1_reg_4177[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln479_1_reg_4177[7]_i_13 
       (.I0(zext_ln479_fu_2782_p1[4]),
        .I1(sub_ln479_2_fu_2820_p2[4]),
        .I2(sub_ln479_2_fu_2820_p2[12]),
        .I3(\add_ln479_1_reg_4177[7]_i_28_n_5 ),
        .O(\add_ln479_1_reg_4177[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696969666)) 
    \add_ln479_1_reg_4177[7]_i_14 
       (.I0(zext_ln479_fu_2782_p1[3]),
        .I1(sub_ln479_2_fu_2820_p2[3]),
        .I2(sub_ln479_2_fu_2820_p2[12]),
        .I3(sub_ln479_2_fu_2820_p2[0]),
        .I4(sub_ln479_2_fu_2820_p2[1]),
        .I5(sub_ln479_2_fu_2820_p2[2]),
        .O(\add_ln479_1_reg_4177[7]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h96969666)) 
    \add_ln479_1_reg_4177[7]_i_15 
       (.I0(zext_ln479_fu_2782_p1[2]),
        .I1(sub_ln479_2_fu_2820_p2[2]),
        .I2(sub_ln479_2_fu_2820_p2[12]),
        .I3(sub_ln479_2_fu_2820_p2[1]),
        .I4(sub_ln479_2_fu_2820_p2[0]),
        .O(\add_ln479_1_reg_4177[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln479_1_reg_4177[7]_i_16 
       (.I0(sub_ln479_fu_2752_p2[1]),
        .I1(sub_ln479_fu_2752_p2[12]),
        .I2(sub_ln479_fu_2752_p2[0]),
        .I3(sub_ln479_2_fu_2820_p2[1]),
        .I4(sub_ln479_2_fu_2820_p2[12]),
        .I5(sub_ln479_2_fu_2820_p2[0]),
        .O(\add_ln479_1_reg_4177[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln479_1_reg_4177[7]_i_17 
       (.I0(sub_ln479_fu_2752_p2[0]),
        .I1(sub_ln479_2_fu_2820_p2[0]),
        .O(\add_ln479_1_reg_4177[7]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln479_1_reg_4177[7]_i_18 
       (.I0(sub_ln479_fu_2752_p2[3]),
        .I1(sub_ln479_fu_2752_p2[0]),
        .I2(sub_ln479_fu_2752_p2[1]),
        .I3(sub_ln479_fu_2752_p2[2]),
        .I4(sub_ln479_fu_2752_p2[4]),
        .O(\add_ln479_1_reg_4177[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[7]_i_19 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[7]),
        .I1(mean_3_reg_4134[7]),
        .O(\add_ln479_1_reg_4177[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln479_1_reg_4177[7]_i_2 
       (.I0(sub_ln479_fu_2752_p2[6]),
        .I1(\add_ln479_1_reg_4177[12]_i_12_n_5 ),
        .I2(sub_ln479_fu_2752_p2[12]),
        .I3(sub_ln479_fu_2752_p2[7]),
        .O(zext_ln479_fu_2782_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[7]_i_20 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[6]),
        .I1(mean_3_reg_4134[6]),
        .O(\add_ln479_1_reg_4177[7]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[7]_i_21 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[5]),
        .I1(mean_3_reg_4134[5]),
        .O(\add_ln479_1_reg_4177[7]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[7]_i_22 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[4]),
        .I1(mean_3_reg_4134[4]),
        .O(\add_ln479_1_reg_4177[7]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[7]_i_23 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[3]),
        .I1(mean_3_reg_4134[3]),
        .O(\add_ln479_1_reg_4177[7]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[7]_i_24 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[2]),
        .I1(mean_3_reg_4134[2]),
        .O(\add_ln479_1_reg_4177[7]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[7]_i_25 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[1]),
        .I1(mean_3_reg_4134[1]),
        .O(\add_ln479_1_reg_4177[7]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_1_reg_4177[7]_i_26 
       (.I0(sext_ln465_reg_3981_pp0_iter4_reg[0]),
        .I1(mean_3_reg_4134[0]),
        .O(\add_ln479_1_reg_4177[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln479_1_reg_4177[7]_i_27 
       (.I0(sub_ln479_2_fu_2820_p2[3]),
        .I1(sub_ln479_2_fu_2820_p2[0]),
        .I2(sub_ln479_2_fu_2820_p2[1]),
        .I3(sub_ln479_2_fu_2820_p2[2]),
        .I4(sub_ln479_2_fu_2820_p2[4]),
        .O(\add_ln479_1_reg_4177[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln479_1_reg_4177[7]_i_28 
       (.I0(sub_ln479_2_fu_2820_p2[2]),
        .I1(sub_ln479_2_fu_2820_p2[1]),
        .I2(sub_ln479_2_fu_2820_p2[0]),
        .I3(sub_ln479_2_fu_2820_p2[3]),
        .O(\add_ln479_1_reg_4177[7]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln479_1_reg_4177[7]_i_3 
       (.I0(\add_ln479_1_reg_4177[12]_i_12_n_5 ),
        .I1(sub_ln479_fu_2752_p2[12]),
        .I2(sub_ln479_fu_2752_p2[6]),
        .O(zext_ln479_fu_2782_p1[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln479_1_reg_4177[7]_i_4 
       (.I0(\add_ln479_1_reg_4177[7]_i_18_n_5 ),
        .I1(sub_ln479_fu_2752_p2[12]),
        .I2(sub_ln479_fu_2752_p2[5]),
        .O(zext_ln479_fu_2782_p1[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \add_ln479_1_reg_4177[7]_i_5 
       (.I0(sub_ln479_fu_2752_p2[3]),
        .I1(sub_ln479_fu_2752_p2[0]),
        .I2(sub_ln479_fu_2752_p2[1]),
        .I3(sub_ln479_fu_2752_p2[2]),
        .I4(sub_ln479_fu_2752_p2[12]),
        .I5(sub_ln479_fu_2752_p2[4]),
        .O(zext_ln479_fu_2782_p1[4]));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \add_ln479_1_reg_4177[7]_i_6 
       (.I0(sub_ln479_fu_2752_p2[2]),
        .I1(sub_ln479_fu_2752_p2[1]),
        .I2(sub_ln479_fu_2752_p2[0]),
        .I3(sub_ln479_fu_2752_p2[12]),
        .I4(sub_ln479_fu_2752_p2[3]),
        .O(zext_ln479_fu_2782_p1[3]));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \add_ln479_1_reg_4177[7]_i_7 
       (.I0(sub_ln479_fu_2752_p2[0]),
        .I1(sub_ln479_fu_2752_p2[1]),
        .I2(sub_ln479_fu_2752_p2[12]),
        .I3(sub_ln479_fu_2752_p2[2]),
        .O(zext_ln479_fu_2782_p1[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln479_1_reg_4177[7]_i_8 
       (.I0(sub_ln479_fu_2752_p2[0]),
        .I1(sub_ln479_fu_2752_p2[12]),
        .I2(sub_ln479_fu_2752_p2[1]),
        .O(zext_ln479_fu_2782_p1[1]));
  FDRE \add_ln479_1_reg_4177_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_1_fu_2894_p2[0]),
        .Q(add_ln479_1_reg_4177[0]),
        .R(1'b0));
  FDRE \add_ln479_1_reg_4177_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_1_fu_2894_p2[10]),
        .Q(add_ln479_1_reg_4177[10]),
        .R(1'b0));
  FDRE \add_ln479_1_reg_4177_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_1_fu_2894_p2[11]),
        .Q(add_ln479_1_reg_4177[11]),
        .R(1'b0));
  FDRE \add_ln479_1_reg_4177_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_1_fu_2894_p2[12]),
        .Q(add_ln479_1_reg_4177[12]),
        .R(1'b0));
  CARRY8 \add_ln479_1_reg_4177_reg[12]_i_1 
       (.CI(\add_ln479_1_reg_4177_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln479_1_reg_4177_reg[12]_i_1_CO_UNCONNECTED [7:5],add_ln479_1_fu_2894_p2[12],\NLW_add_ln479_1_reg_4177_reg[12]_i_1_CO_UNCONNECTED [3],\add_ln479_1_reg_4177_reg[12]_i_1_n_10 ,\add_ln479_1_reg_4177_reg[12]_i_1_n_11 ,\add_ln479_1_reg_4177_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,zext_ln479_fu_2782_p1[11:8]}),
        .O({\NLW_add_ln479_1_reg_4177_reg[12]_i_1_O_UNCONNECTED [7:4],add_ln479_1_fu_2894_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln479_1_reg_4177[12]_i_6_n_5 ,\add_ln479_1_reg_4177[12]_i_7_n_5 ,\add_ln479_1_reg_4177[12]_i_8_n_5 ,\add_ln479_1_reg_4177[12]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln479_1_reg_4177_reg[12]_i_10 
       (.CI(\add_ln479_1_reg_4177_reg[7]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln479_1_reg_4177_reg[12]_i_10_CO_UNCONNECTED [7:4],\add_ln479_1_reg_4177_reg[12]_i_10_n_9 ,\add_ln479_1_reg_4177_reg[12]_i_10_n_10 ,\add_ln479_1_reg_4177_reg[12]_i_10_n_11 ,\add_ln479_1_reg_4177_reg[12]_i_10_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_3_reg_4134[11],sext_ln465_reg_3981_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln479_1_reg_4177_reg[12]_i_10_O_UNCONNECTED [7:5],sub_ln479_fu_2752_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln479_1_reg_4177[12]_i_20_n_5 ,\add_ln479_1_reg_4177[12]_i_21_n_5 ,\add_ln479_1_reg_4177[12]_i_22_n_5 ,\add_ln479_1_reg_4177[12]_i_23_n_5 ,\add_ln479_1_reg_4177[12]_i_24_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln479_1_reg_4177_reg[12]_i_14 
       (.CI(\add_ln479_1_reg_4177_reg[12]_i_18_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln479_1_reg_4177_reg[12]_i_14_CO_UNCONNECTED [7:4],\add_ln479_1_reg_4177_reg[12]_i_14_n_9 ,\add_ln479_1_reg_4177_reg[12]_i_14_n_10 ,\add_ln479_1_reg_4177_reg[12]_i_14_n_11 ,\add_ln479_1_reg_4177_reg[12]_i_14_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_3_reg_4134[11],sext_ln468_reg_4060_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln479_1_reg_4177_reg[12]_i_14_O_UNCONNECTED [7:5],sub_ln479_2_fu_2820_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln479_1_reg_4177[12]_i_25_n_5 ,\add_ln479_1_reg_4177[12]_i_26_n_5 ,\add_ln479_1_reg_4177[12]_i_27_n_5 ,\add_ln479_1_reg_4177[12]_i_28_n_5 ,\add_ln479_1_reg_4177[12]_i_29_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln479_1_reg_4177_reg[12]_i_18 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln479_1_reg_4177_reg[12]_i_18_n_5 ,\add_ln479_1_reg_4177_reg[12]_i_18_n_6 ,\add_ln479_1_reg_4177_reg[12]_i_18_n_7 ,\add_ln479_1_reg_4177_reg[12]_i_18_n_8 ,\add_ln479_1_reg_4177_reg[12]_i_18_n_9 ,\add_ln479_1_reg_4177_reg[12]_i_18_n_10 ,\add_ln479_1_reg_4177_reg[12]_i_18_n_11 ,\add_ln479_1_reg_4177_reg[12]_i_18_n_12 }),
        .DI(sext_ln468_reg_4060_pp0_iter4_reg[7:0]),
        .O(sub_ln479_2_fu_2820_p2[7:0]),
        .S({\add_ln479_1_reg_4177[12]_i_30_n_5 ,\add_ln479_1_reg_4177[12]_i_31_n_5 ,\add_ln479_1_reg_4177[12]_i_32_n_5 ,\add_ln479_1_reg_4177[12]_i_33_n_5 ,\add_ln479_1_reg_4177[12]_i_34_n_5 ,\add_ln479_1_reg_4177[12]_i_35_n_5 ,\add_ln479_1_reg_4177[12]_i_36_n_5 ,\add_ln479_1_reg_4177[12]_i_37_n_5 }));
  FDRE \add_ln479_1_reg_4177_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_1_fu_2894_p2[1]),
        .Q(add_ln479_1_reg_4177[1]),
        .R(1'b0));
  FDRE \add_ln479_1_reg_4177_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_1_fu_2894_p2[2]),
        .Q(add_ln479_1_reg_4177[2]),
        .R(1'b0));
  FDRE \add_ln479_1_reg_4177_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_1_fu_2894_p2[3]),
        .Q(add_ln479_1_reg_4177[3]),
        .R(1'b0));
  FDRE \add_ln479_1_reg_4177_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_1_fu_2894_p2[4]),
        .Q(add_ln479_1_reg_4177[4]),
        .R(1'b0));
  FDRE \add_ln479_1_reg_4177_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_1_fu_2894_p2[5]),
        .Q(add_ln479_1_reg_4177[5]),
        .R(1'b0));
  FDRE \add_ln479_1_reg_4177_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_1_fu_2894_p2[6]),
        .Q(add_ln479_1_reg_4177[6]),
        .R(1'b0));
  FDRE \add_ln479_1_reg_4177_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_1_fu_2894_p2[7]),
        .Q(add_ln479_1_reg_4177[7]),
        .R(1'b0));
  CARRY8 \add_ln479_1_reg_4177_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln479_1_reg_4177_reg[7]_i_1_n_5 ,\add_ln479_1_reg_4177_reg[7]_i_1_n_6 ,\add_ln479_1_reg_4177_reg[7]_i_1_n_7 ,\add_ln479_1_reg_4177_reg[7]_i_1_n_8 ,\add_ln479_1_reg_4177_reg[7]_i_1_n_9 ,\add_ln479_1_reg_4177_reg[7]_i_1_n_10 ,\add_ln479_1_reg_4177_reg[7]_i_1_n_11 ,\add_ln479_1_reg_4177_reg[7]_i_1_n_12 }),
        .DI({zext_ln479_fu_2782_p1[7:1],sub_ln479_fu_2752_p2[0]}),
        .O(add_ln479_1_fu_2894_p2[7:0]),
        .S({\add_ln479_1_reg_4177[7]_i_10_n_5 ,\add_ln479_1_reg_4177[7]_i_11_n_5 ,\add_ln479_1_reg_4177[7]_i_12_n_5 ,\add_ln479_1_reg_4177[7]_i_13_n_5 ,\add_ln479_1_reg_4177[7]_i_14_n_5 ,\add_ln479_1_reg_4177[7]_i_15_n_5 ,\add_ln479_1_reg_4177[7]_i_16_n_5 ,\add_ln479_1_reg_4177[7]_i_17_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln479_1_reg_4177_reg[7]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln479_1_reg_4177_reg[7]_i_9_n_5 ,\add_ln479_1_reg_4177_reg[7]_i_9_n_6 ,\add_ln479_1_reg_4177_reg[7]_i_9_n_7 ,\add_ln479_1_reg_4177_reg[7]_i_9_n_8 ,\add_ln479_1_reg_4177_reg[7]_i_9_n_9 ,\add_ln479_1_reg_4177_reg[7]_i_9_n_10 ,\add_ln479_1_reg_4177_reg[7]_i_9_n_11 ,\add_ln479_1_reg_4177_reg[7]_i_9_n_12 }),
        .DI(sext_ln465_reg_3981_pp0_iter4_reg[7:0]),
        .O(sub_ln479_fu_2752_p2[7:0]),
        .S({\add_ln479_1_reg_4177[7]_i_19_n_5 ,\add_ln479_1_reg_4177[7]_i_20_n_5 ,\add_ln479_1_reg_4177[7]_i_21_n_5 ,\add_ln479_1_reg_4177[7]_i_22_n_5 ,\add_ln479_1_reg_4177[7]_i_23_n_5 ,\add_ln479_1_reg_4177[7]_i_24_n_5 ,\add_ln479_1_reg_4177[7]_i_25_n_5 ,\add_ln479_1_reg_4177[7]_i_26_n_5 }));
  FDRE \add_ln479_1_reg_4177_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_1_fu_2894_p2[8]),
        .Q(add_ln479_1_reg_4177[8]),
        .R(1'b0));
  FDRE \add_ln479_1_reg_4177_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_1_fu_2894_p2[9]),
        .Q(add_ln479_1_reg_4177[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln479_reg_4172[12]_i_11 
       (.I0(sub_ln479_3_fu_2854_p2[8]),
        .I1(sub_ln479_3_fu_2854_p2[6]),
        .I2(\add_ln479_reg_4172[12]_i_12_n_5 ),
        .I3(sub_ln479_3_fu_2854_p2[7]),
        .I4(sub_ln479_3_fu_2854_p2[9]),
        .O(\add_ln479_reg_4172[12]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln479_reg_4172[12]_i_12 
       (.I0(sub_ln479_3_fu_2854_p2[4]),
        .I1(sub_ln479_3_fu_2854_p2[2]),
        .I2(sub_ln479_3_fu_2854_p2[1]),
        .I3(sub_ln479_3_fu_2854_p2[0]),
        .I4(sub_ln479_3_fu_2854_p2[3]),
        .I5(sub_ln479_3_fu_2854_p2[5]),
        .O(\add_ln479_reg_4172[12]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln479_reg_4172[12]_i_13 
       (.I0(sub_ln479_3_fu_2854_p2[9]),
        .I1(sub_ln479_3_fu_2854_p2[7]),
        .I2(\add_ln479_reg_4172[12]_i_12_n_5 ),
        .I3(sub_ln479_3_fu_2854_p2[6]),
        .I4(sub_ln479_3_fu_2854_p2[8]),
        .I5(sub_ln479_3_fu_2854_p2[10]),
        .O(\add_ln479_reg_4172[12]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \add_ln479_reg_4172[12]_i_15 
       (.I0(sub_ln479_1_fu_2786_p2[9]),
        .I1(sub_ln479_1_fu_2786_p2[7]),
        .I2(\add_ln479_reg_4172[12]_i_19_n_5 ),
        .I3(sub_ln479_1_fu_2786_p2[6]),
        .I4(sub_ln479_1_fu_2786_p2[8]),
        .I5(sub_ln479_1_fu_2786_p2[10]),
        .O(\add_ln479_reg_4172[12]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln479_reg_4172[12]_i_16 
       (.I0(sub_ln479_1_fu_2786_p2[8]),
        .I1(sub_ln479_1_fu_2786_p2[6]),
        .I2(\add_ln479_reg_4172[12]_i_19_n_5 ),
        .I3(sub_ln479_1_fu_2786_p2[7]),
        .I4(sub_ln479_1_fu_2786_p2[9]),
        .O(\add_ln479_reg_4172[12]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \add_ln479_reg_4172[12]_i_17 
       (.I0(sub_ln479_1_fu_2786_p2[7]),
        .I1(\add_ln479_reg_4172[12]_i_19_n_5 ),
        .I2(sub_ln479_1_fu_2786_p2[6]),
        .I3(sub_ln479_1_fu_2786_p2[8]),
        .O(\add_ln479_reg_4172[12]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln479_reg_4172[12]_i_19 
       (.I0(sub_ln479_1_fu_2786_p2[4]),
        .I1(sub_ln479_1_fu_2786_p2[2]),
        .I2(sub_ln479_1_fu_2786_p2[1]),
        .I3(sub_ln479_1_fu_2786_p2[0]),
        .I4(sub_ln479_1_fu_2786_p2[3]),
        .I5(sub_ln479_1_fu_2786_p2[5]),
        .O(\add_ln479_reg_4172[12]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln479_reg_4172[12]_i_2 
       (.I0(sub_ln479_3_fu_2854_p2[10]),
        .I1(\add_ln479_reg_4172[12]_i_11_n_5 ),
        .I2(sub_ln479_3_fu_2854_p2[12]),
        .I3(sub_ln479_3_fu_2854_p2[11]),
        .O(zext_ln479_3_fu_2884_p1[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_20 
       (.I0(mean_3_reg_4134[11]),
        .I1(mean_3_reg_4134[12]),
        .O(\add_ln479_reg_4172[12]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_21 
       (.I0(mean_3_reg_4134[11]),
        .I1(sext_ln468_1_reg_4065_pp0_iter4_reg[11]),
        .O(\add_ln479_reg_4172[12]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_22 
       (.I0(sext_ln468_1_reg_4065_pp0_iter4_reg[10]),
        .I1(mean_3_reg_4134[10]),
        .O(\add_ln479_reg_4172[12]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_23 
       (.I0(sext_ln468_1_reg_4065_pp0_iter4_reg[9]),
        .I1(mean_3_reg_4134[9]),
        .O(\add_ln479_reg_4172[12]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_24 
       (.I0(sext_ln468_1_reg_4065_pp0_iter4_reg[8]),
        .I1(mean_3_reg_4134[8]),
        .O(\add_ln479_reg_4172[12]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_25 
       (.I0(mean_3_reg_4134[11]),
        .I1(mean_3_reg_4134[12]),
        .O(\add_ln479_reg_4172[12]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_26 
       (.I0(mean_3_reg_4134[11]),
        .I1(sext_ln465_3_reg_3997_pp0_iter4_reg[11]),
        .O(\add_ln479_reg_4172[12]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_27 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[10]),
        .I1(mean_3_reg_4134[10]),
        .O(\add_ln479_reg_4172[12]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_28 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[9]),
        .I1(mean_3_reg_4134[9]),
        .O(\add_ln479_reg_4172[12]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_29 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[8]),
        .I1(mean_3_reg_4134[8]),
        .O(\add_ln479_reg_4172[12]_i_29_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln479_reg_4172[12]_i_3 
       (.I0(\add_ln479_reg_4172[12]_i_11_n_5 ),
        .I1(sub_ln479_3_fu_2854_p2[12]),
        .I2(sub_ln479_3_fu_2854_p2[10]),
        .O(zext_ln479_3_fu_2884_p1[10]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_30 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[7]),
        .I1(mean_3_reg_4134[7]),
        .O(\add_ln479_reg_4172[12]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_31 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[6]),
        .I1(mean_3_reg_4134[6]),
        .O(\add_ln479_reg_4172[12]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_32 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[5]),
        .I1(mean_3_reg_4134[5]),
        .O(\add_ln479_reg_4172[12]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_33 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[4]),
        .I1(mean_3_reg_4134[4]),
        .O(\add_ln479_reg_4172[12]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_34 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[3]),
        .I1(mean_3_reg_4134[3]),
        .O(\add_ln479_reg_4172[12]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_35 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[2]),
        .I1(mean_3_reg_4134[2]),
        .O(\add_ln479_reg_4172[12]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_36 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[1]),
        .I1(mean_3_reg_4134[1]),
        .O(\add_ln479_reg_4172[12]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[12]_i_37 
       (.I0(sext_ln465_3_reg_3997_pp0_iter4_reg[0]),
        .I1(mean_3_reg_4134[0]),
        .O(\add_ln479_reg_4172[12]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \add_ln479_reg_4172[12]_i_4 
       (.I0(sub_ln479_3_fu_2854_p2[8]),
        .I1(sub_ln479_3_fu_2854_p2[6]),
        .I2(\add_ln479_reg_4172[12]_i_12_n_5 ),
        .I3(sub_ln479_3_fu_2854_p2[7]),
        .I4(sub_ln479_3_fu_2854_p2[12]),
        .I5(sub_ln479_3_fu_2854_p2[9]),
        .O(zext_ln479_3_fu_2884_p1[9]));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \add_ln479_reg_4172[12]_i_5 
       (.I0(sub_ln479_3_fu_2854_p2[7]),
        .I1(\add_ln479_reg_4172[12]_i_12_n_5 ),
        .I2(sub_ln479_3_fu_2854_p2[6]),
        .I3(sub_ln479_3_fu_2854_p2[12]),
        .I4(sub_ln479_3_fu_2854_p2[8]),
        .O(zext_ln479_3_fu_2884_p1[8]));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln479_reg_4172[12]_i_6 
       (.I0(sub_ln479_3_fu_2854_p2[11]),
        .I1(sub_ln479_3_fu_2854_p2[12]),
        .I2(\add_ln479_reg_4172[12]_i_13_n_5 ),
        .I3(sub_ln479_1_fu_2786_p2[11]),
        .I4(sub_ln479_1_fu_2786_p2[12]),
        .I5(\add_ln479_reg_4172[12]_i_15_n_5 ),
        .O(\add_ln479_reg_4172[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln479_reg_4172[12]_i_7 
       (.I0(sub_ln479_3_fu_2854_p2[10]),
        .I1(sub_ln479_3_fu_2854_p2[12]),
        .I2(\add_ln479_reg_4172[12]_i_11_n_5 ),
        .I3(sub_ln479_1_fu_2786_p2[10]),
        .I4(sub_ln479_1_fu_2786_p2[12]),
        .I5(\add_ln479_reg_4172[12]_i_16_n_5 ),
        .O(\add_ln479_reg_4172[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln479_reg_4172[12]_i_8 
       (.I0(zext_ln479_3_fu_2884_p1[9]),
        .I1(sub_ln479_1_fu_2786_p2[9]),
        .I2(sub_ln479_1_fu_2786_p2[12]),
        .I3(\add_ln479_reg_4172[12]_i_17_n_5 ),
        .O(\add_ln479_reg_4172[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696669696)) 
    \add_ln479_reg_4172[12]_i_9 
       (.I0(zext_ln479_3_fu_2884_p1[8]),
        .I1(sub_ln479_1_fu_2786_p2[8]),
        .I2(sub_ln479_1_fu_2786_p2[12]),
        .I3(sub_ln479_1_fu_2786_p2[6]),
        .I4(\add_ln479_reg_4172[12]_i_19_n_5 ),
        .I5(sub_ln479_1_fu_2786_p2[7]),
        .O(\add_ln479_reg_4172[12]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln479_reg_4172[7]_i_10 
       (.I0(zext_ln479_3_fu_2884_p1[7]),
        .I1(sub_ln479_1_fu_2786_p2[7]),
        .I2(sub_ln479_1_fu_2786_p2[12]),
        .I3(\add_ln479_reg_4172[12]_i_19_n_5 ),
        .I4(sub_ln479_1_fu_2786_p2[6]),
        .O(\add_ln479_reg_4172[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln479_reg_4172[7]_i_11 
       (.I0(sub_ln479_3_fu_2854_p2[6]),
        .I1(sub_ln479_3_fu_2854_p2[12]),
        .I2(\add_ln479_reg_4172[12]_i_12_n_5 ),
        .I3(sub_ln479_1_fu_2786_p2[6]),
        .I4(sub_ln479_1_fu_2786_p2[12]),
        .I5(\add_ln479_reg_4172[12]_i_19_n_5 ),
        .O(\add_ln479_reg_4172[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln479_reg_4172[7]_i_12 
       (.I0(sub_ln479_3_fu_2854_p2[5]),
        .I1(sub_ln479_3_fu_2854_p2[12]),
        .I2(\add_ln479_reg_4172[7]_i_18_n_5 ),
        .I3(sub_ln479_1_fu_2786_p2[5]),
        .I4(sub_ln479_1_fu_2786_p2[12]),
        .I5(\add_ln479_reg_4172[7]_i_27_n_5 ),
        .O(\add_ln479_reg_4172[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln479_reg_4172[7]_i_13 
       (.I0(zext_ln479_3_fu_2884_p1[4]),
        .I1(sub_ln479_1_fu_2786_p2[4]),
        .I2(sub_ln479_1_fu_2786_p2[12]),
        .I3(\add_ln479_reg_4172[7]_i_28_n_5 ),
        .O(\add_ln479_reg_4172[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696969666)) 
    \add_ln479_reg_4172[7]_i_14 
       (.I0(zext_ln479_3_fu_2884_p1[3]),
        .I1(sub_ln479_1_fu_2786_p2[3]),
        .I2(sub_ln479_1_fu_2786_p2[12]),
        .I3(sub_ln479_1_fu_2786_p2[0]),
        .I4(sub_ln479_1_fu_2786_p2[1]),
        .I5(sub_ln479_1_fu_2786_p2[2]),
        .O(\add_ln479_reg_4172[7]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h96969666)) 
    \add_ln479_reg_4172[7]_i_15 
       (.I0(zext_ln479_3_fu_2884_p1[2]),
        .I1(sub_ln479_1_fu_2786_p2[2]),
        .I2(sub_ln479_1_fu_2786_p2[12]),
        .I3(sub_ln479_1_fu_2786_p2[1]),
        .I4(sub_ln479_1_fu_2786_p2[0]),
        .O(\add_ln479_reg_4172[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln479_reg_4172[7]_i_16 
       (.I0(sub_ln479_3_fu_2854_p2[1]),
        .I1(sub_ln479_3_fu_2854_p2[12]),
        .I2(sub_ln479_3_fu_2854_p2[0]),
        .I3(sub_ln479_1_fu_2786_p2[1]),
        .I4(sub_ln479_1_fu_2786_p2[12]),
        .I5(sub_ln479_1_fu_2786_p2[0]),
        .O(\add_ln479_reg_4172[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln479_reg_4172[7]_i_17 
       (.I0(sub_ln479_3_fu_2854_p2[0]),
        .I1(sub_ln479_1_fu_2786_p2[0]),
        .O(\add_ln479_reg_4172[7]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln479_reg_4172[7]_i_18 
       (.I0(sub_ln479_3_fu_2854_p2[3]),
        .I1(sub_ln479_3_fu_2854_p2[0]),
        .I2(sub_ln479_3_fu_2854_p2[1]),
        .I3(sub_ln479_3_fu_2854_p2[2]),
        .I4(sub_ln479_3_fu_2854_p2[4]),
        .O(\add_ln479_reg_4172[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[7]_i_19 
       (.I0(sext_ln468_1_reg_4065_pp0_iter4_reg[7]),
        .I1(mean_3_reg_4134[7]),
        .O(\add_ln479_reg_4172[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln479_reg_4172[7]_i_2 
       (.I0(sub_ln479_3_fu_2854_p2[6]),
        .I1(\add_ln479_reg_4172[12]_i_12_n_5 ),
        .I2(sub_ln479_3_fu_2854_p2[12]),
        .I3(sub_ln479_3_fu_2854_p2[7]),
        .O(zext_ln479_3_fu_2884_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[7]_i_20 
       (.I0(sext_ln468_1_reg_4065_pp0_iter4_reg[6]),
        .I1(mean_3_reg_4134[6]),
        .O(\add_ln479_reg_4172[7]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[7]_i_21 
       (.I0(sext_ln468_1_reg_4065_pp0_iter4_reg[5]),
        .I1(mean_3_reg_4134[5]),
        .O(\add_ln479_reg_4172[7]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[7]_i_22 
       (.I0(sext_ln468_1_reg_4065_pp0_iter4_reg[4]),
        .I1(mean_3_reg_4134[4]),
        .O(\add_ln479_reg_4172[7]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[7]_i_23 
       (.I0(sext_ln468_1_reg_4065_pp0_iter4_reg[3]),
        .I1(mean_3_reg_4134[3]),
        .O(\add_ln479_reg_4172[7]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[7]_i_24 
       (.I0(sext_ln468_1_reg_4065_pp0_iter4_reg[2]),
        .I1(mean_3_reg_4134[2]),
        .O(\add_ln479_reg_4172[7]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[7]_i_25 
       (.I0(sext_ln468_1_reg_4065_pp0_iter4_reg[1]),
        .I1(mean_3_reg_4134[1]),
        .O(\add_ln479_reg_4172[7]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln479_reg_4172[7]_i_26 
       (.I0(sext_ln468_1_reg_4065_pp0_iter4_reg[0]),
        .I1(mean_3_reg_4134[0]),
        .O(\add_ln479_reg_4172[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln479_reg_4172[7]_i_27 
       (.I0(sub_ln479_1_fu_2786_p2[3]),
        .I1(sub_ln479_1_fu_2786_p2[0]),
        .I2(sub_ln479_1_fu_2786_p2[1]),
        .I3(sub_ln479_1_fu_2786_p2[2]),
        .I4(sub_ln479_1_fu_2786_p2[4]),
        .O(\add_ln479_reg_4172[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln479_reg_4172[7]_i_28 
       (.I0(sub_ln479_1_fu_2786_p2[2]),
        .I1(sub_ln479_1_fu_2786_p2[1]),
        .I2(sub_ln479_1_fu_2786_p2[0]),
        .I3(sub_ln479_1_fu_2786_p2[3]),
        .O(\add_ln479_reg_4172[7]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln479_reg_4172[7]_i_3 
       (.I0(\add_ln479_reg_4172[12]_i_12_n_5 ),
        .I1(sub_ln479_3_fu_2854_p2[12]),
        .I2(sub_ln479_3_fu_2854_p2[6]),
        .O(zext_ln479_3_fu_2884_p1[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln479_reg_4172[7]_i_4 
       (.I0(\add_ln479_reg_4172[7]_i_18_n_5 ),
        .I1(sub_ln479_3_fu_2854_p2[12]),
        .I2(sub_ln479_3_fu_2854_p2[5]),
        .O(zext_ln479_3_fu_2884_p1[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \add_ln479_reg_4172[7]_i_5 
       (.I0(sub_ln479_3_fu_2854_p2[3]),
        .I1(sub_ln479_3_fu_2854_p2[0]),
        .I2(sub_ln479_3_fu_2854_p2[1]),
        .I3(sub_ln479_3_fu_2854_p2[2]),
        .I4(sub_ln479_3_fu_2854_p2[12]),
        .I5(sub_ln479_3_fu_2854_p2[4]),
        .O(zext_ln479_3_fu_2884_p1[4]));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \add_ln479_reg_4172[7]_i_6 
       (.I0(sub_ln479_3_fu_2854_p2[2]),
        .I1(sub_ln479_3_fu_2854_p2[1]),
        .I2(sub_ln479_3_fu_2854_p2[0]),
        .I3(sub_ln479_3_fu_2854_p2[12]),
        .I4(sub_ln479_3_fu_2854_p2[3]),
        .O(zext_ln479_3_fu_2884_p1[3]));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \add_ln479_reg_4172[7]_i_7 
       (.I0(sub_ln479_3_fu_2854_p2[0]),
        .I1(sub_ln479_3_fu_2854_p2[1]),
        .I2(sub_ln479_3_fu_2854_p2[12]),
        .I3(sub_ln479_3_fu_2854_p2[2]),
        .O(zext_ln479_3_fu_2884_p1[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln479_reg_4172[7]_i_8 
       (.I0(sub_ln479_3_fu_2854_p2[0]),
        .I1(sub_ln479_3_fu_2854_p2[12]),
        .I2(sub_ln479_3_fu_2854_p2[1]),
        .O(zext_ln479_3_fu_2884_p1[1]));
  FDRE \add_ln479_reg_4172_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_fu_2888_p2[0]),
        .Q(add_ln479_reg_4172[0]),
        .R(1'b0));
  FDRE \add_ln479_reg_4172_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_fu_2888_p2[10]),
        .Q(add_ln479_reg_4172[10]),
        .R(1'b0));
  FDRE \add_ln479_reg_4172_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_fu_2888_p2[11]),
        .Q(add_ln479_reg_4172[11]),
        .R(1'b0));
  FDRE \add_ln479_reg_4172_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_fu_2888_p2[12]),
        .Q(add_ln479_reg_4172[12]),
        .R(1'b0));
  CARRY8 \add_ln479_reg_4172_reg[12]_i_1 
       (.CI(\add_ln479_reg_4172_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln479_reg_4172_reg[12]_i_1_CO_UNCONNECTED [7:5],add_ln479_fu_2888_p2[12],\NLW_add_ln479_reg_4172_reg[12]_i_1_CO_UNCONNECTED [3],\add_ln479_reg_4172_reg[12]_i_1_n_10 ,\add_ln479_reg_4172_reg[12]_i_1_n_11 ,\add_ln479_reg_4172_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,zext_ln479_3_fu_2884_p1[11:8]}),
        .O({\NLW_add_ln479_reg_4172_reg[12]_i_1_O_UNCONNECTED [7:4],add_ln479_fu_2888_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln479_reg_4172[12]_i_6_n_5 ,\add_ln479_reg_4172[12]_i_7_n_5 ,\add_ln479_reg_4172[12]_i_8_n_5 ,\add_ln479_reg_4172[12]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln479_reg_4172_reg[12]_i_10 
       (.CI(\add_ln479_reg_4172_reg[7]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln479_reg_4172_reg[12]_i_10_CO_UNCONNECTED [7:4],\add_ln479_reg_4172_reg[12]_i_10_n_9 ,\add_ln479_reg_4172_reg[12]_i_10_n_10 ,\add_ln479_reg_4172_reg[12]_i_10_n_11 ,\add_ln479_reg_4172_reg[12]_i_10_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_3_reg_4134[11],sext_ln468_1_reg_4065_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln479_reg_4172_reg[12]_i_10_O_UNCONNECTED [7:5],sub_ln479_3_fu_2854_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln479_reg_4172[12]_i_20_n_5 ,\add_ln479_reg_4172[12]_i_21_n_5 ,\add_ln479_reg_4172[12]_i_22_n_5 ,\add_ln479_reg_4172[12]_i_23_n_5 ,\add_ln479_reg_4172[12]_i_24_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln479_reg_4172_reg[12]_i_14 
       (.CI(\add_ln479_reg_4172_reg[12]_i_18_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln479_reg_4172_reg[12]_i_14_CO_UNCONNECTED [7:4],\add_ln479_reg_4172_reg[12]_i_14_n_9 ,\add_ln479_reg_4172_reg[12]_i_14_n_10 ,\add_ln479_reg_4172_reg[12]_i_14_n_11 ,\add_ln479_reg_4172_reg[12]_i_14_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,mean_3_reg_4134[11],sext_ln465_3_reg_3997_pp0_iter4_reg[10:8]}),
        .O({\NLW_add_ln479_reg_4172_reg[12]_i_14_O_UNCONNECTED [7:5],sub_ln479_1_fu_2786_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\add_ln479_reg_4172[12]_i_25_n_5 ,\add_ln479_reg_4172[12]_i_26_n_5 ,\add_ln479_reg_4172[12]_i_27_n_5 ,\add_ln479_reg_4172[12]_i_28_n_5 ,\add_ln479_reg_4172[12]_i_29_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln479_reg_4172_reg[12]_i_18 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln479_reg_4172_reg[12]_i_18_n_5 ,\add_ln479_reg_4172_reg[12]_i_18_n_6 ,\add_ln479_reg_4172_reg[12]_i_18_n_7 ,\add_ln479_reg_4172_reg[12]_i_18_n_8 ,\add_ln479_reg_4172_reg[12]_i_18_n_9 ,\add_ln479_reg_4172_reg[12]_i_18_n_10 ,\add_ln479_reg_4172_reg[12]_i_18_n_11 ,\add_ln479_reg_4172_reg[12]_i_18_n_12 }),
        .DI(sext_ln465_3_reg_3997_pp0_iter4_reg[7:0]),
        .O(sub_ln479_1_fu_2786_p2[7:0]),
        .S({\add_ln479_reg_4172[12]_i_30_n_5 ,\add_ln479_reg_4172[12]_i_31_n_5 ,\add_ln479_reg_4172[12]_i_32_n_5 ,\add_ln479_reg_4172[12]_i_33_n_5 ,\add_ln479_reg_4172[12]_i_34_n_5 ,\add_ln479_reg_4172[12]_i_35_n_5 ,\add_ln479_reg_4172[12]_i_36_n_5 ,\add_ln479_reg_4172[12]_i_37_n_5 }));
  FDRE \add_ln479_reg_4172_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_fu_2888_p2[1]),
        .Q(add_ln479_reg_4172[1]),
        .R(1'b0));
  FDRE \add_ln479_reg_4172_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_fu_2888_p2[2]),
        .Q(add_ln479_reg_4172[2]),
        .R(1'b0));
  FDRE \add_ln479_reg_4172_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_fu_2888_p2[3]),
        .Q(add_ln479_reg_4172[3]),
        .R(1'b0));
  FDRE \add_ln479_reg_4172_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_fu_2888_p2[4]),
        .Q(add_ln479_reg_4172[4]),
        .R(1'b0));
  FDRE \add_ln479_reg_4172_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_fu_2888_p2[5]),
        .Q(add_ln479_reg_4172[5]),
        .R(1'b0));
  FDRE \add_ln479_reg_4172_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_fu_2888_p2[6]),
        .Q(add_ln479_reg_4172[6]),
        .R(1'b0));
  FDRE \add_ln479_reg_4172_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_fu_2888_p2[7]),
        .Q(add_ln479_reg_4172[7]),
        .R(1'b0));
  CARRY8 \add_ln479_reg_4172_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln479_reg_4172_reg[7]_i_1_n_5 ,\add_ln479_reg_4172_reg[7]_i_1_n_6 ,\add_ln479_reg_4172_reg[7]_i_1_n_7 ,\add_ln479_reg_4172_reg[7]_i_1_n_8 ,\add_ln479_reg_4172_reg[7]_i_1_n_9 ,\add_ln479_reg_4172_reg[7]_i_1_n_10 ,\add_ln479_reg_4172_reg[7]_i_1_n_11 ,\add_ln479_reg_4172_reg[7]_i_1_n_12 }),
        .DI({zext_ln479_3_fu_2884_p1[7:1],sub_ln479_3_fu_2854_p2[0]}),
        .O(add_ln479_fu_2888_p2[7:0]),
        .S({\add_ln479_reg_4172[7]_i_10_n_5 ,\add_ln479_reg_4172[7]_i_11_n_5 ,\add_ln479_reg_4172[7]_i_12_n_5 ,\add_ln479_reg_4172[7]_i_13_n_5 ,\add_ln479_reg_4172[7]_i_14_n_5 ,\add_ln479_reg_4172[7]_i_15_n_5 ,\add_ln479_reg_4172[7]_i_16_n_5 ,\add_ln479_reg_4172[7]_i_17_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln479_reg_4172_reg[7]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln479_reg_4172_reg[7]_i_9_n_5 ,\add_ln479_reg_4172_reg[7]_i_9_n_6 ,\add_ln479_reg_4172_reg[7]_i_9_n_7 ,\add_ln479_reg_4172_reg[7]_i_9_n_8 ,\add_ln479_reg_4172_reg[7]_i_9_n_9 ,\add_ln479_reg_4172_reg[7]_i_9_n_10 ,\add_ln479_reg_4172_reg[7]_i_9_n_11 ,\add_ln479_reg_4172_reg[7]_i_9_n_12 }),
        .DI(sext_ln468_1_reg_4065_pp0_iter4_reg[7:0]),
        .O(sub_ln479_3_fu_2854_p2[7:0]),
        .S({\add_ln479_reg_4172[7]_i_19_n_5 ,\add_ln479_reg_4172[7]_i_20_n_5 ,\add_ln479_reg_4172[7]_i_21_n_5 ,\add_ln479_reg_4172[7]_i_22_n_5 ,\add_ln479_reg_4172[7]_i_23_n_5 ,\add_ln479_reg_4172[7]_i_24_n_5 ,\add_ln479_reg_4172[7]_i_25_n_5 ,\add_ln479_reg_4172[7]_i_26_n_5 }));
  FDRE \add_ln479_reg_4172_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_fu_2888_p2[8]),
        .Q(add_ln479_reg_4172[8]),
        .R(1'b0));
  FDRE \add_ln479_reg_4172_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln479_fu_2888_p2[9]),
        .Q(add_ln479_reg_4172[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln495_reg_4224[7]_i_2 
       (.I0(zext_ln488_1_fu_3118_p1[7]),
        .I1(zext_ln488_2_fu_3132_p1[7]),
        .O(\add_ln495_reg_4224[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln495_reg_4224[7]_i_3 
       (.I0(zext_ln488_1_fu_3118_p1[6]),
        .I1(zext_ln488_2_fu_3132_p1[6]),
        .O(\add_ln495_reg_4224[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln495_reg_4224[7]_i_4 
       (.I0(zext_ln488_1_fu_3118_p1[5]),
        .I1(zext_ln488_2_fu_3132_p1[5]),
        .O(\add_ln495_reg_4224[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln495_reg_4224[7]_i_5 
       (.I0(zext_ln488_1_fu_3118_p1[4]),
        .I1(zext_ln488_2_fu_3132_p1[4]),
        .O(\add_ln495_reg_4224[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln495_reg_4224[7]_i_6 
       (.I0(zext_ln488_1_fu_3118_p1[3]),
        .I1(zext_ln488_2_fu_3132_p1[3]),
        .O(\add_ln495_reg_4224[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln495_reg_4224[7]_i_7 
       (.I0(zext_ln488_1_fu_3118_p1[2]),
        .I1(zext_ln488_2_fu_3132_p1[2]),
        .O(\add_ln495_reg_4224[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln495_reg_4224[7]_i_8 
       (.I0(zext_ln488_1_fu_3118_p1[1]),
        .I1(zext_ln488_2_fu_3132_p1[1]),
        .O(\add_ln495_reg_4224[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln495_reg_4224[7]_i_9 
       (.I0(zext_ln488_1_fu_3118_p1[0]),
        .I1(zext_ln488_2_fu_3132_p1[0]),
        .O(\add_ln495_reg_4224[7]_i_9_n_5 ));
  FDRE \add_ln495_reg_4224_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln495_fu_3146_p2[0]),
        .Q(add_ln495_reg_4224[0]),
        .R(1'b0));
  FDRE \add_ln495_reg_4224_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln495_fu_3146_p2[1]),
        .Q(add_ln495_reg_4224[1]),
        .R(1'b0));
  FDRE \add_ln495_reg_4224_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln495_fu_3146_p2[2]),
        .Q(add_ln495_reg_4224[2]),
        .R(1'b0));
  FDRE \add_ln495_reg_4224_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln495_fu_3146_p2[3]),
        .Q(add_ln495_reg_4224[3]),
        .R(1'b0));
  FDRE \add_ln495_reg_4224_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln495_fu_3146_p2[4]),
        .Q(add_ln495_reg_4224[4]),
        .R(1'b0));
  FDRE \add_ln495_reg_4224_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln495_fu_3146_p2[5]),
        .Q(add_ln495_reg_4224[5]),
        .R(1'b0));
  FDRE \add_ln495_reg_4224_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln495_fu_3146_p2[6]),
        .Q(add_ln495_reg_4224[6]),
        .R(1'b0));
  FDRE \add_ln495_reg_4224_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln495_fu_3146_p2[7]),
        .Q(add_ln495_reg_4224[7]),
        .R(1'b0));
  CARRY8 \add_ln495_reg_4224_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln495_reg_4224_reg[7]_i_1_n_5 ,\add_ln495_reg_4224_reg[7]_i_1_n_6 ,\add_ln495_reg_4224_reg[7]_i_1_n_7 ,\add_ln495_reg_4224_reg[7]_i_1_n_8 ,\add_ln495_reg_4224_reg[7]_i_1_n_9 ,\add_ln495_reg_4224_reg[7]_i_1_n_10 ,\add_ln495_reg_4224_reg[7]_i_1_n_11 ,\add_ln495_reg_4224_reg[7]_i_1_n_12 }),
        .DI(zext_ln488_1_fu_3118_p1),
        .O(add_ln495_fu_3146_p2[7:0]),
        .S({\add_ln495_reg_4224[7]_i_2_n_5 ,\add_ln495_reg_4224[7]_i_3_n_5 ,\add_ln495_reg_4224[7]_i_4_n_5 ,\add_ln495_reg_4224[7]_i_5_n_5 ,\add_ln495_reg_4224[7]_i_6_n_5 ,\add_ln495_reg_4224[7]_i_7_n_5 ,\add_ln495_reg_4224[7]_i_8_n_5 ,\add_ln495_reg_4224[7]_i_9_n_5 }));
  FDRE \add_ln495_reg_4224_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln495_fu_3146_p2[8]),
        .Q(add_ln495_reg_4224[8]),
        .R(1'b0));
  CARRY8 \add_ln495_reg_4224_reg[8]_i_1 
       (.CI(\add_ln495_reg_4224_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln495_reg_4224_reg[8]_i_1_CO_UNCONNECTED [7:1],add_ln495_fu_3146_p2[8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln495_reg_4224_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln504_2_reg_4302_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln504_2_fu_3302_p2[13]),
        .Q(add_ln504_2_reg_4302[13]),
        .R(1'b0));
  FDRE \add_ln504_2_reg_4302_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln504_2_fu_3302_p2[14]),
        .Q(add_ln504_2_reg_4302[14]),
        .R(1'b0));
  FDRE \add_ln504_2_reg_4302_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln504_2_fu_3302_p2[15]),
        .Q(add_ln504_2_reg_4302[15]),
        .R(1'b0));
  FDRE \add_ln504_2_reg_4302_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln504_2_fu_3302_p2[16]),
        .Q(add_ln504_2_reg_4302[16]),
        .R(1'b0));
  FDRE \add_ln504_2_reg_4302_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln504_2_fu_3302_p2[17]),
        .Q(add_ln504_2_reg_4302[17]),
        .R(1'b0));
  FDRE \add_ln504_2_reg_4302_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln504_2_fu_3302_p2[18]),
        .Q(add_ln504_2_reg_4302[18]),
        .R(1'b0));
  FDRE \add_ln504_2_reg_4302_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln504_2_fu_3302_p2[19]),
        .Q(add_ln504_2_reg_4302[19]),
        .R(1'b0));
  FDRE \add_ln504_2_reg_4302_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln504_2_fu_3302_p2[20]),
        .Q(add_ln504_2_reg_4302[20]),
        .R(1'b0));
  FDRE \add_ln504_2_reg_4302_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln504_2_fu_3302_p2[21]),
        .Q(add_ln504_2_reg_4302[21]),
        .R(1'b0));
  FDRE \add_ln504_2_reg_4302_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln504_2_fu_3302_p2[22]),
        .Q(add_ln504_2_reg_4302[22]),
        .R(1'b0));
  FDRE \add_ln504_2_reg_4302_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln504_2_fu_3302_p2[23]),
        .Q(add_ln504_2_reg_4302[23]),
        .R(1'b0));
  FDRE \add_ln504_2_reg_4302_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln504_2_fu_3302_p2[24]),
        .Q(add_ln504_2_reg_4302[24]),
        .R(1'b0));
  FDRE \add_ln504_2_reg_4302_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln504_2_fu_3302_p2[25]),
        .Q(add_ln504_2_reg_4302[25]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_frp_data_req_imgBayer[2]_i_2 
       (.I0(frp_pipeline_valid_U_valid_out[1]),
        .I1(cmp84_reg_669),
        .I2(icmp_ln328_reg_3772),
        .I3(\icmp_ln318_reg_3768_reg_n_5_[0] ),
        .O(\genblk1[0].v2_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_frp_data_req_imgBayer_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(ap_frp_data_req_imgBayer[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ap_frp_data_req_imgBayer_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(ap_frp_data_req_imgBayer[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ap_frp_data_req_imgBayer_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(ap_frp_data_req_imgBayer[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ap_frp_data_req_imgBayer_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_frp_data_req_imgBayer[3]),
        .R(SR));
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ap_loop_exit_ready_pp0_iter14_reg_reg_srl14 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter14_reg_reg_srl14
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_5));
  FDRE ap_loop_exit_ready_pp0_iter15_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_n_5),
        .Q(ap_loop_exit_ready_pp0_iter15_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_U_n_24),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_U_n_23),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_U_n_22),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_U_n_21),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_U_n_20),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_U_n_19),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_U_n_18),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_U_n_17),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_U_n_16),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[1]),
        .D(linebuf_yuv_U_n_15),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_149_reg_796[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[0]),
        .I1(empty_144_fu_304[0]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_149_reg_796[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_149_reg_796[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[1]),
        .I1(empty_144_fu_304[1]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_149_reg_796[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_149_reg_796[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[2]),
        .I1(empty_144_fu_304[2]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_149_reg_796[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_149_reg_796[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[3]),
        .I1(empty_144_fu_304[3]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_149_reg_796[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_149_reg_796[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[4]),
        .I1(empty_144_fu_304[4]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_149_reg_796[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_149_reg_796[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[5]),
        .I1(empty_144_fu_304[5]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_149_reg_796[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_149_reg_796[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[6]),
        .I1(empty_144_fu_304[6]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_149_reg_796[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_149_reg_796[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[7]),
        .I1(empty_144_fu_304[7]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_149_reg_796[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_149_reg_796[8]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[8]),
        .I1(empty_144_fu_304[8]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_149_reg_796[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_149_reg_796[9]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[9]),
        .I1(empty_144_fu_304[9]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_149_reg_796[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_empty_149_reg_796_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_149_reg_796[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_empty_149_reg_796[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_149_reg_796_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_149_reg_796[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_empty_149_reg_796[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_149_reg_796_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_149_reg_796[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_empty_149_reg_796[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_149_reg_796_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_149_reg_796[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_empty_149_reg_796[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_149_reg_796_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_149_reg_796[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_empty_149_reg_796[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_149_reg_796_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_149_reg_796[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_empty_149_reg_796[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_149_reg_796_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_149_reg_796[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_empty_149_reg_796[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_149_reg_796_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_149_reg_796[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_empty_149_reg_796[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_149_reg_796_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_149_reg_796[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_empty_149_reg_796[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_149_reg_796_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_149_reg_796[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_empty_149_reg_796[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_153_reg_805[0]_i_1 
       (.I0(LineBufVal_reg_3835[0]),
        .I1(empty_141_fu_292[0]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_153_reg_805[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_153_reg_805[1]_i_1 
       (.I0(LineBufVal_reg_3835[1]),
        .I1(empty_141_fu_292[1]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_153_reg_805[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_153_reg_805[2]_i_1 
       (.I0(LineBufVal_reg_3835[2]),
        .I1(empty_141_fu_292[2]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_153_reg_805[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_153_reg_805[3]_i_1 
       (.I0(LineBufVal_reg_3835[3]),
        .I1(empty_141_fu_292[3]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_153_reg_805[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_153_reg_805[4]_i_1 
       (.I0(LineBufVal_reg_3835[4]),
        .I1(empty_141_fu_292[4]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_153_reg_805[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_153_reg_805[5]_i_1 
       (.I0(LineBufVal_reg_3835[5]),
        .I1(empty_141_fu_292[5]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_153_reg_805[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_153_reg_805[6]_i_1 
       (.I0(LineBufVal_reg_3835[6]),
        .I1(empty_141_fu_292[6]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_153_reg_805[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_153_reg_805[7]_i_1 
       (.I0(LineBufVal_reg_3835[7]),
        .I1(empty_141_fu_292[7]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_153_reg_805[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_153_reg_805[8]_i_1 
       (.I0(LineBufVal_reg_3835[8]),
        .I1(empty_141_fu_292[8]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_153_reg_805[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_153_reg_805[9]_i_1 
       (.I0(LineBufVal_reg_3835[9]),
        .I1(empty_141_fu_292[9]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_empty_153_reg_805[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_empty_153_reg_805_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_153_reg_805[0]_i_1_n_5 ),
        .Q(zext_ln454_fu_1537_p1[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_153_reg_805_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_153_reg_805[1]_i_1_n_5 ),
        .Q(zext_ln454_fu_1537_p1[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_153_reg_805_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_153_reg_805[2]_i_1_n_5 ),
        .Q(zext_ln454_fu_1537_p1[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_153_reg_805_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_153_reg_805[3]_i_1_n_5 ),
        .Q(zext_ln454_fu_1537_p1[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_153_reg_805_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_153_reg_805[4]_i_1_n_5 ),
        .Q(zext_ln454_fu_1537_p1[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_153_reg_805_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_153_reg_805[5]_i_1_n_5 ),
        .Q(zext_ln454_fu_1537_p1[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_153_reg_805_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_153_reg_805[6]_i_1_n_5 ),
        .Q(zext_ln454_fu_1537_p1[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_153_reg_805_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_153_reg_805[7]_i_1_n_5 ),
        .Q(zext_ln454_fu_1537_p1[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_153_reg_805_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_153_reg_805[8]_i_1_n_5 ),
        .Q(zext_ln454_fu_1537_p1[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_153_reg_805_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\ap_phi_reg_pp0_iter3_empty_153_reg_805[9]_i_1_n_5 ),
        .Q(zext_ln454_fu_1537_p1[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_1_U_n_25),
        .Q(ap_phi_reg_pp0_iter3_empty_156_reg_814[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_1_U_n_24),
        .Q(ap_phi_reg_pp0_iter3_empty_156_reg_814[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_1_U_n_23),
        .Q(ap_phi_reg_pp0_iter3_empty_156_reg_814[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_1_U_n_22),
        .Q(ap_phi_reg_pp0_iter3_empty_156_reg_814[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_1_U_n_21),
        .Q(ap_phi_reg_pp0_iter3_empty_156_reg_814[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_1_U_n_20),
        .Q(ap_phi_reg_pp0_iter3_empty_156_reg_814[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_1_U_n_19),
        .Q(ap_phi_reg_pp0_iter3_empty_156_reg_814[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_1_U_n_18),
        .Q(ap_phi_reg_pp0_iter3_empty_156_reg_814[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_1_U_n_17),
        .Q(ap_phi_reg_pp0_iter3_empty_156_reg_814[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_1_U_n_16),
        .Q(ap_phi_reg_pp0_iter3_empty_156_reg_814[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_2_U_n_24),
        .Q(zext_ln452_fu_1477_p1[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_2_U_n_23),
        .Q(zext_ln452_fu_1477_p1[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_2_U_n_22),
        .Q(zext_ln452_fu_1477_p1[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_2_U_n_21),
        .Q(zext_ln452_fu_1477_p1[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_2_U_n_20),
        .Q(zext_ln452_fu_1477_p1[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_2_U_n_19),
        .Q(zext_ln452_fu_1477_p1[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_2_U_n_18),
        .Q(zext_ln452_fu_1477_p1[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_2_U_n_17),
        .Q(zext_ln452_fu_1477_p1[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_2_U_n_16),
        .Q(zext_ln452_fu_1477_p1[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_2_U_n_15),
        .Q(zext_ln452_fu_1477_p1[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_3_U_n_24),
        .Q(ap_phi_reg_pp0_iter3_empty_164_reg_832[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_3_U_n_23),
        .Q(ap_phi_reg_pp0_iter3_empty_164_reg_832[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_3_U_n_22),
        .Q(ap_phi_reg_pp0_iter3_empty_164_reg_832[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_3_U_n_21),
        .Q(ap_phi_reg_pp0_iter3_empty_164_reg_832[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_3_U_n_20),
        .Q(ap_phi_reg_pp0_iter3_empty_164_reg_832[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_3_U_n_19),
        .Q(ap_phi_reg_pp0_iter3_empty_164_reg_832[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_3_U_n_18),
        .Q(ap_phi_reg_pp0_iter3_empty_164_reg_832[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_3_U_n_17),
        .Q(ap_phi_reg_pp0_iter3_empty_164_reg_832[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_3_U_n_16),
        .Q(ap_phi_reg_pp0_iter3_empty_164_reg_832[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(linebuf_yuv_3_U_n_15),
        .Q(ap_phi_reg_pp0_iter3_empty_164_reg_832[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[0]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[0]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[0]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[10]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[10]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[10]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[11]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[11]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[11]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[12]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[12]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[12]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[13]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_n_5 ));
  CARRY8 \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1 
       (.CI(\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_CO_UNCONNECTED [7:5],\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_n_8 ,\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_n_9 ,\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_n_10 ,\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_n_11 ,\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_2_n_5 ,add_ln466_1_reg_4040[11:8]}),
        .O({\NLW_ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_1_O_UNCONNECTED [7:6],ave_1_fu_2057_p2[13:8]}),
        .S({1'b0,1'b0,1'b1,\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_3_n_5 ,\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_4_n_5 ,\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_5_n_5 ,\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_6_n_5 ,\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_7_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_2 
       (.I0(add_ln466_1_reg_4040[12]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_3 
       (.I0(add_ln466_1_reg_4040[12]),
        .I1(add_ln466_reg_4035[12]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_4 
       (.I0(add_ln466_1_reg_4040[11]),
        .I1(add_ln466_reg_4035[11]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_5 
       (.I0(add_ln466_1_reg_4040[10]),
        .I1(add_ln466_reg_4035[10]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_6 
       (.I0(add_ln466_1_reg_4040[9]),
        .I1(add_ln466_reg_4035[9]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_7 
       (.I0(add_ln466_1_reg_4040[8]),
        .I1(add_ln466_reg_4035[8]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_i_7_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[1]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[1]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[1]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[2]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[2]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[2]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[3]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[3]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[3]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[4]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[4]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[4]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[5]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[5]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[5]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[6]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[6]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[6]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[7]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_n_5 ));
  CARRY8 \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_5 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_6 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_7 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_8 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_9 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_10 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_11 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_1_n_12 }),
        .DI(add_ln466_1_reg_4040[7:0]),
        .O(ave_1_fu_2057_p2[7:0]),
        .S({\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_2_n_5 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_3_n_5 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_4_n_5 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_5_n_5 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_6_n_5 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_7_n_5 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_8_n_5 ,\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_9_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_2 
       (.I0(add_ln466_1_reg_4040[7]),
        .I1(add_ln466_reg_4035[7]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_3 
       (.I0(add_ln466_1_reg_4040[6]),
        .I1(add_ln466_reg_4035[6]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_4 
       (.I0(add_ln466_1_reg_4040[5]),
        .I1(add_ln466_reg_4035[5]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_5 
       (.I0(add_ln466_1_reg_4040[4]),
        .I1(add_ln466_reg_4035[4]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_6 
       (.I0(add_ln466_1_reg_4040[3]),
        .I1(add_ln466_reg_4035[3]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_7 
       (.I0(add_ln466_1_reg_4040[2]),
        .I1(add_ln466_reg_4035[2]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_8 
       (.I0(add_ln466_1_reg_4040[1]),
        .I1(add_ln466_reg_4035[1]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_9 
       (.I0(add_ln466_1_reg_4040[0]),
        .I1(add_ln466_reg_4035[0]),
        .O(\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_i_9_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[8]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[8]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[8]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4095_pp0_iter8_reg_reg[9]_srl5 " *) 
  SRL16E \ave_1_reg_4095_pp0_iter8_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_1_fu_2057_p2[9]),
        .Q(\ave_1_reg_4095_pp0_iter8_reg_reg[9]_srl5_n_5 ));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[0]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[10]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[10]),
        .R(1'b0));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[11]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[11]),
        .R(1'b0));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[12]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[12]),
        .R(1'b0));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[13]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[13]),
        .R(1'b0));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[1]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[2]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[3]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[4]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[5]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[6]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[7]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[8]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[8]),
        .R(1'b0));
  FDRE \ave_1_reg_4095_pp0_iter9_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_1_reg_4095_pp0_iter8_reg_reg[9]_srl5_n_5 ),
        .Q(ave_1_reg_4095_pp0_iter9_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[0]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[0]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[0]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[10]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[10]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[10]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[11]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[11]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[11]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[12]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[12]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[12]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[13]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_n_5 ));
  CARRY8 \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1 
       (.CI(\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_CO_UNCONNECTED [7:5],\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_n_8 ,\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_n_9 ,\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_n_10 ,\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_n_11 ,\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_2_n_5 ,add_ln466_reg_4035[11:8]}),
        .O({\NLW_ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_1_O_UNCONNECTED [7:6],ave_2_fu_2066_p2[13:8]}),
        .S({1'b0,1'b0,1'b1,\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_3_n_5 ,\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_4_n_5 ,\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_5_n_5 ,\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_6_n_5 ,\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_7_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_2 
       (.I0(add_ln466_reg_4035[12]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_3 
       (.I0(add_ln466_reg_4035[12]),
        .I1(add_ln467_reg_4055[12]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_4 
       (.I0(add_ln466_reg_4035[11]),
        .I1(add_ln467_reg_4055[11]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_5 
       (.I0(add_ln466_reg_4035[10]),
        .I1(add_ln467_reg_4055[10]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_6 
       (.I0(add_ln466_reg_4035[9]),
        .I1(add_ln467_reg_4055[9]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_7 
       (.I0(add_ln466_reg_4035[8]),
        .I1(add_ln467_reg_4055[8]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_i_7_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[1]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[1]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[1]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[2]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[2]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[2]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[3]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[3]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[3]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[4]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[4]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[4]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[5]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[5]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[5]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[6]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[6]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[6]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[7]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_n_5 ));
  CARRY8 \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_5 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_6 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_7 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_8 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_9 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_10 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_11 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_1_n_12 }),
        .DI(add_ln466_reg_4035[7:0]),
        .O(ave_2_fu_2066_p2[7:0]),
        .S({\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_2_n_5 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_3_n_5 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_4_n_5 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_5_n_5 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_6_n_5 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_7_n_5 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_8_n_5 ,\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_9_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_2 
       (.I0(add_ln466_reg_4035[7]),
        .I1(add_ln467_reg_4055[7]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_3 
       (.I0(add_ln466_reg_4035[6]),
        .I1(add_ln467_reg_4055[6]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_4 
       (.I0(add_ln466_reg_4035[5]),
        .I1(add_ln467_reg_4055[5]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_5 
       (.I0(add_ln466_reg_4035[4]),
        .I1(add_ln467_reg_4055[4]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_6 
       (.I0(add_ln466_reg_4035[3]),
        .I1(add_ln467_reg_4055[3]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_7 
       (.I0(add_ln466_reg_4035[2]),
        .I1(add_ln467_reg_4055[2]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_8 
       (.I0(add_ln466_reg_4035[1]),
        .I1(add_ln467_reg_4055[1]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_9 
       (.I0(add_ln466_reg_4035[0]),
        .I1(add_ln467_reg_4055[0]),
        .O(\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_i_9_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[8]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[8]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[8]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4100_pp0_iter8_reg_reg[9]_srl5 " *) 
  SRL16E \ave_2_reg_4100_pp0_iter8_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_2_fu_2066_p2[9]),
        .Q(\ave_2_reg_4100_pp0_iter8_reg_reg[9]_srl5_n_5 ));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[0]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[10]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[10]),
        .R(1'b0));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[11]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[11]),
        .R(1'b0));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[12]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[12]),
        .R(1'b0));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[13]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[13]),
        .R(1'b0));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[1]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[2]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[3]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[4]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[5]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[6]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[7]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[8]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[8]),
        .R(1'b0));
  FDRE \ave_2_reg_4100_pp0_iter9_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_2_reg_4100_pp0_iter8_reg_reg[9]_srl5_n_5 ),
        .Q(ave_2_reg_4100_pp0_iter9_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[0]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[0]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[0]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[10]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[10]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[10]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[11]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[11]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[11]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[12]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[12]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[12]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[13]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_n_5 ));
  CARRY8 \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1 
       (.CI(\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_CO_UNCONNECTED [7:5],\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_n_8 ,\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_n_9 ,\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_n_10 ,\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_n_11 ,\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_2_n_5 ,add_ln468_1_reg_4075[11:8]}),
        .O({\NLW_ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_1_O_UNCONNECTED [7:6],ave_3_fu_2078_p2[13:8]}),
        .S({1'b0,1'b0,1'b1,\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_3_n_5 ,\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_4_n_5 ,\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_5_n_5 ,\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_6_n_5 ,\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_7_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_2 
       (.I0(add_ln468_1_reg_4075[12]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_3 
       (.I0(add_ln468_1_reg_4075[12]),
        .I1(add_ln468_reg_4070[12]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_4 
       (.I0(add_ln468_1_reg_4075[11]),
        .I1(add_ln468_reg_4070[11]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_5 
       (.I0(add_ln468_1_reg_4075[10]),
        .I1(add_ln468_reg_4070[10]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_6 
       (.I0(add_ln468_1_reg_4075[9]),
        .I1(add_ln468_reg_4070[9]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_7 
       (.I0(add_ln468_1_reg_4075[8]),
        .I1(add_ln468_reg_4070[8]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_i_7_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[1]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[1]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[1]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[2]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[2]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[2]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[3]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[3]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[3]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[4]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[4]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[4]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[5]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[5]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[5]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[6]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[6]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[6]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[7]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_n_5 ));
  CARRY8 \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_5 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_6 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_7 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_8 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_9 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_10 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_11 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_1_n_12 }),
        .DI(add_ln468_1_reg_4075[7:0]),
        .O(ave_3_fu_2078_p2[7:0]),
        .S({\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_2_n_5 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_3_n_5 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_4_n_5 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_5_n_5 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_6_n_5 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_7_n_5 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_8_n_5 ,\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_9_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_2 
       (.I0(add_ln468_1_reg_4075[7]),
        .I1(add_ln468_reg_4070[7]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_3 
       (.I0(add_ln468_1_reg_4075[6]),
        .I1(add_ln468_reg_4070[6]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_4 
       (.I0(add_ln468_1_reg_4075[5]),
        .I1(add_ln468_reg_4070[5]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_5 
       (.I0(add_ln468_1_reg_4075[4]),
        .I1(add_ln468_reg_4070[4]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_6 
       (.I0(add_ln468_1_reg_4075[3]),
        .I1(add_ln468_reg_4070[3]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_7 
       (.I0(add_ln468_1_reg_4075[2]),
        .I1(add_ln468_reg_4070[2]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_8 
       (.I0(add_ln468_1_reg_4075[1]),
        .I1(add_ln468_reg_4070[1]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_9 
       (.I0(add_ln468_1_reg_4075[0]),
        .I1(add_ln468_reg_4070[0]),
        .O(\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_i_9_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[8]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[8]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[8]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4105_pp0_iter8_reg_reg[9]_srl5 " *) 
  SRL16E \ave_3_reg_4105_pp0_iter8_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_3_fu_2078_p2[9]),
        .Q(\ave_3_reg_4105_pp0_iter8_reg_reg[9]_srl5_n_5 ));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[0]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[10]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[10]),
        .R(1'b0));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[11]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[11]),
        .R(1'b0));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[12]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[12]),
        .R(1'b0));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[13]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[13]),
        .R(1'b0));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[1]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[2]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[3]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[4]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[5]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[6]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[7]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[8]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[8]),
        .R(1'b0));
  FDRE \ave_3_reg_4105_pp0_iter9_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_3_reg_4105_pp0_iter8_reg_reg[9]_srl5_n_5 ),
        .Q(ave_3_reg_4105_pp0_iter9_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[0]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[0]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[0]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[10]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[10]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[10]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[11]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[11]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[11]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[12]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[12]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[12]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[13]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[13]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_n_5 ));
  CARRY8 \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1 
       (.CI(\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_CO_UNCONNECTED [7:5],\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_n_8 ,\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_n_9 ,\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_n_10 ,\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_n_11 ,\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_2_n_5 ,add_ln465_1_reg_4008[11:8]}),
        .O({\NLW_ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_1_O_UNCONNECTED [7:6],ave_fu_2045_p2[13:8]}),
        .S({1'b0,1'b0,1'b1,\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_3_n_5 ,\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_4_n_5 ,\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_5_n_5 ,\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_6_n_5 ,\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_7_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_2 
       (.I0(add_ln465_1_reg_4008[12]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_3 
       (.I0(add_ln465_1_reg_4008[12]),
        .I1(add_ln465_reg_4003[12]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_4 
       (.I0(add_ln465_1_reg_4008[11]),
        .I1(add_ln465_reg_4003[11]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_5 
       (.I0(add_ln465_1_reg_4008[10]),
        .I1(add_ln465_reg_4003[10]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_6 
       (.I0(add_ln465_1_reg_4008[9]),
        .I1(add_ln465_reg_4003[9]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_7 
       (.I0(add_ln465_1_reg_4008[8]),
        .I1(add_ln465_reg_4003[8]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_i_7_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[1]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[1]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[1]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[2]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[2]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[2]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[3]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[3]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[3]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[4]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[4]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[4]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[5]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[5]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[5]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[6]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[6]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[6]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[7]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[7]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_n_5 ));
  CARRY8 \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_5 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_6 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_7 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_8 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_9 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_10 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_11 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_1_n_12 }),
        .DI(add_ln465_1_reg_4008[7:0]),
        .O(ave_fu_2045_p2[7:0]),
        .S({\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_2_n_5 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_3_n_5 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_4_n_5 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_5_n_5 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_6_n_5 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_7_n_5 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_8_n_5 ,\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_9_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_2 
       (.I0(add_ln465_1_reg_4008[7]),
        .I1(add_ln465_reg_4003[7]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_3 
       (.I0(add_ln465_1_reg_4008[6]),
        .I1(add_ln465_reg_4003[6]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_4 
       (.I0(add_ln465_1_reg_4008[5]),
        .I1(add_ln465_reg_4003[5]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_5 
       (.I0(add_ln465_1_reg_4008[4]),
        .I1(add_ln465_reg_4003[4]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_6 
       (.I0(add_ln465_1_reg_4008[3]),
        .I1(add_ln465_reg_4003[3]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_7 
       (.I0(add_ln465_1_reg_4008[2]),
        .I1(add_ln465_reg_4003[2]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_8 
       (.I0(add_ln465_1_reg_4008[1]),
        .I1(add_ln465_reg_4003[1]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_9 
       (.I0(add_ln465_1_reg_4008[0]),
        .I1(add_ln465_reg_4003[0]),
        .O(\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_i_9_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[8]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[8]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[8]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4090_pp0_iter8_reg_reg[9]_srl5 " *) 
  SRL16E \ave_reg_4090_pp0_iter8_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ave_fu_2045_p2[9]),
        .Q(\ave_reg_4090_pp0_iter8_reg_reg[9]_srl5_n_5 ));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[0]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[10]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[10]),
        .R(1'b0));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[11]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[11]),
        .R(1'b0));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[12]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[12]),
        .R(1'b0));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[13]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[13]),
        .R(1'b0));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[1]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[2]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[3]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[4]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[5]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[6]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[7]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[8]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[8]),
        .R(1'b0));
  FDRE \ave_reg_4090_pp0_iter9_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ave_reg_4090_pp0_iter8_reg_reg[9]_srl5_n_5 ),
        .Q(ave_reg_4090_pp0_iter9_reg[9]),
        .R(1'b0));
  FDRE \cmp147_reg_3800_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp147_reg_3800_reg_n_5_[0] ),
        .Q(cmp147_reg_3800_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp147_reg_3800_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_245),
        .Q(\cmp147_reg_3800_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_204),
        .Q(empty_127_fu_236[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_203),
        .Q(empty_127_fu_236[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_202),
        .Q(empty_127_fu_236[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_201),
        .Q(empty_127_fu_236[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_200),
        .Q(empty_127_fu_236[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_199),
        .Q(empty_127_fu_236[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_198),
        .Q(empty_127_fu_236[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_197),
        .Q(empty_127_fu_236[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_196),
        .Q(empty_127_fu_236[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_195),
        .Q(empty_127_fu_236[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_214),
        .Q(zext_ln460_fu_1721_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_213),
        .Q(zext_ln460_fu_1721_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_212),
        .Q(zext_ln460_fu_1721_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_211),
        .Q(zext_ln460_fu_1721_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_210),
        .Q(zext_ln460_fu_1721_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_209),
        .Q(zext_ln460_fu_1721_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_208),
        .Q(zext_ln460_fu_1721_p1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_207),
        .Q(zext_ln460_fu_1721_p1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[8] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_206),
        .Q(zext_ln460_fu_1721_p1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[9] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_205),
        .Q(zext_ln460_fu_1721_p1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[0] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_224),
        .Q(empty_129_fu_244[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[1] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_223),
        .Q(empty_129_fu_244[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[2] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_222),
        .Q(empty_129_fu_244[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[3] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_221),
        .Q(empty_129_fu_244[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[4] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_220),
        .Q(empty_129_fu_244[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[5] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_219),
        .Q(empty_129_fu_244[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[6] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_218),
        .Q(empty_129_fu_244[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[7] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_217),
        .Q(empty_129_fu_244[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[8] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_216),
        .Q(empty_129_fu_244[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[9] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_215),
        .Q(empty_129_fu_244[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[0] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_234),
        .Q(zext_ln458_fu_1661_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[1] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_233),
        .Q(zext_ln458_fu_1661_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[2] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_232),
        .Q(zext_ln458_fu_1661_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[3] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_231),
        .Q(zext_ln458_fu_1661_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[4] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_230),
        .Q(zext_ln458_fu_1661_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[5] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_229),
        .Q(zext_ln458_fu_1661_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[6] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_228),
        .Q(zext_ln458_fu_1661_p1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[7] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_227),
        .Q(zext_ln458_fu_1661_p1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[8] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_226),
        .Q(zext_ln458_fu_1661_p1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[9] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_225),
        .Q(zext_ln458_fu_1661_p1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[0] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_244),
        .Q(\empty_131_fu_252_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[1] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_243),
        .Q(\empty_131_fu_252_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[2] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_242),
        .Q(\empty_131_fu_252_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[3] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_241),
        .Q(\empty_131_fu_252_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[4] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_240),
        .Q(\empty_131_fu_252_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[5] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_239),
        .Q(\empty_131_fu_252_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[6] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_238),
        .Q(\empty_131_fu_252_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[7] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_237),
        .Q(\empty_131_fu_252_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[8] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_236),
        .Q(\empty_131_fu_252_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[9] 
       (.C(ap_clk),
        .CE(empty_131_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_235),
        .Q(\empty_131_fu_252_reg_n_5_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(empty_132_fu_256[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(empty_132_fu_256[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(empty_132_fu_256[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(empty_132_fu_256[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(empty_132_fu_256[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(empty_132_fu_256[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(empty_132_fu_256[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(empty_132_fu_256[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(empty_132_fu_256[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(empty_132_fu_256[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(empty_133_fu_260[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(empty_133_fu_260[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(empty_133_fu_260[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(empty_133_fu_260[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(empty_133_fu_260[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(empty_133_fu_260[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(empty_133_fu_260[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(empty_133_fu_260[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(empty_133_fu_260[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(empty_133_fu_260[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(empty_134_fu_264[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(empty_134_fu_264[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(empty_134_fu_264[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(empty_134_fu_264[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(empty_134_fu_264[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(empty_134_fu_264[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(empty_134_fu_264[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(empty_134_fu_264[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(empty_134_fu_264[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(empty_134_fu_264[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(empty_135_fu_268[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(empty_135_fu_268[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(empty_135_fu_268[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(empty_135_fu_268[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(empty_135_fu_268[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(empty_135_fu_268[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(empty_135_fu_268[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(empty_135_fu_268[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(empty_135_fu_268[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(empty_135_fu_268[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(empty_136_fu_272[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(empty_136_fu_272[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(empty_136_fu_272[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(empty_136_fu_272[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(empty_136_fu_272[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(empty_136_fu_272[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(empty_136_fu_272[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(empty_136_fu_272[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(empty_136_fu_272[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(empty_136_fu_272[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(empty_137_fu_276[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_103),
        .Q(empty_137_fu_276[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_102),
        .Q(empty_137_fu_276[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_101),
        .Q(empty_137_fu_276[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(empty_137_fu_276[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_99),
        .Q(empty_137_fu_276[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_98),
        .Q(empty_137_fu_276[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_97),
        .Q(empty_137_fu_276[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_96),
        .Q(empty_137_fu_276[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(empty_137_fu_276[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_114),
        .Q(empty_138_fu_280[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_113),
        .Q(empty_138_fu_280[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_112),
        .Q(empty_138_fu_280[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(empty_138_fu_280[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(empty_138_fu_280[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(empty_138_fu_280[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(empty_138_fu_280[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(empty_138_fu_280[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(empty_138_fu_280[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(empty_138_fu_280[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_124),
        .Q(empty_139_fu_284[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_123),
        .Q(empty_139_fu_284[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_122),
        .Q(empty_139_fu_284[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_121),
        .Q(empty_139_fu_284[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_120),
        .Q(empty_139_fu_284[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_119),
        .Q(empty_139_fu_284[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_118),
        .Q(empty_139_fu_284[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_117),
        .Q(empty_139_fu_284[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_116),
        .Q(empty_139_fu_284[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_115),
        .Q(empty_139_fu_284[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_134),
        .Q(empty_140_fu_288[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_133),
        .Q(empty_140_fu_288[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_132),
        .Q(empty_140_fu_288[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_131),
        .Q(empty_140_fu_288[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_130),
        .Q(empty_140_fu_288[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_129),
        .Q(empty_140_fu_288[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_128),
        .Q(empty_140_fu_288[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_127),
        .Q(empty_140_fu_288[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_126),
        .Q(empty_140_fu_288[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_125),
        .Q(empty_140_fu_288[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_144),
        .Q(empty_141_fu_292[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_143),
        .Q(empty_141_fu_292[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_142),
        .Q(empty_141_fu_292[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_141),
        .Q(empty_141_fu_292[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_140),
        .Q(empty_141_fu_292[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_139),
        .Q(empty_141_fu_292[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_138),
        .Q(empty_141_fu_292[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_137),
        .Q(empty_141_fu_292[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_136),
        .Q(empty_141_fu_292[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_135),
        .Q(empty_141_fu_292[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_154),
        .Q(empty_142_fu_296[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_153),
        .Q(empty_142_fu_296[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_152),
        .Q(empty_142_fu_296[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_151),
        .Q(empty_142_fu_296[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_150),
        .Q(empty_142_fu_296[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_149),
        .Q(empty_142_fu_296[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_148),
        .Q(empty_142_fu_296[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_147),
        .Q(empty_142_fu_296[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_146),
        .Q(empty_142_fu_296[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_145),
        .Q(empty_142_fu_296[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_164),
        .Q(empty_143_fu_300[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_163),
        .Q(empty_143_fu_300[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_162),
        .Q(empty_143_fu_300[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_161),
        .Q(empty_143_fu_300[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_160),
        .Q(empty_143_fu_300[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_159),
        .Q(empty_143_fu_300[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_158),
        .Q(empty_143_fu_300[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_157),
        .Q(empty_143_fu_300[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_156),
        .Q(empty_143_fu_300[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_155),
        .Q(empty_143_fu_300[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_174),
        .Q(empty_144_fu_304[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_173),
        .Q(empty_144_fu_304[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_172),
        .Q(empty_144_fu_304[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_171),
        .Q(empty_144_fu_304[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_170),
        .Q(empty_144_fu_304[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_169),
        .Q(empty_144_fu_304[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_168),
        .Q(empty_144_fu_304[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_167),
        .Q(empty_144_fu_304[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_166),
        .Q(empty_144_fu_304[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_165),
        .Q(empty_144_fu_304[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_184),
        .Q(empty_145_fu_308[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_183),
        .Q(empty_145_fu_308[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_182),
        .Q(empty_145_fu_308[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_181),
        .Q(empty_145_fu_308[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_180),
        .Q(empty_145_fu_308[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_179),
        .Q(empty_145_fu_308[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_178),
        .Q(empty_145_fu_308[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_177),
        .Q(empty_145_fu_308[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_176),
        .Q(empty_145_fu_308[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_175),
        .Q(empty_145_fu_308[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_194),
        .Q(\empty_146_fu_312_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_193),
        .Q(\empty_146_fu_312_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_192),
        .Q(\empty_146_fu_312_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_191),
        .Q(\empty_146_fu_312_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_190),
        .Q(\empty_146_fu_312_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_189),
        .Q(\empty_146_fu_312_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_188),
        .Q(\empty_146_fu_312_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_187),
        .Q(\empty_146_fu_312_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[8] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_186),
        .Q(\empty_146_fu_312_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_146_fu_312_reg[9] 
       (.C(ap_clk),
        .CE(empty_146_fu_312),
        .D(flow_control_loop_pipe_sequential_init_U_n_185),
        .Q(\empty_146_fu_312_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_147_reg_650[0]_i_1 
       (.I0(\empty_131_fu_252_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[0]),
        .O(\empty_147_reg_650[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_147_reg_650[1]_i_1 
       (.I0(\empty_131_fu_252_reg_n_5_[1] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[1]),
        .O(\empty_147_reg_650[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_147_reg_650[2]_i_1 
       (.I0(\empty_131_fu_252_reg_n_5_[2] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[2]),
        .O(\empty_147_reg_650[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_147_reg_650[3]_i_1 
       (.I0(\empty_131_fu_252_reg_n_5_[3] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[3]),
        .O(\empty_147_reg_650[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_147_reg_650[4]_i_1 
       (.I0(\empty_131_fu_252_reg_n_5_[4] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[4]),
        .O(\empty_147_reg_650[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_147_reg_650[5]_i_1 
       (.I0(\empty_131_fu_252_reg_n_5_[5] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[5]),
        .O(\empty_147_reg_650[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_147_reg_650[6]_i_1 
       (.I0(\empty_131_fu_252_reg_n_5_[6] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[6]),
        .O(\empty_147_reg_650[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_147_reg_650[7]_i_1 
       (.I0(\empty_131_fu_252_reg_n_5_[7] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[7]),
        .O(\empty_147_reg_650[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_147_reg_650[8]_i_1 
       (.I0(\empty_131_fu_252_reg_n_5_[8] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[8]),
        .O(\empty_147_reg_650[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_147_reg_650[9]_i_1 
       (.I0(\empty_131_fu_252_reg_n_5_[9] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[9]),
        .O(\empty_147_reg_650[9]_i_1_n_5 ));
  FDRE \empty_147_reg_650_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_147_reg_650[0]_i_1_n_5 ),
        .Q(zext_ln457_fu_1629_p1[1]),
        .R(1'b0));
  FDRE \empty_147_reg_650_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_147_reg_650[1]_i_1_n_5 ),
        .Q(zext_ln457_fu_1629_p1[2]),
        .R(1'b0));
  FDRE \empty_147_reg_650_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_147_reg_650[2]_i_1_n_5 ),
        .Q(zext_ln457_fu_1629_p1[3]),
        .R(1'b0));
  FDRE \empty_147_reg_650_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_147_reg_650[3]_i_1_n_5 ),
        .Q(zext_ln457_fu_1629_p1[4]),
        .R(1'b0));
  FDRE \empty_147_reg_650_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_147_reg_650[4]_i_1_n_5 ),
        .Q(zext_ln457_fu_1629_p1[5]),
        .R(1'b0));
  FDRE \empty_147_reg_650_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_147_reg_650[5]_i_1_n_5 ),
        .Q(zext_ln457_fu_1629_p1[6]),
        .R(1'b0));
  FDRE \empty_147_reg_650_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_147_reg_650[6]_i_1_n_5 ),
        .Q(zext_ln457_fu_1629_p1[7]),
        .R(1'b0));
  FDRE \empty_147_reg_650_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_147_reg_650[7]_i_1_n_5 ),
        .Q(zext_ln457_fu_1629_p1[8]),
        .R(1'b0));
  FDRE \empty_147_reg_650_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_147_reg_650[8]_i_1_n_5 ),
        .Q(zext_ln457_fu_1629_p1[9]),
        .R(1'b0));
  FDRE \empty_147_reg_650_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_147_reg_650[9]_i_1_n_5 ),
        .Q(zext_ln457_fu_1629_p1[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_148_reg_660[0]_i_1 
       (.I0(\empty_146_fu_312_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[0]),
        .O(\empty_148_reg_660[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_148_reg_660[1]_i_1 
       (.I0(\empty_146_fu_312_reg_n_5_[1] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[1]),
        .O(\empty_148_reg_660[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_148_reg_660[2]_i_1 
       (.I0(\empty_146_fu_312_reg_n_5_[2] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[2]),
        .O(\empty_148_reg_660[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_148_reg_660[3]_i_1 
       (.I0(\empty_146_fu_312_reg_n_5_[3] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[3]),
        .O(\empty_148_reg_660[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_148_reg_660[4]_i_1 
       (.I0(\empty_146_fu_312_reg_n_5_[4] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[4]),
        .O(\empty_148_reg_660[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_148_reg_660[5]_i_1 
       (.I0(\empty_146_fu_312_reg_n_5_[5] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[5]),
        .O(\empty_148_reg_660[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_148_reg_660[6]_i_1 
       (.I0(\empty_146_fu_312_reg_n_5_[6] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[6]),
        .O(\empty_148_reg_660[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_148_reg_660[7]_i_1 
       (.I0(\empty_146_fu_312_reg_n_5_[7] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[7]),
        .O(\empty_148_reg_660[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_148_reg_660[8]_i_1 
       (.I0(\empty_146_fu_312_reg_n_5_[8] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[8]),
        .O(\empty_148_reg_660[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_148_reg_660[9]_i_1 
       (.I0(\empty_146_fu_312_reg_n_5_[9] ),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[9]),
        .O(\empty_148_reg_660[9]_i_1_n_5 ));
  FDRE \empty_148_reg_660_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_148_reg_660[0]_i_1_n_5 ),
        .Q(empty_148_reg_660[0]),
        .R(1'b0));
  FDRE \empty_148_reg_660_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_148_reg_660[1]_i_1_n_5 ),
        .Q(empty_148_reg_660[1]),
        .R(1'b0));
  FDRE \empty_148_reg_660_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_148_reg_660[2]_i_1_n_5 ),
        .Q(empty_148_reg_660[2]),
        .R(1'b0));
  FDRE \empty_148_reg_660_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_148_reg_660[3]_i_1_n_5 ),
        .Q(empty_148_reg_660[3]),
        .R(1'b0));
  FDRE \empty_148_reg_660_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_148_reg_660[4]_i_1_n_5 ),
        .Q(empty_148_reg_660[4]),
        .R(1'b0));
  FDRE \empty_148_reg_660_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_148_reg_660[5]_i_1_n_5 ),
        .Q(empty_148_reg_660[5]),
        .R(1'b0));
  FDRE \empty_148_reg_660_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_148_reg_660[6]_i_1_n_5 ),
        .Q(empty_148_reg_660[6]),
        .R(1'b0));
  FDRE \empty_148_reg_660_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_148_reg_660[7]_i_1_n_5 ),
        .Q(empty_148_reg_660[7]),
        .R(1'b0));
  FDRE \empty_148_reg_660_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_148_reg_660[8]_i_1_n_5 ),
        .Q(empty_148_reg_660[8]),
        .R(1'b0));
  FDRE \empty_148_reg_660_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_148_reg_660[9]_i_1_n_5 ),
        .Q(empty_148_reg_660[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_150_reg_670[0]_i_1 
       (.I0(empty_145_fu_308[0]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[0]),
        .O(\empty_150_reg_670[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_150_reg_670[1]_i_1 
       (.I0(empty_145_fu_308[1]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[1]),
        .O(\empty_150_reg_670[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_150_reg_670[2]_i_1 
       (.I0(empty_145_fu_308[2]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[2]),
        .O(\empty_150_reg_670[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_150_reg_670[3]_i_1 
       (.I0(empty_145_fu_308[3]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[3]),
        .O(\empty_150_reg_670[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_150_reg_670[4]_i_1 
       (.I0(empty_145_fu_308[4]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[4]),
        .O(\empty_150_reg_670[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_150_reg_670[5]_i_1 
       (.I0(empty_145_fu_308[5]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[5]),
        .O(\empty_150_reg_670[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_150_reg_670[6]_i_1 
       (.I0(empty_145_fu_308[6]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[6]),
        .O(\empty_150_reg_670[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_150_reg_670[7]_i_1 
       (.I0(empty_145_fu_308[7]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[7]),
        .O(\empty_150_reg_670[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_150_reg_670[8]_i_1 
       (.I0(empty_145_fu_308[8]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[8]),
        .O(\empty_150_reg_670[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_150_reg_670[9]_i_1 
       (.I0(empty_145_fu_308[9]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[9]),
        .O(\empty_150_reg_670[9]_i_1_n_5 ));
  FDRE \empty_150_reg_670_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_150_reg_670[0]_i_1_n_5 ),
        .Q(zext_ln455_fu_1569_p1[1]),
        .R(1'b0));
  FDRE \empty_150_reg_670_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_150_reg_670[1]_i_1_n_5 ),
        .Q(zext_ln455_fu_1569_p1[2]),
        .R(1'b0));
  FDRE \empty_150_reg_670_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_150_reg_670[2]_i_1_n_5 ),
        .Q(zext_ln455_fu_1569_p1[3]),
        .R(1'b0));
  FDRE \empty_150_reg_670_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_150_reg_670[3]_i_1_n_5 ),
        .Q(zext_ln455_fu_1569_p1[4]),
        .R(1'b0));
  FDRE \empty_150_reg_670_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_150_reg_670[4]_i_1_n_5 ),
        .Q(zext_ln455_fu_1569_p1[5]),
        .R(1'b0));
  FDRE \empty_150_reg_670_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_150_reg_670[5]_i_1_n_5 ),
        .Q(zext_ln455_fu_1569_p1[6]),
        .R(1'b0));
  FDRE \empty_150_reg_670_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_150_reg_670[6]_i_1_n_5 ),
        .Q(zext_ln455_fu_1569_p1[7]),
        .R(1'b0));
  FDRE \empty_150_reg_670_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_150_reg_670[7]_i_1_n_5 ),
        .Q(zext_ln455_fu_1569_p1[8]),
        .R(1'b0));
  FDRE \empty_150_reg_670_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_150_reg_670[8]_i_1_n_5 ),
        .Q(zext_ln455_fu_1569_p1[9]),
        .R(1'b0));
  FDRE \empty_150_reg_670_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_150_reg_670[9]_i_1_n_5 ),
        .Q(zext_ln455_fu_1569_p1[10]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_152_reg_689[0]_i_1 
       (.I0(empty_143_fu_300[0]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(LineBufVal_reg_3835[0]),
        .O(\empty_152_reg_689[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_152_reg_689[1]_i_1 
       (.I0(empty_143_fu_300[1]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(LineBufVal_reg_3835[1]),
        .O(\empty_152_reg_689[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_152_reg_689[2]_i_1 
       (.I0(empty_143_fu_300[2]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(LineBufVal_reg_3835[2]),
        .O(\empty_152_reg_689[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_152_reg_689[3]_i_1 
       (.I0(empty_143_fu_300[3]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(LineBufVal_reg_3835[3]),
        .O(\empty_152_reg_689[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_152_reg_689[4]_i_1 
       (.I0(empty_143_fu_300[4]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(LineBufVal_reg_3835[4]),
        .O(\empty_152_reg_689[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_152_reg_689[5]_i_1 
       (.I0(empty_143_fu_300[5]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(LineBufVal_reg_3835[5]),
        .O(\empty_152_reg_689[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_152_reg_689[6]_i_1 
       (.I0(empty_143_fu_300[6]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(LineBufVal_reg_3835[6]),
        .O(\empty_152_reg_689[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_152_reg_689[7]_i_1 
       (.I0(empty_143_fu_300[7]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(LineBufVal_reg_3835[7]),
        .O(\empty_152_reg_689[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_152_reg_689[8]_i_1 
       (.I0(empty_143_fu_300[8]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(LineBufVal_reg_3835[8]),
        .O(\empty_152_reg_689[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_152_reg_689[9]_i_1 
       (.I0(empty_143_fu_300[9]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(LineBufVal_reg_3835[9]),
        .O(\empty_152_reg_689[9]_i_1_n_5 ));
  FDRE \empty_152_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_152_reg_689[0]_i_1_n_5 ),
        .Q(zext_ln456_fu_1605_p1[1]),
        .R(1'b0));
  FDRE \empty_152_reg_689_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_152_reg_689[1]_i_1_n_5 ),
        .Q(zext_ln456_fu_1605_p1[2]),
        .R(1'b0));
  FDRE \empty_152_reg_689_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_152_reg_689[2]_i_1_n_5 ),
        .Q(zext_ln456_fu_1605_p1[3]),
        .R(1'b0));
  FDRE \empty_152_reg_689_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_152_reg_689[3]_i_1_n_5 ),
        .Q(zext_ln456_fu_1605_p1[4]),
        .R(1'b0));
  FDRE \empty_152_reg_689_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_152_reg_689[4]_i_1_n_5 ),
        .Q(zext_ln456_fu_1605_p1[5]),
        .R(1'b0));
  FDRE \empty_152_reg_689_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_152_reg_689[5]_i_1_n_5 ),
        .Q(zext_ln456_fu_1605_p1[6]),
        .R(1'b0));
  FDRE \empty_152_reg_689_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_152_reg_689[6]_i_1_n_5 ),
        .Q(zext_ln456_fu_1605_p1[7]),
        .R(1'b0));
  FDRE \empty_152_reg_689_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_152_reg_689[7]_i_1_n_5 ),
        .Q(zext_ln456_fu_1605_p1[8]),
        .R(1'b0));
  FDRE \empty_152_reg_689_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_152_reg_689[8]_i_1_n_5 ),
        .Q(zext_ln456_fu_1605_p1[9]),
        .R(1'b0));
  FDRE \empty_152_reg_689_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(\empty_152_reg_689[9]_i_1_n_5 ),
        .Q(zext_ln456_fu_1605_p1[10]),
        .R(1'b0));
  FDRE \empty_155_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_55),
        .Q(zext_ln459_fu_1693_p1[1]),
        .R(1'b0));
  FDRE \empty_155_reg_708_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_54),
        .Q(zext_ln459_fu_1693_p1[2]),
        .R(1'b0));
  FDRE \empty_155_reg_708_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_53),
        .Q(zext_ln459_fu_1693_p1[3]),
        .R(1'b0));
  FDRE \empty_155_reg_708_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_52),
        .Q(zext_ln459_fu_1693_p1[4]),
        .R(1'b0));
  FDRE \empty_155_reg_708_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_51),
        .Q(zext_ln459_fu_1693_p1[5]),
        .R(1'b0));
  FDRE \empty_155_reg_708_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_50),
        .Q(zext_ln459_fu_1693_p1[6]),
        .R(1'b0));
  FDRE \empty_155_reg_708_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_49),
        .Q(zext_ln459_fu_1693_p1[7]),
        .R(1'b0));
  FDRE \empty_155_reg_708_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_48),
        .Q(zext_ln459_fu_1693_p1[8]),
        .R(1'b0));
  FDRE \empty_155_reg_708_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_47),
        .Q(zext_ln459_fu_1693_p1[9]),
        .R(1'b0));
  FDRE \empty_155_reg_708_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_46),
        .Q(zext_ln459_fu_1693_p1[10]),
        .R(1'b0));
  FDRE \empty_157_reg_728_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_65),
        .Q(zext_ln453_fu_1509_p1[1]),
        .R(1'b0));
  FDRE \empty_157_reg_728_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_64),
        .Q(zext_ln453_fu_1509_p1[2]),
        .R(1'b0));
  FDRE \empty_157_reg_728_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_63),
        .Q(zext_ln453_fu_1509_p1[3]),
        .R(1'b0));
  FDRE \empty_157_reg_728_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_62),
        .Q(zext_ln453_fu_1509_p1[4]),
        .R(1'b0));
  FDRE \empty_157_reg_728_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_61),
        .Q(zext_ln453_fu_1509_p1[5]),
        .R(1'b0));
  FDRE \empty_157_reg_728_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_60),
        .Q(zext_ln453_fu_1509_p1[6]),
        .R(1'b0));
  FDRE \empty_157_reg_728_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_59),
        .Q(zext_ln453_fu_1509_p1[7]),
        .R(1'b0));
  FDRE \empty_157_reg_728_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_58),
        .Q(zext_ln453_fu_1509_p1[8]),
        .R(1'b0));
  FDRE \empty_157_reg_728_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_57),
        .Q(zext_ln453_fu_1509_p1[9]),
        .R(1'b0));
  FDRE \empty_157_reg_728_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_56),
        .Q(zext_ln453_fu_1509_p1[10]),
        .R(1'b0));
  FDRE \empty_159_reg_747_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_2_U_n_44),
        .Q(zext_ln450_fu_1401_p1[1]),
        .R(1'b0));
  FDRE \empty_159_reg_747_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_2_U_n_43),
        .Q(zext_ln450_fu_1401_p1[2]),
        .R(1'b0));
  FDRE \empty_159_reg_747_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_2_U_n_42),
        .Q(zext_ln450_fu_1401_p1[3]),
        .R(1'b0));
  FDRE \empty_159_reg_747_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_2_U_n_41),
        .Q(zext_ln450_fu_1401_p1[4]),
        .R(1'b0));
  FDRE \empty_159_reg_747_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_2_U_n_40),
        .Q(zext_ln450_fu_1401_p1[5]),
        .R(1'b0));
  FDRE \empty_159_reg_747_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_2_U_n_39),
        .Q(zext_ln450_fu_1401_p1[6]),
        .R(1'b0));
  FDRE \empty_159_reg_747_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_2_U_n_38),
        .Q(zext_ln450_fu_1401_p1[7]),
        .R(1'b0));
  FDRE \empty_159_reg_747_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_2_U_n_37),
        .Q(zext_ln450_fu_1401_p1[8]),
        .R(1'b0));
  FDRE \empty_159_reg_747_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_2_U_n_36),
        .Q(zext_ln450_fu_1401_p1[9]),
        .R(1'b0));
  FDRE \empty_159_reg_747_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_2_U_n_35),
        .Q(zext_ln450_fu_1401_p1[10]),
        .R(1'b0));
  FDRE \empty_162_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_54),
        .Q(zext_ln461_fu_1753_p1[1]),
        .R(1'b0));
  FDRE \empty_162_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_53),
        .Q(zext_ln461_fu_1753_p1[2]),
        .R(1'b0));
  FDRE \empty_162_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_52),
        .Q(zext_ln461_fu_1753_p1[3]),
        .R(1'b0));
  FDRE \empty_162_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_51),
        .Q(zext_ln461_fu_1753_p1[4]),
        .R(1'b0));
  FDRE \empty_162_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_50),
        .Q(zext_ln461_fu_1753_p1[5]),
        .R(1'b0));
  FDRE \empty_162_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_49),
        .Q(zext_ln461_fu_1753_p1[6]),
        .R(1'b0));
  FDRE \empty_162_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_48),
        .Q(zext_ln461_fu_1753_p1[7]),
        .R(1'b0));
  FDRE \empty_162_reg_766_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_47),
        .Q(zext_ln461_fu_1753_p1[8]),
        .R(1'b0));
  FDRE \empty_162_reg_766_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_46),
        .Q(zext_ln461_fu_1753_p1[9]),
        .R(1'b0));
  FDRE \empty_162_reg_766_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_45),
        .Q(zext_ln461_fu_1753_p1[10]),
        .R(1'b0));
  FDRE \empty_163_reg_776_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_34),
        .Q(empty_163_reg_776[0]),
        .R(1'b0));
  FDRE \empty_163_reg_776_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_33),
        .Q(empty_163_reg_776[1]),
        .R(1'b0));
  FDRE \empty_163_reg_776_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_32),
        .Q(empty_163_reg_776[2]),
        .R(1'b0));
  FDRE \empty_163_reg_776_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_31),
        .Q(empty_163_reg_776[3]),
        .R(1'b0));
  FDRE \empty_163_reg_776_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_30),
        .Q(empty_163_reg_776[4]),
        .R(1'b0));
  FDRE \empty_163_reg_776_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_29),
        .Q(empty_163_reg_776[5]),
        .R(1'b0));
  FDRE \empty_163_reg_776_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_28),
        .Q(empty_163_reg_776[6]),
        .R(1'b0));
  FDRE \empty_163_reg_776_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_27),
        .Q(empty_163_reg_776[7]),
        .R(1'b0));
  FDRE \empty_163_reg_776_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_26),
        .Q(empty_163_reg_776[8]),
        .R(1'b0));
  FDRE \empty_163_reg_776_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_25),
        .Q(empty_163_reg_776[9]),
        .R(1'b0));
  FDRE \empty_165_reg_786_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_44),
        .Q(zext_ln451_fu_1441_p1[1]),
        .R(1'b0));
  FDRE \empty_165_reg_786_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_43),
        .Q(zext_ln451_fu_1441_p1[2]),
        .R(1'b0));
  FDRE \empty_165_reg_786_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_42),
        .Q(zext_ln451_fu_1441_p1[3]),
        .R(1'b0));
  FDRE \empty_165_reg_786_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_41),
        .Q(zext_ln451_fu_1441_p1[4]),
        .R(1'b0));
  FDRE \empty_165_reg_786_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_40),
        .Q(zext_ln451_fu_1441_p1[5]),
        .R(1'b0));
  FDRE \empty_165_reg_786_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_39),
        .Q(zext_ln451_fu_1441_p1[6]),
        .R(1'b0));
  FDRE \empty_165_reg_786_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_38),
        .Q(zext_ln451_fu_1441_p1[7]),
        .R(1'b0));
  FDRE \empty_165_reg_786_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_37),
        .Q(zext_ln451_fu_1441_p1[8]),
        .R(1'b0));
  FDRE \empty_165_reg_786_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_36),
        .Q(zext_ln451_fu_1441_p1[9]),
        .R(1'b0));
  FDRE \empty_165_reg_786_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_3_U_n_35),
        .Q(zext_ln451_fu_1441_p1[10]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13 flow_control_loop_pipe_sequential_init_U
       (.ADDRBWRADDR({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}),
        .CO(icmp_ln318_fu_953_p2),
        .D({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}),
        .DOUTBDOUT(linebuf_yuv_3_q1),
        .E(empty_131_fu_252),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .\ap_frp_data_req_imgBayer_reg[2] (\genblk1[0].v2_reg[0] ),
        .\ap_frp_data_req_imgBayer_reg[3] (ap_frp_data_req_imgBayer),
        .ap_loop_init_int_reg_0({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .ap_rst(SR),
        .ap_rst_n(ap_rst_n),
        .clear(clear),
        .cmp147_reg_3800_pp0_iter1_reg(cmp147_reg_3800_pp0_iter1_reg),
        .cmp84_reg_669(cmp84_reg_669),
        .\empty_127_fu_236_reg[0] (\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .\empty_127_fu_236_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74}),
        .\empty_127_fu_236_reg[9]_0 (\empty_127_fu_236_reg[9]_0 ),
        .\empty_128_fu_240_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104}),
        .\empty_128_fu_240_reg[9]_0 (\empty_128_fu_240_reg[9]_0 ),
        .\empty_129_fu_244_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_125,flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127,flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131,flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133,flow_control_loop_pipe_sequential_init_U_n_134}),
        .\empty_129_fu_244_reg[9]_0 (\empty_129_fu_244_reg[9]_0 ),
        .\empty_130_fu_248_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_155,flow_control_loop_pipe_sequential_init_U_n_156,flow_control_loop_pipe_sequential_init_U_n_157,flow_control_loop_pipe_sequential_init_U_n_158,flow_control_loop_pipe_sequential_init_U_n_159,flow_control_loop_pipe_sequential_init_U_n_160,flow_control_loop_pipe_sequential_init_U_n_161,flow_control_loop_pipe_sequential_init_U_n_162,flow_control_loop_pipe_sequential_init_U_n_163,flow_control_loop_pipe_sequential_init_U_n_164}),
        .\empty_130_fu_248_reg[9]_0 (\empty_130_fu_248_reg[9]_0 ),
        .\empty_131_fu_252_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_185,flow_control_loop_pipe_sequential_init_U_n_186,flow_control_loop_pipe_sequential_init_U_n_187,flow_control_loop_pipe_sequential_init_U_n_188,flow_control_loop_pipe_sequential_init_U_n_189,flow_control_loop_pipe_sequential_init_U_n_190,flow_control_loop_pipe_sequential_init_U_n_191,flow_control_loop_pipe_sequential_init_U_n_192,flow_control_loop_pipe_sequential_init_U_n_193,flow_control_loop_pipe_sequential_init_U_n_194}),
        .\empty_131_fu_252_reg[9]_0 (\empty_131_fu_252_reg[9]_0 ),
        .\empty_132_fu_256_reg[9] (empty_133_fu_260),
        .\empty_132_fu_256_reg[9]_0 (\empty_132_fu_256_reg[9]_0 ),
        .\empty_133_fu_260_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54}),
        .\empty_133_fu_260_reg[9]_0 (empty_134_fu_264),
        .\empty_133_fu_260_reg[9]_1 (\empty_133_fu_260_reg[9]_0 ),
        .\empty_134_fu_264_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}),
        .\empty_134_fu_264_reg[9]_0 (empty_127_fu_236),
        .\empty_134_fu_264_reg[9]_1 (\empty_134_fu_264_reg[9]_0 ),
        .\empty_135_fu_268_reg[9] (empty_136_fu_272),
        .\empty_135_fu_268_reg[9]_0 (linebuf_yuv_2_q1),
        .\empty_135_fu_268_reg[9]_1 (\empty_135_fu_268_reg[9]_0 ),
        .\empty_136_fu_272_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84}),
        .\empty_136_fu_272_reg[9]_0 (empty_137_fu_276),
        .\empty_136_fu_272_reg[9]_1 (\empty_136_fu_272_reg[9]_0 ),
        .\empty_137_fu_276_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94}),
        .\empty_137_fu_276_reg[9]_0 (zext_ln460_fu_1721_p1),
        .\empty_137_fu_276_reg[9]_1 (\empty_137_fu_276_reg[9]_0 ),
        .\empty_138_fu_280_reg[9] (empty_139_fu_284),
        .\empty_138_fu_280_reg[9]_0 (linebuf_yuv_1_q1),
        .\empty_138_fu_280_reg[9]_1 (\empty_138_fu_280_reg[9]_0 ),
        .\empty_139_fu_284_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114}),
        .\empty_139_fu_284_reg[9]_0 (empty_140_fu_288),
        .\empty_139_fu_284_reg[9]_1 (\empty_139_fu_284_reg[9]_0 ),
        .\empty_140_fu_288_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124}),
        .\empty_140_fu_288_reg[9]_0 (empty_129_fu_244),
        .\empty_140_fu_288_reg[9]_1 (\empty_140_fu_288_reg[9]_0 ),
        .\empty_141_fu_292_reg[9] (empty_142_fu_296),
        .\empty_141_fu_292_reg[9]_0 (LineBufVal_reg_3835),
        .\empty_141_fu_292_reg[9]_1 (\empty_141_fu_292_reg[9]_0 ),
        .\empty_142_fu_296_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144}),
        .\empty_142_fu_296_reg[9]_0 (empty_143_fu_300),
        .\empty_142_fu_296_reg[9]_1 (\empty_142_fu_296_reg[9]_0 ),
        .\empty_143_fu_300_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146,flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149,flow_control_loop_pipe_sequential_init_U_n_150,flow_control_loop_pipe_sequential_init_U_n_151,flow_control_loop_pipe_sequential_init_U_n_152,flow_control_loop_pipe_sequential_init_U_n_153,flow_control_loop_pipe_sequential_init_U_n_154}),
        .\empty_143_fu_300_reg[9]_0 (zext_ln458_fu_1661_p1),
        .\empty_143_fu_300_reg[9]_1 (\empty_143_fu_300_reg[9]_0 ),
        .\empty_144_fu_304_reg[9] (empty_145_fu_308),
        .\empty_144_fu_304_reg[9]_0 (ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641),
        .\empty_144_fu_304_reg[9]_1 (\empty_144_fu_304_reg[9]_0 ),
        .\empty_145_fu_308_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_165,flow_control_loop_pipe_sequential_init_U_n_166,flow_control_loop_pipe_sequential_init_U_n_167,flow_control_loop_pipe_sequential_init_U_n_168,flow_control_loop_pipe_sequential_init_U_n_169,flow_control_loop_pipe_sequential_init_U_n_170,flow_control_loop_pipe_sequential_init_U_n_171,flow_control_loop_pipe_sequential_init_U_n_172,flow_control_loop_pipe_sequential_init_U_n_173,flow_control_loop_pipe_sequential_init_U_n_174}),
        .\empty_145_fu_308_reg[9]_0 ({\empty_146_fu_312_reg_n_5_[9] ,\empty_146_fu_312_reg_n_5_[8] ,\empty_146_fu_312_reg_n_5_[7] ,\empty_146_fu_312_reg_n_5_[6] ,\empty_146_fu_312_reg_n_5_[5] ,\empty_146_fu_312_reg_n_5_[4] ,\empty_146_fu_312_reg_n_5_[3] ,\empty_146_fu_312_reg_n_5_[2] ,\empty_146_fu_312_reg_n_5_[1] ,\empty_146_fu_312_reg_n_5_[0] }),
        .\empty_145_fu_308_reg[9]_1 (\empty_145_fu_308_reg[9]_0 ),
        .\empty_146_fu_312_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_175,flow_control_loop_pipe_sequential_init_U_n_176,flow_control_loop_pipe_sequential_init_U_n_177,flow_control_loop_pipe_sequential_init_U_n_178,flow_control_loop_pipe_sequential_init_U_n_179,flow_control_loop_pipe_sequential_init_U_n_180,flow_control_loop_pipe_sequential_init_U_n_181,flow_control_loop_pipe_sequential_init_U_n_182,flow_control_loop_pipe_sequential_init_U_n_183,flow_control_loop_pipe_sequential_init_U_n_184}),
        .\empty_146_fu_312_reg[9]_0 ({\empty_131_fu_252_reg_n_5_[9] ,\empty_131_fu_252_reg_n_5_[8] ,\empty_131_fu_252_reg_n_5_[7] ,\empty_131_fu_252_reg_n_5_[6] ,\empty_131_fu_252_reg_n_5_[5] ,\empty_131_fu_252_reg_n_5_[4] ,\empty_131_fu_252_reg_n_5_[3] ,\empty_131_fu_252_reg_n_5_[2] ,\empty_131_fu_252_reg_n_5_[1] ,\empty_131_fu_252_reg_n_5_[0] }),
        .\empty_146_fu_312_reg[9]_1 (\empty_146_fu_312_reg[9]_0 ),
        .\genblk1[0].v2_reg[0] (frp_pipeline_valid_U_i_3_n_5),
        .\genblk1[0].v2_reg[0]_0 (\genblk1[0].v2_reg[0]_1 ),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .\icmp_ln318_reg_3768_pp0_iter1_reg_reg[0] (empty_146_fu_312),
        .\icmp_ln318_reg_3768_reg[0] (\icmp_ln318_reg_3768_reg[0]_0 ),
        .icmp_ln328_reg_3772_pp0_iter1_reg(icmp_ln328_reg_3772_pp0_iter1_reg),
        .\icmp_ln328_reg_3772_reg[0]_i_2_0 (\icmp_ln328_reg_3772_reg[0]_i_2 ),
        .icmp_ln439_fu_1005_p2(icmp_ln439_fu_1005_p2),
        .\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0 (\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_n_5 ),
        .\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_0 (\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [0]),
        .\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_1 (\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_0 ),
        .or_ln585_fu_1011_p2(or_ln585_fu_1011_p2),
        .out_y_reg_659(out_y_reg_659),
        .\p_lcssa51955201_load_reg_634_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_195,flow_control_loop_pipe_sequential_init_U_n_196,flow_control_loop_pipe_sequential_init_U_n_197,flow_control_loop_pipe_sequential_init_U_n_198,flow_control_loop_pipe_sequential_init_U_n_199,flow_control_loop_pipe_sequential_init_U_n_200,flow_control_loop_pipe_sequential_init_U_n_201,flow_control_loop_pipe_sequential_init_U_n_202,flow_control_loop_pipe_sequential_init_U_n_203,flow_control_loop_pipe_sequential_init_U_n_204}),
        .\p_lcssa51965203_load_reg_639_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_205,flow_control_loop_pipe_sequential_init_U_n_206,flow_control_loop_pipe_sequential_init_U_n_207,flow_control_loop_pipe_sequential_init_U_n_208,flow_control_loop_pipe_sequential_init_U_n_209,flow_control_loop_pipe_sequential_init_U_n_210,flow_control_loop_pipe_sequential_init_U_n_211,flow_control_loop_pipe_sequential_init_U_n_212,flow_control_loop_pipe_sequential_init_U_n_213,flow_control_loop_pipe_sequential_init_U_n_214}),
        .\p_lcssa51975205_load_reg_644_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_215,flow_control_loop_pipe_sequential_init_U_n_216,flow_control_loop_pipe_sequential_init_U_n_217,flow_control_loop_pipe_sequential_init_U_n_218,flow_control_loop_pipe_sequential_init_U_n_219,flow_control_loop_pipe_sequential_init_U_n_220,flow_control_loop_pipe_sequential_init_U_n_221,flow_control_loop_pipe_sequential_init_U_n_222,flow_control_loop_pipe_sequential_init_U_n_223,flow_control_loop_pipe_sequential_init_U_n_224}),
        .\p_lcssa51985207_load_reg_649_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_225,flow_control_loop_pipe_sequential_init_U_n_226,flow_control_loop_pipe_sequential_init_U_n_227,flow_control_loop_pipe_sequential_init_U_n_228,flow_control_loop_pipe_sequential_init_U_n_229,flow_control_loop_pipe_sequential_init_U_n_230,flow_control_loop_pipe_sequential_init_U_n_231,flow_control_loop_pipe_sequential_init_U_n_232,flow_control_loop_pipe_sequential_init_U_n_233,flow_control_loop_pipe_sequential_init_U_n_234}),
        .\p_lcssa51995209_load_reg_654_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_235,flow_control_loop_pipe_sequential_init_U_n_236,flow_control_loop_pipe_sequential_init_U_n_237,flow_control_loop_pipe_sequential_init_U_n_238,flow_control_loop_pipe_sequential_init_U_n_239,flow_control_loop_pipe_sequential_init_U_n_240,flow_control_loop_pipe_sequential_init_U_n_241,flow_control_loop_pipe_sequential_init_U_n_242,flow_control_loop_pipe_sequential_init_U_n_243,flow_control_loop_pipe_sequential_init_U_n_244}),
        .pf_all_done(pf_all_done),
        .valid_in(ap_frp_vld_in),
        .valid_out({frp_pipeline_valid_U_valid_out[2],frp_pipeline_valid_U_valid_out[0]}),
        .\x_fu_232_reg[16] (icmp_ln328_fu_983_p2),
        .\x_fu_232_reg[16]_0 (flow_control_loop_pipe_sequential_init_U_n_245),
        .\x_fu_232_reg[16]_1 ({\x_fu_232_reg_n_5_[16] ,\x_fu_232_reg_n_5_[15] ,\x_fu_232_reg_n_5_[14] ,\x_fu_232_reg_n_5_[13] ,\x_fu_232_reg_n_5_[12] ,\x_fu_232_reg_n_5_[11] ,\x_fu_232_reg_n_5_[10] ,\x_fu_232_reg_n_5_[9] ,\x_fu_232_reg_n_5_[8] ,\x_fu_232_reg_n_5_[7] ,\x_fu_232_reg_n_5_[6] ,\x_fu_232_reg_n_5_[5] ,\x_fu_232_reg_n_5_[4] ,\x_fu_232_reg_n_5_[3] ,\x_fu_232_reg_n_5_[2] ,\x_fu_232_reg_n_5_[1] ,\x_fu_232_reg_n_5_[0] }));
  (* CeilLog2Stages = "5" *) 
  (* ExitLatency = "2" *) 
  (* KEEP_HIERARCHY = "yes" *) 
  (* NUM_STAGES = "17" *) 
  (* PipelineII = "1" *) 
  (* PipelineLatency = "17" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_frp_pipeline_valid frp_pipeline_valid_U
       (.ap_clk(ap_clk),
        .ap_rst(SR),
        .exitcond(frp_pipeline_valid_U_exitcond),
        .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets),
        .valid_in(ap_frp_vld_in),
        .valid_out({valid_out,frp_pipeline_valid_U_valid_out}));
  LUT2 #(
    .INIT(4'h8)) 
    frp_pipeline_valid_U_i_2
       (.I0(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[2]),
        .O(frp_pipeline_valid_U_exitcond));
  LUT2 #(
    .INIT(4'h8)) 
    frp_pipeline_valid_U_i_3
       (.I0(pf_imgG_U_pf_ready),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .O(frp_pipeline_valid_U_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \g_1_reg_4313[0]_i_1 
       (.I0(g_fu_3377_p2[0]),
        .I1(g_2_reg_718_pp0_iter14_reg[0]),
        .I2(icmp_ln439_reg_3824_pp0_iter14_reg),
        .O(\g_1_reg_4313[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \g_1_reg_4313[1]_i_1 
       (.I0(g_fu_3377_p2[1]),
        .I1(g_2_reg_718_pp0_iter14_reg[1]),
        .I2(icmp_ln439_reg_3824_pp0_iter14_reg),
        .O(\g_1_reg_4313[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \g_1_reg_4313[2]_i_1 
       (.I0(g_fu_3377_p2[2]),
        .I1(g_2_reg_718_pp0_iter14_reg[2]),
        .I2(icmp_ln439_reg_3824_pp0_iter14_reg),
        .O(\g_1_reg_4313[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \g_1_reg_4313[3]_i_1 
       (.I0(g_fu_3377_p2[3]),
        .I1(g_2_reg_718_pp0_iter14_reg[3]),
        .I2(icmp_ln439_reg_3824_pp0_iter14_reg),
        .O(\g_1_reg_4313[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \g_1_reg_4313[4]_i_1 
       (.I0(g_fu_3377_p2[4]),
        .I1(g_2_reg_718_pp0_iter14_reg[4]),
        .I2(icmp_ln439_reg_3824_pp0_iter14_reg),
        .O(\g_1_reg_4313[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \g_1_reg_4313[5]_i_1 
       (.I0(g_fu_3377_p2[5]),
        .I1(g_2_reg_718_pp0_iter14_reg[5]),
        .I2(icmp_ln439_reg_3824_pp0_iter14_reg),
        .O(\g_1_reg_4313[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \g_1_reg_4313[6]_i_1 
       (.I0(g_fu_3377_p2[6]),
        .I1(g_2_reg_718_pp0_iter14_reg[6]),
        .I2(icmp_ln439_reg_3824_pp0_iter14_reg),
        .O(\g_1_reg_4313[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \g_1_reg_4313[7]_i_1 
       (.I0(g_fu_3377_p2[7]),
        .I1(g_2_reg_718_pp0_iter14_reg[7]),
        .I2(icmp_ln439_reg_3824_pp0_iter14_reg),
        .O(\g_1_reg_4313[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \g_1_reg_4313[7]_i_10 
       (.I0(add_ln504_2_reg_4302[13]),
        .I1(add_ln504_2_reg_4302[25]),
        .I2(trunc_ln504_1_reg_4308[0]),
        .I3(g_2_reg_718_pp0_iter14_reg[0]),
        .O(\g_1_reg_4313[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \g_1_reg_4313[7]_i_11 
       (.I0(trunc_ln504_1_reg_4308[4]),
        .I1(trunc_ln504_1_reg_4308[2]),
        .I2(trunc_ln504_1_reg_4308[1]),
        .I3(trunc_ln504_1_reg_4308[0]),
        .I4(trunc_ln504_1_reg_4308[3]),
        .I5(trunc_ln504_1_reg_4308[5]),
        .O(\g_1_reg_4313[7]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \g_1_reg_4313[7]_i_12 
       (.I0(trunc_ln504_1_reg_4308[3]),
        .I1(trunc_ln504_1_reg_4308[0]),
        .I2(trunc_ln504_1_reg_4308[1]),
        .I3(trunc_ln504_1_reg_4308[2]),
        .I4(trunc_ln504_1_reg_4308[4]),
        .O(\g_1_reg_4313[7]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \g_1_reg_4313[7]_i_13 
       (.I0(trunc_ln504_1_reg_4308[2]),
        .I1(trunc_ln504_1_reg_4308[1]),
        .I2(trunc_ln504_1_reg_4308[0]),
        .I3(trunc_ln504_1_reg_4308[3]),
        .O(\g_1_reg_4313[7]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \g_1_reg_4313[7]_i_14 
       (.I0(trunc_ln504_1_reg_4308[0]),
        .I1(trunc_ln504_1_reg_4308[1]),
        .I2(trunc_ln504_1_reg_4308[2]),
        .O(\g_1_reg_4313[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hD1D11DD12E2EE22E)) 
    \g_1_reg_4313[7]_i_3 
       (.I0(add_ln504_2_reg_4302[20]),
        .I1(add_ln504_2_reg_4302[25]),
        .I2(trunc_ln504_1_reg_4308[7]),
        .I3(\g_1_reg_4313[7]_i_11_n_5 ),
        .I4(trunc_ln504_1_reg_4308[6]),
        .I5(g_2_reg_718_pp0_iter14_reg[7]),
        .O(\g_1_reg_4313[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h1DD1E22E)) 
    \g_1_reg_4313[7]_i_4 
       (.I0(add_ln504_2_reg_4302[19]),
        .I1(add_ln504_2_reg_4302[25]),
        .I2(trunc_ln504_1_reg_4308[6]),
        .I3(\g_1_reg_4313[7]_i_11_n_5 ),
        .I4(g_2_reg_718_pp0_iter14_reg[6]),
        .O(\g_1_reg_4313[7]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h1DD1E22E)) 
    \g_1_reg_4313[7]_i_5 
       (.I0(add_ln504_2_reg_4302[18]),
        .I1(add_ln504_2_reg_4302[25]),
        .I2(trunc_ln504_1_reg_4308[5]),
        .I3(\g_1_reg_4313[7]_i_12_n_5 ),
        .I4(g_2_reg_718_pp0_iter14_reg[5]),
        .O(\g_1_reg_4313[7]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h1DD1E22E)) 
    \g_1_reg_4313[7]_i_6 
       (.I0(add_ln504_2_reg_4302[17]),
        .I1(add_ln504_2_reg_4302[25]),
        .I2(trunc_ln504_1_reg_4308[4]),
        .I3(\g_1_reg_4313[7]_i_13_n_5 ),
        .I4(g_2_reg_718_pp0_iter14_reg[4]),
        .O(\g_1_reg_4313[7]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h1DD1E22E)) 
    \g_1_reg_4313[7]_i_7 
       (.I0(add_ln504_2_reg_4302[16]),
        .I1(add_ln504_2_reg_4302[25]),
        .I2(trunc_ln504_1_reg_4308[3]),
        .I3(\g_1_reg_4313[7]_i_14_n_5 ),
        .I4(g_2_reg_718_pp0_iter14_reg[3]),
        .O(\g_1_reg_4313[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hD1D1D11D2E2E2EE2)) 
    \g_1_reg_4313[7]_i_8 
       (.I0(add_ln504_2_reg_4302[15]),
        .I1(add_ln504_2_reg_4302[25]),
        .I2(trunc_ln504_1_reg_4308[2]),
        .I3(trunc_ln504_1_reg_4308[1]),
        .I4(trunc_ln504_1_reg_4308[0]),
        .I5(g_2_reg_718_pp0_iter14_reg[2]),
        .O(\g_1_reg_4313[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hD11D2EE2)) 
    \g_1_reg_4313[7]_i_9 
       (.I0(add_ln504_2_reg_4302[14]),
        .I1(add_ln504_2_reg_4302[25]),
        .I2(trunc_ln504_1_reg_4308[1]),
        .I3(trunc_ln504_1_reg_4308[0]),
        .I4(g_2_reg_718_pp0_iter14_reg[1]),
        .O(\g_1_reg_4313[7]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \g_1_reg_4313[8]_i_1 
       (.I0(g_fu_3377_p2[8]),
        .I1(g_2_reg_718_pp0_iter14_reg[8]),
        .I2(icmp_ln439_reg_3824_pp0_iter14_reg),
        .O(\g_1_reg_4313[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \g_1_reg_4313[9]_i_1 
       (.I0(g_fu_3377_p2[9]),
        .I1(g_2_reg_718_pp0_iter14_reg[9]),
        .I2(icmp_ln439_reg_3824_pp0_iter14_reg),
        .O(\g_1_reg_4313[9]_i_1_n_5 ));
  FDRE \g_1_reg_4313_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_1_reg_4313[0]_i_1_n_5 ),
        .Q(g_1_reg_4313[0]),
        .R(1'b0));
  FDRE \g_1_reg_4313_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_1_reg_4313[1]_i_1_n_5 ),
        .Q(g_1_reg_4313[1]),
        .R(1'b0));
  FDRE \g_1_reg_4313_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_1_reg_4313[2]_i_1_n_5 ),
        .Q(g_1_reg_4313[2]),
        .R(1'b0));
  FDRE \g_1_reg_4313_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_1_reg_4313[3]_i_1_n_5 ),
        .Q(g_1_reg_4313[3]),
        .R(1'b0));
  FDRE \g_1_reg_4313_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_1_reg_4313[4]_i_1_n_5 ),
        .Q(g_1_reg_4313[4]),
        .R(1'b0));
  FDRE \g_1_reg_4313_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_1_reg_4313[5]_i_1_n_5 ),
        .Q(g_1_reg_4313[5]),
        .R(1'b0));
  FDRE \g_1_reg_4313_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_1_reg_4313[6]_i_1_n_5 ),
        .Q(g_1_reg_4313[6]),
        .R(1'b0));
  FDRE \g_1_reg_4313_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_1_reg_4313[7]_i_1_n_5 ),
        .Q(g_1_reg_4313[7]),
        .R(1'b0));
  CARRY8 \g_1_reg_4313_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\g_1_reg_4313_reg[7]_i_2_n_5 ,\g_1_reg_4313_reg[7]_i_2_n_6 ,\g_1_reg_4313_reg[7]_i_2_n_7 ,\g_1_reg_4313_reg[7]_i_2_n_8 ,\g_1_reg_4313_reg[7]_i_2_n_9 ,\g_1_reg_4313_reg[7]_i_2_n_10 ,\g_1_reg_4313_reg[7]_i_2_n_11 ,\g_1_reg_4313_reg[7]_i_2_n_12 }),
        .DI(g_2_reg_718_pp0_iter14_reg[7:0]),
        .O(g_fu_3377_p2[7:0]),
        .S({\g_1_reg_4313[7]_i_3_n_5 ,\g_1_reg_4313[7]_i_4_n_5 ,\g_1_reg_4313[7]_i_5_n_5 ,\g_1_reg_4313[7]_i_6_n_5 ,\g_1_reg_4313[7]_i_7_n_5 ,\g_1_reg_4313[7]_i_8_n_5 ,\g_1_reg_4313[7]_i_9_n_5 ,\g_1_reg_4313[7]_i_10_n_5 }));
  FDRE \g_1_reg_4313_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_1_reg_4313[8]_i_1_n_5 ),
        .Q(g_1_reg_4313[8]),
        .R(1'b0));
  FDRE \g_1_reg_4313_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_1_reg_4313[9]_i_1_n_5 ),
        .Q(g_1_reg_4313[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h4)) 
    \g_2_reg_718[9]_i_1 
       (.I0(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(frp_pipeline_valid_U_valid_out[2]),
        .O(empty_147_reg_650));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg[0]_srl11 " *) 
  SRL16E \g_2_reg_718_pp0_iter13_reg_reg[0]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_2_reg_718__0[0]),
        .Q(\g_2_reg_718_pp0_iter13_reg_reg[0]_srl11_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg[1]_srl11 " *) 
  SRL16E \g_2_reg_718_pp0_iter13_reg_reg[1]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_2_reg_718__0[1]),
        .Q(\g_2_reg_718_pp0_iter13_reg_reg[1]_srl11_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg[2]_srl11 " *) 
  SRL16E \g_2_reg_718_pp0_iter13_reg_reg[2]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_2_reg_718__0[2]),
        .Q(\g_2_reg_718_pp0_iter13_reg_reg[2]_srl11_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg[3]_srl11 " *) 
  SRL16E \g_2_reg_718_pp0_iter13_reg_reg[3]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_2_reg_718__0[3]),
        .Q(\g_2_reg_718_pp0_iter13_reg_reg[3]_srl11_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg[4]_srl11 " *) 
  SRL16E \g_2_reg_718_pp0_iter13_reg_reg[4]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_2_reg_718__0[4]),
        .Q(\g_2_reg_718_pp0_iter13_reg_reg[4]_srl11_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg[5]_srl11 " *) 
  SRL16E \g_2_reg_718_pp0_iter13_reg_reg[5]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_2_reg_718__0[5]),
        .Q(\g_2_reg_718_pp0_iter13_reg_reg[5]_srl11_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg[6]_srl11 " *) 
  SRL16E \g_2_reg_718_pp0_iter13_reg_reg[6]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_2_reg_718__0[6]),
        .Q(\g_2_reg_718_pp0_iter13_reg_reg[6]_srl11_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg[7]_srl11 " *) 
  SRL16E \g_2_reg_718_pp0_iter13_reg_reg[7]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_2_reg_718__0[7]),
        .Q(\g_2_reg_718_pp0_iter13_reg_reg[7]_srl11_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg[8]_srl11 " *) 
  SRL16E \g_2_reg_718_pp0_iter13_reg_reg[8]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_2_reg_718__0[8]),
        .Q(\g_2_reg_718_pp0_iter13_reg_reg[8]_srl11_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_718_pp0_iter13_reg_reg[9]_srl11 " *) 
  SRL16E \g_2_reg_718_pp0_iter13_reg_reg[9]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(g_2_reg_718__0[9]),
        .Q(\g_2_reg_718_pp0_iter13_reg_reg[9]_srl11_n_5 ));
  FDRE \g_2_reg_718_pp0_iter14_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_2_reg_718_pp0_iter13_reg_reg[0]_srl11_n_5 ),
        .Q(g_2_reg_718_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter14_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_2_reg_718_pp0_iter13_reg_reg[1]_srl11_n_5 ),
        .Q(g_2_reg_718_pp0_iter14_reg[1]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter14_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_2_reg_718_pp0_iter13_reg_reg[2]_srl11_n_5 ),
        .Q(g_2_reg_718_pp0_iter14_reg[2]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter14_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_2_reg_718_pp0_iter13_reg_reg[3]_srl11_n_5 ),
        .Q(g_2_reg_718_pp0_iter14_reg[3]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter14_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_2_reg_718_pp0_iter13_reg_reg[4]_srl11_n_5 ),
        .Q(g_2_reg_718_pp0_iter14_reg[4]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter14_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_2_reg_718_pp0_iter13_reg_reg[5]_srl11_n_5 ),
        .Q(g_2_reg_718_pp0_iter14_reg[5]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter14_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_2_reg_718_pp0_iter13_reg_reg[6]_srl11_n_5 ),
        .Q(g_2_reg_718_pp0_iter14_reg[6]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter14_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_2_reg_718_pp0_iter13_reg_reg[7]_srl11_n_5 ),
        .Q(g_2_reg_718_pp0_iter14_reg[7]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter14_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_2_reg_718_pp0_iter13_reg_reg[8]_srl11_n_5 ),
        .Q(g_2_reg_718_pp0_iter14_reg[8]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter14_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\g_2_reg_718_pp0_iter13_reg_reg[9]_srl11_n_5 ),
        .Q(g_2_reg_718_pp0_iter14_reg[9]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_reg_718_pp0_iter14_reg[0]),
        .Q(g_2_reg_718_pp0_iter15_reg[0]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter15_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_reg_718_pp0_iter14_reg[1]),
        .Q(g_2_reg_718_pp0_iter15_reg[1]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter15_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_reg_718_pp0_iter14_reg[2]),
        .Q(g_2_reg_718_pp0_iter15_reg[2]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter15_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_reg_718_pp0_iter14_reg[3]),
        .Q(g_2_reg_718_pp0_iter15_reg[3]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter15_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_reg_718_pp0_iter14_reg[4]),
        .Q(g_2_reg_718_pp0_iter15_reg[4]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter15_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_reg_718_pp0_iter14_reg[5]),
        .Q(g_2_reg_718_pp0_iter15_reg[5]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter15_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_reg_718_pp0_iter14_reg[6]),
        .Q(g_2_reg_718_pp0_iter15_reg[6]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter15_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_reg_718_pp0_iter14_reg[7]),
        .Q(g_2_reg_718_pp0_iter15_reg[7]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter15_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_reg_718_pp0_iter14_reg[8]),
        .Q(g_2_reg_718_pp0_iter15_reg[8]),
        .R(1'b0));
  FDRE \g_2_reg_718_pp0_iter15_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(g_2_reg_718_pp0_iter14_reg[9]),
        .Q(g_2_reg_718_pp0_iter15_reg[9]),
        .R(1'b0));
  FDRE \g_2_reg_718_reg[0] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_45),
        .Q(g_2_reg_718__0[0]),
        .R(1'b0));
  FDRE \g_2_reg_718_reg[1] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_44),
        .Q(g_2_reg_718__0[1]),
        .R(1'b0));
  FDRE \g_2_reg_718_reg[2] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_43),
        .Q(g_2_reg_718__0[2]),
        .R(1'b0));
  FDRE \g_2_reg_718_reg[3] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_42),
        .Q(g_2_reg_718__0[3]),
        .R(1'b0));
  FDRE \g_2_reg_718_reg[4] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_41),
        .Q(g_2_reg_718__0[4]),
        .R(1'b0));
  FDRE \g_2_reg_718_reg[5] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_40),
        .Q(g_2_reg_718__0[5]),
        .R(1'b0));
  FDRE \g_2_reg_718_reg[6] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_39),
        .Q(g_2_reg_718__0[6]),
        .R(1'b0));
  FDRE \g_2_reg_718_reg[7] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_38),
        .Q(g_2_reg_718__0[7]),
        .R(1'b0));
  FDRE \g_2_reg_718_reg[8] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_37),
        .Q(g_2_reg_718__0[8]),
        .R(1'b0));
  FDRE \g_2_reg_718_reg[9] 
       (.C(ap_clk),
        .CE(empty_147_reg_650),
        .D(linebuf_yuv_1_U_n_36),
        .Q(g_2_reg_718__0[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln318_reg_3768_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln318_reg_3768_pp0_iter13_reg_reg[0]_srl12 " *) 
  SRL16E \icmp_ln318_reg_3768_pp0_iter13_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(\icmp_ln318_reg_3768_pp0_iter13_reg_reg[0]_srl12_n_5 ));
  FDRE \icmp_ln318_reg_3768_pp0_iter14_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln318_reg_3768_pp0_iter13_reg_reg[0]_srl12_n_5 ),
        .Q(icmp_ln318_reg_3768_pp0_iter14_reg),
        .R(1'b0));
  FDRE \icmp_ln318_reg_3768_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln318_reg_3768_reg_n_5_[0] ),
        .Q(\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln318_reg_3768_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln318_fu_953_p2),
        .Q(\icmp_ln318_reg_3768_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln328_reg_3772_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln328_reg_3772),
        .Q(icmp_ln328_reg_3772_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln328_reg_3772_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln328_fu_983_p2),
        .Q(icmp_ln328_reg_3772),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln439_reg_3824_pp0_iter13_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln439_fu_1005_p2),
        .Q(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_n_5 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2 
       (.I0(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_3_n_5 ),
        .I1(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [2]),
        .I2(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [1]),
        .I3(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [4]),
        .I4(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [3]),
        .I5(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_4_n_5 ),
        .O(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_3 
       (.I0(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [8]),
        .I1(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [7]),
        .I2(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [6]),
        .I3(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [5]),
        .O(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_4 
       (.I0(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [9]),
        .I1(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [10]),
        .I2(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [11]),
        .I3(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [12]),
        .I4(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [14]),
        .I5(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_2_0 [13]),
        .O(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_4_n_5 ));
  FDRE \icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_n_5 ),
        .Q(icmp_ln439_reg_3824_pp0_iter14_reg),
        .R(1'b0));
  FDRE \icmp_ln439_reg_3824_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln439_reg_3824_pp0_iter14_reg),
        .Q(icmp_ln439_reg_3824_pp0_iter15_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \icmp_ln510_reg_4324[0]_i_1 
       (.I0(\icmp_ln510_reg_4324[0]_i_2_n_5 ),
        .I1(\icmp_ln510_reg_4324_reg[0]_i_3_n_5 ),
        .I2(icmp_ln439_reg_3824_pp0_iter14_reg),
        .O(\icmp_ln510_reg_4324[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h1DD1E22E)) 
    \icmp_ln510_reg_4324[0]_i_10 
       (.I0(add_ln504_2_reg_4302[21]),
        .I1(add_ln504_2_reg_4302[25]),
        .I2(trunc_ln504_1_reg_4308[8]),
        .I3(\icmp_ln510_reg_4324[0]_i_14_n_5 ),
        .I4(g_2_reg_718_pp0_iter14_reg[8]),
        .O(\icmp_ln510_reg_4324[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \icmp_ln510_reg_4324[0]_i_11 
       (.I0(trunc_ln504_1_reg_4308[9]),
        .I1(trunc_ln504_1_reg_4308[7]),
        .I2(\g_1_reg_4313[7]_i_11_n_5 ),
        .I3(trunc_ln504_1_reg_4308[6]),
        .I4(trunc_ln504_1_reg_4308[8]),
        .I5(trunc_ln504_1_reg_4308[10]),
        .O(\icmp_ln510_reg_4324[0]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \icmp_ln510_reg_4324[0]_i_12 
       (.I0(trunc_ln504_1_reg_4308[8]),
        .I1(trunc_ln504_1_reg_4308[6]),
        .I2(\g_1_reg_4313[7]_i_11_n_5 ),
        .I3(trunc_ln504_1_reg_4308[7]),
        .I4(trunc_ln504_1_reg_4308[9]),
        .O(\icmp_ln510_reg_4324[0]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln510_reg_4324[0]_i_13 
       (.I0(trunc_ln504_1_reg_4308[7]),
        .I1(\g_1_reg_4313[7]_i_11_n_5 ),
        .I2(trunc_ln504_1_reg_4308[6]),
        .I3(trunc_ln504_1_reg_4308[8]),
        .O(\icmp_ln510_reg_4324[0]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln510_reg_4324[0]_i_14 
       (.I0(trunc_ln504_1_reg_4308[6]),
        .I1(\g_1_reg_4313[7]_i_11_n_5 ),
        .I2(trunc_ln504_1_reg_4308[7]),
        .O(\icmp_ln510_reg_4324[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \icmp_ln510_reg_4324[0]_i_2 
       (.I0(g_fu_3377_p2[10]),
        .I1(g_fu_3377_p2[11]),
        .I2(g_fu_3377_p2[12]),
        .I3(g_fu_3377_p2[13]),
        .I4(g_fu_3377_p2[14]),
        .I5(icmp_ln439_reg_3824_pp0_iter14_reg),
        .O(\icmp_ln510_reg_4324[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \icmp_ln510_reg_4324[0]_i_4 
       (.I0(add_ln504_2_reg_4302[25]),
        .I1(trunc_ln504_1_reg_4308[12]),
        .I2(trunc_ln504_1_reg_4308[11]),
        .I3(\icmp_ln510_reg_4324[0]_i_11_n_5 ),
        .O(sext_ln504_7_fu_3373_p1[14]));
  LUT4 #(
    .INIT(16'h2202)) 
    \icmp_ln510_reg_4324[0]_i_5 
       (.I0(add_ln504_2_reg_4302[25]),
        .I1(trunc_ln504_1_reg_4308[12]),
        .I2(\icmp_ln510_reg_4324[0]_i_11_n_5 ),
        .I3(trunc_ln504_1_reg_4308[11]),
        .O(\icmp_ln510_reg_4324[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2282)) 
    \icmp_ln510_reg_4324[0]_i_6 
       (.I0(add_ln504_2_reg_4302[25]),
        .I1(trunc_ln504_1_reg_4308[12]),
        .I2(\icmp_ln510_reg_4324[0]_i_11_n_5 ),
        .I3(trunc_ln504_1_reg_4308[11]),
        .O(sext_ln504_7_fu_3373_p1[12]));
  LUT4 #(
    .INIT(16'h9F90)) 
    \icmp_ln510_reg_4324[0]_i_7 
       (.I0(\icmp_ln510_reg_4324[0]_i_11_n_5 ),
        .I1(trunc_ln504_1_reg_4308[11]),
        .I2(add_ln504_2_reg_4302[25]),
        .I3(add_ln504_2_reg_4302[24]),
        .O(sext_ln504_7_fu_3373_p1[11]));
  LUT4 #(
    .INIT(16'h9F90)) 
    \icmp_ln510_reg_4324[0]_i_8 
       (.I0(\icmp_ln510_reg_4324[0]_i_12_n_5 ),
        .I1(trunc_ln504_1_reg_4308[10]),
        .I2(add_ln504_2_reg_4302[25]),
        .I3(add_ln504_2_reg_4302[23]),
        .O(sext_ln504_7_fu_3373_p1[10]));
  LUT5 #(
    .INIT(32'h1DD1E22E)) 
    \icmp_ln510_reg_4324[0]_i_9 
       (.I0(add_ln504_2_reg_4302[22]),
        .I1(add_ln504_2_reg_4302[25]),
        .I2(trunc_ln504_1_reg_4308[9]),
        .I3(\icmp_ln510_reg_4324[0]_i_13_n_5 ),
        .I4(g_2_reg_718_pp0_iter14_reg[9]),
        .O(\icmp_ln510_reg_4324[0]_i_9_n_5 ));
  FDRE \icmp_ln510_reg_4324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln510_reg_4324[0]_i_1_n_5 ),
        .Q(icmp_ln510_reg_4324),
        .R(1'b0));
  CARRY8 \icmp_ln510_reg_4324_reg[0]_i_3 
       (.CI(\g_1_reg_4313_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\icmp_ln510_reg_4324_reg[0]_i_3_n_5 ,\NLW_icmp_ln510_reg_4324_reg[0]_i_3_CO_UNCONNECTED [6],\icmp_ln510_reg_4324_reg[0]_i_3_n_7 ,\icmp_ln510_reg_4324_reg[0]_i_3_n_8 ,\icmp_ln510_reg_4324_reg[0]_i_3_n_9 ,\icmp_ln510_reg_4324_reg[0]_i_3_n_10 ,\icmp_ln510_reg_4324_reg[0]_i_3_n_11 ,\icmp_ln510_reg_4324_reg[0]_i_3_n_12 }),
        .DI({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,g_2_reg_718_pp0_iter14_reg[9:8]}),
        .O({\NLW_icmp_ln510_reg_4324_reg[0]_i_3_O_UNCONNECTED [7],g_fu_3377_p2[14:8]}),
        .S({1'b1,sext_ln504_7_fu_3373_p1[14],\icmp_ln510_reg_4324[0]_i_5_n_5 ,sext_ln504_7_fu_3373_p1[12:10],\icmp_ln510_reg_4324[0]_i_9_n_5 ,\icmp_ln510_reg_4324[0]_i_10_n_5 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W linebuf_yuv_1_U
       (.ADDRARDADDR(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg),
        .D({linebuf_yuv_1_U_n_16,linebuf_yuv_1_U_n_17,linebuf_yuv_1_U_n_18,linebuf_yuv_1_U_n_19,linebuf_yuv_1_U_n_20,linebuf_yuv_1_U_n_21,linebuf_yuv_1_U_n_22,linebuf_yuv_1_U_n_23,linebuf_yuv_1_U_n_24,linebuf_yuv_1_U_n_25}),
        .DINADIN(select_ln403_1_fu_1263_p3),
        .Q(empty_138_fu_280),
        .ap_clk(ap_clk),
        .ap_condition_3131(ap_condition_3131),
        .\ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] (\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .cmp147_reg_3800_pp0_iter1_reg(cmp147_reg_3800_pp0_iter1_reg),
        .cmp170_reg_674(cmp170_reg_674),
        .\empty_129_fu_244_reg[9] ({linebuf_yuv_1_U_n_46,linebuf_yuv_1_U_n_47,linebuf_yuv_1_U_n_48,linebuf_yuv_1_U_n_49,linebuf_yuv_1_U_n_50,linebuf_yuv_1_U_n_51,linebuf_yuv_1_U_n_52,linebuf_yuv_1_U_n_53,linebuf_yuv_1_U_n_54,linebuf_yuv_1_U_n_55}),
        .\empty_139_fu_284_reg[9] ({linebuf_yuv_1_U_n_56,linebuf_yuv_1_U_n_57,linebuf_yuv_1_U_n_58,linebuf_yuv_1_U_n_59,linebuf_yuv_1_U_n_60,linebuf_yuv_1_U_n_61,linebuf_yuv_1_U_n_62,linebuf_yuv_1_U_n_63,linebuf_yuv_1_U_n_64,linebuf_yuv_1_U_n_65}),
        .\empty_140_fu_288_reg[9] ({linebuf_yuv_1_U_n_36,linebuf_yuv_1_U_n_37,linebuf_yuv_1_U_n_38,linebuf_yuv_1_U_n_39,linebuf_yuv_1_U_n_40,linebuf_yuv_1_U_n_41,linebuf_yuv_1_U_n_42,linebuf_yuv_1_U_n_43,linebuf_yuv_1_U_n_44,linebuf_yuv_1_U_n_45}),
        .\empty_155_reg_708_reg[9] (empty_129_fu_244),
        .\empty_157_reg_728_reg[9] (empty_139_fu_284),
        .\g_2_reg_718_reg[9] (empty_140_fu_288),
        .icmp_ln328_reg_3772_pp0_iter1_reg(icmp_ln328_reg_3772_pp0_iter1_reg),
        .ram_reg_bram_0_0(linebuf_yuv_1_q1),
        .ram_reg_bram_0_1(linebuf_yuv_addr_reg_3776),
        .ram_reg_bram_0_2(LineBufVal_reg_3835),
        .ram_reg_bram_0_3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641),
        .valid_out(frp_pipeline_valid_U_valid_out[2:1]));
  FDRE \linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(linebuf_yuv_addr_reg_3776[0]),
        .Q(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(linebuf_yuv_addr_reg_3776[10]),
        .Q(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(linebuf_yuv_addr_reg_3776[1]),
        .Q(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(linebuf_yuv_addr_reg_3776[2]),
        .Q(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(linebuf_yuv_addr_reg_3776[3]),
        .Q(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(linebuf_yuv_addr_reg_3776[4]),
        .Q(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(linebuf_yuv_addr_reg_3776[5]),
        .Q(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(linebuf_yuv_addr_reg_3776[6]),
        .Q(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(linebuf_yuv_addr_reg_3776[7]),
        .Q(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(linebuf_yuv_addr_reg_3776[8]),
        .Q(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(linebuf_yuv_addr_reg_3776[9]),
        .Q(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(linebuf_yuv_addr_reg_3776[0]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(linebuf_yuv_addr_reg_3776[10]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(linebuf_yuv_addr_reg_3776[1]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(linebuf_yuv_addr_reg_3776[2]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(linebuf_yuv_addr_reg_3776[3]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(linebuf_yuv_addr_reg_3776[4]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(linebuf_yuv_addr_reg_3776[5]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(linebuf_yuv_addr_reg_3776[6]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(linebuf_yuv_addr_reg_3776[7]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(linebuf_yuv_addr_reg_3776[8]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3782_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(linebuf_yuv_addr_reg_3776[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14 linebuf_yuv_2_U
       (.ADDRARDADDR(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg),
        .D({linebuf_yuv_2_U_n_15,linebuf_yuv_2_U_n_16,linebuf_yuv_2_U_n_17,linebuf_yuv_2_U_n_18,linebuf_yuv_2_U_n_19,linebuf_yuv_2_U_n_20,linebuf_yuv_2_U_n_21,linebuf_yuv_2_U_n_22,linebuf_yuv_2_U_n_23,linebuf_yuv_2_U_n_24}),
        .DINADIN(select_ln403_1_fu_1263_p3),
        .Q(empty_135_fu_268),
        .ap_clk(ap_clk),
        .ap_condition_3131(ap_condition_3131),
        .\ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] (\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .cmp147_reg_3800_pp0_iter1_reg(cmp147_reg_3800_pp0_iter1_reg),
        .cmp170_reg_674(cmp170_reg_674),
        .\empty_137_fu_276_reg[9] ({linebuf_yuv_2_U_n_35,linebuf_yuv_2_U_n_36,linebuf_yuv_2_U_n_37,linebuf_yuv_2_U_n_38,linebuf_yuv_2_U_n_39,linebuf_yuv_2_U_n_40,linebuf_yuv_2_U_n_41,linebuf_yuv_2_U_n_42,linebuf_yuv_2_U_n_43,linebuf_yuv_2_U_n_44}),
        .\empty_159_reg_747_reg[9] (empty_137_fu_276),
        .icmp_ln328_reg_3772_pp0_iter1_reg(icmp_ln328_reg_3772_pp0_iter1_reg),
        .ram_reg_bram_0_0(linebuf_yuv_2_q1),
        .ram_reg_bram_0_1(select_ln403_2_fu_1271_p3),
        .ram_reg_bram_0_2(linebuf_yuv_addr_reg_3776),
        .ram_reg_bram_0_3(ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641),
        .valid_out(frp_pipeline_valid_U_valid_out[2:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15 linebuf_yuv_3_U
       (.ADDRARDADDR(linebuf_yuv_3_addr_reg_3794_pp0_iter1_reg),
        .D({linebuf_yuv_3_U_n_15,linebuf_yuv_3_U_n_16,linebuf_yuv_3_U_n_17,linebuf_yuv_3_U_n_18,linebuf_yuv_3_U_n_19,linebuf_yuv_3_U_n_20,linebuf_yuv_3_U_n_21,linebuf_yuv_3_U_n_22,linebuf_yuv_3_U_n_23,linebuf_yuv_3_U_n_24}),
        .DOUTBDOUT(linebuf_yuv_3_q1),
        .Q(empty_132_fu_256),
        .ap_clk(ap_clk),
        .ap_condition_3131(ap_condition_3131),
        .\ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] (\icmp_ln318_reg_3768_pp0_iter1_reg_reg_n_5_[0] ),
        .cmp147_reg_3800_pp0_iter1_reg(cmp147_reg_3800_pp0_iter1_reg),
        .\empty_127_fu_236_reg[9] ({linebuf_yuv_3_U_n_45,linebuf_yuv_3_U_n_46,linebuf_yuv_3_U_n_47,linebuf_yuv_3_U_n_48,linebuf_yuv_3_U_n_49,linebuf_yuv_3_U_n_50,linebuf_yuv_3_U_n_51,linebuf_yuv_3_U_n_52,linebuf_yuv_3_U_n_53,linebuf_yuv_3_U_n_54}),
        .\empty_133_fu_260_reg[9] ({linebuf_yuv_3_U_n_35,linebuf_yuv_3_U_n_36,linebuf_yuv_3_U_n_37,linebuf_yuv_3_U_n_38,linebuf_yuv_3_U_n_39,linebuf_yuv_3_U_n_40,linebuf_yuv_3_U_n_41,linebuf_yuv_3_U_n_42,linebuf_yuv_3_U_n_43,linebuf_yuv_3_U_n_44}),
        .\empty_134_fu_264_reg[9] ({linebuf_yuv_3_U_n_25,linebuf_yuv_3_U_n_26,linebuf_yuv_3_U_n_27,linebuf_yuv_3_U_n_28,linebuf_yuv_3_U_n_29,linebuf_yuv_3_U_n_30,linebuf_yuv_3_U_n_31,linebuf_yuv_3_U_n_32,linebuf_yuv_3_U_n_33,linebuf_yuv_3_U_n_34}),
        .\empty_162_reg_766_reg[9] (empty_127_fu_236),
        .\empty_163_reg_776_reg[9] (empty_134_fu_264),
        .\empty_165_reg_786_reg[9] (empty_133_fu_260),
        .icmp_ln328_reg_3772_pp0_iter1_reg(icmp_ln328_reg_3772_pp0_iter1_reg),
        .ram_reg_bram_0_0(linebuf_yuv_addr_reg_3776),
        .ram_reg_bram_0_1(select_ln403_2_fu_1271_p3),
        .valid_out(frp_pipeline_valid_U_valid_out[2:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_16 linebuf_yuv_U
       (.ADDRBWRADDR({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}),
        .D(linebuf_yuv_q1),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] (\icmp_ln318_reg_3768_reg_n_5_[0] ),
        .cmp84_reg_669(cmp84_reg_669),
        .icmp_ln328_reg_3772(icmp_ln328_reg_3772),
        .out(out),
        .ram_reg_bram_0_0({linebuf_yuv_U_n_15,linebuf_yuv_U_n_16,linebuf_yuv_U_n_17,linebuf_yuv_U_n_18,linebuf_yuv_U_n_19,linebuf_yuv_U_n_20,linebuf_yuv_U_n_21,linebuf_yuv_U_n_22,linebuf_yuv_U_n_23,linebuf_yuv_U_n_24}),
        .ram_reg_bram_0_1(linebuf_yuv_addr_reg_3776),
        .valid_out(frp_pipeline_valid_U_valid_out[1:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    lshr_ln501_1_reg_4247_reg
       (.A({q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_lshr_ln501_1_reg_4247_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w_3_reg_4208}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_lshr_ln501_1_reg_4247_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_lshr_ln501_1_reg_4247_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_lshr_ln501_1_reg_4247_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_lshr_ln501_1_reg_4247_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_lshr_ln501_1_reg_4247_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_lshr_ln501_1_reg_4247_reg_P_UNCONNECTED[47:18],lshr_ln501_1_reg_4247_reg__0,lshr_ln501_1_reg_4247_reg_n_103,lshr_ln501_1_reg_4247_reg_n_104,lshr_ln501_1_reg_4247_reg_n_105,lshr_ln501_1_reg_4247_reg_n_106,lshr_ln501_1_reg_4247_reg_n_107,lshr_ln501_1_reg_4247_reg_n_108,lshr_ln501_1_reg_4247_reg_n_109,lshr_ln501_1_reg_4247_reg_n_110}),
        .PATTERNBDETECT(NLW_lshr_ln501_1_reg_4247_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_lshr_ln501_1_reg_4247_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_lshr_ln501_1_reg_4247_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_lshr_ln501_1_reg_4247_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_lshr_ln501_1_reg_4247_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    lshr_ln501_2_reg_4252_reg
       (.A({q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_lshr_ln501_2_reg_4252_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w_5_reg_4213}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_lshr_ln501_2_reg_4252_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_lshr_ln501_2_reg_4252_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_lshr_ln501_2_reg_4252_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_lshr_ln501_2_reg_4252_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_lshr_ln501_2_reg_4252_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_lshr_ln501_2_reg_4252_reg_P_UNCONNECTED[47:18],lshr_ln501_2_reg_4252_reg__0,lshr_ln501_2_reg_4252_reg_n_103,lshr_ln501_2_reg_4252_reg_n_104,lshr_ln501_2_reg_4252_reg_n_105,lshr_ln501_2_reg_4252_reg_n_106,lshr_ln501_2_reg_4252_reg_n_107,lshr_ln501_2_reg_4252_reg_n_108,lshr_ln501_2_reg_4252_reg_n_109,lshr_ln501_2_reg_4252_reg_n_110}),
        .PATTERNBDETECT(NLW_lshr_ln501_2_reg_4252_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_lshr_ln501_2_reg_4252_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_lshr_ln501_2_reg_4252_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_lshr_ln501_2_reg_4252_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_lshr_ln501_2_reg_4252_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    lshr_ln501_3_reg_4257_reg
       (.A({q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_lshr_ln501_3_reg_4257_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w_7_reg_4218}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_lshr_ln501_3_reg_4257_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_lshr_ln501_3_reg_4257_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_lshr_ln501_3_reg_4257_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_lshr_ln501_3_reg_4257_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_lshr_ln501_3_reg_4257_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_lshr_ln501_3_reg_4257_reg_P_UNCONNECTED[47:18],lshr_ln501_3_reg_4257_reg__0,lshr_ln501_3_reg_4257_reg_n_103,lshr_ln501_3_reg_4257_reg_n_104,lshr_ln501_3_reg_4257_reg_n_105,lshr_ln501_3_reg_4257_reg_n_106,lshr_ln501_3_reg_4257_reg_n_107,lshr_ln501_3_reg_4257_reg_n_108,lshr_ln501_3_reg_4257_reg_n_109,lshr_ln501_3_reg_4257_reg_n_110}),
        .PATTERNBDETECT(NLW_lshr_ln501_3_reg_4257_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_lshr_ln501_3_reg_4257_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_lshr_ln501_3_reg_4257_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_lshr_ln501_3_reg_4257_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_lshr_ln501_3_reg_4257_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    lshr_ln_reg_4242_reg
       (.A({q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg[17],q0_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_lshr_ln_reg_4242_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,w_8_reg_4202}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_lshr_ln_reg_4242_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_lshr_ln_reg_4242_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_lshr_ln_reg_4242_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_lshr_ln_reg_4242_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_lshr_ln_reg_4242_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_lshr_ln_reg_4242_reg_P_UNCONNECTED[47:18],lshr_ln_reg_4242_reg__0,lshr_ln_reg_4242_reg_n_103,lshr_ln_reg_4242_reg_n_104,lshr_ln_reg_4242_reg_n_105,lshr_ln_reg_4242_reg_n_106,lshr_ln_reg_4242_reg_n_107,lshr_ln_reg_4242_reg_n_108,lshr_ln_reg_4242_reg_n_109,lshr_ln_reg_4242_reg_n_110}),
        .PATTERNBDETECT(NLW_lshr_ln_reg_4242_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_lshr_ln_reg_4242_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_lshr_ln_reg_4242_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_lshr_ln_reg_4242_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_lshr_ln_reg_4242_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h7F80808080808080)) 
    \mOutPtr[2]_i_1__0 
       (.I0(Q[1]),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write),
        .I2(imgG_full_n),
        .I3(\mOutPtr_reg[2] ),
        .I4(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read),
        .I5(imgG_empty_n),
        .O(\ap_CS_fsm_reg[3] ));
  LUT4 #(
    .INIT(16'hAA6A)) 
    \mOutPtr[2]_i_1__3 
       (.I0(push_0),
        .I1(imgBayer_empty_n),
        .I2(Q[1]),
        .I3(\genblk1[0].v2_reg[0] ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mOutPtr[2]_i_3__1 
       (.I0(frp_pipeline_valid_U_valid_out[1]),
        .I1(cmp84_reg_669),
        .I2(icmp_ln328_reg_3772),
        .I3(\icmp_ln318_reg_3768_reg_n_5_[0] ),
        .I4(Q[1]),
        .I5(imgBayer_empty_n),
        .O(\genblk1[0].v2_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 mac_muladd_14s_10ns_24s_25_4_1_U61
       (.B(ave_3_reg_4105_pp0_iter9_reg),
        .D(add_ln504_2_fu_3302_p2),
        .DSP_ALU_INST({mul_ln504_2_reg_4287_reg_n_87,mul_ln504_2_reg_4287_reg_n_88,mul_ln504_2_reg_4287_reg_n_89,mul_ln504_2_reg_4287_reg_n_90,mul_ln504_2_reg_4287_reg_n_91,mul_ln504_2_reg_4287_reg_n_92,mul_ln504_2_reg_4287_reg_n_93,mul_ln504_2_reg_4287_reg_n_94,mul_ln504_2_reg_4287_reg_n_95,mul_ln504_2_reg_4287_reg_n_96,mul_ln504_2_reg_4287_reg_n_97,mul_ln504_2_reg_4287_reg_n_98,mul_ln504_2_reg_4287_reg_n_99,mul_ln504_2_reg_4287_reg_n_100,mul_ln504_2_reg_4287_reg_n_101,mul_ln504_2_reg_4287_reg_n_102,mul_ln504_2_reg_4287_reg_n_103,mul_ln504_2_reg_4287_reg_n_104,mul_ln504_2_reg_4287_reg_n_105,mul_ln504_2_reg_4287_reg_n_106,mul_ln504_2_reg_4287_reg_n_107,mul_ln504_2_reg_4287_reg_n_108,mul_ln504_2_reg_4287_reg_n_109,mul_ln504_2_reg_4287_reg_n_110}),
        .O485(p_0_in),
        .P(lshr_ln501_3_reg_4257_reg__0),
        .\add_ln504_2_reg_4302_reg[24] ({mac_muladd_14s_10ns_24s_25_4_1_U62_n_5,mac_muladd_14s_10ns_24s_25_4_1_U62_n_6,mac_muladd_14s_10ns_24s_25_4_1_U62_n_7,mac_muladd_14s_10ns_24s_25_4_1_U62_n_8,mac_muladd_14s_10ns_24s_25_4_1_U62_n_9,mac_muladd_14s_10ns_24s_25_4_1_U62_n_10,mac_muladd_14s_10ns_24s_25_4_1_U62_n_11,mac_muladd_14s_10ns_24s_25_4_1_U62_n_12,mac_muladd_14s_10ns_24s_25_4_1_U62_n_13,mac_muladd_14s_10ns_24s_25_4_1_U62_n_14,mac_muladd_14s_10ns_24s_25_4_1_U62_n_15,mac_muladd_14s_10ns_24s_25_4_1_U62_n_16,mac_muladd_14s_10ns_24s_25_4_1_U62_n_17,mac_muladd_14s_10ns_24s_25_4_1_U62_n_18,mac_muladd_14s_10ns_24s_25_4_1_U62_n_19,mac_muladd_14s_10ns_24s_25_4_1_U62_n_20,mac_muladd_14s_10ns_24s_25_4_1_U62_n_21,mac_muladd_14s_10ns_24s_25_4_1_U62_n_22,mac_muladd_14s_10ns_24s_25_4_1_U62_n_23,mac_muladd_14s_10ns_24s_25_4_1_U62_n_24,mac_muladd_14s_10ns_24s_25_4_1_U62_n_25,mac_muladd_14s_10ns_24s_25_4_1_U62_n_26,mac_muladd_14s_10ns_24s_25_4_1_U62_n_27,mac_muladd_14s_10ns_24s_25_4_1_U62_n_28,mac_muladd_14s_10ns_24s_25_4_1_U62_n_29}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_17 mac_muladd_14s_10ns_24s_25_4_1_U62
       (.B(ave_reg_4090_pp0_iter9_reg),
        .DSP_ALU_INST(lshr_ln_reg_4242_reg__0),
        .DSP_ALU_INST_0({mul_ln504_1_reg_4282_reg_n_87,mul_ln504_1_reg_4282_reg_n_88,mul_ln504_1_reg_4282_reg_n_89,mul_ln504_1_reg_4282_reg_n_90,mul_ln504_1_reg_4282_reg_n_91,mul_ln504_1_reg_4282_reg_n_92,mul_ln504_1_reg_4282_reg_n_93,mul_ln504_1_reg_4282_reg_n_94,mul_ln504_1_reg_4282_reg_n_95,mul_ln504_1_reg_4282_reg_n_96,mul_ln504_1_reg_4282_reg_n_97,mul_ln504_1_reg_4282_reg_n_98,mul_ln504_1_reg_4282_reg_n_99,mul_ln504_1_reg_4282_reg_n_100,mul_ln504_1_reg_4282_reg_n_101,mul_ln504_1_reg_4282_reg_n_102,mul_ln504_1_reg_4282_reg_n_103,mul_ln504_1_reg_4282_reg_n_104,mul_ln504_1_reg_4282_reg_n_105,mul_ln504_1_reg_4282_reg_n_106,mul_ln504_1_reg_4282_reg_n_107,mul_ln504_1_reg_4282_reg_n_108,mul_ln504_1_reg_4282_reg_n_109,mul_ln504_1_reg_4282_reg_n_110}),
        .P({mac_muladd_14s_10ns_24s_25_4_1_U62_n_5,mac_muladd_14s_10ns_24s_25_4_1_U62_n_6,mac_muladd_14s_10ns_24s_25_4_1_U62_n_7,mac_muladd_14s_10ns_24s_25_4_1_U62_n_8,mac_muladd_14s_10ns_24s_25_4_1_U62_n_9,mac_muladd_14s_10ns_24s_25_4_1_U62_n_10,mac_muladd_14s_10ns_24s_25_4_1_U62_n_11,mac_muladd_14s_10ns_24s_25_4_1_U62_n_12,mac_muladd_14s_10ns_24s_25_4_1_U62_n_13,mac_muladd_14s_10ns_24s_25_4_1_U62_n_14,mac_muladd_14s_10ns_24s_25_4_1_U62_n_15,mac_muladd_14s_10ns_24s_25_4_1_U62_n_16,mac_muladd_14s_10ns_24s_25_4_1_U62_n_17,mac_muladd_14s_10ns_24s_25_4_1_U62_n_18,mac_muladd_14s_10ns_24s_25_4_1_U62_n_19,mac_muladd_14s_10ns_24s_25_4_1_U62_n_20,mac_muladd_14s_10ns_24s_25_4_1_U62_n_21,mac_muladd_14s_10ns_24s_25_4_1_U62_n_22,mac_muladd_14s_10ns_24s_25_4_1_U62_n_23,mac_muladd_14s_10ns_24s_25_4_1_U62_n_24,mac_muladd_14s_10ns_24s_25_4_1_U62_n_25,mac_muladd_14s_10ns_24s_25_4_1_U62_n_26,mac_muladd_14s_10ns_24s_25_4_1_U62_n_27,mac_muladd_14s_10ns_24s_25_4_1_U62_n_28,mac_muladd_14s_10ns_24s_25_4_1_U62_n_29}),
        .ap_clk(ap_clk));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \mean_1_reg_4118[0]_i_1 
       (.I0(ave_1_fu_2057_p2[0]),
        .I1(ave_1_fu_2057_p2[1]),
        .I2(ave_1_fu_2057_p2[13]),
        .I3(ave_1_fu_2057_p2[2]),
        .O(mean_1_fu_2188_p3[0]));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \mean_1_reg_4118[10]_i_1 
       (.I0(\mean_1_reg_4118[12]_i_3_n_5 ),
        .I1(ave_1_fu_2057_p2[10]),
        .I2(\mean_1_reg_4118[12]_i_2_n_5 ),
        .I3(ave_1_fu_2057_p2[11]),
        .I4(ave_1_fu_2057_p2[13]),
        .I5(ave_1_fu_2057_p2[12]),
        .O(mean_1_fu_2188_p3[10]));
  LUT6 #(
    .INIT(64'hF7FF0000FFEF0000)) 
    \mean_1_reg_4118[11]_i_1 
       (.I0(ave_1_fu_2057_p2[12]),
        .I1(ave_1_fu_2057_p2[10]),
        .I2(\mean_1_reg_4118[12]_i_2_n_5 ),
        .I3(ave_1_fu_2057_p2[11]),
        .I4(ave_1_fu_2057_p2[13]),
        .I5(\mean_1_reg_4118[12]_i_3_n_5 ),
        .O(mean_1_fu_2188_p3[11]));
  LUT6 #(
    .INIT(64'hF7EF0000FFEF0000)) 
    \mean_1_reg_4118[12]_i_1 
       (.I0(ave_1_fu_2057_p2[12]),
        .I1(ave_1_fu_2057_p2[10]),
        .I2(\mean_1_reg_4118[12]_i_2_n_5 ),
        .I3(ave_1_fu_2057_p2[11]),
        .I4(ave_1_fu_2057_p2[13]),
        .I5(\mean_1_reg_4118[12]_i_3_n_5 ),
        .O(\mean_1_reg_4118[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \mean_1_reg_4118[12]_i_2 
       (.I0(ave_1_fu_2057_p2[8]),
        .I1(ave_1_fu_2057_p2[6]),
        .I2(\mean_1_reg_4118[6]_i_3_n_5 ),
        .I3(ave_1_fu_2057_p2[7]),
        .I4(ave_1_fu_2057_p2[9]),
        .O(\mean_1_reg_4118[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0080000000001000)) 
    \mean_1_reg_4118[12]_i_3 
       (.I0(ave_1_fu_2057_p2[9]),
        .I1(ave_1_fu_2057_p2[7]),
        .I2(\mean_1_reg_4118[6]_i_2_n_5 ),
        .I3(\mean_1_reg_4118[6]_i_3_n_5 ),
        .I4(ave_1_fu_2057_p2[6]),
        .I5(ave_1_fu_2057_p2[8]),
        .O(\mean_1_reg_4118[12]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h1FFFE000)) 
    \mean_1_reg_4118[1]_i_1 
       (.I0(ave_1_fu_2057_p2[1]),
        .I1(ave_1_fu_2057_p2[0]),
        .I2(ave_1_fu_2057_p2[2]),
        .I3(ave_1_fu_2057_p2[13]),
        .I4(ave_1_fu_2057_p2[3]),
        .O(mean_1_fu_2188_p3[1]));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \mean_1_reg_4118[2]_i_1 
       (.I0(ave_1_fu_2057_p2[2]),
        .I1(ave_1_fu_2057_p2[0]),
        .I2(ave_1_fu_2057_p2[1]),
        .I3(ave_1_fu_2057_p2[3]),
        .I4(ave_1_fu_2057_p2[13]),
        .I5(ave_1_fu_2057_p2[4]),
        .O(mean_1_fu_2188_p3[2]));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \mean_1_reg_4118[3]_i_1 
       (.I0(ave_1_fu_2057_p2[3]),
        .I1(\mean_1_reg_4118[3]_i_2_n_5 ),
        .I2(ave_1_fu_2057_p2[2]),
        .I3(ave_1_fu_2057_p2[4]),
        .I4(ave_1_fu_2057_p2[13]),
        .I5(ave_1_fu_2057_p2[5]),
        .O(mean_1_fu_2188_p3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \mean_1_reg_4118[3]_i_2 
       (.I0(ave_1_fu_2057_p2[0]),
        .I1(ave_1_fu_2057_p2[1]),
        .O(\mean_1_reg_4118[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \mean_1_reg_4118[4]_i_1 
       (.I0(\mean_1_reg_4118[6]_i_2_n_5 ),
        .I1(\mean_1_reg_4118[6]_i_3_n_5 ),
        .I2(ave_1_fu_2057_p2[13]),
        .I3(ave_1_fu_2057_p2[6]),
        .O(mean_1_fu_2188_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hDBFF2400)) 
    \mean_1_reg_4118[5]_i_1 
       (.I0(\mean_1_reg_4118[6]_i_2_n_5 ),
        .I1(\mean_1_reg_4118[6]_i_3_n_5 ),
        .I2(ave_1_fu_2057_p2[6]),
        .I3(ave_1_fu_2057_p2[13]),
        .I4(ave_1_fu_2057_p2[7]),
        .O(mean_1_fu_2188_p3[5]));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \mean_1_reg_4118[6]_i_1 
       (.I0(\mean_1_reg_4118[6]_i_2_n_5 ),
        .I1(ave_1_fu_2057_p2[6]),
        .I2(\mean_1_reg_4118[6]_i_3_n_5 ),
        .I3(ave_1_fu_2057_p2[7]),
        .I4(ave_1_fu_2057_p2[13]),
        .I5(ave_1_fu_2057_p2[8]),
        .O(mean_1_fu_2188_p3[6]));
  LUT6 #(
    .INIT(64'h8080800000000001)) 
    \mean_1_reg_4118[6]_i_2 
       (.I0(ave_1_fu_2057_p2[5]),
        .I1(ave_1_fu_2057_p2[3]),
        .I2(ave_1_fu_2057_p2[2]),
        .I3(ave_1_fu_2057_p2[0]),
        .I4(ave_1_fu_2057_p2[1]),
        .I5(ave_1_fu_2057_p2[4]),
        .O(\mean_1_reg_4118[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mean_1_reg_4118[6]_i_3 
       (.I0(ave_1_fu_2057_p2[4]),
        .I1(ave_1_fu_2057_p2[2]),
        .I2(ave_1_fu_2057_p2[0]),
        .I3(ave_1_fu_2057_p2[1]),
        .I4(ave_1_fu_2057_p2[3]),
        .I5(ave_1_fu_2057_p2[5]),
        .O(\mean_1_reg_4118[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \mean_1_reg_4118[7]_i_1 
       (.I0(\mean_1_reg_4118[7]_i_2_n_5 ),
        .I1(ave_1_fu_2057_p2[7]),
        .I2(\mean_1_reg_4118[7]_i_3_n_5 ),
        .I3(ave_1_fu_2057_p2[8]),
        .I4(ave_1_fu_2057_p2[13]),
        .I5(ave_1_fu_2057_p2[9]),
        .O(mean_1_fu_2188_p3[7]));
  LUT6 #(
    .INIT(64'h0800000000000010)) 
    \mean_1_reg_4118[7]_i_2 
       (.I0(ave_1_fu_2057_p2[6]),
        .I1(ave_1_fu_2057_p2[4]),
        .I2(\mean_1_reg_4118[3]_i_2_n_5 ),
        .I3(ave_1_fu_2057_p2[2]),
        .I4(ave_1_fu_2057_p2[3]),
        .I5(ave_1_fu_2057_p2[5]),
        .O(\mean_1_reg_4118[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mean_1_reg_4118[7]_i_3 
       (.I0(\mean_1_reg_4118[6]_i_3_n_5 ),
        .I1(ave_1_fu_2057_p2[6]),
        .O(\mean_1_reg_4118[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \mean_1_reg_4118[8]_i_1 
       (.I0(\mean_1_reg_4118[12]_i_3_n_5 ),
        .I1(\mean_1_reg_4118[8]_i_2_n_5 ),
        .I2(ave_1_fu_2057_p2[13]),
        .I3(ave_1_fu_2057_p2[10]),
        .O(mean_1_fu_2188_p3[8]));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \mean_1_reg_4118[8]_i_2 
       (.I0(ave_1_fu_2057_p2[9]),
        .I1(ave_1_fu_2057_p2[7]),
        .I2(\mean_1_reg_4118[6]_i_3_n_5 ),
        .I3(ave_1_fu_2057_p2[6]),
        .I4(ave_1_fu_2057_p2[8]),
        .I5(ave_1_fu_2057_p2[10]),
        .O(\mean_1_reg_4118[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hDBFF2400)) 
    \mean_1_reg_4118[9]_i_1 
       (.I0(\mean_1_reg_4118[12]_i_3_n_5 ),
        .I1(\mean_1_reg_4118[12]_i_2_n_5 ),
        .I2(ave_1_fu_2057_p2[10]),
        .I3(ave_1_fu_2057_p2[13]),
        .I4(ave_1_fu_2057_p2[11]),
        .O(mean_1_fu_2188_p3[9]));
  FDRE \mean_1_reg_4118_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_1_fu_2188_p3[0]),
        .Q(mean_1_reg_4118[0]),
        .R(1'b0));
  FDRE \mean_1_reg_4118_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_1_fu_2188_p3[10]),
        .Q(mean_1_reg_4118[10]),
        .R(1'b0));
  FDRE \mean_1_reg_4118_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_1_fu_2188_p3[11]),
        .Q(mean_1_reg_4118[11]),
        .R(1'b0));
  FDRE \mean_1_reg_4118_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mean_1_reg_4118[12]_i_1_n_5 ),
        .Q(mean_1_reg_4118[12]),
        .R(1'b0));
  FDRE \mean_1_reg_4118_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_1_fu_2188_p3[1]),
        .Q(mean_1_reg_4118[1]),
        .R(1'b0));
  FDRE \mean_1_reg_4118_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_1_fu_2188_p3[2]),
        .Q(mean_1_reg_4118[2]),
        .R(1'b0));
  FDRE \mean_1_reg_4118_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_1_fu_2188_p3[3]),
        .Q(mean_1_reg_4118[3]),
        .R(1'b0));
  FDRE \mean_1_reg_4118_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_1_fu_2188_p3[4]),
        .Q(mean_1_reg_4118[4]),
        .R(1'b0));
  FDRE \mean_1_reg_4118_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_1_fu_2188_p3[5]),
        .Q(mean_1_reg_4118[5]),
        .R(1'b0));
  FDRE \mean_1_reg_4118_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_1_fu_2188_p3[6]),
        .Q(mean_1_reg_4118[6]),
        .R(1'b0));
  FDRE \mean_1_reg_4118_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_1_fu_2188_p3[7]),
        .Q(mean_1_reg_4118[7]),
        .R(1'b0));
  FDRE \mean_1_reg_4118_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_1_fu_2188_p3[8]),
        .Q(mean_1_reg_4118[8]),
        .R(1'b0));
  FDRE \mean_1_reg_4118_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_1_fu_2188_p3[9]),
        .Q(mean_1_reg_4118[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \mean_2_reg_4126[0]_i_1 
       (.I0(ave_2_fu_2066_p2[0]),
        .I1(ave_2_fu_2066_p2[1]),
        .I2(ave_2_fu_2066_p2[13]),
        .I3(ave_2_fu_2066_p2[2]),
        .O(mean_2_fu_2244_p3[0]));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \mean_2_reg_4126[10]_i_1 
       (.I0(\mean_2_reg_4126[12]_i_3_n_5 ),
        .I1(ave_2_fu_2066_p2[10]),
        .I2(\mean_2_reg_4126[12]_i_2_n_5 ),
        .I3(ave_2_fu_2066_p2[11]),
        .I4(ave_2_fu_2066_p2[13]),
        .I5(ave_2_fu_2066_p2[12]),
        .O(mean_2_fu_2244_p3[10]));
  LUT6 #(
    .INIT(64'hF7FF0000FFEF0000)) 
    \mean_2_reg_4126[11]_i_1 
       (.I0(ave_2_fu_2066_p2[12]),
        .I1(ave_2_fu_2066_p2[10]),
        .I2(\mean_2_reg_4126[12]_i_2_n_5 ),
        .I3(ave_2_fu_2066_p2[11]),
        .I4(ave_2_fu_2066_p2[13]),
        .I5(\mean_2_reg_4126[12]_i_3_n_5 ),
        .O(mean_2_fu_2244_p3[11]));
  LUT6 #(
    .INIT(64'hF7EF0000FFEF0000)) 
    \mean_2_reg_4126[12]_i_1 
       (.I0(ave_2_fu_2066_p2[12]),
        .I1(ave_2_fu_2066_p2[10]),
        .I2(\mean_2_reg_4126[12]_i_2_n_5 ),
        .I3(ave_2_fu_2066_p2[11]),
        .I4(ave_2_fu_2066_p2[13]),
        .I5(\mean_2_reg_4126[12]_i_3_n_5 ),
        .O(\mean_2_reg_4126[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \mean_2_reg_4126[12]_i_2 
       (.I0(ave_2_fu_2066_p2[8]),
        .I1(ave_2_fu_2066_p2[6]),
        .I2(\mean_2_reg_4126[6]_i_3_n_5 ),
        .I3(ave_2_fu_2066_p2[7]),
        .I4(ave_2_fu_2066_p2[9]),
        .O(\mean_2_reg_4126[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0080000000001000)) 
    \mean_2_reg_4126[12]_i_3 
       (.I0(ave_2_fu_2066_p2[9]),
        .I1(ave_2_fu_2066_p2[7]),
        .I2(\mean_2_reg_4126[6]_i_2_n_5 ),
        .I3(\mean_2_reg_4126[6]_i_3_n_5 ),
        .I4(ave_2_fu_2066_p2[6]),
        .I5(ave_2_fu_2066_p2[8]),
        .O(\mean_2_reg_4126[12]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h1FFFE000)) 
    \mean_2_reg_4126[1]_i_1 
       (.I0(ave_2_fu_2066_p2[1]),
        .I1(ave_2_fu_2066_p2[0]),
        .I2(ave_2_fu_2066_p2[2]),
        .I3(ave_2_fu_2066_p2[13]),
        .I4(ave_2_fu_2066_p2[3]),
        .O(mean_2_fu_2244_p3[1]));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \mean_2_reg_4126[2]_i_1 
       (.I0(ave_2_fu_2066_p2[2]),
        .I1(ave_2_fu_2066_p2[0]),
        .I2(ave_2_fu_2066_p2[1]),
        .I3(ave_2_fu_2066_p2[3]),
        .I4(ave_2_fu_2066_p2[13]),
        .I5(ave_2_fu_2066_p2[4]),
        .O(mean_2_fu_2244_p3[2]));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \mean_2_reg_4126[3]_i_1 
       (.I0(ave_2_fu_2066_p2[3]),
        .I1(\mean_2_reg_4126[3]_i_2_n_5 ),
        .I2(ave_2_fu_2066_p2[2]),
        .I3(ave_2_fu_2066_p2[4]),
        .I4(ave_2_fu_2066_p2[13]),
        .I5(ave_2_fu_2066_p2[5]),
        .O(mean_2_fu_2244_p3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \mean_2_reg_4126[3]_i_2 
       (.I0(ave_2_fu_2066_p2[0]),
        .I1(ave_2_fu_2066_p2[1]),
        .O(\mean_2_reg_4126[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \mean_2_reg_4126[4]_i_1 
       (.I0(\mean_2_reg_4126[6]_i_2_n_5 ),
        .I1(\mean_2_reg_4126[6]_i_3_n_5 ),
        .I2(ave_2_fu_2066_p2[13]),
        .I3(ave_2_fu_2066_p2[6]),
        .O(mean_2_fu_2244_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hDBFF2400)) 
    \mean_2_reg_4126[5]_i_1 
       (.I0(\mean_2_reg_4126[6]_i_2_n_5 ),
        .I1(\mean_2_reg_4126[6]_i_3_n_5 ),
        .I2(ave_2_fu_2066_p2[6]),
        .I3(ave_2_fu_2066_p2[13]),
        .I4(ave_2_fu_2066_p2[7]),
        .O(mean_2_fu_2244_p3[5]));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \mean_2_reg_4126[6]_i_1 
       (.I0(\mean_2_reg_4126[6]_i_2_n_5 ),
        .I1(ave_2_fu_2066_p2[6]),
        .I2(\mean_2_reg_4126[6]_i_3_n_5 ),
        .I3(ave_2_fu_2066_p2[7]),
        .I4(ave_2_fu_2066_p2[13]),
        .I5(ave_2_fu_2066_p2[8]),
        .O(mean_2_fu_2244_p3[6]));
  LUT6 #(
    .INIT(64'h8080800000000001)) 
    \mean_2_reg_4126[6]_i_2 
       (.I0(ave_2_fu_2066_p2[5]),
        .I1(ave_2_fu_2066_p2[3]),
        .I2(ave_2_fu_2066_p2[2]),
        .I3(ave_2_fu_2066_p2[0]),
        .I4(ave_2_fu_2066_p2[1]),
        .I5(ave_2_fu_2066_p2[4]),
        .O(\mean_2_reg_4126[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mean_2_reg_4126[6]_i_3 
       (.I0(ave_2_fu_2066_p2[4]),
        .I1(ave_2_fu_2066_p2[2]),
        .I2(ave_2_fu_2066_p2[0]),
        .I3(ave_2_fu_2066_p2[1]),
        .I4(ave_2_fu_2066_p2[3]),
        .I5(ave_2_fu_2066_p2[5]),
        .O(\mean_2_reg_4126[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \mean_2_reg_4126[7]_i_1 
       (.I0(\mean_2_reg_4126[7]_i_2_n_5 ),
        .I1(ave_2_fu_2066_p2[7]),
        .I2(\mean_2_reg_4126[7]_i_3_n_5 ),
        .I3(ave_2_fu_2066_p2[8]),
        .I4(ave_2_fu_2066_p2[13]),
        .I5(ave_2_fu_2066_p2[9]),
        .O(mean_2_fu_2244_p3[7]));
  LUT6 #(
    .INIT(64'h0800000000000010)) 
    \mean_2_reg_4126[7]_i_2 
       (.I0(ave_2_fu_2066_p2[6]),
        .I1(ave_2_fu_2066_p2[4]),
        .I2(\mean_2_reg_4126[3]_i_2_n_5 ),
        .I3(ave_2_fu_2066_p2[2]),
        .I4(ave_2_fu_2066_p2[3]),
        .I5(ave_2_fu_2066_p2[5]),
        .O(\mean_2_reg_4126[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mean_2_reg_4126[7]_i_3 
       (.I0(\mean_2_reg_4126[6]_i_3_n_5 ),
        .I1(ave_2_fu_2066_p2[6]),
        .O(\mean_2_reg_4126[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \mean_2_reg_4126[8]_i_1 
       (.I0(\mean_2_reg_4126[12]_i_3_n_5 ),
        .I1(\mean_2_reg_4126[8]_i_2_n_5 ),
        .I2(ave_2_fu_2066_p2[13]),
        .I3(ave_2_fu_2066_p2[10]),
        .O(mean_2_fu_2244_p3[8]));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \mean_2_reg_4126[8]_i_2 
       (.I0(ave_2_fu_2066_p2[9]),
        .I1(ave_2_fu_2066_p2[7]),
        .I2(\mean_2_reg_4126[6]_i_3_n_5 ),
        .I3(ave_2_fu_2066_p2[6]),
        .I4(ave_2_fu_2066_p2[8]),
        .I5(ave_2_fu_2066_p2[10]),
        .O(\mean_2_reg_4126[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hDBFF2400)) 
    \mean_2_reg_4126[9]_i_1 
       (.I0(\mean_2_reg_4126[12]_i_3_n_5 ),
        .I1(\mean_2_reg_4126[12]_i_2_n_5 ),
        .I2(ave_2_fu_2066_p2[10]),
        .I3(ave_2_fu_2066_p2[13]),
        .I4(ave_2_fu_2066_p2[11]),
        .O(mean_2_fu_2244_p3[9]));
  FDRE \mean_2_reg_4126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_2_fu_2244_p3[0]),
        .Q(mean_2_reg_4126[0]),
        .R(1'b0));
  FDRE \mean_2_reg_4126_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_2_fu_2244_p3[10]),
        .Q(mean_2_reg_4126[10]),
        .R(1'b0));
  FDRE \mean_2_reg_4126_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_2_fu_2244_p3[11]),
        .Q(mean_2_reg_4126[11]),
        .R(1'b0));
  FDRE \mean_2_reg_4126_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mean_2_reg_4126[12]_i_1_n_5 ),
        .Q(mean_2_reg_4126[12]),
        .R(1'b0));
  FDRE \mean_2_reg_4126_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_2_fu_2244_p3[1]),
        .Q(mean_2_reg_4126[1]),
        .R(1'b0));
  FDRE \mean_2_reg_4126_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_2_fu_2244_p3[2]),
        .Q(mean_2_reg_4126[2]),
        .R(1'b0));
  FDRE \mean_2_reg_4126_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_2_fu_2244_p3[3]),
        .Q(mean_2_reg_4126[3]),
        .R(1'b0));
  FDRE \mean_2_reg_4126_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_2_fu_2244_p3[4]),
        .Q(mean_2_reg_4126[4]),
        .R(1'b0));
  FDRE \mean_2_reg_4126_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_2_fu_2244_p3[5]),
        .Q(mean_2_reg_4126[5]),
        .R(1'b0));
  FDRE \mean_2_reg_4126_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_2_fu_2244_p3[6]),
        .Q(mean_2_reg_4126[6]),
        .R(1'b0));
  FDRE \mean_2_reg_4126_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_2_fu_2244_p3[7]),
        .Q(mean_2_reg_4126[7]),
        .R(1'b0));
  FDRE \mean_2_reg_4126_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_2_fu_2244_p3[8]),
        .Q(mean_2_reg_4126[8]),
        .R(1'b0));
  FDRE \mean_2_reg_4126_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_2_fu_2244_p3[9]),
        .Q(mean_2_reg_4126[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \mean_3_reg_4134[0]_i_1 
       (.I0(ave_3_fu_2078_p2[0]),
        .I1(ave_3_fu_2078_p2[1]),
        .I2(ave_3_fu_2078_p2[13]),
        .I3(ave_3_fu_2078_p2[2]),
        .O(mean_3_fu_2300_p3[0]));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \mean_3_reg_4134[10]_i_1 
       (.I0(\mean_3_reg_4134[12]_i_3_n_5 ),
        .I1(ave_3_fu_2078_p2[10]),
        .I2(\mean_3_reg_4134[12]_i_2_n_5 ),
        .I3(ave_3_fu_2078_p2[11]),
        .I4(ave_3_fu_2078_p2[13]),
        .I5(ave_3_fu_2078_p2[12]),
        .O(mean_3_fu_2300_p3[10]));
  LUT6 #(
    .INIT(64'hF7FF0000FFEF0000)) 
    \mean_3_reg_4134[11]_i_1 
       (.I0(ave_3_fu_2078_p2[12]),
        .I1(ave_3_fu_2078_p2[10]),
        .I2(\mean_3_reg_4134[12]_i_2_n_5 ),
        .I3(ave_3_fu_2078_p2[11]),
        .I4(ave_3_fu_2078_p2[13]),
        .I5(\mean_3_reg_4134[12]_i_3_n_5 ),
        .O(mean_3_fu_2300_p3[11]));
  LUT6 #(
    .INIT(64'hF7EF0000FFEF0000)) 
    \mean_3_reg_4134[12]_i_1 
       (.I0(ave_3_fu_2078_p2[12]),
        .I1(ave_3_fu_2078_p2[10]),
        .I2(\mean_3_reg_4134[12]_i_2_n_5 ),
        .I3(ave_3_fu_2078_p2[11]),
        .I4(ave_3_fu_2078_p2[13]),
        .I5(\mean_3_reg_4134[12]_i_3_n_5 ),
        .O(\mean_3_reg_4134[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \mean_3_reg_4134[12]_i_2 
       (.I0(ave_3_fu_2078_p2[8]),
        .I1(ave_3_fu_2078_p2[6]),
        .I2(\mean_3_reg_4134[6]_i_3_n_5 ),
        .I3(ave_3_fu_2078_p2[7]),
        .I4(ave_3_fu_2078_p2[9]),
        .O(\mean_3_reg_4134[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0080000000001000)) 
    \mean_3_reg_4134[12]_i_3 
       (.I0(ave_3_fu_2078_p2[9]),
        .I1(ave_3_fu_2078_p2[7]),
        .I2(\mean_3_reg_4134[6]_i_2_n_5 ),
        .I3(\mean_3_reg_4134[6]_i_3_n_5 ),
        .I4(ave_3_fu_2078_p2[6]),
        .I5(ave_3_fu_2078_p2[8]),
        .O(\mean_3_reg_4134[12]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h1FFFE000)) 
    \mean_3_reg_4134[1]_i_1 
       (.I0(ave_3_fu_2078_p2[1]),
        .I1(ave_3_fu_2078_p2[0]),
        .I2(ave_3_fu_2078_p2[2]),
        .I3(ave_3_fu_2078_p2[13]),
        .I4(ave_3_fu_2078_p2[3]),
        .O(mean_3_fu_2300_p3[1]));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \mean_3_reg_4134[2]_i_1 
       (.I0(ave_3_fu_2078_p2[2]),
        .I1(ave_3_fu_2078_p2[0]),
        .I2(ave_3_fu_2078_p2[1]),
        .I3(ave_3_fu_2078_p2[3]),
        .I4(ave_3_fu_2078_p2[13]),
        .I5(ave_3_fu_2078_p2[4]),
        .O(mean_3_fu_2300_p3[2]));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \mean_3_reg_4134[3]_i_1 
       (.I0(ave_3_fu_2078_p2[3]),
        .I1(\mean_3_reg_4134[3]_i_2_n_5 ),
        .I2(ave_3_fu_2078_p2[2]),
        .I3(ave_3_fu_2078_p2[4]),
        .I4(ave_3_fu_2078_p2[13]),
        .I5(ave_3_fu_2078_p2[5]),
        .O(mean_3_fu_2300_p3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \mean_3_reg_4134[3]_i_2 
       (.I0(ave_3_fu_2078_p2[0]),
        .I1(ave_3_fu_2078_p2[1]),
        .O(\mean_3_reg_4134[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \mean_3_reg_4134[4]_i_1 
       (.I0(\mean_3_reg_4134[6]_i_2_n_5 ),
        .I1(\mean_3_reg_4134[6]_i_3_n_5 ),
        .I2(ave_3_fu_2078_p2[13]),
        .I3(ave_3_fu_2078_p2[6]),
        .O(mean_3_fu_2300_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hDBFF2400)) 
    \mean_3_reg_4134[5]_i_1 
       (.I0(\mean_3_reg_4134[6]_i_2_n_5 ),
        .I1(\mean_3_reg_4134[6]_i_3_n_5 ),
        .I2(ave_3_fu_2078_p2[6]),
        .I3(ave_3_fu_2078_p2[13]),
        .I4(ave_3_fu_2078_p2[7]),
        .O(mean_3_fu_2300_p3[5]));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \mean_3_reg_4134[6]_i_1 
       (.I0(\mean_3_reg_4134[6]_i_2_n_5 ),
        .I1(ave_3_fu_2078_p2[6]),
        .I2(\mean_3_reg_4134[6]_i_3_n_5 ),
        .I3(ave_3_fu_2078_p2[7]),
        .I4(ave_3_fu_2078_p2[13]),
        .I5(ave_3_fu_2078_p2[8]),
        .O(mean_3_fu_2300_p3[6]));
  LUT6 #(
    .INIT(64'h8080800000000001)) 
    \mean_3_reg_4134[6]_i_2 
       (.I0(ave_3_fu_2078_p2[5]),
        .I1(ave_3_fu_2078_p2[3]),
        .I2(ave_3_fu_2078_p2[2]),
        .I3(ave_3_fu_2078_p2[0]),
        .I4(ave_3_fu_2078_p2[1]),
        .I5(ave_3_fu_2078_p2[4]),
        .O(\mean_3_reg_4134[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mean_3_reg_4134[6]_i_3 
       (.I0(ave_3_fu_2078_p2[4]),
        .I1(ave_3_fu_2078_p2[2]),
        .I2(ave_3_fu_2078_p2[0]),
        .I3(ave_3_fu_2078_p2[1]),
        .I4(ave_3_fu_2078_p2[3]),
        .I5(ave_3_fu_2078_p2[5]),
        .O(\mean_3_reg_4134[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \mean_3_reg_4134[7]_i_1 
       (.I0(\mean_3_reg_4134[7]_i_2_n_5 ),
        .I1(ave_3_fu_2078_p2[7]),
        .I2(\mean_3_reg_4134[7]_i_3_n_5 ),
        .I3(ave_3_fu_2078_p2[8]),
        .I4(ave_3_fu_2078_p2[13]),
        .I5(ave_3_fu_2078_p2[9]),
        .O(mean_3_fu_2300_p3[7]));
  LUT6 #(
    .INIT(64'h0800000000000010)) 
    \mean_3_reg_4134[7]_i_2 
       (.I0(ave_3_fu_2078_p2[6]),
        .I1(ave_3_fu_2078_p2[4]),
        .I2(\mean_3_reg_4134[3]_i_2_n_5 ),
        .I3(ave_3_fu_2078_p2[2]),
        .I4(ave_3_fu_2078_p2[3]),
        .I5(ave_3_fu_2078_p2[5]),
        .O(\mean_3_reg_4134[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mean_3_reg_4134[7]_i_3 
       (.I0(\mean_3_reg_4134[6]_i_3_n_5 ),
        .I1(ave_3_fu_2078_p2[6]),
        .O(\mean_3_reg_4134[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \mean_3_reg_4134[8]_i_1 
       (.I0(\mean_3_reg_4134[12]_i_3_n_5 ),
        .I1(\mean_3_reg_4134[8]_i_2_n_5 ),
        .I2(ave_3_fu_2078_p2[13]),
        .I3(ave_3_fu_2078_p2[10]),
        .O(mean_3_fu_2300_p3[8]));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \mean_3_reg_4134[8]_i_2 
       (.I0(ave_3_fu_2078_p2[9]),
        .I1(ave_3_fu_2078_p2[7]),
        .I2(\mean_3_reg_4134[6]_i_3_n_5 ),
        .I3(ave_3_fu_2078_p2[6]),
        .I4(ave_3_fu_2078_p2[8]),
        .I5(ave_3_fu_2078_p2[10]),
        .O(\mean_3_reg_4134[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hDBFF2400)) 
    \mean_3_reg_4134[9]_i_1 
       (.I0(\mean_3_reg_4134[12]_i_3_n_5 ),
        .I1(\mean_3_reg_4134[12]_i_2_n_5 ),
        .I2(ave_3_fu_2078_p2[10]),
        .I3(ave_3_fu_2078_p2[13]),
        .I4(ave_3_fu_2078_p2[11]),
        .O(mean_3_fu_2300_p3[9]));
  FDRE \mean_3_reg_4134_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_3_fu_2300_p3[0]),
        .Q(mean_3_reg_4134[0]),
        .R(1'b0));
  FDRE \mean_3_reg_4134_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_3_fu_2300_p3[10]),
        .Q(mean_3_reg_4134[10]),
        .R(1'b0));
  FDRE \mean_3_reg_4134_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_3_fu_2300_p3[11]),
        .Q(mean_3_reg_4134[11]),
        .R(1'b0));
  FDRE \mean_3_reg_4134_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mean_3_reg_4134[12]_i_1_n_5 ),
        .Q(mean_3_reg_4134[12]),
        .R(1'b0));
  FDRE \mean_3_reg_4134_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_3_fu_2300_p3[1]),
        .Q(mean_3_reg_4134[1]),
        .R(1'b0));
  FDRE \mean_3_reg_4134_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_3_fu_2300_p3[2]),
        .Q(mean_3_reg_4134[2]),
        .R(1'b0));
  FDRE \mean_3_reg_4134_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_3_fu_2300_p3[3]),
        .Q(mean_3_reg_4134[3]),
        .R(1'b0));
  FDRE \mean_3_reg_4134_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_3_fu_2300_p3[4]),
        .Q(mean_3_reg_4134[4]),
        .R(1'b0));
  FDRE \mean_3_reg_4134_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_3_fu_2300_p3[5]),
        .Q(mean_3_reg_4134[5]),
        .R(1'b0));
  FDRE \mean_3_reg_4134_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_3_fu_2300_p3[6]),
        .Q(mean_3_reg_4134[6]),
        .R(1'b0));
  FDRE \mean_3_reg_4134_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_3_fu_2300_p3[7]),
        .Q(mean_3_reg_4134[7]),
        .R(1'b0));
  FDRE \mean_3_reg_4134_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_3_fu_2300_p3[8]),
        .Q(mean_3_reg_4134[8]),
        .R(1'b0));
  FDRE \mean_3_reg_4134_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_3_fu_2300_p3[9]),
        .Q(mean_3_reg_4134[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \mean_reg_4110[0]_i_1 
       (.I0(ave_fu_2045_p2[0]),
        .I1(ave_fu_2045_p2[1]),
        .I2(ave_fu_2045_p2[13]),
        .I3(ave_fu_2045_p2[2]),
        .O(mean_fu_2132_p3[0]));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \mean_reg_4110[10]_i_1 
       (.I0(\mean_reg_4110[12]_i_3_n_5 ),
        .I1(ave_fu_2045_p2[10]),
        .I2(\mean_reg_4110[12]_i_2_n_5 ),
        .I3(ave_fu_2045_p2[11]),
        .I4(ave_fu_2045_p2[13]),
        .I5(ave_fu_2045_p2[12]),
        .O(mean_fu_2132_p3[10]));
  LUT6 #(
    .INIT(64'hF7FF0000FFEF0000)) 
    \mean_reg_4110[11]_i_1 
       (.I0(ave_fu_2045_p2[12]),
        .I1(ave_fu_2045_p2[10]),
        .I2(\mean_reg_4110[12]_i_2_n_5 ),
        .I3(ave_fu_2045_p2[11]),
        .I4(ave_fu_2045_p2[13]),
        .I5(\mean_reg_4110[12]_i_3_n_5 ),
        .O(mean_fu_2132_p3[11]));
  LUT6 #(
    .INIT(64'hF7EF0000FFEF0000)) 
    \mean_reg_4110[12]_i_1 
       (.I0(ave_fu_2045_p2[12]),
        .I1(ave_fu_2045_p2[10]),
        .I2(\mean_reg_4110[12]_i_2_n_5 ),
        .I3(ave_fu_2045_p2[11]),
        .I4(ave_fu_2045_p2[13]),
        .I5(\mean_reg_4110[12]_i_3_n_5 ),
        .O(\mean_reg_4110[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \mean_reg_4110[12]_i_2 
       (.I0(ave_fu_2045_p2[8]),
        .I1(ave_fu_2045_p2[6]),
        .I2(\mean_reg_4110[6]_i_3_n_5 ),
        .I3(ave_fu_2045_p2[7]),
        .I4(ave_fu_2045_p2[9]),
        .O(\mean_reg_4110[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0080000000001000)) 
    \mean_reg_4110[12]_i_3 
       (.I0(ave_fu_2045_p2[9]),
        .I1(ave_fu_2045_p2[7]),
        .I2(\mean_reg_4110[6]_i_2_n_5 ),
        .I3(\mean_reg_4110[6]_i_3_n_5 ),
        .I4(ave_fu_2045_p2[6]),
        .I5(ave_fu_2045_p2[8]),
        .O(\mean_reg_4110[12]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h1FFFE000)) 
    \mean_reg_4110[1]_i_1 
       (.I0(ave_fu_2045_p2[1]),
        .I1(ave_fu_2045_p2[0]),
        .I2(ave_fu_2045_p2[2]),
        .I3(ave_fu_2045_p2[13]),
        .I4(ave_fu_2045_p2[3]),
        .O(mean_fu_2132_p3[1]));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \mean_reg_4110[2]_i_1 
       (.I0(ave_fu_2045_p2[2]),
        .I1(ave_fu_2045_p2[0]),
        .I2(ave_fu_2045_p2[1]),
        .I3(ave_fu_2045_p2[3]),
        .I4(ave_fu_2045_p2[13]),
        .I5(ave_fu_2045_p2[4]),
        .O(mean_fu_2132_p3[2]));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \mean_reg_4110[3]_i_1 
       (.I0(ave_fu_2045_p2[3]),
        .I1(\mean_reg_4110[3]_i_2_n_5 ),
        .I2(ave_fu_2045_p2[2]),
        .I3(ave_fu_2045_p2[4]),
        .I4(ave_fu_2045_p2[13]),
        .I5(ave_fu_2045_p2[5]),
        .O(mean_fu_2132_p3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \mean_reg_4110[3]_i_2 
       (.I0(ave_fu_2045_p2[0]),
        .I1(ave_fu_2045_p2[1]),
        .O(\mean_reg_4110[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \mean_reg_4110[4]_i_1 
       (.I0(\mean_reg_4110[6]_i_2_n_5 ),
        .I1(\mean_reg_4110[6]_i_3_n_5 ),
        .I2(ave_fu_2045_p2[13]),
        .I3(ave_fu_2045_p2[6]),
        .O(mean_fu_2132_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hDBFF2400)) 
    \mean_reg_4110[5]_i_1 
       (.I0(\mean_reg_4110[6]_i_2_n_5 ),
        .I1(\mean_reg_4110[6]_i_3_n_5 ),
        .I2(ave_fu_2045_p2[6]),
        .I3(ave_fu_2045_p2[13]),
        .I4(ave_fu_2045_p2[7]),
        .O(mean_fu_2132_p3[5]));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \mean_reg_4110[6]_i_1 
       (.I0(\mean_reg_4110[6]_i_2_n_5 ),
        .I1(ave_fu_2045_p2[6]),
        .I2(\mean_reg_4110[6]_i_3_n_5 ),
        .I3(ave_fu_2045_p2[7]),
        .I4(ave_fu_2045_p2[13]),
        .I5(ave_fu_2045_p2[8]),
        .O(mean_fu_2132_p3[6]));
  LUT6 #(
    .INIT(64'h8080800000000001)) 
    \mean_reg_4110[6]_i_2 
       (.I0(ave_fu_2045_p2[5]),
        .I1(ave_fu_2045_p2[3]),
        .I2(ave_fu_2045_p2[2]),
        .I3(ave_fu_2045_p2[0]),
        .I4(ave_fu_2045_p2[1]),
        .I5(ave_fu_2045_p2[4]),
        .O(\mean_reg_4110[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mean_reg_4110[6]_i_3 
       (.I0(ave_fu_2045_p2[4]),
        .I1(ave_fu_2045_p2[2]),
        .I2(ave_fu_2045_p2[0]),
        .I3(ave_fu_2045_p2[1]),
        .I4(ave_fu_2045_p2[3]),
        .I5(ave_fu_2045_p2[5]),
        .O(\mean_reg_4110[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \mean_reg_4110[7]_i_1 
       (.I0(\mean_reg_4110[7]_i_2_n_5 ),
        .I1(ave_fu_2045_p2[7]),
        .I2(\mean_reg_4110[7]_i_3_n_5 ),
        .I3(ave_fu_2045_p2[8]),
        .I4(ave_fu_2045_p2[13]),
        .I5(ave_fu_2045_p2[9]),
        .O(mean_fu_2132_p3[7]));
  LUT6 #(
    .INIT(64'h0800000000000010)) 
    \mean_reg_4110[7]_i_2 
       (.I0(ave_fu_2045_p2[6]),
        .I1(ave_fu_2045_p2[4]),
        .I2(\mean_reg_4110[3]_i_2_n_5 ),
        .I3(ave_fu_2045_p2[2]),
        .I4(ave_fu_2045_p2[3]),
        .I5(ave_fu_2045_p2[5]),
        .O(\mean_reg_4110[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mean_reg_4110[7]_i_3 
       (.I0(\mean_reg_4110[6]_i_3_n_5 ),
        .I1(ave_fu_2045_p2[6]),
        .O(\mean_reg_4110[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \mean_reg_4110[8]_i_1 
       (.I0(\mean_reg_4110[12]_i_3_n_5 ),
        .I1(\mean_reg_4110[8]_i_2_n_5 ),
        .I2(ave_fu_2045_p2[13]),
        .I3(ave_fu_2045_p2[10]),
        .O(mean_fu_2132_p3[8]));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \mean_reg_4110[8]_i_2 
       (.I0(ave_fu_2045_p2[9]),
        .I1(ave_fu_2045_p2[7]),
        .I2(\mean_reg_4110[6]_i_3_n_5 ),
        .I3(ave_fu_2045_p2[6]),
        .I4(ave_fu_2045_p2[8]),
        .I5(ave_fu_2045_p2[10]),
        .O(\mean_reg_4110[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hDBFF2400)) 
    \mean_reg_4110[9]_i_1 
       (.I0(\mean_reg_4110[12]_i_3_n_5 ),
        .I1(\mean_reg_4110[12]_i_2_n_5 ),
        .I2(ave_fu_2045_p2[10]),
        .I3(ave_fu_2045_p2[13]),
        .I4(ave_fu_2045_p2[11]),
        .O(mean_fu_2132_p3[9]));
  FDRE \mean_reg_4110_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_fu_2132_p3[0]),
        .Q(mean_reg_4110[0]),
        .R(1'b0));
  FDRE \mean_reg_4110_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_fu_2132_p3[10]),
        .Q(mean_reg_4110[10]),
        .R(1'b0));
  FDRE \mean_reg_4110_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_fu_2132_p3[11]),
        .Q(mean_reg_4110[11]),
        .R(1'b0));
  FDRE \mean_reg_4110_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mean_reg_4110[12]_i_1_n_5 ),
        .Q(mean_reg_4110[12]),
        .R(1'b0));
  FDRE \mean_reg_4110_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_fu_2132_p3[1]),
        .Q(mean_reg_4110[1]),
        .R(1'b0));
  FDRE \mean_reg_4110_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_fu_2132_p3[2]),
        .Q(mean_reg_4110[2]),
        .R(1'b0));
  FDRE \mean_reg_4110_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_fu_2132_p3[3]),
        .Q(mean_reg_4110[3]),
        .R(1'b0));
  FDRE \mean_reg_4110_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_fu_2132_p3[4]),
        .Q(mean_reg_4110[4]),
        .R(1'b0));
  FDRE \mean_reg_4110_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_fu_2132_p3[5]),
        .Q(mean_reg_4110[5]),
        .R(1'b0));
  FDRE \mean_reg_4110_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_fu_2132_p3[6]),
        .Q(mean_reg_4110[6]),
        .R(1'b0));
  FDRE \mean_reg_4110_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_fu_2132_p3[7]),
        .Q(mean_reg_4110[7]),
        .R(1'b0));
  FDRE \mean_reg_4110_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_fu_2132_p3[8]),
        .Q(mean_reg_4110[8]),
        .R(1'b0));
  FDRE \mean_reg_4110_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mean_fu_2132_p3[9]),
        .Q(mean_reg_4110[9]),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln504_1_reg_4282_reg
       (.A({ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg[13],ave_1_reg_4095_pp0_iter9_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln504_1_reg_4282_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,lshr_ln501_1_reg_4247_reg__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln504_1_reg_4282_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln504_1_reg_4282_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln504_1_reg_4282_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln504_1_reg_4282_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln504_1_reg_4282_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln504_1_reg_4282_reg_P_UNCONNECTED[47:24],mul_ln504_1_reg_4282_reg_n_87,mul_ln504_1_reg_4282_reg_n_88,mul_ln504_1_reg_4282_reg_n_89,mul_ln504_1_reg_4282_reg_n_90,mul_ln504_1_reg_4282_reg_n_91,mul_ln504_1_reg_4282_reg_n_92,mul_ln504_1_reg_4282_reg_n_93,mul_ln504_1_reg_4282_reg_n_94,mul_ln504_1_reg_4282_reg_n_95,mul_ln504_1_reg_4282_reg_n_96,mul_ln504_1_reg_4282_reg_n_97,mul_ln504_1_reg_4282_reg_n_98,mul_ln504_1_reg_4282_reg_n_99,mul_ln504_1_reg_4282_reg_n_100,mul_ln504_1_reg_4282_reg_n_101,mul_ln504_1_reg_4282_reg_n_102,mul_ln504_1_reg_4282_reg_n_103,mul_ln504_1_reg_4282_reg_n_104,mul_ln504_1_reg_4282_reg_n_105,mul_ln504_1_reg_4282_reg_n_106,mul_ln504_1_reg_4282_reg_n_107,mul_ln504_1_reg_4282_reg_n_108,mul_ln504_1_reg_4282_reg_n_109,mul_ln504_1_reg_4282_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln504_1_reg_4282_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln504_1_reg_4282_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln504_1_reg_4282_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln504_1_reg_4282_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln504_1_reg_4282_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    mul_ln504_2_reg_4287_reg
       (.A({ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg[13],ave_2_reg_4100_pp0_iter9_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln504_2_reg_4287_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,lshr_ln501_2_reg_4252_reg__0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln504_2_reg_4287_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln504_2_reg_4287_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln504_2_reg_4287_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln504_2_reg_4287_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln504_2_reg_4287_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln504_2_reg_4287_reg_P_UNCONNECTED[47:24],mul_ln504_2_reg_4287_reg_n_87,mul_ln504_2_reg_4287_reg_n_88,mul_ln504_2_reg_4287_reg_n_89,mul_ln504_2_reg_4287_reg_n_90,mul_ln504_2_reg_4287_reg_n_91,mul_ln504_2_reg_4287_reg_n_92,mul_ln504_2_reg_4287_reg_n_93,mul_ln504_2_reg_4287_reg_n_94,mul_ln504_2_reg_4287_reg_n_95,mul_ln504_2_reg_4287_reg_n_96,mul_ln504_2_reg_4287_reg_n_97,mul_ln504_2_reg_4287_reg_n_98,mul_ln504_2_reg_4287_reg_n_99,mul_ln504_2_reg_4287_reg_n_100,mul_ln504_2_reg_4287_reg_n_101,mul_ln504_2_reg_4287_reg_n_102,mul_ln504_2_reg_4287_reg_n_103,mul_ln504_2_reg_4287_reg_n_104,mul_ln504_2_reg_4287_reg_n_105,mul_ln504_2_reg_4287_reg_n_106,mul_ln504_2_reg_4287_reg_n_107,mul_ln504_2_reg_4287_reg_n_108,mul_ln504_2_reg_4287_reg_n_109,mul_ln504_2_reg_4287_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln504_2_reg_4287_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln504_2_reg_4287_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln504_2_reg_4287_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln504_2_reg_4287_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_mul_ln504_2_reg_4287_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \p_lcssa51995209_fu_154[9]_i_1 
       (.I0(Q[1]),
        .I1(icmp_ln318_reg_3768_pp0_iter14_reg),
        .I2(ap_loop_exit_ready_pp0_iter15_reg),
        .O(E));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load51_reg_3946_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load51_reg_3946[0]),
        .Q(\p_load51_reg_3946_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load51_reg_3946_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load51_reg_3946[1]),
        .Q(\p_load51_reg_3946_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load51_reg_3946_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load51_reg_3946[2]),
        .Q(\p_load51_reg_3946_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load51_reg_3946_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load51_reg_3946[3]),
        .Q(\p_load51_reg_3946_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load51_reg_3946_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load51_reg_3946[4]),
        .Q(\p_load51_reg_3946_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load51_reg_3946_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load51_reg_3946[5]),
        .Q(\p_load51_reg_3946_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load51_reg_3946_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load51_reg_3946[6]),
        .Q(\p_load51_reg_3946_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load51_reg_3946_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load51_reg_3946[7]),
        .Q(\p_load51_reg_3946_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load51_reg_3946_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load51_reg_3946[8]),
        .Q(\p_load51_reg_3946_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3946_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load51_reg_3946_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load51_reg_3946[9]),
        .Q(\p_load51_reg_3946_reg[9]_0 [9]));
  FDRE \p_load51_reg_3946_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_145_fu_308[0]),
        .Q(p_load51_reg_3946[0]),
        .R(1'b0));
  FDRE \p_load51_reg_3946_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_145_fu_308[1]),
        .Q(p_load51_reg_3946[1]),
        .R(1'b0));
  FDRE \p_load51_reg_3946_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_145_fu_308[2]),
        .Q(p_load51_reg_3946[2]),
        .R(1'b0));
  FDRE \p_load51_reg_3946_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_145_fu_308[3]),
        .Q(p_load51_reg_3946[3]),
        .R(1'b0));
  FDRE \p_load51_reg_3946_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_145_fu_308[4]),
        .Q(p_load51_reg_3946[4]),
        .R(1'b0));
  FDRE \p_load51_reg_3946_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_145_fu_308[5]),
        .Q(p_load51_reg_3946[5]),
        .R(1'b0));
  FDRE \p_load51_reg_3946_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_145_fu_308[6]),
        .Q(p_load51_reg_3946[6]),
        .R(1'b0));
  FDRE \p_load51_reg_3946_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_145_fu_308[7]),
        .Q(p_load51_reg_3946[7]),
        .R(1'b0));
  FDRE \p_load51_reg_3946_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_145_fu_308[8]),
        .Q(p_load51_reg_3946[8]),
        .R(1'b0));
  FDRE \p_load51_reg_3946_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_145_fu_308[9]),
        .Q(p_load51_reg_3946[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load52_reg_3940_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load52_reg_3940[0]),
        .Q(\p_load52_reg_3940_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load52_reg_3940_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load52_reg_3940[1]),
        .Q(\p_load52_reg_3940_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load52_reg_3940_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load52_reg_3940[2]),
        .Q(\p_load52_reg_3940_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load52_reg_3940_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load52_reg_3940[3]),
        .Q(\p_load52_reg_3940_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load52_reg_3940_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load52_reg_3940[4]),
        .Q(\p_load52_reg_3940_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load52_reg_3940_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load52_reg_3940[5]),
        .Q(\p_load52_reg_3940_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load52_reg_3940_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load52_reg_3940[6]),
        .Q(\p_load52_reg_3940_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load52_reg_3940_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load52_reg_3940[7]),
        .Q(\p_load52_reg_3940_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load52_reg_3940_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load52_reg_3940[8]),
        .Q(\p_load52_reg_3940_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3940_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load52_reg_3940_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load52_reg_3940[9]),
        .Q(\p_load52_reg_3940_reg[9]_0 [9]));
  FDRE \p_load52_reg_3940_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_144_fu_304[0]),
        .Q(p_load52_reg_3940[0]),
        .R(1'b0));
  FDRE \p_load52_reg_3940_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_144_fu_304[1]),
        .Q(p_load52_reg_3940[1]),
        .R(1'b0));
  FDRE \p_load52_reg_3940_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_144_fu_304[2]),
        .Q(p_load52_reg_3940[2]),
        .R(1'b0));
  FDRE \p_load52_reg_3940_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_144_fu_304[3]),
        .Q(p_load52_reg_3940[3]),
        .R(1'b0));
  FDRE \p_load52_reg_3940_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_144_fu_304[4]),
        .Q(p_load52_reg_3940[4]),
        .R(1'b0));
  FDRE \p_load52_reg_3940_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_144_fu_304[5]),
        .Q(p_load52_reg_3940[5]),
        .R(1'b0));
  FDRE \p_load52_reg_3940_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_144_fu_304[6]),
        .Q(p_load52_reg_3940[6]),
        .R(1'b0));
  FDRE \p_load52_reg_3940_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_144_fu_304[7]),
        .Q(p_load52_reg_3940[7]),
        .R(1'b0));
  FDRE \p_load52_reg_3940_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_144_fu_304[8]),
        .Q(p_load52_reg_3940[8]),
        .R(1'b0));
  FDRE \p_load52_reg_3940_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_144_fu_304[9]),
        .Q(p_load52_reg_3940[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load53_reg_3935_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load53_reg_3935[0]),
        .Q(\p_load53_reg_3935_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load53_reg_3935_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load53_reg_3935[1]),
        .Q(\p_load53_reg_3935_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load53_reg_3935_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load53_reg_3935[2]),
        .Q(\p_load53_reg_3935_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load53_reg_3935_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load53_reg_3935[3]),
        .Q(\p_load53_reg_3935_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load53_reg_3935_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load53_reg_3935[4]),
        .Q(\p_load53_reg_3935_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load53_reg_3935_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load53_reg_3935[5]),
        .Q(\p_load53_reg_3935_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load53_reg_3935_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load53_reg_3935[6]),
        .Q(\p_load53_reg_3935_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load53_reg_3935_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load53_reg_3935[7]),
        .Q(\p_load53_reg_3935_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load53_reg_3935_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load53_reg_3935[8]),
        .Q(\p_load53_reg_3935_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3935_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load53_reg_3935_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load53_reg_3935[9]),
        .Q(\p_load53_reg_3935_reg[9]_0 [9]));
  FDRE \p_load53_reg_3935_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_143_fu_300[0]),
        .Q(p_load53_reg_3935[0]),
        .R(1'b0));
  FDRE \p_load53_reg_3935_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_143_fu_300[1]),
        .Q(p_load53_reg_3935[1]),
        .R(1'b0));
  FDRE \p_load53_reg_3935_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_143_fu_300[2]),
        .Q(p_load53_reg_3935[2]),
        .R(1'b0));
  FDRE \p_load53_reg_3935_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_143_fu_300[3]),
        .Q(p_load53_reg_3935[3]),
        .R(1'b0));
  FDRE \p_load53_reg_3935_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_143_fu_300[4]),
        .Q(p_load53_reg_3935[4]),
        .R(1'b0));
  FDRE \p_load53_reg_3935_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_143_fu_300[5]),
        .Q(p_load53_reg_3935[5]),
        .R(1'b0));
  FDRE \p_load53_reg_3935_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_143_fu_300[6]),
        .Q(p_load53_reg_3935[6]),
        .R(1'b0));
  FDRE \p_load53_reg_3935_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_143_fu_300[7]),
        .Q(p_load53_reg_3935[7]),
        .R(1'b0));
  FDRE \p_load53_reg_3935_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_143_fu_300[8]),
        .Q(p_load53_reg_3935[8]),
        .R(1'b0));
  FDRE \p_load53_reg_3935_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_143_fu_300[9]),
        .Q(p_load53_reg_3935[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load54_reg_3930_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load54_reg_3930[0]),
        .Q(\p_load54_reg_3930_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load54_reg_3930_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load54_reg_3930[1]),
        .Q(\p_load54_reg_3930_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load54_reg_3930_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load54_reg_3930[2]),
        .Q(\p_load54_reg_3930_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load54_reg_3930_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load54_reg_3930[3]),
        .Q(\p_load54_reg_3930_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load54_reg_3930_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load54_reg_3930[4]),
        .Q(\p_load54_reg_3930_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load54_reg_3930_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load54_reg_3930[5]),
        .Q(\p_load54_reg_3930_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load54_reg_3930_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load54_reg_3930[6]),
        .Q(\p_load54_reg_3930_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load54_reg_3930_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load54_reg_3930[7]),
        .Q(\p_load54_reg_3930_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load54_reg_3930_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load54_reg_3930[8]),
        .Q(\p_load54_reg_3930_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3930_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load54_reg_3930_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load54_reg_3930[9]),
        .Q(\p_load54_reg_3930_reg[9]_0 [9]));
  FDRE \p_load54_reg_3930_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_142_fu_296[0]),
        .Q(p_load54_reg_3930[0]),
        .R(1'b0));
  FDRE \p_load54_reg_3930_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_142_fu_296[1]),
        .Q(p_load54_reg_3930[1]),
        .R(1'b0));
  FDRE \p_load54_reg_3930_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_142_fu_296[2]),
        .Q(p_load54_reg_3930[2]),
        .R(1'b0));
  FDRE \p_load54_reg_3930_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_142_fu_296[3]),
        .Q(p_load54_reg_3930[3]),
        .R(1'b0));
  FDRE \p_load54_reg_3930_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_142_fu_296[4]),
        .Q(p_load54_reg_3930[4]),
        .R(1'b0));
  FDRE \p_load54_reg_3930_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_142_fu_296[5]),
        .Q(p_load54_reg_3930[5]),
        .R(1'b0));
  FDRE \p_load54_reg_3930_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_142_fu_296[6]),
        .Q(p_load54_reg_3930[6]),
        .R(1'b0));
  FDRE \p_load54_reg_3930_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_142_fu_296[7]),
        .Q(p_load54_reg_3930[7]),
        .R(1'b0));
  FDRE \p_load54_reg_3930_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_142_fu_296[8]),
        .Q(p_load54_reg_3930[8]),
        .R(1'b0));
  FDRE \p_load54_reg_3930_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_142_fu_296[9]),
        .Q(p_load54_reg_3930[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load55_reg_3924_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load55_reg_3924[0]),
        .Q(\p_load55_reg_3924_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load55_reg_3924_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load55_reg_3924[1]),
        .Q(\p_load55_reg_3924_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load55_reg_3924_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load55_reg_3924[2]),
        .Q(\p_load55_reg_3924_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load55_reg_3924_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load55_reg_3924[3]),
        .Q(\p_load55_reg_3924_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load55_reg_3924_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load55_reg_3924[4]),
        .Q(\p_load55_reg_3924_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load55_reg_3924_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load55_reg_3924[5]),
        .Q(\p_load55_reg_3924_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load55_reg_3924_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load55_reg_3924[6]),
        .Q(\p_load55_reg_3924_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load55_reg_3924_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load55_reg_3924[7]),
        .Q(\p_load55_reg_3924_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load55_reg_3924_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load55_reg_3924[8]),
        .Q(\p_load55_reg_3924_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3924_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load55_reg_3924_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load55_reg_3924[9]),
        .Q(\p_load55_reg_3924_reg[9]_0 [9]));
  FDRE \p_load55_reg_3924_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_141_fu_292[0]),
        .Q(p_load55_reg_3924[0]),
        .R(1'b0));
  FDRE \p_load55_reg_3924_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_141_fu_292[1]),
        .Q(p_load55_reg_3924[1]),
        .R(1'b0));
  FDRE \p_load55_reg_3924_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_141_fu_292[2]),
        .Q(p_load55_reg_3924[2]),
        .R(1'b0));
  FDRE \p_load55_reg_3924_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_141_fu_292[3]),
        .Q(p_load55_reg_3924[3]),
        .R(1'b0));
  FDRE \p_load55_reg_3924_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_141_fu_292[4]),
        .Q(p_load55_reg_3924[4]),
        .R(1'b0));
  FDRE \p_load55_reg_3924_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_141_fu_292[5]),
        .Q(p_load55_reg_3924[5]),
        .R(1'b0));
  FDRE \p_load55_reg_3924_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_141_fu_292[6]),
        .Q(p_load55_reg_3924[6]),
        .R(1'b0));
  FDRE \p_load55_reg_3924_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_141_fu_292[7]),
        .Q(p_load55_reg_3924[7]),
        .R(1'b0));
  FDRE \p_load55_reg_3924_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_141_fu_292[8]),
        .Q(p_load55_reg_3924[8]),
        .R(1'b0));
  FDRE \p_load55_reg_3924_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_141_fu_292[9]),
        .Q(p_load55_reg_3924[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load56_reg_3919_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load56_reg_3919[0]),
        .Q(\p_load56_reg_3919_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load56_reg_3919_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load56_reg_3919[1]),
        .Q(\p_load56_reg_3919_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load56_reg_3919_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load56_reg_3919[2]),
        .Q(\p_load56_reg_3919_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load56_reg_3919_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load56_reg_3919[3]),
        .Q(\p_load56_reg_3919_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load56_reg_3919_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load56_reg_3919[4]),
        .Q(\p_load56_reg_3919_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load56_reg_3919_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load56_reg_3919[5]),
        .Q(\p_load56_reg_3919_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load56_reg_3919_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load56_reg_3919[6]),
        .Q(\p_load56_reg_3919_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load56_reg_3919_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load56_reg_3919[7]),
        .Q(\p_load56_reg_3919_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load56_reg_3919_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load56_reg_3919[8]),
        .Q(\p_load56_reg_3919_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3919_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load56_reg_3919_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load56_reg_3919[9]),
        .Q(\p_load56_reg_3919_reg[9]_0 [9]));
  FDRE \p_load56_reg_3919_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_140_fu_288[0]),
        .Q(p_load56_reg_3919[0]),
        .R(1'b0));
  FDRE \p_load56_reg_3919_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_140_fu_288[1]),
        .Q(p_load56_reg_3919[1]),
        .R(1'b0));
  FDRE \p_load56_reg_3919_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_140_fu_288[2]),
        .Q(p_load56_reg_3919[2]),
        .R(1'b0));
  FDRE \p_load56_reg_3919_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_140_fu_288[3]),
        .Q(p_load56_reg_3919[3]),
        .R(1'b0));
  FDRE \p_load56_reg_3919_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_140_fu_288[4]),
        .Q(p_load56_reg_3919[4]),
        .R(1'b0));
  FDRE \p_load56_reg_3919_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_140_fu_288[5]),
        .Q(p_load56_reg_3919[5]),
        .R(1'b0));
  FDRE \p_load56_reg_3919_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_140_fu_288[6]),
        .Q(p_load56_reg_3919[6]),
        .R(1'b0));
  FDRE \p_load56_reg_3919_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_140_fu_288[7]),
        .Q(p_load56_reg_3919[7]),
        .R(1'b0));
  FDRE \p_load56_reg_3919_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_140_fu_288[8]),
        .Q(p_load56_reg_3919[8]),
        .R(1'b0));
  FDRE \p_load56_reg_3919_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_140_fu_288[9]),
        .Q(p_load56_reg_3919[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load57_reg_3914_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load57_reg_3914[0]),
        .Q(\p_load57_reg_3914_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load57_reg_3914_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load57_reg_3914[1]),
        .Q(\p_load57_reg_3914_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load57_reg_3914_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load57_reg_3914[2]),
        .Q(\p_load57_reg_3914_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load57_reg_3914_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load57_reg_3914[3]),
        .Q(\p_load57_reg_3914_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load57_reg_3914_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load57_reg_3914[4]),
        .Q(\p_load57_reg_3914_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load57_reg_3914_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load57_reg_3914[5]),
        .Q(\p_load57_reg_3914_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load57_reg_3914_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load57_reg_3914[6]),
        .Q(\p_load57_reg_3914_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load57_reg_3914_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load57_reg_3914[7]),
        .Q(\p_load57_reg_3914_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load57_reg_3914_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load57_reg_3914[8]),
        .Q(\p_load57_reg_3914_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3914_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load57_reg_3914_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load57_reg_3914[9]),
        .Q(\p_load57_reg_3914_reg[9]_0 [9]));
  FDRE \p_load57_reg_3914_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_139_fu_284[0]),
        .Q(p_load57_reg_3914[0]),
        .R(1'b0));
  FDRE \p_load57_reg_3914_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_139_fu_284[1]),
        .Q(p_load57_reg_3914[1]),
        .R(1'b0));
  FDRE \p_load57_reg_3914_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_139_fu_284[2]),
        .Q(p_load57_reg_3914[2]),
        .R(1'b0));
  FDRE \p_load57_reg_3914_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_139_fu_284[3]),
        .Q(p_load57_reg_3914[3]),
        .R(1'b0));
  FDRE \p_load57_reg_3914_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_139_fu_284[4]),
        .Q(p_load57_reg_3914[4]),
        .R(1'b0));
  FDRE \p_load57_reg_3914_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_139_fu_284[5]),
        .Q(p_load57_reg_3914[5]),
        .R(1'b0));
  FDRE \p_load57_reg_3914_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_139_fu_284[6]),
        .Q(p_load57_reg_3914[6]),
        .R(1'b0));
  FDRE \p_load57_reg_3914_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_139_fu_284[7]),
        .Q(p_load57_reg_3914[7]),
        .R(1'b0));
  FDRE \p_load57_reg_3914_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_139_fu_284[8]),
        .Q(p_load57_reg_3914[8]),
        .R(1'b0));
  FDRE \p_load57_reg_3914_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_139_fu_284[9]),
        .Q(p_load57_reg_3914[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load58_reg_3908_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load58_reg_3908[0]),
        .Q(\p_load58_reg_3908_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load58_reg_3908_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load58_reg_3908[1]),
        .Q(\p_load58_reg_3908_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load58_reg_3908_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load58_reg_3908[2]),
        .Q(\p_load58_reg_3908_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load58_reg_3908_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load58_reg_3908[3]),
        .Q(\p_load58_reg_3908_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load58_reg_3908_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load58_reg_3908[4]),
        .Q(\p_load58_reg_3908_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load58_reg_3908_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load58_reg_3908[5]),
        .Q(\p_load58_reg_3908_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load58_reg_3908_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load58_reg_3908[6]),
        .Q(\p_load58_reg_3908_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load58_reg_3908_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load58_reg_3908[7]),
        .Q(\p_load58_reg_3908_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load58_reg_3908_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load58_reg_3908[8]),
        .Q(\p_load58_reg_3908_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3908_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load58_reg_3908_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load58_reg_3908[9]),
        .Q(\p_load58_reg_3908_reg[9]_0 [9]));
  FDRE \p_load58_reg_3908_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_138_fu_280[0]),
        .Q(p_load58_reg_3908[0]),
        .R(1'b0));
  FDRE \p_load58_reg_3908_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_138_fu_280[1]),
        .Q(p_load58_reg_3908[1]),
        .R(1'b0));
  FDRE \p_load58_reg_3908_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_138_fu_280[2]),
        .Q(p_load58_reg_3908[2]),
        .R(1'b0));
  FDRE \p_load58_reg_3908_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_138_fu_280[3]),
        .Q(p_load58_reg_3908[3]),
        .R(1'b0));
  FDRE \p_load58_reg_3908_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_138_fu_280[4]),
        .Q(p_load58_reg_3908[4]),
        .R(1'b0));
  FDRE \p_load58_reg_3908_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_138_fu_280[5]),
        .Q(p_load58_reg_3908[5]),
        .R(1'b0));
  FDRE \p_load58_reg_3908_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_138_fu_280[6]),
        .Q(p_load58_reg_3908[6]),
        .R(1'b0));
  FDRE \p_load58_reg_3908_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_138_fu_280[7]),
        .Q(p_load58_reg_3908[7]),
        .R(1'b0));
  FDRE \p_load58_reg_3908_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_138_fu_280[8]),
        .Q(p_load58_reg_3908[8]),
        .R(1'b0));
  FDRE \p_load58_reg_3908_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_138_fu_280[9]),
        .Q(p_load58_reg_3908[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load59_reg_3903_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load59_reg_3903[0]),
        .Q(\p_load59_reg_3903_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load59_reg_3903_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load59_reg_3903[1]),
        .Q(\p_load59_reg_3903_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load59_reg_3903_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load59_reg_3903[2]),
        .Q(\p_load59_reg_3903_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load59_reg_3903_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load59_reg_3903[3]),
        .Q(\p_load59_reg_3903_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load59_reg_3903_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load59_reg_3903[4]),
        .Q(\p_load59_reg_3903_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load59_reg_3903_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load59_reg_3903[5]),
        .Q(\p_load59_reg_3903_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load59_reg_3903_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load59_reg_3903[6]),
        .Q(\p_load59_reg_3903_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load59_reg_3903_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load59_reg_3903[7]),
        .Q(\p_load59_reg_3903_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load59_reg_3903_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load59_reg_3903[8]),
        .Q(\p_load59_reg_3903_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3903_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load59_reg_3903_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load59_reg_3903[9]),
        .Q(\p_load59_reg_3903_reg[9]_0 [9]));
  FDRE \p_load59_reg_3903_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_137_fu_276[0]),
        .Q(p_load59_reg_3903[0]),
        .R(1'b0));
  FDRE \p_load59_reg_3903_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_137_fu_276[1]),
        .Q(p_load59_reg_3903[1]),
        .R(1'b0));
  FDRE \p_load59_reg_3903_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_137_fu_276[2]),
        .Q(p_load59_reg_3903[2]),
        .R(1'b0));
  FDRE \p_load59_reg_3903_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_137_fu_276[3]),
        .Q(p_load59_reg_3903[3]),
        .R(1'b0));
  FDRE \p_load59_reg_3903_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_137_fu_276[4]),
        .Q(p_load59_reg_3903[4]),
        .R(1'b0));
  FDRE \p_load59_reg_3903_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_137_fu_276[5]),
        .Q(p_load59_reg_3903[5]),
        .R(1'b0));
  FDRE \p_load59_reg_3903_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_137_fu_276[6]),
        .Q(p_load59_reg_3903[6]),
        .R(1'b0));
  FDRE \p_load59_reg_3903_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_137_fu_276[7]),
        .Q(p_load59_reg_3903[7]),
        .R(1'b0));
  FDRE \p_load59_reg_3903_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_137_fu_276[8]),
        .Q(p_load59_reg_3903[8]),
        .R(1'b0));
  FDRE \p_load59_reg_3903_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_137_fu_276[9]),
        .Q(p_load59_reg_3903[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load60_reg_3898_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load60_reg_3898[0]),
        .Q(\p_load60_reg_3898_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load60_reg_3898_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load60_reg_3898[1]),
        .Q(\p_load60_reg_3898_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load60_reg_3898_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load60_reg_3898[2]),
        .Q(\p_load60_reg_3898_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load60_reg_3898_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load60_reg_3898[3]),
        .Q(\p_load60_reg_3898_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load60_reg_3898_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load60_reg_3898[4]),
        .Q(\p_load60_reg_3898_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load60_reg_3898_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load60_reg_3898[5]),
        .Q(\p_load60_reg_3898_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load60_reg_3898_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load60_reg_3898[6]),
        .Q(\p_load60_reg_3898_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load60_reg_3898_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load60_reg_3898[7]),
        .Q(\p_load60_reg_3898_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load60_reg_3898_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load60_reg_3898[8]),
        .Q(\p_load60_reg_3898_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3898_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load60_reg_3898_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load60_reg_3898[9]),
        .Q(\p_load60_reg_3898_reg[9]_0 [9]));
  FDRE \p_load60_reg_3898_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_136_fu_272[0]),
        .Q(p_load60_reg_3898[0]),
        .R(1'b0));
  FDRE \p_load60_reg_3898_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_136_fu_272[1]),
        .Q(p_load60_reg_3898[1]),
        .R(1'b0));
  FDRE \p_load60_reg_3898_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_136_fu_272[2]),
        .Q(p_load60_reg_3898[2]),
        .R(1'b0));
  FDRE \p_load60_reg_3898_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_136_fu_272[3]),
        .Q(p_load60_reg_3898[3]),
        .R(1'b0));
  FDRE \p_load60_reg_3898_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_136_fu_272[4]),
        .Q(p_load60_reg_3898[4]),
        .R(1'b0));
  FDRE \p_load60_reg_3898_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_136_fu_272[5]),
        .Q(p_load60_reg_3898[5]),
        .R(1'b0));
  FDRE \p_load60_reg_3898_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_136_fu_272[6]),
        .Q(p_load60_reg_3898[6]),
        .R(1'b0));
  FDRE \p_load60_reg_3898_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_136_fu_272[7]),
        .Q(p_load60_reg_3898[7]),
        .R(1'b0));
  FDRE \p_load60_reg_3898_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_136_fu_272[8]),
        .Q(p_load60_reg_3898[8]),
        .R(1'b0));
  FDRE \p_load60_reg_3898_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_136_fu_272[9]),
        .Q(p_load60_reg_3898[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load61_reg_3892_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load61_reg_3892[0]),
        .Q(\p_load61_reg_3892_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load61_reg_3892_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load61_reg_3892[1]),
        .Q(\p_load61_reg_3892_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load61_reg_3892_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load61_reg_3892[2]),
        .Q(\p_load61_reg_3892_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load61_reg_3892_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load61_reg_3892[3]),
        .Q(\p_load61_reg_3892_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load61_reg_3892_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load61_reg_3892[4]),
        .Q(\p_load61_reg_3892_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load61_reg_3892_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load61_reg_3892[5]),
        .Q(\p_load61_reg_3892_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load61_reg_3892_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load61_reg_3892[6]),
        .Q(\p_load61_reg_3892_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load61_reg_3892_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load61_reg_3892[7]),
        .Q(\p_load61_reg_3892_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load61_reg_3892_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load61_reg_3892[8]),
        .Q(\p_load61_reg_3892_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3892_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load61_reg_3892_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load61_reg_3892[9]),
        .Q(\p_load61_reg_3892_reg[9]_0 [9]));
  FDRE \p_load61_reg_3892_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_135_fu_268[0]),
        .Q(p_load61_reg_3892[0]),
        .R(1'b0));
  FDRE \p_load61_reg_3892_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_135_fu_268[1]),
        .Q(p_load61_reg_3892[1]),
        .R(1'b0));
  FDRE \p_load61_reg_3892_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_135_fu_268[2]),
        .Q(p_load61_reg_3892[2]),
        .R(1'b0));
  FDRE \p_load61_reg_3892_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_135_fu_268[3]),
        .Q(p_load61_reg_3892[3]),
        .R(1'b0));
  FDRE \p_load61_reg_3892_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_135_fu_268[4]),
        .Q(p_load61_reg_3892[4]),
        .R(1'b0));
  FDRE \p_load61_reg_3892_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_135_fu_268[5]),
        .Q(p_load61_reg_3892[5]),
        .R(1'b0));
  FDRE \p_load61_reg_3892_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_135_fu_268[6]),
        .Q(p_load61_reg_3892[6]),
        .R(1'b0));
  FDRE \p_load61_reg_3892_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_135_fu_268[7]),
        .Q(p_load61_reg_3892[7]),
        .R(1'b0));
  FDRE \p_load61_reg_3892_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_135_fu_268[8]),
        .Q(p_load61_reg_3892[8]),
        .R(1'b0));
  FDRE \p_load61_reg_3892_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_135_fu_268[9]),
        .Q(p_load61_reg_3892[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load62_reg_3887_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load62_reg_3887[0]),
        .Q(\p_load62_reg_3887_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load62_reg_3887_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load62_reg_3887[1]),
        .Q(\p_load62_reg_3887_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load62_reg_3887_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load62_reg_3887[2]),
        .Q(\p_load62_reg_3887_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load62_reg_3887_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load62_reg_3887[3]),
        .Q(\p_load62_reg_3887_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load62_reg_3887_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load62_reg_3887[4]),
        .Q(\p_load62_reg_3887_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load62_reg_3887_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load62_reg_3887[5]),
        .Q(\p_load62_reg_3887_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load62_reg_3887_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load62_reg_3887[6]),
        .Q(\p_load62_reg_3887_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load62_reg_3887_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load62_reg_3887[7]),
        .Q(\p_load62_reg_3887_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load62_reg_3887_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load62_reg_3887[8]),
        .Q(\p_load62_reg_3887_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3887_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load62_reg_3887_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load62_reg_3887[9]),
        .Q(\p_load62_reg_3887_reg[9]_0 [9]));
  FDRE \p_load62_reg_3887_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_134_fu_264[0]),
        .Q(p_load62_reg_3887[0]),
        .R(1'b0));
  FDRE \p_load62_reg_3887_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_134_fu_264[1]),
        .Q(p_load62_reg_3887[1]),
        .R(1'b0));
  FDRE \p_load62_reg_3887_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_134_fu_264[2]),
        .Q(p_load62_reg_3887[2]),
        .R(1'b0));
  FDRE \p_load62_reg_3887_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_134_fu_264[3]),
        .Q(p_load62_reg_3887[3]),
        .R(1'b0));
  FDRE \p_load62_reg_3887_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_134_fu_264[4]),
        .Q(p_load62_reg_3887[4]),
        .R(1'b0));
  FDRE \p_load62_reg_3887_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_134_fu_264[5]),
        .Q(p_load62_reg_3887[5]),
        .R(1'b0));
  FDRE \p_load62_reg_3887_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_134_fu_264[6]),
        .Q(p_load62_reg_3887[6]),
        .R(1'b0));
  FDRE \p_load62_reg_3887_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_134_fu_264[7]),
        .Q(p_load62_reg_3887[7]),
        .R(1'b0));
  FDRE \p_load62_reg_3887_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_134_fu_264[8]),
        .Q(p_load62_reg_3887[8]),
        .R(1'b0));
  FDRE \p_load62_reg_3887_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_134_fu_264[9]),
        .Q(p_load62_reg_3887[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load63_reg_3882_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load63_reg_3882[0]),
        .Q(\p_load63_reg_3882_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load63_reg_3882_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load63_reg_3882[1]),
        .Q(\p_load63_reg_3882_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load63_reg_3882_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load63_reg_3882[2]),
        .Q(\p_load63_reg_3882_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load63_reg_3882_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load63_reg_3882[3]),
        .Q(\p_load63_reg_3882_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load63_reg_3882_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load63_reg_3882[4]),
        .Q(\p_load63_reg_3882_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load63_reg_3882_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load63_reg_3882[5]),
        .Q(\p_load63_reg_3882_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load63_reg_3882_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load63_reg_3882[6]),
        .Q(\p_load63_reg_3882_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load63_reg_3882_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load63_reg_3882[7]),
        .Q(\p_load63_reg_3882_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load63_reg_3882_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load63_reg_3882[8]),
        .Q(\p_load63_reg_3882_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3882_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load63_reg_3882_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load63_reg_3882[9]),
        .Q(\p_load63_reg_3882_reg[9]_0 [9]));
  FDRE \p_load63_reg_3882_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_133_fu_260[0]),
        .Q(p_load63_reg_3882[0]),
        .R(1'b0));
  FDRE \p_load63_reg_3882_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_133_fu_260[1]),
        .Q(p_load63_reg_3882[1]),
        .R(1'b0));
  FDRE \p_load63_reg_3882_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_133_fu_260[2]),
        .Q(p_load63_reg_3882[2]),
        .R(1'b0));
  FDRE \p_load63_reg_3882_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_133_fu_260[3]),
        .Q(p_load63_reg_3882[3]),
        .R(1'b0));
  FDRE \p_load63_reg_3882_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_133_fu_260[4]),
        .Q(p_load63_reg_3882[4]),
        .R(1'b0));
  FDRE \p_load63_reg_3882_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_133_fu_260[5]),
        .Q(p_load63_reg_3882[5]),
        .R(1'b0));
  FDRE \p_load63_reg_3882_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_133_fu_260[6]),
        .Q(p_load63_reg_3882[6]),
        .R(1'b0));
  FDRE \p_load63_reg_3882_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_133_fu_260[7]),
        .Q(p_load63_reg_3882[7]),
        .R(1'b0));
  FDRE \p_load63_reg_3882_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_133_fu_260[8]),
        .Q(p_load63_reg_3882[8]),
        .R(1'b0));
  FDRE \p_load63_reg_3882_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_133_fu_260[9]),
        .Q(p_load63_reg_3882[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load64_reg_3876_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load64_reg_3876[0]),
        .Q(\p_load64_reg_3876_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load64_reg_3876_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load64_reg_3876[1]),
        .Q(\p_load64_reg_3876_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load64_reg_3876_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load64_reg_3876[2]),
        .Q(\p_load64_reg_3876_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load64_reg_3876_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load64_reg_3876[3]),
        .Q(\p_load64_reg_3876_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load64_reg_3876_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load64_reg_3876[4]),
        .Q(\p_load64_reg_3876_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load64_reg_3876_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load64_reg_3876[5]),
        .Q(\p_load64_reg_3876_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load64_reg_3876_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load64_reg_3876[6]),
        .Q(\p_load64_reg_3876_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load64_reg_3876_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load64_reg_3876[7]),
        .Q(\p_load64_reg_3876_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load64_reg_3876_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load64_reg_3876[8]),
        .Q(\p_load64_reg_3876_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3876_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load64_reg_3876_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load64_reg_3876[9]),
        .Q(\p_load64_reg_3876_reg[9]_0 [9]));
  FDRE \p_load64_reg_3876_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_132_fu_256[0]),
        .Q(p_load64_reg_3876[0]),
        .R(1'b0));
  FDRE \p_load64_reg_3876_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_132_fu_256[1]),
        .Q(p_load64_reg_3876[1]),
        .R(1'b0));
  FDRE \p_load64_reg_3876_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_132_fu_256[2]),
        .Q(p_load64_reg_3876[2]),
        .R(1'b0));
  FDRE \p_load64_reg_3876_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_132_fu_256[3]),
        .Q(p_load64_reg_3876[3]),
        .R(1'b0));
  FDRE \p_load64_reg_3876_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_132_fu_256[4]),
        .Q(p_load64_reg_3876[4]),
        .R(1'b0));
  FDRE \p_load64_reg_3876_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_132_fu_256[5]),
        .Q(p_load64_reg_3876[5]),
        .R(1'b0));
  FDRE \p_load64_reg_3876_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_132_fu_256[6]),
        .Q(p_load64_reg_3876[6]),
        .R(1'b0));
  FDRE \p_load64_reg_3876_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_132_fu_256[7]),
        .Q(p_load64_reg_3876[7]),
        .R(1'b0));
  FDRE \p_load64_reg_3876_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_132_fu_256[8]),
        .Q(p_load64_reg_3876[8]),
        .R(1'b0));
  FDRE \p_load64_reg_3876_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_132_fu_256[9]),
        .Q(p_load64_reg_3876[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load65_reg_3871_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load65_reg_3871[0]),
        .Q(D[0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load65_reg_3871_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load65_reg_3871[1]),
        .Q(D[1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load65_reg_3871_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load65_reg_3871[2]),
        .Q(D[2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load65_reg_3871_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load65_reg_3871[3]),
        .Q(D[3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load65_reg_3871_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load65_reg_3871[4]),
        .Q(D[4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load65_reg_3871_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load65_reg_3871[5]),
        .Q(D[5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load65_reg_3871_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load65_reg_3871[6]),
        .Q(D[6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load65_reg_3871_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load65_reg_3871[7]),
        .Q(D[7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load65_reg_3871_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load65_reg_3871[8]),
        .Q(D[8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3871_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load65_reg_3871_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load65_reg_3871[9]),
        .Q(D[9]));
  FDRE \p_load65_reg_3871_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_131_fu_252_reg_n_5_[0] ),
        .Q(p_load65_reg_3871[0]),
        .R(1'b0));
  FDRE \p_load65_reg_3871_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_131_fu_252_reg_n_5_[1] ),
        .Q(p_load65_reg_3871[1]),
        .R(1'b0));
  FDRE \p_load65_reg_3871_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_131_fu_252_reg_n_5_[2] ),
        .Q(p_load65_reg_3871[2]),
        .R(1'b0));
  FDRE \p_load65_reg_3871_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_131_fu_252_reg_n_5_[3] ),
        .Q(p_load65_reg_3871[3]),
        .R(1'b0));
  FDRE \p_load65_reg_3871_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_131_fu_252_reg_n_5_[4] ),
        .Q(p_load65_reg_3871[4]),
        .R(1'b0));
  FDRE \p_load65_reg_3871_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_131_fu_252_reg_n_5_[5] ),
        .Q(p_load65_reg_3871[5]),
        .R(1'b0));
  FDRE \p_load65_reg_3871_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_131_fu_252_reg_n_5_[6] ),
        .Q(p_load65_reg_3871[6]),
        .R(1'b0));
  FDRE \p_load65_reg_3871_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_131_fu_252_reg_n_5_[7] ),
        .Q(p_load65_reg_3871[7]),
        .R(1'b0));
  FDRE \p_load65_reg_3871_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_131_fu_252_reg_n_5_[8] ),
        .Q(p_load65_reg_3871[8]),
        .R(1'b0));
  FDRE \p_load65_reg_3871_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_131_fu_252_reg_n_5_[9] ),
        .Q(p_load65_reg_3871[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load67_reg_3866_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load67_reg_3866[0]),
        .Q(\p_load67_reg_3866_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load67_reg_3866_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load67_reg_3866[1]),
        .Q(\p_load67_reg_3866_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load67_reg_3866_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load67_reg_3866[2]),
        .Q(\p_load67_reg_3866_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load67_reg_3866_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load67_reg_3866[3]),
        .Q(\p_load67_reg_3866_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load67_reg_3866_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load67_reg_3866[4]),
        .Q(\p_load67_reg_3866_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load67_reg_3866_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load67_reg_3866[5]),
        .Q(\p_load67_reg_3866_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load67_reg_3866_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load67_reg_3866[6]),
        .Q(\p_load67_reg_3866_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load67_reg_3866_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load67_reg_3866[7]),
        .Q(\p_load67_reg_3866_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load67_reg_3866_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load67_reg_3866[8]),
        .Q(\p_load67_reg_3866_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3866_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load67_reg_3866_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load67_reg_3866[9]),
        .Q(\p_load67_reg_3866_reg[9]_0 [9]));
  FDRE \p_load67_reg_3866_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln458_fu_1661_p1[1]),
        .Q(p_load67_reg_3866[0]),
        .R(1'b0));
  FDRE \p_load67_reg_3866_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln458_fu_1661_p1[2]),
        .Q(p_load67_reg_3866[1]),
        .R(1'b0));
  FDRE \p_load67_reg_3866_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln458_fu_1661_p1[3]),
        .Q(p_load67_reg_3866[2]),
        .R(1'b0));
  FDRE \p_load67_reg_3866_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln458_fu_1661_p1[4]),
        .Q(p_load67_reg_3866[3]),
        .R(1'b0));
  FDRE \p_load67_reg_3866_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln458_fu_1661_p1[5]),
        .Q(p_load67_reg_3866[4]),
        .R(1'b0));
  FDRE \p_load67_reg_3866_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln458_fu_1661_p1[6]),
        .Q(p_load67_reg_3866[5]),
        .R(1'b0));
  FDRE \p_load67_reg_3866_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln458_fu_1661_p1[7]),
        .Q(p_load67_reg_3866[6]),
        .R(1'b0));
  FDRE \p_load67_reg_3866_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln458_fu_1661_p1[8]),
        .Q(p_load67_reg_3866[7]),
        .R(1'b0));
  FDRE \p_load67_reg_3866_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln458_fu_1661_p1[9]),
        .Q(p_load67_reg_3866[8]),
        .R(1'b0));
  FDRE \p_load67_reg_3866_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln458_fu_1661_p1[10]),
        .Q(p_load67_reg_3866[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load69_reg_3861_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load69_reg_3861[0]),
        .Q(\p_load69_reg_3861_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load69_reg_3861_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load69_reg_3861[1]),
        .Q(\p_load69_reg_3861_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load69_reg_3861_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load69_reg_3861[2]),
        .Q(\p_load69_reg_3861_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load69_reg_3861_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load69_reg_3861[3]),
        .Q(\p_load69_reg_3861_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load69_reg_3861_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load69_reg_3861[4]),
        .Q(\p_load69_reg_3861_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load69_reg_3861_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load69_reg_3861[5]),
        .Q(\p_load69_reg_3861_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load69_reg_3861_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load69_reg_3861[6]),
        .Q(\p_load69_reg_3861_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load69_reg_3861_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load69_reg_3861[7]),
        .Q(\p_load69_reg_3861_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load69_reg_3861_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load69_reg_3861[8]),
        .Q(\p_load69_reg_3861_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3861_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load69_reg_3861_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load69_reg_3861[9]),
        .Q(\p_load69_reg_3861_reg[9]_0 [9]));
  FDRE \p_load69_reg_3861_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_129_fu_244[0]),
        .Q(p_load69_reg_3861[0]),
        .R(1'b0));
  FDRE \p_load69_reg_3861_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_129_fu_244[1]),
        .Q(p_load69_reg_3861[1]),
        .R(1'b0));
  FDRE \p_load69_reg_3861_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_129_fu_244[2]),
        .Q(p_load69_reg_3861[2]),
        .R(1'b0));
  FDRE \p_load69_reg_3861_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_129_fu_244[3]),
        .Q(p_load69_reg_3861[3]),
        .R(1'b0));
  FDRE \p_load69_reg_3861_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_129_fu_244[4]),
        .Q(p_load69_reg_3861[4]),
        .R(1'b0));
  FDRE \p_load69_reg_3861_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_129_fu_244[5]),
        .Q(p_load69_reg_3861[5]),
        .R(1'b0));
  FDRE \p_load69_reg_3861_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_129_fu_244[6]),
        .Q(p_load69_reg_3861[6]),
        .R(1'b0));
  FDRE \p_load69_reg_3861_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_129_fu_244[7]),
        .Q(p_load69_reg_3861[7]),
        .R(1'b0));
  FDRE \p_load69_reg_3861_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_129_fu_244[8]),
        .Q(p_load69_reg_3861[8]),
        .R(1'b0));
  FDRE \p_load69_reg_3861_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_129_fu_244[9]),
        .Q(p_load69_reg_3861[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load71_reg_3856_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load71_reg_3856[0]),
        .Q(\p_load71_reg_3856_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load71_reg_3856_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load71_reg_3856[1]),
        .Q(\p_load71_reg_3856_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load71_reg_3856_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load71_reg_3856[2]),
        .Q(\p_load71_reg_3856_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load71_reg_3856_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load71_reg_3856[3]),
        .Q(\p_load71_reg_3856_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load71_reg_3856_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load71_reg_3856[4]),
        .Q(\p_load71_reg_3856_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load71_reg_3856_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load71_reg_3856[5]),
        .Q(\p_load71_reg_3856_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load71_reg_3856_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load71_reg_3856[6]),
        .Q(\p_load71_reg_3856_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load71_reg_3856_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load71_reg_3856[7]),
        .Q(\p_load71_reg_3856_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load71_reg_3856_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load71_reg_3856[8]),
        .Q(\p_load71_reg_3856_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3856_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load71_reg_3856_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load71_reg_3856[9]),
        .Q(\p_load71_reg_3856_reg[9]_0 [9]));
  FDRE \p_load71_reg_3856_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln460_fu_1721_p1[1]),
        .Q(p_load71_reg_3856[0]),
        .R(1'b0));
  FDRE \p_load71_reg_3856_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln460_fu_1721_p1[2]),
        .Q(p_load71_reg_3856[1]),
        .R(1'b0));
  FDRE \p_load71_reg_3856_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln460_fu_1721_p1[3]),
        .Q(p_load71_reg_3856[2]),
        .R(1'b0));
  FDRE \p_load71_reg_3856_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln460_fu_1721_p1[4]),
        .Q(p_load71_reg_3856[3]),
        .R(1'b0));
  FDRE \p_load71_reg_3856_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln460_fu_1721_p1[5]),
        .Q(p_load71_reg_3856[4]),
        .R(1'b0));
  FDRE \p_load71_reg_3856_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln460_fu_1721_p1[6]),
        .Q(p_load71_reg_3856[5]),
        .R(1'b0));
  FDRE \p_load71_reg_3856_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln460_fu_1721_p1[7]),
        .Q(p_load71_reg_3856[6]),
        .R(1'b0));
  FDRE \p_load71_reg_3856_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln460_fu_1721_p1[8]),
        .Q(p_load71_reg_3856[7]),
        .R(1'b0));
  FDRE \p_load71_reg_3856_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln460_fu_1721_p1[9]),
        .Q(p_load71_reg_3856[8]),
        .R(1'b0));
  FDRE \p_load71_reg_3856_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(zext_ln460_fu_1721_p1[10]),
        .Q(p_load71_reg_3856[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load73_reg_3851_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load73_reg_3851[0]),
        .Q(\p_load73_reg_3851_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load73_reg_3851_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load73_reg_3851[1]),
        .Q(\p_load73_reg_3851_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load73_reg_3851_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load73_reg_3851[2]),
        .Q(\p_load73_reg_3851_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load73_reg_3851_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load73_reg_3851[3]),
        .Q(\p_load73_reg_3851_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load73_reg_3851_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load73_reg_3851[4]),
        .Q(\p_load73_reg_3851_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load73_reg_3851_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load73_reg_3851[5]),
        .Q(\p_load73_reg_3851_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load73_reg_3851_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load73_reg_3851[6]),
        .Q(\p_load73_reg_3851_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load73_reg_3851_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load73_reg_3851[7]),
        .Q(\p_load73_reg_3851_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load73_reg_3851_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load73_reg_3851[8]),
        .Q(\p_load73_reg_3851_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3851_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load73_reg_3851_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load73_reg_3851[9]),
        .Q(\p_load73_reg_3851_reg[9]_0 [9]));
  FDRE \p_load73_reg_3851_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_127_fu_236[0]),
        .Q(p_load73_reg_3851[0]),
        .R(1'b0));
  FDRE \p_load73_reg_3851_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_127_fu_236[1]),
        .Q(p_load73_reg_3851[1]),
        .R(1'b0));
  FDRE \p_load73_reg_3851_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_127_fu_236[2]),
        .Q(p_load73_reg_3851[2]),
        .R(1'b0));
  FDRE \p_load73_reg_3851_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_127_fu_236[3]),
        .Q(p_load73_reg_3851[3]),
        .R(1'b0));
  FDRE \p_load73_reg_3851_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_127_fu_236[4]),
        .Q(p_load73_reg_3851[4]),
        .R(1'b0));
  FDRE \p_load73_reg_3851_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_127_fu_236[5]),
        .Q(p_load73_reg_3851[5]),
        .R(1'b0));
  FDRE \p_load73_reg_3851_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_127_fu_236[6]),
        .Q(p_load73_reg_3851[6]),
        .R(1'b0));
  FDRE \p_load73_reg_3851_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_127_fu_236[7]),
        .Q(p_load73_reg_3851[7]),
        .R(1'b0));
  FDRE \p_load73_reg_3851_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_127_fu_236[8]),
        .Q(p_load73_reg_3851[8]),
        .R(1'b0));
  FDRE \p_load73_reg_3851_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(empty_127_fu_236[9]),
        .Q(p_load73_reg_3851[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg[0]_srl12 " *) 
  SRL16E \p_load_reg_3951_pp0_iter14_reg_reg[0]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load_reg_3951[0]),
        .Q(\p_load_reg_3951_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg[1]_srl12 " *) 
  SRL16E \p_load_reg_3951_pp0_iter14_reg_reg[1]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load_reg_3951[1]),
        .Q(\p_load_reg_3951_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg[2]_srl12 " *) 
  SRL16E \p_load_reg_3951_pp0_iter14_reg_reg[2]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load_reg_3951[2]),
        .Q(\p_load_reg_3951_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg[3]_srl12 " *) 
  SRL16E \p_load_reg_3951_pp0_iter14_reg_reg[3]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load_reg_3951[3]),
        .Q(\p_load_reg_3951_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg[4]_srl12 " *) 
  SRL16E \p_load_reg_3951_pp0_iter14_reg_reg[4]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load_reg_3951[4]),
        .Q(\p_load_reg_3951_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg[5]_srl12 " *) 
  SRL16E \p_load_reg_3951_pp0_iter14_reg_reg[5]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load_reg_3951[5]),
        .Q(\p_load_reg_3951_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg[6]_srl12 " *) 
  SRL16E \p_load_reg_3951_pp0_iter14_reg_reg[6]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load_reg_3951[6]),
        .Q(\p_load_reg_3951_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg[7]_srl12 " *) 
  SRL16E \p_load_reg_3951_pp0_iter14_reg_reg[7]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load_reg_3951[7]),
        .Q(\p_load_reg_3951_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg[8]_srl12 " *) 
  SRL16E \p_load_reg_3951_pp0_iter14_reg_reg[8]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load_reg_3951[8]),
        .Q(\p_load_reg_3951_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3951_pp0_iter14_reg_reg[9]_srl12 " *) 
  SRL16E \p_load_reg_3951_pp0_iter14_reg_reg[9]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_load_reg_3951[9]),
        .Q(\p_load_reg_3951_reg[9]_0 [9]));
  FDRE \p_load_reg_3951_reg[0] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_146_fu_312_reg_n_5_[0] ),
        .Q(p_load_reg_3951[0]),
        .R(1'b0));
  FDRE \p_load_reg_3951_reg[1] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_146_fu_312_reg_n_5_[1] ),
        .Q(p_load_reg_3951[1]),
        .R(1'b0));
  FDRE \p_load_reg_3951_reg[2] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_146_fu_312_reg_n_5_[2] ),
        .Q(p_load_reg_3951[2]),
        .R(1'b0));
  FDRE \p_load_reg_3951_reg[3] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_146_fu_312_reg_n_5_[3] ),
        .Q(p_load_reg_3951[3]),
        .R(1'b0));
  FDRE \p_load_reg_3951_reg[4] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_146_fu_312_reg_n_5_[4] ),
        .Q(p_load_reg_3951[4]),
        .R(1'b0));
  FDRE \p_load_reg_3951_reg[5] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_146_fu_312_reg_n_5_[5] ),
        .Q(p_load_reg_3951[5]),
        .R(1'b0));
  FDRE \p_load_reg_3951_reg[6] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_146_fu_312_reg_n_5_[6] ),
        .Q(p_load_reg_3951[6]),
        .R(1'b0));
  FDRE \p_load_reg_3951_reg[7] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_146_fu_312_reg_n_5_[7] ),
        .Q(p_load_reg_3951[7]),
        .R(1'b0));
  FDRE \p_load_reg_3951_reg[8] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_146_fu_312_reg_n_5_[8] ),
        .Q(p_load_reg_3951[8]),
        .R(1'b0));
  FDRE \p_load_reg_3951_reg[9] 
       (.C(ap_clk),
        .CE(frp_pipeline_valid_U_valid_out[2]),
        .D(\empty_146_fu_312_reg_n_5_[9] ),
        .Q(p_load_reg_3951[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pf_all_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(pf_imgG_U_pf_done),
        .Q(pf_all_done),
        .R(SR));
  (* BlockingType = "1" *) 
  (* CeilLog2FDepth = "5" *) 
  (* CeilLog2Stages = "5" *) 
  (* DataWidth = "30" *) 
  (* FDEPTH = "18" *) 
  (* KEEP_HIERARCHY = "yes" *) 
  (* NUM_STAGES = "17" *) 
  (* NumWrites = "1" *) 
  (* PfAllDoneEnable = "2" *) 
  (* PipeLatency = "17" *) 
  (* PipelineII = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_frp_fifoout pf_imgG_U
       (.ap_clk(ap_clk),
        .ap_rst(SR),
        .ap_start(1'b0),
        .data_in(or_ln587_3_fu_3470_p4),
        .data_in_last(ap_loop_exit_ready_pp0_iter15_reg),
        .data_in_vld(data_in_vld),
        .data_out(imgG_din),
        .data_out_read(imgG_full_n),
        .data_out_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write),
        .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets),
        .pf_all_done(pf_all_done),
        .pf_continue(1'b1),
        .pf_done(pf_imgG_U_pf_done),
        .pf_ready(pf_imgG_U_pf_ready),
        .valid({valid_out,frp_pipeline_valid_U_valid_out}));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h20)) 
    pf_imgG_U_i_1
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(cmp689_reg_684),
        .I2(g_2_reg_718_pp0_iter15_reg[9]),
        .O(or_ln587_3_fu_3470_p4[29]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h20)) 
    pf_imgG_U_i_10
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(cmp689_reg_684),
        .I2(g_2_reg_718_pp0_iter15_reg[0]),
        .O(or_ln587_3_fu_3470_p4[20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h54)) 
    pf_imgG_U_i_11
       (.I0(tmp_51_reg_4318),
        .I1(icmp_ln510_reg_4324),
        .I2(g_1_reg_4313[9]),
        .O(or_ln587_3_fu_3470_p4[19]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h54)) 
    pf_imgG_U_i_12
       (.I0(tmp_51_reg_4318),
        .I1(icmp_ln510_reg_4324),
        .I2(g_1_reg_4313[8]),
        .O(or_ln587_3_fu_3470_p4[18]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h54)) 
    pf_imgG_U_i_13
       (.I0(tmp_51_reg_4318),
        .I1(icmp_ln510_reg_4324),
        .I2(g_1_reg_4313[7]),
        .O(or_ln587_3_fu_3470_p4[17]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h54)) 
    pf_imgG_U_i_14
       (.I0(tmp_51_reg_4318),
        .I1(icmp_ln510_reg_4324),
        .I2(g_1_reg_4313[6]),
        .O(or_ln587_3_fu_3470_p4[16]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h54)) 
    pf_imgG_U_i_15
       (.I0(tmp_51_reg_4318),
        .I1(icmp_ln510_reg_4324),
        .I2(g_1_reg_4313[5]),
        .O(or_ln587_3_fu_3470_p4[15]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h54)) 
    pf_imgG_U_i_16
       (.I0(tmp_51_reg_4318),
        .I1(icmp_ln510_reg_4324),
        .I2(g_1_reg_4313[4]),
        .O(or_ln587_3_fu_3470_p4[14]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h54)) 
    pf_imgG_U_i_17
       (.I0(tmp_51_reg_4318),
        .I1(icmp_ln510_reg_4324),
        .I2(g_1_reg_4313[3]),
        .O(or_ln587_3_fu_3470_p4[13]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h54)) 
    pf_imgG_U_i_18
       (.I0(tmp_51_reg_4318),
        .I1(icmp_ln510_reg_4324),
        .I2(g_1_reg_4313[2]),
        .O(or_ln587_3_fu_3470_p4[12]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h54)) 
    pf_imgG_U_i_19
       (.I0(tmp_51_reg_4318),
        .I1(icmp_ln510_reg_4324),
        .I2(g_1_reg_4313[1]),
        .O(or_ln587_3_fu_3470_p4[11]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h20)) 
    pf_imgG_U_i_2
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(cmp689_reg_684),
        .I2(g_2_reg_718_pp0_iter15_reg[8]),
        .O(or_ln587_3_fu_3470_p4[28]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h54)) 
    pf_imgG_U_i_20
       (.I0(tmp_51_reg_4318),
        .I1(icmp_ln510_reg_4324),
        .I2(g_1_reg_4313[0]),
        .O(or_ln587_3_fu_3470_p4[10]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h80)) 
    pf_imgG_U_i_21
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(g_2_reg_718_pp0_iter15_reg[9]),
        .I2(cmp689_reg_684),
        .O(or_ln587_3_fu_3470_p4[9]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h80)) 
    pf_imgG_U_i_22
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(g_2_reg_718_pp0_iter15_reg[8]),
        .I2(cmp689_reg_684),
        .O(or_ln587_3_fu_3470_p4[8]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h80)) 
    pf_imgG_U_i_23
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(g_2_reg_718_pp0_iter15_reg[7]),
        .I2(cmp689_reg_684),
        .O(or_ln587_3_fu_3470_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h80)) 
    pf_imgG_U_i_24
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(g_2_reg_718_pp0_iter15_reg[6]),
        .I2(cmp689_reg_684),
        .O(or_ln587_3_fu_3470_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h80)) 
    pf_imgG_U_i_25
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(g_2_reg_718_pp0_iter15_reg[5]),
        .I2(cmp689_reg_684),
        .O(or_ln587_3_fu_3470_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h80)) 
    pf_imgG_U_i_26
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(g_2_reg_718_pp0_iter15_reg[4]),
        .I2(cmp689_reg_684),
        .O(or_ln587_3_fu_3470_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h80)) 
    pf_imgG_U_i_27
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(g_2_reg_718_pp0_iter15_reg[3]),
        .I2(cmp689_reg_684),
        .O(or_ln587_3_fu_3470_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h80)) 
    pf_imgG_U_i_28
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(g_2_reg_718_pp0_iter15_reg[2]),
        .I2(cmp689_reg_684),
        .O(or_ln587_3_fu_3470_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h80)) 
    pf_imgG_U_i_29
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(g_2_reg_718_pp0_iter15_reg[1]),
        .I2(cmp689_reg_684),
        .O(or_ln587_3_fu_3470_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h20)) 
    pf_imgG_U_i_3
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(cmp689_reg_684),
        .I2(g_2_reg_718_pp0_iter15_reg[7]),
        .O(or_ln587_3_fu_3470_p4[27]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h80)) 
    pf_imgG_U_i_30
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(g_2_reg_718_pp0_iter15_reg[0]),
        .I2(cmp689_reg_684),
        .O(or_ln587_3_fu_3470_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h20)) 
    pf_imgG_U_i_4
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(cmp689_reg_684),
        .I2(g_2_reg_718_pp0_iter15_reg[6]),
        .O(or_ln587_3_fu_3470_p4[26]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h20)) 
    pf_imgG_U_i_5
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(cmp689_reg_684),
        .I2(g_2_reg_718_pp0_iter15_reg[5]),
        .O(or_ln587_3_fu_3470_p4[25]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h20)) 
    pf_imgG_U_i_6
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(cmp689_reg_684),
        .I2(g_2_reg_718_pp0_iter15_reg[4]),
        .O(or_ln587_3_fu_3470_p4[24]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h20)) 
    pf_imgG_U_i_7
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(cmp689_reg_684),
        .I2(g_2_reg_718_pp0_iter15_reg[3]),
        .O(or_ln587_3_fu_3470_p4[23]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h20)) 
    pf_imgG_U_i_8
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(cmp689_reg_684),
        .I2(g_2_reg_718_pp0_iter15_reg[2]),
        .O(or_ln587_3_fu_3470_p4[22]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h20)) 
    pf_imgG_U_i_9
       (.I0(icmp_ln439_reg_3824_pp0_iter15_reg),
        .I1(cmp689_reg_684),
        .I2(g_2_reg_718_pp0_iter15_reg[1]),
        .O(or_ln587_3_fu_3470_p4[21]));
  CARRY8 q0_reg_0_i_1
       (.CI(q0_reg_0_i_2_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q0_reg_0_i_1_CO_UNCONNECTED[7:3],q0_reg_0_i_1_n_10,NLW_q0_reg_0_i_1_CO_UNCONNECTED[1],q0_reg_0_i_1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q0_reg_0_i_3_n_5}),
        .O({NLW_q0_reg_0_i_1_O_UNCONNECTED[7:2],q0_reg_0_i_1_n_19,q0_reg_0_i_1_n_20}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,q0_reg_0_i_4_n_5,q0_reg_0_i_5_n_5}));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    q0_reg_0_i_10
       (.I0(w_8_reg_4202[2]),
        .I1(w_7_reg_4218[2]),
        .I2(add_ln495_reg_4224[2]),
        .O(q0_reg_0_i_10_n_5));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    q0_reg_0_i_11
       (.I0(w_8_reg_4202[1]),
        .I1(w_7_reg_4218[1]),
        .I2(add_ln495_reg_4224[1]),
        .O(q0_reg_0_i_11_n_5));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    q0_reg_0_i_12
       (.I0(w_8_reg_4202[0]),
        .I1(w_7_reg_4218[0]),
        .I2(add_ln495_reg_4224[0]),
        .O(q0_reg_0_i_12_n_5));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_0_i_13
       (.I0(w_8_reg_4202[7]),
        .I1(w_7_reg_4218[7]),
        .I2(add_ln495_reg_4224[7]),
        .I3(q0_reg_0_i_6_n_5),
        .O(q0_reg_0_i_13_n_5));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_0_i_14
       (.I0(w_8_reg_4202[6]),
        .I1(w_7_reg_4218[6]),
        .I2(add_ln495_reg_4224[6]),
        .I3(q0_reg_0_i_7_n_5),
        .O(q0_reg_0_i_14_n_5));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_0_i_15
       (.I0(w_8_reg_4202[5]),
        .I1(w_7_reg_4218[5]),
        .I2(add_ln495_reg_4224[5]),
        .I3(q0_reg_0_i_8_n_5),
        .O(q0_reg_0_i_15_n_5));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_0_i_16
       (.I0(w_8_reg_4202[4]),
        .I1(w_7_reg_4218[4]),
        .I2(add_ln495_reg_4224[4]),
        .I3(q0_reg_0_i_9_n_5),
        .O(q0_reg_0_i_16_n_5));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_0_i_17
       (.I0(w_8_reg_4202[3]),
        .I1(w_7_reg_4218[3]),
        .I2(add_ln495_reg_4224[3]),
        .I3(q0_reg_0_i_10_n_5),
        .O(q0_reg_0_i_17_n_5));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_0_i_18
       (.I0(w_8_reg_4202[2]),
        .I1(w_7_reg_4218[2]),
        .I2(add_ln495_reg_4224[2]),
        .I3(q0_reg_0_i_11_n_5),
        .O(q0_reg_0_i_18_n_5));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_0_i_19
       (.I0(w_8_reg_4202[1]),
        .I1(w_7_reg_4218[1]),
        .I2(add_ln495_reg_4224[1]),
        .I3(q0_reg_0_i_12_n_5),
        .O(q0_reg_0_i_19_n_5));
  CARRY8 q0_reg_0_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({q0_reg_0_i_2_n_5,q0_reg_0_i_2_n_6,q0_reg_0_i_2_n_7,q0_reg_0_i_2_n_8,q0_reg_0_i_2_n_9,q0_reg_0_i_2_n_10,q0_reg_0_i_2_n_11,q0_reg_0_i_2_n_12}),
        .DI({q0_reg_0_i_6_n_5,q0_reg_0_i_7_n_5,q0_reg_0_i_8_n_5,q0_reg_0_i_9_n_5,q0_reg_0_i_10_n_5,q0_reg_0_i_11_n_5,q0_reg_0_i_12_n_5,1'b0}),
        .O({q0_reg_0_i_2_n_13,q0_reg_0_i_2_n_14,q0_reg_0_i_2_n_15,q0_reg_0_i_2_n_16,q0_reg_0_i_2_n_17,q0_reg_0_i_2_n_18,q0_reg_0_i_2_n_19,q0_reg_0_i_2_n_20}),
        .S({q0_reg_0_i_13_n_5,q0_reg_0_i_14_n_5,q0_reg_0_i_15_n_5,q0_reg_0_i_16_n_5,q0_reg_0_i_17_n_5,q0_reg_0_i_18_n_5,q0_reg_0_i_19_n_5,q0_reg_0_i_20_n_5}));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    q0_reg_0_i_20
       (.I0(w_8_reg_4202[0]),
        .I1(w_7_reg_4218[0]),
        .I2(add_ln495_reg_4224[0]),
        .O(q0_reg_0_i_20_n_5));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    q0_reg_0_i_3
       (.I0(w_8_reg_4202[7]),
        .I1(w_7_reg_4218[7]),
        .I2(add_ln495_reg_4224[7]),
        .O(q0_reg_0_i_3_n_5));
  LUT3 #(
    .INIT(8'hE8)) 
    q0_reg_0_i_4
       (.I0(w_8_reg_4202[8]),
        .I1(w_7_reg_4218[8]),
        .I2(add_ln495_reg_4224[8]),
        .O(q0_reg_0_i_4_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_0_i_5
       (.I0(q0_reg_0_i_3_n_5),
        .I1(w_7_reg_4218[8]),
        .I2(w_8_reg_4202[8]),
        .I3(add_ln495_reg_4224[8]),
        .O(q0_reg_0_i_5_n_5));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    q0_reg_0_i_6
       (.I0(w_8_reg_4202[6]),
        .I1(w_7_reg_4218[6]),
        .I2(add_ln495_reg_4224[6]),
        .O(q0_reg_0_i_6_n_5));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    q0_reg_0_i_7
       (.I0(w_8_reg_4202[5]),
        .I1(w_7_reg_4218[5]),
        .I2(add_ln495_reg_4224[5]),
        .O(q0_reg_0_i_7_n_5));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    q0_reg_0_i_8
       (.I0(w_8_reg_4202[4]),
        .I1(w_7_reg_4218[4]),
        .I2(add_ln495_reg_4224[4]),
        .O(q0_reg_0_i_8_n_5));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    q0_reg_0_i_9
       (.I0(w_8_reg_4202[3]),
        .I1(w_7_reg_4218[3]),
        .I2(add_ln495_reg_4224[3]),
        .O(q0_reg_0_i_9_n_5));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_1_reg_3987[10]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[8]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[8]),
        .I2(zext_ln452_fu_1477_p1[8]),
        .O(\sext_ln465_1_reg_3987[10]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_1_reg_3987[10]_i_3 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[7]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[7]),
        .I2(zext_ln452_fu_1477_p1[7]),
        .O(\sext_ln465_1_reg_3987[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln465_1_reg_3987[10]_i_4 
       (.I0(zext_ln452_fu_1477_p1[9]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[9]),
        .I2(ap_phi_reg_pp0_iter3_empty_156_reg_814[9]),
        .I3(zext_ln452_fu_1477_p1[10]),
        .O(\sext_ln465_1_reg_3987[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_1_reg_3987[10]_i_5 
       (.I0(zext_ln452_fu_1477_p1[8]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[8]),
        .I2(ap_phi_reg_pp0_iter3_empty_156_reg_814[8]),
        .I3(zext_ln452_fu_1477_p1[9]),
        .I4(ap_phi_reg_pp0_iter3_empty_164_reg_832[9]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[9]),
        .O(\sext_ln465_1_reg_3987[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_1_reg_3987[10]_i_6 
       (.I0(zext_ln452_fu_1477_p1[7]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[7]),
        .I2(ap_phi_reg_pp0_iter3_empty_156_reg_814[7]),
        .I3(zext_ln452_fu_1477_p1[8]),
        .I4(ap_phi_reg_pp0_iter3_empty_164_reg_832[8]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[8]),
        .O(\sext_ln465_1_reg_3987[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_1_reg_3987[11]_i_1 
       (.I0(\sext_ln465_1_reg_3987_reg[10]_i_1_n_9 ),
        .O(K_2_fu_1495_p2[11]));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_1_reg_3987[7]_i_10 
       (.I0(zext_ln452_fu_1477_p1[5]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[5]),
        .I2(ap_phi_reg_pp0_iter3_empty_156_reg_814[5]),
        .I3(zext_ln452_fu_1477_p1[6]),
        .I4(ap_phi_reg_pp0_iter3_empty_164_reg_832[6]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[6]),
        .O(\sext_ln465_1_reg_3987[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_1_reg_3987[7]_i_11 
       (.I0(zext_ln452_fu_1477_p1[4]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[4]),
        .I2(ap_phi_reg_pp0_iter3_empty_156_reg_814[4]),
        .I3(zext_ln452_fu_1477_p1[5]),
        .I4(ap_phi_reg_pp0_iter3_empty_164_reg_832[5]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[5]),
        .O(\sext_ln465_1_reg_3987[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_1_reg_3987[7]_i_12 
       (.I0(zext_ln452_fu_1477_p1[3]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[3]),
        .I2(ap_phi_reg_pp0_iter3_empty_156_reg_814[3]),
        .I3(zext_ln452_fu_1477_p1[4]),
        .I4(ap_phi_reg_pp0_iter3_empty_164_reg_832[4]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[4]),
        .O(\sext_ln465_1_reg_3987[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_1_reg_3987[7]_i_13 
       (.I0(zext_ln452_fu_1477_p1[2]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[2]),
        .I2(ap_phi_reg_pp0_iter3_empty_156_reg_814[2]),
        .I3(zext_ln452_fu_1477_p1[3]),
        .I4(ap_phi_reg_pp0_iter3_empty_164_reg_832[3]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[3]),
        .O(\sext_ln465_1_reg_3987[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \sext_ln465_1_reg_3987[7]_i_14 
       (.I0(ap_phi_reg_pp0_iter3_empty_164_reg_832[1]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[1]),
        .I2(zext_ln452_fu_1477_p1[2]),
        .I3(ap_phi_reg_pp0_iter3_empty_164_reg_832[2]),
        .I4(ap_phi_reg_pp0_iter3_empty_156_reg_814[2]),
        .O(\sext_ln465_1_reg_3987[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln465_1_reg_3987[7]_i_15 
       (.I0(ap_phi_reg_pp0_iter3_empty_164_reg_832[1]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[1]),
        .I2(zext_ln452_fu_1477_p1[1]),
        .O(\sext_ln465_1_reg_3987[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln465_1_reg_3987[7]_i_16 
       (.I0(ap_phi_reg_pp0_iter3_empty_164_reg_832[0]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[0]),
        .O(\sext_ln465_1_reg_3987[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_1_reg_3987[7]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[6]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[6]),
        .I2(zext_ln452_fu_1477_p1[6]),
        .O(\sext_ln465_1_reg_3987[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_1_reg_3987[7]_i_3 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[5]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[5]),
        .I2(zext_ln452_fu_1477_p1[5]),
        .O(\sext_ln465_1_reg_3987[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_1_reg_3987[7]_i_4 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[4]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[4]),
        .I2(zext_ln452_fu_1477_p1[4]),
        .O(\sext_ln465_1_reg_3987[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_1_reg_3987[7]_i_5 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[3]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[3]),
        .I2(zext_ln452_fu_1477_p1[3]),
        .O(\sext_ln465_1_reg_3987[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_1_reg_3987[7]_i_6 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[2]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[2]),
        .I2(zext_ln452_fu_1477_p1[2]),
        .O(\sext_ln465_1_reg_3987[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln465_1_reg_3987[7]_i_7 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[1]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[1]),
        .O(\sext_ln465_1_reg_3987[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_1_reg_3987[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter3_empty_164_reg_832[0]),
        .O(\sext_ln465_1_reg_3987[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_1_reg_3987[7]_i_9 
       (.I0(zext_ln452_fu_1477_p1[6]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[6]),
        .I2(ap_phi_reg_pp0_iter3_empty_156_reg_814[6]),
        .I3(zext_ln452_fu_1477_p1[7]),
        .I4(ap_phi_reg_pp0_iter3_empty_164_reg_832[7]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[7]),
        .O(\sext_ln465_1_reg_3987[7]_i_9_n_5 ));
  FDRE \sext_ln465_1_reg_3987_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_1_reg_3987[0]),
        .Q(sext_ln465_1_reg_3987_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_1_reg_3987[10]),
        .Q(sext_ln465_1_reg_3987_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_1_reg_3987[11]),
        .Q(sext_ln465_1_reg_3987_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_1_reg_3987[1]),
        .Q(sext_ln465_1_reg_3987_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_1_reg_3987[2]),
        .Q(sext_ln465_1_reg_3987_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_1_reg_3987[3]),
        .Q(sext_ln465_1_reg_3987_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_1_reg_3987[4]),
        .Q(sext_ln465_1_reg_3987_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_1_reg_3987[5]),
        .Q(sext_ln465_1_reg_3987_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_1_reg_3987[6]),
        .Q(sext_ln465_1_reg_3987_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_1_reg_3987[7]),
        .Q(sext_ln465_1_reg_3987_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_1_reg_3987[8]),
        .Q(sext_ln465_1_reg_3987_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_1_reg_3987[9]),
        .Q(sext_ln465_1_reg_3987_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_2_fu_1495_p2[0]),
        .Q(sext_ln465_1_reg_3987[0]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_2_fu_1495_p2[10]),
        .Q(sext_ln465_1_reg_3987[10]),
        .R(1'b0));
  CARRY8 \sext_ln465_1_reg_3987_reg[10]_i_1 
       (.CI(\sext_ln465_1_reg_3987_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln465_1_reg_3987_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln465_1_reg_3987_reg[10]_i_1_n_9 ,\NLW_sext_ln465_1_reg_3987_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln465_1_reg_3987_reg[10]_i_1_n_11 ,\sext_ln465_1_reg_3987_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln452_fu_1477_p1[10],\sext_ln465_1_reg_3987[10]_i_2_n_5 ,\sext_ln465_1_reg_3987[10]_i_3_n_5 }),
        .O({\NLW_sext_ln465_1_reg_3987_reg[10]_i_1_O_UNCONNECTED [7:3],K_2_fu_1495_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln465_1_reg_3987[10]_i_4_n_5 ,\sext_ln465_1_reg_3987[10]_i_5_n_5 ,\sext_ln465_1_reg_3987[10]_i_6_n_5 }));
  FDRE \sext_ln465_1_reg_3987_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_2_fu_1495_p2[11]),
        .Q(sext_ln465_1_reg_3987[11]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_2_fu_1495_p2[1]),
        .Q(sext_ln465_1_reg_3987[1]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_2_fu_1495_p2[2]),
        .Q(sext_ln465_1_reg_3987[2]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_2_fu_1495_p2[3]),
        .Q(sext_ln465_1_reg_3987[3]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_2_fu_1495_p2[4]),
        .Q(sext_ln465_1_reg_3987[4]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_2_fu_1495_p2[5]),
        .Q(sext_ln465_1_reg_3987[5]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_2_fu_1495_p2[6]),
        .Q(sext_ln465_1_reg_3987[6]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_2_fu_1495_p2[7]),
        .Q(sext_ln465_1_reg_3987[7]),
        .R(1'b0));
  CARRY8 \sext_ln465_1_reg_3987_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln465_1_reg_3987_reg[7]_i_1_n_5 ,\sext_ln465_1_reg_3987_reg[7]_i_1_n_6 ,\sext_ln465_1_reg_3987_reg[7]_i_1_n_7 ,\sext_ln465_1_reg_3987_reg[7]_i_1_n_8 ,\sext_ln465_1_reg_3987_reg[7]_i_1_n_9 ,\sext_ln465_1_reg_3987_reg[7]_i_1_n_10 ,\sext_ln465_1_reg_3987_reg[7]_i_1_n_11 ,\sext_ln465_1_reg_3987_reg[7]_i_1_n_12 }),
        .DI({\sext_ln465_1_reg_3987[7]_i_2_n_5 ,\sext_ln465_1_reg_3987[7]_i_3_n_5 ,\sext_ln465_1_reg_3987[7]_i_4_n_5 ,\sext_ln465_1_reg_3987[7]_i_5_n_5 ,\sext_ln465_1_reg_3987[7]_i_6_n_5 ,\sext_ln465_1_reg_3987[7]_i_7_n_5 ,zext_ln452_fu_1477_p1[1],\sext_ln465_1_reg_3987[7]_i_8_n_5 }),
        .O(K_2_fu_1495_p2[7:0]),
        .S({\sext_ln465_1_reg_3987[7]_i_9_n_5 ,\sext_ln465_1_reg_3987[7]_i_10_n_5 ,\sext_ln465_1_reg_3987[7]_i_11_n_5 ,\sext_ln465_1_reg_3987[7]_i_12_n_5 ,\sext_ln465_1_reg_3987[7]_i_13_n_5 ,\sext_ln465_1_reg_3987[7]_i_14_n_5 ,\sext_ln465_1_reg_3987[7]_i_15_n_5 ,\sext_ln465_1_reg_3987[7]_i_16_n_5 }));
  FDRE \sext_ln465_1_reg_3987_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_2_fu_1495_p2[8]),
        .Q(sext_ln465_1_reg_3987[8]),
        .R(1'b0));
  FDRE \sext_ln465_1_reg_3987_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_2_fu_1495_p2[9]),
        .Q(sext_ln465_1_reg_3987[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_2_reg_3992[10]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_empty_149_reg_796[8]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[8]),
        .I2(zext_ln454_fu_1537_p1[8]),
        .O(\sext_ln465_2_reg_3992[10]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_2_reg_3992[10]_i_3 
       (.I0(ap_phi_reg_pp0_iter3_empty_149_reg_796[7]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[7]),
        .I2(zext_ln454_fu_1537_p1[7]),
        .O(\sext_ln465_2_reg_3992[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln465_2_reg_3992[10]_i_4 
       (.I0(zext_ln454_fu_1537_p1[9]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[9]),
        .I2(ap_phi_reg_pp0_iter3_empty_149_reg_796[9]),
        .I3(zext_ln454_fu_1537_p1[10]),
        .O(\sext_ln465_2_reg_3992[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_2_reg_3992[10]_i_5 
       (.I0(zext_ln454_fu_1537_p1[8]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[8]),
        .I2(ap_phi_reg_pp0_iter3_empty_149_reg_796[8]),
        .I3(zext_ln454_fu_1537_p1[9]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[9]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[9]),
        .O(\sext_ln465_2_reg_3992[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_2_reg_3992[10]_i_6 
       (.I0(zext_ln454_fu_1537_p1[7]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[7]),
        .I2(ap_phi_reg_pp0_iter3_empty_149_reg_796[7]),
        .I3(zext_ln454_fu_1537_p1[8]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[8]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[8]),
        .O(\sext_ln465_2_reg_3992[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_2_reg_3992[11]_i_1 
       (.I0(\sext_ln465_2_reg_3992_reg[10]_i_1_n_9 ),
        .O(K_4_fu_1555_p2[11]));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_2_reg_3992[7]_i_10 
       (.I0(zext_ln454_fu_1537_p1[5]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[5]),
        .I2(ap_phi_reg_pp0_iter3_empty_149_reg_796[5]),
        .I3(zext_ln454_fu_1537_p1[6]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[6]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[6]),
        .O(\sext_ln465_2_reg_3992[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_2_reg_3992[7]_i_11 
       (.I0(zext_ln454_fu_1537_p1[4]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[4]),
        .I2(ap_phi_reg_pp0_iter3_empty_149_reg_796[4]),
        .I3(zext_ln454_fu_1537_p1[5]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[5]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[5]),
        .O(\sext_ln465_2_reg_3992[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_2_reg_3992[7]_i_12 
       (.I0(zext_ln454_fu_1537_p1[3]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[3]),
        .I2(ap_phi_reg_pp0_iter3_empty_149_reg_796[3]),
        .I3(zext_ln454_fu_1537_p1[4]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[4]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[4]),
        .O(\sext_ln465_2_reg_3992[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_2_reg_3992[7]_i_13 
       (.I0(zext_ln454_fu_1537_p1[2]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[2]),
        .I2(ap_phi_reg_pp0_iter3_empty_149_reg_796[2]),
        .I3(zext_ln454_fu_1537_p1[3]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[3]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[3]),
        .O(\sext_ln465_2_reg_3992[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \sext_ln465_2_reg_3992[7]_i_14 
       (.I0(ap_phi_reg_pp0_iter3_empty_149_reg_796[1]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[1]),
        .I2(zext_ln454_fu_1537_p1[2]),
        .I3(ap_phi_reg_pp0_iter3_empty_149_reg_796[2]),
        .I4(ap_phi_reg_pp0_iter3_empty_156_reg_814[2]),
        .O(\sext_ln465_2_reg_3992[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln465_2_reg_3992[7]_i_15 
       (.I0(ap_phi_reg_pp0_iter3_empty_149_reg_796[1]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[1]),
        .I2(zext_ln454_fu_1537_p1[1]),
        .O(\sext_ln465_2_reg_3992[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln465_2_reg_3992[7]_i_16 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[0]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[0]),
        .O(\sext_ln465_2_reg_3992[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_2_reg_3992[7]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_empty_149_reg_796[6]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[6]),
        .I2(zext_ln454_fu_1537_p1[6]),
        .O(\sext_ln465_2_reg_3992[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_2_reg_3992[7]_i_3 
       (.I0(ap_phi_reg_pp0_iter3_empty_149_reg_796[5]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[5]),
        .I2(zext_ln454_fu_1537_p1[5]),
        .O(\sext_ln465_2_reg_3992[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_2_reg_3992[7]_i_4 
       (.I0(ap_phi_reg_pp0_iter3_empty_149_reg_796[4]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[4]),
        .I2(zext_ln454_fu_1537_p1[4]),
        .O(\sext_ln465_2_reg_3992[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_2_reg_3992[7]_i_5 
       (.I0(ap_phi_reg_pp0_iter3_empty_149_reg_796[3]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[3]),
        .I2(zext_ln454_fu_1537_p1[3]),
        .O(\sext_ln465_2_reg_3992[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_2_reg_3992[7]_i_6 
       (.I0(ap_phi_reg_pp0_iter3_empty_149_reg_796[2]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[2]),
        .I2(zext_ln454_fu_1537_p1[2]),
        .O(\sext_ln465_2_reg_3992[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln465_2_reg_3992[7]_i_7 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[1]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[1]),
        .O(\sext_ln465_2_reg_3992[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_2_reg_3992[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[0]),
        .O(\sext_ln465_2_reg_3992[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_2_reg_3992[7]_i_9 
       (.I0(zext_ln454_fu_1537_p1[6]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[6]),
        .I2(ap_phi_reg_pp0_iter3_empty_149_reg_796[6]),
        .I3(zext_ln454_fu_1537_p1[7]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[7]),
        .I5(ap_phi_reg_pp0_iter3_empty_156_reg_814[7]),
        .O(\sext_ln465_2_reg_3992[7]_i_9_n_5 ));
  FDRE \sext_ln465_2_reg_3992_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_2_reg_3992[0]),
        .Q(sext_ln465_2_reg_3992_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_2_reg_3992[10]),
        .Q(sext_ln465_2_reg_3992_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_2_reg_3992[11]),
        .Q(sext_ln465_2_reg_3992_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_2_reg_3992[1]),
        .Q(sext_ln465_2_reg_3992_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_2_reg_3992[2]),
        .Q(sext_ln465_2_reg_3992_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_2_reg_3992[3]),
        .Q(sext_ln465_2_reg_3992_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_2_reg_3992[4]),
        .Q(sext_ln465_2_reg_3992_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_2_reg_3992[5]),
        .Q(sext_ln465_2_reg_3992_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_2_reg_3992[6]),
        .Q(sext_ln465_2_reg_3992_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_2_reg_3992[7]),
        .Q(sext_ln465_2_reg_3992_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_2_reg_3992[8]),
        .Q(sext_ln465_2_reg_3992_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_2_reg_3992[9]),
        .Q(sext_ln465_2_reg_3992_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_4_fu_1555_p2[0]),
        .Q(sext_ln465_2_reg_3992[0]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_4_fu_1555_p2[10]),
        .Q(sext_ln465_2_reg_3992[10]),
        .R(1'b0));
  CARRY8 \sext_ln465_2_reg_3992_reg[10]_i_1 
       (.CI(\sext_ln465_2_reg_3992_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln465_2_reg_3992_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln465_2_reg_3992_reg[10]_i_1_n_9 ,\NLW_sext_ln465_2_reg_3992_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln465_2_reg_3992_reg[10]_i_1_n_11 ,\sext_ln465_2_reg_3992_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln454_fu_1537_p1[10],\sext_ln465_2_reg_3992[10]_i_2_n_5 ,\sext_ln465_2_reg_3992[10]_i_3_n_5 }),
        .O({\NLW_sext_ln465_2_reg_3992_reg[10]_i_1_O_UNCONNECTED [7:3],K_4_fu_1555_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln465_2_reg_3992[10]_i_4_n_5 ,\sext_ln465_2_reg_3992[10]_i_5_n_5 ,\sext_ln465_2_reg_3992[10]_i_6_n_5 }));
  FDRE \sext_ln465_2_reg_3992_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_4_fu_1555_p2[11]),
        .Q(sext_ln465_2_reg_3992[11]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_4_fu_1555_p2[1]),
        .Q(sext_ln465_2_reg_3992[1]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_4_fu_1555_p2[2]),
        .Q(sext_ln465_2_reg_3992[2]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_4_fu_1555_p2[3]),
        .Q(sext_ln465_2_reg_3992[3]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_4_fu_1555_p2[4]),
        .Q(sext_ln465_2_reg_3992[4]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_4_fu_1555_p2[5]),
        .Q(sext_ln465_2_reg_3992[5]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_4_fu_1555_p2[6]),
        .Q(sext_ln465_2_reg_3992[6]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_4_fu_1555_p2[7]),
        .Q(sext_ln465_2_reg_3992[7]),
        .R(1'b0));
  CARRY8 \sext_ln465_2_reg_3992_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln465_2_reg_3992_reg[7]_i_1_n_5 ,\sext_ln465_2_reg_3992_reg[7]_i_1_n_6 ,\sext_ln465_2_reg_3992_reg[7]_i_1_n_7 ,\sext_ln465_2_reg_3992_reg[7]_i_1_n_8 ,\sext_ln465_2_reg_3992_reg[7]_i_1_n_9 ,\sext_ln465_2_reg_3992_reg[7]_i_1_n_10 ,\sext_ln465_2_reg_3992_reg[7]_i_1_n_11 ,\sext_ln465_2_reg_3992_reg[7]_i_1_n_12 }),
        .DI({\sext_ln465_2_reg_3992[7]_i_2_n_5 ,\sext_ln465_2_reg_3992[7]_i_3_n_5 ,\sext_ln465_2_reg_3992[7]_i_4_n_5 ,\sext_ln465_2_reg_3992[7]_i_5_n_5 ,\sext_ln465_2_reg_3992[7]_i_6_n_5 ,\sext_ln465_2_reg_3992[7]_i_7_n_5 ,zext_ln454_fu_1537_p1[1],\sext_ln465_2_reg_3992[7]_i_8_n_5 }),
        .O(K_4_fu_1555_p2[7:0]),
        .S({\sext_ln465_2_reg_3992[7]_i_9_n_5 ,\sext_ln465_2_reg_3992[7]_i_10_n_5 ,\sext_ln465_2_reg_3992[7]_i_11_n_5 ,\sext_ln465_2_reg_3992[7]_i_12_n_5 ,\sext_ln465_2_reg_3992[7]_i_13_n_5 ,\sext_ln465_2_reg_3992[7]_i_14_n_5 ,\sext_ln465_2_reg_3992[7]_i_15_n_5 ,\sext_ln465_2_reg_3992[7]_i_16_n_5 }));
  FDRE \sext_ln465_2_reg_3992_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_4_fu_1555_p2[8]),
        .Q(sext_ln465_2_reg_3992[8]),
        .R(1'b0));
  FDRE \sext_ln465_2_reg_3992_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_4_fu_1555_p2[9]),
        .Q(sext_ln465_2_reg_3992[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_3_reg_3997[10]_i_2 
       (.I0(empty_148_reg_660[8]),
        .I1(g_2_reg_718__0[8]),
        .I2(zext_ln456_fu_1605_p1[8]),
        .O(\sext_ln465_3_reg_3997[10]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_3_reg_3997[10]_i_3 
       (.I0(empty_148_reg_660[7]),
        .I1(g_2_reg_718__0[7]),
        .I2(zext_ln456_fu_1605_p1[7]),
        .O(\sext_ln465_3_reg_3997[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln465_3_reg_3997[10]_i_4 
       (.I0(zext_ln456_fu_1605_p1[9]),
        .I1(g_2_reg_718__0[9]),
        .I2(empty_148_reg_660[9]),
        .I3(zext_ln456_fu_1605_p1[10]),
        .O(\sext_ln465_3_reg_3997[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_3_reg_3997[10]_i_5 
       (.I0(zext_ln456_fu_1605_p1[8]),
        .I1(g_2_reg_718__0[8]),
        .I2(empty_148_reg_660[8]),
        .I3(zext_ln456_fu_1605_p1[9]),
        .I4(empty_148_reg_660[9]),
        .I5(g_2_reg_718__0[9]),
        .O(\sext_ln465_3_reg_3997[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_3_reg_3997[10]_i_6 
       (.I0(zext_ln456_fu_1605_p1[7]),
        .I1(g_2_reg_718__0[7]),
        .I2(empty_148_reg_660[7]),
        .I3(zext_ln456_fu_1605_p1[8]),
        .I4(empty_148_reg_660[8]),
        .I5(g_2_reg_718__0[8]),
        .O(\sext_ln465_3_reg_3997[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_3_reg_3997[11]_i_1 
       (.I0(\sext_ln465_3_reg_3997_reg[10]_i_1_n_9 ),
        .O(K_6_fu_1615_p2[11]));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_3_reg_3997[7]_i_10 
       (.I0(zext_ln456_fu_1605_p1[5]),
        .I1(g_2_reg_718__0[5]),
        .I2(empty_148_reg_660[5]),
        .I3(zext_ln456_fu_1605_p1[6]),
        .I4(empty_148_reg_660[6]),
        .I5(g_2_reg_718__0[6]),
        .O(\sext_ln465_3_reg_3997[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_3_reg_3997[7]_i_11 
       (.I0(zext_ln456_fu_1605_p1[4]),
        .I1(g_2_reg_718__0[4]),
        .I2(empty_148_reg_660[4]),
        .I3(zext_ln456_fu_1605_p1[5]),
        .I4(empty_148_reg_660[5]),
        .I5(g_2_reg_718__0[5]),
        .O(\sext_ln465_3_reg_3997[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_3_reg_3997[7]_i_12 
       (.I0(zext_ln456_fu_1605_p1[3]),
        .I1(g_2_reg_718__0[3]),
        .I2(empty_148_reg_660[3]),
        .I3(zext_ln456_fu_1605_p1[4]),
        .I4(empty_148_reg_660[4]),
        .I5(g_2_reg_718__0[4]),
        .O(\sext_ln465_3_reg_3997[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_3_reg_3997[7]_i_13 
       (.I0(zext_ln456_fu_1605_p1[2]),
        .I1(g_2_reg_718__0[2]),
        .I2(empty_148_reg_660[2]),
        .I3(zext_ln456_fu_1605_p1[3]),
        .I4(empty_148_reg_660[3]),
        .I5(g_2_reg_718__0[3]),
        .O(\sext_ln465_3_reg_3997[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \sext_ln465_3_reg_3997[7]_i_14 
       (.I0(empty_148_reg_660[1]),
        .I1(g_2_reg_718__0[1]),
        .I2(zext_ln456_fu_1605_p1[2]),
        .I3(empty_148_reg_660[2]),
        .I4(g_2_reg_718__0[2]),
        .O(\sext_ln465_3_reg_3997[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln465_3_reg_3997[7]_i_15 
       (.I0(empty_148_reg_660[1]),
        .I1(g_2_reg_718__0[1]),
        .I2(zext_ln456_fu_1605_p1[1]),
        .O(\sext_ln465_3_reg_3997[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln465_3_reg_3997[7]_i_16 
       (.I0(g_2_reg_718__0[0]),
        .I1(empty_148_reg_660[0]),
        .O(\sext_ln465_3_reg_3997[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_3_reg_3997[7]_i_2 
       (.I0(empty_148_reg_660[6]),
        .I1(g_2_reg_718__0[6]),
        .I2(zext_ln456_fu_1605_p1[6]),
        .O(\sext_ln465_3_reg_3997[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_3_reg_3997[7]_i_3 
       (.I0(empty_148_reg_660[5]),
        .I1(g_2_reg_718__0[5]),
        .I2(zext_ln456_fu_1605_p1[5]),
        .O(\sext_ln465_3_reg_3997[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_3_reg_3997[7]_i_4 
       (.I0(empty_148_reg_660[4]),
        .I1(g_2_reg_718__0[4]),
        .I2(zext_ln456_fu_1605_p1[4]),
        .O(\sext_ln465_3_reg_3997[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_3_reg_3997[7]_i_5 
       (.I0(empty_148_reg_660[3]),
        .I1(g_2_reg_718__0[3]),
        .I2(zext_ln456_fu_1605_p1[3]),
        .O(\sext_ln465_3_reg_3997[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_3_reg_3997[7]_i_6 
       (.I0(empty_148_reg_660[2]),
        .I1(g_2_reg_718__0[2]),
        .I2(zext_ln456_fu_1605_p1[2]),
        .O(\sext_ln465_3_reg_3997[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln465_3_reg_3997[7]_i_7 
       (.I0(g_2_reg_718__0[1]),
        .I1(empty_148_reg_660[1]),
        .O(\sext_ln465_3_reg_3997[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_3_reg_3997[7]_i_8 
       (.I0(g_2_reg_718__0[0]),
        .O(\sext_ln465_3_reg_3997[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_3_reg_3997[7]_i_9 
       (.I0(zext_ln456_fu_1605_p1[6]),
        .I1(g_2_reg_718__0[6]),
        .I2(empty_148_reg_660[6]),
        .I3(zext_ln456_fu_1605_p1[7]),
        .I4(empty_148_reg_660[7]),
        .I5(g_2_reg_718__0[7]),
        .O(\sext_ln465_3_reg_3997[7]_i_9_n_5 ));
  FDRE \sext_ln465_3_reg_3997_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_3_reg_3997[0]),
        .Q(sext_ln465_3_reg_3997_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_3_reg_3997[10]),
        .Q(sext_ln465_3_reg_3997_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_3_reg_3997[11]),
        .Q(sext_ln465_3_reg_3997_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_3_reg_3997[1]),
        .Q(sext_ln465_3_reg_3997_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_3_reg_3997[2]),
        .Q(sext_ln465_3_reg_3997_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_3_reg_3997[3]),
        .Q(sext_ln465_3_reg_3997_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_3_reg_3997[4]),
        .Q(sext_ln465_3_reg_3997_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_3_reg_3997[5]),
        .Q(sext_ln465_3_reg_3997_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_3_reg_3997[6]),
        .Q(sext_ln465_3_reg_3997_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_3_reg_3997[7]),
        .Q(sext_ln465_3_reg_3997_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_3_reg_3997[8]),
        .Q(sext_ln465_3_reg_3997_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_3_reg_3997[9]),
        .Q(sext_ln465_3_reg_3997_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_6_fu_1615_p2[0]),
        .Q(sext_ln465_3_reg_3997[0]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_6_fu_1615_p2[10]),
        .Q(sext_ln465_3_reg_3997[10]),
        .R(1'b0));
  CARRY8 \sext_ln465_3_reg_3997_reg[10]_i_1 
       (.CI(\sext_ln465_3_reg_3997_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln465_3_reg_3997_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln465_3_reg_3997_reg[10]_i_1_n_9 ,\NLW_sext_ln465_3_reg_3997_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln465_3_reg_3997_reg[10]_i_1_n_11 ,\sext_ln465_3_reg_3997_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln456_fu_1605_p1[10],\sext_ln465_3_reg_3997[10]_i_2_n_5 ,\sext_ln465_3_reg_3997[10]_i_3_n_5 }),
        .O({\NLW_sext_ln465_3_reg_3997_reg[10]_i_1_O_UNCONNECTED [7:3],K_6_fu_1615_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln465_3_reg_3997[10]_i_4_n_5 ,\sext_ln465_3_reg_3997[10]_i_5_n_5 ,\sext_ln465_3_reg_3997[10]_i_6_n_5 }));
  FDRE \sext_ln465_3_reg_3997_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_6_fu_1615_p2[11]),
        .Q(sext_ln465_3_reg_3997[11]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_6_fu_1615_p2[1]),
        .Q(sext_ln465_3_reg_3997[1]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_6_fu_1615_p2[2]),
        .Q(sext_ln465_3_reg_3997[2]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_6_fu_1615_p2[3]),
        .Q(sext_ln465_3_reg_3997[3]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_6_fu_1615_p2[4]),
        .Q(sext_ln465_3_reg_3997[4]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_6_fu_1615_p2[5]),
        .Q(sext_ln465_3_reg_3997[5]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_6_fu_1615_p2[6]),
        .Q(sext_ln465_3_reg_3997[6]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_6_fu_1615_p2[7]),
        .Q(sext_ln465_3_reg_3997[7]),
        .R(1'b0));
  CARRY8 \sext_ln465_3_reg_3997_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln465_3_reg_3997_reg[7]_i_1_n_5 ,\sext_ln465_3_reg_3997_reg[7]_i_1_n_6 ,\sext_ln465_3_reg_3997_reg[7]_i_1_n_7 ,\sext_ln465_3_reg_3997_reg[7]_i_1_n_8 ,\sext_ln465_3_reg_3997_reg[7]_i_1_n_9 ,\sext_ln465_3_reg_3997_reg[7]_i_1_n_10 ,\sext_ln465_3_reg_3997_reg[7]_i_1_n_11 ,\sext_ln465_3_reg_3997_reg[7]_i_1_n_12 }),
        .DI({\sext_ln465_3_reg_3997[7]_i_2_n_5 ,\sext_ln465_3_reg_3997[7]_i_3_n_5 ,\sext_ln465_3_reg_3997[7]_i_4_n_5 ,\sext_ln465_3_reg_3997[7]_i_5_n_5 ,\sext_ln465_3_reg_3997[7]_i_6_n_5 ,\sext_ln465_3_reg_3997[7]_i_7_n_5 ,zext_ln456_fu_1605_p1[1],\sext_ln465_3_reg_3997[7]_i_8_n_5 }),
        .O(K_6_fu_1615_p2[7:0]),
        .S({\sext_ln465_3_reg_3997[7]_i_9_n_5 ,\sext_ln465_3_reg_3997[7]_i_10_n_5 ,\sext_ln465_3_reg_3997[7]_i_11_n_5 ,\sext_ln465_3_reg_3997[7]_i_12_n_5 ,\sext_ln465_3_reg_3997[7]_i_13_n_5 ,\sext_ln465_3_reg_3997[7]_i_14_n_5 ,\sext_ln465_3_reg_3997[7]_i_15_n_5 ,\sext_ln465_3_reg_3997[7]_i_16_n_5 }));
  FDRE \sext_ln465_3_reg_3997_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_6_fu_1615_p2[8]),
        .Q(sext_ln465_3_reg_3997[8]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_3997_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_6_fu_1615_p2[9]),
        .Q(sext_ln465_3_reg_3997[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_reg_3981[10]_i_2 
       (.I0(g_2_reg_718__0[8]),
        .I1(empty_163_reg_776[8]),
        .I2(zext_ln450_fu_1401_p1[8]),
        .O(\sext_ln465_reg_3981[10]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_reg_3981[10]_i_3 
       (.I0(g_2_reg_718__0[7]),
        .I1(empty_163_reg_776[7]),
        .I2(zext_ln450_fu_1401_p1[7]),
        .O(\sext_ln465_reg_3981[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln465_reg_3981[10]_i_4 
       (.I0(zext_ln450_fu_1401_p1[9]),
        .I1(empty_163_reg_776[9]),
        .I2(g_2_reg_718__0[9]),
        .I3(zext_ln450_fu_1401_p1[10]),
        .O(\sext_ln465_reg_3981[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_reg_3981[10]_i_5 
       (.I0(zext_ln450_fu_1401_p1[8]),
        .I1(empty_163_reg_776[8]),
        .I2(g_2_reg_718__0[8]),
        .I3(zext_ln450_fu_1401_p1[9]),
        .I4(empty_163_reg_776[9]),
        .I5(g_2_reg_718__0[9]),
        .O(\sext_ln465_reg_3981[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_reg_3981[10]_i_6 
       (.I0(zext_ln450_fu_1401_p1[7]),
        .I1(empty_163_reg_776[7]),
        .I2(g_2_reg_718__0[7]),
        .I3(zext_ln450_fu_1401_p1[8]),
        .I4(empty_163_reg_776[8]),
        .I5(g_2_reg_718__0[8]),
        .O(\sext_ln465_reg_3981[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_reg_3981[11]_i_1 
       (.I0(\sext_ln465_reg_3981_reg[10]_i_1_n_9 ),
        .O(K_fu_1427_p2[11]));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_reg_3981[7]_i_10 
       (.I0(zext_ln450_fu_1401_p1[5]),
        .I1(empty_163_reg_776[5]),
        .I2(g_2_reg_718__0[5]),
        .I3(zext_ln450_fu_1401_p1[6]),
        .I4(empty_163_reg_776[6]),
        .I5(g_2_reg_718__0[6]),
        .O(\sext_ln465_reg_3981[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_reg_3981[7]_i_11 
       (.I0(zext_ln450_fu_1401_p1[4]),
        .I1(empty_163_reg_776[4]),
        .I2(g_2_reg_718__0[4]),
        .I3(zext_ln450_fu_1401_p1[5]),
        .I4(empty_163_reg_776[5]),
        .I5(g_2_reg_718__0[5]),
        .O(\sext_ln465_reg_3981[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_reg_3981[7]_i_12 
       (.I0(zext_ln450_fu_1401_p1[3]),
        .I1(empty_163_reg_776[3]),
        .I2(g_2_reg_718__0[3]),
        .I3(zext_ln450_fu_1401_p1[4]),
        .I4(empty_163_reg_776[4]),
        .I5(g_2_reg_718__0[4]),
        .O(\sext_ln465_reg_3981[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_reg_3981[7]_i_13 
       (.I0(zext_ln450_fu_1401_p1[2]),
        .I1(empty_163_reg_776[2]),
        .I2(g_2_reg_718__0[2]),
        .I3(zext_ln450_fu_1401_p1[3]),
        .I4(empty_163_reg_776[3]),
        .I5(g_2_reg_718__0[3]),
        .O(\sext_ln465_reg_3981[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \sext_ln465_reg_3981[7]_i_14 
       (.I0(empty_163_reg_776[1]),
        .I1(g_2_reg_718__0[1]),
        .I2(zext_ln450_fu_1401_p1[2]),
        .I3(empty_163_reg_776[2]),
        .I4(g_2_reg_718__0[2]),
        .O(\sext_ln465_reg_3981[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln465_reg_3981[7]_i_15 
       (.I0(empty_163_reg_776[1]),
        .I1(g_2_reg_718__0[1]),
        .I2(zext_ln450_fu_1401_p1[1]),
        .O(\sext_ln465_reg_3981[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln465_reg_3981[7]_i_16 
       (.I0(g_2_reg_718__0[0]),
        .I1(empty_163_reg_776[0]),
        .O(\sext_ln465_reg_3981[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_reg_3981[7]_i_2 
       (.I0(g_2_reg_718__0[6]),
        .I1(empty_163_reg_776[6]),
        .I2(zext_ln450_fu_1401_p1[6]),
        .O(\sext_ln465_reg_3981[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_reg_3981[7]_i_3 
       (.I0(g_2_reg_718__0[5]),
        .I1(empty_163_reg_776[5]),
        .I2(zext_ln450_fu_1401_p1[5]),
        .O(\sext_ln465_reg_3981[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_reg_3981[7]_i_4 
       (.I0(g_2_reg_718__0[4]),
        .I1(empty_163_reg_776[4]),
        .I2(zext_ln450_fu_1401_p1[4]),
        .O(\sext_ln465_reg_3981[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_reg_3981[7]_i_5 
       (.I0(g_2_reg_718__0[3]),
        .I1(empty_163_reg_776[3]),
        .I2(zext_ln450_fu_1401_p1[3]),
        .O(\sext_ln465_reg_3981[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_reg_3981[7]_i_6 
       (.I0(g_2_reg_718__0[2]),
        .I1(empty_163_reg_776[2]),
        .I2(zext_ln450_fu_1401_p1[2]),
        .O(\sext_ln465_reg_3981[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln465_reg_3981[7]_i_7 
       (.I0(g_2_reg_718__0[1]),
        .I1(empty_163_reg_776[1]),
        .O(\sext_ln465_reg_3981[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_reg_3981[7]_i_8 
       (.I0(empty_163_reg_776[0]),
        .O(\sext_ln465_reg_3981[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln465_reg_3981[7]_i_9 
       (.I0(zext_ln450_fu_1401_p1[6]),
        .I1(empty_163_reg_776[6]),
        .I2(g_2_reg_718__0[6]),
        .I3(zext_ln450_fu_1401_p1[7]),
        .I4(empty_163_reg_776[7]),
        .I5(g_2_reg_718__0[7]),
        .O(\sext_ln465_reg_3981[7]_i_9_n_5 ));
  FDRE \sext_ln465_reg_3981_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_reg_3981[0]),
        .Q(sext_ln465_reg_3981_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_reg_3981[10]),
        .Q(sext_ln465_reg_3981_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_reg_3981[11]),
        .Q(sext_ln465_reg_3981_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_reg_3981[1]),
        .Q(sext_ln465_reg_3981_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_reg_3981[2]),
        .Q(sext_ln465_reg_3981_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_reg_3981[3]),
        .Q(sext_ln465_reg_3981_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_reg_3981[4]),
        .Q(sext_ln465_reg_3981_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_reg_3981[5]),
        .Q(sext_ln465_reg_3981_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_reg_3981[6]),
        .Q(sext_ln465_reg_3981_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_reg_3981[7]),
        .Q(sext_ln465_reg_3981_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_reg_3981[8]),
        .Q(sext_ln465_reg_3981_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln465_reg_3981[9]),
        .Q(sext_ln465_reg_3981_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_fu_1427_p2[0]),
        .Q(sext_ln465_reg_3981[0]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_fu_1427_p2[10]),
        .Q(sext_ln465_reg_3981[10]),
        .R(1'b0));
  CARRY8 \sext_ln465_reg_3981_reg[10]_i_1 
       (.CI(\sext_ln465_reg_3981_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln465_reg_3981_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln465_reg_3981_reg[10]_i_1_n_9 ,\NLW_sext_ln465_reg_3981_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln465_reg_3981_reg[10]_i_1_n_11 ,\sext_ln465_reg_3981_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln450_fu_1401_p1[10],\sext_ln465_reg_3981[10]_i_2_n_5 ,\sext_ln465_reg_3981[10]_i_3_n_5 }),
        .O({\NLW_sext_ln465_reg_3981_reg[10]_i_1_O_UNCONNECTED [7:3],K_fu_1427_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln465_reg_3981[10]_i_4_n_5 ,\sext_ln465_reg_3981[10]_i_5_n_5 ,\sext_ln465_reg_3981[10]_i_6_n_5 }));
  FDRE \sext_ln465_reg_3981_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_fu_1427_p2[11]),
        .Q(sext_ln465_reg_3981[11]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_fu_1427_p2[1]),
        .Q(sext_ln465_reg_3981[1]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_fu_1427_p2[2]),
        .Q(sext_ln465_reg_3981[2]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_fu_1427_p2[3]),
        .Q(sext_ln465_reg_3981[3]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_fu_1427_p2[4]),
        .Q(sext_ln465_reg_3981[4]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_fu_1427_p2[5]),
        .Q(sext_ln465_reg_3981[5]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_fu_1427_p2[6]),
        .Q(sext_ln465_reg_3981[6]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_fu_1427_p2[7]),
        .Q(sext_ln465_reg_3981[7]),
        .R(1'b0));
  CARRY8 \sext_ln465_reg_3981_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln465_reg_3981_reg[7]_i_1_n_5 ,\sext_ln465_reg_3981_reg[7]_i_1_n_6 ,\sext_ln465_reg_3981_reg[7]_i_1_n_7 ,\sext_ln465_reg_3981_reg[7]_i_1_n_8 ,\sext_ln465_reg_3981_reg[7]_i_1_n_9 ,\sext_ln465_reg_3981_reg[7]_i_1_n_10 ,\sext_ln465_reg_3981_reg[7]_i_1_n_11 ,\sext_ln465_reg_3981_reg[7]_i_1_n_12 }),
        .DI({\sext_ln465_reg_3981[7]_i_2_n_5 ,\sext_ln465_reg_3981[7]_i_3_n_5 ,\sext_ln465_reg_3981[7]_i_4_n_5 ,\sext_ln465_reg_3981[7]_i_5_n_5 ,\sext_ln465_reg_3981[7]_i_6_n_5 ,\sext_ln465_reg_3981[7]_i_7_n_5 ,zext_ln450_fu_1401_p1[1],\sext_ln465_reg_3981[7]_i_8_n_5 }),
        .O(K_fu_1427_p2[7:0]),
        .S({\sext_ln465_reg_3981[7]_i_9_n_5 ,\sext_ln465_reg_3981[7]_i_10_n_5 ,\sext_ln465_reg_3981[7]_i_11_n_5 ,\sext_ln465_reg_3981[7]_i_12_n_5 ,\sext_ln465_reg_3981[7]_i_13_n_5 ,\sext_ln465_reg_3981[7]_i_14_n_5 ,\sext_ln465_reg_3981[7]_i_15_n_5 ,\sext_ln465_reg_3981[7]_i_16_n_5 }));
  FDRE \sext_ln465_reg_3981_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_fu_1427_p2[8]),
        .Q(sext_ln465_reg_3981[8]),
        .R(1'b0));
  FDRE \sext_ln465_reg_3981_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_fu_1427_p2[9]),
        .Q(sext_ln465_reg_3981[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_1_reg_4018[10]_i_2 
       (.I0(g_2_reg_718__0[8]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[8]),
        .I2(zext_ln453_fu_1509_p1[8]),
        .O(\sext_ln466_1_reg_4018[10]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_1_reg_4018[10]_i_3 
       (.I0(g_2_reg_718__0[7]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[7]),
        .I2(zext_ln453_fu_1509_p1[7]),
        .O(\sext_ln466_1_reg_4018[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln466_1_reg_4018[10]_i_4 
       (.I0(zext_ln453_fu_1509_p1[9]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[9]),
        .I2(g_2_reg_718__0[9]),
        .I3(zext_ln453_fu_1509_p1[10]),
        .O(\sext_ln466_1_reg_4018[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_1_reg_4018[10]_i_5 
       (.I0(zext_ln453_fu_1509_p1[8]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[8]),
        .I2(g_2_reg_718__0[8]),
        .I3(zext_ln453_fu_1509_p1[9]),
        .I4(ap_phi_reg_pp0_iter3_empty_156_reg_814[9]),
        .I5(g_2_reg_718__0[9]),
        .O(\sext_ln466_1_reg_4018[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_1_reg_4018[10]_i_6 
       (.I0(zext_ln453_fu_1509_p1[7]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[7]),
        .I2(g_2_reg_718__0[7]),
        .I3(zext_ln453_fu_1509_p1[8]),
        .I4(ap_phi_reg_pp0_iter3_empty_156_reg_814[8]),
        .I5(g_2_reg_718__0[8]),
        .O(\sext_ln466_1_reg_4018[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_1_reg_4018[11]_i_1 
       (.I0(\sext_ln466_1_reg_4018_reg[10]_i_1_n_9 ),
        .O(K_3_fu_1523_p2[11]));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_1_reg_4018[7]_i_10 
       (.I0(zext_ln453_fu_1509_p1[5]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[5]),
        .I2(g_2_reg_718__0[5]),
        .I3(zext_ln453_fu_1509_p1[6]),
        .I4(ap_phi_reg_pp0_iter3_empty_156_reg_814[6]),
        .I5(g_2_reg_718__0[6]),
        .O(\sext_ln466_1_reg_4018[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_1_reg_4018[7]_i_11 
       (.I0(zext_ln453_fu_1509_p1[4]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[4]),
        .I2(g_2_reg_718__0[4]),
        .I3(zext_ln453_fu_1509_p1[5]),
        .I4(ap_phi_reg_pp0_iter3_empty_156_reg_814[5]),
        .I5(g_2_reg_718__0[5]),
        .O(\sext_ln466_1_reg_4018[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_1_reg_4018[7]_i_12 
       (.I0(zext_ln453_fu_1509_p1[3]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[3]),
        .I2(g_2_reg_718__0[3]),
        .I3(zext_ln453_fu_1509_p1[4]),
        .I4(ap_phi_reg_pp0_iter3_empty_156_reg_814[4]),
        .I5(g_2_reg_718__0[4]),
        .O(\sext_ln466_1_reg_4018[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_1_reg_4018[7]_i_13 
       (.I0(zext_ln453_fu_1509_p1[2]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[2]),
        .I2(g_2_reg_718__0[2]),
        .I3(zext_ln453_fu_1509_p1[3]),
        .I4(ap_phi_reg_pp0_iter3_empty_156_reg_814[3]),
        .I5(g_2_reg_718__0[3]),
        .O(\sext_ln466_1_reg_4018[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \sext_ln466_1_reg_4018[7]_i_14 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[1]),
        .I1(g_2_reg_718__0[1]),
        .I2(zext_ln453_fu_1509_p1[2]),
        .I3(ap_phi_reg_pp0_iter3_empty_156_reg_814[2]),
        .I4(g_2_reg_718__0[2]),
        .O(\sext_ln466_1_reg_4018[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln466_1_reg_4018[7]_i_15 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[1]),
        .I1(g_2_reg_718__0[1]),
        .I2(zext_ln453_fu_1509_p1[1]),
        .O(\sext_ln466_1_reg_4018[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln466_1_reg_4018[7]_i_16 
       (.I0(g_2_reg_718__0[0]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[0]),
        .O(\sext_ln466_1_reg_4018[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_1_reg_4018[7]_i_2 
       (.I0(g_2_reg_718__0[6]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[6]),
        .I2(zext_ln453_fu_1509_p1[6]),
        .O(\sext_ln466_1_reg_4018[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_1_reg_4018[7]_i_3 
       (.I0(g_2_reg_718__0[5]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[5]),
        .I2(zext_ln453_fu_1509_p1[5]),
        .O(\sext_ln466_1_reg_4018[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_1_reg_4018[7]_i_4 
       (.I0(g_2_reg_718__0[4]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[4]),
        .I2(zext_ln453_fu_1509_p1[4]),
        .O(\sext_ln466_1_reg_4018[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_1_reg_4018[7]_i_5 
       (.I0(g_2_reg_718__0[3]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[3]),
        .I2(zext_ln453_fu_1509_p1[3]),
        .O(\sext_ln466_1_reg_4018[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_1_reg_4018[7]_i_6 
       (.I0(g_2_reg_718__0[2]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[2]),
        .I2(zext_ln453_fu_1509_p1[2]),
        .O(\sext_ln466_1_reg_4018[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln466_1_reg_4018[7]_i_7 
       (.I0(g_2_reg_718__0[1]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[1]),
        .O(\sext_ln466_1_reg_4018[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_1_reg_4018[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter3_empty_156_reg_814[0]),
        .O(\sext_ln466_1_reg_4018[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_1_reg_4018[7]_i_9 
       (.I0(zext_ln453_fu_1509_p1[6]),
        .I1(ap_phi_reg_pp0_iter3_empty_156_reg_814[6]),
        .I2(g_2_reg_718__0[6]),
        .I3(zext_ln453_fu_1509_p1[7]),
        .I4(ap_phi_reg_pp0_iter3_empty_156_reg_814[7]),
        .I5(g_2_reg_718__0[7]),
        .O(\sext_ln466_1_reg_4018[7]_i_9_n_5 ));
  FDRE \sext_ln466_1_reg_4018_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_1_reg_4018[0]),
        .Q(sext_ln466_1_reg_4018_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_1_reg_4018[10]),
        .Q(sext_ln466_1_reg_4018_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_1_reg_4018[11]),
        .Q(sext_ln466_1_reg_4018_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_1_reg_4018[1]),
        .Q(sext_ln466_1_reg_4018_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_1_reg_4018[2]),
        .Q(sext_ln466_1_reg_4018_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_1_reg_4018[3]),
        .Q(sext_ln466_1_reg_4018_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_1_reg_4018[4]),
        .Q(sext_ln466_1_reg_4018_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_1_reg_4018[5]),
        .Q(sext_ln466_1_reg_4018_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_1_reg_4018[6]),
        .Q(sext_ln466_1_reg_4018_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_1_reg_4018[7]),
        .Q(sext_ln466_1_reg_4018_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_1_reg_4018[8]),
        .Q(sext_ln466_1_reg_4018_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_1_reg_4018[9]),
        .Q(sext_ln466_1_reg_4018_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_3_fu_1523_p2[0]),
        .Q(sext_ln466_1_reg_4018[0]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_3_fu_1523_p2[10]),
        .Q(sext_ln466_1_reg_4018[10]),
        .R(1'b0));
  CARRY8 \sext_ln466_1_reg_4018_reg[10]_i_1 
       (.CI(\sext_ln466_1_reg_4018_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln466_1_reg_4018_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln466_1_reg_4018_reg[10]_i_1_n_9 ,\NLW_sext_ln466_1_reg_4018_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln466_1_reg_4018_reg[10]_i_1_n_11 ,\sext_ln466_1_reg_4018_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln453_fu_1509_p1[10],\sext_ln466_1_reg_4018[10]_i_2_n_5 ,\sext_ln466_1_reg_4018[10]_i_3_n_5 }),
        .O({\NLW_sext_ln466_1_reg_4018_reg[10]_i_1_O_UNCONNECTED [7:3],K_3_fu_1523_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln466_1_reg_4018[10]_i_4_n_5 ,\sext_ln466_1_reg_4018[10]_i_5_n_5 ,\sext_ln466_1_reg_4018[10]_i_6_n_5 }));
  FDRE \sext_ln466_1_reg_4018_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_3_fu_1523_p2[11]),
        .Q(sext_ln466_1_reg_4018[11]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_3_fu_1523_p2[1]),
        .Q(sext_ln466_1_reg_4018[1]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_3_fu_1523_p2[2]),
        .Q(sext_ln466_1_reg_4018[2]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_3_fu_1523_p2[3]),
        .Q(sext_ln466_1_reg_4018[3]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_3_fu_1523_p2[4]),
        .Q(sext_ln466_1_reg_4018[4]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_3_fu_1523_p2[5]),
        .Q(sext_ln466_1_reg_4018[5]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_3_fu_1523_p2[6]),
        .Q(sext_ln466_1_reg_4018[6]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_3_fu_1523_p2[7]),
        .Q(sext_ln466_1_reg_4018[7]),
        .R(1'b0));
  CARRY8 \sext_ln466_1_reg_4018_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln466_1_reg_4018_reg[7]_i_1_n_5 ,\sext_ln466_1_reg_4018_reg[7]_i_1_n_6 ,\sext_ln466_1_reg_4018_reg[7]_i_1_n_7 ,\sext_ln466_1_reg_4018_reg[7]_i_1_n_8 ,\sext_ln466_1_reg_4018_reg[7]_i_1_n_9 ,\sext_ln466_1_reg_4018_reg[7]_i_1_n_10 ,\sext_ln466_1_reg_4018_reg[7]_i_1_n_11 ,\sext_ln466_1_reg_4018_reg[7]_i_1_n_12 }),
        .DI({\sext_ln466_1_reg_4018[7]_i_2_n_5 ,\sext_ln466_1_reg_4018[7]_i_3_n_5 ,\sext_ln466_1_reg_4018[7]_i_4_n_5 ,\sext_ln466_1_reg_4018[7]_i_5_n_5 ,\sext_ln466_1_reg_4018[7]_i_6_n_5 ,\sext_ln466_1_reg_4018[7]_i_7_n_5 ,zext_ln453_fu_1509_p1[1],\sext_ln466_1_reg_4018[7]_i_8_n_5 }),
        .O(K_3_fu_1523_p2[7:0]),
        .S({\sext_ln466_1_reg_4018[7]_i_9_n_5 ,\sext_ln466_1_reg_4018[7]_i_10_n_5 ,\sext_ln466_1_reg_4018[7]_i_11_n_5 ,\sext_ln466_1_reg_4018[7]_i_12_n_5 ,\sext_ln466_1_reg_4018[7]_i_13_n_5 ,\sext_ln466_1_reg_4018[7]_i_14_n_5 ,\sext_ln466_1_reg_4018[7]_i_15_n_5 ,\sext_ln466_1_reg_4018[7]_i_16_n_5 }));
  FDRE \sext_ln466_1_reg_4018_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_3_fu_1523_p2[8]),
        .Q(sext_ln466_1_reg_4018[8]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4018_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_3_fu_1523_p2[9]),
        .Q(sext_ln466_1_reg_4018[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_2_reg_4024[10]_i_2 
       (.I0(empty_129_fu_244[8]),
        .I1(g_2_reg_718__0[8]),
        .I2(zext_ln459_fu_1693_p1[8]),
        .O(\sext_ln466_2_reg_4024[10]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_2_reg_4024[10]_i_3 
       (.I0(empty_129_fu_244[7]),
        .I1(g_2_reg_718__0[7]),
        .I2(zext_ln459_fu_1693_p1[7]),
        .O(\sext_ln466_2_reg_4024[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln466_2_reg_4024[10]_i_4 
       (.I0(zext_ln459_fu_1693_p1[9]),
        .I1(g_2_reg_718__0[9]),
        .I2(empty_129_fu_244[9]),
        .I3(zext_ln459_fu_1693_p1[10]),
        .O(\sext_ln466_2_reg_4024[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_2_reg_4024[10]_i_5 
       (.I0(zext_ln459_fu_1693_p1[8]),
        .I1(g_2_reg_718__0[8]),
        .I2(empty_129_fu_244[8]),
        .I3(zext_ln459_fu_1693_p1[9]),
        .I4(empty_129_fu_244[9]),
        .I5(g_2_reg_718__0[9]),
        .O(\sext_ln466_2_reg_4024[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_2_reg_4024[10]_i_6 
       (.I0(zext_ln459_fu_1693_p1[7]),
        .I1(g_2_reg_718__0[7]),
        .I2(empty_129_fu_244[7]),
        .I3(zext_ln459_fu_1693_p1[8]),
        .I4(empty_129_fu_244[8]),
        .I5(g_2_reg_718__0[8]),
        .O(\sext_ln466_2_reg_4024[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_2_reg_4024[11]_i_1 
       (.I0(\sext_ln466_2_reg_4024_reg[10]_i_1_n_9 ),
        .O(K_9_fu_1707_p2[11]));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_2_reg_4024[7]_i_10 
       (.I0(zext_ln459_fu_1693_p1[5]),
        .I1(g_2_reg_718__0[5]),
        .I2(empty_129_fu_244[5]),
        .I3(zext_ln459_fu_1693_p1[6]),
        .I4(empty_129_fu_244[6]),
        .I5(g_2_reg_718__0[6]),
        .O(\sext_ln466_2_reg_4024[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_2_reg_4024[7]_i_11 
       (.I0(zext_ln459_fu_1693_p1[4]),
        .I1(g_2_reg_718__0[4]),
        .I2(empty_129_fu_244[4]),
        .I3(zext_ln459_fu_1693_p1[5]),
        .I4(empty_129_fu_244[5]),
        .I5(g_2_reg_718__0[5]),
        .O(\sext_ln466_2_reg_4024[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_2_reg_4024[7]_i_12 
       (.I0(zext_ln459_fu_1693_p1[3]),
        .I1(g_2_reg_718__0[3]),
        .I2(empty_129_fu_244[3]),
        .I3(zext_ln459_fu_1693_p1[4]),
        .I4(empty_129_fu_244[4]),
        .I5(g_2_reg_718__0[4]),
        .O(\sext_ln466_2_reg_4024[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_2_reg_4024[7]_i_13 
       (.I0(zext_ln459_fu_1693_p1[2]),
        .I1(g_2_reg_718__0[2]),
        .I2(empty_129_fu_244[2]),
        .I3(zext_ln459_fu_1693_p1[3]),
        .I4(empty_129_fu_244[3]),
        .I5(g_2_reg_718__0[3]),
        .O(\sext_ln466_2_reg_4024[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \sext_ln466_2_reg_4024[7]_i_14 
       (.I0(empty_129_fu_244[1]),
        .I1(g_2_reg_718__0[1]),
        .I2(zext_ln459_fu_1693_p1[2]),
        .I3(empty_129_fu_244[2]),
        .I4(g_2_reg_718__0[2]),
        .O(\sext_ln466_2_reg_4024[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln466_2_reg_4024[7]_i_15 
       (.I0(empty_129_fu_244[1]),
        .I1(g_2_reg_718__0[1]),
        .I2(zext_ln459_fu_1693_p1[1]),
        .O(\sext_ln466_2_reg_4024[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln466_2_reg_4024[7]_i_16 
       (.I0(g_2_reg_718__0[0]),
        .I1(empty_129_fu_244[0]),
        .O(\sext_ln466_2_reg_4024[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_2_reg_4024[7]_i_2 
       (.I0(empty_129_fu_244[6]),
        .I1(g_2_reg_718__0[6]),
        .I2(zext_ln459_fu_1693_p1[6]),
        .O(\sext_ln466_2_reg_4024[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_2_reg_4024[7]_i_3 
       (.I0(empty_129_fu_244[5]),
        .I1(g_2_reg_718__0[5]),
        .I2(zext_ln459_fu_1693_p1[5]),
        .O(\sext_ln466_2_reg_4024[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_2_reg_4024[7]_i_4 
       (.I0(empty_129_fu_244[4]),
        .I1(g_2_reg_718__0[4]),
        .I2(zext_ln459_fu_1693_p1[4]),
        .O(\sext_ln466_2_reg_4024[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_2_reg_4024[7]_i_5 
       (.I0(empty_129_fu_244[3]),
        .I1(g_2_reg_718__0[3]),
        .I2(zext_ln459_fu_1693_p1[3]),
        .O(\sext_ln466_2_reg_4024[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_2_reg_4024[7]_i_6 
       (.I0(empty_129_fu_244[2]),
        .I1(g_2_reg_718__0[2]),
        .I2(zext_ln459_fu_1693_p1[2]),
        .O(\sext_ln466_2_reg_4024[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln466_2_reg_4024[7]_i_7 
       (.I0(g_2_reg_718__0[1]),
        .I1(empty_129_fu_244[1]),
        .O(\sext_ln466_2_reg_4024[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_2_reg_4024[7]_i_8 
       (.I0(g_2_reg_718__0[0]),
        .O(\sext_ln466_2_reg_4024[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_2_reg_4024[7]_i_9 
       (.I0(zext_ln459_fu_1693_p1[6]),
        .I1(g_2_reg_718__0[6]),
        .I2(empty_129_fu_244[6]),
        .I3(zext_ln459_fu_1693_p1[7]),
        .I4(empty_129_fu_244[7]),
        .I5(g_2_reg_718__0[7]),
        .O(\sext_ln466_2_reg_4024[7]_i_9_n_5 ));
  FDRE \sext_ln466_2_reg_4024_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_2_reg_4024[0]),
        .Q(sext_ln466_2_reg_4024_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_2_reg_4024[10]),
        .Q(sext_ln466_2_reg_4024_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_2_reg_4024[11]),
        .Q(sext_ln466_2_reg_4024_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_2_reg_4024[1]),
        .Q(sext_ln466_2_reg_4024_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_2_reg_4024[2]),
        .Q(sext_ln466_2_reg_4024_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_2_reg_4024[3]),
        .Q(sext_ln466_2_reg_4024_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_2_reg_4024[4]),
        .Q(sext_ln466_2_reg_4024_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_2_reg_4024[5]),
        .Q(sext_ln466_2_reg_4024_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_2_reg_4024[6]),
        .Q(sext_ln466_2_reg_4024_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_2_reg_4024[7]),
        .Q(sext_ln466_2_reg_4024_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_2_reg_4024[8]),
        .Q(sext_ln466_2_reg_4024_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_2_reg_4024[9]),
        .Q(sext_ln466_2_reg_4024_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_9_fu_1707_p2[0]),
        .Q(sext_ln466_2_reg_4024[0]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_9_fu_1707_p2[10]),
        .Q(sext_ln466_2_reg_4024[10]),
        .R(1'b0));
  CARRY8 \sext_ln466_2_reg_4024_reg[10]_i_1 
       (.CI(\sext_ln466_2_reg_4024_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln466_2_reg_4024_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln466_2_reg_4024_reg[10]_i_1_n_9 ,\NLW_sext_ln466_2_reg_4024_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln466_2_reg_4024_reg[10]_i_1_n_11 ,\sext_ln466_2_reg_4024_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln459_fu_1693_p1[10],\sext_ln466_2_reg_4024[10]_i_2_n_5 ,\sext_ln466_2_reg_4024[10]_i_3_n_5 }),
        .O({\NLW_sext_ln466_2_reg_4024_reg[10]_i_1_O_UNCONNECTED [7:3],K_9_fu_1707_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln466_2_reg_4024[10]_i_4_n_5 ,\sext_ln466_2_reg_4024[10]_i_5_n_5 ,\sext_ln466_2_reg_4024[10]_i_6_n_5 }));
  FDRE \sext_ln466_2_reg_4024_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_9_fu_1707_p2[11]),
        .Q(sext_ln466_2_reg_4024[11]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_9_fu_1707_p2[1]),
        .Q(sext_ln466_2_reg_4024[1]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_9_fu_1707_p2[2]),
        .Q(sext_ln466_2_reg_4024[2]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_9_fu_1707_p2[3]),
        .Q(sext_ln466_2_reg_4024[3]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_9_fu_1707_p2[4]),
        .Q(sext_ln466_2_reg_4024[4]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_9_fu_1707_p2[5]),
        .Q(sext_ln466_2_reg_4024[5]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_9_fu_1707_p2[6]),
        .Q(sext_ln466_2_reg_4024[6]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_9_fu_1707_p2[7]),
        .Q(sext_ln466_2_reg_4024[7]),
        .R(1'b0));
  CARRY8 \sext_ln466_2_reg_4024_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln466_2_reg_4024_reg[7]_i_1_n_5 ,\sext_ln466_2_reg_4024_reg[7]_i_1_n_6 ,\sext_ln466_2_reg_4024_reg[7]_i_1_n_7 ,\sext_ln466_2_reg_4024_reg[7]_i_1_n_8 ,\sext_ln466_2_reg_4024_reg[7]_i_1_n_9 ,\sext_ln466_2_reg_4024_reg[7]_i_1_n_10 ,\sext_ln466_2_reg_4024_reg[7]_i_1_n_11 ,\sext_ln466_2_reg_4024_reg[7]_i_1_n_12 }),
        .DI({\sext_ln466_2_reg_4024[7]_i_2_n_5 ,\sext_ln466_2_reg_4024[7]_i_3_n_5 ,\sext_ln466_2_reg_4024[7]_i_4_n_5 ,\sext_ln466_2_reg_4024[7]_i_5_n_5 ,\sext_ln466_2_reg_4024[7]_i_6_n_5 ,\sext_ln466_2_reg_4024[7]_i_7_n_5 ,zext_ln459_fu_1693_p1[1],\sext_ln466_2_reg_4024[7]_i_8_n_5 }),
        .O(K_9_fu_1707_p2[7:0]),
        .S({\sext_ln466_2_reg_4024[7]_i_9_n_5 ,\sext_ln466_2_reg_4024[7]_i_10_n_5 ,\sext_ln466_2_reg_4024[7]_i_11_n_5 ,\sext_ln466_2_reg_4024[7]_i_12_n_5 ,\sext_ln466_2_reg_4024[7]_i_13_n_5 ,\sext_ln466_2_reg_4024[7]_i_14_n_5 ,\sext_ln466_2_reg_4024[7]_i_15_n_5 ,\sext_ln466_2_reg_4024[7]_i_16_n_5 }));
  FDRE \sext_ln466_2_reg_4024_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_9_fu_1707_p2[8]),
        .Q(sext_ln466_2_reg_4024[8]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4024_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_9_fu_1707_p2[9]),
        .Q(sext_ln466_2_reg_4024[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_3_reg_4030[10]_i_2 
       (.I0(empty_127_fu_236[8]),
        .I1(empty_163_reg_776[8]),
        .I2(zext_ln461_fu_1753_p1[8]),
        .O(\sext_ln466_3_reg_4030[10]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_3_reg_4030[10]_i_3 
       (.I0(empty_127_fu_236[7]),
        .I1(empty_163_reg_776[7]),
        .I2(zext_ln461_fu_1753_p1[7]),
        .O(\sext_ln466_3_reg_4030[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln466_3_reg_4030[10]_i_4 
       (.I0(zext_ln461_fu_1753_p1[9]),
        .I1(empty_163_reg_776[9]),
        .I2(empty_127_fu_236[9]),
        .I3(zext_ln461_fu_1753_p1[10]),
        .O(\sext_ln466_3_reg_4030[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_3_reg_4030[10]_i_5 
       (.I0(zext_ln461_fu_1753_p1[8]),
        .I1(empty_163_reg_776[8]),
        .I2(empty_127_fu_236[8]),
        .I3(zext_ln461_fu_1753_p1[9]),
        .I4(empty_127_fu_236[9]),
        .I5(empty_163_reg_776[9]),
        .O(\sext_ln466_3_reg_4030[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_3_reg_4030[10]_i_6 
       (.I0(zext_ln461_fu_1753_p1[7]),
        .I1(empty_163_reg_776[7]),
        .I2(empty_127_fu_236[7]),
        .I3(zext_ln461_fu_1753_p1[8]),
        .I4(empty_127_fu_236[8]),
        .I5(empty_163_reg_776[8]),
        .O(\sext_ln466_3_reg_4030[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_3_reg_4030[11]_i_1 
       (.I0(\sext_ln466_3_reg_4030_reg[10]_i_1_n_9 ),
        .O(K_11_fu_1767_p2[11]));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_3_reg_4030[7]_i_10 
       (.I0(zext_ln461_fu_1753_p1[5]),
        .I1(empty_163_reg_776[5]),
        .I2(empty_127_fu_236[5]),
        .I3(zext_ln461_fu_1753_p1[6]),
        .I4(empty_127_fu_236[6]),
        .I5(empty_163_reg_776[6]),
        .O(\sext_ln466_3_reg_4030[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_3_reg_4030[7]_i_11 
       (.I0(zext_ln461_fu_1753_p1[4]),
        .I1(empty_163_reg_776[4]),
        .I2(empty_127_fu_236[4]),
        .I3(zext_ln461_fu_1753_p1[5]),
        .I4(empty_127_fu_236[5]),
        .I5(empty_163_reg_776[5]),
        .O(\sext_ln466_3_reg_4030[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_3_reg_4030[7]_i_12 
       (.I0(zext_ln461_fu_1753_p1[3]),
        .I1(empty_163_reg_776[3]),
        .I2(empty_127_fu_236[3]),
        .I3(zext_ln461_fu_1753_p1[4]),
        .I4(empty_127_fu_236[4]),
        .I5(empty_163_reg_776[4]),
        .O(\sext_ln466_3_reg_4030[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_3_reg_4030[7]_i_13 
       (.I0(zext_ln461_fu_1753_p1[2]),
        .I1(empty_163_reg_776[2]),
        .I2(empty_127_fu_236[2]),
        .I3(zext_ln461_fu_1753_p1[3]),
        .I4(empty_127_fu_236[3]),
        .I5(empty_163_reg_776[3]),
        .O(\sext_ln466_3_reg_4030[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \sext_ln466_3_reg_4030[7]_i_14 
       (.I0(empty_127_fu_236[1]),
        .I1(empty_163_reg_776[1]),
        .I2(zext_ln461_fu_1753_p1[2]),
        .I3(empty_127_fu_236[2]),
        .I4(empty_163_reg_776[2]),
        .O(\sext_ln466_3_reg_4030[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln466_3_reg_4030[7]_i_15 
       (.I0(empty_127_fu_236[1]),
        .I1(empty_163_reg_776[1]),
        .I2(zext_ln461_fu_1753_p1[1]),
        .O(\sext_ln466_3_reg_4030[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln466_3_reg_4030[7]_i_16 
       (.I0(empty_163_reg_776[0]),
        .I1(empty_127_fu_236[0]),
        .O(\sext_ln466_3_reg_4030[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_3_reg_4030[7]_i_2 
       (.I0(empty_127_fu_236[6]),
        .I1(empty_163_reg_776[6]),
        .I2(zext_ln461_fu_1753_p1[6]),
        .O(\sext_ln466_3_reg_4030[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_3_reg_4030[7]_i_3 
       (.I0(empty_127_fu_236[5]),
        .I1(empty_163_reg_776[5]),
        .I2(zext_ln461_fu_1753_p1[5]),
        .O(\sext_ln466_3_reg_4030[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_3_reg_4030[7]_i_4 
       (.I0(empty_127_fu_236[4]),
        .I1(empty_163_reg_776[4]),
        .I2(zext_ln461_fu_1753_p1[4]),
        .O(\sext_ln466_3_reg_4030[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_3_reg_4030[7]_i_5 
       (.I0(empty_127_fu_236[3]),
        .I1(empty_163_reg_776[3]),
        .I2(zext_ln461_fu_1753_p1[3]),
        .O(\sext_ln466_3_reg_4030[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_3_reg_4030[7]_i_6 
       (.I0(empty_127_fu_236[2]),
        .I1(empty_163_reg_776[2]),
        .I2(zext_ln461_fu_1753_p1[2]),
        .O(\sext_ln466_3_reg_4030[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln466_3_reg_4030[7]_i_7 
       (.I0(empty_163_reg_776[1]),
        .I1(empty_127_fu_236[1]),
        .O(\sext_ln466_3_reg_4030[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_3_reg_4030[7]_i_8 
       (.I0(empty_163_reg_776[0]),
        .O(\sext_ln466_3_reg_4030[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_3_reg_4030[7]_i_9 
       (.I0(zext_ln461_fu_1753_p1[6]),
        .I1(empty_163_reg_776[6]),
        .I2(empty_127_fu_236[6]),
        .I3(zext_ln461_fu_1753_p1[7]),
        .I4(empty_127_fu_236[7]),
        .I5(empty_163_reg_776[7]),
        .O(\sext_ln466_3_reg_4030[7]_i_9_n_5 ));
  FDRE \sext_ln466_3_reg_4030_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_3_reg_4030[0]),
        .Q(sext_ln466_3_reg_4030_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_3_reg_4030[10]),
        .Q(sext_ln466_3_reg_4030_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_3_reg_4030[11]),
        .Q(sext_ln466_3_reg_4030_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_3_reg_4030[1]),
        .Q(sext_ln466_3_reg_4030_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_3_reg_4030[2]),
        .Q(sext_ln466_3_reg_4030_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_3_reg_4030[3]),
        .Q(sext_ln466_3_reg_4030_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_3_reg_4030[4]),
        .Q(sext_ln466_3_reg_4030_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_3_reg_4030[5]),
        .Q(sext_ln466_3_reg_4030_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_3_reg_4030[6]),
        .Q(sext_ln466_3_reg_4030_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_3_reg_4030[7]),
        .Q(sext_ln466_3_reg_4030_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_3_reg_4030[8]),
        .Q(sext_ln466_3_reg_4030_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_3_reg_4030[9]),
        .Q(sext_ln466_3_reg_4030_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_11_fu_1767_p2[0]),
        .Q(sext_ln466_3_reg_4030[0]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_11_fu_1767_p2[10]),
        .Q(sext_ln466_3_reg_4030[10]),
        .R(1'b0));
  CARRY8 \sext_ln466_3_reg_4030_reg[10]_i_1 
       (.CI(\sext_ln466_3_reg_4030_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln466_3_reg_4030_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln466_3_reg_4030_reg[10]_i_1_n_9 ,\NLW_sext_ln466_3_reg_4030_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln466_3_reg_4030_reg[10]_i_1_n_11 ,\sext_ln466_3_reg_4030_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln461_fu_1753_p1[10],\sext_ln466_3_reg_4030[10]_i_2_n_5 ,\sext_ln466_3_reg_4030[10]_i_3_n_5 }),
        .O({\NLW_sext_ln466_3_reg_4030_reg[10]_i_1_O_UNCONNECTED [7:3],K_11_fu_1767_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln466_3_reg_4030[10]_i_4_n_5 ,\sext_ln466_3_reg_4030[10]_i_5_n_5 ,\sext_ln466_3_reg_4030[10]_i_6_n_5 }));
  FDRE \sext_ln466_3_reg_4030_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_11_fu_1767_p2[11]),
        .Q(sext_ln466_3_reg_4030[11]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_11_fu_1767_p2[1]),
        .Q(sext_ln466_3_reg_4030[1]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_11_fu_1767_p2[2]),
        .Q(sext_ln466_3_reg_4030[2]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_11_fu_1767_p2[3]),
        .Q(sext_ln466_3_reg_4030[3]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_11_fu_1767_p2[4]),
        .Q(sext_ln466_3_reg_4030[4]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_11_fu_1767_p2[5]),
        .Q(sext_ln466_3_reg_4030[5]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_11_fu_1767_p2[6]),
        .Q(sext_ln466_3_reg_4030[6]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_11_fu_1767_p2[7]),
        .Q(sext_ln466_3_reg_4030[7]),
        .R(1'b0));
  CARRY8 \sext_ln466_3_reg_4030_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln466_3_reg_4030_reg[7]_i_1_n_5 ,\sext_ln466_3_reg_4030_reg[7]_i_1_n_6 ,\sext_ln466_3_reg_4030_reg[7]_i_1_n_7 ,\sext_ln466_3_reg_4030_reg[7]_i_1_n_8 ,\sext_ln466_3_reg_4030_reg[7]_i_1_n_9 ,\sext_ln466_3_reg_4030_reg[7]_i_1_n_10 ,\sext_ln466_3_reg_4030_reg[7]_i_1_n_11 ,\sext_ln466_3_reg_4030_reg[7]_i_1_n_12 }),
        .DI({\sext_ln466_3_reg_4030[7]_i_2_n_5 ,\sext_ln466_3_reg_4030[7]_i_3_n_5 ,\sext_ln466_3_reg_4030[7]_i_4_n_5 ,\sext_ln466_3_reg_4030[7]_i_5_n_5 ,\sext_ln466_3_reg_4030[7]_i_6_n_5 ,\sext_ln466_3_reg_4030[7]_i_7_n_5 ,zext_ln461_fu_1753_p1[1],\sext_ln466_3_reg_4030[7]_i_8_n_5 }),
        .O(K_11_fu_1767_p2[7:0]),
        .S({\sext_ln466_3_reg_4030[7]_i_9_n_5 ,\sext_ln466_3_reg_4030[7]_i_10_n_5 ,\sext_ln466_3_reg_4030[7]_i_11_n_5 ,\sext_ln466_3_reg_4030[7]_i_12_n_5 ,\sext_ln466_3_reg_4030[7]_i_13_n_5 ,\sext_ln466_3_reg_4030[7]_i_14_n_5 ,\sext_ln466_3_reg_4030[7]_i_15_n_5 ,\sext_ln466_3_reg_4030[7]_i_16_n_5 }));
  FDRE \sext_ln466_3_reg_4030_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_11_fu_1767_p2[8]),
        .Q(sext_ln466_3_reg_4030[8]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4030_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_11_fu_1767_p2[9]),
        .Q(sext_ln466_3_reg_4030[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_reg_4013[10]_i_2 
       (.I0(empty_163_reg_776[8]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[8]),
        .I2(zext_ln451_fu_1441_p1[8]),
        .O(\sext_ln466_reg_4013[10]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_reg_4013[10]_i_3 
       (.I0(empty_163_reg_776[7]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[7]),
        .I2(zext_ln451_fu_1441_p1[7]),
        .O(\sext_ln466_reg_4013[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln466_reg_4013[10]_i_4 
       (.I0(zext_ln451_fu_1441_p1[9]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[9]),
        .I2(empty_163_reg_776[9]),
        .I3(zext_ln451_fu_1441_p1[10]),
        .O(\sext_ln466_reg_4013[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_reg_4013[10]_i_5 
       (.I0(zext_ln451_fu_1441_p1[8]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[8]),
        .I2(empty_163_reg_776[8]),
        .I3(zext_ln451_fu_1441_p1[9]),
        .I4(empty_163_reg_776[9]),
        .I5(ap_phi_reg_pp0_iter3_empty_164_reg_832[9]),
        .O(\sext_ln466_reg_4013[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_reg_4013[10]_i_6 
       (.I0(zext_ln451_fu_1441_p1[7]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[7]),
        .I2(empty_163_reg_776[7]),
        .I3(zext_ln451_fu_1441_p1[8]),
        .I4(empty_163_reg_776[8]),
        .I5(ap_phi_reg_pp0_iter3_empty_164_reg_832[8]),
        .O(\sext_ln466_reg_4013[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_reg_4013[11]_i_1 
       (.I0(\sext_ln466_reg_4013_reg[10]_i_1_n_9 ),
        .O(K_1_fu_1463_p2[11]));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_reg_4013[7]_i_10 
       (.I0(zext_ln451_fu_1441_p1[5]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[5]),
        .I2(empty_163_reg_776[5]),
        .I3(zext_ln451_fu_1441_p1[6]),
        .I4(empty_163_reg_776[6]),
        .I5(ap_phi_reg_pp0_iter3_empty_164_reg_832[6]),
        .O(\sext_ln466_reg_4013[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_reg_4013[7]_i_11 
       (.I0(zext_ln451_fu_1441_p1[4]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[4]),
        .I2(empty_163_reg_776[4]),
        .I3(zext_ln451_fu_1441_p1[5]),
        .I4(empty_163_reg_776[5]),
        .I5(ap_phi_reg_pp0_iter3_empty_164_reg_832[5]),
        .O(\sext_ln466_reg_4013[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_reg_4013[7]_i_12 
       (.I0(zext_ln451_fu_1441_p1[3]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[3]),
        .I2(empty_163_reg_776[3]),
        .I3(zext_ln451_fu_1441_p1[4]),
        .I4(empty_163_reg_776[4]),
        .I5(ap_phi_reg_pp0_iter3_empty_164_reg_832[4]),
        .O(\sext_ln466_reg_4013[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_reg_4013[7]_i_13 
       (.I0(zext_ln451_fu_1441_p1[2]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[2]),
        .I2(empty_163_reg_776[2]),
        .I3(zext_ln451_fu_1441_p1[3]),
        .I4(empty_163_reg_776[3]),
        .I5(ap_phi_reg_pp0_iter3_empty_164_reg_832[3]),
        .O(\sext_ln466_reg_4013[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \sext_ln466_reg_4013[7]_i_14 
       (.I0(ap_phi_reg_pp0_iter3_empty_164_reg_832[1]),
        .I1(empty_163_reg_776[1]),
        .I2(zext_ln451_fu_1441_p1[2]),
        .I3(empty_163_reg_776[2]),
        .I4(ap_phi_reg_pp0_iter3_empty_164_reg_832[2]),
        .O(\sext_ln466_reg_4013[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln466_reg_4013[7]_i_15 
       (.I0(ap_phi_reg_pp0_iter3_empty_164_reg_832[1]),
        .I1(empty_163_reg_776[1]),
        .I2(zext_ln451_fu_1441_p1[1]),
        .O(\sext_ln466_reg_4013[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln466_reg_4013[7]_i_16 
       (.I0(ap_phi_reg_pp0_iter3_empty_164_reg_832[0]),
        .I1(empty_163_reg_776[0]),
        .O(\sext_ln466_reg_4013[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_reg_4013[7]_i_2 
       (.I0(empty_163_reg_776[6]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[6]),
        .I2(zext_ln451_fu_1441_p1[6]),
        .O(\sext_ln466_reg_4013[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_reg_4013[7]_i_3 
       (.I0(empty_163_reg_776[5]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[5]),
        .I2(zext_ln451_fu_1441_p1[5]),
        .O(\sext_ln466_reg_4013[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_reg_4013[7]_i_4 
       (.I0(empty_163_reg_776[4]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[4]),
        .I2(zext_ln451_fu_1441_p1[4]),
        .O(\sext_ln466_reg_4013[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_reg_4013[7]_i_5 
       (.I0(empty_163_reg_776[3]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[3]),
        .I2(zext_ln451_fu_1441_p1[3]),
        .O(\sext_ln466_reg_4013[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_reg_4013[7]_i_6 
       (.I0(empty_163_reg_776[2]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[2]),
        .I2(zext_ln451_fu_1441_p1[2]),
        .O(\sext_ln466_reg_4013[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln466_reg_4013[7]_i_7 
       (.I0(empty_163_reg_776[1]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[1]),
        .O(\sext_ln466_reg_4013[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_reg_4013[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter3_empty_164_reg_832[0]),
        .O(\sext_ln466_reg_4013[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln466_reg_4013[7]_i_9 
       (.I0(zext_ln451_fu_1441_p1[6]),
        .I1(ap_phi_reg_pp0_iter3_empty_164_reg_832[6]),
        .I2(empty_163_reg_776[6]),
        .I3(zext_ln451_fu_1441_p1[7]),
        .I4(empty_163_reg_776[7]),
        .I5(ap_phi_reg_pp0_iter3_empty_164_reg_832[7]),
        .O(\sext_ln466_reg_4013[7]_i_9_n_5 ));
  FDRE \sext_ln466_reg_4013_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_reg_4013[0]),
        .Q(sext_ln466_reg_4013_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_reg_4013[10]),
        .Q(sext_ln466_reg_4013_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_reg_4013[11]),
        .Q(sext_ln466_reg_4013_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_reg_4013[1]),
        .Q(sext_ln466_reg_4013_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_reg_4013[2]),
        .Q(sext_ln466_reg_4013_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_reg_4013[3]),
        .Q(sext_ln466_reg_4013_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_reg_4013[4]),
        .Q(sext_ln466_reg_4013_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_reg_4013[5]),
        .Q(sext_ln466_reg_4013_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_reg_4013[6]),
        .Q(sext_ln466_reg_4013_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_reg_4013[7]),
        .Q(sext_ln466_reg_4013_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_reg_4013[8]),
        .Q(sext_ln466_reg_4013_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln466_reg_4013[9]),
        .Q(sext_ln466_reg_4013_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_1_fu_1463_p2[0]),
        .Q(sext_ln466_reg_4013[0]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_1_fu_1463_p2[10]),
        .Q(sext_ln466_reg_4013[10]),
        .R(1'b0));
  CARRY8 \sext_ln466_reg_4013_reg[10]_i_1 
       (.CI(\sext_ln466_reg_4013_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln466_reg_4013_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln466_reg_4013_reg[10]_i_1_n_9 ,\NLW_sext_ln466_reg_4013_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln466_reg_4013_reg[10]_i_1_n_11 ,\sext_ln466_reg_4013_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln451_fu_1441_p1[10],\sext_ln466_reg_4013[10]_i_2_n_5 ,\sext_ln466_reg_4013[10]_i_3_n_5 }),
        .O({\NLW_sext_ln466_reg_4013_reg[10]_i_1_O_UNCONNECTED [7:3],K_1_fu_1463_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln466_reg_4013[10]_i_4_n_5 ,\sext_ln466_reg_4013[10]_i_5_n_5 ,\sext_ln466_reg_4013[10]_i_6_n_5 }));
  FDRE \sext_ln466_reg_4013_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_1_fu_1463_p2[11]),
        .Q(sext_ln466_reg_4013[11]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_1_fu_1463_p2[1]),
        .Q(sext_ln466_reg_4013[1]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_1_fu_1463_p2[2]),
        .Q(sext_ln466_reg_4013[2]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_1_fu_1463_p2[3]),
        .Q(sext_ln466_reg_4013[3]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_1_fu_1463_p2[4]),
        .Q(sext_ln466_reg_4013[4]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_1_fu_1463_p2[5]),
        .Q(sext_ln466_reg_4013[5]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_1_fu_1463_p2[6]),
        .Q(sext_ln466_reg_4013[6]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_1_fu_1463_p2[7]),
        .Q(sext_ln466_reg_4013[7]),
        .R(1'b0));
  CARRY8 \sext_ln466_reg_4013_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln466_reg_4013_reg[7]_i_1_n_5 ,\sext_ln466_reg_4013_reg[7]_i_1_n_6 ,\sext_ln466_reg_4013_reg[7]_i_1_n_7 ,\sext_ln466_reg_4013_reg[7]_i_1_n_8 ,\sext_ln466_reg_4013_reg[7]_i_1_n_9 ,\sext_ln466_reg_4013_reg[7]_i_1_n_10 ,\sext_ln466_reg_4013_reg[7]_i_1_n_11 ,\sext_ln466_reg_4013_reg[7]_i_1_n_12 }),
        .DI({\sext_ln466_reg_4013[7]_i_2_n_5 ,\sext_ln466_reg_4013[7]_i_3_n_5 ,\sext_ln466_reg_4013[7]_i_4_n_5 ,\sext_ln466_reg_4013[7]_i_5_n_5 ,\sext_ln466_reg_4013[7]_i_6_n_5 ,\sext_ln466_reg_4013[7]_i_7_n_5 ,zext_ln451_fu_1441_p1[1],\sext_ln466_reg_4013[7]_i_8_n_5 }),
        .O(K_1_fu_1463_p2[7:0]),
        .S({\sext_ln466_reg_4013[7]_i_9_n_5 ,\sext_ln466_reg_4013[7]_i_10_n_5 ,\sext_ln466_reg_4013[7]_i_11_n_5 ,\sext_ln466_reg_4013[7]_i_12_n_5 ,\sext_ln466_reg_4013[7]_i_13_n_5 ,\sext_ln466_reg_4013[7]_i_14_n_5 ,\sext_ln466_reg_4013[7]_i_15_n_5 ,\sext_ln466_reg_4013[7]_i_16_n_5 }));
  FDRE \sext_ln466_reg_4013_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_1_fu_1463_p2[8]),
        .Q(sext_ln466_reg_4013[8]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4013_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_1_fu_1463_p2[9]),
        .Q(sext_ln466_reg_4013[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_1_reg_4050[10]_i_2 
       (.I0(\empty_131_fu_252_reg_n_5_[8] ),
        .I1(empty_148_reg_660[8]),
        .I2(zext_ln457_fu_1629_p1[8]),
        .O(\sext_ln467_1_reg_4050[10]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_1_reg_4050[10]_i_3 
       (.I0(\empty_131_fu_252_reg_n_5_[7] ),
        .I1(empty_148_reg_660[7]),
        .I2(zext_ln457_fu_1629_p1[7]),
        .O(\sext_ln467_1_reg_4050[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln467_1_reg_4050[10]_i_4 
       (.I0(zext_ln457_fu_1629_p1[9]),
        .I1(empty_148_reg_660[9]),
        .I2(\empty_131_fu_252_reg_n_5_[9] ),
        .I3(zext_ln457_fu_1629_p1[10]),
        .O(\sext_ln467_1_reg_4050[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_1_reg_4050[10]_i_5 
       (.I0(zext_ln457_fu_1629_p1[8]),
        .I1(empty_148_reg_660[8]),
        .I2(\empty_131_fu_252_reg_n_5_[8] ),
        .I3(zext_ln457_fu_1629_p1[9]),
        .I4(\empty_131_fu_252_reg_n_5_[9] ),
        .I5(empty_148_reg_660[9]),
        .O(\sext_ln467_1_reg_4050[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_1_reg_4050[10]_i_6 
       (.I0(zext_ln457_fu_1629_p1[7]),
        .I1(empty_148_reg_660[7]),
        .I2(\empty_131_fu_252_reg_n_5_[7] ),
        .I3(zext_ln457_fu_1629_p1[8]),
        .I4(\empty_131_fu_252_reg_n_5_[8] ),
        .I5(empty_148_reg_660[8]),
        .O(\sext_ln467_1_reg_4050[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln467_1_reg_4050[11]_i_1 
       (.I0(\sext_ln467_1_reg_4050_reg[10]_i_1_n_9 ),
        .O(K_7_fu_1647_p2[11]));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_1_reg_4050[7]_i_10 
       (.I0(zext_ln457_fu_1629_p1[5]),
        .I1(empty_148_reg_660[5]),
        .I2(\empty_131_fu_252_reg_n_5_[5] ),
        .I3(zext_ln457_fu_1629_p1[6]),
        .I4(\empty_131_fu_252_reg_n_5_[6] ),
        .I5(empty_148_reg_660[6]),
        .O(\sext_ln467_1_reg_4050[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_1_reg_4050[7]_i_11 
       (.I0(zext_ln457_fu_1629_p1[4]),
        .I1(empty_148_reg_660[4]),
        .I2(\empty_131_fu_252_reg_n_5_[4] ),
        .I3(zext_ln457_fu_1629_p1[5]),
        .I4(\empty_131_fu_252_reg_n_5_[5] ),
        .I5(empty_148_reg_660[5]),
        .O(\sext_ln467_1_reg_4050[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_1_reg_4050[7]_i_12 
       (.I0(zext_ln457_fu_1629_p1[3]),
        .I1(empty_148_reg_660[3]),
        .I2(\empty_131_fu_252_reg_n_5_[3] ),
        .I3(zext_ln457_fu_1629_p1[4]),
        .I4(\empty_131_fu_252_reg_n_5_[4] ),
        .I5(empty_148_reg_660[4]),
        .O(\sext_ln467_1_reg_4050[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_1_reg_4050[7]_i_13 
       (.I0(zext_ln457_fu_1629_p1[2]),
        .I1(empty_148_reg_660[2]),
        .I2(\empty_131_fu_252_reg_n_5_[2] ),
        .I3(zext_ln457_fu_1629_p1[3]),
        .I4(\empty_131_fu_252_reg_n_5_[3] ),
        .I5(empty_148_reg_660[3]),
        .O(\sext_ln467_1_reg_4050[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \sext_ln467_1_reg_4050[7]_i_14 
       (.I0(\empty_131_fu_252_reg_n_5_[1] ),
        .I1(empty_148_reg_660[1]),
        .I2(zext_ln457_fu_1629_p1[2]),
        .I3(\empty_131_fu_252_reg_n_5_[2] ),
        .I4(empty_148_reg_660[2]),
        .O(\sext_ln467_1_reg_4050[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln467_1_reg_4050[7]_i_15 
       (.I0(\empty_131_fu_252_reg_n_5_[1] ),
        .I1(empty_148_reg_660[1]),
        .I2(zext_ln457_fu_1629_p1[1]),
        .O(\sext_ln467_1_reg_4050[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln467_1_reg_4050[7]_i_16 
       (.I0(empty_148_reg_660[0]),
        .I1(\empty_131_fu_252_reg_n_5_[0] ),
        .O(\sext_ln467_1_reg_4050[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_1_reg_4050[7]_i_2 
       (.I0(\empty_131_fu_252_reg_n_5_[6] ),
        .I1(empty_148_reg_660[6]),
        .I2(zext_ln457_fu_1629_p1[6]),
        .O(\sext_ln467_1_reg_4050[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_1_reg_4050[7]_i_3 
       (.I0(\empty_131_fu_252_reg_n_5_[5] ),
        .I1(empty_148_reg_660[5]),
        .I2(zext_ln457_fu_1629_p1[5]),
        .O(\sext_ln467_1_reg_4050[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_1_reg_4050[7]_i_4 
       (.I0(\empty_131_fu_252_reg_n_5_[4] ),
        .I1(empty_148_reg_660[4]),
        .I2(zext_ln457_fu_1629_p1[4]),
        .O(\sext_ln467_1_reg_4050[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_1_reg_4050[7]_i_5 
       (.I0(\empty_131_fu_252_reg_n_5_[3] ),
        .I1(empty_148_reg_660[3]),
        .I2(zext_ln457_fu_1629_p1[3]),
        .O(\sext_ln467_1_reg_4050[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_1_reg_4050[7]_i_6 
       (.I0(\empty_131_fu_252_reg_n_5_[2] ),
        .I1(empty_148_reg_660[2]),
        .I2(zext_ln457_fu_1629_p1[2]),
        .O(\sext_ln467_1_reg_4050[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln467_1_reg_4050[7]_i_7 
       (.I0(empty_148_reg_660[1]),
        .I1(\empty_131_fu_252_reg_n_5_[1] ),
        .O(\sext_ln467_1_reg_4050[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln467_1_reg_4050[7]_i_8 
       (.I0(empty_148_reg_660[0]),
        .O(\sext_ln467_1_reg_4050[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_1_reg_4050[7]_i_9 
       (.I0(zext_ln457_fu_1629_p1[6]),
        .I1(empty_148_reg_660[6]),
        .I2(\empty_131_fu_252_reg_n_5_[6] ),
        .I3(zext_ln457_fu_1629_p1[7]),
        .I4(\empty_131_fu_252_reg_n_5_[7] ),
        .I5(empty_148_reg_660[7]),
        .O(\sext_ln467_1_reg_4050[7]_i_9_n_5 ));
  FDRE \sext_ln467_1_reg_4050_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_1_reg_4050[0]),
        .Q(sext_ln467_1_reg_4050_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_1_reg_4050[10]),
        .Q(sext_ln467_1_reg_4050_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_1_reg_4050[11]),
        .Q(sext_ln467_1_reg_4050_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_1_reg_4050[1]),
        .Q(sext_ln467_1_reg_4050_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_1_reg_4050[2]),
        .Q(sext_ln467_1_reg_4050_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_1_reg_4050[3]),
        .Q(sext_ln467_1_reg_4050_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_1_reg_4050[4]),
        .Q(sext_ln467_1_reg_4050_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_1_reg_4050[5]),
        .Q(sext_ln467_1_reg_4050_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_1_reg_4050[6]),
        .Q(sext_ln467_1_reg_4050_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_1_reg_4050[7]),
        .Q(sext_ln467_1_reg_4050_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_1_reg_4050[8]),
        .Q(sext_ln467_1_reg_4050_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_1_reg_4050[9]),
        .Q(sext_ln467_1_reg_4050_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_7_fu_1647_p2[0]),
        .Q(sext_ln467_1_reg_4050[0]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_7_fu_1647_p2[10]),
        .Q(sext_ln467_1_reg_4050[10]),
        .R(1'b0));
  CARRY8 \sext_ln467_1_reg_4050_reg[10]_i_1 
       (.CI(\sext_ln467_1_reg_4050_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln467_1_reg_4050_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln467_1_reg_4050_reg[10]_i_1_n_9 ,\NLW_sext_ln467_1_reg_4050_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln467_1_reg_4050_reg[10]_i_1_n_11 ,\sext_ln467_1_reg_4050_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln457_fu_1629_p1[10],\sext_ln467_1_reg_4050[10]_i_2_n_5 ,\sext_ln467_1_reg_4050[10]_i_3_n_5 }),
        .O({\NLW_sext_ln467_1_reg_4050_reg[10]_i_1_O_UNCONNECTED [7:3],K_7_fu_1647_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln467_1_reg_4050[10]_i_4_n_5 ,\sext_ln467_1_reg_4050[10]_i_5_n_5 ,\sext_ln467_1_reg_4050[10]_i_6_n_5 }));
  FDRE \sext_ln467_1_reg_4050_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_7_fu_1647_p2[11]),
        .Q(sext_ln467_1_reg_4050[11]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_7_fu_1647_p2[1]),
        .Q(sext_ln467_1_reg_4050[1]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_7_fu_1647_p2[2]),
        .Q(sext_ln467_1_reg_4050[2]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_7_fu_1647_p2[3]),
        .Q(sext_ln467_1_reg_4050[3]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_7_fu_1647_p2[4]),
        .Q(sext_ln467_1_reg_4050[4]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_7_fu_1647_p2[5]),
        .Q(sext_ln467_1_reg_4050[5]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_7_fu_1647_p2[6]),
        .Q(sext_ln467_1_reg_4050[6]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_7_fu_1647_p2[7]),
        .Q(sext_ln467_1_reg_4050[7]),
        .R(1'b0));
  CARRY8 \sext_ln467_1_reg_4050_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln467_1_reg_4050_reg[7]_i_1_n_5 ,\sext_ln467_1_reg_4050_reg[7]_i_1_n_6 ,\sext_ln467_1_reg_4050_reg[7]_i_1_n_7 ,\sext_ln467_1_reg_4050_reg[7]_i_1_n_8 ,\sext_ln467_1_reg_4050_reg[7]_i_1_n_9 ,\sext_ln467_1_reg_4050_reg[7]_i_1_n_10 ,\sext_ln467_1_reg_4050_reg[7]_i_1_n_11 ,\sext_ln467_1_reg_4050_reg[7]_i_1_n_12 }),
        .DI({\sext_ln467_1_reg_4050[7]_i_2_n_5 ,\sext_ln467_1_reg_4050[7]_i_3_n_5 ,\sext_ln467_1_reg_4050[7]_i_4_n_5 ,\sext_ln467_1_reg_4050[7]_i_5_n_5 ,\sext_ln467_1_reg_4050[7]_i_6_n_5 ,\sext_ln467_1_reg_4050[7]_i_7_n_5 ,zext_ln457_fu_1629_p1[1],\sext_ln467_1_reg_4050[7]_i_8_n_5 }),
        .O(K_7_fu_1647_p2[7:0]),
        .S({\sext_ln467_1_reg_4050[7]_i_9_n_5 ,\sext_ln467_1_reg_4050[7]_i_10_n_5 ,\sext_ln467_1_reg_4050[7]_i_11_n_5 ,\sext_ln467_1_reg_4050[7]_i_12_n_5 ,\sext_ln467_1_reg_4050[7]_i_13_n_5 ,\sext_ln467_1_reg_4050[7]_i_14_n_5 ,\sext_ln467_1_reg_4050[7]_i_15_n_5 ,\sext_ln467_1_reg_4050[7]_i_16_n_5 }));
  FDRE \sext_ln467_1_reg_4050_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_7_fu_1647_p2[8]),
        .Q(sext_ln467_1_reg_4050[8]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4050_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_7_fu_1647_p2[9]),
        .Q(sext_ln467_1_reg_4050[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_reg_4045[10]_i_2 
       (.I0(empty_148_reg_660[8]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[8]),
        .I2(zext_ln455_fu_1569_p1[8]),
        .O(\sext_ln467_reg_4045[10]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_reg_4045[10]_i_3 
       (.I0(empty_148_reg_660[7]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[7]),
        .I2(zext_ln455_fu_1569_p1[7]),
        .O(\sext_ln467_reg_4045[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln467_reg_4045[10]_i_4 
       (.I0(zext_ln455_fu_1569_p1[9]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[9]),
        .I2(empty_148_reg_660[9]),
        .I3(zext_ln455_fu_1569_p1[10]),
        .O(\sext_ln467_reg_4045[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_reg_4045[10]_i_5 
       (.I0(zext_ln455_fu_1569_p1[8]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[8]),
        .I2(empty_148_reg_660[8]),
        .I3(zext_ln455_fu_1569_p1[9]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[9]),
        .I5(empty_148_reg_660[9]),
        .O(\sext_ln467_reg_4045[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_reg_4045[10]_i_6 
       (.I0(zext_ln455_fu_1569_p1[7]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[7]),
        .I2(empty_148_reg_660[7]),
        .I3(zext_ln455_fu_1569_p1[8]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[8]),
        .I5(empty_148_reg_660[8]),
        .O(\sext_ln467_reg_4045[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln467_reg_4045[11]_i_1 
       (.I0(\sext_ln467_reg_4045_reg[10]_i_1_n_9 ),
        .O(K_5_fu_1591_p2[11]));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_reg_4045[7]_i_10 
       (.I0(zext_ln455_fu_1569_p1[5]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[5]),
        .I2(empty_148_reg_660[5]),
        .I3(zext_ln455_fu_1569_p1[6]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[6]),
        .I5(empty_148_reg_660[6]),
        .O(\sext_ln467_reg_4045[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_reg_4045[7]_i_11 
       (.I0(zext_ln455_fu_1569_p1[4]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[4]),
        .I2(empty_148_reg_660[4]),
        .I3(zext_ln455_fu_1569_p1[5]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[5]),
        .I5(empty_148_reg_660[5]),
        .O(\sext_ln467_reg_4045[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_reg_4045[7]_i_12 
       (.I0(zext_ln455_fu_1569_p1[3]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[3]),
        .I2(empty_148_reg_660[3]),
        .I3(zext_ln455_fu_1569_p1[4]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[4]),
        .I5(empty_148_reg_660[4]),
        .O(\sext_ln467_reg_4045[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_reg_4045[7]_i_13 
       (.I0(zext_ln455_fu_1569_p1[2]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[2]),
        .I2(empty_148_reg_660[2]),
        .I3(zext_ln455_fu_1569_p1[3]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[3]),
        .I5(empty_148_reg_660[3]),
        .O(\sext_ln467_reg_4045[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \sext_ln467_reg_4045[7]_i_14 
       (.I0(ap_phi_reg_pp0_iter3_empty_149_reg_796[1]),
        .I1(empty_148_reg_660[1]),
        .I2(zext_ln455_fu_1569_p1[2]),
        .I3(ap_phi_reg_pp0_iter3_empty_149_reg_796[2]),
        .I4(empty_148_reg_660[2]),
        .O(\sext_ln467_reg_4045[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln467_reg_4045[7]_i_15 
       (.I0(ap_phi_reg_pp0_iter3_empty_149_reg_796[1]),
        .I1(empty_148_reg_660[1]),
        .I2(zext_ln455_fu_1569_p1[1]),
        .O(\sext_ln467_reg_4045[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln467_reg_4045[7]_i_16 
       (.I0(ap_phi_reg_pp0_iter3_empty_149_reg_796[0]),
        .I1(empty_148_reg_660[0]),
        .O(\sext_ln467_reg_4045[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_reg_4045[7]_i_2 
       (.I0(empty_148_reg_660[6]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[6]),
        .I2(zext_ln455_fu_1569_p1[6]),
        .O(\sext_ln467_reg_4045[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_reg_4045[7]_i_3 
       (.I0(empty_148_reg_660[5]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[5]),
        .I2(zext_ln455_fu_1569_p1[5]),
        .O(\sext_ln467_reg_4045[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_reg_4045[7]_i_4 
       (.I0(empty_148_reg_660[4]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[4]),
        .I2(zext_ln455_fu_1569_p1[4]),
        .O(\sext_ln467_reg_4045[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_reg_4045[7]_i_5 
       (.I0(empty_148_reg_660[3]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[3]),
        .I2(zext_ln455_fu_1569_p1[3]),
        .O(\sext_ln467_reg_4045[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_reg_4045[7]_i_6 
       (.I0(empty_148_reg_660[2]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[2]),
        .I2(zext_ln455_fu_1569_p1[2]),
        .O(\sext_ln467_reg_4045[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln467_reg_4045[7]_i_7 
       (.I0(empty_148_reg_660[1]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[1]),
        .O(\sext_ln467_reg_4045[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln467_reg_4045[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter3_empty_149_reg_796[0]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln467_reg_4045[7]_i_9 
       (.I0(zext_ln455_fu_1569_p1[6]),
        .I1(ap_phi_reg_pp0_iter3_empty_149_reg_796[6]),
        .I2(empty_148_reg_660[6]),
        .I3(zext_ln455_fu_1569_p1[7]),
        .I4(ap_phi_reg_pp0_iter3_empty_149_reg_796[7]),
        .I5(empty_148_reg_660[7]),
        .O(\sext_ln467_reg_4045[7]_i_9_n_5 ));
  FDRE \sext_ln467_reg_4045_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_reg_4045[0]),
        .Q(sext_ln467_reg_4045_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_reg_4045[10]),
        .Q(sext_ln467_reg_4045_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_reg_4045[11]),
        .Q(sext_ln467_reg_4045_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_reg_4045[1]),
        .Q(sext_ln467_reg_4045_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_reg_4045[2]),
        .Q(sext_ln467_reg_4045_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_reg_4045[3]),
        .Q(sext_ln467_reg_4045_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_reg_4045[4]),
        .Q(sext_ln467_reg_4045_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_reg_4045[5]),
        .Q(sext_ln467_reg_4045_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_reg_4045[6]),
        .Q(sext_ln467_reg_4045_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_reg_4045[7]),
        .Q(sext_ln467_reg_4045_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_reg_4045[8]),
        .Q(sext_ln467_reg_4045_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln467_reg_4045[9]),
        .Q(sext_ln467_reg_4045_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_5_fu_1591_p2[0]),
        .Q(sext_ln467_reg_4045[0]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_5_fu_1591_p2[10]),
        .Q(sext_ln467_reg_4045[10]),
        .R(1'b0));
  CARRY8 \sext_ln467_reg_4045_reg[10]_i_1 
       (.CI(\sext_ln467_reg_4045_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln467_reg_4045_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln467_reg_4045_reg[10]_i_1_n_9 ,\NLW_sext_ln467_reg_4045_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln467_reg_4045_reg[10]_i_1_n_11 ,\sext_ln467_reg_4045_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln455_fu_1569_p1[10],\sext_ln467_reg_4045[10]_i_2_n_5 ,\sext_ln467_reg_4045[10]_i_3_n_5 }),
        .O({\NLW_sext_ln467_reg_4045_reg[10]_i_1_O_UNCONNECTED [7:3],K_5_fu_1591_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln467_reg_4045[10]_i_4_n_5 ,\sext_ln467_reg_4045[10]_i_5_n_5 ,\sext_ln467_reg_4045[10]_i_6_n_5 }));
  FDRE \sext_ln467_reg_4045_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_5_fu_1591_p2[11]),
        .Q(sext_ln467_reg_4045[11]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_5_fu_1591_p2[1]),
        .Q(sext_ln467_reg_4045[1]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_5_fu_1591_p2[2]),
        .Q(sext_ln467_reg_4045[2]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_5_fu_1591_p2[3]),
        .Q(sext_ln467_reg_4045[3]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_5_fu_1591_p2[4]),
        .Q(sext_ln467_reg_4045[4]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_5_fu_1591_p2[5]),
        .Q(sext_ln467_reg_4045[5]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_5_fu_1591_p2[6]),
        .Q(sext_ln467_reg_4045[6]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_5_fu_1591_p2[7]),
        .Q(sext_ln467_reg_4045[7]),
        .R(1'b0));
  CARRY8 \sext_ln467_reg_4045_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln467_reg_4045_reg[7]_i_1_n_5 ,\sext_ln467_reg_4045_reg[7]_i_1_n_6 ,\sext_ln467_reg_4045_reg[7]_i_1_n_7 ,\sext_ln467_reg_4045_reg[7]_i_1_n_8 ,\sext_ln467_reg_4045_reg[7]_i_1_n_9 ,\sext_ln467_reg_4045_reg[7]_i_1_n_10 ,\sext_ln467_reg_4045_reg[7]_i_1_n_11 ,\sext_ln467_reg_4045_reg[7]_i_1_n_12 }),
        .DI({\sext_ln467_reg_4045[7]_i_2_n_5 ,\sext_ln467_reg_4045[7]_i_3_n_5 ,\sext_ln467_reg_4045[7]_i_4_n_5 ,\sext_ln467_reg_4045[7]_i_5_n_5 ,\sext_ln467_reg_4045[7]_i_6_n_5 ,\sext_ln467_reg_4045[7]_i_7_n_5 ,zext_ln455_fu_1569_p1[1],p_1_in}),
        .O(K_5_fu_1591_p2[7:0]),
        .S({\sext_ln467_reg_4045[7]_i_9_n_5 ,\sext_ln467_reg_4045[7]_i_10_n_5 ,\sext_ln467_reg_4045[7]_i_11_n_5 ,\sext_ln467_reg_4045[7]_i_12_n_5 ,\sext_ln467_reg_4045[7]_i_13_n_5 ,\sext_ln467_reg_4045[7]_i_14_n_5 ,\sext_ln467_reg_4045[7]_i_15_n_5 ,\sext_ln467_reg_4045[7]_i_16_n_5 }));
  FDRE \sext_ln467_reg_4045_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_5_fu_1591_p2[8]),
        .Q(sext_ln467_reg_4045[8]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4045_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_5_fu_1591_p2[9]),
        .Q(sext_ln467_reg_4045[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_1_reg_4065[10]_i_2 
       (.I0(empty_127_fu_236[8]),
        .I1(empty_129_fu_244[8]),
        .I2(zext_ln460_fu_1721_p1[8]),
        .O(\sext_ln468_1_reg_4065[10]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_1_reg_4065[10]_i_3 
       (.I0(empty_127_fu_236[7]),
        .I1(empty_129_fu_244[7]),
        .I2(zext_ln460_fu_1721_p1[7]),
        .O(\sext_ln468_1_reg_4065[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln468_1_reg_4065[10]_i_4 
       (.I0(zext_ln460_fu_1721_p1[9]),
        .I1(empty_129_fu_244[9]),
        .I2(empty_127_fu_236[9]),
        .I3(zext_ln460_fu_1721_p1[10]),
        .O(\sext_ln468_1_reg_4065[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_1_reg_4065[10]_i_5 
       (.I0(zext_ln460_fu_1721_p1[8]),
        .I1(empty_129_fu_244[8]),
        .I2(empty_127_fu_236[8]),
        .I3(zext_ln460_fu_1721_p1[9]),
        .I4(empty_127_fu_236[9]),
        .I5(empty_129_fu_244[9]),
        .O(\sext_ln468_1_reg_4065[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_1_reg_4065[10]_i_6 
       (.I0(zext_ln460_fu_1721_p1[7]),
        .I1(empty_129_fu_244[7]),
        .I2(empty_127_fu_236[7]),
        .I3(zext_ln460_fu_1721_p1[8]),
        .I4(empty_127_fu_236[8]),
        .I5(empty_129_fu_244[8]),
        .O(\sext_ln468_1_reg_4065[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln468_1_reg_4065[11]_i_1 
       (.I0(\sext_ln468_1_reg_4065_reg[10]_i_1_n_9 ),
        .O(K_10_fu_1739_p2[11]));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_1_reg_4065[7]_i_10 
       (.I0(zext_ln460_fu_1721_p1[5]),
        .I1(empty_129_fu_244[5]),
        .I2(empty_127_fu_236[5]),
        .I3(zext_ln460_fu_1721_p1[6]),
        .I4(empty_127_fu_236[6]),
        .I5(empty_129_fu_244[6]),
        .O(\sext_ln468_1_reg_4065[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_1_reg_4065[7]_i_11 
       (.I0(zext_ln460_fu_1721_p1[4]),
        .I1(empty_129_fu_244[4]),
        .I2(empty_127_fu_236[4]),
        .I3(zext_ln460_fu_1721_p1[5]),
        .I4(empty_127_fu_236[5]),
        .I5(empty_129_fu_244[5]),
        .O(\sext_ln468_1_reg_4065[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_1_reg_4065[7]_i_12 
       (.I0(zext_ln460_fu_1721_p1[3]),
        .I1(empty_129_fu_244[3]),
        .I2(empty_127_fu_236[3]),
        .I3(zext_ln460_fu_1721_p1[4]),
        .I4(empty_127_fu_236[4]),
        .I5(empty_129_fu_244[4]),
        .O(\sext_ln468_1_reg_4065[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_1_reg_4065[7]_i_13 
       (.I0(zext_ln460_fu_1721_p1[2]),
        .I1(empty_129_fu_244[2]),
        .I2(empty_127_fu_236[2]),
        .I3(zext_ln460_fu_1721_p1[3]),
        .I4(empty_127_fu_236[3]),
        .I5(empty_129_fu_244[3]),
        .O(\sext_ln468_1_reg_4065[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \sext_ln468_1_reg_4065[7]_i_14 
       (.I0(empty_127_fu_236[1]),
        .I1(empty_129_fu_244[1]),
        .I2(zext_ln460_fu_1721_p1[2]),
        .I3(empty_127_fu_236[2]),
        .I4(empty_129_fu_244[2]),
        .O(\sext_ln468_1_reg_4065[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln468_1_reg_4065[7]_i_15 
       (.I0(empty_127_fu_236[1]),
        .I1(empty_129_fu_244[1]),
        .I2(zext_ln460_fu_1721_p1[1]),
        .O(\sext_ln468_1_reg_4065[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln468_1_reg_4065[7]_i_16 
       (.I0(empty_129_fu_244[0]),
        .I1(empty_127_fu_236[0]),
        .O(\sext_ln468_1_reg_4065[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_1_reg_4065[7]_i_2 
       (.I0(empty_127_fu_236[6]),
        .I1(empty_129_fu_244[6]),
        .I2(zext_ln460_fu_1721_p1[6]),
        .O(\sext_ln468_1_reg_4065[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_1_reg_4065[7]_i_3 
       (.I0(empty_127_fu_236[5]),
        .I1(empty_129_fu_244[5]),
        .I2(zext_ln460_fu_1721_p1[5]),
        .O(\sext_ln468_1_reg_4065[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_1_reg_4065[7]_i_4 
       (.I0(empty_127_fu_236[4]),
        .I1(empty_129_fu_244[4]),
        .I2(zext_ln460_fu_1721_p1[4]),
        .O(\sext_ln468_1_reg_4065[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_1_reg_4065[7]_i_5 
       (.I0(empty_127_fu_236[3]),
        .I1(empty_129_fu_244[3]),
        .I2(zext_ln460_fu_1721_p1[3]),
        .O(\sext_ln468_1_reg_4065[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_1_reg_4065[7]_i_6 
       (.I0(empty_127_fu_236[2]),
        .I1(empty_129_fu_244[2]),
        .I2(zext_ln460_fu_1721_p1[2]),
        .O(\sext_ln468_1_reg_4065[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln468_1_reg_4065[7]_i_7 
       (.I0(empty_129_fu_244[1]),
        .I1(empty_127_fu_236[1]),
        .O(\sext_ln468_1_reg_4065[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln468_1_reg_4065[7]_i_8 
       (.I0(empty_129_fu_244[0]),
        .O(\sext_ln468_1_reg_4065[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_1_reg_4065[7]_i_9 
       (.I0(zext_ln460_fu_1721_p1[6]),
        .I1(empty_129_fu_244[6]),
        .I2(empty_127_fu_236[6]),
        .I3(zext_ln460_fu_1721_p1[7]),
        .I4(empty_127_fu_236[7]),
        .I5(empty_129_fu_244[7]),
        .O(\sext_ln468_1_reg_4065[7]_i_9_n_5 ));
  FDRE \sext_ln468_1_reg_4065_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_1_reg_4065[0]),
        .Q(sext_ln468_1_reg_4065_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_1_reg_4065[10]),
        .Q(sext_ln468_1_reg_4065_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_1_reg_4065[11]),
        .Q(sext_ln468_1_reg_4065_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_1_reg_4065[1]),
        .Q(sext_ln468_1_reg_4065_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_1_reg_4065[2]),
        .Q(sext_ln468_1_reg_4065_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_1_reg_4065[3]),
        .Q(sext_ln468_1_reg_4065_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_1_reg_4065[4]),
        .Q(sext_ln468_1_reg_4065_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_1_reg_4065[5]),
        .Q(sext_ln468_1_reg_4065_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_1_reg_4065[6]),
        .Q(sext_ln468_1_reg_4065_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_1_reg_4065[7]),
        .Q(sext_ln468_1_reg_4065_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_1_reg_4065[8]),
        .Q(sext_ln468_1_reg_4065_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_1_reg_4065[9]),
        .Q(sext_ln468_1_reg_4065_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_10_fu_1739_p2[0]),
        .Q(sext_ln468_1_reg_4065[0]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_10_fu_1739_p2[10]),
        .Q(sext_ln468_1_reg_4065[10]),
        .R(1'b0));
  CARRY8 \sext_ln468_1_reg_4065_reg[10]_i_1 
       (.CI(\sext_ln468_1_reg_4065_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln468_1_reg_4065_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln468_1_reg_4065_reg[10]_i_1_n_9 ,\NLW_sext_ln468_1_reg_4065_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln468_1_reg_4065_reg[10]_i_1_n_11 ,\sext_ln468_1_reg_4065_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln460_fu_1721_p1[10],\sext_ln468_1_reg_4065[10]_i_2_n_5 ,\sext_ln468_1_reg_4065[10]_i_3_n_5 }),
        .O({\NLW_sext_ln468_1_reg_4065_reg[10]_i_1_O_UNCONNECTED [7:3],K_10_fu_1739_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln468_1_reg_4065[10]_i_4_n_5 ,\sext_ln468_1_reg_4065[10]_i_5_n_5 ,\sext_ln468_1_reg_4065[10]_i_6_n_5 }));
  FDRE \sext_ln468_1_reg_4065_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_10_fu_1739_p2[11]),
        .Q(sext_ln468_1_reg_4065[11]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_10_fu_1739_p2[1]),
        .Q(sext_ln468_1_reg_4065[1]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_10_fu_1739_p2[2]),
        .Q(sext_ln468_1_reg_4065[2]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_10_fu_1739_p2[3]),
        .Q(sext_ln468_1_reg_4065[3]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_10_fu_1739_p2[4]),
        .Q(sext_ln468_1_reg_4065[4]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_10_fu_1739_p2[5]),
        .Q(sext_ln468_1_reg_4065[5]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_10_fu_1739_p2[6]),
        .Q(sext_ln468_1_reg_4065[6]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_10_fu_1739_p2[7]),
        .Q(sext_ln468_1_reg_4065[7]),
        .R(1'b0));
  CARRY8 \sext_ln468_1_reg_4065_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln468_1_reg_4065_reg[7]_i_1_n_5 ,\sext_ln468_1_reg_4065_reg[7]_i_1_n_6 ,\sext_ln468_1_reg_4065_reg[7]_i_1_n_7 ,\sext_ln468_1_reg_4065_reg[7]_i_1_n_8 ,\sext_ln468_1_reg_4065_reg[7]_i_1_n_9 ,\sext_ln468_1_reg_4065_reg[7]_i_1_n_10 ,\sext_ln468_1_reg_4065_reg[7]_i_1_n_11 ,\sext_ln468_1_reg_4065_reg[7]_i_1_n_12 }),
        .DI({\sext_ln468_1_reg_4065[7]_i_2_n_5 ,\sext_ln468_1_reg_4065[7]_i_3_n_5 ,\sext_ln468_1_reg_4065[7]_i_4_n_5 ,\sext_ln468_1_reg_4065[7]_i_5_n_5 ,\sext_ln468_1_reg_4065[7]_i_6_n_5 ,\sext_ln468_1_reg_4065[7]_i_7_n_5 ,zext_ln460_fu_1721_p1[1],\sext_ln468_1_reg_4065[7]_i_8_n_5 }),
        .O(K_10_fu_1739_p2[7:0]),
        .S({\sext_ln468_1_reg_4065[7]_i_9_n_5 ,\sext_ln468_1_reg_4065[7]_i_10_n_5 ,\sext_ln468_1_reg_4065[7]_i_11_n_5 ,\sext_ln468_1_reg_4065[7]_i_12_n_5 ,\sext_ln468_1_reg_4065[7]_i_13_n_5 ,\sext_ln468_1_reg_4065[7]_i_14_n_5 ,\sext_ln468_1_reg_4065[7]_i_15_n_5 ,\sext_ln468_1_reg_4065[7]_i_16_n_5 }));
  FDRE \sext_ln468_1_reg_4065_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_10_fu_1739_p2[8]),
        .Q(sext_ln468_1_reg_4065[8]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4065_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_10_fu_1739_p2[9]),
        .Q(sext_ln468_1_reg_4065[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_reg_4060[10]_i_2 
       (.I0(\empty_131_fu_252_reg_n_5_[8] ),
        .I1(empty_129_fu_244[8]),
        .I2(zext_ln458_fu_1661_p1[8]),
        .O(\sext_ln468_reg_4060[10]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_reg_4060[10]_i_3 
       (.I0(\empty_131_fu_252_reg_n_5_[7] ),
        .I1(empty_129_fu_244[7]),
        .I2(zext_ln458_fu_1661_p1[7]),
        .O(\sext_ln468_reg_4060[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln468_reg_4060[10]_i_4 
       (.I0(zext_ln458_fu_1661_p1[9]),
        .I1(empty_129_fu_244[9]),
        .I2(\empty_131_fu_252_reg_n_5_[9] ),
        .I3(zext_ln458_fu_1661_p1[10]),
        .O(\sext_ln468_reg_4060[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_reg_4060[10]_i_5 
       (.I0(zext_ln458_fu_1661_p1[8]),
        .I1(empty_129_fu_244[8]),
        .I2(\empty_131_fu_252_reg_n_5_[8] ),
        .I3(zext_ln458_fu_1661_p1[9]),
        .I4(\empty_131_fu_252_reg_n_5_[9] ),
        .I5(empty_129_fu_244[9]),
        .O(\sext_ln468_reg_4060[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_reg_4060[10]_i_6 
       (.I0(zext_ln458_fu_1661_p1[7]),
        .I1(empty_129_fu_244[7]),
        .I2(\empty_131_fu_252_reg_n_5_[7] ),
        .I3(zext_ln458_fu_1661_p1[8]),
        .I4(\empty_131_fu_252_reg_n_5_[8] ),
        .I5(empty_129_fu_244[8]),
        .O(\sext_ln468_reg_4060[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln468_reg_4060[11]_i_1 
       (.I0(\sext_ln468_reg_4060_reg[10]_i_1_n_9 ),
        .O(K_8_fu_1679_p2[11]));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_reg_4060[7]_i_10 
       (.I0(zext_ln458_fu_1661_p1[5]),
        .I1(empty_129_fu_244[5]),
        .I2(\empty_131_fu_252_reg_n_5_[5] ),
        .I3(zext_ln458_fu_1661_p1[6]),
        .I4(\empty_131_fu_252_reg_n_5_[6] ),
        .I5(empty_129_fu_244[6]),
        .O(\sext_ln468_reg_4060[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_reg_4060[7]_i_11 
       (.I0(zext_ln458_fu_1661_p1[4]),
        .I1(empty_129_fu_244[4]),
        .I2(\empty_131_fu_252_reg_n_5_[4] ),
        .I3(zext_ln458_fu_1661_p1[5]),
        .I4(\empty_131_fu_252_reg_n_5_[5] ),
        .I5(empty_129_fu_244[5]),
        .O(\sext_ln468_reg_4060[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_reg_4060[7]_i_12 
       (.I0(zext_ln458_fu_1661_p1[3]),
        .I1(empty_129_fu_244[3]),
        .I2(\empty_131_fu_252_reg_n_5_[3] ),
        .I3(zext_ln458_fu_1661_p1[4]),
        .I4(\empty_131_fu_252_reg_n_5_[4] ),
        .I5(empty_129_fu_244[4]),
        .O(\sext_ln468_reg_4060[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_reg_4060[7]_i_13 
       (.I0(zext_ln458_fu_1661_p1[2]),
        .I1(empty_129_fu_244[2]),
        .I2(\empty_131_fu_252_reg_n_5_[2] ),
        .I3(zext_ln458_fu_1661_p1[3]),
        .I4(\empty_131_fu_252_reg_n_5_[3] ),
        .I5(empty_129_fu_244[3]),
        .O(\sext_ln468_reg_4060[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h87787887)) 
    \sext_ln468_reg_4060[7]_i_14 
       (.I0(\empty_131_fu_252_reg_n_5_[1] ),
        .I1(empty_129_fu_244[1]),
        .I2(zext_ln458_fu_1661_p1[2]),
        .I3(\empty_131_fu_252_reg_n_5_[2] ),
        .I4(empty_129_fu_244[2]),
        .O(\sext_ln468_reg_4060[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln468_reg_4060[7]_i_15 
       (.I0(\empty_131_fu_252_reg_n_5_[1] ),
        .I1(empty_129_fu_244[1]),
        .I2(zext_ln458_fu_1661_p1[1]),
        .O(\sext_ln468_reg_4060[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln468_reg_4060[7]_i_16 
       (.I0(empty_129_fu_244[0]),
        .I1(\empty_131_fu_252_reg_n_5_[0] ),
        .O(\sext_ln468_reg_4060[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_reg_4060[7]_i_2 
       (.I0(\empty_131_fu_252_reg_n_5_[6] ),
        .I1(empty_129_fu_244[6]),
        .I2(zext_ln458_fu_1661_p1[6]),
        .O(\sext_ln468_reg_4060[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_reg_4060[7]_i_3 
       (.I0(\empty_131_fu_252_reg_n_5_[5] ),
        .I1(empty_129_fu_244[5]),
        .I2(zext_ln458_fu_1661_p1[5]),
        .O(\sext_ln468_reg_4060[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_reg_4060[7]_i_4 
       (.I0(\empty_131_fu_252_reg_n_5_[4] ),
        .I1(empty_129_fu_244[4]),
        .I2(zext_ln458_fu_1661_p1[4]),
        .O(\sext_ln468_reg_4060[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_reg_4060[7]_i_5 
       (.I0(\empty_131_fu_252_reg_n_5_[3] ),
        .I1(empty_129_fu_244[3]),
        .I2(zext_ln458_fu_1661_p1[3]),
        .O(\sext_ln468_reg_4060[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_reg_4060[7]_i_6 
       (.I0(\empty_131_fu_252_reg_n_5_[2] ),
        .I1(empty_129_fu_244[2]),
        .I2(zext_ln458_fu_1661_p1[2]),
        .O(\sext_ln468_reg_4060[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln468_reg_4060[7]_i_7 
       (.I0(empty_129_fu_244[1]),
        .I1(\empty_131_fu_252_reg_n_5_[1] ),
        .O(\sext_ln468_reg_4060[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln468_reg_4060[7]_i_8 
       (.I0(empty_129_fu_244[0]),
        .O(\sext_ln468_reg_4060[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sext_ln468_reg_4060[7]_i_9 
       (.I0(zext_ln458_fu_1661_p1[6]),
        .I1(empty_129_fu_244[6]),
        .I2(\empty_131_fu_252_reg_n_5_[6] ),
        .I3(zext_ln458_fu_1661_p1[7]),
        .I4(\empty_131_fu_252_reg_n_5_[7] ),
        .I5(empty_129_fu_244[7]),
        .O(\sext_ln468_reg_4060[7]_i_9_n_5 ));
  FDRE \sext_ln468_reg_4060_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_reg_4060[0]),
        .Q(sext_ln468_reg_4060_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_reg_4060[10]),
        .Q(sext_ln468_reg_4060_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_reg_4060[11]),
        .Q(sext_ln468_reg_4060_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_reg_4060[1]),
        .Q(sext_ln468_reg_4060_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_reg_4060[2]),
        .Q(sext_ln468_reg_4060_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_reg_4060[3]),
        .Q(sext_ln468_reg_4060_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_reg_4060[4]),
        .Q(sext_ln468_reg_4060_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_reg_4060[5]),
        .Q(sext_ln468_reg_4060_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_reg_4060[6]),
        .Q(sext_ln468_reg_4060_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_reg_4060[7]),
        .Q(sext_ln468_reg_4060_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_reg_4060[8]),
        .Q(sext_ln468_reg_4060_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sext_ln468_reg_4060[9]),
        .Q(sext_ln468_reg_4060_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_8_fu_1679_p2[0]),
        .Q(sext_ln468_reg_4060[0]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_8_fu_1679_p2[10]),
        .Q(sext_ln468_reg_4060[10]),
        .R(1'b0));
  CARRY8 \sext_ln468_reg_4060_reg[10]_i_1 
       (.CI(\sext_ln468_reg_4060_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln468_reg_4060_reg[10]_i_1_CO_UNCONNECTED [7:4],\sext_ln468_reg_4060_reg[10]_i_1_n_9 ,\NLW_sext_ln468_reg_4060_reg[10]_i_1_CO_UNCONNECTED [2],\sext_ln468_reg_4060_reg[10]_i_1_n_11 ,\sext_ln468_reg_4060_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln458_fu_1661_p1[10],\sext_ln468_reg_4060[10]_i_2_n_5 ,\sext_ln468_reg_4060[10]_i_3_n_5 }),
        .O({\NLW_sext_ln468_reg_4060_reg[10]_i_1_O_UNCONNECTED [7:3],K_8_fu_1679_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln468_reg_4060[10]_i_4_n_5 ,\sext_ln468_reg_4060[10]_i_5_n_5 ,\sext_ln468_reg_4060[10]_i_6_n_5 }));
  FDRE \sext_ln468_reg_4060_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_8_fu_1679_p2[11]),
        .Q(sext_ln468_reg_4060[11]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_8_fu_1679_p2[1]),
        .Q(sext_ln468_reg_4060[1]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_8_fu_1679_p2[2]),
        .Q(sext_ln468_reg_4060[2]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_8_fu_1679_p2[3]),
        .Q(sext_ln468_reg_4060[3]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_8_fu_1679_p2[4]),
        .Q(sext_ln468_reg_4060[4]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_8_fu_1679_p2[5]),
        .Q(sext_ln468_reg_4060[5]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_8_fu_1679_p2[6]),
        .Q(sext_ln468_reg_4060[6]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_8_fu_1679_p2[7]),
        .Q(sext_ln468_reg_4060[7]),
        .R(1'b0));
  CARRY8 \sext_ln468_reg_4060_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln468_reg_4060_reg[7]_i_1_n_5 ,\sext_ln468_reg_4060_reg[7]_i_1_n_6 ,\sext_ln468_reg_4060_reg[7]_i_1_n_7 ,\sext_ln468_reg_4060_reg[7]_i_1_n_8 ,\sext_ln468_reg_4060_reg[7]_i_1_n_9 ,\sext_ln468_reg_4060_reg[7]_i_1_n_10 ,\sext_ln468_reg_4060_reg[7]_i_1_n_11 ,\sext_ln468_reg_4060_reg[7]_i_1_n_12 }),
        .DI({\sext_ln468_reg_4060[7]_i_2_n_5 ,\sext_ln468_reg_4060[7]_i_3_n_5 ,\sext_ln468_reg_4060[7]_i_4_n_5 ,\sext_ln468_reg_4060[7]_i_5_n_5 ,\sext_ln468_reg_4060[7]_i_6_n_5 ,\sext_ln468_reg_4060[7]_i_7_n_5 ,zext_ln458_fu_1661_p1[1],\sext_ln468_reg_4060[7]_i_8_n_5 }),
        .O(K_8_fu_1679_p2[7:0]),
        .S({\sext_ln468_reg_4060[7]_i_9_n_5 ,\sext_ln468_reg_4060[7]_i_10_n_5 ,\sext_ln468_reg_4060[7]_i_11_n_5 ,\sext_ln468_reg_4060[7]_i_12_n_5 ,\sext_ln468_reg_4060[7]_i_13_n_5 ,\sext_ln468_reg_4060[7]_i_14_n_5 ,\sext_ln468_reg_4060[7]_i_15_n_5 ,\sext_ln468_reg_4060[7]_i_16_n_5 }));
  FDRE \sext_ln468_reg_4060_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_8_fu_1679_p2[8]),
        .Q(sext_ln468_reg_4060[8]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4060_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(K_8_fu_1679_p2[9]),
        .Q(sext_ln468_reg_4060[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_51_reg_4318[0]_i_1 
       (.I0(icmp_ln439_reg_3824_pp0_iter14_reg),
        .I1(\icmp_ln510_reg_4324_reg[0]_i_3_n_5 ),
        .O(tmp_52_fu_3398_p4));
  FDRE \tmp_51_reg_4318_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_52_fu_3398_p4),
        .Q(tmp_51_reg_4318),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/tmp_53_reg_3831_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15 " *) 
  SRL16E \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(or_ln585_fu_1011_p2),
        .Q(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_n_5 ));
  FDRE \tmp_53_reg_3831_pp0_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_n_5 ),
        .Q(tmp_53_reg_3831_pp0_iter15_reg),
        .R(1'b0));
  FDRE \trunc_ln504_1_reg_4308_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(trunc_ln504_1_reg_4308[0]),
        .R(1'b0));
  FDRE \trunc_ln504_1_reg_4308_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(trunc_ln504_1_reg_4308[10]),
        .R(1'b0));
  FDRE \trunc_ln504_1_reg_4308_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(trunc_ln504_1_reg_4308[11]),
        .R(1'b0));
  FDRE \trunc_ln504_1_reg_4308_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(trunc_ln504_1_reg_4308[12]),
        .R(1'b0));
  FDRE \trunc_ln504_1_reg_4308_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(trunc_ln504_1_reg_4308[1]),
        .R(1'b0));
  FDRE \trunc_ln504_1_reg_4308_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(trunc_ln504_1_reg_4308[2]),
        .R(1'b0));
  FDRE \trunc_ln504_1_reg_4308_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(trunc_ln504_1_reg_4308[3]),
        .R(1'b0));
  FDRE \trunc_ln504_1_reg_4308_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(trunc_ln504_1_reg_4308[4]),
        .R(1'b0));
  FDRE \trunc_ln504_1_reg_4308_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(trunc_ln504_1_reg_4308[5]),
        .R(1'b0));
  FDRE \trunc_ln504_1_reg_4308_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(trunc_ln504_1_reg_4308[6]),
        .R(1'b0));
  FDRE \trunc_ln504_1_reg_4308_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(trunc_ln504_1_reg_4308[7]),
        .R(1'b0));
  FDRE \trunc_ln504_1_reg_4308_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(trunc_ln504_1_reg_4308[8]),
        .R(1'b0));
  FDRE \trunc_ln504_1_reg_4308_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(trunc_ln504_1_reg_4308[9]),
        .R(1'b0));
  FDRE \w_3_reg_4208_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_1_fu_3118_p1[0]),
        .Q(w_3_reg_4208[0]),
        .R(1'b0));
  FDRE \w_3_reg_4208_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_1_fu_3118_p1[1]),
        .Q(w_3_reg_4208[1]),
        .R(1'b0));
  FDRE \w_3_reg_4208_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_1_fu_3118_p1[2]),
        .Q(w_3_reg_4208[2]),
        .R(1'b0));
  FDRE \w_3_reg_4208_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_1_fu_3118_p1[3]),
        .Q(w_3_reg_4208[3]),
        .R(1'b0));
  FDRE \w_3_reg_4208_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_1_fu_3118_p1[4]),
        .Q(w_3_reg_4208[4]),
        .R(1'b0));
  FDRE \w_3_reg_4208_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_1_fu_3118_p1[5]),
        .Q(w_3_reg_4208[5]),
        .R(1'b0));
  FDRE \w_3_reg_4208_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_1_fu_3118_p1[6]),
        .Q(w_3_reg_4208[6]),
        .R(1'b0));
  FDRE \w_3_reg_4208_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_1_fu_3118_p1[7]),
        .Q(w_3_reg_4208[7]),
        .R(1'b0));
  FDRE \w_5_reg_4213_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_2_fu_3132_p1[0]),
        .Q(w_5_reg_4213[0]),
        .R(1'b0));
  FDRE \w_5_reg_4213_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_2_fu_3132_p1[1]),
        .Q(w_5_reg_4213[1]),
        .R(1'b0));
  FDRE \w_5_reg_4213_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_2_fu_3132_p1[2]),
        .Q(w_5_reg_4213[2]),
        .R(1'b0));
  FDRE \w_5_reg_4213_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_2_fu_3132_p1[3]),
        .Q(w_5_reg_4213[3]),
        .R(1'b0));
  FDRE \w_5_reg_4213_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_2_fu_3132_p1[4]),
        .Q(w_5_reg_4213[4]),
        .R(1'b0));
  FDRE \w_5_reg_4213_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_2_fu_3132_p1[5]),
        .Q(w_5_reg_4213[5]),
        .R(1'b0));
  FDRE \w_5_reg_4213_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_2_fu_3132_p1[6]),
        .Q(w_5_reg_4213[6]),
        .R(1'b0));
  FDRE \w_5_reg_4213_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln488_2_fu_3132_p1[7]),
        .Q(w_5_reg_4213[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\x_fu_232_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\x_fu_232_reg_n_5_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\x_fu_232_reg_n_5_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\x_fu_232_reg_n_5_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\x_fu_232_reg_n_5_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\x_fu_232_reg_n_5_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\x_fu_232_reg_n_5_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\x_fu_232_reg_n_5_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\x_fu_232_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\x_fu_232_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\x_fu_232_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\x_fu_232_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\x_fu_232_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\x_fu_232_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\x_fu_232_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\x_fu_232_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_232_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\x_fu_232_reg_n_5_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
   (B,
    q3_reg_0,
    D,
    zext_ln488_1_fu_3118_p1,
    ap_clk,
    valid_out,
    Q,
    q3_reg_i_5_0,
    q3_reg_1,
    q3_reg_2,
    q3_reg_i_16_0,
    q1_reg_0,
    q1_reg_i_5_0,
    q1_reg_1,
    q1_reg_2,
    q1_reg_i_16_0);
  output [8:0]B;
  output [8:0]q3_reg_0;
  output [7:0]D;
  output [7:0]zext_ln488_1_fu_3118_p1;
  input ap_clk;
  input [0:0]valid_out;
  input [12:0]Q;
  input [12:0]q3_reg_i_5_0;
  input [9:0]q3_reg_1;
  input [12:0]q3_reg_2;
  input [12:0]q3_reg_i_16_0;
  input [12:0]q1_reg_0;
  input [12:0]q1_reg_i_5_0;
  input [9:0]q1_reg_1;
  input [12:0]q1_reg_2;
  input [12:0]q1_reg_i_16_0;

  wire [8:0]B;
  wire [7:0]D;
  wire [12:0]Q;
  wire [12:3]add_ln492_1_fu_3004_p2;
  wire [12:3]add_ln492_3_fu_3035_p2;
  wire [12:3]add_ln492_4_fu_3056_p2;
  wire ap_clk;
  wire [12:0]q1_reg_0;
  wire [9:0]q1_reg_1;
  wire [12:0]q1_reg_2;
  wire q1_reg_i_10_n_5;
  wire q1_reg_i_11_n_5;
  wire q1_reg_i_12_n_5;
  wire q1_reg_i_13_n_5;
  wire q1_reg_i_14_n_5;
  wire q1_reg_i_15_n_5;
  wire [12:0]q1_reg_i_16_0;
  wire q1_reg_i_16_n_10;
  wire q1_reg_i_16_n_11;
  wire q1_reg_i_16_n_12;
  wire q1_reg_i_16_n_9;
  wire q1_reg_i_17_n_5;
  wire q1_reg_i_18_n_5;
  wire q1_reg_i_19_n_5;
  wire q1_reg_i_1_n_10;
  wire q1_reg_i_1_n_11;
  wire q1_reg_i_1_n_12;
  wire q1_reg_i_1_n_9;
  wire q1_reg_i_20_n_5;
  wire q1_reg_i_21_n_5;
  wire q1_reg_i_22_n_5;
  wire q1_reg_i_23_n_5;
  wire q1_reg_i_24_n_5;
  wire q1_reg_i_25_n_5;
  wire q1_reg_i_26_n_5;
  wire q1_reg_i_27_n_10;
  wire q1_reg_i_27_n_11;
  wire q1_reg_i_27_n_12;
  wire q1_reg_i_27_n_5;
  wire q1_reg_i_27_n_6;
  wire q1_reg_i_27_n_7;
  wire q1_reg_i_27_n_8;
  wire q1_reg_i_27_n_9;
  wire q1_reg_i_28_n_5;
  wire q1_reg_i_29_n_5;
  wire q1_reg_i_2_n_10;
  wire q1_reg_i_2_n_11;
  wire q1_reg_i_2_n_12;
  wire q1_reg_i_2_n_5;
  wire q1_reg_i_2_n_6;
  wire q1_reg_i_2_n_7;
  wire q1_reg_i_2_n_8;
  wire q1_reg_i_2_n_9;
  wire q1_reg_i_30_n_5;
  wire q1_reg_i_31_n_5;
  wire q1_reg_i_32_n_5;
  wire q1_reg_i_33_n_10;
  wire q1_reg_i_33_n_11;
  wire q1_reg_i_33_n_12;
  wire q1_reg_i_33_n_5;
  wire q1_reg_i_33_n_6;
  wire q1_reg_i_33_n_7;
  wire q1_reg_i_33_n_8;
  wire q1_reg_i_33_n_9;
  wire q1_reg_i_34_n_5;
  wire q1_reg_i_35_n_5;
  wire q1_reg_i_36_n_5;
  wire q1_reg_i_37_n_5;
  wire q1_reg_i_38_n_5;
  wire q1_reg_i_39_n_5;
  wire q1_reg_i_3_n_10;
  wire q1_reg_i_3_n_11;
  wire q1_reg_i_3_n_12;
  wire q1_reg_i_3_n_9;
  wire q1_reg_i_40_n_5;
  wire q1_reg_i_41_n_5;
  wire q1_reg_i_42_n_5;
  wire q1_reg_i_43_n_5;
  wire q1_reg_i_44_n_5;
  wire q1_reg_i_45_n_5;
  wire q1_reg_i_46_n_5;
  wire q1_reg_i_47_n_5;
  wire q1_reg_i_48_n_5;
  wire q1_reg_i_49_n_5;
  wire q1_reg_i_4_n_10;
  wire q1_reg_i_4_n_11;
  wire q1_reg_i_4_n_12;
  wire q1_reg_i_4_n_5;
  wire q1_reg_i_4_n_6;
  wire q1_reg_i_4_n_7;
  wire q1_reg_i_4_n_8;
  wire q1_reg_i_4_n_9;
  wire q1_reg_i_50_n_5;
  wire q1_reg_i_51_n_5;
  wire q1_reg_i_52_n_5;
  wire q1_reg_i_53_n_5;
  wire q1_reg_i_54_n_5;
  wire [12:0]q1_reg_i_5_0;
  wire q1_reg_i_5_n_10;
  wire q1_reg_i_5_n_11;
  wire q1_reg_i_5_n_12;
  wire q1_reg_i_5_n_9;
  wire q1_reg_i_6_n_5;
  wire q1_reg_i_7_n_5;
  wire q1_reg_i_8_n_5;
  wire q1_reg_i_9_n_5;
  wire q1_reg_n_51;
  wire q1_reg_n_52;
  wire [8:0]q3_reg_0;
  wire [9:0]q3_reg_1;
  wire [12:0]q3_reg_2;
  wire q3_reg_i_10_n_5;
  wire q3_reg_i_11_n_5;
  wire q3_reg_i_12_n_5;
  wire q3_reg_i_13_n_5;
  wire q3_reg_i_14_n_5;
  wire q3_reg_i_15_n_5;
  wire [12:0]q3_reg_i_16_0;
  wire q3_reg_i_16_n_10;
  wire q3_reg_i_16_n_11;
  wire q3_reg_i_16_n_12;
  wire q3_reg_i_16_n_9;
  wire q3_reg_i_17_n_5;
  wire q3_reg_i_18_n_5;
  wire q3_reg_i_19_n_5;
  wire q3_reg_i_1_n_10;
  wire q3_reg_i_1_n_11;
  wire q3_reg_i_1_n_12;
  wire q3_reg_i_1_n_9;
  wire q3_reg_i_20_n_5;
  wire q3_reg_i_21_n_5;
  wire q3_reg_i_22_n_5;
  wire q3_reg_i_23_n_5;
  wire q3_reg_i_24_n_5;
  wire q3_reg_i_25_n_5;
  wire q3_reg_i_26_n_5;
  wire q3_reg_i_27_n_10;
  wire q3_reg_i_27_n_11;
  wire q3_reg_i_27_n_12;
  wire q3_reg_i_27_n_5;
  wire q3_reg_i_27_n_6;
  wire q3_reg_i_27_n_7;
  wire q3_reg_i_27_n_8;
  wire q3_reg_i_27_n_9;
  wire q3_reg_i_28_n_5;
  wire q3_reg_i_29_n_5;
  wire q3_reg_i_2_n_10;
  wire q3_reg_i_2_n_11;
  wire q3_reg_i_2_n_12;
  wire q3_reg_i_2_n_5;
  wire q3_reg_i_2_n_6;
  wire q3_reg_i_2_n_7;
  wire q3_reg_i_2_n_8;
  wire q3_reg_i_2_n_9;
  wire q3_reg_i_30_n_5;
  wire q3_reg_i_31_n_5;
  wire q3_reg_i_32_n_5;
  wire q3_reg_i_33_n_10;
  wire q3_reg_i_33_n_11;
  wire q3_reg_i_33_n_12;
  wire q3_reg_i_33_n_5;
  wire q3_reg_i_33_n_6;
  wire q3_reg_i_33_n_7;
  wire q3_reg_i_33_n_8;
  wire q3_reg_i_33_n_9;
  wire q3_reg_i_34_n_5;
  wire q3_reg_i_35_n_5;
  wire q3_reg_i_36_n_5;
  wire q3_reg_i_37_n_5;
  wire q3_reg_i_38_n_5;
  wire q3_reg_i_39_n_5;
  wire q3_reg_i_3_n_10;
  wire q3_reg_i_3_n_11;
  wire q3_reg_i_3_n_12;
  wire q3_reg_i_3_n_9;
  wire q3_reg_i_40_n_5;
  wire q3_reg_i_41_n_5;
  wire q3_reg_i_42_n_5;
  wire q3_reg_i_43_n_5;
  wire q3_reg_i_44_n_5;
  wire q3_reg_i_45_n_5;
  wire q3_reg_i_46_n_5;
  wire q3_reg_i_47_n_5;
  wire q3_reg_i_48_n_5;
  wire q3_reg_i_49_n_5;
  wire q3_reg_i_4_n_10;
  wire q3_reg_i_4_n_11;
  wire q3_reg_i_4_n_12;
  wire q3_reg_i_4_n_5;
  wire q3_reg_i_4_n_6;
  wire q3_reg_i_4_n_7;
  wire q3_reg_i_4_n_8;
  wire q3_reg_i_4_n_9;
  wire q3_reg_i_50_n_5;
  wire q3_reg_i_51_n_5;
  wire q3_reg_i_52_n_5;
  wire q3_reg_i_53_n_5;
  wire q3_reg_i_54_n_5;
  wire [12:0]q3_reg_i_5_0;
  wire q3_reg_i_5_n_10;
  wire q3_reg_i_5_n_11;
  wire q3_reg_i_5_n_12;
  wire q3_reg_i_5_n_9;
  wire q3_reg_i_6_n_5;
  wire q3_reg_i_7_n_5;
  wire q3_reg_i_8_n_5;
  wire q3_reg_i_9_n_5;
  wire q3_reg_n_52;
  wire [9:0]sel;
  wire [0:0]valid_out;
  wire [12:0]var_1_fu_2934_p4;
  wire [12:0]var_2_fu_2956_p4;
  wire [12:0]var_3_fu_2978_p4;
  wire [12:0]var_fu_2912_p4;
  wire [7:0]zext_ln488_1_fu_3118_p1;
  wire [15:0]NLW_q1_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_q1_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_q1_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_q1_reg_CASDOUTPB_UNCONNECTED;
  wire [15:10]NLW_q1_reg_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_q1_reg_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:4]NLW_q1_reg_i_1_CO_UNCONNECTED;
  wire [7:5]NLW_q1_reg_i_1_O_UNCONNECTED;
  wire [7:4]NLW_q1_reg_i_16_CO_UNCONNECTED;
  wire [7:5]NLW_q1_reg_i_16_O_UNCONNECTED;
  wire [2:0]NLW_q1_reg_i_2_O_UNCONNECTED;
  wire [0:0]NLW_q1_reg_i_27_O_UNCONNECTED;
  wire [7:4]NLW_q1_reg_i_3_CO_UNCONNECTED;
  wire [7:5]NLW_q1_reg_i_3_O_UNCONNECTED;
  wire [0:0]NLW_q1_reg_i_33_O_UNCONNECTED;
  wire [2:0]NLW_q1_reg_i_4_O_UNCONNECTED;
  wire [7:4]NLW_q1_reg_i_5_CO_UNCONNECTED;
  wire [7:5]NLW_q1_reg_i_5_O_UNCONNECTED;
  wire [15:0]NLW_q3_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_q3_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_q3_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_q3_reg_CASDOUTPB_UNCONNECTED;
  wire [15:10]NLW_q3_reg_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_q3_reg_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_q3_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:4]NLW_q3_reg_i_1_CO_UNCONNECTED;
  wire [7:5]NLW_q3_reg_i_1_O_UNCONNECTED;
  wire [7:4]NLW_q3_reg_i_16_CO_UNCONNECTED;
  wire [7:5]NLW_q3_reg_i_16_O_UNCONNECTED;
  wire [2:0]NLW_q3_reg_i_2_O_UNCONNECTED;
  wire [0:0]NLW_q3_reg_i_27_O_UNCONNECTED;
  wire [7:4]NLW_q3_reg_i_3_CO_UNCONNECTED;
  wire [7:5]NLW_q3_reg_i_3_O_UNCONNECTED;
  wire [0:0]NLW_q3_reg_i_33_O_UNCONNECTED;
  wire [2:0]NLW_q3_reg_i_4_O_UNCONNECTED;
  wire [7:4]NLW_q3_reg_i_5_CO_UNCONNECTED;
  wire [7:5]NLW_q3_reg_i_5_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV1_TABLE_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF),
    .INIT_01(256'h0021002200230024002500270028002A002C002E0030003300350038003C003F),
    .INIT_02(256'h00150016001600170017001800180019001A001A001B001C001D001E001F001F),
    .INIT_03(256'h0010001000100011001100110011001200120012001300130014001400140015),
    .INIT_04(256'h000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F),
    .INIT_05(256'h000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C),
    .INIT_06(256'h000900090009000900090009000900090009000A000A000A000A000A000A000A),
    .INIT_07(256'h0008000800080008000800080008000800080008000800080008000800090009),
    .INIT_08(256'h0007000700070007000700070007000700070007000700070007000700070007),
    .INIT_09(256'h0006000600060006000600060006000600060006000600060006000700070007),
    .INIT_0A(256'h0005000500050005000500060006000600060006000600060006000600060006),
    .INIT_0B(256'h0005000500050005000500050005000500050005000500050005000500050005),
    .INIT_0C(256'h0004000400040005000500050005000500050005000500050005000500050005),
    .INIT_0D(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0E(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0F(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_10(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_11(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_12(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_13(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_14(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_15(256'h0002000200020002000200020002000200020002000300030003000300030003),
    .INIT_16(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_17(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_18(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_19(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1A(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1B(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1C(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1D(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1E(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1F(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_20(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_21(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_22(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_23(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_24(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_25(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_26(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_27(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_28(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_29(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_30(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_31(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_32(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_33(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_34(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_35(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_36(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_37(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_38(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_39(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({add_ln492_4_fu_3056_p2,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({add_ln492_3_fu_3035_p2,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_q1_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_q1_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_q1_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_q1_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_q1_reg_DOUTADOUT_UNCONNECTED[15:10],D,q1_reg_n_51,q1_reg_n_52}),
        .DOUTBDOUT({NLW_q1_reg_DOUTBDOUT_UNCONNECTED[15:10],zext_ln488_1_fu_3118_p1,NLW_q1_reg_DOUTBDOUT_UNCONNECTED[1:0]}),
        .DOUTPADOUTP(NLW_q1_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(valid_out),
        .ENBWREN(valid_out),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_1
       (.CI(q1_reg_i_2_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q1_reg_i_1_CO_UNCONNECTED[7:4],q1_reg_i_1_n_9,q1_reg_i_1_n_10,q1_reg_i_1_n_11,q1_reg_i_1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q1_reg_1[9:8]}),
        .O({NLW_q1_reg_i_1_O_UNCONNECTED[7:5],add_ln492_4_fu_3056_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,var_2_fu_2956_p4[12:10],q1_reg_i_6_n_5,q1_reg_i_7_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_10
       (.I0(q1_reg_1[5]),
        .I1(var_2_fu_2956_p4[5]),
        .O(q1_reg_i_10_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_11
       (.I0(q1_reg_1[4]),
        .I1(var_2_fu_2956_p4[4]),
        .O(q1_reg_i_11_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_12
       (.I0(q1_reg_1[3]),
        .I1(var_2_fu_2956_p4[3]),
        .O(q1_reg_i_12_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_13
       (.I0(q1_reg_1[2]),
        .I1(var_2_fu_2956_p4[2]),
        .O(q1_reg_i_13_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_14
       (.I0(q1_reg_1[1]),
        .I1(var_2_fu_2956_p4[1]),
        .O(q1_reg_i_14_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_15
       (.I0(q1_reg_1[0]),
        .I1(var_2_fu_2956_p4[0]),
        .O(q1_reg_i_15_n_5));
  CARRY8 q1_reg_i_16
       (.CI(q1_reg_i_33_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q1_reg_i_16_CO_UNCONNECTED[7:6],var_1_fu_2934_p4[12],NLW_q1_reg_i_16_CO_UNCONNECTED[4],q1_reg_i_16_n_9,q1_reg_i_16_n_10,q1_reg_i_16_n_11,q1_reg_i_16_n_12}),
        .DI({1'b0,1'b0,1'b0,q1_reg_2[12:8]}),
        .O({NLW_q1_reg_i_16_O_UNCONNECTED[7:5],var_1_fu_2934_p4[11:7]}),
        .S({1'b0,1'b0,1'b1,q1_reg_i_34_n_5,q1_reg_i_35_n_5,q1_reg_i_36_n_5,q1_reg_i_37_n_5,q1_reg_i_38_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_17
       (.I0(q1_reg_1[9]),
        .I1(var_1_fu_2934_p4[9]),
        .O(q1_reg_i_17_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_18
       (.I0(q1_reg_1[8]),
        .I1(var_1_fu_2934_p4[8]),
        .O(q1_reg_i_18_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_19
       (.I0(q1_reg_1[7]),
        .I1(var_1_fu_2934_p4[7]),
        .O(q1_reg_i_19_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q1_reg_i_2_n_5,q1_reg_i_2_n_6,q1_reg_i_2_n_7,q1_reg_i_2_n_8,q1_reg_i_2_n_9,q1_reg_i_2_n_10,q1_reg_i_2_n_11,q1_reg_i_2_n_12}),
        .DI(q1_reg_1[7:0]),
        .O({add_ln492_4_fu_3056_p2[7:3],NLW_q1_reg_i_2_O_UNCONNECTED[2:0]}),
        .S({q1_reg_i_8_n_5,q1_reg_i_9_n_5,q1_reg_i_10_n_5,q1_reg_i_11_n_5,q1_reg_i_12_n_5,q1_reg_i_13_n_5,q1_reg_i_14_n_5,q1_reg_i_15_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_20
       (.I0(q1_reg_1[6]),
        .I1(var_1_fu_2934_p4[6]),
        .O(q1_reg_i_20_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_21
       (.I0(q1_reg_1[5]),
        .I1(var_1_fu_2934_p4[5]),
        .O(q1_reg_i_21_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_22
       (.I0(q1_reg_1[4]),
        .I1(var_1_fu_2934_p4[4]),
        .O(q1_reg_i_22_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_23
       (.I0(q1_reg_1[3]),
        .I1(var_1_fu_2934_p4[3]),
        .O(q1_reg_i_23_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_24
       (.I0(q1_reg_1[2]),
        .I1(var_1_fu_2934_p4[2]),
        .O(q1_reg_i_24_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_25
       (.I0(q1_reg_1[1]),
        .I1(var_1_fu_2934_p4[1]),
        .O(q1_reg_i_25_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_26
       (.I0(q1_reg_1[0]),
        .I1(var_1_fu_2934_p4[0]),
        .O(q1_reg_i_26_n_5));
  CARRY8 q1_reg_i_27
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({q1_reg_i_27_n_5,q1_reg_i_27_n_6,q1_reg_i_27_n_7,q1_reg_i_27_n_8,q1_reg_i_27_n_9,q1_reg_i_27_n_10,q1_reg_i_27_n_11,q1_reg_i_27_n_12}),
        .DI(q1_reg_0[7:0]),
        .O({var_2_fu_2956_p4[6:0],NLW_q1_reg_i_27_O_UNCONNECTED[0]}),
        .S({q1_reg_i_39_n_5,q1_reg_i_40_n_5,q1_reg_i_41_n_5,q1_reg_i_42_n_5,q1_reg_i_43_n_5,q1_reg_i_44_n_5,q1_reg_i_45_n_5,q1_reg_i_46_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_28
       (.I0(q1_reg_0[12]),
        .I1(q1_reg_i_5_0[12]),
        .O(q1_reg_i_28_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_29
       (.I0(q1_reg_0[11]),
        .I1(q1_reg_i_5_0[11]),
        .O(q1_reg_i_29_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_3
       (.CI(q1_reg_i_4_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q1_reg_i_3_CO_UNCONNECTED[7:4],q1_reg_i_3_n_9,q1_reg_i_3_n_10,q1_reg_i_3_n_11,q1_reg_i_3_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q1_reg_1[9:8]}),
        .O({NLW_q1_reg_i_3_O_UNCONNECTED[7:5],add_ln492_3_fu_3035_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,var_1_fu_2934_p4[12:10],q1_reg_i_17_n_5,q1_reg_i_18_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_30
       (.I0(q1_reg_0[10]),
        .I1(q1_reg_i_5_0[10]),
        .O(q1_reg_i_30_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_31
       (.I0(q1_reg_0[9]),
        .I1(q1_reg_i_5_0[9]),
        .O(q1_reg_i_31_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_32
       (.I0(q1_reg_0[8]),
        .I1(q1_reg_i_5_0[8]),
        .O(q1_reg_i_32_n_5));
  CARRY8 q1_reg_i_33
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({q1_reg_i_33_n_5,q1_reg_i_33_n_6,q1_reg_i_33_n_7,q1_reg_i_33_n_8,q1_reg_i_33_n_9,q1_reg_i_33_n_10,q1_reg_i_33_n_11,q1_reg_i_33_n_12}),
        .DI(q1_reg_2[7:0]),
        .O({var_1_fu_2934_p4[6:0],NLW_q1_reg_i_33_O_UNCONNECTED[0]}),
        .S({q1_reg_i_47_n_5,q1_reg_i_48_n_5,q1_reg_i_49_n_5,q1_reg_i_50_n_5,q1_reg_i_51_n_5,q1_reg_i_52_n_5,q1_reg_i_53_n_5,q1_reg_i_54_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_34
       (.I0(q1_reg_2[12]),
        .I1(q1_reg_i_16_0[12]),
        .O(q1_reg_i_34_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_35
       (.I0(q1_reg_2[11]),
        .I1(q1_reg_i_16_0[11]),
        .O(q1_reg_i_35_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_36
       (.I0(q1_reg_2[10]),
        .I1(q1_reg_i_16_0[10]),
        .O(q1_reg_i_36_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_37
       (.I0(q1_reg_2[9]),
        .I1(q1_reg_i_16_0[9]),
        .O(q1_reg_i_37_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_38
       (.I0(q1_reg_2[8]),
        .I1(q1_reg_i_16_0[8]),
        .O(q1_reg_i_38_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_39
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_i_5_0[7]),
        .O(q1_reg_i_39_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_4
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q1_reg_i_4_n_5,q1_reg_i_4_n_6,q1_reg_i_4_n_7,q1_reg_i_4_n_8,q1_reg_i_4_n_9,q1_reg_i_4_n_10,q1_reg_i_4_n_11,q1_reg_i_4_n_12}),
        .DI(q1_reg_1[7:0]),
        .O({add_ln492_3_fu_3035_p2[7:3],NLW_q1_reg_i_4_O_UNCONNECTED[2:0]}),
        .S({q1_reg_i_19_n_5,q1_reg_i_20_n_5,q1_reg_i_21_n_5,q1_reg_i_22_n_5,q1_reg_i_23_n_5,q1_reg_i_24_n_5,q1_reg_i_25_n_5,q1_reg_i_26_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_40
       (.I0(q1_reg_0[6]),
        .I1(q1_reg_i_5_0[6]),
        .O(q1_reg_i_40_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_41
       (.I0(q1_reg_0[5]),
        .I1(q1_reg_i_5_0[5]),
        .O(q1_reg_i_41_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_42
       (.I0(q1_reg_0[4]),
        .I1(q1_reg_i_5_0[4]),
        .O(q1_reg_i_42_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_43
       (.I0(q1_reg_0[3]),
        .I1(q1_reg_i_5_0[3]),
        .O(q1_reg_i_43_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_44
       (.I0(q1_reg_0[2]),
        .I1(q1_reg_i_5_0[2]),
        .O(q1_reg_i_44_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_45
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_i_5_0[1]),
        .O(q1_reg_i_45_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_46
       (.I0(q1_reg_0[0]),
        .I1(q1_reg_i_5_0[0]),
        .O(q1_reg_i_46_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_47
       (.I0(q1_reg_2[7]),
        .I1(q1_reg_i_16_0[7]),
        .O(q1_reg_i_47_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_48
       (.I0(q1_reg_2[6]),
        .I1(q1_reg_i_16_0[6]),
        .O(q1_reg_i_48_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_49
       (.I0(q1_reg_2[5]),
        .I1(q1_reg_i_16_0[5]),
        .O(q1_reg_i_49_n_5));
  CARRY8 q1_reg_i_5
       (.CI(q1_reg_i_27_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q1_reg_i_5_CO_UNCONNECTED[7:6],var_2_fu_2956_p4[12],NLW_q1_reg_i_5_CO_UNCONNECTED[4],q1_reg_i_5_n_9,q1_reg_i_5_n_10,q1_reg_i_5_n_11,q1_reg_i_5_n_12}),
        .DI({1'b0,1'b0,1'b0,q1_reg_0[12:8]}),
        .O({NLW_q1_reg_i_5_O_UNCONNECTED[7:5],var_2_fu_2956_p4[11:7]}),
        .S({1'b0,1'b0,1'b1,q1_reg_i_28_n_5,q1_reg_i_29_n_5,q1_reg_i_30_n_5,q1_reg_i_31_n_5,q1_reg_i_32_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_50
       (.I0(q1_reg_2[4]),
        .I1(q1_reg_i_16_0[4]),
        .O(q1_reg_i_50_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_51
       (.I0(q1_reg_2[3]),
        .I1(q1_reg_i_16_0[3]),
        .O(q1_reg_i_51_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_52
       (.I0(q1_reg_2[2]),
        .I1(q1_reg_i_16_0[2]),
        .O(q1_reg_i_52_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_53
       (.I0(q1_reg_2[1]),
        .I1(q1_reg_i_16_0[1]),
        .O(q1_reg_i_53_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_54
       (.I0(q1_reg_2[0]),
        .I1(q1_reg_i_16_0[0]),
        .O(q1_reg_i_54_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_6
       (.I0(q1_reg_1[9]),
        .I1(var_2_fu_2956_p4[9]),
        .O(q1_reg_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_7
       (.I0(q1_reg_1[8]),
        .I1(var_2_fu_2956_p4[8]),
        .O(q1_reg_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_8
       (.I0(q1_reg_1[7]),
        .I1(var_2_fu_2956_p4[7]),
        .O(q1_reg_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_9
       (.I0(q1_reg_1[6]),
        .I1(var_2_fu_2956_p4[6]),
        .O(q1_reg_i_9_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV1_TABLE_U/q3_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF),
    .INIT_01(256'h0021002200230024002500270028002A002C002E0030003300350038003C003F),
    .INIT_02(256'h00150016001600170017001800180019001A001A001B001C001D001E001F001F),
    .INIT_03(256'h0010001000100011001100110011001200120012001300130014001400140015),
    .INIT_04(256'h000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F),
    .INIT_05(256'h000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C),
    .INIT_06(256'h000900090009000900090009000900090009000A000A000A000A000A000A000A),
    .INIT_07(256'h0008000800080008000800080008000800080008000800080008000800090009),
    .INIT_08(256'h0007000700070007000700070007000700070007000700070007000700070007),
    .INIT_09(256'h0006000600060006000600060006000600060006000600060006000700070007),
    .INIT_0A(256'h0005000500050005000500060006000600060006000600060006000600060006),
    .INIT_0B(256'h0005000500050005000500050005000500050005000500050005000500050005),
    .INIT_0C(256'h0004000400040005000500050005000500050005000500050005000500050005),
    .INIT_0D(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0E(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0F(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_10(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_11(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_12(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_13(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_14(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_15(256'h0002000200020002000200020002000200020002000300030003000300030003),
    .INIT_16(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_17(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_18(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_19(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1A(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1B(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1C(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1D(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1E(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1F(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_20(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_21(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_22(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_23(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_24(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_25(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_26(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_27(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_28(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_29(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_30(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_31(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_32(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_33(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_34(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_35(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_36(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_37(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_38(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_39(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q3_reg
       (.ADDRARDADDR({add_ln492_1_fu_3004_p2,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_q3_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_q3_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_q3_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_q3_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_q3_reg_DOUTADOUT_UNCONNECTED[15:10],B,q3_reg_n_52}),
        .DOUTBDOUT({NLW_q3_reg_DOUTBDOUT_UNCONNECTED[15:10],q3_reg_0,NLW_q3_reg_DOUTBDOUT_UNCONNECTED[0]}),
        .DOUTPADOUTP(NLW_q3_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_q3_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(valid_out),
        .ENBWREN(valid_out),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q3_reg_i_1
       (.CI(q3_reg_i_2_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q3_reg_i_1_CO_UNCONNECTED[7:4],q3_reg_i_1_n_9,q3_reg_i_1_n_10,q3_reg_i_1_n_11,q3_reg_i_1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q3_reg_1[9:8]}),
        .O({NLW_q3_reg_i_1_O_UNCONNECTED[7:5],add_ln492_1_fu_3004_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,var_fu_2912_p4[12:10],q3_reg_i_6_n_5,q3_reg_i_7_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_10
       (.I0(q3_reg_1[5]),
        .I1(var_fu_2912_p4[5]),
        .O(q3_reg_i_10_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_11
       (.I0(q3_reg_1[4]),
        .I1(var_fu_2912_p4[4]),
        .O(q3_reg_i_11_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_12
       (.I0(q3_reg_1[3]),
        .I1(var_fu_2912_p4[3]),
        .O(q3_reg_i_12_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_13
       (.I0(q3_reg_1[2]),
        .I1(var_fu_2912_p4[2]),
        .O(q3_reg_i_13_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_14
       (.I0(q3_reg_1[1]),
        .I1(var_fu_2912_p4[1]),
        .O(q3_reg_i_14_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_15
       (.I0(q3_reg_1[0]),
        .I1(var_fu_2912_p4[0]),
        .O(q3_reg_i_15_n_5));
  CARRY8 q3_reg_i_16
       (.CI(q3_reg_i_33_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q3_reg_i_16_CO_UNCONNECTED[7:6],var_3_fu_2978_p4[12],NLW_q3_reg_i_16_CO_UNCONNECTED[4],q3_reg_i_16_n_9,q3_reg_i_16_n_10,q3_reg_i_16_n_11,q3_reg_i_16_n_12}),
        .DI({1'b0,1'b0,1'b0,q3_reg_2[12:8]}),
        .O({NLW_q3_reg_i_16_O_UNCONNECTED[7:5],var_3_fu_2978_p4[11:7]}),
        .S({1'b0,1'b0,1'b1,q3_reg_i_34_n_5,q3_reg_i_35_n_5,q3_reg_i_36_n_5,q3_reg_i_37_n_5,q3_reg_i_38_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_17
       (.I0(q3_reg_1[9]),
        .I1(var_3_fu_2978_p4[9]),
        .O(q3_reg_i_17_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_18
       (.I0(q3_reg_1[8]),
        .I1(var_3_fu_2978_p4[8]),
        .O(q3_reg_i_18_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_19
       (.I0(q3_reg_1[7]),
        .I1(var_3_fu_2978_p4[7]),
        .O(q3_reg_i_19_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q3_reg_i_2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q3_reg_i_2_n_5,q3_reg_i_2_n_6,q3_reg_i_2_n_7,q3_reg_i_2_n_8,q3_reg_i_2_n_9,q3_reg_i_2_n_10,q3_reg_i_2_n_11,q3_reg_i_2_n_12}),
        .DI(q3_reg_1[7:0]),
        .O({add_ln492_1_fu_3004_p2[7:3],NLW_q3_reg_i_2_O_UNCONNECTED[2:0]}),
        .S({q3_reg_i_8_n_5,q3_reg_i_9_n_5,q3_reg_i_10_n_5,q3_reg_i_11_n_5,q3_reg_i_12_n_5,q3_reg_i_13_n_5,q3_reg_i_14_n_5,q3_reg_i_15_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_20
       (.I0(q3_reg_1[6]),
        .I1(var_3_fu_2978_p4[6]),
        .O(q3_reg_i_20_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_21
       (.I0(q3_reg_1[5]),
        .I1(var_3_fu_2978_p4[5]),
        .O(q3_reg_i_21_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_22
       (.I0(q3_reg_1[4]),
        .I1(var_3_fu_2978_p4[4]),
        .O(q3_reg_i_22_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_23
       (.I0(q3_reg_1[3]),
        .I1(var_3_fu_2978_p4[3]),
        .O(q3_reg_i_23_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_24
       (.I0(q3_reg_1[2]),
        .I1(var_3_fu_2978_p4[2]),
        .O(q3_reg_i_24_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_25
       (.I0(q3_reg_1[1]),
        .I1(var_3_fu_2978_p4[1]),
        .O(q3_reg_i_25_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_26
       (.I0(q3_reg_1[0]),
        .I1(var_3_fu_2978_p4[0]),
        .O(q3_reg_i_26_n_5));
  CARRY8 q3_reg_i_27
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({q3_reg_i_27_n_5,q3_reg_i_27_n_6,q3_reg_i_27_n_7,q3_reg_i_27_n_8,q3_reg_i_27_n_9,q3_reg_i_27_n_10,q3_reg_i_27_n_11,q3_reg_i_27_n_12}),
        .DI(Q[7:0]),
        .O({var_fu_2912_p4[6:0],NLW_q3_reg_i_27_O_UNCONNECTED[0]}),
        .S({q3_reg_i_39_n_5,q3_reg_i_40_n_5,q3_reg_i_41_n_5,q3_reg_i_42_n_5,q3_reg_i_43_n_5,q3_reg_i_44_n_5,q3_reg_i_45_n_5,q3_reg_i_46_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_28
       (.I0(Q[12]),
        .I1(q3_reg_i_5_0[12]),
        .O(q3_reg_i_28_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_29
       (.I0(Q[11]),
        .I1(q3_reg_i_5_0[11]),
        .O(q3_reg_i_29_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q3_reg_i_3
       (.CI(q3_reg_i_4_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q3_reg_i_3_CO_UNCONNECTED[7:4],q3_reg_i_3_n_9,q3_reg_i_3_n_10,q3_reg_i_3_n_11,q3_reg_i_3_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q3_reg_1[9:8]}),
        .O({NLW_q3_reg_i_3_O_UNCONNECTED[7:5],sel[9:5]}),
        .S({1'b0,1'b0,1'b0,var_3_fu_2978_p4[12:10],q3_reg_i_17_n_5,q3_reg_i_18_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_30
       (.I0(Q[10]),
        .I1(q3_reg_i_5_0[10]),
        .O(q3_reg_i_30_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_31
       (.I0(Q[9]),
        .I1(q3_reg_i_5_0[9]),
        .O(q3_reg_i_31_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_32
       (.I0(Q[8]),
        .I1(q3_reg_i_5_0[8]),
        .O(q3_reg_i_32_n_5));
  CARRY8 q3_reg_i_33
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({q3_reg_i_33_n_5,q3_reg_i_33_n_6,q3_reg_i_33_n_7,q3_reg_i_33_n_8,q3_reg_i_33_n_9,q3_reg_i_33_n_10,q3_reg_i_33_n_11,q3_reg_i_33_n_12}),
        .DI(q3_reg_2[7:0]),
        .O({var_3_fu_2978_p4[6:0],NLW_q3_reg_i_33_O_UNCONNECTED[0]}),
        .S({q3_reg_i_47_n_5,q3_reg_i_48_n_5,q3_reg_i_49_n_5,q3_reg_i_50_n_5,q3_reg_i_51_n_5,q3_reg_i_52_n_5,q3_reg_i_53_n_5,q3_reg_i_54_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_34
       (.I0(q3_reg_2[12]),
        .I1(q3_reg_i_16_0[12]),
        .O(q3_reg_i_34_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_35
       (.I0(q3_reg_2[11]),
        .I1(q3_reg_i_16_0[11]),
        .O(q3_reg_i_35_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_36
       (.I0(q3_reg_2[10]),
        .I1(q3_reg_i_16_0[10]),
        .O(q3_reg_i_36_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_37
       (.I0(q3_reg_2[9]),
        .I1(q3_reg_i_16_0[9]),
        .O(q3_reg_i_37_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_38
       (.I0(q3_reg_2[8]),
        .I1(q3_reg_i_16_0[8]),
        .O(q3_reg_i_38_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_39
       (.I0(Q[7]),
        .I1(q3_reg_i_5_0[7]),
        .O(q3_reg_i_39_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q3_reg_i_4
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q3_reg_i_4_n_5,q3_reg_i_4_n_6,q3_reg_i_4_n_7,q3_reg_i_4_n_8,q3_reg_i_4_n_9,q3_reg_i_4_n_10,q3_reg_i_4_n_11,q3_reg_i_4_n_12}),
        .DI(q3_reg_1[7:0]),
        .O({sel[4:0],NLW_q3_reg_i_4_O_UNCONNECTED[2:0]}),
        .S({q3_reg_i_19_n_5,q3_reg_i_20_n_5,q3_reg_i_21_n_5,q3_reg_i_22_n_5,q3_reg_i_23_n_5,q3_reg_i_24_n_5,q3_reg_i_25_n_5,q3_reg_i_26_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_40
       (.I0(Q[6]),
        .I1(q3_reg_i_5_0[6]),
        .O(q3_reg_i_40_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_41
       (.I0(Q[5]),
        .I1(q3_reg_i_5_0[5]),
        .O(q3_reg_i_41_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_42
       (.I0(Q[4]),
        .I1(q3_reg_i_5_0[4]),
        .O(q3_reg_i_42_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_43
       (.I0(Q[3]),
        .I1(q3_reg_i_5_0[3]),
        .O(q3_reg_i_43_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_44
       (.I0(Q[2]),
        .I1(q3_reg_i_5_0[2]),
        .O(q3_reg_i_44_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_45
       (.I0(Q[1]),
        .I1(q3_reg_i_5_0[1]),
        .O(q3_reg_i_45_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_46
       (.I0(Q[0]),
        .I1(q3_reg_i_5_0[0]),
        .O(q3_reg_i_46_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_47
       (.I0(q3_reg_2[7]),
        .I1(q3_reg_i_16_0[7]),
        .O(q3_reg_i_47_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_48
       (.I0(q3_reg_2[6]),
        .I1(q3_reg_i_16_0[6]),
        .O(q3_reg_i_48_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_49
       (.I0(q3_reg_2[5]),
        .I1(q3_reg_i_16_0[5]),
        .O(q3_reg_i_49_n_5));
  CARRY8 q3_reg_i_5
       (.CI(q3_reg_i_27_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q3_reg_i_5_CO_UNCONNECTED[7:6],var_fu_2912_p4[12],NLW_q3_reg_i_5_CO_UNCONNECTED[4],q3_reg_i_5_n_9,q3_reg_i_5_n_10,q3_reg_i_5_n_11,q3_reg_i_5_n_12}),
        .DI({1'b0,1'b0,1'b0,Q[12:8]}),
        .O({NLW_q3_reg_i_5_O_UNCONNECTED[7:5],var_fu_2912_p4[11:7]}),
        .S({1'b0,1'b0,1'b1,q3_reg_i_28_n_5,q3_reg_i_29_n_5,q3_reg_i_30_n_5,q3_reg_i_31_n_5,q3_reg_i_32_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_50
       (.I0(q3_reg_2[4]),
        .I1(q3_reg_i_16_0[4]),
        .O(q3_reg_i_50_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_51
       (.I0(q3_reg_2[3]),
        .I1(q3_reg_i_16_0[3]),
        .O(q3_reg_i_51_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_52
       (.I0(q3_reg_2[2]),
        .I1(q3_reg_i_16_0[2]),
        .O(q3_reg_i_52_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_53
       (.I0(q3_reg_2[1]),
        .I1(q3_reg_i_16_0[1]),
        .O(q3_reg_i_53_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_54
       (.I0(q3_reg_2[0]),
        .I1(q3_reg_i_16_0[0]),
        .O(q3_reg_i_54_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_6
       (.I0(q3_reg_1[9]),
        .I1(var_fu_2912_p4[9]),
        .O(q3_reg_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_7
       (.I0(q3_reg_1[8]),
        .I1(var_fu_2912_p4[8]),
        .O(q3_reg_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_8
       (.I0(q3_reg_1[7]),
        .I1(var_fu_2912_p4[7]),
        .O(q3_reg_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q3_reg_i_9
       (.I0(q3_reg_1[6]),
        .I1(var_fu_2912_p4[6]),
        .O(q3_reg_i_9_n_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R
   (out,
    ap_clk,
    RDEN,
    p_0_out1);
  output [17:0]out;
  input ap_clk;
  input RDEN;
  input [10:0]p_0_out1;

  wire RDEN;
  wire ap_clk;
  wire [17:0]out;
  wire [10:0]p_0_out1;
  wire NLW_q0_reg_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_q0_reg_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_q0_reg_0_DBITERR_UNCONNECTED;
  wire NLW_q0_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_q0_reg_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_q0_reg_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_q0_reg_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_q0_reg_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_q0_reg_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_q0_reg_0_DOUTBDOUT_UNCONNECTED;
  wire [3:1]NLW_q0_reg_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_q0_reg_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_q0_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_q0_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_q0_reg_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_q0_reg_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_q0_reg_1_DBITERR_UNCONNECTED;
  wire NLW_q0_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_q0_reg_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_q0_reg_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_q0_reg_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_q0_reg_1_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_q0_reg_1_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_q0_reg_1_DOUTBDOUT_UNCONNECTED;
  wire [3:1]NLW_q0_reg_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_q0_reg_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_q0_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_q0_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "73728" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV2_TABLE_U/q0_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000001FFFFFFFF8000007FFFF0003FF803FC07C1F1E31992BAC195B1F),
    .INITP_01(256'h0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h08224F92ED62F5AA858BC333E5E33CFF4424C4551766C7FF49AACCFF55FFFFFF),
    .INIT_01(256'h4184C9115BA7F7499EF652B1147AE555C942C145D061F99941F2AC71411E07FF),
    .INIT_02(256'hC7E40221406081A2C5E80C30567CA4CCF6204C79A7D607386CA0D70F4883C0FF),
    .INIT_03(256'h10203142536476889AADC0D3E7FB0F24394F647B91A9C0D8F10A233D57728EAA),
    .INIT_04(256'h707B85909BA6B1BCC8D3DFEBF7030F1C293643505D6B798795A4B3C1D1E0F0FF),
    .INIT_05(256'h5C636B727981889098A0A8B0B8C0C9D1D9E2EBF4FD060F18212B343E48525C66),
    .INIT_06(256'h979CA2A7ADB2B8BDC3C8CED4DAE0E6ECF2F8FE050B11181E252B323940474E55),
    .INIT_07(256'h04080C1014181C2125292D32363B3F44484D52565B6065696E73787D82878D92),
    .INIT_08(256'h9194979B9EA1A4A8ABAEB2B5B9BCC0C3C7CACED2D5D9DDE0E4E8ECF0F4F8FCFF),
    .INIT_09(256'h35383A3D404245484A4D505355585B5E616466696C6F7275787B7E8184878B8E),
    .INIT_0A(256'hEAECEFF1F3F5F7FAFCFE00030507090C0E101315171A1C1F212426292B2E3033),
    .INIT_0B(256'hACAEB0B1B3B5B7B9BBBCBEC0C2C4C6C8CACCCED0D2D4D6D8DADCDEE0E2E4E6E8),
    .INIT_0C(256'h77797A7C7D7F8082848587888A8C8D8F9192949597999B9C9EA0A1A3A5A7A8AA),
    .INIT_0D(256'h4A4B4D4E4F515253555657595A5C5D5E606163646567686A6B6D6E7071737476),
    .INIT_0E(256'h2324252627292A2B2C2D2E3031323334363738393B3C3D3E4041424345464749),
    .INIT_0F(256'h0102030405060708090A0B0C0D0E0F1011121314151618191A1B1C1D1E1F2022),
    .INIT_10(256'hE2E3E4E5E6E7E8E9E9EAEBECEDEEEFF0F1F2F3F4F5F6F7F8F9FAFBFCFDFEFFFF),
    .INIT_11(256'hC7C8C9CACBCBCCCDCECFCFD0D1D2D3D4D4D5D6D7D8D9DADADBDCDDDEDFE0E0E1),
    .INIT_12(256'hAFB0B1B2B2B3B4B4B5B6B7B7B8B9BABABBBCBDBDBEBFC0C0C1C2C3C3C4C5C6C7),
    .INIT_13(256'h9A9A9B9C9C9D9E9E9FA0A0A1A2A2A3A4A4A5A6A6A7A8A8A9AAAAABACADADAEAF),
    .INIT_14(256'h8687878889898A8A8B8B8C8D8D8E8F8F90909192929393949595969797989899),
    .INIT_15(256'h747575767777787879797A7A7B7B7C7D7D7E7E7F7F8080818282838384848586),
    .INIT_16(256'h64656566666767686869696A6A6B6B6C6C6D6D6E6E6F6F707071717272737374),
    .INIT_17(256'h555656575758585859595A5A5B5B5C5C5D5D5D5E5E5F5F606061616262636364),
    .INIT_18(256'h48484849494A4A4A4B4B4C4C4D4D4D4E4E4F4F50505051515252535354545455),
    .INIT_19(256'h3B3B3C3C3C3D3D3E3E3E3F3F4040404141424242434344444445454646464747),
    .INIT_1A(256'h2F303030313131323232333334343435353536363637373838383939393A3A3B),
    .INIT_1B(256'h242525252626262727272828282929292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F),
    .INIT_1C(256'h1A1B1B1B1C1C1C1C1D1D1D1E1E1E1F1F1F202020212121212222222323232424),
    .INIT_1D(256'h1111111212121313131314141415151515161616171717181818181919191A1A),
    .INIT_1E(256'h0808090909090A0A0A0A0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F0F10101011),
    .INIT_1F(256'h0000000101010102020202030303030404040405050505060606060707070708),
    .INIT_20(256'hF8F8F8F9F9F9F9FAFAFAFAFBFBFBFBFCFCFCFCFDFDFDFDFEFEFEFEFFFFFFFFFF),
    .INIT_21(256'hF1F1F1F1F2F2F2F2F2F3F3F3F3F4F4F4F4F4F5F5F5F5F6F6F6F6F7F7F7F7F8F8),
    .INIT_22(256'hEAEAEAEAEBEBEBEBEBECECECECEDEDEDEDEDEEEEEEEEEEEFEFEFEFF0F0F0F0F0),
    .INIT_23(256'hE3E3E4E4E4E4E4E5E5E5E5E5E6E6E6E6E6E7E7E7E7E7E8E8E8E8E9E9E9E9E9EA),
    .INIT_24(256'hDDDDDDDEDEDEDEDEDFDFDFDFDFE0E0E0E0E0E1E1E1E1E1E1E2E2E2E2E2E3E3E3),
    .INIT_25(256'hD7D7D8D8D8D8D8D9D9D9D9D9D9DADADADADADBDBDBDBDBDBDCDCDCDCDCDDDDDD),
    .INIT_26(256'hD2D2D2D2D2D3D3D3D3D3D3D4D4D4D4D4D4D5D5D5D5D5D5D6D6D6D6D6D7D7D7D7),
    .INIT_27(256'hCCCDCDCDCDCDCDCECECECECECECFCFCFCFCFCFD0D0D0D0D0D0D1D1D1D1D1D1D2),
    .INIT_28(256'hC7C8C8C8C8C8C8C9C9C9C9C9C9C9CACACACACACACBCBCBCBCBCBCCCCCCCCCCCC),
    .INIT_29(256'hC3C3C3C3C3C3C4C4C4C4C4C4C4C5C5C5C5C5C5C5C6C6C6C6C6C6C7C7C7C7C7C7),
    .INIT_2A(256'hBEBEBEBFBFBFBFBFBFBFC0C0C0C0C0C0C0C1C1C1C1C1C1C1C2C2C2C2C2C2C2C3),
    .INIT_2B(256'hBABABABABABABBBBBBBBBBBBBBBCBCBCBCBCBCBCBDBDBDBDBDBDBDBDBEBEBEBE),
    .INIT_2C(256'hB6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B8B8B8B8B8B8B8B8B9B9B9B9B9B9B9BABA),
    .INIT_2D(256'hB2B2B2B2B2B2B2B3B3B3B3B3B3B3B3B4B4B4B4B4B4B4B4B5B5B5B5B5B5B5B5B6),
    .INIT_2E(256'hAEAEAEAEAEAEAFAFAFAFAFAFAFAFB0B0B0B0B0B0B0B0B1B1B1B1B1B1B1B1B1B2),
    .INIT_2F(256'hAAAAABABABABABABABABABACACACACACACACACACADADADADADADADADADAEAEAE),
    .INIT_30(256'hA7A7A7A7A7A7A7A8A8A8A8A8A8A8A8A8A9A9A9A9A9A9A9A9A9AAAAAAAAAAAAAA),
    .INIT_31(256'hA3A4A4A4A4A4A4A4A4A4A4A5A5A5A5A5A5A5A5A5A6A6A6A6A6A6A6A6A6A6A7A7),
    .INIT_32(256'hA0A0A0A1A1A1A1A1A1A1A1A1A1A2A2A2A2A2A2A2A2A2A2A3A3A3A3A3A3A3A3A3),
    .INIT_33(256'h9D9D9D9D9E9E9E9E9E9E9E9E9E9E9E9F9F9F9F9F9F9F9F9F9FA0A0A0A0A0A0A0),
    .INIT_34(256'h9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9C9C9C9C9C9C9C9C9C9C9C9D9D9D9D9D9D),
    .INIT_35(256'h979797989898989898989898989899999999999999999999999A9A9A9A9A9A9A),
    .INIT_36(256'h9595959595959595959595959696969696969696969696979797979797979797),
    .INIT_37(256'h9292929292929292939393939393939393939393949494949494949494949494),
    .INIT_38(256'h8F8F8F9090909090909090909090909091919191919191919191919192929292),
    .INIT_39(256'h8D8D8D8D8D8D8D8D8D8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F),
    .INIT_3A(256'h8A8A8B8B8B8B8B8B8B8B8B8B8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D),
    .INIT_3B(256'h88888888888889898989898989898989898989898A8A8A8A8A8A8A8A8A8A8A8A),
    .INIT_3C(256'h8686868686868686868687878787878787878787878787878888888888888888),
    .INIT_3D(256'h8484848484848484848484848585858585858585858585858585858686868686),
    .INIT_3E(256'h8282828282828282828282828282838383838383838383838383838383838484),
    .INIT_3F(256'h8080808080808080808080808080808181818181818181818181818181818182),
    .INIT_40(256'h7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F),
    .INIT_41(256'h7C7C7C7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7E),
    .INIT_42(256'h7A7A7A7A7A7A7A7A7A7A7A7A7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7C7C7C),
    .INIT_43(256'h7878787878787878787979797979797979797979797979797979797A7A7A7A7A),
    .INIT_44(256'h7676767676777777777777777777777777777777777777787878787878787878),
    .INIT_45(256'h7575757575757575757575757575757575757676767676767676767676767676),
    .INIT_46(256'h7373737373737373737373737474747474747474747474747474747474747475),
    .INIT_47(256'h7171717172727272727272727272727272727272727272727373737373737373),
    .INIT_48(256'h7070707070707070707070707070707071717171717171717171717171717171),
    .INIT_49(256'h6E6E6E6E6E6E6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F7070707070),
    .INIT_4A(256'h6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E),
    .INIT_4B(256'h6B6B6B6B6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6D6D6D6D6D),
    .INIT_4C(256'h6A6A6A6A6A6A6A6A6A6A6A6A6A6A6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B),
    .INIT_4D(256'h696969696969696969696969696969696969696969696A6A6A6A6A6A6A6A6A6A),
    .INIT_4E(256'h6767676767676768686868686868686868686868686868686868686868686869),
    .INIT_4F(256'h6666666666666666666666666666676767676767676767676767676767676767),
    .INIT_50(256'h6565656565656565656565656565656565656565656666666666666666666666),
    .INIT_51(256'h6363646464646464646464646464646464646464646464646464646465656565),
    .INIT_52(256'h6262626262626262636363636363636363636363636363636363636363636363),
    .INIT_53(256'h6161616161616161616161616162626262626262626262626262626262626262),
    .INIT_54(256'h6060606060606060606060606060606060616161616161616161616161616161),
    .INIT_55(256'h5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F6060606060606060606060),
    .INIT_56(256'h5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5F5F5F5F5F5F5F5F),
    .INIT_57(256'h5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5E5E5E5E5E),
    .INIT_58(256'h5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5D5D5D),
    .INIT_59(256'h5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5C5C),
    .INIT_5A(256'h5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B),
    .INIT_5B(256'h595959595959595959595959595959595959595959595959595959595959595A),
    .INIT_5C(256'h5858585858585858585858585858585858585858585858585858585858585959),
    .INIT_5D(256'h5757575757575757575757575757575757575757575757575757575757585858),
    .INIT_5E(256'h5656565656565656565656565656565656565656565656565656575757575757),
    .INIT_5F(256'h5555555555555555555555555555555555555555555555565656565656565656),
    .INIT_60(256'h5454545454545454545454545454545454545455555555555555555555555555),
    .INIT_61(256'h5353535353535353535353535353535454545454545454545454545454545454),
    .INIT_62(256'h5252525252525252525353535353535353535353535353535353535353535353),
    .INIT_63(256'h5151515252525252525252525252525252525252525252525252525252525252),
    .INIT_64(256'h5151515151515151515151515151515151515151515151515151515151515151),
    .INIT_65(256'h5050505050505050505050505050505050505050505050505050505151515151),
    .INIT_66(256'h4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F50505050505050505050505050),
    .INIT_67(256'h4E4E4E4E4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F),
    .INIT_68(256'h4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E),
    .INIT_69(256'h4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4E),
    .INIT_6A(256'h4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D),
    .INIT_6B(256'h4B4B4B4B4B4B4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C),
    .INIT_6C(256'h4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B),
    .INIT_6D(256'h4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B),
    .INIT_6E(256'h4949494949494949494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A),
    .INIT_6F(256'h4949494949494949494949494949494949494949494949494949494949494949),
    .INIT_70(256'h4848484848484848484848484848484848484848484848484949494949494949),
    .INIT_71(256'h4747474747474748484848484848484848484848484848484848484848484848),
    .INIT_72(256'h4747474747474747474747474747474747474747474747474747474747474747),
    .INIT_73(256'h4646464646464646464646464646464646464647474747474747474747474747),
    .INIT_74(256'h4646464646464646464646464646464646464646464646464646464646464646),
    .INIT_75(256'h4545454545454545454545454545454545454545454545454545454545454546),
    .INIT_76(256'h4444444444444444454545454545454545454545454545454545454545454545),
    .INIT_77(256'h4444444444444444444444444444444444444444444444444444444444444444),
    .INIT_78(256'h4343434343434343434343434343434344444444444444444444444444444444),
    .INIT_79(256'h4343434343434343434343434343434343434343434343434343434343434343),
    .INIT_7A(256'h4242424242424242424242424242424242424242424242434343434343434343),
    .INIT_7B(256'h4242424242424242424242424242424242424242424242424242424242424242),
    .INIT_7C(256'h4141414141414141414141414141414141414141414141414141414142424242),
    .INIT_7D(256'h4141414141414141414141414141414141414141414141414141414141414141),
    .INIT_7E(256'h4040404040404040404040404040404040404040404040404040404040404041),
    .INIT_7F(256'h4040404040404040404040404040404040404040404040404040404040404040),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    q0_reg_0
       (.ADDRARDADDR({1'b0,p_0_out1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_q0_reg_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_q0_reg_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_q0_reg_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_q0_reg_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_q0_reg_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_q0_reg_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_q0_reg_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_q0_reg_0_DOUTADOUT_UNCONNECTED[31:8],out[7:0]}),
        .DOUTBDOUT(NLW_q0_reg_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP({NLW_q0_reg_0_DOUTPADOUTP_UNCONNECTED[3:1],out[8]}),
        .DOUTPBDOUTP(NLW_q0_reg_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_q0_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(RDEN),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_q0_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_q0_reg_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "73728" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV2_TABLE_U/q0_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000003),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1011111212131415161718191A1C1E1F2224272A2E33383F4955667FAAFFFFFF),
    .INIT_01(256'h0808080808080809090909090A0A0A0A0A0B0B0B0B0C0C0C0D0D0D0E0E0F0F0F),
    .INIT_02(256'h0505050505050505050506060606060606060606060607070707070707070707),
    .INIT_03(256'h0404040404040404040404040404040404040404040404040405050505050505),
    .INIT_04(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_05(256'h0202020202020202020202020202020202020202020303030303030303030303),
    .INIT_06(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_07(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_08(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_09(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_0A(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_0B(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_0C(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_0D(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_0E(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_0F(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    q0_reg_1
       (.ADDRARDADDR({1'b0,p_0_out1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_q0_reg_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_q0_reg_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_q0_reg_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_q0_reg_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_q0_reg_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_q0_reg_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_q0_reg_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_q0_reg_1_DOUTADOUT_UNCONNECTED[31:8],out[16:9]}),
        .DOUTBDOUT(NLW_q0_reg_1_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP({NLW_q0_reg_1_DOUTPADOUTP_UNCONNECTED[3:1],out[17]}),
        .DOUTPBDOUTP(NLW_q0_reg_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_q0_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(RDEN),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_q0_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_q0_reg_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
   (ram_reg_bram_0_0,
    ap_condition_3131,
    D,
    DINADIN,
    \empty_140_fu_288_reg[9] ,
    \empty_129_fu_244_reg[9] ,
    \empty_139_fu_284_reg[9] ,
    ap_clk,
    valid_out,
    ADDRARDADDR,
    ram_reg_bram_0_1,
    Q,
    cmp147_reg_3800_pp0_iter1_reg,
    icmp_ln328_reg_3772_pp0_iter1_reg,
    \ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ,
    ram_reg_bram_0_2,
    cmp170_reg_674,
    ram_reg_bram_0_3,
    \g_2_reg_718_reg[9] ,
    \empty_155_reg_708_reg[9] ,
    \empty_157_reg_728_reg[9] );
  output [9:0]ram_reg_bram_0_0;
  output ap_condition_3131;
  output [9:0]D;
  output [9:0]DINADIN;
  output [9:0]\empty_140_fu_288_reg[9] ;
  output [9:0]\empty_129_fu_244_reg[9] ;
  output [9:0]\empty_139_fu_284_reg[9] ;
  input ap_clk;
  input [1:0]valid_out;
  input [10:0]ADDRARDADDR;
  input [10:0]ram_reg_bram_0_1;
  input [9:0]Q;
  input cmp147_reg_3800_pp0_iter1_reg;
  input icmp_ln328_reg_3772_pp0_iter1_reg;
  input \ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ;
  input [9:0]ram_reg_bram_0_2;
  input cmp170_reg_674;
  input [9:0]ram_reg_bram_0_3;
  input [9:0]\g_2_reg_718_reg[9] ;
  input [9:0]\empty_155_reg_708_reg[9] ;
  input [9:0]\empty_157_reg_728_reg[9] ;

  wire [10:0]ADDRARDADDR;
  wire [9:0]D;
  wire [9:0]DINADIN;
  wire [9:0]PixBufVal_fu_1256_p3;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_condition_3131;
  wire \ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ;
  wire cmp147_reg_3800_pp0_iter1_reg;
  wire cmp170_reg_674;
  wire [9:0]\empty_129_fu_244_reg[9] ;
  wire [9:0]\empty_139_fu_284_reg[9] ;
  wire [9:0]\empty_140_fu_288_reg[9] ;
  wire [9:0]\empty_155_reg_708_reg[9] ;
  wire [9:0]\empty_157_reg_728_reg[9] ;
  wire [9:0]\g_2_reg_718_reg[9] ;
  wire icmp_ln328_reg_3772_pp0_iter1_reg;
  wire [9:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire [9:0]ram_reg_bram_0_2;
  wire [9:0]ram_reg_bram_0_3;
  wire [1:0]valid_out;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:10]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_156_reg_814[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(Q[0]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_156_reg_814[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(Q[1]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_156_reg_814[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(Q[2]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_156_reg_814[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(Q[3]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_156_reg_814[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(Q[4]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_156_reg_814[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(Q[5]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_156_reg_814[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(Q[6]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_156_reg_814[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(Q[7]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_156_reg_814[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(Q[8]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_156_reg_814[9]_i_1 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(Q[9]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_155_reg_708[0]_i_1 
       (.I0(\empty_155_reg_708_reg[9] [0]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[0]),
        .O(\empty_129_fu_244_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_155_reg_708[1]_i_1 
       (.I0(\empty_155_reg_708_reg[9] [1]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[1]),
        .O(\empty_129_fu_244_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_155_reg_708[2]_i_1 
       (.I0(\empty_155_reg_708_reg[9] [2]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[2]),
        .O(\empty_129_fu_244_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_155_reg_708[3]_i_1 
       (.I0(\empty_155_reg_708_reg[9] [3]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[3]),
        .O(\empty_129_fu_244_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_155_reg_708[4]_i_1 
       (.I0(\empty_155_reg_708_reg[9] [4]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[4]),
        .O(\empty_129_fu_244_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_155_reg_708[5]_i_1 
       (.I0(\empty_155_reg_708_reg[9] [5]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[5]),
        .O(\empty_129_fu_244_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_155_reg_708[6]_i_1 
       (.I0(\empty_155_reg_708_reg[9] [6]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[6]),
        .O(\empty_129_fu_244_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_155_reg_708[7]_i_1 
       (.I0(\empty_155_reg_708_reg[9] [7]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[7]),
        .O(\empty_129_fu_244_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_155_reg_708[8]_i_1 
       (.I0(\empty_155_reg_708_reg[9] [8]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[8]),
        .O(\empty_129_fu_244_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_155_reg_708[9]_i_1 
       (.I0(\empty_155_reg_708_reg[9] [9]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[9]),
        .O(\empty_129_fu_244_reg[9] [9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_157_reg_728[0]_i_1 
       (.I0(\empty_157_reg_728_reg[9] [0]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[0]),
        .O(\empty_139_fu_284_reg[9] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_157_reg_728[1]_i_1 
       (.I0(\empty_157_reg_728_reg[9] [1]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[1]),
        .O(\empty_139_fu_284_reg[9] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_157_reg_728[2]_i_1 
       (.I0(\empty_157_reg_728_reg[9] [2]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[2]),
        .O(\empty_139_fu_284_reg[9] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_157_reg_728[3]_i_1 
       (.I0(\empty_157_reg_728_reg[9] [3]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[3]),
        .O(\empty_139_fu_284_reg[9] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_157_reg_728[4]_i_1 
       (.I0(\empty_157_reg_728_reg[9] [4]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[4]),
        .O(\empty_139_fu_284_reg[9] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_157_reg_728[5]_i_1 
       (.I0(\empty_157_reg_728_reg[9] [5]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[5]),
        .O(\empty_139_fu_284_reg[9] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_157_reg_728[6]_i_1 
       (.I0(\empty_157_reg_728_reg[9] [6]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[6]),
        .O(\empty_139_fu_284_reg[9] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_157_reg_728[7]_i_1 
       (.I0(\empty_157_reg_728_reg[9] [7]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[7]),
        .O(\empty_139_fu_284_reg[9] [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_157_reg_728[8]_i_1 
       (.I0(\empty_157_reg_728_reg[9] [8]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[8]),
        .O(\empty_139_fu_284_reg[9] [8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_157_reg_728[9]_i_1 
       (.I0(\empty_157_reg_728_reg[9] [9]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[9]),
        .O(\empty_139_fu_284_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \g_2_reg_718[0]_i_1 
       (.I0(\g_2_reg_718_reg[9] [0]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[0]),
        .O(\empty_140_fu_288_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \g_2_reg_718[1]_i_1 
       (.I0(\g_2_reg_718_reg[9] [1]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[1]),
        .O(\empty_140_fu_288_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \g_2_reg_718[2]_i_1 
       (.I0(\g_2_reg_718_reg[9] [2]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[2]),
        .O(\empty_140_fu_288_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \g_2_reg_718[3]_i_1 
       (.I0(\g_2_reg_718_reg[9] [3]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[3]),
        .O(\empty_140_fu_288_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \g_2_reg_718[4]_i_1 
       (.I0(\g_2_reg_718_reg[9] [4]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[4]),
        .O(\empty_140_fu_288_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \g_2_reg_718[5]_i_1 
       (.I0(\g_2_reg_718_reg[9] [5]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[5]),
        .O(\empty_140_fu_288_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \g_2_reg_718[6]_i_1 
       (.I0(\g_2_reg_718_reg[9] [6]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[6]),
        .O(\empty_140_fu_288_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \g_2_reg_718[7]_i_1 
       (.I0(\g_2_reg_718_reg[9] [7]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[7]),
        .O(\empty_140_fu_288_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \g_2_reg_718[8]_i_1 
       (.I0(\g_2_reg_718_reg[9] [8]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[8]),
        .O(\empty_140_fu_288_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \g_2_reg_718[9]_i_2 
       (.I0(\g_2_reg_718_reg[9] [9]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[9]),
        .O(\empty_140_fu_288_reg[9] [9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "19210" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_1_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PixBufVal_fu_1256_p3}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:10],ram_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ap_condition_3131),
        .ENBWREN(valid_out[0]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({valid_out[1],valid_out[1],valid_out[1],valid_out[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_0_2[0]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[0]),
        .O(PixBufVal_fu_1256_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__0
       (.I0(ram_reg_bram_0_0[0]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[0]),
        .O(DINADIN[0]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_bram_0_i_1__0
       (.I0(valid_out[1]),
        .I1(\ap_phi_reg_pp0_iter3_empty_156_reg_814_reg[0] ),
        .I2(icmp_ln328_reg_3772_pp0_iter1_reg),
        .O(ap_condition_3131));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__1
       (.I0(ram_reg_bram_0_2[9]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[9]),
        .O(PixBufVal_fu_1256_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_1__2
       (.I0(ram_reg_bram_0_0[9]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[9]),
        .O(DINADIN[9]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2
       (.I0(ram_reg_bram_0_2[8]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[8]),
        .O(PixBufVal_fu_1256_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__0
       (.I0(ram_reg_bram_0_0[8]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[8]),
        .O(DINADIN[8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0_2[7]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[7]),
        .O(PixBufVal_fu_1256_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__0
       (.I0(ram_reg_bram_0_0[7]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[7]),
        .O(DINADIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__0
       (.I0(ram_reg_bram_0_2[6]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[6]),
        .O(PixBufVal_fu_1256_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__1
       (.I0(ram_reg_bram_0_0[6]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[6]),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5
       (.I0(ram_reg_bram_0_2[5]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[5]),
        .O(PixBufVal_fu_1256_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__0
       (.I0(ram_reg_bram_0_0[5]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[5]),
        .O(DINADIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6
       (.I0(ram_reg_bram_0_2[4]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[4]),
        .O(PixBufVal_fu_1256_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__0
       (.I0(ram_reg_bram_0_0[4]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[4]),
        .O(DINADIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_0_2[3]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[3]),
        .O(PixBufVal_fu_1256_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__0
       (.I0(ram_reg_bram_0_0[3]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[3]),
        .O(DINADIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8
       (.I0(ram_reg_bram_0_2[2]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[2]),
        .O(PixBufVal_fu_1256_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__0
       (.I0(ram_reg_bram_0_0[2]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[2]),
        .O(DINADIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_0_2[1]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[1]),
        .O(PixBufVal_fu_1256_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__0
       (.I0(ram_reg_bram_0_0[1]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[1]),
        .O(DINADIN[1]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14
   (ram_reg_bram_0_0,
    D,
    ram_reg_bram_0_1,
    \empty_137_fu_276_reg[9] ,
    ap_clk,
    ap_condition_3131,
    valid_out,
    ADDRARDADDR,
    ram_reg_bram_0_2,
    DINADIN,
    Q,
    cmp147_reg_3800_pp0_iter1_reg,
    icmp_ln328_reg_3772_pp0_iter1_reg,
    \ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] ,
    cmp170_reg_674,
    ram_reg_bram_0_3,
    \empty_159_reg_747_reg[9] );
  output [9:0]ram_reg_bram_0_0;
  output [9:0]D;
  output [9:0]ram_reg_bram_0_1;
  output [9:0]\empty_137_fu_276_reg[9] ;
  input ap_clk;
  input ap_condition_3131;
  input [1:0]valid_out;
  input [10:0]ADDRARDADDR;
  input [10:0]ram_reg_bram_0_2;
  input [9:0]DINADIN;
  input [9:0]Q;
  input cmp147_reg_3800_pp0_iter1_reg;
  input icmp_ln328_reg_3772_pp0_iter1_reg;
  input \ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] ;
  input cmp170_reg_674;
  input [9:0]ram_reg_bram_0_3;
  input [9:0]\empty_159_reg_747_reg[9] ;

  wire [10:0]ADDRARDADDR;
  wire [9:0]D;
  wire [9:0]DINADIN;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_condition_3131;
  wire \ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] ;
  wire cmp147_reg_3800_pp0_iter1_reg;
  wire cmp170_reg_674;
  wire [9:0]\empty_137_fu_276_reg[9] ;
  wire [9:0]\empty_159_reg_747_reg[9] ;
  wire icmp_ln328_reg_3772_pp0_iter1_reg;
  wire [9:0]ram_reg_bram_0_0;
  wire [9:0]ram_reg_bram_0_1;
  wire [10:0]ram_reg_bram_0_2;
  wire [9:0]ram_reg_bram_0_3;
  wire [1:0]valid_out;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:10]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_160_reg_823[0]_i_1 
       (.I0(ram_reg_bram_0_0[0]),
        .I1(Q[0]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_160_reg_823[1]_i_1 
       (.I0(ram_reg_bram_0_0[1]),
        .I1(Q[1]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_160_reg_823[2]_i_1 
       (.I0(ram_reg_bram_0_0[2]),
        .I1(Q[2]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_160_reg_823[3]_i_1 
       (.I0(ram_reg_bram_0_0[3]),
        .I1(Q[3]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_160_reg_823[4]_i_1 
       (.I0(ram_reg_bram_0_0[4]),
        .I1(Q[4]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_160_reg_823[5]_i_1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(Q[5]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_160_reg_823[6]_i_1 
       (.I0(ram_reg_bram_0_0[6]),
        .I1(Q[6]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_160_reg_823[7]_i_1 
       (.I0(ram_reg_bram_0_0[7]),
        .I1(Q[7]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_160_reg_823[8]_i_1 
       (.I0(ram_reg_bram_0_0[8]),
        .I1(Q[8]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_160_reg_823[9]_i_1 
       (.I0(ram_reg_bram_0_0[9]),
        .I1(Q[9]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_160_reg_823_reg[0] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_159_reg_747[0]_i_1 
       (.I0(\empty_159_reg_747_reg[9] [0]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[0]),
        .O(\empty_137_fu_276_reg[9] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_159_reg_747[1]_i_1 
       (.I0(\empty_159_reg_747_reg[9] [1]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[1]),
        .O(\empty_137_fu_276_reg[9] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_159_reg_747[2]_i_1 
       (.I0(\empty_159_reg_747_reg[9] [2]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[2]),
        .O(\empty_137_fu_276_reg[9] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_159_reg_747[3]_i_1 
       (.I0(\empty_159_reg_747_reg[9] [3]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[3]),
        .O(\empty_137_fu_276_reg[9] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_159_reg_747[4]_i_1 
       (.I0(\empty_159_reg_747_reg[9] [4]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[4]),
        .O(\empty_137_fu_276_reg[9] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_159_reg_747[5]_i_1 
       (.I0(\empty_159_reg_747_reg[9] [5]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[5]),
        .O(\empty_137_fu_276_reg[9] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_159_reg_747[6]_i_1 
       (.I0(\empty_159_reg_747_reg[9] [6]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[6]),
        .O(\empty_137_fu_276_reg[9] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_159_reg_747[7]_i_1 
       (.I0(\empty_159_reg_747_reg[9] [7]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[7]),
        .O(\empty_137_fu_276_reg[9] [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_159_reg_747[8]_i_1 
       (.I0(\empty_159_reg_747_reg[9] [8]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[8]),
        .O(\empty_137_fu_276_reg[9] [8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_159_reg_747[9]_i_1 
       (.I0(\empty_159_reg_747_reg[9] [9]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(ram_reg_bram_0_0[9]),
        .O(\empty_137_fu_276_reg[9] [9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "19210" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_2_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_2,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:10],ram_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ap_condition_3131),
        .ENBWREN(valid_out[0]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({valid_out[1],valid_out[1],valid_out[1],valid_out[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__1
       (.I0(ram_reg_bram_0_0[1]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[1]),
        .O(ram_reg_bram_0_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11
       (.I0(ram_reg_bram_0_0[0]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[0]),
        .O(ram_reg_bram_0_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__1
       (.I0(ram_reg_bram_0_0[9]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[9]),
        .O(ram_reg_bram_0_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__1
       (.I0(ram_reg_bram_0_0[8]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[8]),
        .O(ram_reg_bram_0_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__2
       (.I0(ram_reg_bram_0_0[7]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[7]),
        .O(ram_reg_bram_0_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__1
       (.I0(ram_reg_bram_0_0[6]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[6]),
        .O(ram_reg_bram_0_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__1
       (.I0(ram_reg_bram_0_0[5]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[5]),
        .O(ram_reg_bram_0_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__1
       (.I0(ram_reg_bram_0_0[4]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[4]),
        .O(ram_reg_bram_0_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__1
       (.I0(ram_reg_bram_0_0[3]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[3]),
        .O(ram_reg_bram_0_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__1
       (.I0(ram_reg_bram_0_0[2]),
        .I1(cmp170_reg_674),
        .I2(ram_reg_bram_0_3[2]),
        .O(ram_reg_bram_0_1[2]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15
   (DOUTBDOUT,
    D,
    \empty_134_fu_264_reg[9] ,
    \empty_133_fu_260_reg[9] ,
    \empty_127_fu_236_reg[9] ,
    ap_clk,
    ap_condition_3131,
    valid_out,
    ADDRARDADDR,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    Q,
    cmp147_reg_3800_pp0_iter1_reg,
    icmp_ln328_reg_3772_pp0_iter1_reg,
    \ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] ,
    \empty_163_reg_776_reg[9] ,
    \empty_165_reg_786_reg[9] ,
    \empty_162_reg_766_reg[9] );
  output [9:0]DOUTBDOUT;
  output [9:0]D;
  output [9:0]\empty_134_fu_264_reg[9] ;
  output [9:0]\empty_133_fu_260_reg[9] ;
  output [9:0]\empty_127_fu_236_reg[9] ;
  input ap_clk;
  input ap_condition_3131;
  input [1:0]valid_out;
  input [10:0]ADDRARDADDR;
  input [10:0]ram_reg_bram_0_0;
  input [9:0]ram_reg_bram_0_1;
  input [9:0]Q;
  input cmp147_reg_3800_pp0_iter1_reg;
  input icmp_ln328_reg_3772_pp0_iter1_reg;
  input \ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] ;
  input [9:0]\empty_163_reg_776_reg[9] ;
  input [9:0]\empty_165_reg_786_reg[9] ;
  input [9:0]\empty_162_reg_766_reg[9] ;

  wire [10:0]ADDRARDADDR;
  wire [9:0]D;
  wire [9:0]DOUTBDOUT;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_condition_3131;
  wire \ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] ;
  wire cmp147_reg_3800_pp0_iter1_reg;
  wire [9:0]\empty_127_fu_236_reg[9] ;
  wire [9:0]\empty_133_fu_260_reg[9] ;
  wire [9:0]\empty_134_fu_264_reg[9] ;
  wire [9:0]\empty_162_reg_766_reg[9] ;
  wire [9:0]\empty_163_reg_776_reg[9] ;
  wire [9:0]\empty_165_reg_786_reg[9] ;
  wire icmp_ln328_reg_3772_pp0_iter1_reg;
  wire [10:0]ram_reg_bram_0_0;
  wire [9:0]ram_reg_bram_0_1;
  wire [1:0]valid_out;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:10]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_164_reg_832[0]_i_1 
       (.I0(DOUTBDOUT[0]),
        .I1(Q[0]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_164_reg_832[1]_i_1 
       (.I0(DOUTBDOUT[1]),
        .I1(Q[1]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_164_reg_832[2]_i_1 
       (.I0(DOUTBDOUT[2]),
        .I1(Q[2]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_164_reg_832[3]_i_1 
       (.I0(DOUTBDOUT[3]),
        .I1(Q[3]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_164_reg_832[4]_i_1 
       (.I0(DOUTBDOUT[4]),
        .I1(Q[4]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_164_reg_832[5]_i_1 
       (.I0(DOUTBDOUT[5]),
        .I1(Q[5]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_164_reg_832[6]_i_1 
       (.I0(DOUTBDOUT[6]),
        .I1(Q[6]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_164_reg_832[7]_i_1 
       (.I0(DOUTBDOUT[7]),
        .I1(Q[7]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_164_reg_832[8]_i_1 
       (.I0(DOUTBDOUT[8]),
        .I1(Q[8]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_empty_164_reg_832[9]_i_1 
       (.I0(DOUTBDOUT[9]),
        .I1(Q[9]),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I4(\ap_phi_reg_pp0_iter3_empty_164_reg_832_reg[0] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_162_reg_766[0]_i_1 
       (.I0(\empty_162_reg_766_reg[9] [0]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[0]),
        .O(\empty_127_fu_236_reg[9] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_162_reg_766[1]_i_1 
       (.I0(\empty_162_reg_766_reg[9] [1]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[1]),
        .O(\empty_127_fu_236_reg[9] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_162_reg_766[2]_i_1 
       (.I0(\empty_162_reg_766_reg[9] [2]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[2]),
        .O(\empty_127_fu_236_reg[9] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_162_reg_766[3]_i_1 
       (.I0(\empty_162_reg_766_reg[9] [3]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[3]),
        .O(\empty_127_fu_236_reg[9] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_162_reg_766[4]_i_1 
       (.I0(\empty_162_reg_766_reg[9] [4]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[4]),
        .O(\empty_127_fu_236_reg[9] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_162_reg_766[5]_i_1 
       (.I0(\empty_162_reg_766_reg[9] [5]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[5]),
        .O(\empty_127_fu_236_reg[9] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_162_reg_766[6]_i_1 
       (.I0(\empty_162_reg_766_reg[9] [6]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[6]),
        .O(\empty_127_fu_236_reg[9] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_162_reg_766[7]_i_1 
       (.I0(\empty_162_reg_766_reg[9] [7]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[7]),
        .O(\empty_127_fu_236_reg[9] [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_162_reg_766[8]_i_1 
       (.I0(\empty_162_reg_766_reg[9] [8]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[8]),
        .O(\empty_127_fu_236_reg[9] [8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_162_reg_766[9]_i_1 
       (.I0(\empty_162_reg_766_reg[9] [9]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[9]),
        .O(\empty_127_fu_236_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_163_reg_776[0]_i_1 
       (.I0(\empty_163_reg_776_reg[9] [0]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[0]),
        .O(\empty_134_fu_264_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_163_reg_776[1]_i_1 
       (.I0(\empty_163_reg_776_reg[9] [1]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[1]),
        .O(\empty_134_fu_264_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_163_reg_776[2]_i_1 
       (.I0(\empty_163_reg_776_reg[9] [2]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[2]),
        .O(\empty_134_fu_264_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_163_reg_776[3]_i_1 
       (.I0(\empty_163_reg_776_reg[9] [3]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[3]),
        .O(\empty_134_fu_264_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_163_reg_776[4]_i_1 
       (.I0(\empty_163_reg_776_reg[9] [4]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[4]),
        .O(\empty_134_fu_264_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_163_reg_776[5]_i_1 
       (.I0(\empty_163_reg_776_reg[9] [5]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[5]),
        .O(\empty_134_fu_264_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_163_reg_776[6]_i_1 
       (.I0(\empty_163_reg_776_reg[9] [6]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[6]),
        .O(\empty_134_fu_264_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_163_reg_776[7]_i_1 
       (.I0(\empty_163_reg_776_reg[9] [7]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[7]),
        .O(\empty_134_fu_264_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_163_reg_776[8]_i_1 
       (.I0(\empty_163_reg_776_reg[9] [8]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[8]),
        .O(\empty_134_fu_264_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_163_reg_776[9]_i_1 
       (.I0(\empty_163_reg_776_reg[9] [9]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[9]),
        .O(\empty_134_fu_264_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_165_reg_786[0]_i_1 
       (.I0(\empty_165_reg_786_reg[9] [0]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[0]),
        .O(\empty_133_fu_260_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_165_reg_786[1]_i_1 
       (.I0(\empty_165_reg_786_reg[9] [1]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[1]),
        .O(\empty_133_fu_260_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_165_reg_786[2]_i_1 
       (.I0(\empty_165_reg_786_reg[9] [2]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[2]),
        .O(\empty_133_fu_260_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_165_reg_786[3]_i_1 
       (.I0(\empty_165_reg_786_reg[9] [3]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[3]),
        .O(\empty_133_fu_260_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_165_reg_786[4]_i_1 
       (.I0(\empty_165_reg_786_reg[9] [4]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[4]),
        .O(\empty_133_fu_260_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_165_reg_786[5]_i_1 
       (.I0(\empty_165_reg_786_reg[9] [5]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[5]),
        .O(\empty_133_fu_260_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_165_reg_786[6]_i_1 
       (.I0(\empty_165_reg_786_reg[9] [6]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[6]),
        .O(\empty_133_fu_260_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_165_reg_786[7]_i_1 
       (.I0(\empty_165_reg_786_reg[9] [7]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[7]),
        .O(\empty_133_fu_260_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_165_reg_786[8]_i_1 
       (.I0(\empty_165_reg_786_reg[9] [8]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[8]),
        .O(\empty_133_fu_260_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \empty_165_reg_786[9]_i_1 
       (.I0(\empty_165_reg_786_reg[9] [9]),
        .I1(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I2(cmp147_reg_3800_pp0_iter1_reg),
        .I3(DOUTBDOUT[9]),
        .O(\empty_133_fu_260_reg[9] [9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "19210" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_3_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:10],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ap_condition_3131),
        .ENBWREN(valid_out[0]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({valid_out[1],valid_out[1],valid_out[1],valid_out[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_16
   (D,
    ram_reg_bram_0_0,
    ap_clk,
    valid_out,
    ram_reg_bram_0_1,
    ADDRBWRADDR,
    out,
    cmp84_reg_669,
    icmp_ln328_reg_3772,
    \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] );
  output [9:0]D;
  output [9:0]ram_reg_bram_0_0;
  input ap_clk;
  input [1:0]valid_out;
  input [10:0]ram_reg_bram_0_1;
  input [10:0]ADDRBWRADDR;
  input [9:0]out;
  input cmp84_reg_669;
  input icmp_ln328_reg_3772;
  input \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] ;

  wire [10:0]ADDRBWRADDR;
  wire [9:0]D;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] ;
  wire cmp84_reg_669;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read;
  wire icmp_ln328_reg_3772;
  wire [9:0]out;
  wire [9:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire [1:0]valid_out;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:10]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000CA00)) 
    \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[0]_i_1 
       (.I0(D[0]),
        .I1(out[0]),
        .I2(cmp84_reg_669),
        .I3(icmp_ln328_reg_3772),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] ),
        .O(ram_reg_bram_0_0[0]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[1]_i_1 
       (.I0(D[1]),
        .I1(out[1]),
        .I2(cmp84_reg_669),
        .I3(icmp_ln328_reg_3772),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] ),
        .O(ram_reg_bram_0_0[1]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[2]_i_1 
       (.I0(D[2]),
        .I1(out[2]),
        .I2(cmp84_reg_669),
        .I3(icmp_ln328_reg_3772),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] ),
        .O(ram_reg_bram_0_0[2]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[3]_i_1 
       (.I0(D[3]),
        .I1(out[3]),
        .I2(cmp84_reg_669),
        .I3(icmp_ln328_reg_3772),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] ),
        .O(ram_reg_bram_0_0[3]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[4]_i_1 
       (.I0(D[4]),
        .I1(out[4]),
        .I2(cmp84_reg_669),
        .I3(icmp_ln328_reg_3772),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] ),
        .O(ram_reg_bram_0_0[4]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[5]_i_1 
       (.I0(D[5]),
        .I1(out[5]),
        .I2(cmp84_reg_669),
        .I3(icmp_ln328_reg_3772),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] ),
        .O(ram_reg_bram_0_0[5]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[6]_i_1 
       (.I0(D[6]),
        .I1(out[6]),
        .I2(cmp84_reg_669),
        .I3(icmp_ln328_reg_3772),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] ),
        .O(ram_reg_bram_0_0[6]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[7]_i_1 
       (.I0(D[7]),
        .I1(out[7]),
        .I2(cmp84_reg_669),
        .I3(icmp_ln328_reg_3772),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] ),
        .O(ram_reg_bram_0_0[7]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[8]_i_1 
       (.I0(D[8]),
        .I1(out[8]),
        .I2(cmp84_reg_669),
        .I3(icmp_ln328_reg_3772),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] ),
        .O(ram_reg_bram_0_0[8]));
  LUT5 #(
    .INIT(32'h0000CA00)) 
    \ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641[9]_i_1 
       (.I0(D[9]),
        .I1(out[9]),
        .I2(cmp84_reg_669),
        .I3(icmp_ln328_reg_3772),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] ),
        .O(ram_reg_bram_0_0[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "19210" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:10],D}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read),
        .ENBWREN(valid_out[0]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({valid_out[1],valid_out[1],valid_out[1],valid_out[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_bram_0_i_1
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_03845_45013_ph_reg_641_reg[0] ),
        .I1(icmp_ln328_reg_3772),
        .I2(cmp84_reg_669),
        .I3(valid_out[1]),
        .O(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRandBatG
   (DebayerRandBatG_U0_bayerPhase_c_read,
    DebayerRandBatG_U0_ap_ready,
    Q,
    \y_fu_64_reg[10]_0 ,
    DI,
    S,
    p_9_in,
    E,
    \icmp_ln881_reg_1941_reg[0] ,
    push,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 ,
    \pix_reg_419_pp0_iter3_reg_reg[9] ,
    ap_clk,
    ap_done_cache_reg,
    bayerPhase_c_dout,
    CO,
    ap_rst_n,
    imgRgb_full_n,
    d0,
    imgRB_empty_n,
    \icmp_ln891_reg_1945_reg[0] ,
    bayerPhase_c_empty_n,
    DebayerRandBatG_U0_ap_start,
    \cmp59_i_reg_465_reg[0]_0 ,
    \PixBufVal_4_reg_2102_reg[9] ,
    \PixBufVal_4_reg_2102_reg[9]_0 ,
    \PixBufVal_4_reg_2102_reg[0] ,
    push_0,
    \loopHeight_reg_377_reg[10]_0 ,
    \loopWidth_reg_382_reg[10]_0 );
  output DebayerRandBatG_U0_bayerPhase_c_read;
  output DebayerRandBatG_U0_ap_ready;
  output [0:0]Q;
  output [10:0]\y_fu_64_reg[10]_0 ;
  output [0:0]DI;
  output [0:0]S;
  output p_9_in;
  output [0:0]E;
  output \icmp_ln881_reg_1941_reg[0] ;
  output push;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 ;
  output [19:0]\pix_reg_419_pp0_iter3_reg_reg[9] ;
  input ap_clk;
  input ap_done_cache_reg;
  input [15:0]bayerPhase_c_dout;
  input [0:0]CO;
  input ap_rst_n;
  input imgRgb_full_n;
  input [29:0]d0;
  input imgRB_empty_n;
  input [10:0]\icmp_ln891_reg_1945_reg[0] ;
  input bayerPhase_c_empty_n;
  input DebayerRandBatG_U0_ap_start;
  input [2:0]\cmp59_i_reg_465_reg[0]_0 ;
  input [29:0]\PixBufVal_4_reg_2102_reg[9] ;
  input [29:0]\PixBufVal_4_reg_2102_reg[9]_0 ;
  input \PixBufVal_4_reg_2102_reg[0] ;
  input push_0;
  input [10:0]\loopHeight_reg_377_reg[10]_0 ;
  input [10:0]\loopWidth_reg_382_reg[10]_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire DebayerRandBatG_U0_ap_ready;
  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRandBatG_U0_bayerPhase_c_read;
  wire [0:0]E;
  wire \PixBufVal_4_reg_2102_reg[0] ;
  wire [29:0]\PixBufVal_4_reg_2102_reg[9] ;
  wire [29:0]\PixBufVal_4_reg_2102_reg[9]_0 ;
  wire [0:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire \ap_CS_fsm[2]_i_4_n_5 ;
  wire \ap_CS_fsm[2]_i_5_n_5 ;
  wire \ap_CS_fsm[2]_i_6_n_5 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire [15:0]bayerPhase_c_dout;
  wire bayerPhase_c_empty_n;
  wire cmp203_i_fu_277_p2;
  wire cmp203_i_reg_470;
  wire \cmp203_i_reg_470[0]_i_2_n_5 ;
  wire cmp59_i_reg_465;
  wire [2:0]\cmp59_i_reg_465_reg[0]_0 ;
  wire [29:0]d0;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_8;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out;
  wire [9:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 ;
  wire icmp_ln878_fu_206_p2;
  wire \icmp_ln881_reg_1941_reg[0] ;
  wire [10:0]\icmp_ln891_reg_1945_reg[0] ;
  wire imgRB_empty_n;
  wire imgRgb_full_n;
  wire [10:0]loopHeight_reg_377;
  wire [10:0]\loopHeight_reg_377_reg[10]_0 ;
  wire [10:0]loopWidth_reg_382;
  wire [10:0]\loopWidth_reg_382_reg[10]_0 ;
  wire [9:0]p_0_0_0116117861798_lcssa1834_i_fu_88;
  wire [9:0]p_0_0_0116117861798_lcssa1834_i_load_reg_425;
  wire [9:0]p_0_0_0116217841796_lcssa1832_i_fu_84;
  wire [9:0]p_0_0_0116217841796_lcssa1832_i_load_reg_420;
  wire [9:0]p_0_0_0116317821794_lcssa1830_i_fu_80;
  wire [9:0]p_0_0_0116317821794_lcssa1830_i_load_reg_415;
  wire [9:0]p_0_0_01183_217801810_lcssa1846_i_fu_112;
  wire [9:0]p_0_0_01183_217801810_lcssa1846_i_load_reg_455;
  wire [9:0]p_0_0_01184_217781808_lcssa1844_i_fu_108;
  wire [9:0]p_0_0_01184_217781808_lcssa1844_i_load_reg_450;
  wire [9:0]p_0_0_01185_217761806_lcssa1842_i_fu_104;
  wire [9:0]p_0_0_01185_217761806_lcssa1842_i_load_reg_445;
  wire [9:0]p_0_0_0_0_011491799_lcssa1836_i_fu_92;
  wire [9:0]p_0_0_0_0_011491799_lcssa1836_i_load_reg_430;
  wire [9:0]p_0_0_0_0_011551704_lcssa1748_i_fu_68;
  wire [9:0]p_0_0_0_0_011551704_lcssa1748_i_load_reg_400;
  wire [9:0]p_0_1_0_0_011501801_lcssa1838_i_fu_96;
  wire p_0_1_0_0_011501801_lcssa1838_i_fu_960;
  wire [9:0]p_0_1_0_0_011501801_lcssa1838_i_load_reg_435;
  wire [9:0]p_0_1_0_0_011561707_lcssa1750_i_fu_72;
  wire [9:0]p_0_1_0_0_011561707_lcssa1750_i_load_reg_405;
  wire [9:0]p_0_2_0_0_011511803_lcssa1840_i_fu_100;
  wire [9:0]p_0_2_0_0_011511803_lcssa1840_i_load_reg_440;
  wire [9:0]p_0_2_0_0_011571710_lcssa1752_i_fu_76;
  wire [9:0]p_0_2_0_0_011571710_lcssa1752_i_load_reg_410;
  wire p_9_in;
  wire [19:0]\pix_reg_419_pp0_iter3_reg_reg[9] ;
  wire push;
  wire push_0;
  wire [14:0]trunc_ln870_1_i_reg_392;
  wire x_phase_reg_387;
  wire [0:0]xor_i_fu_267_p2;
  wire [14:0]xor_i_reg_460;
  wire [10:0]y_6_fu_211_p2;
  wire \y_fu_64[10]_i_2_n_5 ;
  wire \y_fu_64[6]_i_2_n_5 ;
  wire [10:0]\y_fu_64_reg[10]_0 ;

  LUT4 #(
    .INIT(16'hAEEE)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(DebayerRandBatG_U0_ap_ready),
        .I1(Q),
        .I2(bayerPhase_c_empty_n),
        .I3(DebayerRandBatG_U0_ap_start),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(icmp_ln878_fu_206_p2),
        .I1(ap_CS_fsm_state2),
        .O(DebayerRandBatG_U0_ap_ready));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln878_fu_206_p2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\y_fu_64_reg[10]_0 [10]),
        .I1(loopHeight_reg_377[10]),
        .I2(\y_fu_64_reg[10]_0 [9]),
        .I3(loopHeight_reg_377[9]),
        .I4(\ap_CS_fsm[2]_i_3_n_5 ),
        .I5(\ap_CS_fsm[2]_i_4_n_5 ),
        .O(icmp_ln878_fu_206_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(loopHeight_reg_377[6]),
        .I1(\y_fu_64_reg[10]_0 [6]),
        .I2(loopHeight_reg_377[7]),
        .I3(\y_fu_64_reg[10]_0 [7]),
        .I4(\y_fu_64_reg[10]_0 [8]),
        .I5(loopHeight_reg_377[8]),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\ap_CS_fsm[2]_i_5_n_5 ),
        .I1(\y_fu_64_reg[10]_0 [1]),
        .I2(loopHeight_reg_377[1]),
        .I3(\y_fu_64_reg[10]_0 [0]),
        .I4(loopHeight_reg_377[0]),
        .I5(\ap_CS_fsm[2]_i_6_n_5 ),
        .O(\ap_CS_fsm[2]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\y_fu_64_reg[10]_0 [4]),
        .I1(loopHeight_reg_377[4]),
        .I2(\y_fu_64_reg[10]_0 [3]),
        .I3(loopHeight_reg_377[3]),
        .O(\ap_CS_fsm[2]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\y_fu_64_reg[10]_0 [5]),
        .I1(loopHeight_reg_377[5]),
        .I2(\y_fu_64_reg[10]_0 [2]),
        .I3(loopHeight_reg_377[2]),
        .O(\ap_CS_fsm[2]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp203_i_reg_470[0]_i_1 
       (.I0(\cmp203_i_reg_470[0]_i_2_n_5 ),
        .I1(\y_fu_64_reg[10]_0 [9]),
        .I2(\y_fu_64_reg[10]_0 [0]),
        .I3(\y_fu_64_reg[10]_0 [1]),
        .I4(\y_fu_64_reg[10]_0 [7]),
        .I5(\y_fu_64_reg[10]_0 [10]),
        .O(cmp203_i_fu_277_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp203_i_reg_470[0]_i_2 
       (.I0(\y_fu_64_reg[10]_0 [3]),
        .I1(\y_fu_64_reg[10]_0 [4]),
        .I2(\y_fu_64_reg[10]_0 [2]),
        .I3(\y_fu_64_reg[10]_0 [5]),
        .I4(\y_fu_64_reg[10]_0 [6]),
        .I5(\y_fu_64_reg[10]_0 [8]),
        .O(\cmp203_i_reg_470[0]_i_2_n_5 ));
  FDRE \cmp203_i_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp203_i_fu_277_p2),
        .Q(cmp203_i_reg_470),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7510)) 
    \cmp59_i_reg_465[0]_i_7 
       (.I0(\y_fu_64_reg[10]_0 [1]),
        .I1(\y_fu_64_reg[10]_0 [0]),
        .I2(\cmp59_i_reg_465_reg[0]_0 [0]),
        .I3(\cmp59_i_reg_465_reg[0]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    \cmp59_i_reg_465[0]_i_8 
       (.I0(\y_fu_64_reg[10]_0 [10]),
        .I1(\cmp59_i_reg_465_reg[0]_0 [2]),
        .O(S));
  FDRE \cmp59_i_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(CO),
        .Q(cmp59_i_reg_465),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134
       (.D({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .E(DebayerRandBatG_U0_bayerPhase_c_read),
        .\PixBufVal_4_reg_2102_reg[0]_0 (\PixBufVal_4_reg_2102_reg[0] ),
        .\PixBufVal_4_reg_2102_reg[9]_0 (\PixBufVal_4_reg_2102_reg[9] ),
        .\PixBufVal_4_reg_2102_reg[9]_1 (\PixBufVal_4_reg_2102_reg[9]_0 ),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .cmp203_i_reg_470(cmp203_i_reg_470),
        .cmp59_i_reg_465(cmp59_i_reg_465),
        .d0(d0),
        .empty_n_reg(E),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_8),
        .\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 (xor_i_reg_460),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_9 (\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 ),
        .\icmp_ln881_reg_1941_pp0_iter2_reg_reg[0]_0 (p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .\icmp_ln881_reg_1941_reg[0]_0 (\icmp_ln881_reg_1941_reg[0] ),
        .\icmp_ln881_reg_1941_reg[0]_1 (loopWidth_reg_382),
        .\icmp_ln891_reg_1945_reg[0]_0 (\icmp_ln891_reg_1945_reg[0] ),
        .imgRB_empty_n(imgRB_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .\p_0_0_0116117861797_i_fu_168_reg[9]_0 (p_0_0_0116117861798_lcssa1834_i_load_reg_425),
        .\p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out),
        .\p_0_0_0116217841795_i_fu_164_reg[9]_0 (p_0_0_0116217841796_lcssa1832_i_load_reg_420),
        .\p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out),
        .\p_0_0_0116317821793_i_fu_160_reg[9]_0 (p_0_0_0116317821794_lcssa1830_i_load_reg_415),
        .\p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out),
        .\p_0_0_01183_217801809_i_fu_192_reg[9]_0 (p_0_0_01183_217801810_lcssa1846_i_load_reg_455),
        .\p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out),
        .\p_0_0_01184_217781807_i_fu_188_reg[9]_0 (p_0_0_01184_217781808_lcssa1844_i_load_reg_450),
        .\p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out),
        .\p_0_0_01185_217761805_i_fu_184_reg[9]_0 (p_0_0_01185_217761806_lcssa1842_i_load_reg_445),
        .\p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out),
        .\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 (p_0_0_0_0_011551704_lcssa1748_i_load_reg_400),
        .\p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out),
        .\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 (p_0_1_0_0_011561707_lcssa1750_i_load_reg_405),
        .\p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out),
        .\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 (p_0_2_0_0_011571710_lcssa1752_i_load_reg_410),
        .\p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out),
        .p_9_in(p_9_in),
        .\pix_reg_419_pp0_iter3_reg_reg[9]_0 (\pix_reg_419_pp0_iter3_reg_reg[9] ),
        .push(push),
        .push_0(push_0),
        .\right_1_fu_176_reg[9]_0 (p_0_1_0_0_011501801_lcssa1838_i_load_reg_435),
        .\right_2_fu_180_reg[9]_0 (p_0_2_0_0_011511803_lcssa1840_i_load_reg_440),
        .\right_3_reg_2006_pp0_iter2_reg_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out),
        .\right_4_reg_2011_pp0_iter2_reg_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out),
        .\right_5_reg_2016_pp0_iter2_reg_reg[9]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out),
        .\right_fu_172_reg[9]_0 (p_0_0_0_0_011491799_lcssa1836_i_load_reg_430),
        .x_phase_reg_387(x_phase_reg_387));
  FDRE #(
    .INIT(1'b0)) 
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_8),
        .Q(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .R(ap_done_cache_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \loopHeight_reg_377[10]_i_1 
       (.I0(Q),
        .I1(DebayerRandBatG_U0_ap_start),
        .I2(bayerPhase_c_empty_n),
        .O(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE \loopHeight_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[10]_0 [0]),
        .Q(loopHeight_reg_377[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[10] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[10]_0 [10]),
        .Q(loopHeight_reg_377[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[10]_0 [1]),
        .Q(loopHeight_reg_377[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[10]_0 [2]),
        .Q(loopHeight_reg_377[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[10]_0 [3]),
        .Q(loopHeight_reg_377[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[10]_0 [4]),
        .Q(loopHeight_reg_377[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[10]_0 [5]),
        .Q(loopHeight_reg_377[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[10]_0 [6]),
        .Q(loopHeight_reg_377[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[10]_0 [7]),
        .Q(loopHeight_reg_377[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[8] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[10]_0 [8]),
        .Q(loopHeight_reg_377[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[9] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[10]_0 [9]),
        .Q(loopHeight_reg_377[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[10]_0 [0]),
        .Q(loopWidth_reg_382[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[10] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[10]_0 [10]),
        .Q(loopWidth_reg_382[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[1] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[10]_0 [1]),
        .Q(loopWidth_reg_382[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[2] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[10]_0 [2]),
        .Q(loopWidth_reg_382[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[3] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[10]_0 [3]),
        .Q(loopWidth_reg_382[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[4] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[10]_0 [4]),
        .Q(loopWidth_reg_382[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[5] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[10]_0 [5]),
        .Q(loopWidth_reg_382[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[6] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[10]_0 [6]),
        .Q(loopWidth_reg_382[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[7] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[10]_0 [7]),
        .Q(loopWidth_reg_382[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[8] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[10]_0 [8]),
        .Q(loopWidth_reg_382[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[9] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[10]_0 [9]),
        .Q(loopWidth_reg_382[9]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[0]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[0]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[1]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[1]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[2]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[2]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[3]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[3]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[4]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[4]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[5]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[5]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[6]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[6]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[7]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[7]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[8]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[8]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out[9]),
        .Q(p_0_0_0116117861798_lcssa1834_i_fu_88[9]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[0]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[0]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[1]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[1]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[2]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[2]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[3]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[3]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[4]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[4]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[5]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[5]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[6]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[6]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[7]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[7]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[8]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[8]),
        .R(1'b0));
  FDRE \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117861798_lcssa1834_i_fu_88[9]),
        .Q(p_0_0_0116117861798_lcssa1834_i_load_reg_425[9]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[0]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[0]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[1]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[1]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[2]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[2]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[3]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[3]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[4]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[4]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[5]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[5]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[6]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[6]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[7]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[7]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[8]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[8]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out[9]),
        .Q(p_0_0_0116217841796_lcssa1832_i_fu_84[9]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[0]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[0]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[1]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[1]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[2]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[2]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[3]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[3]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[4]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[4]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[5]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[5]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[6]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[6]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[7]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[7]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[8]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[8]),
        .R(1'b0));
  FDRE \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217841796_lcssa1832_i_fu_84[9]),
        .Q(p_0_0_0116217841796_lcssa1832_i_load_reg_420[9]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[0]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[0]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[1]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[1]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[2]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[2]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[3]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[3]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[4]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[4]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[5]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[5]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[6]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[6]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[7]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[7]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[8]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[8]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out[9]),
        .Q(p_0_0_0116317821794_lcssa1830_i_fu_80[9]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[0]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[0]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[1]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[1]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[2]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[2]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[3]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[3]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[4]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[4]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[5]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[5]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[6]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[6]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[7]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[7]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[8]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[8]),
        .R(1'b0));
  FDRE \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317821794_lcssa1830_i_fu_80[9]),
        .Q(p_0_0_0116317821794_lcssa1830_i_load_reg_415[9]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[0]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[0]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[1]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[1]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[2]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[2]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[3]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[3]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[4]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[4]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[5]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[5]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[6]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[6]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[7]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[7]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[8]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[8]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out[9]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_fu_112[9]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[0]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[0]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[1]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[1]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[2]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[2]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[3]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[3]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[4]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[4]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[5]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[5]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[6]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[6]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[7]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[7]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[8]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[8]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217801810_lcssa1846_i_fu_112[9]),
        .Q(p_0_0_01183_217801810_lcssa1846_i_load_reg_455[9]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[0]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[0]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[1]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[1]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[2]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[2]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[3]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[3]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[4]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[4]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[5]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[5]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[6]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[6]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[7]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[7]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[8]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[8]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out[9]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_fu_108[9]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[0]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[0]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[1]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[1]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[2]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[2]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[3]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[3]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[4]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[4]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[5]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[5]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[6]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[6]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[7]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[7]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[8]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[8]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217781808_lcssa1844_i_fu_108[9]),
        .Q(p_0_0_01184_217781808_lcssa1844_i_load_reg_450[9]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[0]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[1]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[2]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[3]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[4]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[5]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[6]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[7]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[7]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[8]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[8]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out[9]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_fu_104[9]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[0]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[0]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[1]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[1]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[2]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[2]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[3]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[3]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[4]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[4]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[5]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[5]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[6]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[6]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[7]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[7]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[8]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[8]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217761806_lcssa1842_i_fu_104[9]),
        .Q(p_0_0_01185_217761806_lcssa1842_i_load_reg_445[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[0]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[1]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[2]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[3]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[4]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[5]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[6]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[7]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[8]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[9]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_fu_92[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[0]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[1]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[2]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[3]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[4]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[5]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[6]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[7]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[8]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491799_lcssa1836_i_fu_92[9]),
        .Q(p_0_0_0_0_011491799_lcssa1836_i_load_reg_430[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[0]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[1]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[2]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[3]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[4]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[5]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[6]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[7]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[8]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out[9]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_fu_68[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[0]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[1]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[2]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[3]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[4]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[5]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[6]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[7]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[8]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551704_lcssa1748_i_fu_68[9]),
        .Q(p_0_0_0_0_011551704_lcssa1748_i_load_reg_400[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[0]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[1]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[2]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[3]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[4]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[5]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[6]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[7]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[8]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[9]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_fu_96[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[0]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[1]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[2]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[3]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[4]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[5]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[6]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[7]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[8]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501801_lcssa1838_i_fu_96[9]),
        .Q(p_0_1_0_0_011501801_lcssa1838_i_load_reg_435[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[0]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[1]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[2]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[3]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[4]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[5]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[6]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[7]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[8]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out[9]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_fu_72[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[0]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[1]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[2]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[3]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[4]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[5]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[6]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[7]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[8]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561707_lcssa1750_i_fu_72[9]),
        .Q(p_0_1_0_0_011561707_lcssa1750_i_load_reg_405[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[0]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[1]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[2]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[3]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[4]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[5]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[6]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[7]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[8]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[9]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_fu_100[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[0]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[1]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[2]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[3]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[4]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[5]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[6]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[7]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[8]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511803_lcssa1840_i_fu_100[9]),
        .Q(p_0_2_0_0_011511803_lcssa1840_i_load_reg_440[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[0]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[1]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[2]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[3]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[4]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[5]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[6]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[7]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[8]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_011501801_lcssa1838_i_fu_960),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out[9]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_fu_76[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[0]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[1]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[2]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[3]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[4]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[5]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[6]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[7]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[8]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571710_lcssa1752_i_fu_76[9]),
        .Q(p_0_2_0_0_011571710_lcssa1752_i_load_reg_410[9]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[1]),
        .Q(trunc_ln870_1_i_reg_392[0]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[11]),
        .Q(trunc_ln870_1_i_reg_392[10]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[11] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[12]),
        .Q(trunc_ln870_1_i_reg_392[11]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[12] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[13]),
        .Q(trunc_ln870_1_i_reg_392[12]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[13] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[14]),
        .Q(trunc_ln870_1_i_reg_392[13]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[14] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[15]),
        .Q(trunc_ln870_1_i_reg_392[14]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[2]),
        .Q(trunc_ln870_1_i_reg_392[1]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[3]),
        .Q(trunc_ln870_1_i_reg_392[2]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[4]),
        .Q(trunc_ln870_1_i_reg_392[3]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[5]),
        .Q(trunc_ln870_1_i_reg_392[4]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[6]),
        .Q(trunc_ln870_1_i_reg_392[5]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[7]),
        .Q(trunc_ln870_1_i_reg_392[6]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[8]),
        .Q(trunc_ln870_1_i_reg_392[7]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[9]),
        .Q(trunc_ln870_1_i_reg_392[8]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[10]),
        .Q(trunc_ln870_1_i_reg_392[9]),
        .R(1'b0));
  FDRE \x_phase_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[0]),
        .Q(x_phase_reg_387),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_i_reg_460[0]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [0]),
        .I1(trunc_ln870_1_i_reg_392[0]),
        .O(xor_i_fu_267_p2));
  FDRE \xor_i_reg_460_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(xor_i_fu_267_p2),
        .Q(xor_i_reg_460[0]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[10]),
        .Q(xor_i_reg_460[10]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[11]),
        .Q(xor_i_reg_460[11]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[12]),
        .Q(xor_i_reg_460[12]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[13]),
        .Q(xor_i_reg_460[13]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[14]),
        .Q(xor_i_reg_460[14]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[1]),
        .Q(xor_i_reg_460[1]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[2]),
        .Q(xor_i_reg_460[2]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[3]),
        .Q(xor_i_reg_460[3]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[4]),
        .Q(xor_i_reg_460[4]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[5]),
        .Q(xor_i_reg_460[5]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[6]),
        .Q(xor_i_reg_460[6]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[7]),
        .Q(xor_i_reg_460[7]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[8]),
        .Q(xor_i_reg_460[8]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[9]),
        .Q(xor_i_reg_460[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_64[0]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [0]),
        .O(y_6_fu_211_p2[0]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \y_fu_64[10]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [9]),
        .I1(\y_fu_64_reg[10]_0 [7]),
        .I2(\y_fu_64_reg[10]_0 [6]),
        .I3(\y_fu_64[10]_i_2_n_5 ),
        .I4(\y_fu_64_reg[10]_0 [8]),
        .I5(\y_fu_64_reg[10]_0 [10]),
        .O(y_6_fu_211_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_fu_64[10]_i_2 
       (.I0(\y_fu_64_reg[10]_0 [2]),
        .I1(\y_fu_64_reg[10]_0 [1]),
        .I2(\y_fu_64_reg[10]_0 [0]),
        .I3(\y_fu_64_reg[10]_0 [3]),
        .I4(\y_fu_64_reg[10]_0 [4]),
        .I5(\y_fu_64_reg[10]_0 [5]),
        .O(\y_fu_64[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_64[1]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [0]),
        .I1(\y_fu_64_reg[10]_0 [1]),
        .O(y_6_fu_211_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_fu_64[2]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [0]),
        .I1(\y_fu_64_reg[10]_0 [1]),
        .I2(\y_fu_64_reg[10]_0 [2]),
        .O(y_6_fu_211_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_fu_64[3]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [2]),
        .I1(\y_fu_64_reg[10]_0 [1]),
        .I2(\y_fu_64_reg[10]_0 [0]),
        .I3(\y_fu_64_reg[10]_0 [3]),
        .O(y_6_fu_211_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_fu_64[4]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [3]),
        .I1(\y_fu_64_reg[10]_0 [0]),
        .I2(\y_fu_64_reg[10]_0 [1]),
        .I3(\y_fu_64_reg[10]_0 [2]),
        .I4(\y_fu_64_reg[10]_0 [4]),
        .O(y_6_fu_211_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_64[5]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [2]),
        .I1(\y_fu_64_reg[10]_0 [1]),
        .I2(\y_fu_64_reg[10]_0 [0]),
        .I3(\y_fu_64_reg[10]_0 [3]),
        .I4(\y_fu_64_reg[10]_0 [4]),
        .I5(\y_fu_64_reg[10]_0 [5]),
        .O(y_6_fu_211_p2[5]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \y_fu_64[6]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [5]),
        .I1(\y_fu_64_reg[10]_0 [4]),
        .I2(\y_fu_64_reg[10]_0 [3]),
        .I3(\y_fu_64[6]_i_2_n_5 ),
        .I4(\y_fu_64_reg[10]_0 [2]),
        .I5(\y_fu_64_reg[10]_0 [6]),
        .O(y_6_fu_211_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \y_fu_64[6]_i_2 
       (.I0(\y_fu_64_reg[10]_0 [1]),
        .I1(\y_fu_64_reg[10]_0 [0]),
        .O(\y_fu_64[6]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \y_fu_64[7]_i_1 
       (.I0(\y_fu_64[10]_i_2_n_5 ),
        .I1(\y_fu_64_reg[10]_0 [6]),
        .I2(\y_fu_64_reg[10]_0 [7]),
        .O(y_6_fu_211_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \y_fu_64[8]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [7]),
        .I1(\y_fu_64_reg[10]_0 [6]),
        .I2(\y_fu_64[10]_i_2_n_5 ),
        .I3(\y_fu_64_reg[10]_0 [8]),
        .O(y_6_fu_211_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \y_fu_64[9]_i_1 
       (.I0(\y_fu_64_reg[10]_0 [8]),
        .I1(\y_fu_64[10]_i_2_n_5 ),
        .I2(\y_fu_64_reg[10]_0 [6]),
        .I3(\y_fu_64_reg[10]_0 [7]),
        .I4(\y_fu_64_reg[10]_0 [9]),
        .O(y_6_fu_211_p2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[0]),
        .Q(\y_fu_64_reg[10]_0 [0]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[10]),
        .Q(\y_fu_64_reg[10]_0 [10]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[1]),
        .Q(\y_fu_64_reg[10]_0 [1]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[2]),
        .Q(\y_fu_64_reg[10]_0 [2]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[3]),
        .Q(\y_fu_64_reg[10]_0 [3]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[4]),
        .Q(\y_fu_64_reg[10]_0 [4]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[5]),
        .Q(\y_fu_64_reg[10]_0 [5]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[6]),
        .Q(\y_fu_64_reg[10]_0 [6]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[7]),
        .Q(\y_fu_64_reg[10]_0 [7]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[8]),
        .Q(\y_fu_64_reg[10]_0 [8]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[9]),
        .Q(\y_fu_64_reg[10]_0 [9]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
   (D,
    \icmp_ln881_reg_1941_pp0_iter2_reg_reg[0]_0 ,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg,
    p_9_in,
    empty_n_reg,
    \icmp_ln881_reg_1941_reg[0]_0 ,
    push,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_9 ,
    \pix_reg_419_pp0_iter3_reg_reg[9]_0 ,
    \p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 ,
    \right_5_reg_2016_pp0_iter2_reg_reg[9]_0 ,
    \right_4_reg_2011_pp0_iter2_reg_reg[9]_0 ,
    \right_3_reg_2006_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 ,
    \p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 ,
    \p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 ,
    \p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 ,
    ap_clk,
    ap_done_cache_reg,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
    ap_rst_n,
    cmp59_i_reg_465,
    E,
    Q,
    imgRgb_full_n,
    d0,
    imgRB_empty_n,
    \p_0_0_0_0_011551706_i_fu_196_reg[9]_0 ,
    \right_fu_172_reg[9]_0 ,
    \p_0_0_0116317821793_i_fu_160_reg[9]_0 ,
    \p_0_0_01185_217761805_i_fu_184_reg[9]_0 ,
    \p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ,
    \p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ,
    \right_1_fu_176_reg[9]_0 ,
    \right_2_fu_180_reg[9]_0 ,
    \p_0_0_0116217841795_i_fu_164_reg[9]_0 ,
    \p_0_0_0116117861797_i_fu_168_reg[9]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[9]_0 ,
    \p_0_0_01183_217801809_i_fu_192_reg[9]_0 ,
    \icmp_ln891_reg_1945_reg[0]_0 ,
    cmp203_i_reg_470,
    \icmp_ln881_reg_1941_reg[0]_1 ,
    \icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 ,
    x_phase_reg_387,
    \PixBufVal_4_reg_2102_reg[9]_0 ,
    \PixBufVal_4_reg_2102_reg[9]_1 ,
    \PixBufVal_4_reg_2102_reg[0]_0 ,
    push_0);
  output [1:0]D;
  output [0:0]\icmp_ln881_reg_1941_pp0_iter2_reg_reg[0]_0 ;
  output grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg;
  output p_9_in;
  output [0:0]empty_n_reg;
  output \icmp_ln881_reg_1941_reg[0]_0 ;
  output push;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 ;
  output \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_9 ;
  output [19:0]\pix_reg_419_pp0_iter3_reg_reg[9]_0 ;
  output [9:0]\p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\right_5_reg_2016_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\right_4_reg_2011_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\right_3_reg_2006_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 ;
  input ap_clk;
  input ap_done_cache_reg;
  input grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  input ap_rst_n;
  input cmp59_i_reg_465;
  input [0:0]E;
  input [1:0]Q;
  input imgRgb_full_n;
  input [29:0]d0;
  input imgRB_empty_n;
  input [9:0]\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 ;
  input [9:0]\right_fu_172_reg[9]_0 ;
  input [9:0]\p_0_0_0116317821793_i_fu_160_reg[9]_0 ;
  input [9:0]\p_0_0_01185_217761805_i_fu_184_reg[9]_0 ;
  input [9:0]\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ;
  input [9:0]\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ;
  input [9:0]\right_1_fu_176_reg[9]_0 ;
  input [9:0]\right_2_fu_180_reg[9]_0 ;
  input [9:0]\p_0_0_0116217841795_i_fu_164_reg[9]_0 ;
  input [9:0]\p_0_0_0116117861797_i_fu_168_reg[9]_0 ;
  input [9:0]\p_0_0_01184_217781807_i_fu_188_reg[9]_0 ;
  input [9:0]\p_0_0_01183_217801809_i_fu_192_reg[9]_0 ;
  input [10:0]\icmp_ln891_reg_1945_reg[0]_0 ;
  input cmp203_i_reg_470;
  input [10:0]\icmp_ln881_reg_1941_reg[0]_1 ;
  input [14:0]\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 ;
  input x_phase_reg_387;
  input [29:0]\PixBufVal_4_reg_2102_reg[9]_0 ;
  input [29:0]\PixBufVal_4_reg_2102_reg[9]_1 ;
  input \PixBufVal_4_reg_2102_reg[0]_0 ;
  input push_0;

  wire [1:0]D;
  wire [0:0]E;
  wire [29:0]LineBufVal_4_fu_936_p4;
  wire [9:0]PixBufVal_3_fu_862_p3;
  wire [9:0]PixBufVal_4_fu_855_p3;
  wire \PixBufVal_4_reg_2102_reg[0]_0 ;
  wire [29:0]\PixBufVal_4_reg_2102_reg[9]_0 ;
  wire [29:0]\PixBufVal_4_reg_2102_reg[9]_1 ;
  wire [9:0]PixBufVal_fu_869_p3;
  wire [1:0]Q;
  wire \SRL_SIG[0][19]_i_2_n_5 ;
  wire [10:0]add_ln1030_2_fu_1183_p2;
  wire [10:0]add_ln1030_2_reg_2152;
  wire \add_ln1030_2_reg_2152[10]_i_4_n_5 ;
  wire \add_ln1030_2_reg_2152[10]_i_5_n_5 ;
  wire \add_ln1030_2_reg_2152[10]_i_6_n_5 ;
  wire \add_ln1030_2_reg_2152[10]_i_7_n_5 ;
  wire \add_ln1030_2_reg_2152[10]_i_8_n_5 ;
  wire \add_ln1030_2_reg_2152[7]_i_10_n_5 ;
  wire \add_ln1030_2_reg_2152[7]_i_11_n_5 ;
  wire \add_ln1030_2_reg_2152[7]_i_12_n_5 ;
  wire \add_ln1030_2_reg_2152[7]_i_13_n_5 ;
  wire \add_ln1030_2_reg_2152[7]_i_14_n_5 ;
  wire \add_ln1030_2_reg_2152[7]_i_15_n_5 ;
  wire \add_ln1030_2_reg_2152[7]_i_16_n_5 ;
  wire \add_ln1030_2_reg_2152[7]_i_17_n_5 ;
  wire \add_ln1030_2_reg_2152[7]_i_18_n_5 ;
  wire \add_ln1030_2_reg_2152[7]_i_19_n_5 ;
  wire \add_ln1030_2_reg_2152[7]_i_9_n_5 ;
  wire \add_ln1030_2_reg_2152_reg[10]_i_1_n_12 ;
  wire \add_ln1030_2_reg_2152_reg[7]_i_1_n_10 ;
  wire \add_ln1030_2_reg_2152_reg[7]_i_1_n_11 ;
  wire \add_ln1030_2_reg_2152_reg[7]_i_1_n_12 ;
  wire \add_ln1030_2_reg_2152_reg[7]_i_1_n_5 ;
  wire \add_ln1030_2_reg_2152_reg[7]_i_1_n_6 ;
  wire \add_ln1030_2_reg_2152_reg[7]_i_1_n_7 ;
  wire \add_ln1030_2_reg_2152_reg[7]_i_1_n_8 ;
  wire \add_ln1030_2_reg_2152_reg[7]_i_1_n_9 ;
  wire [10:0]add_ln1030_fu_1169_p2;
  wire [10:0]add_ln1030_reg_2147;
  wire \add_ln1030_reg_2147[10]_i_4_n_5 ;
  wire \add_ln1030_reg_2147[10]_i_5_n_5 ;
  wire \add_ln1030_reg_2147[10]_i_6_n_5 ;
  wire \add_ln1030_reg_2147[10]_i_7_n_5 ;
  wire \add_ln1030_reg_2147[10]_i_8_n_5 ;
  wire \add_ln1030_reg_2147[7]_i_10_n_5 ;
  wire \add_ln1030_reg_2147[7]_i_11_n_5 ;
  wire \add_ln1030_reg_2147[7]_i_12_n_5 ;
  wire \add_ln1030_reg_2147[7]_i_13_n_5 ;
  wire \add_ln1030_reg_2147[7]_i_14_n_5 ;
  wire \add_ln1030_reg_2147[7]_i_15_n_5 ;
  wire \add_ln1030_reg_2147[7]_i_16_n_5 ;
  wire \add_ln1030_reg_2147[7]_i_17_n_5 ;
  wire \add_ln1030_reg_2147[7]_i_18_n_5 ;
  wire \add_ln1030_reg_2147[7]_i_19_n_5 ;
  wire \add_ln1030_reg_2147[7]_i_9_n_5 ;
  wire \add_ln1030_reg_2147_reg[10]_i_1_n_12 ;
  wire \add_ln1030_reg_2147_reg[7]_i_1_n_10 ;
  wire \add_ln1030_reg_2147_reg[7]_i_1_n_11 ;
  wire \add_ln1030_reg_2147_reg[7]_i_1_n_12 ;
  wire \add_ln1030_reg_2147_reg[7]_i_1_n_5 ;
  wire \add_ln1030_reg_2147_reg[7]_i_1_n_6 ;
  wire \add_ln1030_reg_2147_reg[7]_i_1_n_7 ;
  wire \add_ln1030_reg_2147_reg[7]_i_1_n_8 ;
  wire \add_ln1030_reg_2147_reg[7]_i_1_n_9 ;
  wire [11:0]add_ln1033_fu_1209_p2;
  wire add_ln1033_fu_1209_p2_carry__0_i_1_n_10;
  wire add_ln1033_fu_1209_p2_carry__0_i_1_n_12;
  wire add_ln1033_fu_1209_p2_carry__0_i_2_n_5;
  wire add_ln1033_fu_1209_p2_carry__0_i_3_n_5;
  wire add_ln1033_fu_1209_p2_carry__0_i_4_n_5;
  wire add_ln1033_fu_1209_p2_carry__0_i_5_n_5;
  wire add_ln1033_fu_1209_p2_carry__0_i_6_n_5;
  wire add_ln1033_fu_1209_p2_carry__0_i_7_n_10;
  wire add_ln1033_fu_1209_p2_carry__0_i_7_n_12;
  wire add_ln1033_fu_1209_p2_carry__0_i_8_n_5;
  wire add_ln1033_fu_1209_p2_carry__0_i_9_n_5;
  wire add_ln1033_fu_1209_p2_carry__0_n_10;
  wire add_ln1033_fu_1209_p2_carry__0_n_11;
  wire add_ln1033_fu_1209_p2_carry__0_n_12;
  wire add_ln1033_fu_1209_p2_carry_i_10_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_11_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_12_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_13_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_14_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_15_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_16_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_17_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_18_n_10;
  wire add_ln1033_fu_1209_p2_carry_i_18_n_11;
  wire add_ln1033_fu_1209_p2_carry_i_18_n_12;
  wire add_ln1033_fu_1209_p2_carry_i_18_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_18_n_6;
  wire add_ln1033_fu_1209_p2_carry_i_18_n_7;
  wire add_ln1033_fu_1209_p2_carry_i_18_n_8;
  wire add_ln1033_fu_1209_p2_carry_i_18_n_9;
  wire add_ln1033_fu_1209_p2_carry_i_19_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_1_n_10;
  wire add_ln1033_fu_1209_p2_carry_i_1_n_11;
  wire add_ln1033_fu_1209_p2_carry_i_1_n_12;
  wire add_ln1033_fu_1209_p2_carry_i_1_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_1_n_6;
  wire add_ln1033_fu_1209_p2_carry_i_1_n_7;
  wire add_ln1033_fu_1209_p2_carry_i_1_n_8;
  wire add_ln1033_fu_1209_p2_carry_i_1_n_9;
  wire add_ln1033_fu_1209_p2_carry_i_20_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_21_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_22_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_23_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_24_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_25_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_26_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_2_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_3_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_4_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_5_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_6_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_7_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_8_n_5;
  wire add_ln1033_fu_1209_p2_carry_i_9_n_5;
  wire add_ln1033_fu_1209_p2_carry_n_10;
  wire add_ln1033_fu_1209_p2_carry_n_11;
  wire add_ln1033_fu_1209_p2_carry_n_12;
  wire add_ln1033_fu_1209_p2_carry_n_5;
  wire add_ln1033_fu_1209_p2_carry_n_6;
  wire add_ln1033_fu_1209_p2_carry_n_7;
  wire add_ln1033_fu_1209_p2_carry_n_8;
  wire add_ln1033_fu_1209_p2_carry_n_9;
  wire [11:0]add_ln1033_reg_2157;
  wire [11:0]add_ln1034_fu_1235_p2;
  wire add_ln1034_fu_1235_p2_carry__0_i_1_n_10;
  wire add_ln1034_fu_1235_p2_carry__0_i_1_n_12;
  wire add_ln1034_fu_1235_p2_carry__0_i_2_n_5;
  wire add_ln1034_fu_1235_p2_carry__0_i_3_n_5;
  wire add_ln1034_fu_1235_p2_carry__0_i_4_n_5;
  wire add_ln1034_fu_1235_p2_carry__0_i_5_n_5;
  wire add_ln1034_fu_1235_p2_carry__0_i_6_n_5;
  wire add_ln1034_fu_1235_p2_carry__0_i_7_n_10;
  wire add_ln1034_fu_1235_p2_carry__0_i_7_n_12;
  wire add_ln1034_fu_1235_p2_carry__0_i_8_n_5;
  wire add_ln1034_fu_1235_p2_carry__0_i_9_n_5;
  wire add_ln1034_fu_1235_p2_carry__0_n_10;
  wire add_ln1034_fu_1235_p2_carry__0_n_11;
  wire add_ln1034_fu_1235_p2_carry__0_n_12;
  wire add_ln1034_fu_1235_p2_carry_i_10_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_11_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_12_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_13_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_14_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_15_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_16_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_17_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_18_n_10;
  wire add_ln1034_fu_1235_p2_carry_i_18_n_11;
  wire add_ln1034_fu_1235_p2_carry_i_18_n_12;
  wire add_ln1034_fu_1235_p2_carry_i_18_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_18_n_6;
  wire add_ln1034_fu_1235_p2_carry_i_18_n_7;
  wire add_ln1034_fu_1235_p2_carry_i_18_n_8;
  wire add_ln1034_fu_1235_p2_carry_i_18_n_9;
  wire add_ln1034_fu_1235_p2_carry_i_19_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_1_n_10;
  wire add_ln1034_fu_1235_p2_carry_i_1_n_11;
  wire add_ln1034_fu_1235_p2_carry_i_1_n_12;
  wire add_ln1034_fu_1235_p2_carry_i_1_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_1_n_6;
  wire add_ln1034_fu_1235_p2_carry_i_1_n_7;
  wire add_ln1034_fu_1235_p2_carry_i_1_n_8;
  wire add_ln1034_fu_1235_p2_carry_i_1_n_9;
  wire add_ln1034_fu_1235_p2_carry_i_20_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_21_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_22_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_23_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_24_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_25_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_26_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_2_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_3_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_4_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_5_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_6_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_7_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_8_n_5;
  wire add_ln1034_fu_1235_p2_carry_i_9_n_5;
  wire add_ln1034_fu_1235_p2_carry_n_10;
  wire add_ln1034_fu_1235_p2_carry_n_11;
  wire add_ln1034_fu_1235_p2_carry_n_12;
  wire add_ln1034_fu_1235_p2_carry_n_5;
  wire add_ln1034_fu_1235_p2_carry_n_6;
  wire add_ln1034_fu_1235_p2_carry_n_7;
  wire add_ln1034_fu_1235_p2_carry_n_8;
  wire add_ln1034_fu_1235_p2_carry_n_9;
  wire [11:0]add_ln1034_reg_2164;
  wire [11:0]add_ln1039_fu_1261_p2;
  wire add_ln1039_fu_1261_p2_carry__0_i_1_n_10;
  wire add_ln1039_fu_1261_p2_carry__0_i_1_n_12;
  wire add_ln1039_fu_1261_p2_carry__0_i_2_n_5;
  wire add_ln1039_fu_1261_p2_carry__0_i_3_n_5;
  wire add_ln1039_fu_1261_p2_carry__0_i_4_n_5;
  wire add_ln1039_fu_1261_p2_carry__0_i_5_n_5;
  wire add_ln1039_fu_1261_p2_carry__0_i_6_n_5;
  wire add_ln1039_fu_1261_p2_carry__0_i_7_n_10;
  wire add_ln1039_fu_1261_p2_carry__0_i_7_n_12;
  wire add_ln1039_fu_1261_p2_carry__0_i_8_n_5;
  wire add_ln1039_fu_1261_p2_carry__0_i_9_n_5;
  wire add_ln1039_fu_1261_p2_carry__0_n_10;
  wire add_ln1039_fu_1261_p2_carry__0_n_11;
  wire add_ln1039_fu_1261_p2_carry__0_n_12;
  wire add_ln1039_fu_1261_p2_carry_i_10_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_11_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_12_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_13_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_14_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_15_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_16_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_17_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_18_n_10;
  wire add_ln1039_fu_1261_p2_carry_i_18_n_11;
  wire add_ln1039_fu_1261_p2_carry_i_18_n_12;
  wire add_ln1039_fu_1261_p2_carry_i_18_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_18_n_6;
  wire add_ln1039_fu_1261_p2_carry_i_18_n_7;
  wire add_ln1039_fu_1261_p2_carry_i_18_n_8;
  wire add_ln1039_fu_1261_p2_carry_i_18_n_9;
  wire add_ln1039_fu_1261_p2_carry_i_19_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_1_n_10;
  wire add_ln1039_fu_1261_p2_carry_i_1_n_11;
  wire add_ln1039_fu_1261_p2_carry_i_1_n_12;
  wire add_ln1039_fu_1261_p2_carry_i_1_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_1_n_6;
  wire add_ln1039_fu_1261_p2_carry_i_1_n_7;
  wire add_ln1039_fu_1261_p2_carry_i_1_n_8;
  wire add_ln1039_fu_1261_p2_carry_i_1_n_9;
  wire add_ln1039_fu_1261_p2_carry_i_20_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_21_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_22_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_23_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_24_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_25_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_26_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_2_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_3_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_4_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_5_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_6_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_7_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_8_n_5;
  wire add_ln1039_fu_1261_p2_carry_i_9_n_5;
  wire add_ln1039_fu_1261_p2_carry_n_10;
  wire add_ln1039_fu_1261_p2_carry_n_11;
  wire add_ln1039_fu_1261_p2_carry_n_12;
  wire add_ln1039_fu_1261_p2_carry_n_5;
  wire add_ln1039_fu_1261_p2_carry_n_6;
  wire add_ln1039_fu_1261_p2_carry_n_7;
  wire add_ln1039_fu_1261_p2_carry_n_8;
  wire add_ln1039_fu_1261_p2_carry_n_9;
  wire [11:0]add_ln1039_reg_2171;
  wire [11:0]add_ln1040_fu_1287_p2;
  wire add_ln1040_fu_1287_p2_carry__0_i_1_n_10;
  wire add_ln1040_fu_1287_p2_carry__0_i_1_n_12;
  wire add_ln1040_fu_1287_p2_carry__0_i_2_n_5;
  wire add_ln1040_fu_1287_p2_carry__0_i_3_n_5;
  wire add_ln1040_fu_1287_p2_carry__0_i_4_n_5;
  wire add_ln1040_fu_1287_p2_carry__0_i_5_n_5;
  wire add_ln1040_fu_1287_p2_carry__0_i_6_n_5;
  wire add_ln1040_fu_1287_p2_carry__0_i_7_n_10;
  wire add_ln1040_fu_1287_p2_carry__0_i_7_n_12;
  wire add_ln1040_fu_1287_p2_carry__0_i_8_n_5;
  wire add_ln1040_fu_1287_p2_carry__0_i_9_n_5;
  wire add_ln1040_fu_1287_p2_carry__0_n_10;
  wire add_ln1040_fu_1287_p2_carry__0_n_11;
  wire add_ln1040_fu_1287_p2_carry__0_n_12;
  wire add_ln1040_fu_1287_p2_carry_i_10_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_11_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_12_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_13_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_14_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_15_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_16_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_17_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_18_n_10;
  wire add_ln1040_fu_1287_p2_carry_i_18_n_11;
  wire add_ln1040_fu_1287_p2_carry_i_18_n_12;
  wire add_ln1040_fu_1287_p2_carry_i_18_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_18_n_6;
  wire add_ln1040_fu_1287_p2_carry_i_18_n_7;
  wire add_ln1040_fu_1287_p2_carry_i_18_n_8;
  wire add_ln1040_fu_1287_p2_carry_i_18_n_9;
  wire add_ln1040_fu_1287_p2_carry_i_19_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_1_n_10;
  wire add_ln1040_fu_1287_p2_carry_i_1_n_11;
  wire add_ln1040_fu_1287_p2_carry_i_1_n_12;
  wire add_ln1040_fu_1287_p2_carry_i_1_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_1_n_6;
  wire add_ln1040_fu_1287_p2_carry_i_1_n_7;
  wire add_ln1040_fu_1287_p2_carry_i_1_n_8;
  wire add_ln1040_fu_1287_p2_carry_i_1_n_9;
  wire add_ln1040_fu_1287_p2_carry_i_20_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_21_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_22_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_23_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_24_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_25_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_26_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_2_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_3_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_4_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_5_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_6_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_7_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_8_n_5;
  wire add_ln1040_fu_1287_p2_carry_i_9_n_5;
  wire add_ln1040_fu_1287_p2_carry_n_10;
  wire add_ln1040_fu_1287_p2_carry_n_11;
  wire add_ln1040_fu_1287_p2_carry_n_12;
  wire add_ln1040_fu_1287_p2_carry_n_5;
  wire add_ln1040_fu_1287_p2_carry_n_6;
  wire add_ln1040_fu_1287_p2_carry_n_7;
  wire add_ln1040_fu_1287_p2_carry_n_8;
  wire add_ln1040_fu_1287_p2_carry_n_9;
  wire [11:0]add_ln1040_reg_2178;
  wire \addr[0]_i_4_n_5 ;
  wire and_ln1052_fu_640_p2;
  wire \and_ln1052_reg_1984_pp0_iter2_reg_reg[0]_srl3_n_5 ;
  wire and_ln1052_reg_1984_pp0_iter3_reg;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_232;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init;
  wire [9:0]ap_phi_reg_pp0_iter2_down_1_reg_438;
  wire [9:0]ap_phi_reg_pp0_iter2_down_2_reg_429;
  wire \ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_3_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter2_down_reg_447;
  wire [9:0]ap_phi_reg_pp0_iter2_left_1_reg_465;
  wire [9:0]ap_phi_reg_pp0_iter2_left_2_reg_456;
  wire [9:0]ap_phi_reg_pp0_iter2_left_reg_474;
  wire [9:0]ap_phi_reg_pp0_iter2_up_1_reg_492;
  wire [9:0]ap_phi_reg_pp0_iter2_up_2_reg_483;
  wire [9:0]ap_phi_reg_pp0_iter2_up_reg_501;
  wire ap_rst_n;
  wire [13:0]b_2_fu_1629_p2;
  wire b_2_fu_1629_p2_carry__0_i_10_n_5;
  wire b_2_fu_1629_p2_carry__0_i_11_n_5;
  wire b_2_fu_1629_p2_carry__0_i_12_n_5;
  wire b_2_fu_1629_p2_carry__0_i_13_n_5;
  wire b_2_fu_1629_p2_carry__0_i_14_n_5;
  wire b_2_fu_1629_p2_carry__0_i_15_n_5;
  wire b_2_fu_1629_p2_carry__0_i_16_n_5;
  wire b_2_fu_1629_p2_carry__0_i_17_n_5;
  wire b_2_fu_1629_p2_carry__0_i_18_n_5;
  wire b_2_fu_1629_p2_carry__0_i_1_n_5;
  wire b_2_fu_1629_p2_carry__0_i_2_n_5;
  wire b_2_fu_1629_p2_carry__0_i_3_n_5;
  wire b_2_fu_1629_p2_carry__0_i_4_n_5;
  wire b_2_fu_1629_p2_carry__0_i_5_n_5;
  wire b_2_fu_1629_p2_carry__0_i_6_n_5;
  wire b_2_fu_1629_p2_carry__0_i_7_n_5;
  wire b_2_fu_1629_p2_carry__0_i_8_n_5;
  wire b_2_fu_1629_p2_carry__0_i_9_n_5;
  wire b_2_fu_1629_p2_carry__0_n_10;
  wire b_2_fu_1629_p2_carry__0_n_11;
  wire b_2_fu_1629_p2_carry__0_n_12;
  wire b_2_fu_1629_p2_carry__0_n_8;
  wire b_2_fu_1629_p2_carry__0_n_9;
  wire b_2_fu_1629_p2_carry_i_10_n_5;
  wire b_2_fu_1629_p2_carry_i_11_n_5;
  wire b_2_fu_1629_p2_carry_i_12_n_5;
  wire b_2_fu_1629_p2_carry_i_13_n_5;
  wire b_2_fu_1629_p2_carry_i_14_n_5;
  wire b_2_fu_1629_p2_carry_i_15_n_5;
  wire b_2_fu_1629_p2_carry_i_16_n_5;
  wire b_2_fu_1629_p2_carry_i_17_n_5;
  wire b_2_fu_1629_p2_carry_i_18_n_5;
  wire b_2_fu_1629_p2_carry_i_19_n_5;
  wire b_2_fu_1629_p2_carry_i_1_n_5;
  wire b_2_fu_1629_p2_carry_i_20_n_5;
  wire b_2_fu_1629_p2_carry_i_21_n_5;
  wire b_2_fu_1629_p2_carry_i_22_n_5;
  wire b_2_fu_1629_p2_carry_i_23_n_5;
  wire b_2_fu_1629_p2_carry_i_24_n_5;
  wire b_2_fu_1629_p2_carry_i_25_n_5;
  wire b_2_fu_1629_p2_carry_i_26_n_5;
  wire b_2_fu_1629_p2_carry_i_27_n_5;
  wire b_2_fu_1629_p2_carry_i_28_n_5;
  wire b_2_fu_1629_p2_carry_i_2_n_5;
  wire b_2_fu_1629_p2_carry_i_3_n_5;
  wire b_2_fu_1629_p2_carry_i_4_n_5;
  wire b_2_fu_1629_p2_carry_i_5_n_5;
  wire b_2_fu_1629_p2_carry_i_6_n_5;
  wire b_2_fu_1629_p2_carry_i_7_n_5;
  wire b_2_fu_1629_p2_carry_i_8_n_5;
  wire b_2_fu_1629_p2_carry_i_9_n_5;
  wire b_2_fu_1629_p2_carry_n_10;
  wire b_2_fu_1629_p2_carry_n_11;
  wire b_2_fu_1629_p2_carry_n_12;
  wire b_2_fu_1629_p2_carry_n_5;
  wire b_2_fu_1629_p2_carry_n_6;
  wire b_2_fu_1629_p2_carry_n_7;
  wire b_2_fu_1629_p2_carry_n_8;
  wire b_2_fu_1629_p2_carry_n_9;
  wire \b_2_reg_2190_reg_n_5_[0] ;
  wire \b_2_reg_2190_reg_n_5_[1] ;
  wire \b_2_reg_2190_reg_n_5_[2] ;
  wire \b_2_reg_2190_reg_n_5_[3] ;
  wire \b_2_reg_2190_reg_n_5_[4] ;
  wire \b_2_reg_2190_reg_n_5_[5] ;
  wire \b_2_reg_2190_reg_n_5_[6] ;
  wire \b_2_reg_2190_reg_n_5_[7] ;
  wire \b_2_reg_2190_reg_n_5_[8] ;
  wire \b_2_reg_2190_reg_n_5_[9] ;
  wire \cmp161_i_reg_1961_reg_n_5_[0] ;
  wire cmp203_i_reg_470;
  wire cmp59_i_reg_465;
  wire [29:0]d0;
  wire [0:0]empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg;
  wire icmp_ln1014_fu_628_p2;
  wire [14:0]\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 ;
  wire \icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_n_5 ;
  wire \icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_3_n_5 ;
  wire \icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_4_n_5 ;
  wire \icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_n_5 ;
  wire icmp_ln1014_reg_1977_pp0_iter3_reg;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 ;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_9 ;
  wire icmp_ln881_fu_578_p2;
  wire icmp_ln881_reg_1941_pp0_iter1_reg;
  wire icmp_ln881_reg_1941_pp0_iter2_reg;
  wire [0:0]\icmp_ln881_reg_1941_pp0_iter2_reg_reg[0]_0 ;
  wire \icmp_ln881_reg_1941_reg[0]_0 ;
  wire [10:0]\icmp_ln881_reg_1941_reg[0]_1 ;
  wire \icmp_ln881_reg_1941_reg_n_5_[0] ;
  wire icmp_ln891_fu_600_p2;
  wire icmp_ln891_fu_600_p2_carry_n_10;
  wire icmp_ln891_fu_600_p2_carry_n_11;
  wire icmp_ln891_fu_600_p2_carry_n_12;
  wire icmp_ln891_fu_600_p2_carry_n_8;
  wire icmp_ln891_fu_600_p2_carry_n_9;
  wire icmp_ln891_reg_1945;
  wire icmp_ln891_reg_1945_pp0_iter1_reg;
  wire [10:0]\icmp_ln891_reg_1945_reg[0]_0 ;
  wire imgRB_empty_n;
  wire imgRgb_full_n;
  wire lineBuffer_2_U_n_10;
  wire lineBuffer_2_U_n_11;
  wire lineBuffer_2_U_n_12;
  wire lineBuffer_2_U_n_13;
  wire lineBuffer_2_U_n_14;
  wire lineBuffer_2_U_n_45;
  wire lineBuffer_2_U_n_46;
  wire lineBuffer_2_U_n_47;
  wire lineBuffer_2_U_n_48;
  wire lineBuffer_2_U_n_49;
  wire lineBuffer_2_U_n_5;
  wire lineBuffer_2_U_n_50;
  wire lineBuffer_2_U_n_51;
  wire lineBuffer_2_U_n_52;
  wire lineBuffer_2_U_n_53;
  wire lineBuffer_2_U_n_54;
  wire lineBuffer_2_U_n_55;
  wire lineBuffer_2_U_n_56;
  wire lineBuffer_2_U_n_57;
  wire lineBuffer_2_U_n_58;
  wire lineBuffer_2_U_n_59;
  wire lineBuffer_2_U_n_6;
  wire lineBuffer_2_U_n_60;
  wire lineBuffer_2_U_n_61;
  wire lineBuffer_2_U_n_62;
  wire lineBuffer_2_U_n_63;
  wire lineBuffer_2_U_n_64;
  wire lineBuffer_2_U_n_7;
  wire lineBuffer_2_U_n_8;
  wire lineBuffer_2_U_n_9;
  wire [10:0]lineBuffer_2_addr_reg_1955_pp0_iter1_reg;
  wire [10:0]lineBuffer_2_address1;
  wire lineBuffer_2_ce1_local;
  wire [29:0]lineBuffer_2_q1;
  wire lineBuffer_U_n_10;
  wire lineBuffer_U_n_100;
  wire lineBuffer_U_n_101;
  wire lineBuffer_U_n_102;
  wire lineBuffer_U_n_103;
  wire lineBuffer_U_n_104;
  wire lineBuffer_U_n_105;
  wire lineBuffer_U_n_106;
  wire lineBuffer_U_n_107;
  wire lineBuffer_U_n_108;
  wire lineBuffer_U_n_109;
  wire lineBuffer_U_n_11;
  wire lineBuffer_U_n_110;
  wire lineBuffer_U_n_111;
  wire lineBuffer_U_n_112;
  wire lineBuffer_U_n_113;
  wire lineBuffer_U_n_114;
  wire lineBuffer_U_n_115;
  wire lineBuffer_U_n_116;
  wire lineBuffer_U_n_117;
  wire lineBuffer_U_n_118;
  wire lineBuffer_U_n_119;
  wire lineBuffer_U_n_12;
  wire lineBuffer_U_n_120;
  wire lineBuffer_U_n_121;
  wire lineBuffer_U_n_122;
  wire lineBuffer_U_n_123;
  wire lineBuffer_U_n_124;
  wire lineBuffer_U_n_125;
  wire lineBuffer_U_n_126;
  wire lineBuffer_U_n_127;
  wire lineBuffer_U_n_128;
  wire lineBuffer_U_n_129;
  wire lineBuffer_U_n_13;
  wire lineBuffer_U_n_130;
  wire lineBuffer_U_n_131;
  wire lineBuffer_U_n_132;
  wire lineBuffer_U_n_133;
  wire lineBuffer_U_n_134;
  wire lineBuffer_U_n_135;
  wire lineBuffer_U_n_136;
  wire lineBuffer_U_n_137;
  wire lineBuffer_U_n_138;
  wire lineBuffer_U_n_139;
  wire lineBuffer_U_n_14;
  wire lineBuffer_U_n_140;
  wire lineBuffer_U_n_141;
  wire lineBuffer_U_n_142;
  wire lineBuffer_U_n_143;
  wire lineBuffer_U_n_144;
  wire lineBuffer_U_n_145;
  wire lineBuffer_U_n_146;
  wire lineBuffer_U_n_147;
  wire lineBuffer_U_n_148;
  wire lineBuffer_U_n_149;
  wire lineBuffer_U_n_15;
  wire lineBuffer_U_n_150;
  wire lineBuffer_U_n_151;
  wire lineBuffer_U_n_152;
  wire lineBuffer_U_n_153;
  wire lineBuffer_U_n_154;
  wire lineBuffer_U_n_155;
  wire lineBuffer_U_n_156;
  wire lineBuffer_U_n_157;
  wire lineBuffer_U_n_16;
  wire lineBuffer_U_n_17;
  wire lineBuffer_U_n_188;
  wire lineBuffer_U_n_189;
  wire lineBuffer_U_n_190;
  wire lineBuffer_U_n_191;
  wire lineBuffer_U_n_192;
  wire lineBuffer_U_n_193;
  wire lineBuffer_U_n_194;
  wire lineBuffer_U_n_195;
  wire lineBuffer_U_n_196;
  wire lineBuffer_U_n_197;
  wire lineBuffer_U_n_198;
  wire lineBuffer_U_n_199;
  wire lineBuffer_U_n_200;
  wire lineBuffer_U_n_201;
  wire lineBuffer_U_n_202;
  wire lineBuffer_U_n_203;
  wire lineBuffer_U_n_204;
  wire lineBuffer_U_n_205;
  wire lineBuffer_U_n_206;
  wire lineBuffer_U_n_207;
  wire lineBuffer_U_n_208;
  wire lineBuffer_U_n_209;
  wire lineBuffer_U_n_210;
  wire lineBuffer_U_n_211;
  wire lineBuffer_U_n_212;
  wire lineBuffer_U_n_213;
  wire lineBuffer_U_n_214;
  wire lineBuffer_U_n_215;
  wire lineBuffer_U_n_216;
  wire lineBuffer_U_n_217;
  wire lineBuffer_U_n_48;
  wire lineBuffer_U_n_49;
  wire lineBuffer_U_n_50;
  wire lineBuffer_U_n_51;
  wire lineBuffer_U_n_52;
  wire lineBuffer_U_n_53;
  wire lineBuffer_U_n_54;
  wire lineBuffer_U_n_55;
  wire lineBuffer_U_n_56;
  wire lineBuffer_U_n_57;
  wire lineBuffer_U_n_58;
  wire lineBuffer_U_n_59;
  wire lineBuffer_U_n_60;
  wire lineBuffer_U_n_61;
  wire lineBuffer_U_n_62;
  wire lineBuffer_U_n_63;
  wire lineBuffer_U_n_64;
  wire lineBuffer_U_n_65;
  wire lineBuffer_U_n_66;
  wire lineBuffer_U_n_67;
  wire lineBuffer_U_n_68;
  wire lineBuffer_U_n_69;
  wire lineBuffer_U_n_70;
  wire lineBuffer_U_n_71;
  wire lineBuffer_U_n_72;
  wire lineBuffer_U_n_73;
  wire lineBuffer_U_n_74;
  wire lineBuffer_U_n_75;
  wire lineBuffer_U_n_76;
  wire lineBuffer_U_n_77;
  wire lineBuffer_U_n_78;
  wire lineBuffer_U_n_79;
  wire lineBuffer_U_n_8;
  wire lineBuffer_U_n_80;
  wire lineBuffer_U_n_81;
  wire lineBuffer_U_n_82;
  wire lineBuffer_U_n_83;
  wire lineBuffer_U_n_84;
  wire lineBuffer_U_n_85;
  wire lineBuffer_U_n_86;
  wire lineBuffer_U_n_87;
  wire lineBuffer_U_n_88;
  wire lineBuffer_U_n_89;
  wire lineBuffer_U_n_9;
  wire lineBuffer_U_n_90;
  wire lineBuffer_U_n_91;
  wire lineBuffer_U_n_92;
  wire lineBuffer_U_n_93;
  wire lineBuffer_U_n_94;
  wire lineBuffer_U_n_95;
  wire lineBuffer_U_n_96;
  wire lineBuffer_U_n_97;
  wire lineBuffer_U_n_98;
  wire lineBuffer_U_n_99;
  wire [10:0]lineBuffer_addr_reg_1949;
  wire [29:0]lineBuffer_q1;
  wire \mOutPtr[2]_i_3_n_5 ;
  wire p_0_0_0116117861797_i_fu_168;
  wire [9:0]\p_0_0_0116117861797_i_fu_168_reg[9]_0 ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[0] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[1] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[2] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[3] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[4] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[5] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[6] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[7] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[8] ;
  wire \p_0_0_0116117861797_i_fu_168_reg_n_5_[9] ;
  wire [9:0]p_0_0_0116117861797_i_load_reg_2000;
  wire [9:0]\p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0116217841795_i_fu_164;
  wire [9:0]\p_0_0_0116217841795_i_fu_164_reg[9]_0 ;
  wire [9:0]p_0_0_0116217841795_i_load_reg_1994;
  wire [9:0]\p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0116317821793_i_fu_160;
  wire [9:0]\p_0_0_0116317821793_i_fu_160_reg[9]_0 ;
  wire [9:0]p_0_0_0116317821793_i_load_reg_1988;
  wire [9:0]\p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_01183_217801809_i_fu_192;
  wire [9:0]\p_0_0_01183_217801809_i_fu_192_reg[9]_0 ;
  wire [9:0]p_0_0_01183_217801809_i_load_reg_2033;
  wire [9:0]\p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_01184_217781807_i_fu_188;
  wire [9:0]\p_0_0_01184_217781807_i_fu_188_reg[9]_0 ;
  wire [9:0]p_0_0_01184_217781807_i_load_reg_2027;
  wire [9:0]\p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_0_01185_217761805_i_fu_184;
  wire [9:0]\p_0_0_01185_217761805_i_fu_184_reg[9]_0 ;
  wire [9:0]p_0_0_01185_217761805_i_load_reg_2021;
  wire [9:0]\p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 ;
  wire p_0_0_0_0_011551706_i_fu_196;
  wire [9:0]\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[0] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[1] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[2] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[3] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[4] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[5] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[6] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[7] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[8] ;
  wire \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[9] ;
  wire [9:0]p_0_0_0_0_011551706_i_load_reg_2039;
  wire [9:0]\p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_1_0_0_011561709_i_fu_200;
  wire [9:0]\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ;
  wire [9:0]p_0_1_0_0_011561709_i_load_reg_2045;
  wire [9:0]\p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]p_0_2_0_0_011571712_i_fu_204__0;
  wire [9:0]\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ;
  wire [9:0]p_0_2_0_0_011571712_i_load_reg_2051;
  wire [9:0]\p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 ;
  wire p_1_in;
  wire p_2_out__1_carry__0_i_10_n_5;
  wire p_2_out__1_carry__0_i_11_n_5;
  wire p_2_out__1_carry__0_i_12_n_5;
  wire p_2_out__1_carry__0_i_13_n_5;
  wire p_2_out__1_carry__0_i_14_n_5;
  wire p_2_out__1_carry__0_i_15_n_5;
  wire p_2_out__1_carry__0_i_16_n_5;
  wire p_2_out__1_carry__0_i_17_n_5;
  wire p_2_out__1_carry__0_i_1_n_5;
  wire p_2_out__1_carry__0_i_2_n_5;
  wire p_2_out__1_carry__0_i_3_n_5;
  wire p_2_out__1_carry__0_i_4_n_5;
  wire p_2_out__1_carry__0_i_5_n_5;
  wire p_2_out__1_carry__0_i_6_n_5;
  wire p_2_out__1_carry__0_i_7_n_5;
  wire p_2_out__1_carry__0_i_8_n_5;
  wire p_2_out__1_carry__0_i_9_n_5;
  wire p_2_out__1_carry__0_n_10;
  wire p_2_out__1_carry__0_n_11;
  wire p_2_out__1_carry__0_n_12;
  wire p_2_out__1_carry__0_n_9;
  wire p_2_out__1_carry_i_10_n_5;
  wire p_2_out__1_carry_i_11_n_5;
  wire p_2_out__1_carry_i_12_n_5;
  wire p_2_out__1_carry_i_13_n_5;
  wire p_2_out__1_carry_i_14_n_5;
  wire p_2_out__1_carry_i_15_n_5;
  wire p_2_out__1_carry_i_16_n_5;
  wire p_2_out__1_carry_i_17_n_5;
  wire p_2_out__1_carry_i_18_n_5;
  wire p_2_out__1_carry_i_19_n_5;
  wire p_2_out__1_carry_i_1_n_5;
  wire p_2_out__1_carry_i_20_n_5;
  wire p_2_out__1_carry_i_21_n_5;
  wire p_2_out__1_carry_i_22_n_5;
  wire p_2_out__1_carry_i_23_n_5;
  wire p_2_out__1_carry_i_24_n_5;
  wire p_2_out__1_carry_i_25_n_5;
  wire p_2_out__1_carry_i_26_n_5;
  wire p_2_out__1_carry_i_27_n_5;
  wire p_2_out__1_carry_i_28_n_5;
  wire p_2_out__1_carry_i_29_n_5;
  wire p_2_out__1_carry_i_2_n_5;
  wire p_2_out__1_carry_i_30_n_5;
  wire p_2_out__1_carry_i_31_n_5;
  wire p_2_out__1_carry_i_32_n_5;
  wire p_2_out__1_carry_i_33_n_5;
  wire p_2_out__1_carry_i_34_n_5;
  wire p_2_out__1_carry_i_35_n_5;
  wire p_2_out__1_carry_i_36_n_5;
  wire p_2_out__1_carry_i_37_n_5;
  wire p_2_out__1_carry_i_38_n_5;
  wire p_2_out__1_carry_i_3_n_5;
  wire p_2_out__1_carry_i_4_n_5;
  wire p_2_out__1_carry_i_5_n_5;
  wire p_2_out__1_carry_i_6_n_5;
  wire p_2_out__1_carry_i_7_n_5;
  wire p_2_out__1_carry_i_8_n_5;
  wire p_2_out__1_carry_i_9_n_5;
  wire p_2_out__1_carry_n_10;
  wire p_2_out__1_carry_n_11;
  wire p_2_out__1_carry_n_12;
  wire p_2_out__1_carry_n_5;
  wire p_2_out__1_carry_n_6;
  wire p_2_out__1_carry_n_7;
  wire p_2_out__1_carry_n_8;
  wire p_2_out__1_carry_n_9;
  wire p_9_in;
  wire pix_7_reg_409;
  wire [9:0]pix_7_reg_409_pp0_iter2_reg;
  wire \pix_7_reg_409_reg_n_5_[0] ;
  wire \pix_7_reg_409_reg_n_5_[1] ;
  wire \pix_7_reg_409_reg_n_5_[2] ;
  wire \pix_7_reg_409_reg_n_5_[3] ;
  wire \pix_7_reg_409_reg_n_5_[4] ;
  wire \pix_7_reg_409_reg_n_5_[5] ;
  wire \pix_7_reg_409_reg_n_5_[6] ;
  wire \pix_7_reg_409_reg_n_5_[7] ;
  wire \pix_7_reg_409_reg_n_5_[8] ;
  wire \pix_7_reg_409_reg_n_5_[9] ;
  wire [9:0]pix_8_reg_399;
  wire [9:0]pix_8_reg_399_pp0_iter2_reg;
  wire [9:0]pix_8_reg_399_pp0_iter3_reg;
  wire [9:0]pix_reg_419__0;
  wire [9:0]pix_reg_419_pp0_iter2_reg;
  wire [9:0]pix_reg_419_pp0_iter3_reg;
  wire [19:0]\pix_reg_419_pp0_iter3_reg_reg[9]_0 ;
  wire push;
  wire push_0;
  wire r_2_fu_1611_p2_carry__0_i_10_n_5;
  wire r_2_fu_1611_p2_carry__0_i_11_n_5;
  wire r_2_fu_1611_p2_carry__0_i_12_n_5;
  wire r_2_fu_1611_p2_carry__0_i_13_n_5;
  wire r_2_fu_1611_p2_carry__0_i_14_n_5;
  wire r_2_fu_1611_p2_carry__0_i_15_n_5;
  wire r_2_fu_1611_p2_carry__0_i_16_n_5;
  wire r_2_fu_1611_p2_carry__0_i_17_n_5;
  wire r_2_fu_1611_p2_carry__0_i_1_n_5;
  wire r_2_fu_1611_p2_carry__0_i_2_n_5;
  wire r_2_fu_1611_p2_carry__0_i_3_n_5;
  wire r_2_fu_1611_p2_carry__0_i_4_n_5;
  wire r_2_fu_1611_p2_carry__0_i_5_n_5;
  wire r_2_fu_1611_p2_carry__0_i_6_n_5;
  wire r_2_fu_1611_p2_carry__0_i_7_n_5;
  wire r_2_fu_1611_p2_carry__0_i_8_n_5;
  wire r_2_fu_1611_p2_carry__0_i_9_n_5;
  wire r_2_fu_1611_p2_carry__0_n_10;
  wire r_2_fu_1611_p2_carry__0_n_11;
  wire r_2_fu_1611_p2_carry__0_n_12;
  wire r_2_fu_1611_p2_carry__0_n_15;
  wire r_2_fu_1611_p2_carry__0_n_16;
  wire r_2_fu_1611_p2_carry__0_n_17;
  wire r_2_fu_1611_p2_carry__0_n_18;
  wire r_2_fu_1611_p2_carry__0_n_19;
  wire r_2_fu_1611_p2_carry__0_n_20;
  wire r_2_fu_1611_p2_carry__0_n_8;
  wire r_2_fu_1611_p2_carry__0_n_9;
  wire r_2_fu_1611_p2_carry_i_10_n_5;
  wire r_2_fu_1611_p2_carry_i_11_n_5;
  wire r_2_fu_1611_p2_carry_i_12_n_5;
  wire r_2_fu_1611_p2_carry_i_13_n_5;
  wire r_2_fu_1611_p2_carry_i_14_n_5;
  wire r_2_fu_1611_p2_carry_i_15_n_5;
  wire r_2_fu_1611_p2_carry_i_16_n_5;
  wire r_2_fu_1611_p2_carry_i_17_n_5;
  wire r_2_fu_1611_p2_carry_i_18_n_5;
  wire r_2_fu_1611_p2_carry_i_19_n_5;
  wire r_2_fu_1611_p2_carry_i_1_n_5;
  wire r_2_fu_1611_p2_carry_i_20_n_5;
  wire r_2_fu_1611_p2_carry_i_21_n_5;
  wire r_2_fu_1611_p2_carry_i_22_n_5;
  wire r_2_fu_1611_p2_carry_i_23_n_5;
  wire r_2_fu_1611_p2_carry_i_24_n_5;
  wire r_2_fu_1611_p2_carry_i_25_n_5;
  wire r_2_fu_1611_p2_carry_i_26_n_5;
  wire r_2_fu_1611_p2_carry_i_27_n_5;
  wire r_2_fu_1611_p2_carry_i_28_n_5;
  wire r_2_fu_1611_p2_carry_i_29_n_5;
  wire r_2_fu_1611_p2_carry_i_2_n_5;
  wire r_2_fu_1611_p2_carry_i_3_n_5;
  wire r_2_fu_1611_p2_carry_i_4_n_5;
  wire r_2_fu_1611_p2_carry_i_5_n_5;
  wire r_2_fu_1611_p2_carry_i_6_n_5;
  wire r_2_fu_1611_p2_carry_i_7_n_5;
  wire r_2_fu_1611_p2_carry_i_8_n_5;
  wire r_2_fu_1611_p2_carry_i_9_n_5;
  wire r_2_fu_1611_p2_carry_n_10;
  wire r_2_fu_1611_p2_carry_n_11;
  wire r_2_fu_1611_p2_carry_n_12;
  wire r_2_fu_1611_p2_carry_n_13;
  wire r_2_fu_1611_p2_carry_n_14;
  wire r_2_fu_1611_p2_carry_n_15;
  wire r_2_fu_1611_p2_carry_n_16;
  wire r_2_fu_1611_p2_carry_n_17;
  wire r_2_fu_1611_p2_carry_n_18;
  wire r_2_fu_1611_p2_carry_n_19;
  wire r_2_fu_1611_p2_carry_n_20;
  wire r_2_fu_1611_p2_carry_n_5;
  wire r_2_fu_1611_p2_carry_n_6;
  wire r_2_fu_1611_p2_carry_n_7;
  wire r_2_fu_1611_p2_carry_n_8;
  wire r_2_fu_1611_p2_carry_n_9;
  wire [9:0]r_2_reg_2185;
  wire [9:0]right_1_fu_176;
  wire [9:0]\right_1_fu_176_reg[9]_0 ;
  wire [9:0]right_2_fu_180;
  wire [9:0]\right_2_fu_180_reg[9]_0 ;
  wire [9:0]right_3_reg_2006;
  wire [9:0]\right_3_reg_2006_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]right_4_reg_2011;
  wire [9:0]\right_4_reg_2011_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]right_5_reg_2016;
  wire [9:0]\right_5_reg_2016_pp0_iter2_reg_reg[9]_0 ;
  wire [9:0]right_fu_172__0;
  wire [9:0]\right_fu_172_reg[9]_0 ;
  wire [9:0]sub_ln1023_fu_961_p2;
  wire sub_ln1023_fu_961_p2_carry__0_i_1_n_5;
  wire sub_ln1023_fu_961_p2_carry__0_i_2_n_5;
  wire sub_ln1023_fu_961_p2_carry__0_n_10;
  wire sub_ln1023_fu_961_p2_carry__0_n_12;
  wire sub_ln1023_fu_961_p2_carry_i_1_n_5;
  wire sub_ln1023_fu_961_p2_carry_i_2_n_5;
  wire sub_ln1023_fu_961_p2_carry_i_3_n_5;
  wire sub_ln1023_fu_961_p2_carry_i_4_n_5;
  wire sub_ln1023_fu_961_p2_carry_i_5_n_5;
  wire sub_ln1023_fu_961_p2_carry_i_6_n_5;
  wire sub_ln1023_fu_961_p2_carry_i_7_n_5;
  wire sub_ln1023_fu_961_p2_carry_i_8_n_5;
  wire sub_ln1023_fu_961_p2_carry_n_10;
  wire sub_ln1023_fu_961_p2_carry_n_11;
  wire sub_ln1023_fu_961_p2_carry_n_12;
  wire sub_ln1023_fu_961_p2_carry_n_5;
  wire sub_ln1023_fu_961_p2_carry_n_6;
  wire sub_ln1023_fu_961_p2_carry_n_7;
  wire sub_ln1023_fu_961_p2_carry_n_8;
  wire sub_ln1023_fu_961_p2_carry_n_9;
  wire [9:0]sub_ln1024_fu_1001_p2;
  wire [10:10]sub_ln1024_fu_1001_p2__0;
  wire sub_ln1024_fu_1001_p2_carry__0_i_1_n_5;
  wire sub_ln1024_fu_1001_p2_carry__0_i_2_n_5;
  wire sub_ln1024_fu_1001_p2_carry__0_n_11;
  wire sub_ln1024_fu_1001_p2_carry__0_n_12;
  wire sub_ln1024_fu_1001_p2_carry_i_1_n_5;
  wire sub_ln1024_fu_1001_p2_carry_i_2_n_5;
  wire sub_ln1024_fu_1001_p2_carry_i_3_n_5;
  wire sub_ln1024_fu_1001_p2_carry_i_4_n_5;
  wire sub_ln1024_fu_1001_p2_carry_i_5_n_5;
  wire sub_ln1024_fu_1001_p2_carry_i_6_n_5;
  wire sub_ln1024_fu_1001_p2_carry_i_7_n_5;
  wire sub_ln1024_fu_1001_p2_carry_i_8_n_5;
  wire sub_ln1024_fu_1001_p2_carry_n_10;
  wire sub_ln1024_fu_1001_p2_carry_n_11;
  wire sub_ln1024_fu_1001_p2_carry_n_12;
  wire sub_ln1024_fu_1001_p2_carry_n_5;
  wire sub_ln1024_fu_1001_p2_carry_n_6;
  wire sub_ln1024_fu_1001_p2_carry_n_7;
  wire sub_ln1024_fu_1001_p2_carry_n_8;
  wire sub_ln1024_fu_1001_p2_carry_n_9;
  wire [9:0]sub_ln1025_fu_1041_p2;
  wire sub_ln1025_fu_1041_p2_carry__0_i_1_n_5;
  wire sub_ln1025_fu_1041_p2_carry__0_i_2_n_5;
  wire sub_ln1025_fu_1041_p2_carry__0_n_10;
  wire sub_ln1025_fu_1041_p2_carry__0_n_12;
  wire sub_ln1025_fu_1041_p2_carry_i_1_n_5;
  wire sub_ln1025_fu_1041_p2_carry_i_2_n_5;
  wire sub_ln1025_fu_1041_p2_carry_i_3_n_5;
  wire sub_ln1025_fu_1041_p2_carry_i_4_n_5;
  wire sub_ln1025_fu_1041_p2_carry_i_5_n_5;
  wire sub_ln1025_fu_1041_p2_carry_i_6_n_5;
  wire sub_ln1025_fu_1041_p2_carry_i_7_n_5;
  wire sub_ln1025_fu_1041_p2_carry_i_8_n_5;
  wire sub_ln1025_fu_1041_p2_carry_n_10;
  wire sub_ln1025_fu_1041_p2_carry_n_11;
  wire sub_ln1025_fu_1041_p2_carry_n_12;
  wire sub_ln1025_fu_1041_p2_carry_n_5;
  wire sub_ln1025_fu_1041_p2_carry_n_6;
  wire sub_ln1025_fu_1041_p2_carry_n_7;
  wire sub_ln1025_fu_1041_p2_carry_n_8;
  wire sub_ln1025_fu_1041_p2_carry_n_9;
  wire [9:0]sub_ln1026_fu_1081_p2;
  wire [10:10]sub_ln1026_fu_1081_p2__0;
  wire sub_ln1026_fu_1081_p2_carry__0_i_1_n_5;
  wire sub_ln1026_fu_1081_p2_carry__0_i_2_n_5;
  wire sub_ln1026_fu_1081_p2_carry__0_n_11;
  wire sub_ln1026_fu_1081_p2_carry__0_n_12;
  wire sub_ln1026_fu_1081_p2_carry_i_1_n_5;
  wire sub_ln1026_fu_1081_p2_carry_i_2_n_5;
  wire sub_ln1026_fu_1081_p2_carry_i_3_n_5;
  wire sub_ln1026_fu_1081_p2_carry_i_4_n_5;
  wire sub_ln1026_fu_1081_p2_carry_i_5_n_5;
  wire sub_ln1026_fu_1081_p2_carry_i_6_n_5;
  wire sub_ln1026_fu_1081_p2_carry_i_7_n_5;
  wire sub_ln1026_fu_1081_p2_carry_i_8_n_5;
  wire sub_ln1026_fu_1081_p2_carry_n_10;
  wire sub_ln1026_fu_1081_p2_carry_n_11;
  wire sub_ln1026_fu_1081_p2_carry_n_12;
  wire sub_ln1026_fu_1081_p2_carry_n_5;
  wire sub_ln1026_fu_1081_p2_carry_n_6;
  wire sub_ln1026_fu_1081_p2_carry_n_7;
  wire sub_ln1026_fu_1081_p2_carry_n_8;
  wire sub_ln1026_fu_1081_p2_carry_n_9;
  wire sub_ln1027_fu_1121_p2_carry__0_i_1_n_5;
  wire sub_ln1027_fu_1121_p2_carry__0_i_2_n_5;
  wire sub_ln1027_fu_1121_p2_carry__0_n_11;
  wire sub_ln1027_fu_1121_p2_carry__0_n_12;
  wire sub_ln1027_fu_1121_p2_carry__0_n_18;
  wire sub_ln1027_fu_1121_p2_carry__0_n_19;
  wire sub_ln1027_fu_1121_p2_carry__0_n_20;
  wire sub_ln1027_fu_1121_p2_carry_i_1_n_5;
  wire sub_ln1027_fu_1121_p2_carry_i_2_n_5;
  wire sub_ln1027_fu_1121_p2_carry_i_3_n_5;
  wire sub_ln1027_fu_1121_p2_carry_i_4_n_5;
  wire sub_ln1027_fu_1121_p2_carry_i_5_n_5;
  wire sub_ln1027_fu_1121_p2_carry_i_6_n_5;
  wire sub_ln1027_fu_1121_p2_carry_i_7_n_5;
  wire sub_ln1027_fu_1121_p2_carry_i_8_n_5;
  wire sub_ln1027_fu_1121_p2_carry_n_10;
  wire sub_ln1027_fu_1121_p2_carry_n_11;
  wire sub_ln1027_fu_1121_p2_carry_n_12;
  wire sub_ln1027_fu_1121_p2_carry_n_13;
  wire sub_ln1027_fu_1121_p2_carry_n_14;
  wire sub_ln1027_fu_1121_p2_carry_n_15;
  wire sub_ln1027_fu_1121_p2_carry_n_16;
  wire sub_ln1027_fu_1121_p2_carry_n_17;
  wire sub_ln1027_fu_1121_p2_carry_n_18;
  wire sub_ln1027_fu_1121_p2_carry_n_19;
  wire sub_ln1027_fu_1121_p2_carry_n_20;
  wire sub_ln1027_fu_1121_p2_carry_n_5;
  wire sub_ln1027_fu_1121_p2_carry_n_6;
  wire sub_ln1027_fu_1121_p2_carry_n_7;
  wire sub_ln1027_fu_1121_p2_carry_n_8;
  wire sub_ln1027_fu_1121_p2_carry_n_9;
  wire [10:10]sub_ln1027_reg_2117;
  wire sub_ln1028_fu_1145_p2_carry__0_i_1_n_5;
  wire sub_ln1028_fu_1145_p2_carry__0_i_2_n_5;
  wire sub_ln1028_fu_1145_p2_carry__0_n_11;
  wire sub_ln1028_fu_1145_p2_carry__0_n_12;
  wire sub_ln1028_fu_1145_p2_carry__0_n_18;
  wire sub_ln1028_fu_1145_p2_carry__0_n_19;
  wire sub_ln1028_fu_1145_p2_carry__0_n_20;
  wire sub_ln1028_fu_1145_p2_carry_i_1_n_5;
  wire sub_ln1028_fu_1145_p2_carry_i_2_n_5;
  wire sub_ln1028_fu_1145_p2_carry_i_3_n_5;
  wire sub_ln1028_fu_1145_p2_carry_i_4_n_5;
  wire sub_ln1028_fu_1145_p2_carry_i_5_n_5;
  wire sub_ln1028_fu_1145_p2_carry_i_6_n_5;
  wire sub_ln1028_fu_1145_p2_carry_i_7_n_5;
  wire sub_ln1028_fu_1145_p2_carry_i_8_n_5;
  wire sub_ln1028_fu_1145_p2_carry_n_10;
  wire sub_ln1028_fu_1145_p2_carry_n_11;
  wire sub_ln1028_fu_1145_p2_carry_n_12;
  wire sub_ln1028_fu_1145_p2_carry_n_13;
  wire sub_ln1028_fu_1145_p2_carry_n_14;
  wire sub_ln1028_fu_1145_p2_carry_n_15;
  wire sub_ln1028_fu_1145_p2_carry_n_16;
  wire sub_ln1028_fu_1145_p2_carry_n_17;
  wire sub_ln1028_fu_1145_p2_carry_n_18;
  wire sub_ln1028_fu_1145_p2_carry_n_19;
  wire sub_ln1028_fu_1145_p2_carry_n_20;
  wire sub_ln1028_fu_1145_p2_carry_n_5;
  wire sub_ln1028_fu_1145_p2_carry_n_6;
  wire sub_ln1028_fu_1145_p2_carry_n_7;
  wire sub_ln1028_fu_1145_p2_carry_n_8;
  wire sub_ln1028_fu_1145_p2_carry_n_9;
  wire [10:10]sub_ln1028_reg_2132;
  wire [9:0]sub_ln1033_1_fu_1195_p2;
  wire [9:0]sub_ln1033_fu_1189_p2;
  wire [9:0]sub_ln1034_1_fu_1221_p2;
  wire [9:0]sub_ln1034_fu_1215_p2;
  wire [9:0]sub_ln1039_1_fu_1247_p2;
  wire [9:0]sub_ln1039_fu_1241_p2;
  wire [9:0]sub_ln1040_1_fu_1273_p2;
  wire [9:0]sub_ln1040_fu_1267_p2;
  wire [9:1]sub_ln61_7_reg_2127;
  wire \sub_ln61_7_reg_2127[1]_i_1_n_5 ;
  wire \sub_ln61_7_reg_2127[2]_i_1_n_5 ;
  wire \sub_ln61_7_reg_2127[3]_i_1_n_5 ;
  wire \sub_ln61_7_reg_2127[4]_i_1_n_5 ;
  wire \sub_ln61_7_reg_2127[5]_i_1_n_5 ;
  wire \sub_ln61_7_reg_2127[6]_i_1_n_5 ;
  wire \sub_ln61_7_reg_2127[7]_i_1_n_5 ;
  wire \sub_ln61_7_reg_2127[8]_i_1_n_5 ;
  wire \sub_ln61_7_reg_2127[9]_i_1_n_5 ;
  wire \sub_ln61_7_reg_2127[9]_i_2_n_5 ;
  wire [9:1]sub_ln61_8_reg_2142;
  wire \sub_ln61_8_reg_2142[1]_i_1_n_5 ;
  wire \sub_ln61_8_reg_2142[2]_i_1_n_5 ;
  wire \sub_ln61_8_reg_2142[3]_i_1_n_5 ;
  wire \sub_ln61_8_reg_2142[4]_i_1_n_5 ;
  wire \sub_ln61_8_reg_2142[5]_i_1_n_5 ;
  wire \sub_ln61_8_reg_2142[6]_i_1_n_5 ;
  wire \sub_ln61_8_reg_2142[7]_i_1_n_5 ;
  wire \sub_ln61_8_reg_2142[8]_i_1_n_5 ;
  wire \sub_ln61_8_reg_2142[9]_i_1_n_5 ;
  wire \sub_ln61_8_reg_2142[9]_i_2_n_5 ;
  wire [3:0]tmp_23_reg_2202;
  wire tmp_24_fu_1700_p3;
  wire [2:0]tmp_25_reg_2207;
  wire [9:0]trunc_ln61_7_reg_2122;
  wire [9:0]trunc_ln61_8_reg_2137;
  wire x_fu_156;
  wire \x_fu_156_reg_n_5_[0] ;
  wire \x_fu_156_reg_n_5_[10] ;
  wire \x_fu_156_reg_n_5_[1] ;
  wire \x_fu_156_reg_n_5_[2] ;
  wire \x_fu_156_reg_n_5_[3] ;
  wire \x_fu_156_reg_n_5_[4] ;
  wire \x_fu_156_reg_n_5_[5] ;
  wire \x_fu_156_reg_n_5_[6] ;
  wire \x_fu_156_reg_n_5_[7] ;
  wire \x_fu_156_reg_n_5_[8] ;
  wire \x_fu_156_reg_n_5_[9] ;
  wire x_phase_reg_387;
  wire [9:1]zext_ln1030_4_fu_1175_p1;
  wire [9:1]zext_ln1030_fu_1161_p1;
  wire [7:1]\NLW_add_ln1030_2_reg_2152_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_add_ln1030_2_reg_2152_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_add_ln1030_reg_2147_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_add_ln1030_reg_2147_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:3]NLW_add_ln1033_fu_1209_p2_carry__0_CO_UNCONNECTED;
  wire [7:4]NLW_add_ln1033_fu_1209_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_add_ln1033_fu_1209_p2_carry__0_i_1_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln1033_fu_1209_p2_carry__0_i_1_O_UNCONNECTED;
  wire [7:1]NLW_add_ln1033_fu_1209_p2_carry__0_i_7_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln1033_fu_1209_p2_carry__0_i_7_O_UNCONNECTED;
  wire [7:3]NLW_add_ln1034_fu_1235_p2_carry__0_CO_UNCONNECTED;
  wire [7:4]NLW_add_ln1034_fu_1235_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_add_ln1034_fu_1235_p2_carry__0_i_1_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln1034_fu_1235_p2_carry__0_i_1_O_UNCONNECTED;
  wire [7:1]NLW_add_ln1034_fu_1235_p2_carry__0_i_7_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln1034_fu_1235_p2_carry__0_i_7_O_UNCONNECTED;
  wire [7:3]NLW_add_ln1039_fu_1261_p2_carry__0_CO_UNCONNECTED;
  wire [7:4]NLW_add_ln1039_fu_1261_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_add_ln1039_fu_1261_p2_carry__0_i_1_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln1039_fu_1261_p2_carry__0_i_1_O_UNCONNECTED;
  wire [7:1]NLW_add_ln1039_fu_1261_p2_carry__0_i_7_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln1039_fu_1261_p2_carry__0_i_7_O_UNCONNECTED;
  wire [7:3]NLW_add_ln1040_fu_1287_p2_carry__0_CO_UNCONNECTED;
  wire [7:4]NLW_add_ln1040_fu_1287_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_add_ln1040_fu_1287_p2_carry__0_i_1_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln1040_fu_1287_p2_carry__0_i_1_O_UNCONNECTED;
  wire [7:1]NLW_add_ln1040_fu_1287_p2_carry__0_i_7_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln1040_fu_1287_p2_carry__0_i_7_O_UNCONNECTED;
  wire [7:5]NLW_b_2_fu_1629_p2_carry__0_CO_UNCONNECTED;
  wire [7:6]NLW_b_2_fu_1629_p2_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln891_fu_600_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln891_fu_600_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_p_2_out__1_carry_O_UNCONNECTED;
  wire [7:4]NLW_p_2_out__1_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_p_2_out__1_carry__0_O_UNCONNECTED;
  wire [7:5]NLW_r_2_fu_1611_p2_carry__0_CO_UNCONNECTED;
  wire [7:6]NLW_r_2_fu_1611_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_sub_ln1023_fu_961_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_sub_ln1023_fu_961_p2_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sub_ln1024_fu_1001_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_sub_ln1024_fu_1001_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_sub_ln1025_fu_1041_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_sub_ln1025_fu_1041_p2_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sub_ln1026_fu_1081_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_sub_ln1026_fu_1081_p2_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sub_ln1027_fu_1121_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_sub_ln1027_fu_1121_p2_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_sub_ln1028_fu_1145_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_sub_ln1028_fu_1145_p2_carry__0_O_UNCONNECTED;

  FDRE \PixBufVal_3_reg_2107_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_3_fu_862_p3[0]),
        .Q(LineBufVal_4_fu_936_p4[10]),
        .R(1'b0));
  FDRE \PixBufVal_3_reg_2107_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_3_fu_862_p3[1]),
        .Q(LineBufVal_4_fu_936_p4[11]),
        .R(1'b0));
  FDRE \PixBufVal_3_reg_2107_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_3_fu_862_p3[2]),
        .Q(LineBufVal_4_fu_936_p4[12]),
        .R(1'b0));
  FDRE \PixBufVal_3_reg_2107_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_3_fu_862_p3[3]),
        .Q(LineBufVal_4_fu_936_p4[13]),
        .R(1'b0));
  FDRE \PixBufVal_3_reg_2107_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_3_fu_862_p3[4]),
        .Q(LineBufVal_4_fu_936_p4[14]),
        .R(1'b0));
  FDRE \PixBufVal_3_reg_2107_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_3_fu_862_p3[5]),
        .Q(LineBufVal_4_fu_936_p4[15]),
        .R(1'b0));
  FDRE \PixBufVal_3_reg_2107_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_3_fu_862_p3[6]),
        .Q(LineBufVal_4_fu_936_p4[16]),
        .R(1'b0));
  FDRE \PixBufVal_3_reg_2107_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_3_fu_862_p3[7]),
        .Q(LineBufVal_4_fu_936_p4[17]),
        .R(1'b0));
  FDRE \PixBufVal_3_reg_2107_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_3_fu_862_p3[8]),
        .Q(LineBufVal_4_fu_936_p4[18]),
        .R(1'b0));
  FDRE \PixBufVal_3_reg_2107_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_3_fu_862_p3[9]),
        .Q(LineBufVal_4_fu_936_p4[19]),
        .R(1'b0));
  FDRE \PixBufVal_4_reg_2102_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_4_fu_855_p3[0]),
        .Q(LineBufVal_4_fu_936_p4[20]),
        .R(1'b0));
  FDRE \PixBufVal_4_reg_2102_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_4_fu_855_p3[1]),
        .Q(LineBufVal_4_fu_936_p4[21]),
        .R(1'b0));
  FDRE \PixBufVal_4_reg_2102_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_4_fu_855_p3[2]),
        .Q(LineBufVal_4_fu_936_p4[22]),
        .R(1'b0));
  FDRE \PixBufVal_4_reg_2102_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_4_fu_855_p3[3]),
        .Q(LineBufVal_4_fu_936_p4[23]),
        .R(1'b0));
  FDRE \PixBufVal_4_reg_2102_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_4_fu_855_p3[4]),
        .Q(LineBufVal_4_fu_936_p4[24]),
        .R(1'b0));
  FDRE \PixBufVal_4_reg_2102_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_4_fu_855_p3[5]),
        .Q(LineBufVal_4_fu_936_p4[25]),
        .R(1'b0));
  FDRE \PixBufVal_4_reg_2102_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_4_fu_855_p3[6]),
        .Q(LineBufVal_4_fu_936_p4[26]),
        .R(1'b0));
  FDRE \PixBufVal_4_reg_2102_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_4_fu_855_p3[7]),
        .Q(LineBufVal_4_fu_936_p4[27]),
        .R(1'b0));
  FDRE \PixBufVal_4_reg_2102_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_4_fu_855_p3[8]),
        .Q(LineBufVal_4_fu_936_p4[28]),
        .R(1'b0));
  FDRE \PixBufVal_4_reg_2102_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_4_fu_855_p3[9]),
        .Q(LineBufVal_4_fu_936_p4[29]),
        .R(1'b0));
  FDRE \PixBufVal_reg_2112_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_fu_869_p3[0]),
        .Q(LineBufVal_4_fu_936_p4[0]),
        .R(1'b0));
  FDRE \PixBufVal_reg_2112_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_fu_869_p3[1]),
        .Q(LineBufVal_4_fu_936_p4[1]),
        .R(1'b0));
  FDRE \PixBufVal_reg_2112_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_fu_869_p3[2]),
        .Q(LineBufVal_4_fu_936_p4[2]),
        .R(1'b0));
  FDRE \PixBufVal_reg_2112_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_fu_869_p3[3]),
        .Q(LineBufVal_4_fu_936_p4[3]),
        .R(1'b0));
  FDRE \PixBufVal_reg_2112_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_fu_869_p3[4]),
        .Q(LineBufVal_4_fu_936_p4[4]),
        .R(1'b0));
  FDRE \PixBufVal_reg_2112_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_fu_869_p3[5]),
        .Q(LineBufVal_4_fu_936_p4[5]),
        .R(1'b0));
  FDRE \PixBufVal_reg_2112_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_fu_869_p3[6]),
        .Q(LineBufVal_4_fu_936_p4[6]),
        .R(1'b0));
  FDRE \PixBufVal_reg_2112_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_fu_869_p3[7]),
        .Q(LineBufVal_4_fu_936_p4[7]),
        .R(1'b0));
  FDRE \PixBufVal_reg_2112_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_fu_869_p3[8]),
        .Q(LineBufVal_4_fu_936_p4[8]),
        .R(1'b0));
  FDRE \PixBufVal_reg_2112_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(PixBufVal_fu_869_p3[9]),
        .Q(LineBufVal_4_fu_936_p4[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I1(tmp_24_fu_1700_p3),
        .I2(pix_8_reg_399_pp0_iter3_reg[0]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2190_reg_n_5_[0] ),
        .O(\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_9 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I1(tmp_24_fu_1700_p3),
        .I2(pix_8_reg_399_pp0_iter3_reg[1]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2190_reg_n_5_[1] ),
        .O(\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I1(tmp_24_fu_1700_p3),
        .I2(pix_8_reg_399_pp0_iter3_reg[2]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2190_reg_n_5_[2] ),
        .O(\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I1(tmp_24_fu_1700_p3),
        .I2(pix_8_reg_399_pp0_iter3_reg[3]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2190_reg_n_5_[3] ),
        .O(\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I1(tmp_24_fu_1700_p3),
        .I2(pix_8_reg_399_pp0_iter3_reg[4]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2190_reg_n_5_[4] ),
        .O(\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I1(tmp_24_fu_1700_p3),
        .I2(pix_8_reg_399_pp0_iter3_reg[5]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2190_reg_n_5_[5] ),
        .O(\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I1(tmp_24_fu_1700_p3),
        .I2(pix_8_reg_399_pp0_iter3_reg[6]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2190_reg_n_5_[6] ),
        .O(\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I1(tmp_24_fu_1700_p3),
        .I2(pix_8_reg_399_pp0_iter3_reg[7]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2190_reg_n_5_[7] ),
        .O(\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I1(tmp_24_fu_1700_p3),
        .I2(pix_8_reg_399_pp0_iter3_reg[8]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2190_reg_n_5_[8] ),
        .O(\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 ));
  LUT5 #(
    .INIT(32'hB1B1B1A0)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I1(tmp_24_fu_1700_p3),
        .I2(pix_8_reg_399_pp0_iter3_reg[9]),
        .I3(\SRL_SIG[0][19]_i_2_n_5 ),
        .I4(\b_2_reg_2190_reg_n_5_[9] ),
        .O(\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \SRL_SIG[0][19]_i_2 
       (.I0(tmp_25_reg_2207[2]),
        .I1(tmp_25_reg_2207[1]),
        .I2(tmp_25_reg_2207[0]),
        .I3(tmp_24_fu_1700_p3),
        .O(\SRL_SIG[0][19]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(pix_reg_419_pp0_iter3_reg[0]),
        .I1(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I2(tmp_23_reg_2202[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2185[0]),
        .O(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [10]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(pix_reg_419_pp0_iter3_reg[1]),
        .I1(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I2(tmp_23_reg_2202[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2185[1]),
        .O(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [11]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(pix_reg_419_pp0_iter3_reg[2]),
        .I1(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I2(tmp_23_reg_2202[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2185[2]),
        .O(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [12]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(pix_reg_419_pp0_iter3_reg[3]),
        .I1(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I2(tmp_23_reg_2202[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2185[3]),
        .O(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [13]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][24]_i_1__0 
       (.I0(pix_reg_419_pp0_iter3_reg[4]),
        .I1(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I2(tmp_23_reg_2202[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2185[4]),
        .O(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [14]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][25]_i_1__0 
       (.I0(pix_reg_419_pp0_iter3_reg[5]),
        .I1(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I2(tmp_23_reg_2202[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2185[5]),
        .O(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [15]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][26]_i_1__0 
       (.I0(pix_reg_419_pp0_iter3_reg[6]),
        .I1(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I2(tmp_23_reg_2202[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2185[6]),
        .O(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [16]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][27]_i_1__0 
       (.I0(pix_reg_419_pp0_iter3_reg[7]),
        .I1(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I2(tmp_23_reg_2202[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2185[7]),
        .O(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [17]));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][28]_i_1__0 
       (.I0(pix_reg_419_pp0_iter3_reg[8]),
        .I1(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I2(tmp_23_reg_2202[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2185[8]),
        .O(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [18]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \SRL_SIG[0][29]_i_1__1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(Q[1]),
        .I2(and_ln1052_reg_1984_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(imgRgb_full_n),
        .O(push));
  LUT5 #(
    .INIT(32'h8BBB8B88)) 
    \SRL_SIG[0][29]_i_2__0 
       (.I0(pix_reg_419_pp0_iter3_reg[9]),
        .I1(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .I2(tmp_23_reg_2202[3]),
        .I3(p_1_in),
        .I4(r_2_reg_2185[9]),
        .O(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [19]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG[0][29]_i_3 
       (.I0(tmp_23_reg_2202[3]),
        .I1(tmp_23_reg_2202[0]),
        .I2(tmp_23_reg_2202[1]),
        .I3(tmp_23_reg_2202[2]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \add_ln1030_2_reg_2152[10]_i_2 
       (.I0(sub_ln1024_fu_1001_p2[8]),
        .I1(sub_ln1024_fu_1001_p2[6]),
        .I2(\add_ln1030_2_reg_2152[10]_i_6_n_5 ),
        .I3(sub_ln1024_fu_1001_p2[7]),
        .I4(sub_ln1024_fu_1001_p2__0),
        .I5(sub_ln1024_fu_1001_p2[9]),
        .O(zext_ln1030_4_fu_1175_p1[9]));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \add_ln1030_2_reg_2152[10]_i_3 
       (.I0(sub_ln1024_fu_1001_p2[7]),
        .I1(\add_ln1030_2_reg_2152[10]_i_6_n_5 ),
        .I2(sub_ln1024_fu_1001_p2[6]),
        .I3(sub_ln1024_fu_1001_p2__0),
        .I4(sub_ln1024_fu_1001_p2[8]),
        .O(zext_ln1030_4_fu_1175_p1[8]));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln1030_2_reg_2152[10]_i_4 
       (.I0(zext_ln1030_4_fu_1175_p1[9]),
        .I1(sub_ln1026_fu_1081_p2[9]),
        .I2(sub_ln1026_fu_1081_p2__0),
        .I3(\add_ln1030_2_reg_2152[10]_i_7_n_5 ),
        .I4(sub_ln1026_fu_1081_p2[8]),
        .O(\add_ln1030_2_reg_2152[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696669696)) 
    \add_ln1030_2_reg_2152[10]_i_5 
       (.I0(zext_ln1030_4_fu_1175_p1[8]),
        .I1(sub_ln1026_fu_1081_p2[8]),
        .I2(sub_ln1026_fu_1081_p2__0),
        .I3(sub_ln1026_fu_1081_p2[6]),
        .I4(\add_ln1030_2_reg_2152[10]_i_8_n_5 ),
        .I5(sub_ln1026_fu_1081_p2[7]),
        .O(\add_ln1030_2_reg_2152[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln1030_2_reg_2152[10]_i_6 
       (.I0(sub_ln1024_fu_1001_p2[4]),
        .I1(sub_ln1024_fu_1001_p2[2]),
        .I2(sub_ln1024_fu_1001_p2[1]),
        .I3(sub_ln1024_fu_1001_p2[0]),
        .I4(sub_ln1024_fu_1001_p2[3]),
        .I5(sub_ln1024_fu_1001_p2[5]),
        .O(\add_ln1030_2_reg_2152[10]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln1030_2_reg_2152[10]_i_7 
       (.I0(sub_ln1026_fu_1081_p2[6]),
        .I1(\add_ln1030_2_reg_2152[10]_i_8_n_5 ),
        .I2(sub_ln1026_fu_1081_p2[7]),
        .O(\add_ln1030_2_reg_2152[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln1030_2_reg_2152[10]_i_8 
       (.I0(sub_ln1026_fu_1081_p2[4]),
        .I1(sub_ln1026_fu_1081_p2[2]),
        .I2(sub_ln1026_fu_1081_p2[1]),
        .I3(sub_ln1026_fu_1081_p2[0]),
        .I4(sub_ln1026_fu_1081_p2[3]),
        .I5(sub_ln1026_fu_1081_p2[5]),
        .O(\add_ln1030_2_reg_2152[10]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln1030_2_reg_2152[7]_i_10 
       (.I0(sub_ln1024_fu_1001_p2[6]),
        .I1(sub_ln1024_fu_1001_p2__0),
        .I2(\add_ln1030_2_reg_2152[10]_i_6_n_5 ),
        .I3(sub_ln1026_fu_1081_p2[6]),
        .I4(sub_ln1026_fu_1081_p2__0),
        .I5(\add_ln1030_2_reg_2152[10]_i_8_n_5 ),
        .O(\add_ln1030_2_reg_2152[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln1030_2_reg_2152[7]_i_11 
       (.I0(sub_ln1024_fu_1001_p2[5]),
        .I1(sub_ln1024_fu_1001_p2__0),
        .I2(\add_ln1030_2_reg_2152[7]_i_17_n_5 ),
        .I3(sub_ln1026_fu_1081_p2[5]),
        .I4(sub_ln1026_fu_1081_p2__0),
        .I5(\add_ln1030_2_reg_2152[7]_i_18_n_5 ),
        .O(\add_ln1030_2_reg_2152[7]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln1030_2_reg_2152[7]_i_12 
       (.I0(zext_ln1030_4_fu_1175_p1[4]),
        .I1(sub_ln1026_fu_1081_p2[4]),
        .I2(sub_ln1026_fu_1081_p2__0),
        .I3(\add_ln1030_2_reg_2152[7]_i_19_n_5 ),
        .O(\add_ln1030_2_reg_2152[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696969666)) 
    \add_ln1030_2_reg_2152[7]_i_13 
       (.I0(zext_ln1030_4_fu_1175_p1[3]),
        .I1(sub_ln1026_fu_1081_p2[3]),
        .I2(sub_ln1026_fu_1081_p2__0),
        .I3(sub_ln1026_fu_1081_p2[0]),
        .I4(sub_ln1026_fu_1081_p2[1]),
        .I5(sub_ln1026_fu_1081_p2[2]),
        .O(\add_ln1030_2_reg_2152[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h96969666)) 
    \add_ln1030_2_reg_2152[7]_i_14 
       (.I0(zext_ln1030_4_fu_1175_p1[2]),
        .I1(sub_ln1026_fu_1081_p2[2]),
        .I2(sub_ln1026_fu_1081_p2__0),
        .I3(sub_ln1026_fu_1081_p2[1]),
        .I4(sub_ln1026_fu_1081_p2[0]),
        .O(\add_ln1030_2_reg_2152[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln1030_2_reg_2152[7]_i_15 
       (.I0(sub_ln1024_fu_1001_p2[1]),
        .I1(sub_ln1024_fu_1001_p2__0),
        .I2(sub_ln1024_fu_1001_p2[0]),
        .I3(sub_ln1026_fu_1081_p2[1]),
        .I4(sub_ln1026_fu_1081_p2__0),
        .I5(sub_ln1026_fu_1081_p2[0]),
        .O(\add_ln1030_2_reg_2152[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1030_2_reg_2152[7]_i_16 
       (.I0(sub_ln1024_fu_1001_p2[0]),
        .I1(sub_ln1026_fu_1081_p2[0]),
        .O(\add_ln1030_2_reg_2152[7]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln1030_2_reg_2152[7]_i_17 
       (.I0(sub_ln1024_fu_1001_p2[3]),
        .I1(sub_ln1024_fu_1001_p2[0]),
        .I2(sub_ln1024_fu_1001_p2[1]),
        .I3(sub_ln1024_fu_1001_p2[2]),
        .I4(sub_ln1024_fu_1001_p2[4]),
        .O(\add_ln1030_2_reg_2152[7]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln1030_2_reg_2152[7]_i_18 
       (.I0(sub_ln1026_fu_1081_p2[3]),
        .I1(sub_ln1026_fu_1081_p2[0]),
        .I2(sub_ln1026_fu_1081_p2[1]),
        .I3(sub_ln1026_fu_1081_p2[2]),
        .I4(sub_ln1026_fu_1081_p2[4]),
        .O(\add_ln1030_2_reg_2152[7]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln1030_2_reg_2152[7]_i_19 
       (.I0(sub_ln1026_fu_1081_p2[2]),
        .I1(sub_ln1026_fu_1081_p2[1]),
        .I2(sub_ln1026_fu_1081_p2[0]),
        .I3(sub_ln1026_fu_1081_p2[3]),
        .O(\add_ln1030_2_reg_2152[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln1030_2_reg_2152[7]_i_2 
       (.I0(sub_ln1024_fu_1001_p2[6]),
        .I1(\add_ln1030_2_reg_2152[10]_i_6_n_5 ),
        .I2(sub_ln1024_fu_1001_p2__0),
        .I3(sub_ln1024_fu_1001_p2[7]),
        .O(zext_ln1030_4_fu_1175_p1[7]));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln1030_2_reg_2152[7]_i_3 
       (.I0(\add_ln1030_2_reg_2152[10]_i_6_n_5 ),
        .I1(sub_ln1024_fu_1001_p2__0),
        .I2(sub_ln1024_fu_1001_p2[6]),
        .O(zext_ln1030_4_fu_1175_p1[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln1030_2_reg_2152[7]_i_4 
       (.I0(\add_ln1030_2_reg_2152[7]_i_17_n_5 ),
        .I1(sub_ln1024_fu_1001_p2__0),
        .I2(sub_ln1024_fu_1001_p2[5]),
        .O(zext_ln1030_4_fu_1175_p1[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \add_ln1030_2_reg_2152[7]_i_5 
       (.I0(sub_ln1024_fu_1001_p2[3]),
        .I1(sub_ln1024_fu_1001_p2[0]),
        .I2(sub_ln1024_fu_1001_p2[1]),
        .I3(sub_ln1024_fu_1001_p2[2]),
        .I4(sub_ln1024_fu_1001_p2__0),
        .I5(sub_ln1024_fu_1001_p2[4]),
        .O(zext_ln1030_4_fu_1175_p1[4]));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \add_ln1030_2_reg_2152[7]_i_6 
       (.I0(sub_ln1024_fu_1001_p2[2]),
        .I1(sub_ln1024_fu_1001_p2[1]),
        .I2(sub_ln1024_fu_1001_p2[0]),
        .I3(sub_ln1024_fu_1001_p2__0),
        .I4(sub_ln1024_fu_1001_p2[3]),
        .O(zext_ln1030_4_fu_1175_p1[3]));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \add_ln1030_2_reg_2152[7]_i_7 
       (.I0(sub_ln1024_fu_1001_p2[0]),
        .I1(sub_ln1024_fu_1001_p2[1]),
        .I2(sub_ln1024_fu_1001_p2__0),
        .I3(sub_ln1024_fu_1001_p2[2]),
        .O(zext_ln1030_4_fu_1175_p1[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln1030_2_reg_2152[7]_i_8 
       (.I0(sub_ln1024_fu_1001_p2[0]),
        .I1(sub_ln1024_fu_1001_p2__0),
        .I2(sub_ln1024_fu_1001_p2[1]),
        .O(zext_ln1030_4_fu_1175_p1[1]));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln1030_2_reg_2152[7]_i_9 
       (.I0(zext_ln1030_4_fu_1175_p1[7]),
        .I1(sub_ln1026_fu_1081_p2[7]),
        .I2(sub_ln1026_fu_1081_p2__0),
        .I3(\add_ln1030_2_reg_2152[10]_i_8_n_5 ),
        .I4(sub_ln1026_fu_1081_p2[6]),
        .O(\add_ln1030_2_reg_2152[7]_i_9_n_5 ));
  FDRE \add_ln1030_2_reg_2152_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_2_fu_1183_p2[0]),
        .Q(add_ln1030_2_reg_2152[0]),
        .R(1'b0));
  FDRE \add_ln1030_2_reg_2152_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_2_fu_1183_p2[10]),
        .Q(add_ln1030_2_reg_2152[10]),
        .R(1'b0));
  CARRY8 \add_ln1030_2_reg_2152_reg[10]_i_1 
       (.CI(\add_ln1030_2_reg_2152_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln1030_2_reg_2152_reg[10]_i_1_CO_UNCONNECTED [7:3],add_ln1030_2_fu_1183_p2[10],\NLW_add_ln1030_2_reg_2152_reg[10]_i_1_CO_UNCONNECTED [1],\add_ln1030_2_reg_2152_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln1030_4_fu_1175_p1[9:8]}),
        .O({\NLW_add_ln1030_2_reg_2152_reg[10]_i_1_O_UNCONNECTED [7:2],add_ln1030_2_fu_1183_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\add_ln1030_2_reg_2152[10]_i_4_n_5 ,\add_ln1030_2_reg_2152[10]_i_5_n_5 }));
  FDRE \add_ln1030_2_reg_2152_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_2_fu_1183_p2[1]),
        .Q(add_ln1030_2_reg_2152[1]),
        .R(1'b0));
  FDRE \add_ln1030_2_reg_2152_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_2_fu_1183_p2[2]),
        .Q(add_ln1030_2_reg_2152[2]),
        .R(1'b0));
  FDRE \add_ln1030_2_reg_2152_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_2_fu_1183_p2[3]),
        .Q(add_ln1030_2_reg_2152[3]),
        .R(1'b0));
  FDRE \add_ln1030_2_reg_2152_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_2_fu_1183_p2[4]),
        .Q(add_ln1030_2_reg_2152[4]),
        .R(1'b0));
  FDRE \add_ln1030_2_reg_2152_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_2_fu_1183_p2[5]),
        .Q(add_ln1030_2_reg_2152[5]),
        .R(1'b0));
  FDRE \add_ln1030_2_reg_2152_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_2_fu_1183_p2[6]),
        .Q(add_ln1030_2_reg_2152[6]),
        .R(1'b0));
  FDRE \add_ln1030_2_reg_2152_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_2_fu_1183_p2[7]),
        .Q(add_ln1030_2_reg_2152[7]),
        .R(1'b0));
  CARRY8 \add_ln1030_2_reg_2152_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln1030_2_reg_2152_reg[7]_i_1_n_5 ,\add_ln1030_2_reg_2152_reg[7]_i_1_n_6 ,\add_ln1030_2_reg_2152_reg[7]_i_1_n_7 ,\add_ln1030_2_reg_2152_reg[7]_i_1_n_8 ,\add_ln1030_2_reg_2152_reg[7]_i_1_n_9 ,\add_ln1030_2_reg_2152_reg[7]_i_1_n_10 ,\add_ln1030_2_reg_2152_reg[7]_i_1_n_11 ,\add_ln1030_2_reg_2152_reg[7]_i_1_n_12 }),
        .DI({zext_ln1030_4_fu_1175_p1[7:1],sub_ln1024_fu_1001_p2[0]}),
        .O(add_ln1030_2_fu_1183_p2[7:0]),
        .S({\add_ln1030_2_reg_2152[7]_i_9_n_5 ,\add_ln1030_2_reg_2152[7]_i_10_n_5 ,\add_ln1030_2_reg_2152[7]_i_11_n_5 ,\add_ln1030_2_reg_2152[7]_i_12_n_5 ,\add_ln1030_2_reg_2152[7]_i_13_n_5 ,\add_ln1030_2_reg_2152[7]_i_14_n_5 ,\add_ln1030_2_reg_2152[7]_i_15_n_5 ,\add_ln1030_2_reg_2152[7]_i_16_n_5 }));
  FDRE \add_ln1030_2_reg_2152_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_2_fu_1183_p2[8]),
        .Q(add_ln1030_2_reg_2152[8]),
        .R(1'b0));
  FDRE \add_ln1030_2_reg_2152_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_2_fu_1183_p2[9]),
        .Q(add_ln1030_2_reg_2152[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \add_ln1030_reg_2147[10]_i_2 
       (.I0(\add_ln1030_reg_2147[10]_i_6_n_5 ),
        .I1(sub_ln1023_fu_961_p2[6]),
        .I2(sub_ln1023_fu_961_p2[7]),
        .I3(sub_ln1023_fu_961_p2[8]),
        .I4(sub_ln1023_fu_961_p2_carry__0_n_10),
        .I5(sub_ln1023_fu_961_p2[9]),
        .O(zext_ln1030_fu_1161_p1[9]));
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \add_ln1030_reg_2147[10]_i_3 
       (.I0(sub_ln1023_fu_961_p2[7]),
        .I1(sub_ln1023_fu_961_p2[6]),
        .I2(\add_ln1030_reg_2147[10]_i_6_n_5 ),
        .I3(sub_ln1023_fu_961_p2_carry__0_n_10),
        .I4(sub_ln1023_fu_961_p2[8]),
        .O(zext_ln1030_fu_1161_p1[8]));
  LUT5 #(
    .INIT(32'h69696966)) 
    \add_ln1030_reg_2147[10]_i_4 
       (.I0(zext_ln1030_fu_1161_p1[9]),
        .I1(sub_ln1025_fu_1041_p2[9]),
        .I2(sub_ln1025_fu_1041_p2_carry__0_n_10),
        .I3(sub_ln1025_fu_1041_p2[8]),
        .I4(\add_ln1030_reg_2147[10]_i_7_n_5 ),
        .O(\add_ln1030_reg_2147[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6969696969696966)) 
    \add_ln1030_reg_2147[10]_i_5 
       (.I0(zext_ln1030_fu_1161_p1[8]),
        .I1(sub_ln1025_fu_1041_p2[8]),
        .I2(sub_ln1025_fu_1041_p2_carry__0_n_10),
        .I3(\add_ln1030_reg_2147[10]_i_8_n_5 ),
        .I4(sub_ln1025_fu_1041_p2[6]),
        .I5(sub_ln1025_fu_1041_p2[7]),
        .O(\add_ln1030_reg_2147[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \add_ln1030_reg_2147[10]_i_6 
       (.I0(sub_ln1023_fu_961_p2[5]),
        .I1(sub_ln1023_fu_961_p2[4]),
        .I2(sub_ln1023_fu_961_p2[2]),
        .I3(sub_ln1023_fu_961_p2[0]),
        .I4(sub_ln1023_fu_961_p2[1]),
        .I5(sub_ln1023_fu_961_p2[3]),
        .O(\add_ln1030_reg_2147[10]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \add_ln1030_reg_2147[10]_i_7 
       (.I0(sub_ln1025_fu_1041_p2[7]),
        .I1(sub_ln1025_fu_1041_p2[6]),
        .I2(\add_ln1030_reg_2147[10]_i_8_n_5 ),
        .O(\add_ln1030_reg_2147[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \add_ln1030_reg_2147[10]_i_8 
       (.I0(sub_ln1025_fu_1041_p2[5]),
        .I1(sub_ln1025_fu_1041_p2[4]),
        .I2(sub_ln1025_fu_1041_p2[2]),
        .I3(sub_ln1025_fu_1041_p2[0]),
        .I4(sub_ln1025_fu_1041_p2[1]),
        .I5(sub_ln1025_fu_1041_p2[3]),
        .O(\add_ln1030_reg_2147[10]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h659A9A65659A659A)) 
    \add_ln1030_reg_2147[7]_i_10 
       (.I0(sub_ln1023_fu_961_p2[6]),
        .I1(sub_ln1023_fu_961_p2_carry__0_n_10),
        .I2(\add_ln1030_reg_2147[10]_i_6_n_5 ),
        .I3(sub_ln1025_fu_1041_p2[6]),
        .I4(sub_ln1025_fu_1041_p2_carry__0_n_10),
        .I5(\add_ln1030_reg_2147[10]_i_8_n_5 ),
        .O(\add_ln1030_reg_2147[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h56A956A956A9A956)) 
    \add_ln1030_reg_2147[7]_i_11 
       (.I0(sub_ln1023_fu_961_p2[5]),
        .I1(sub_ln1023_fu_961_p2_carry__0_n_10),
        .I2(\add_ln1030_reg_2147[7]_i_17_n_5 ),
        .I3(sub_ln1025_fu_1041_p2[5]),
        .I4(sub_ln1025_fu_1041_p2_carry__0_n_10),
        .I5(\add_ln1030_reg_2147[7]_i_18_n_5 ),
        .O(\add_ln1030_reg_2147[7]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \add_ln1030_reg_2147[7]_i_12 
       (.I0(zext_ln1030_fu_1161_p1[4]),
        .I1(sub_ln1025_fu_1041_p2[4]),
        .I2(sub_ln1025_fu_1041_p2_carry__0_n_10),
        .I3(\add_ln1030_reg_2147[7]_i_19_n_5 ),
        .O(\add_ln1030_reg_2147[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h6969696969696966)) 
    \add_ln1030_reg_2147[7]_i_13 
       (.I0(zext_ln1030_fu_1161_p1[3]),
        .I1(sub_ln1025_fu_1041_p2[3]),
        .I2(sub_ln1025_fu_1041_p2_carry__0_n_10),
        .I3(sub_ln1025_fu_1041_p2[2]),
        .I4(sub_ln1025_fu_1041_p2[0]),
        .I5(sub_ln1025_fu_1041_p2[1]),
        .O(\add_ln1030_reg_2147[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h69696966)) 
    \add_ln1030_reg_2147[7]_i_14 
       (.I0(zext_ln1030_fu_1161_p1[2]),
        .I1(sub_ln1025_fu_1041_p2[2]),
        .I2(sub_ln1025_fu_1041_p2_carry__0_n_10),
        .I3(sub_ln1025_fu_1041_p2[1]),
        .I4(sub_ln1025_fu_1041_p2[0]),
        .O(\add_ln1030_reg_2147[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h659A9A65659A659A)) 
    \add_ln1030_reg_2147[7]_i_15 
       (.I0(sub_ln1023_fu_961_p2[1]),
        .I1(sub_ln1023_fu_961_p2_carry__0_n_10),
        .I2(sub_ln1023_fu_961_p2[0]),
        .I3(sub_ln1025_fu_1041_p2[1]),
        .I4(sub_ln1025_fu_1041_p2_carry__0_n_10),
        .I5(sub_ln1025_fu_1041_p2[0]),
        .O(\add_ln1030_reg_2147[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1030_reg_2147[7]_i_16 
       (.I0(sub_ln1023_fu_961_p2[0]),
        .I1(sub_ln1025_fu_1041_p2[0]),
        .O(\add_ln1030_reg_2147[7]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln1030_reg_2147[7]_i_17 
       (.I0(sub_ln1023_fu_961_p2[3]),
        .I1(sub_ln1023_fu_961_p2[1]),
        .I2(sub_ln1023_fu_961_p2[0]),
        .I3(sub_ln1023_fu_961_p2[2]),
        .I4(sub_ln1023_fu_961_p2[4]),
        .O(\add_ln1030_reg_2147[7]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln1030_reg_2147[7]_i_18 
       (.I0(sub_ln1025_fu_1041_p2[3]),
        .I1(sub_ln1025_fu_1041_p2[1]),
        .I2(sub_ln1025_fu_1041_p2[0]),
        .I3(sub_ln1025_fu_1041_p2[2]),
        .I4(sub_ln1025_fu_1041_p2[4]),
        .O(\add_ln1030_reg_2147[7]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \add_ln1030_reg_2147[7]_i_19 
       (.I0(sub_ln1025_fu_1041_p2[2]),
        .I1(sub_ln1025_fu_1041_p2[0]),
        .I2(sub_ln1025_fu_1041_p2[1]),
        .I3(sub_ln1025_fu_1041_p2[3]),
        .O(\add_ln1030_reg_2147[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'hF10E)) 
    \add_ln1030_reg_2147[7]_i_2 
       (.I0(\add_ln1030_reg_2147[10]_i_6_n_5 ),
        .I1(sub_ln1023_fu_961_p2[6]),
        .I2(sub_ln1023_fu_961_p2_carry__0_n_10),
        .I3(sub_ln1023_fu_961_p2[7]),
        .O(zext_ln1030_fu_1161_p1[7]));
  LUT3 #(
    .INIT(8'hD2)) 
    \add_ln1030_reg_2147[7]_i_3 
       (.I0(\add_ln1030_reg_2147[10]_i_6_n_5 ),
        .I1(sub_ln1023_fu_961_p2_carry__0_n_10),
        .I2(sub_ln1023_fu_961_p2[6]),
        .O(zext_ln1030_fu_1161_p1[6]));
  LUT3 #(
    .INIT(8'hE1)) 
    \add_ln1030_reg_2147[7]_i_4 
       (.I0(\add_ln1030_reg_2147[7]_i_17_n_5 ),
        .I1(sub_ln1023_fu_961_p2_carry__0_n_10),
        .I2(sub_ln1023_fu_961_p2[5]),
        .O(zext_ln1030_fu_1161_p1[5]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \add_ln1030_reg_2147[7]_i_5 
       (.I0(sub_ln1023_fu_961_p2[2]),
        .I1(sub_ln1023_fu_961_p2[0]),
        .I2(sub_ln1023_fu_961_p2[1]),
        .I3(sub_ln1023_fu_961_p2[3]),
        .I4(sub_ln1023_fu_961_p2_carry__0_n_10),
        .I5(sub_ln1023_fu_961_p2[4]),
        .O(zext_ln1030_fu_1161_p1[4]));
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \add_ln1030_reg_2147[7]_i_6 
       (.I0(sub_ln1023_fu_961_p2[1]),
        .I1(sub_ln1023_fu_961_p2[0]),
        .I2(sub_ln1023_fu_961_p2[2]),
        .I3(sub_ln1023_fu_961_p2_carry__0_n_10),
        .I4(sub_ln1023_fu_961_p2[3]),
        .O(zext_ln1030_fu_1161_p1[3]));
  LUT4 #(
    .INIT(16'hF10E)) 
    \add_ln1030_reg_2147[7]_i_7 
       (.I0(sub_ln1023_fu_961_p2[0]),
        .I1(sub_ln1023_fu_961_p2[1]),
        .I2(sub_ln1023_fu_961_p2_carry__0_n_10),
        .I3(sub_ln1023_fu_961_p2[2]),
        .O(zext_ln1030_fu_1161_p1[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    \add_ln1030_reg_2147[7]_i_8 
       (.I0(sub_ln1023_fu_961_p2[0]),
        .I1(sub_ln1023_fu_961_p2_carry__0_n_10),
        .I2(sub_ln1023_fu_961_p2[1]),
        .O(zext_ln1030_fu_1161_p1[1]));
  LUT5 #(
    .INIT(32'h69696966)) 
    \add_ln1030_reg_2147[7]_i_9 
       (.I0(zext_ln1030_fu_1161_p1[7]),
        .I1(sub_ln1025_fu_1041_p2[7]),
        .I2(sub_ln1025_fu_1041_p2_carry__0_n_10),
        .I3(sub_ln1025_fu_1041_p2[6]),
        .I4(\add_ln1030_reg_2147[10]_i_8_n_5 ),
        .O(\add_ln1030_reg_2147[7]_i_9_n_5 ));
  FDRE \add_ln1030_reg_2147_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1169_p2[0]),
        .Q(add_ln1030_reg_2147[0]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2147_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1169_p2[10]),
        .Q(add_ln1030_reg_2147[10]),
        .R(1'b0));
  CARRY8 \add_ln1030_reg_2147_reg[10]_i_1 
       (.CI(\add_ln1030_reg_2147_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln1030_reg_2147_reg[10]_i_1_CO_UNCONNECTED [7:3],add_ln1030_fu_1169_p2[10],\NLW_add_ln1030_reg_2147_reg[10]_i_1_CO_UNCONNECTED [1],\add_ln1030_reg_2147_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln1030_fu_1161_p1[9:8]}),
        .O({\NLW_add_ln1030_reg_2147_reg[10]_i_1_O_UNCONNECTED [7:2],add_ln1030_fu_1169_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\add_ln1030_reg_2147[10]_i_4_n_5 ,\add_ln1030_reg_2147[10]_i_5_n_5 }));
  FDRE \add_ln1030_reg_2147_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1169_p2[1]),
        .Q(add_ln1030_reg_2147[1]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2147_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1169_p2[2]),
        .Q(add_ln1030_reg_2147[2]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2147_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1169_p2[3]),
        .Q(add_ln1030_reg_2147[3]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2147_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1169_p2[4]),
        .Q(add_ln1030_reg_2147[4]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2147_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1169_p2[5]),
        .Q(add_ln1030_reg_2147[5]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2147_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1169_p2[6]),
        .Q(add_ln1030_reg_2147[6]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2147_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1169_p2[7]),
        .Q(add_ln1030_reg_2147[7]),
        .R(1'b0));
  CARRY8 \add_ln1030_reg_2147_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln1030_reg_2147_reg[7]_i_1_n_5 ,\add_ln1030_reg_2147_reg[7]_i_1_n_6 ,\add_ln1030_reg_2147_reg[7]_i_1_n_7 ,\add_ln1030_reg_2147_reg[7]_i_1_n_8 ,\add_ln1030_reg_2147_reg[7]_i_1_n_9 ,\add_ln1030_reg_2147_reg[7]_i_1_n_10 ,\add_ln1030_reg_2147_reg[7]_i_1_n_11 ,\add_ln1030_reg_2147_reg[7]_i_1_n_12 }),
        .DI({zext_ln1030_fu_1161_p1[7:1],sub_ln1023_fu_961_p2[0]}),
        .O(add_ln1030_fu_1169_p2[7:0]),
        .S({\add_ln1030_reg_2147[7]_i_9_n_5 ,\add_ln1030_reg_2147[7]_i_10_n_5 ,\add_ln1030_reg_2147[7]_i_11_n_5 ,\add_ln1030_reg_2147[7]_i_12_n_5 ,\add_ln1030_reg_2147[7]_i_13_n_5 ,\add_ln1030_reg_2147[7]_i_14_n_5 ,\add_ln1030_reg_2147[7]_i_15_n_5 ,\add_ln1030_reg_2147[7]_i_16_n_5 }));
  FDRE \add_ln1030_reg_2147_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1169_p2[8]),
        .Q(add_ln1030_reg_2147[8]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2147_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1169_p2[9]),
        .Q(add_ln1030_reg_2147[9]),
        .R(1'b0));
  CARRY8 add_ln1033_fu_1209_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1033_fu_1209_p2_carry_n_5,add_ln1033_fu_1209_p2_carry_n_6,add_ln1033_fu_1209_p2_carry_n_7,add_ln1033_fu_1209_p2_carry_n_8,add_ln1033_fu_1209_p2_carry_n_9,add_ln1033_fu_1209_p2_carry_n_10,add_ln1033_fu_1209_p2_carry_n_11,add_ln1033_fu_1209_p2_carry_n_12}),
        .DI(sub_ln1033_fu_1189_p2[7:0]),
        .O(add_ln1033_fu_1209_p2[7:0]),
        .S({add_ln1033_fu_1209_p2_carry_i_2_n_5,add_ln1033_fu_1209_p2_carry_i_3_n_5,add_ln1033_fu_1209_p2_carry_i_4_n_5,add_ln1033_fu_1209_p2_carry_i_5_n_5,add_ln1033_fu_1209_p2_carry_i_6_n_5,add_ln1033_fu_1209_p2_carry_i_7_n_5,add_ln1033_fu_1209_p2_carry_i_8_n_5,add_ln1033_fu_1209_p2_carry_i_9_n_5}));
  CARRY8 add_ln1033_fu_1209_p2_carry__0
       (.CI(add_ln1033_fu_1209_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1033_fu_1209_p2_carry__0_CO_UNCONNECTED[7:3],add_ln1033_fu_1209_p2_carry__0_n_10,add_ln1033_fu_1209_p2_carry__0_n_11,add_ln1033_fu_1209_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1033_fu_1209_p2_carry__0_i_1_n_10,sub_ln1033_fu_1189_p2[9:8]}),
        .O({NLW_add_ln1033_fu_1209_p2_carry__0_O_UNCONNECTED[7:4],add_ln1033_fu_1209_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1033_fu_1209_p2_carry__0_i_2_n_5,add_ln1033_fu_1209_p2_carry__0_i_3_n_5,add_ln1033_fu_1209_p2_carry__0_i_4_n_5}));
  CARRY8 add_ln1033_fu_1209_p2_carry__0_i_1
       (.CI(add_ln1033_fu_1209_p2_carry_i_1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1033_fu_1209_p2_carry__0_i_1_CO_UNCONNECTED[7:3],add_ln1033_fu_1209_p2_carry__0_i_1_n_10,NLW_add_ln1033_fu_1209_p2_carry__0_i_1_CO_UNCONNECTED[1],add_ln1033_fu_1209_p2_carry__0_i_1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_left_1_reg_465[9:8]}),
        .O({NLW_add_ln1033_fu_1209_p2_carry__0_i_1_O_UNCONNECTED[7:2],sub_ln1033_fu_1189_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1033_fu_1209_p2_carry__0_i_5_n_5,add_ln1033_fu_1209_p2_carry__0_i_6_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1209_p2_carry__0_i_2
       (.I0(add_ln1033_fu_1209_p2_carry__0_i_1_n_10),
        .I1(add_ln1033_fu_1209_p2_carry__0_i_7_n_10),
        .O(add_ln1033_fu_1209_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1209_p2_carry__0_i_3
       (.I0(sub_ln1033_fu_1189_p2[9]),
        .I1(sub_ln1033_1_fu_1195_p2[9]),
        .O(add_ln1033_fu_1209_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1209_p2_carry__0_i_4
       (.I0(sub_ln1033_fu_1189_p2[8]),
        .I1(sub_ln1033_1_fu_1195_p2[8]),
        .O(add_ln1033_fu_1209_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry__0_i_5
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[9]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[9]),
        .O(add_ln1033_fu_1209_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry__0_i_6
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[8]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[8]),
        .O(add_ln1033_fu_1209_p2_carry__0_i_6_n_5));
  CARRY8 add_ln1033_fu_1209_p2_carry__0_i_7
       (.CI(add_ln1033_fu_1209_p2_carry_i_18_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1033_fu_1209_p2_carry__0_i_7_CO_UNCONNECTED[7:3],add_ln1033_fu_1209_p2_carry__0_i_7_n_10,NLW_add_ln1033_fu_1209_p2_carry__0_i_7_CO_UNCONNECTED[1],add_ln1033_fu_1209_p2_carry__0_i_7_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,right_1_fu_176[9:8]}),
        .O({NLW_add_ln1033_fu_1209_p2_carry__0_i_7_O_UNCONNECTED[7:2],sub_ln1033_1_fu_1195_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1033_fu_1209_p2_carry__0_i_8_n_5,add_ln1033_fu_1209_p2_carry__0_i_9_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry__0_i_8
       (.I0(right_1_fu_176[9]),
        .I1(right_fu_172__0[9]),
        .O(add_ln1033_fu_1209_p2_carry__0_i_8_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry__0_i_9
       (.I0(right_1_fu_176[8]),
        .I1(right_fu_172__0[8]),
        .O(add_ln1033_fu_1209_p2_carry__0_i_9_n_5));
  CARRY8 add_ln1033_fu_1209_p2_carry_i_1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({add_ln1033_fu_1209_p2_carry_i_1_n_5,add_ln1033_fu_1209_p2_carry_i_1_n_6,add_ln1033_fu_1209_p2_carry_i_1_n_7,add_ln1033_fu_1209_p2_carry_i_1_n_8,add_ln1033_fu_1209_p2_carry_i_1_n_9,add_ln1033_fu_1209_p2_carry_i_1_n_10,add_ln1033_fu_1209_p2_carry_i_1_n_11,add_ln1033_fu_1209_p2_carry_i_1_n_12}),
        .DI(ap_phi_reg_pp0_iter2_left_1_reg_465[7:0]),
        .O(sub_ln1033_fu_1189_p2[7:0]),
        .S({add_ln1033_fu_1209_p2_carry_i_10_n_5,add_ln1033_fu_1209_p2_carry_i_11_n_5,add_ln1033_fu_1209_p2_carry_i_12_n_5,add_ln1033_fu_1209_p2_carry_i_13_n_5,add_ln1033_fu_1209_p2_carry_i_14_n_5,add_ln1033_fu_1209_p2_carry_i_15_n_5,add_ln1033_fu_1209_p2_carry_i_16_n_5,add_ln1033_fu_1209_p2_carry_i_17_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_10
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[7]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[7]),
        .O(add_ln1033_fu_1209_p2_carry_i_10_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_11
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[6]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[6]),
        .O(add_ln1033_fu_1209_p2_carry_i_11_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_12
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[5]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[5]),
        .O(add_ln1033_fu_1209_p2_carry_i_12_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_13
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[4]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[4]),
        .O(add_ln1033_fu_1209_p2_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_14
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[3]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[3]),
        .O(add_ln1033_fu_1209_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_15
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[2]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[2]),
        .O(add_ln1033_fu_1209_p2_carry_i_15_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_16
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[1]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[1]),
        .O(add_ln1033_fu_1209_p2_carry_i_16_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_17
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[0]),
        .I1(ap_phi_reg_pp0_iter2_left_reg_474[0]),
        .O(add_ln1033_fu_1209_p2_carry_i_17_n_5));
  CARRY8 add_ln1033_fu_1209_p2_carry_i_18
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({add_ln1033_fu_1209_p2_carry_i_18_n_5,add_ln1033_fu_1209_p2_carry_i_18_n_6,add_ln1033_fu_1209_p2_carry_i_18_n_7,add_ln1033_fu_1209_p2_carry_i_18_n_8,add_ln1033_fu_1209_p2_carry_i_18_n_9,add_ln1033_fu_1209_p2_carry_i_18_n_10,add_ln1033_fu_1209_p2_carry_i_18_n_11,add_ln1033_fu_1209_p2_carry_i_18_n_12}),
        .DI(right_1_fu_176[7:0]),
        .O(sub_ln1033_1_fu_1195_p2[7:0]),
        .S({add_ln1033_fu_1209_p2_carry_i_19_n_5,add_ln1033_fu_1209_p2_carry_i_20_n_5,add_ln1033_fu_1209_p2_carry_i_21_n_5,add_ln1033_fu_1209_p2_carry_i_22_n_5,add_ln1033_fu_1209_p2_carry_i_23_n_5,add_ln1033_fu_1209_p2_carry_i_24_n_5,add_ln1033_fu_1209_p2_carry_i_25_n_5,add_ln1033_fu_1209_p2_carry_i_26_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_19
       (.I0(right_1_fu_176[7]),
        .I1(right_fu_172__0[7]),
        .O(add_ln1033_fu_1209_p2_carry_i_19_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1209_p2_carry_i_2
       (.I0(sub_ln1033_fu_1189_p2[7]),
        .I1(sub_ln1033_1_fu_1195_p2[7]),
        .O(add_ln1033_fu_1209_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_20
       (.I0(right_1_fu_176[6]),
        .I1(right_fu_172__0[6]),
        .O(add_ln1033_fu_1209_p2_carry_i_20_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_21
       (.I0(right_1_fu_176[5]),
        .I1(right_fu_172__0[5]),
        .O(add_ln1033_fu_1209_p2_carry_i_21_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_22
       (.I0(right_1_fu_176[4]),
        .I1(right_fu_172__0[4]),
        .O(add_ln1033_fu_1209_p2_carry_i_22_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_23
       (.I0(right_1_fu_176[3]),
        .I1(right_fu_172__0[3]),
        .O(add_ln1033_fu_1209_p2_carry_i_23_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_24
       (.I0(right_1_fu_176[2]),
        .I1(right_fu_172__0[2]),
        .O(add_ln1033_fu_1209_p2_carry_i_24_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_25
       (.I0(right_1_fu_176[1]),
        .I1(right_fu_172__0[1]),
        .O(add_ln1033_fu_1209_p2_carry_i_25_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1209_p2_carry_i_26
       (.I0(right_1_fu_176[0]),
        .I1(right_fu_172__0[0]),
        .O(add_ln1033_fu_1209_p2_carry_i_26_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1209_p2_carry_i_3
       (.I0(sub_ln1033_fu_1189_p2[6]),
        .I1(sub_ln1033_1_fu_1195_p2[6]),
        .O(add_ln1033_fu_1209_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1209_p2_carry_i_4
       (.I0(sub_ln1033_fu_1189_p2[5]),
        .I1(sub_ln1033_1_fu_1195_p2[5]),
        .O(add_ln1033_fu_1209_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1209_p2_carry_i_5
       (.I0(sub_ln1033_fu_1189_p2[4]),
        .I1(sub_ln1033_1_fu_1195_p2[4]),
        .O(add_ln1033_fu_1209_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1209_p2_carry_i_6
       (.I0(sub_ln1033_fu_1189_p2[3]),
        .I1(sub_ln1033_1_fu_1195_p2[3]),
        .O(add_ln1033_fu_1209_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1209_p2_carry_i_7
       (.I0(sub_ln1033_fu_1189_p2[2]),
        .I1(sub_ln1033_1_fu_1195_p2[2]),
        .O(add_ln1033_fu_1209_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1209_p2_carry_i_8
       (.I0(sub_ln1033_fu_1189_p2[1]),
        .I1(sub_ln1033_1_fu_1195_p2[1]),
        .O(add_ln1033_fu_1209_p2_carry_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1209_p2_carry_i_9
       (.I0(sub_ln1033_fu_1189_p2[0]),
        .I1(sub_ln1033_1_fu_1195_p2[0]),
        .O(add_ln1033_fu_1209_p2_carry_i_9_n_5));
  FDRE \add_ln1033_reg_2157_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1033_fu_1209_p2[0]),
        .Q(add_ln1033_reg_2157[0]),
        .R(1'b0));
  FDRE \add_ln1033_reg_2157_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1033_fu_1209_p2[10]),
        .Q(add_ln1033_reg_2157[10]),
        .R(1'b0));
  FDRE \add_ln1033_reg_2157_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1033_fu_1209_p2[11]),
        .Q(add_ln1033_reg_2157[11]),
        .R(1'b0));
  FDRE \add_ln1033_reg_2157_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1033_fu_1209_p2[1]),
        .Q(add_ln1033_reg_2157[1]),
        .R(1'b0));
  FDRE \add_ln1033_reg_2157_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1033_fu_1209_p2[2]),
        .Q(add_ln1033_reg_2157[2]),
        .R(1'b0));
  FDRE \add_ln1033_reg_2157_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1033_fu_1209_p2[3]),
        .Q(add_ln1033_reg_2157[3]),
        .R(1'b0));
  FDRE \add_ln1033_reg_2157_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1033_fu_1209_p2[4]),
        .Q(add_ln1033_reg_2157[4]),
        .R(1'b0));
  FDRE \add_ln1033_reg_2157_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1033_fu_1209_p2[5]),
        .Q(add_ln1033_reg_2157[5]),
        .R(1'b0));
  FDRE \add_ln1033_reg_2157_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1033_fu_1209_p2[6]),
        .Q(add_ln1033_reg_2157[6]),
        .R(1'b0));
  FDRE \add_ln1033_reg_2157_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1033_fu_1209_p2[7]),
        .Q(add_ln1033_reg_2157[7]),
        .R(1'b0));
  FDRE \add_ln1033_reg_2157_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1033_fu_1209_p2[8]),
        .Q(add_ln1033_reg_2157[8]),
        .R(1'b0));
  FDRE \add_ln1033_reg_2157_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1033_fu_1209_p2[9]),
        .Q(add_ln1033_reg_2157[9]),
        .R(1'b0));
  CARRY8 add_ln1034_fu_1235_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1034_fu_1235_p2_carry_n_5,add_ln1034_fu_1235_p2_carry_n_6,add_ln1034_fu_1235_p2_carry_n_7,add_ln1034_fu_1235_p2_carry_n_8,add_ln1034_fu_1235_p2_carry_n_9,add_ln1034_fu_1235_p2_carry_n_10,add_ln1034_fu_1235_p2_carry_n_11,add_ln1034_fu_1235_p2_carry_n_12}),
        .DI(sub_ln1034_fu_1215_p2[7:0]),
        .O(add_ln1034_fu_1235_p2[7:0]),
        .S({add_ln1034_fu_1235_p2_carry_i_2_n_5,add_ln1034_fu_1235_p2_carry_i_3_n_5,add_ln1034_fu_1235_p2_carry_i_4_n_5,add_ln1034_fu_1235_p2_carry_i_5_n_5,add_ln1034_fu_1235_p2_carry_i_6_n_5,add_ln1034_fu_1235_p2_carry_i_7_n_5,add_ln1034_fu_1235_p2_carry_i_8_n_5,add_ln1034_fu_1235_p2_carry_i_9_n_5}));
  CARRY8 add_ln1034_fu_1235_p2_carry__0
       (.CI(add_ln1034_fu_1235_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1034_fu_1235_p2_carry__0_CO_UNCONNECTED[7:3],add_ln1034_fu_1235_p2_carry__0_n_10,add_ln1034_fu_1235_p2_carry__0_n_11,add_ln1034_fu_1235_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1034_fu_1235_p2_carry__0_i_1_n_10,sub_ln1034_fu_1215_p2[9:8]}),
        .O({NLW_add_ln1034_fu_1235_p2_carry__0_O_UNCONNECTED[7:4],add_ln1034_fu_1235_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1034_fu_1235_p2_carry__0_i_2_n_5,add_ln1034_fu_1235_p2_carry__0_i_3_n_5,add_ln1034_fu_1235_p2_carry__0_i_4_n_5}));
  CARRY8 add_ln1034_fu_1235_p2_carry__0_i_1
       (.CI(add_ln1034_fu_1235_p2_carry_i_1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1034_fu_1235_p2_carry__0_i_1_CO_UNCONNECTED[7:3],add_ln1034_fu_1235_p2_carry__0_i_1_n_10,NLW_add_ln1034_fu_1235_p2_carry__0_i_1_CO_UNCONNECTED[1],add_ln1034_fu_1235_p2_carry__0_i_1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_left_1_reg_465[9:8]}),
        .O({NLW_add_ln1034_fu_1235_p2_carry__0_i_1_O_UNCONNECTED[7:2],sub_ln1034_fu_1215_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1034_fu_1235_p2_carry__0_i_5_n_5,add_ln1034_fu_1235_p2_carry__0_i_6_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1235_p2_carry__0_i_2
       (.I0(add_ln1034_fu_1235_p2_carry__0_i_1_n_10),
        .I1(add_ln1034_fu_1235_p2_carry__0_i_7_n_10),
        .O(add_ln1034_fu_1235_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1235_p2_carry__0_i_3
       (.I0(sub_ln1034_fu_1215_p2[9]),
        .I1(sub_ln1034_1_fu_1221_p2[9]),
        .O(add_ln1034_fu_1235_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1235_p2_carry__0_i_4
       (.I0(sub_ln1034_fu_1215_p2[8]),
        .I1(sub_ln1034_1_fu_1221_p2[8]),
        .O(add_ln1034_fu_1235_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry__0_i_5
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[9]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[9]),
        .O(add_ln1034_fu_1235_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry__0_i_6
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[8]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[8]),
        .O(add_ln1034_fu_1235_p2_carry__0_i_6_n_5));
  CARRY8 add_ln1034_fu_1235_p2_carry__0_i_7
       (.CI(add_ln1034_fu_1235_p2_carry_i_18_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1034_fu_1235_p2_carry__0_i_7_CO_UNCONNECTED[7:3],add_ln1034_fu_1235_p2_carry__0_i_7_n_10,NLW_add_ln1034_fu_1235_p2_carry__0_i_7_CO_UNCONNECTED[1],add_ln1034_fu_1235_p2_carry__0_i_7_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,right_1_fu_176[9:8]}),
        .O({NLW_add_ln1034_fu_1235_p2_carry__0_i_7_O_UNCONNECTED[7:2],sub_ln1034_1_fu_1221_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1034_fu_1235_p2_carry__0_i_8_n_5,add_ln1034_fu_1235_p2_carry__0_i_9_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry__0_i_8
       (.I0(right_1_fu_176[9]),
        .I1(right_2_fu_180[9]),
        .O(add_ln1034_fu_1235_p2_carry__0_i_8_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry__0_i_9
       (.I0(right_1_fu_176[8]),
        .I1(right_2_fu_180[8]),
        .O(add_ln1034_fu_1235_p2_carry__0_i_9_n_5));
  CARRY8 add_ln1034_fu_1235_p2_carry_i_1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({add_ln1034_fu_1235_p2_carry_i_1_n_5,add_ln1034_fu_1235_p2_carry_i_1_n_6,add_ln1034_fu_1235_p2_carry_i_1_n_7,add_ln1034_fu_1235_p2_carry_i_1_n_8,add_ln1034_fu_1235_p2_carry_i_1_n_9,add_ln1034_fu_1235_p2_carry_i_1_n_10,add_ln1034_fu_1235_p2_carry_i_1_n_11,add_ln1034_fu_1235_p2_carry_i_1_n_12}),
        .DI(ap_phi_reg_pp0_iter2_left_1_reg_465[7:0]),
        .O(sub_ln1034_fu_1215_p2[7:0]),
        .S({add_ln1034_fu_1235_p2_carry_i_10_n_5,add_ln1034_fu_1235_p2_carry_i_11_n_5,add_ln1034_fu_1235_p2_carry_i_12_n_5,add_ln1034_fu_1235_p2_carry_i_13_n_5,add_ln1034_fu_1235_p2_carry_i_14_n_5,add_ln1034_fu_1235_p2_carry_i_15_n_5,add_ln1034_fu_1235_p2_carry_i_16_n_5,add_ln1034_fu_1235_p2_carry_i_17_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_10
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[7]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[7]),
        .O(add_ln1034_fu_1235_p2_carry_i_10_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_11
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[6]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[6]),
        .O(add_ln1034_fu_1235_p2_carry_i_11_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_12
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[5]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[5]),
        .O(add_ln1034_fu_1235_p2_carry_i_12_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_13
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[4]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[4]),
        .O(add_ln1034_fu_1235_p2_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_14
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[3]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[3]),
        .O(add_ln1034_fu_1235_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_15
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[2]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[2]),
        .O(add_ln1034_fu_1235_p2_carry_i_15_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_16
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[1]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[1]),
        .O(add_ln1034_fu_1235_p2_carry_i_16_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_17
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[0]),
        .I1(ap_phi_reg_pp0_iter2_left_2_reg_456[0]),
        .O(add_ln1034_fu_1235_p2_carry_i_17_n_5));
  CARRY8 add_ln1034_fu_1235_p2_carry_i_18
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({add_ln1034_fu_1235_p2_carry_i_18_n_5,add_ln1034_fu_1235_p2_carry_i_18_n_6,add_ln1034_fu_1235_p2_carry_i_18_n_7,add_ln1034_fu_1235_p2_carry_i_18_n_8,add_ln1034_fu_1235_p2_carry_i_18_n_9,add_ln1034_fu_1235_p2_carry_i_18_n_10,add_ln1034_fu_1235_p2_carry_i_18_n_11,add_ln1034_fu_1235_p2_carry_i_18_n_12}),
        .DI(right_1_fu_176[7:0]),
        .O(sub_ln1034_1_fu_1221_p2[7:0]),
        .S({add_ln1034_fu_1235_p2_carry_i_19_n_5,add_ln1034_fu_1235_p2_carry_i_20_n_5,add_ln1034_fu_1235_p2_carry_i_21_n_5,add_ln1034_fu_1235_p2_carry_i_22_n_5,add_ln1034_fu_1235_p2_carry_i_23_n_5,add_ln1034_fu_1235_p2_carry_i_24_n_5,add_ln1034_fu_1235_p2_carry_i_25_n_5,add_ln1034_fu_1235_p2_carry_i_26_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_19
       (.I0(right_1_fu_176[7]),
        .I1(right_2_fu_180[7]),
        .O(add_ln1034_fu_1235_p2_carry_i_19_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1235_p2_carry_i_2
       (.I0(sub_ln1034_fu_1215_p2[7]),
        .I1(sub_ln1034_1_fu_1221_p2[7]),
        .O(add_ln1034_fu_1235_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_20
       (.I0(right_1_fu_176[6]),
        .I1(right_2_fu_180[6]),
        .O(add_ln1034_fu_1235_p2_carry_i_20_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_21
       (.I0(right_1_fu_176[5]),
        .I1(right_2_fu_180[5]),
        .O(add_ln1034_fu_1235_p2_carry_i_21_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_22
       (.I0(right_1_fu_176[4]),
        .I1(right_2_fu_180[4]),
        .O(add_ln1034_fu_1235_p2_carry_i_22_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_23
       (.I0(right_1_fu_176[3]),
        .I1(right_2_fu_180[3]),
        .O(add_ln1034_fu_1235_p2_carry_i_23_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_24
       (.I0(right_1_fu_176[2]),
        .I1(right_2_fu_180[2]),
        .O(add_ln1034_fu_1235_p2_carry_i_24_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_25
       (.I0(right_1_fu_176[1]),
        .I1(right_2_fu_180[1]),
        .O(add_ln1034_fu_1235_p2_carry_i_25_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1235_p2_carry_i_26
       (.I0(right_1_fu_176[0]),
        .I1(right_2_fu_180[0]),
        .O(add_ln1034_fu_1235_p2_carry_i_26_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1235_p2_carry_i_3
       (.I0(sub_ln1034_fu_1215_p2[6]),
        .I1(sub_ln1034_1_fu_1221_p2[6]),
        .O(add_ln1034_fu_1235_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1235_p2_carry_i_4
       (.I0(sub_ln1034_fu_1215_p2[5]),
        .I1(sub_ln1034_1_fu_1221_p2[5]),
        .O(add_ln1034_fu_1235_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1235_p2_carry_i_5
       (.I0(sub_ln1034_fu_1215_p2[4]),
        .I1(sub_ln1034_1_fu_1221_p2[4]),
        .O(add_ln1034_fu_1235_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1235_p2_carry_i_6
       (.I0(sub_ln1034_fu_1215_p2[3]),
        .I1(sub_ln1034_1_fu_1221_p2[3]),
        .O(add_ln1034_fu_1235_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1235_p2_carry_i_7
       (.I0(sub_ln1034_fu_1215_p2[2]),
        .I1(sub_ln1034_1_fu_1221_p2[2]),
        .O(add_ln1034_fu_1235_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1235_p2_carry_i_8
       (.I0(sub_ln1034_fu_1215_p2[1]),
        .I1(sub_ln1034_1_fu_1221_p2[1]),
        .O(add_ln1034_fu_1235_p2_carry_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1235_p2_carry_i_9
       (.I0(sub_ln1034_fu_1215_p2[0]),
        .I1(sub_ln1034_1_fu_1221_p2[0]),
        .O(add_ln1034_fu_1235_p2_carry_i_9_n_5));
  FDRE \add_ln1034_reg_2164_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1034_fu_1235_p2[0]),
        .Q(add_ln1034_reg_2164[0]),
        .R(1'b0));
  FDRE \add_ln1034_reg_2164_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1034_fu_1235_p2[10]),
        .Q(add_ln1034_reg_2164[10]),
        .R(1'b0));
  FDRE \add_ln1034_reg_2164_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1034_fu_1235_p2[11]),
        .Q(add_ln1034_reg_2164[11]),
        .R(1'b0));
  FDRE \add_ln1034_reg_2164_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1034_fu_1235_p2[1]),
        .Q(add_ln1034_reg_2164[1]),
        .R(1'b0));
  FDRE \add_ln1034_reg_2164_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1034_fu_1235_p2[2]),
        .Q(add_ln1034_reg_2164[2]),
        .R(1'b0));
  FDRE \add_ln1034_reg_2164_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1034_fu_1235_p2[3]),
        .Q(add_ln1034_reg_2164[3]),
        .R(1'b0));
  FDRE \add_ln1034_reg_2164_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1034_fu_1235_p2[4]),
        .Q(add_ln1034_reg_2164[4]),
        .R(1'b0));
  FDRE \add_ln1034_reg_2164_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1034_fu_1235_p2[5]),
        .Q(add_ln1034_reg_2164[5]),
        .R(1'b0));
  FDRE \add_ln1034_reg_2164_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1034_fu_1235_p2[6]),
        .Q(add_ln1034_reg_2164[6]),
        .R(1'b0));
  FDRE \add_ln1034_reg_2164_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1034_fu_1235_p2[7]),
        .Q(add_ln1034_reg_2164[7]),
        .R(1'b0));
  FDRE \add_ln1034_reg_2164_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1034_fu_1235_p2[8]),
        .Q(add_ln1034_reg_2164[8]),
        .R(1'b0));
  FDRE \add_ln1034_reg_2164_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1034_fu_1235_p2[9]),
        .Q(add_ln1034_reg_2164[9]),
        .R(1'b0));
  CARRY8 add_ln1039_fu_1261_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1039_fu_1261_p2_carry_n_5,add_ln1039_fu_1261_p2_carry_n_6,add_ln1039_fu_1261_p2_carry_n_7,add_ln1039_fu_1261_p2_carry_n_8,add_ln1039_fu_1261_p2_carry_n_9,add_ln1039_fu_1261_p2_carry_n_10,add_ln1039_fu_1261_p2_carry_n_11,add_ln1039_fu_1261_p2_carry_n_12}),
        .DI(sub_ln1039_fu_1241_p2[7:0]),
        .O(add_ln1039_fu_1261_p2[7:0]),
        .S({add_ln1039_fu_1261_p2_carry_i_2_n_5,add_ln1039_fu_1261_p2_carry_i_3_n_5,add_ln1039_fu_1261_p2_carry_i_4_n_5,add_ln1039_fu_1261_p2_carry_i_5_n_5,add_ln1039_fu_1261_p2_carry_i_6_n_5,add_ln1039_fu_1261_p2_carry_i_7_n_5,add_ln1039_fu_1261_p2_carry_i_8_n_5,add_ln1039_fu_1261_p2_carry_i_9_n_5}));
  CARRY8 add_ln1039_fu_1261_p2_carry__0
       (.CI(add_ln1039_fu_1261_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1039_fu_1261_p2_carry__0_CO_UNCONNECTED[7:3],add_ln1039_fu_1261_p2_carry__0_n_10,add_ln1039_fu_1261_p2_carry__0_n_11,add_ln1039_fu_1261_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1039_fu_1261_p2_carry__0_i_1_n_10,sub_ln1039_fu_1241_p2[9:8]}),
        .O({NLW_add_ln1039_fu_1261_p2_carry__0_O_UNCONNECTED[7:4],add_ln1039_fu_1261_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1039_fu_1261_p2_carry__0_i_2_n_5,add_ln1039_fu_1261_p2_carry__0_i_3_n_5,add_ln1039_fu_1261_p2_carry__0_i_4_n_5}));
  CARRY8 add_ln1039_fu_1261_p2_carry__0_i_1
       (.CI(add_ln1039_fu_1261_p2_carry_i_1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1039_fu_1261_p2_carry__0_i_1_CO_UNCONNECTED[7:3],add_ln1039_fu_1261_p2_carry__0_i_1_n_10,NLW_add_ln1039_fu_1261_p2_carry__0_i_1_CO_UNCONNECTED[1],add_ln1039_fu_1261_p2_carry__0_i_1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_up_1_reg_492[9:8]}),
        .O({NLW_add_ln1039_fu_1261_p2_carry__0_i_1_O_UNCONNECTED[7:2],sub_ln1039_fu_1241_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1039_fu_1261_p2_carry__0_i_5_n_5,add_ln1039_fu_1261_p2_carry__0_i_6_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1039_fu_1261_p2_carry__0_i_2
       (.I0(add_ln1039_fu_1261_p2_carry__0_i_1_n_10),
        .I1(add_ln1039_fu_1261_p2_carry__0_i_7_n_10),
        .O(add_ln1039_fu_1261_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1039_fu_1261_p2_carry__0_i_3
       (.I0(sub_ln1039_fu_1241_p2[9]),
        .I1(sub_ln1039_1_fu_1247_p2[9]),
        .O(add_ln1039_fu_1261_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1039_fu_1261_p2_carry__0_i_4
       (.I0(sub_ln1039_fu_1241_p2[8]),
        .I1(sub_ln1039_1_fu_1247_p2[8]),
        .O(add_ln1039_fu_1261_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry__0_i_5
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[9]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[9]),
        .O(add_ln1039_fu_1261_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry__0_i_6
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[8]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[8]),
        .O(add_ln1039_fu_1261_p2_carry__0_i_6_n_5));
  CARRY8 add_ln1039_fu_1261_p2_carry__0_i_7
       (.CI(add_ln1039_fu_1261_p2_carry_i_18_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1039_fu_1261_p2_carry__0_i_7_CO_UNCONNECTED[7:3],add_ln1039_fu_1261_p2_carry__0_i_7_n_10,NLW_add_ln1039_fu_1261_p2_carry__0_i_7_CO_UNCONNECTED[1],add_ln1039_fu_1261_p2_carry__0_i_7_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_down_1_reg_438[9:8]}),
        .O({NLW_add_ln1039_fu_1261_p2_carry__0_i_7_O_UNCONNECTED[7:2],sub_ln1039_1_fu_1247_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1039_fu_1261_p2_carry__0_i_8_n_5,add_ln1039_fu_1261_p2_carry__0_i_9_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry__0_i_8
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[9]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[9]),
        .O(add_ln1039_fu_1261_p2_carry__0_i_8_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry__0_i_9
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[8]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[8]),
        .O(add_ln1039_fu_1261_p2_carry__0_i_9_n_5));
  CARRY8 add_ln1039_fu_1261_p2_carry_i_1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({add_ln1039_fu_1261_p2_carry_i_1_n_5,add_ln1039_fu_1261_p2_carry_i_1_n_6,add_ln1039_fu_1261_p2_carry_i_1_n_7,add_ln1039_fu_1261_p2_carry_i_1_n_8,add_ln1039_fu_1261_p2_carry_i_1_n_9,add_ln1039_fu_1261_p2_carry_i_1_n_10,add_ln1039_fu_1261_p2_carry_i_1_n_11,add_ln1039_fu_1261_p2_carry_i_1_n_12}),
        .DI(ap_phi_reg_pp0_iter2_up_1_reg_492[7:0]),
        .O(sub_ln1039_fu_1241_p2[7:0]),
        .S({add_ln1039_fu_1261_p2_carry_i_10_n_5,add_ln1039_fu_1261_p2_carry_i_11_n_5,add_ln1039_fu_1261_p2_carry_i_12_n_5,add_ln1039_fu_1261_p2_carry_i_13_n_5,add_ln1039_fu_1261_p2_carry_i_14_n_5,add_ln1039_fu_1261_p2_carry_i_15_n_5,add_ln1039_fu_1261_p2_carry_i_16_n_5,add_ln1039_fu_1261_p2_carry_i_17_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_10
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[7]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[7]),
        .O(add_ln1039_fu_1261_p2_carry_i_10_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_11
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[6]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[6]),
        .O(add_ln1039_fu_1261_p2_carry_i_11_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_12
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[5]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[5]),
        .O(add_ln1039_fu_1261_p2_carry_i_12_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_13
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[4]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[4]),
        .O(add_ln1039_fu_1261_p2_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_14
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[3]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[3]),
        .O(add_ln1039_fu_1261_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_15
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[2]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[2]),
        .O(add_ln1039_fu_1261_p2_carry_i_15_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_16
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[1]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[1]),
        .O(add_ln1039_fu_1261_p2_carry_i_16_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_17
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[0]),
        .I1(ap_phi_reg_pp0_iter2_up_reg_501[0]),
        .O(add_ln1039_fu_1261_p2_carry_i_17_n_5));
  CARRY8 add_ln1039_fu_1261_p2_carry_i_18
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({add_ln1039_fu_1261_p2_carry_i_18_n_5,add_ln1039_fu_1261_p2_carry_i_18_n_6,add_ln1039_fu_1261_p2_carry_i_18_n_7,add_ln1039_fu_1261_p2_carry_i_18_n_8,add_ln1039_fu_1261_p2_carry_i_18_n_9,add_ln1039_fu_1261_p2_carry_i_18_n_10,add_ln1039_fu_1261_p2_carry_i_18_n_11,add_ln1039_fu_1261_p2_carry_i_18_n_12}),
        .DI(ap_phi_reg_pp0_iter2_down_1_reg_438[7:0]),
        .O(sub_ln1039_1_fu_1247_p2[7:0]),
        .S({add_ln1039_fu_1261_p2_carry_i_19_n_5,add_ln1039_fu_1261_p2_carry_i_20_n_5,add_ln1039_fu_1261_p2_carry_i_21_n_5,add_ln1039_fu_1261_p2_carry_i_22_n_5,add_ln1039_fu_1261_p2_carry_i_23_n_5,add_ln1039_fu_1261_p2_carry_i_24_n_5,add_ln1039_fu_1261_p2_carry_i_25_n_5,add_ln1039_fu_1261_p2_carry_i_26_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_19
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[7]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[7]),
        .O(add_ln1039_fu_1261_p2_carry_i_19_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1039_fu_1261_p2_carry_i_2
       (.I0(sub_ln1039_fu_1241_p2[7]),
        .I1(sub_ln1039_1_fu_1247_p2[7]),
        .O(add_ln1039_fu_1261_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_20
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[6]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[6]),
        .O(add_ln1039_fu_1261_p2_carry_i_20_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_21
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[5]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[5]),
        .O(add_ln1039_fu_1261_p2_carry_i_21_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_22
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[4]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[4]),
        .O(add_ln1039_fu_1261_p2_carry_i_22_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_23
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[3]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[3]),
        .O(add_ln1039_fu_1261_p2_carry_i_23_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_24
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[2]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[2]),
        .O(add_ln1039_fu_1261_p2_carry_i_24_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_25
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[1]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[1]),
        .O(add_ln1039_fu_1261_p2_carry_i_25_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1039_fu_1261_p2_carry_i_26
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[0]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[0]),
        .O(add_ln1039_fu_1261_p2_carry_i_26_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1039_fu_1261_p2_carry_i_3
       (.I0(sub_ln1039_fu_1241_p2[6]),
        .I1(sub_ln1039_1_fu_1247_p2[6]),
        .O(add_ln1039_fu_1261_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1039_fu_1261_p2_carry_i_4
       (.I0(sub_ln1039_fu_1241_p2[5]),
        .I1(sub_ln1039_1_fu_1247_p2[5]),
        .O(add_ln1039_fu_1261_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1039_fu_1261_p2_carry_i_5
       (.I0(sub_ln1039_fu_1241_p2[4]),
        .I1(sub_ln1039_1_fu_1247_p2[4]),
        .O(add_ln1039_fu_1261_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1039_fu_1261_p2_carry_i_6
       (.I0(sub_ln1039_fu_1241_p2[3]),
        .I1(sub_ln1039_1_fu_1247_p2[3]),
        .O(add_ln1039_fu_1261_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1039_fu_1261_p2_carry_i_7
       (.I0(sub_ln1039_fu_1241_p2[2]),
        .I1(sub_ln1039_1_fu_1247_p2[2]),
        .O(add_ln1039_fu_1261_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1039_fu_1261_p2_carry_i_8
       (.I0(sub_ln1039_fu_1241_p2[1]),
        .I1(sub_ln1039_1_fu_1247_p2[1]),
        .O(add_ln1039_fu_1261_p2_carry_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1039_fu_1261_p2_carry_i_9
       (.I0(sub_ln1039_fu_1241_p2[0]),
        .I1(sub_ln1039_1_fu_1247_p2[0]),
        .O(add_ln1039_fu_1261_p2_carry_i_9_n_5));
  FDRE \add_ln1039_reg_2171_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1039_fu_1261_p2[0]),
        .Q(add_ln1039_reg_2171[0]),
        .R(1'b0));
  FDRE \add_ln1039_reg_2171_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1039_fu_1261_p2[10]),
        .Q(add_ln1039_reg_2171[10]),
        .R(1'b0));
  FDRE \add_ln1039_reg_2171_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1039_fu_1261_p2[11]),
        .Q(add_ln1039_reg_2171[11]),
        .R(1'b0));
  FDRE \add_ln1039_reg_2171_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1039_fu_1261_p2[1]),
        .Q(add_ln1039_reg_2171[1]),
        .R(1'b0));
  FDRE \add_ln1039_reg_2171_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1039_fu_1261_p2[2]),
        .Q(add_ln1039_reg_2171[2]),
        .R(1'b0));
  FDRE \add_ln1039_reg_2171_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1039_fu_1261_p2[3]),
        .Q(add_ln1039_reg_2171[3]),
        .R(1'b0));
  FDRE \add_ln1039_reg_2171_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1039_fu_1261_p2[4]),
        .Q(add_ln1039_reg_2171[4]),
        .R(1'b0));
  FDRE \add_ln1039_reg_2171_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1039_fu_1261_p2[5]),
        .Q(add_ln1039_reg_2171[5]),
        .R(1'b0));
  FDRE \add_ln1039_reg_2171_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1039_fu_1261_p2[6]),
        .Q(add_ln1039_reg_2171[6]),
        .R(1'b0));
  FDRE \add_ln1039_reg_2171_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1039_fu_1261_p2[7]),
        .Q(add_ln1039_reg_2171[7]),
        .R(1'b0));
  FDRE \add_ln1039_reg_2171_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1039_fu_1261_p2[8]),
        .Q(add_ln1039_reg_2171[8]),
        .R(1'b0));
  FDRE \add_ln1039_reg_2171_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1039_fu_1261_p2[9]),
        .Q(add_ln1039_reg_2171[9]),
        .R(1'b0));
  CARRY8 add_ln1040_fu_1287_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1040_fu_1287_p2_carry_n_5,add_ln1040_fu_1287_p2_carry_n_6,add_ln1040_fu_1287_p2_carry_n_7,add_ln1040_fu_1287_p2_carry_n_8,add_ln1040_fu_1287_p2_carry_n_9,add_ln1040_fu_1287_p2_carry_n_10,add_ln1040_fu_1287_p2_carry_n_11,add_ln1040_fu_1287_p2_carry_n_12}),
        .DI(sub_ln1040_fu_1267_p2[7:0]),
        .O(add_ln1040_fu_1287_p2[7:0]),
        .S({add_ln1040_fu_1287_p2_carry_i_2_n_5,add_ln1040_fu_1287_p2_carry_i_3_n_5,add_ln1040_fu_1287_p2_carry_i_4_n_5,add_ln1040_fu_1287_p2_carry_i_5_n_5,add_ln1040_fu_1287_p2_carry_i_6_n_5,add_ln1040_fu_1287_p2_carry_i_7_n_5,add_ln1040_fu_1287_p2_carry_i_8_n_5,add_ln1040_fu_1287_p2_carry_i_9_n_5}));
  CARRY8 add_ln1040_fu_1287_p2_carry__0
       (.CI(add_ln1040_fu_1287_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1040_fu_1287_p2_carry__0_CO_UNCONNECTED[7:3],add_ln1040_fu_1287_p2_carry__0_n_10,add_ln1040_fu_1287_p2_carry__0_n_11,add_ln1040_fu_1287_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1040_fu_1287_p2_carry__0_i_1_n_10,sub_ln1040_fu_1267_p2[9:8]}),
        .O({NLW_add_ln1040_fu_1287_p2_carry__0_O_UNCONNECTED[7:4],add_ln1040_fu_1287_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1040_fu_1287_p2_carry__0_i_2_n_5,add_ln1040_fu_1287_p2_carry__0_i_3_n_5,add_ln1040_fu_1287_p2_carry__0_i_4_n_5}));
  CARRY8 add_ln1040_fu_1287_p2_carry__0_i_1
       (.CI(add_ln1040_fu_1287_p2_carry_i_1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1040_fu_1287_p2_carry__0_i_1_CO_UNCONNECTED[7:3],add_ln1040_fu_1287_p2_carry__0_i_1_n_10,NLW_add_ln1040_fu_1287_p2_carry__0_i_1_CO_UNCONNECTED[1],add_ln1040_fu_1287_p2_carry__0_i_1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_up_1_reg_492[9:8]}),
        .O({NLW_add_ln1040_fu_1287_p2_carry__0_i_1_O_UNCONNECTED[7:2],sub_ln1040_fu_1267_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1040_fu_1287_p2_carry__0_i_5_n_5,add_ln1040_fu_1287_p2_carry__0_i_6_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1040_fu_1287_p2_carry__0_i_2
       (.I0(add_ln1040_fu_1287_p2_carry__0_i_1_n_10),
        .I1(add_ln1040_fu_1287_p2_carry__0_i_7_n_10),
        .O(add_ln1040_fu_1287_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1040_fu_1287_p2_carry__0_i_3
       (.I0(sub_ln1040_fu_1267_p2[9]),
        .I1(sub_ln1040_1_fu_1273_p2[9]),
        .O(add_ln1040_fu_1287_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1040_fu_1287_p2_carry__0_i_4
       (.I0(sub_ln1040_fu_1267_p2[8]),
        .I1(sub_ln1040_1_fu_1273_p2[8]),
        .O(add_ln1040_fu_1287_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry__0_i_5
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[9]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[9]),
        .O(add_ln1040_fu_1287_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry__0_i_6
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[8]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[8]),
        .O(add_ln1040_fu_1287_p2_carry__0_i_6_n_5));
  CARRY8 add_ln1040_fu_1287_p2_carry__0_i_7
       (.CI(add_ln1040_fu_1287_p2_carry_i_18_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1040_fu_1287_p2_carry__0_i_7_CO_UNCONNECTED[7:3],add_ln1040_fu_1287_p2_carry__0_i_7_n_10,NLW_add_ln1040_fu_1287_p2_carry__0_i_7_CO_UNCONNECTED[1],add_ln1040_fu_1287_p2_carry__0_i_7_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_down_1_reg_438[9:8]}),
        .O({NLW_add_ln1040_fu_1287_p2_carry__0_i_7_O_UNCONNECTED[7:2],sub_ln1040_1_fu_1273_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1040_fu_1287_p2_carry__0_i_8_n_5,add_ln1040_fu_1287_p2_carry__0_i_9_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry__0_i_8
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[9]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[9]),
        .O(add_ln1040_fu_1287_p2_carry__0_i_8_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry__0_i_9
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[8]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[8]),
        .O(add_ln1040_fu_1287_p2_carry__0_i_9_n_5));
  CARRY8 add_ln1040_fu_1287_p2_carry_i_1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({add_ln1040_fu_1287_p2_carry_i_1_n_5,add_ln1040_fu_1287_p2_carry_i_1_n_6,add_ln1040_fu_1287_p2_carry_i_1_n_7,add_ln1040_fu_1287_p2_carry_i_1_n_8,add_ln1040_fu_1287_p2_carry_i_1_n_9,add_ln1040_fu_1287_p2_carry_i_1_n_10,add_ln1040_fu_1287_p2_carry_i_1_n_11,add_ln1040_fu_1287_p2_carry_i_1_n_12}),
        .DI(ap_phi_reg_pp0_iter2_up_1_reg_492[7:0]),
        .O(sub_ln1040_fu_1267_p2[7:0]),
        .S({add_ln1040_fu_1287_p2_carry_i_10_n_5,add_ln1040_fu_1287_p2_carry_i_11_n_5,add_ln1040_fu_1287_p2_carry_i_12_n_5,add_ln1040_fu_1287_p2_carry_i_13_n_5,add_ln1040_fu_1287_p2_carry_i_14_n_5,add_ln1040_fu_1287_p2_carry_i_15_n_5,add_ln1040_fu_1287_p2_carry_i_16_n_5,add_ln1040_fu_1287_p2_carry_i_17_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_10
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[7]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[7]),
        .O(add_ln1040_fu_1287_p2_carry_i_10_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_11
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[6]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[6]),
        .O(add_ln1040_fu_1287_p2_carry_i_11_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_12
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[5]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[5]),
        .O(add_ln1040_fu_1287_p2_carry_i_12_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_13
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[4]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[4]),
        .O(add_ln1040_fu_1287_p2_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_14
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[3]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[3]),
        .O(add_ln1040_fu_1287_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_15
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[2]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[2]),
        .O(add_ln1040_fu_1287_p2_carry_i_15_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_16
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[1]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[1]),
        .O(add_ln1040_fu_1287_p2_carry_i_16_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_17
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[0]),
        .I1(ap_phi_reg_pp0_iter2_up_2_reg_483[0]),
        .O(add_ln1040_fu_1287_p2_carry_i_17_n_5));
  CARRY8 add_ln1040_fu_1287_p2_carry_i_18
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({add_ln1040_fu_1287_p2_carry_i_18_n_5,add_ln1040_fu_1287_p2_carry_i_18_n_6,add_ln1040_fu_1287_p2_carry_i_18_n_7,add_ln1040_fu_1287_p2_carry_i_18_n_8,add_ln1040_fu_1287_p2_carry_i_18_n_9,add_ln1040_fu_1287_p2_carry_i_18_n_10,add_ln1040_fu_1287_p2_carry_i_18_n_11,add_ln1040_fu_1287_p2_carry_i_18_n_12}),
        .DI(ap_phi_reg_pp0_iter2_down_1_reg_438[7:0]),
        .O(sub_ln1040_1_fu_1273_p2[7:0]),
        .S({add_ln1040_fu_1287_p2_carry_i_19_n_5,add_ln1040_fu_1287_p2_carry_i_20_n_5,add_ln1040_fu_1287_p2_carry_i_21_n_5,add_ln1040_fu_1287_p2_carry_i_22_n_5,add_ln1040_fu_1287_p2_carry_i_23_n_5,add_ln1040_fu_1287_p2_carry_i_24_n_5,add_ln1040_fu_1287_p2_carry_i_25_n_5,add_ln1040_fu_1287_p2_carry_i_26_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_19
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[7]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[7]),
        .O(add_ln1040_fu_1287_p2_carry_i_19_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1040_fu_1287_p2_carry_i_2
       (.I0(sub_ln1040_fu_1267_p2[7]),
        .I1(sub_ln1040_1_fu_1273_p2[7]),
        .O(add_ln1040_fu_1287_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_20
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[6]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[6]),
        .O(add_ln1040_fu_1287_p2_carry_i_20_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_21
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[5]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[5]),
        .O(add_ln1040_fu_1287_p2_carry_i_21_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_22
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[4]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[4]),
        .O(add_ln1040_fu_1287_p2_carry_i_22_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_23
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[3]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[3]),
        .O(add_ln1040_fu_1287_p2_carry_i_23_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_24
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[2]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[2]),
        .O(add_ln1040_fu_1287_p2_carry_i_24_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_25
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[1]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[1]),
        .O(add_ln1040_fu_1287_p2_carry_i_25_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1040_fu_1287_p2_carry_i_26
       (.I0(ap_phi_reg_pp0_iter2_down_1_reg_438[0]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[0]),
        .O(add_ln1040_fu_1287_p2_carry_i_26_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1040_fu_1287_p2_carry_i_3
       (.I0(sub_ln1040_fu_1267_p2[6]),
        .I1(sub_ln1040_1_fu_1273_p2[6]),
        .O(add_ln1040_fu_1287_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1040_fu_1287_p2_carry_i_4
       (.I0(sub_ln1040_fu_1267_p2[5]),
        .I1(sub_ln1040_1_fu_1273_p2[5]),
        .O(add_ln1040_fu_1287_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1040_fu_1287_p2_carry_i_5
       (.I0(sub_ln1040_fu_1267_p2[4]),
        .I1(sub_ln1040_1_fu_1273_p2[4]),
        .O(add_ln1040_fu_1287_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1040_fu_1287_p2_carry_i_6
       (.I0(sub_ln1040_fu_1267_p2[3]),
        .I1(sub_ln1040_1_fu_1273_p2[3]),
        .O(add_ln1040_fu_1287_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1040_fu_1287_p2_carry_i_7
       (.I0(sub_ln1040_fu_1267_p2[2]),
        .I1(sub_ln1040_1_fu_1273_p2[2]),
        .O(add_ln1040_fu_1287_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1040_fu_1287_p2_carry_i_8
       (.I0(sub_ln1040_fu_1267_p2[1]),
        .I1(sub_ln1040_1_fu_1273_p2[1]),
        .O(add_ln1040_fu_1287_p2_carry_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1040_fu_1287_p2_carry_i_9
       (.I0(sub_ln1040_fu_1267_p2[0]),
        .I1(sub_ln1040_1_fu_1273_p2[0]),
        .O(add_ln1040_fu_1287_p2_carry_i_9_n_5));
  FDRE \add_ln1040_reg_2178_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1040_fu_1287_p2[0]),
        .Q(add_ln1040_reg_2178[0]),
        .R(1'b0));
  FDRE \add_ln1040_reg_2178_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1040_fu_1287_p2[10]),
        .Q(add_ln1040_reg_2178[10]),
        .R(1'b0));
  FDRE \add_ln1040_reg_2178_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1040_fu_1287_p2[11]),
        .Q(add_ln1040_reg_2178[11]),
        .R(1'b0));
  FDRE \add_ln1040_reg_2178_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1040_fu_1287_p2[1]),
        .Q(add_ln1040_reg_2178[1]),
        .R(1'b0));
  FDRE \add_ln1040_reg_2178_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1040_fu_1287_p2[2]),
        .Q(add_ln1040_reg_2178[2]),
        .R(1'b0));
  FDRE \add_ln1040_reg_2178_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1040_fu_1287_p2[3]),
        .Q(add_ln1040_reg_2178[3]),
        .R(1'b0));
  FDRE \add_ln1040_reg_2178_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1040_fu_1287_p2[4]),
        .Q(add_ln1040_reg_2178[4]),
        .R(1'b0));
  FDRE \add_ln1040_reg_2178_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1040_fu_1287_p2[5]),
        .Q(add_ln1040_reg_2178[5]),
        .R(1'b0));
  FDRE \add_ln1040_reg_2178_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1040_fu_1287_p2[6]),
        .Q(add_ln1040_reg_2178[6]),
        .R(1'b0));
  FDRE \add_ln1040_reg_2178_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1040_fu_1287_p2[7]),
        .Q(add_ln1040_reg_2178[7]),
        .R(1'b0));
  FDRE \add_ln1040_reg_2178_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1040_fu_1287_p2[8]),
        .Q(add_ln1040_reg_2178[8]),
        .R(1'b0));
  FDRE \add_ln1040_reg_2178_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1040_fu_1287_p2[9]),
        .Q(add_ln1040_reg_2178[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \addr[0]_i_2 
       (.I0(\icmp_ln881_reg_1941_reg_n_5_[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\addr[0]_i_4_n_5 ),
        .I3(Q[1]),
        .I4(cmp59_i_reg_465),
        .I5(imgRB_empty_n),
        .O(\icmp_ln881_reg_1941_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \addr[0]_i_4 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\addr[0]_i_4_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/and_ln1052_reg_1984_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/and_ln1052_reg_1984_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \and_ln1052_reg_1984_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1052_fu_640_p2),
        .Q(\and_ln1052_reg_1984_pp0_iter2_reg_reg[0]_srl3_n_5 ));
  FDRE \and_ln1052_reg_1984_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1052_reg_1984_pp0_iter2_reg_reg[0]_srl3_n_5 ),
        .Q(and_ln1052_reg_1984_pp0_iter3_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln881_reg_1941_reg_n_5_[0] ),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_done_cache_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_done_cache_reg));
  (* srl_name = "inst/\\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_87),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_86),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_85),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_84),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_83),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_82),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_81),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_80),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_79),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_78),
        .Q(ap_phi_reg_pp0_iter2_down_1_reg_438[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_2 
       (.I0(\cmp161_i_reg_1961_reg_n_5_[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\icmp_ln881_reg_1941_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_3 
       (.I0(\cmp161_i_reg_1961_reg_n_5_[0] ),
        .I1(\icmp_ln881_reg_1941_reg_n_5_[0] ),
        .I2(icmp_ln891_reg_1945),
        .O(\ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_3_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_97),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_96),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_95),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_94),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_93),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_92),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_91),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_90),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_89),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_88),
        .Q(ap_phi_reg_pp0_iter2_down_2_reg_429[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_57),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_56),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_55),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_54),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_53),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_52),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_51),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_50),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_49),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_down_reg_447_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_48),
        .Q(ap_phi_reg_pp0_iter2_down_reg_447[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_67),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_66),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_65),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_64),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_63),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_62),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_61),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_60),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_59),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_58),
        .Q(ap_phi_reg_pp0_iter2_left_1_reg_465[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_77),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_76),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_75),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_74),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_73),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_72),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_71),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_70),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_69),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_68),
        .Q(ap_phi_reg_pp0_iter2_left_2_reg_456[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_17),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_16),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_15),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_14),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_13),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_12),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_11),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_10),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_9),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_left_reg_474_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_U_n_8),
        .Q(ap_phi_reg_pp0_iter2_left_reg_474[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_54),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_53),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_52),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_51),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_50),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_49),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_48),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_47),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_46),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_45),
        .Q(ap_phi_reg_pp0_iter2_up_1_reg_492[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_64),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_63),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_62),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_61),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_60),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_59),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_58),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_57),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_56),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_55),
        .Q(ap_phi_reg_pp0_iter2_up_2_reg_483[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_14),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_13),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_12),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_11),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_10),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_9),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_8),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_7),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_6),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_up_reg_501_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(lineBuffer_2_U_n_5),
        .Q(ap_phi_reg_pp0_iter2_up_reg_501[9]),
        .R(1'b0));
  CARRY8 b_2_fu_1629_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({b_2_fu_1629_p2_carry_n_5,b_2_fu_1629_p2_carry_n_6,b_2_fu_1629_p2_carry_n_7,b_2_fu_1629_p2_carry_n_8,b_2_fu_1629_p2_carry_n_9,b_2_fu_1629_p2_carry_n_10,b_2_fu_1629_p2_carry_n_11,b_2_fu_1629_p2_carry_n_12}),
        .DI(pix_7_reg_409_pp0_iter2_reg[7:0]),
        .O(b_2_fu_1629_p2[7:0]),
        .S({b_2_fu_1629_p2_carry_i_1_n_5,b_2_fu_1629_p2_carry_i_2_n_5,b_2_fu_1629_p2_carry_i_3_n_5,b_2_fu_1629_p2_carry_i_4_n_5,b_2_fu_1629_p2_carry_i_5_n_5,b_2_fu_1629_p2_carry_i_6_n_5,b_2_fu_1629_p2_carry_i_7_n_5,b_2_fu_1629_p2_carry_i_8_n_5}));
  CARRY8 b_2_fu_1629_p2_carry__0
       (.CI(b_2_fu_1629_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_b_2_fu_1629_p2_carry__0_CO_UNCONNECTED[7:5],b_2_fu_1629_p2_carry__0_n_8,b_2_fu_1629_p2_carry__0_n_9,b_2_fu_1629_p2_carry__0_n_10,b_2_fu_1629_p2_carry__0_n_11,b_2_fu_1629_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,pix_7_reg_409_pp0_iter2_reg[9:8]}),
        .O({NLW_b_2_fu_1629_p2_carry__0_O_UNCONNECTED[7:6],b_2_fu_1629_p2[13:8]}),
        .S({1'b0,1'b0,1'b1,b_2_fu_1629_p2_carry__0_i_1_n_5,b_2_fu_1629_p2_carry__0_i_2_n_5,b_2_fu_1629_p2_carry__0_i_3_n_5,b_2_fu_1629_p2_carry__0_i_4_n_5,b_2_fu_1629_p2_carry__0_i_5_n_5}));
  LUT6 #(
    .INIT(64'h0000000008FFFFFF)) 
    b_2_fu_1629_p2_carry__0_i_1
       (.I0(b_2_fu_1629_p2_carry__0_i_6_n_5),
        .I1(add_ln1040_reg_2178[10]),
        .I2(b_2_fu_1629_p2_carry__0_i_7_n_5),
        .I3(p_2_out__1_carry__0_n_9),
        .I4(add_ln1040_reg_2178[11]),
        .I5(b_2_fu_1629_p2_carry__0_i_8_n_5),
        .O(b_2_fu_1629_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'h606F)) 
    b_2_fu_1629_p2_carry__0_i_10
       (.I0(b_2_fu_1629_p2_carry__0_i_15_n_5),
        .I1(b_2_fu_1629_p2_carry__0_i_16_n_5),
        .I2(add_ln1034_reg_2164[11]),
        .I3(add_ln1034_reg_2164[10]),
        .O(b_2_fu_1629_p2_carry__0_i_10_n_5));
  LUT4 #(
    .INIT(16'h609F)) 
    b_2_fu_1629_p2_carry__0_i_11
       (.I0(b_2_fu_1629_p2_carry__0_i_6_n_5),
        .I1(b_2_fu_1629_p2_carry__0_i_7_n_5),
        .I2(add_ln1040_reg_2178[11]),
        .I3(add_ln1040_reg_2178[10]),
        .O(b_2_fu_1629_p2_carry__0_i_11_n_5));
  LUT4 #(
    .INIT(16'h606F)) 
    b_2_fu_1629_p2_carry__0_i_12
       (.I0(b_2_fu_1629_p2_carry__0_i_17_n_5),
        .I1(b_2_fu_1629_p2_carry__0_i_18_n_5),
        .I2(add_ln1034_reg_2164[11]),
        .I3(add_ln1034_reg_2164[9]),
        .O(b_2_fu_1629_p2_carry__0_i_12_n_5));
  LUT6 #(
    .INIT(64'h800000017FFFFFFE)) 
    b_2_fu_1629_p2_carry__0_i_13
       (.I0(b_2_fu_1629_p2_carry_i_26_n_5),
        .I1(add_ln1040_reg_2178[8]),
        .I2(add_ln1040_reg_2178[6]),
        .I3(b_2_fu_1629_p2_carry_i_27_n_5),
        .I4(add_ln1040_reg_2178[7]),
        .I5(add_ln1040_reg_2178[9]),
        .O(b_2_fu_1629_p2_carry__0_i_13_n_5));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    b_2_fu_1629_p2_carry__0_i_14
       (.I0(add_ln1034_reg_2164[9]),
        .I1(add_ln1034_reg_2164[7]),
        .I2(b_2_fu_1629_p2_carry_i_25_n_5),
        .I3(add_ln1034_reg_2164[6]),
        .I4(add_ln1034_reg_2164[8]),
        .O(b_2_fu_1629_p2_carry__0_i_14_n_5));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    b_2_fu_1629_p2_carry__0_i_15
       (.I0(b_2_fu_1629_p2_carry_i_24_n_5),
        .I1(add_ln1034_reg_2164[8]),
        .I2(add_ln1034_reg_2164[6]),
        .I3(b_2_fu_1629_p2_carry_i_25_n_5),
        .I4(add_ln1034_reg_2164[7]),
        .I5(add_ln1034_reg_2164[9]),
        .O(b_2_fu_1629_p2_carry__0_i_15_n_5));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    b_2_fu_1629_p2_carry__0_i_16
       (.I0(add_ln1034_reg_2164[10]),
        .I1(add_ln1034_reg_2164[8]),
        .I2(add_ln1034_reg_2164[6]),
        .I3(b_2_fu_1629_p2_carry_i_25_n_5),
        .I4(add_ln1034_reg_2164[7]),
        .I5(add_ln1034_reg_2164[9]),
        .O(b_2_fu_1629_p2_carry__0_i_16_n_5));
  LUT5 #(
    .INIT(32'h80000002)) 
    b_2_fu_1629_p2_carry__0_i_17
       (.I0(b_2_fu_1629_p2_carry_i_24_n_5),
        .I1(add_ln1034_reg_2164[7]),
        .I2(b_2_fu_1629_p2_carry_i_25_n_5),
        .I3(add_ln1034_reg_2164[6]),
        .I4(add_ln1034_reg_2164[8]),
        .O(b_2_fu_1629_p2_carry__0_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    b_2_fu_1629_p2_carry__0_i_18
       (.I0(add_ln1034_reg_2164[9]),
        .I1(add_ln1034_reg_2164[7]),
        .I2(b_2_fu_1629_p2_carry_i_25_n_5),
        .I3(add_ln1034_reg_2164[6]),
        .I4(add_ln1034_reg_2164[8]),
        .O(b_2_fu_1629_p2_carry__0_i_18_n_5));
  LUT6 #(
    .INIT(64'h7D65FFFF7D650000)) 
    b_2_fu_1629_p2_carry__0_i_2
       (.I0(add_ln1040_reg_2178[11]),
        .I1(add_ln1040_reg_2178[10]),
        .I2(b_2_fu_1629_p2_carry__0_i_7_n_5),
        .I3(b_2_fu_1629_p2_carry__0_i_6_n_5),
        .I4(p_2_out__1_carry__0_n_9),
        .I5(b_2_fu_1629_p2_carry__0_i_9_n_5),
        .O(b_2_fu_1629_p2_carry__0_i_2_n_5));
  LUT6 #(
    .INIT(64'h0000000008FFFFFF)) 
    b_2_fu_1629_p2_carry__0_i_3
       (.I0(b_2_fu_1629_p2_carry__0_i_6_n_5),
        .I1(add_ln1040_reg_2178[10]),
        .I2(b_2_fu_1629_p2_carry__0_i_7_n_5),
        .I3(p_2_out__1_carry__0_n_9),
        .I4(add_ln1040_reg_2178[11]),
        .I5(b_2_fu_1629_p2_carry__0_i_8_n_5),
        .O(b_2_fu_1629_p2_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    b_2_fu_1629_p2_carry__0_i_4
       (.I0(pix_7_reg_409_pp0_iter2_reg[9]),
        .I1(b_2_fu_1629_p2_carry__0_i_10_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(b_2_fu_1629_p2_carry__0_i_11_n_5),
        .O(b_2_fu_1629_p2_carry__0_i_4_n_5));
  LUT6 #(
    .INIT(64'h5656A656A6A6A656)) 
    b_2_fu_1629_p2_carry__0_i_5
       (.I0(pix_7_reg_409_pp0_iter2_reg[8]),
        .I1(b_2_fu_1629_p2_carry__0_i_12_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(add_ln1040_reg_2178[9]),
        .I4(add_ln1040_reg_2178[11]),
        .I5(b_2_fu_1629_p2_carry__0_i_13_n_5),
        .O(b_2_fu_1629_p2_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    b_2_fu_1629_p2_carry__0_i_6
       (.I0(b_2_fu_1629_p2_carry_i_26_n_5),
        .I1(add_ln1040_reg_2178[8]),
        .I2(add_ln1040_reg_2178[6]),
        .I3(b_2_fu_1629_p2_carry_i_27_n_5),
        .I4(add_ln1040_reg_2178[7]),
        .I5(add_ln1040_reg_2178[9]),
        .O(b_2_fu_1629_p2_carry__0_i_6_n_5));
  LUT5 #(
    .INIT(32'h00000001)) 
    b_2_fu_1629_p2_carry__0_i_7
       (.I0(add_ln1040_reg_2178[9]),
        .I1(add_ln1040_reg_2178[7]),
        .I2(b_2_fu_1629_p2_carry_i_27_n_5),
        .I3(add_ln1040_reg_2178[6]),
        .I4(add_ln1040_reg_2178[8]),
        .O(b_2_fu_1629_p2_carry__0_i_7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h40444444)) 
    b_2_fu_1629_p2_carry__0_i_8
       (.I0(p_2_out__1_carry__0_n_9),
        .I1(add_ln1034_reg_2164[11]),
        .I2(b_2_fu_1629_p2_carry__0_i_14_n_5),
        .I3(add_ln1034_reg_2164[10]),
        .I4(b_2_fu_1629_p2_carry__0_i_15_n_5),
        .O(b_2_fu_1629_p2_carry__0_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h2CFB)) 
    b_2_fu_1629_p2_carry__0_i_9
       (.I0(b_2_fu_1629_p2_carry__0_i_15_n_5),
        .I1(b_2_fu_1629_p2_carry__0_i_14_n_5),
        .I2(add_ln1034_reg_2164[10]),
        .I3(add_ln1034_reg_2164[11]),
        .O(b_2_fu_1629_p2_carry__0_i_9_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    b_2_fu_1629_p2_carry_i_1
       (.I0(pix_7_reg_409_pp0_iter2_reg[7]),
        .I1(b_2_fu_1629_p2_carry_i_9_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(b_2_fu_1629_p2_carry_i_10_n_5),
        .O(b_2_fu_1629_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h800100007FFEFFFF)) 
    b_2_fu_1629_p2_carry_i_10
       (.I0(b_2_fu_1629_p2_carry_i_26_n_5),
        .I1(add_ln1040_reg_2178[7]),
        .I2(b_2_fu_1629_p2_carry_i_27_n_5),
        .I3(add_ln1040_reg_2178[6]),
        .I4(add_ln1040_reg_2178[11]),
        .I5(add_ln1040_reg_2178[8]),
        .O(b_2_fu_1629_p2_carry_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h81007EFF)) 
    b_2_fu_1629_p2_carry_i_11
       (.I0(b_2_fu_1629_p2_carry_i_24_n_5),
        .I1(add_ln1034_reg_2164[6]),
        .I2(b_2_fu_1629_p2_carry_i_25_n_5),
        .I3(add_ln1034_reg_2164[11]),
        .I4(add_ln1034_reg_2164[7]),
        .O(b_2_fu_1629_p2_carry_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h817E00FF)) 
    b_2_fu_1629_p2_carry_i_12
       (.I0(b_2_fu_1629_p2_carry_i_26_n_5),
        .I1(add_ln1040_reg_2178[6]),
        .I2(b_2_fu_1629_p2_carry_i_27_n_5),
        .I3(add_ln1040_reg_2178[7]),
        .I4(add_ln1040_reg_2178[11]),
        .O(b_2_fu_1629_p2_carry_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h960F)) 
    b_2_fu_1629_p2_carry_i_13
       (.I0(b_2_fu_1629_p2_carry_i_24_n_5),
        .I1(b_2_fu_1629_p2_carry_i_25_n_5),
        .I2(add_ln1034_reg_2164[6]),
        .I3(add_ln1034_reg_2164[11]),
        .O(b_2_fu_1629_p2_carry_i_13_n_5));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h960F)) 
    b_2_fu_1629_p2_carry_i_14
       (.I0(b_2_fu_1629_p2_carry_i_26_n_5),
        .I1(b_2_fu_1629_p2_carry_i_27_n_5),
        .I2(add_ln1040_reg_2178[6]),
        .I3(add_ln1040_reg_2178[11]),
        .O(b_2_fu_1629_p2_carry_i_14_n_5));
  LUT3 #(
    .INIT(8'h8B)) 
    b_2_fu_1629_p2_carry_i_15
       (.I0(b_2_fu_1629_p2_carry_i_28_n_5),
        .I1(add_ln1034_reg_2164[11]),
        .I2(add_ln1034_reg_2164[5]),
        .O(b_2_fu_1629_p2_carry_i_15_n_5));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    b_2_fu_1629_p2_carry_i_16
       (.I0(add_ln1040_reg_2178[4]),
        .I1(add_ln1040_reg_2178[2]),
        .I2(add_ln1040_reg_2178[1]),
        .I3(add_ln1040_reg_2178[0]),
        .I4(add_ln1040_reg_2178[3]),
        .I5(add_ln1040_reg_2178[5]),
        .O(b_2_fu_1629_p2_carry_i_16_n_5));
  LUT6 #(
    .INIT(64'h80007FFF0000FFFF)) 
    b_2_fu_1629_p2_carry_i_17
       (.I0(add_ln1034_reg_2164[3]),
        .I1(add_ln1034_reg_2164[0]),
        .I2(add_ln1034_reg_2164[1]),
        .I3(add_ln1034_reg_2164[2]),
        .I4(add_ln1034_reg_2164[4]),
        .I5(add_ln1034_reg_2164[11]),
        .O(b_2_fu_1629_p2_carry_i_17_n_5));
  LUT6 #(
    .INIT(64'h80007FFF0000FFFF)) 
    b_2_fu_1629_p2_carry_i_18
       (.I0(add_ln1040_reg_2178[3]),
        .I1(add_ln1040_reg_2178[0]),
        .I2(add_ln1040_reg_2178[1]),
        .I3(add_ln1040_reg_2178[2]),
        .I4(add_ln1040_reg_2178[4]),
        .I5(add_ln1040_reg_2178[11]),
        .O(b_2_fu_1629_p2_carry_i_18_n_5));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    b_2_fu_1629_p2_carry_i_19
       (.I0(add_ln1034_reg_2164[1]),
        .I1(add_ln1034_reg_2164[0]),
        .I2(add_ln1034_reg_2164[2]),
        .I3(add_ln1034_reg_2164[11]),
        .I4(add_ln1034_reg_2164[3]),
        .O(b_2_fu_1629_p2_carry_i_19_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    b_2_fu_1629_p2_carry_i_2
       (.I0(pix_7_reg_409_pp0_iter2_reg[6]),
        .I1(b_2_fu_1629_p2_carry_i_11_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(b_2_fu_1629_p2_carry_i_12_n_5),
        .O(b_2_fu_1629_p2_carry_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    b_2_fu_1629_p2_carry_i_20
       (.I0(add_ln1040_reg_2178[2]),
        .I1(add_ln1040_reg_2178[1]),
        .I2(add_ln1040_reg_2178[0]),
        .I3(add_ln1040_reg_2178[11]),
        .I4(add_ln1040_reg_2178[3]),
        .O(b_2_fu_1629_p2_carry_i_20_n_5));
  LUT2 #(
    .INIT(4'h7)) 
    b_2_fu_1629_p2_carry_i_21
       (.I0(add_ln1034_reg_2164[0]),
        .I1(add_ln1034_reg_2164[1]),
        .O(b_2_fu_1629_p2_carry_i_21_n_5));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h807F)) 
    b_2_fu_1629_p2_carry_i_22
       (.I0(add_ln1040_reg_2178[11]),
        .I1(add_ln1040_reg_2178[0]),
        .I2(add_ln1040_reg_2178[1]),
        .I3(add_ln1040_reg_2178[2]),
        .O(b_2_fu_1629_p2_carry_i_22_n_5));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h78)) 
    b_2_fu_1629_p2_carry_i_23
       (.I0(add_ln1034_reg_2164[0]),
        .I1(add_ln1034_reg_2164[11]),
        .I2(add_ln1034_reg_2164[1]),
        .O(b_2_fu_1629_p2_carry_i_23_n_5));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    b_2_fu_1629_p2_carry_i_24
       (.I0(add_ln1034_reg_2164[4]),
        .I1(add_ln1034_reg_2164[2]),
        .I2(add_ln1034_reg_2164[1]),
        .I3(add_ln1034_reg_2164[0]),
        .I4(add_ln1034_reg_2164[3]),
        .I5(add_ln1034_reg_2164[5]),
        .O(b_2_fu_1629_p2_carry_i_24_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    b_2_fu_1629_p2_carry_i_25
       (.I0(add_ln1034_reg_2164[5]),
        .I1(add_ln1034_reg_2164[3]),
        .I2(add_ln1034_reg_2164[0]),
        .I3(add_ln1034_reg_2164[1]),
        .I4(add_ln1034_reg_2164[2]),
        .I5(add_ln1034_reg_2164[4]),
        .O(b_2_fu_1629_p2_carry_i_25_n_5));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    b_2_fu_1629_p2_carry_i_26
       (.I0(add_ln1040_reg_2178[4]),
        .I1(add_ln1040_reg_2178[2]),
        .I2(add_ln1040_reg_2178[1]),
        .I3(add_ln1040_reg_2178[0]),
        .I4(add_ln1040_reg_2178[3]),
        .I5(add_ln1040_reg_2178[5]),
        .O(b_2_fu_1629_p2_carry_i_26_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    b_2_fu_1629_p2_carry_i_27
       (.I0(add_ln1040_reg_2178[5]),
        .I1(add_ln1040_reg_2178[3]),
        .I2(add_ln1040_reg_2178[0]),
        .I3(add_ln1040_reg_2178[1]),
        .I4(add_ln1040_reg_2178[2]),
        .I5(add_ln1040_reg_2178[4]),
        .O(b_2_fu_1629_p2_carry_i_27_n_5));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    b_2_fu_1629_p2_carry_i_28
       (.I0(add_ln1034_reg_2164[4]),
        .I1(add_ln1034_reg_2164[2]),
        .I2(add_ln1034_reg_2164[1]),
        .I3(add_ln1034_reg_2164[0]),
        .I4(add_ln1034_reg_2164[3]),
        .I5(add_ln1034_reg_2164[5]),
        .O(b_2_fu_1629_p2_carry_i_28_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    b_2_fu_1629_p2_carry_i_3
       (.I0(pix_7_reg_409_pp0_iter2_reg[5]),
        .I1(b_2_fu_1629_p2_carry_i_13_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(b_2_fu_1629_p2_carry_i_14_n_5),
        .O(b_2_fu_1629_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h5656A656A6A6A656)) 
    b_2_fu_1629_p2_carry_i_4
       (.I0(pix_7_reg_409_pp0_iter2_reg[4]),
        .I1(b_2_fu_1629_p2_carry_i_15_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(add_ln1040_reg_2178[5]),
        .I4(add_ln1040_reg_2178[11]),
        .I5(b_2_fu_1629_p2_carry_i_16_n_5),
        .O(b_2_fu_1629_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    b_2_fu_1629_p2_carry_i_5
       (.I0(pix_7_reg_409_pp0_iter2_reg[3]),
        .I1(b_2_fu_1629_p2_carry_i_17_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(b_2_fu_1629_p2_carry_i_18_n_5),
        .O(b_2_fu_1629_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    b_2_fu_1629_p2_carry_i_6
       (.I0(pix_7_reg_409_pp0_iter2_reg[2]),
        .I1(b_2_fu_1629_p2_carry_i_19_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(b_2_fu_1629_p2_carry_i_20_n_5),
        .O(b_2_fu_1629_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h5555A659AAAAA659)) 
    b_2_fu_1629_p2_carry_i_7
       (.I0(pix_7_reg_409_pp0_iter2_reg[1]),
        .I1(add_ln1034_reg_2164[11]),
        .I2(b_2_fu_1629_p2_carry_i_21_n_5),
        .I3(add_ln1034_reg_2164[2]),
        .I4(p_2_out__1_carry__0_n_9),
        .I5(b_2_fu_1629_p2_carry_i_22_n_5),
        .O(b_2_fu_1629_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h59A9A959A959A959)) 
    b_2_fu_1629_p2_carry_i_8
       (.I0(pix_7_reg_409_pp0_iter2_reg[0]),
        .I1(b_2_fu_1629_p2_carry_i_23_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(add_ln1040_reg_2178[1]),
        .I4(add_ln1040_reg_2178[11]),
        .I5(add_ln1040_reg_2178[0]),
        .O(b_2_fu_1629_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h800100007FFEFFFF)) 
    b_2_fu_1629_p2_carry_i_9
       (.I0(b_2_fu_1629_p2_carry_i_24_n_5),
        .I1(add_ln1034_reg_2164[7]),
        .I2(b_2_fu_1629_p2_carry_i_25_n_5),
        .I3(add_ln1034_reg_2164[6]),
        .I4(add_ln1034_reg_2164[11]),
        .I5(add_ln1034_reg_2164[8]),
        .O(b_2_fu_1629_p2_carry_i_9_n_5));
  FDRE \b_2_reg_2190_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[0]),
        .Q(\b_2_reg_2190_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \b_2_reg_2190_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[13]),
        .Q(tmp_24_fu_1700_p3),
        .R(1'b0));
  FDRE \b_2_reg_2190_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[1]),
        .Q(\b_2_reg_2190_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \b_2_reg_2190_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[2]),
        .Q(\b_2_reg_2190_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \b_2_reg_2190_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[3]),
        .Q(\b_2_reg_2190_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \b_2_reg_2190_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[4]),
        .Q(\b_2_reg_2190_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \b_2_reg_2190_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[5]),
        .Q(\b_2_reg_2190_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \b_2_reg_2190_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[6]),
        .Q(\b_2_reg_2190_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \b_2_reg_2190_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[7]),
        .Q(\b_2_reg_2190_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \b_2_reg_2190_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[8]),
        .Q(\b_2_reg_2190_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \b_2_reg_2190_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[9]),
        .Q(\b_2_reg_2190_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \cmp161_i_reg_1961_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(\cmp161_i_reg_1961_reg_n_5_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85}),
        .E(p_0_0_0116117861797_i_fu_168),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_9),
        .address1(lineBuffer_2_address1),
        .and_ln1052_fu_640_p2(and_ln1052_fu_640_p2),
        .\ap_CS_fsm_reg[1] (E),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .\cmp161_i_reg_1961_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\cmp161_i_reg_1961_reg[0]_0 (\cmp161_i_reg_1961_reg_n_5_[0] ),
        .cmp203_i_reg_470(cmp203_i_reg_470),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg(x_fu_156),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg),
        .icmp_ln1014_fu_628_p2(icmp_ln1014_fu_628_p2),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 (\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_n_5 ),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 (\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [0]),
        .icmp_ln881_fu_578_p2(icmp_ln881_fu_578_p2),
        .\icmp_ln881_reg_1941_reg[0] (p_0_0_0_0_011551706_i_fu_196),
        .\icmp_ln881_reg_1941_reg[0]_0 (\icmp_ln881_reg_1941_reg[0]_1 ),
        .icmp_ln891_reg_1945(icmp_ln891_reg_1945),
        .\icmp_ln891_reg_1945_reg[0] (\icmp_ln891_reg_1945_reg[0]_0 ),
        .\p_0_0_0116117861797_i_fu_168_reg[9] (lineBuffer_2_q1),
        .\p_0_0_0116117861797_i_fu_168_reg[9]_0 (\p_0_0_0116117861797_i_fu_168_reg[9]_0 ),
        .\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73}),
        .\p_0_0_0116217841795_i_fu_164_reg[9] (\p_0_0_0116217841795_i_fu_164_reg[9]_0 ),
        .\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63}),
        .\p_0_0_0116317821793_i_fu_160_reg[9] (\p_0_0_0116317821793_i_fu_160_reg[9]_0 ),
        .\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53}),
        .q1(lineBuffer_q1),
        .ram_reg_bram_1({\x_fu_156_reg_n_5_[10] ,\x_fu_156_reg_n_5_[9] ,\x_fu_156_reg_n_5_[8] ,\x_fu_156_reg_n_5_[7] ,\x_fu_156_reg_n_5_[6] ,\x_fu_156_reg_n_5_[5] ,\x_fu_156_reg_n_5_[4] ,\x_fu_156_reg_n_5_[3] ,\x_fu_156_reg_n_5_[2] ,\x_fu_156_reg_n_5_[1] ,\x_fu_156_reg_n_5_[0] }),
        .\right_1_fu_176_reg[9] (\right_1_fu_176_reg[9]_0 ),
        .\right_2_fu_180_reg[9] (\right_2_fu_180_reg[9]_0 ),
        .\right_fu_172_reg[0] (\icmp_ln881_reg_1941_reg_n_5_[0] ),
        .\right_fu_172_reg[9] (\right_fu_172_reg[9]_0 ),
        .x_phase_reg_387(x_phase_reg_387));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/icmp_ln1014_reg_1977_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1014_fu_628_p2),
        .Q(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2 
       (.I0(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_3_n_5 ),
        .I1(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [2]),
        .I2(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [1]),
        .I3(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [4]),
        .I4(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [3]),
        .I5(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_4_n_5 ),
        .O(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_3 
       (.I0(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [8]),
        .I1(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [7]),
        .I2(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [6]),
        .I3(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [5]),
        .O(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_4 
       (.I0(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [9]),
        .I1(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [10]),
        .I2(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [11]),
        .I3(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [12]),
        .I4(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [14]),
        .I5(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_2_0 [13]),
        .O(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_4_n_5 ));
  FDRE \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_n_5 ),
        .Q(icmp_ln1014_reg_1977_pp0_iter3_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln881_reg_1941[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln881_reg_1941_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln881_reg_1941_reg_n_5_[0] ),
        .Q(icmp_ln881_reg_1941_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln881_reg_1941_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln881_reg_1941_pp0_iter1_reg),
        .Q(icmp_ln881_reg_1941_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln881_reg_1941_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln881_fu_578_p2),
        .Q(\icmp_ln881_reg_1941_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln891_fu_600_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln891_fu_600_p2_carry_CO_UNCONNECTED[7:6],icmp_ln891_fu_600_p2,icmp_ln891_fu_600_p2_carry_n_8,icmp_ln891_fu_600_p2_carry_n_9,icmp_ln891_fu_600_p2_carry_n_10,icmp_ln891_fu_600_p2_carry_n_11,icmp_ln891_fu_600_p2_carry_n_12}),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85}),
        .O(NLW_icmp_ln891_fu_600_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79}));
  FDRE \icmp_ln891_reg_1945_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln891_reg_1945),
        .Q(icmp_ln891_reg_1945_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln891_reg_1945_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln891_fu_600_p2),
        .Q(icmp_ln891_reg_1945),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11 lineBuffer_2_U
       (.D({lineBuffer_2_U_n_5,lineBuffer_2_U_n_6,lineBuffer_2_U_n_7,lineBuffer_2_U_n_8,lineBuffer_2_U_n_9,lineBuffer_2_U_n_10,lineBuffer_2_U_n_11,lineBuffer_2_U_n_12,lineBuffer_2_U_n_13,lineBuffer_2_U_n_14}),
        .Q(p_0_0_0116317821793_i_fu_160),
        .address1(lineBuffer_2_address1),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] (p_0_0_0116217841795_i_fu_164),
        .\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] ({\p_0_0_0116117861797_i_fu_168_reg_n_5_[9] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[8] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[7] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[6] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[5] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[4] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[3] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[2] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[1] ,\p_0_0_0116117861797_i_fu_168_reg_n_5_[0] }),
        .\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] (\cmp161_i_reg_1961_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 (\icmp_ln881_reg_1941_reg_n_5_[0] ),
        .ce1(lineBuffer_2_ce1_local),
        .d0(LineBufVal_4_fu_936_p4),
        .icmp_ln881_reg_1941_pp0_iter1_reg(icmp_ln881_reg_1941_pp0_iter1_reg),
        .icmp_ln891_reg_1945(icmp_ln891_reg_1945),
        .icmp_ln891_reg_1945_pp0_iter1_reg(icmp_ln891_reg_1945_pp0_iter1_reg),
        .q1(lineBuffer_2_q1),
        .ram_reg_bram_1_0({lineBuffer_2_U_n_45,lineBuffer_2_U_n_46,lineBuffer_2_U_n_47,lineBuffer_2_U_n_48,lineBuffer_2_U_n_49,lineBuffer_2_U_n_50,lineBuffer_2_U_n_51,lineBuffer_2_U_n_52,lineBuffer_2_U_n_53,lineBuffer_2_U_n_54}),
        .ram_reg_bram_1_1({lineBuffer_2_U_n_55,lineBuffer_2_U_n_56,lineBuffer_2_U_n_57,lineBuffer_2_U_n_58,lineBuffer_2_U_n_59,lineBuffer_2_U_n_60,lineBuffer_2_U_n_61,lineBuffer_2_U_n_62,lineBuffer_2_U_n_63,lineBuffer_2_U_n_64}),
        .ram_reg_bram_1_2(lineBuffer_2_addr_reg_1955_pp0_iter1_reg));
  FDRE \lineBuffer_2_addr_reg_1955_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_1949[0]),
        .Q(lineBuffer_2_addr_reg_1955_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_1949[10]),
        .Q(lineBuffer_2_addr_reg_1955_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_1949[1]),
        .Q(lineBuffer_2_addr_reg_1955_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_1949[2]),
        .Q(lineBuffer_2_addr_reg_1955_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_1949[3]),
        .Q(lineBuffer_2_addr_reg_1955_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_1949[4]),
        .Q(lineBuffer_2_addr_reg_1955_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_1949[5]),
        .Q(lineBuffer_2_addr_reg_1955_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_1949[6]),
        .Q(lineBuffer_2_addr_reg_1955_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_1949[7]),
        .Q(lineBuffer_2_addr_reg_1955_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_1949[8]),
        .Q(lineBuffer_2_addr_reg_1955_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_1949[9]),
        .Q(lineBuffer_2_addr_reg_1955_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[0]),
        .Q(lineBuffer_addr_reg_1949[0]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[10]),
        .Q(lineBuffer_addr_reg_1949[10]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[1]),
        .Q(lineBuffer_addr_reg_1949[1]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[2]),
        .Q(lineBuffer_addr_reg_1949[2]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[3]),
        .Q(lineBuffer_addr_reg_1949[3]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[4]),
        .Q(lineBuffer_addr_reg_1949[4]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[5]),
        .Q(lineBuffer_addr_reg_1949[5]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[6]),
        .Q(lineBuffer_addr_reg_1949[6]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[7]),
        .Q(lineBuffer_addr_reg_1949[7]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[8]),
        .Q(lineBuffer_addr_reg_1949[8]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1955_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_2_address1[9]),
        .Q(lineBuffer_addr_reg_1949[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12 lineBuffer_U
       (.D({lineBuffer_U_n_8,lineBuffer_U_n_9,lineBuffer_U_n_10,lineBuffer_U_n_11,lineBuffer_U_n_12,lineBuffer_U_n_13,lineBuffer_U_n_14,lineBuffer_U_n_15,lineBuffer_U_n_16,lineBuffer_U_n_17}),
        .\PixBufVal_4_reg_2102_reg[0] (\PixBufVal_4_reg_2102_reg[0]_0 ),
        .\PixBufVal_4_reg_2102_reg[9] (\PixBufVal_4_reg_2102_reg[9]_0 ),
        .\PixBufVal_4_reg_2102_reg[9]_0 (\PixBufVal_4_reg_2102_reg[9]_1 ),
        .Q({\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[9] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[8] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[7] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[6] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[5] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[4] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[3] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[2] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[1] ,\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[0] }),
        .WEA(ap_condition_232),
        .address1(lineBuffer_2_address1),
        .and_ln1052_reg_1984_pp0_iter3_reg(and_ln1052_reg_1984_pp0_iter3_reg),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_init(ap_loop_init),
        .\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] (p_0_0_01184_217781807_i_fu_188),
        .\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] (p_0_0_01183_217801809_i_fu_192),
        .\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] (\ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 (\ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter2_down_reg_447_reg[9] (p_0_0_01185_217761805_i_fu_184),
        .\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] (p_0_1_0_0_011561709_i_fu_200),
        .\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] (p_0_2_0_0_011571712_i_fu_204__0),
        .\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] (\cmp161_i_reg_1961_reg_n_5_[0] ),
        .ce1(lineBuffer_2_ce1_local),
        .\cmp161_i_reg_1961_reg[0] ({lineBuffer_U_n_98,lineBuffer_U_n_99,lineBuffer_U_n_100,lineBuffer_U_n_101,lineBuffer_U_n_102,lineBuffer_U_n_103,lineBuffer_U_n_104,lineBuffer_U_n_105,lineBuffer_U_n_106,lineBuffer_U_n_107}),
        .\cmp161_i_reg_1961_reg[0]_0 ({lineBuffer_U_n_118,lineBuffer_U_n_119,lineBuffer_U_n_120,lineBuffer_U_n_121,lineBuffer_U_n_122,lineBuffer_U_n_123,lineBuffer_U_n_124,lineBuffer_U_n_125,lineBuffer_U_n_126,lineBuffer_U_n_127}),
        .\cmp161_i_reg_1961_reg[0]_1 ({lineBuffer_U_n_128,lineBuffer_U_n_129,lineBuffer_U_n_130,lineBuffer_U_n_131,lineBuffer_U_n_132,lineBuffer_U_n_133,lineBuffer_U_n_134,lineBuffer_U_n_135,lineBuffer_U_n_136,lineBuffer_U_n_137}),
        .cmp203_i_reg_470(cmp203_i_reg_470),
        .cmp59_i_reg_465(cmp59_i_reg_465),
        .\cmp59_i_reg_465_reg[0] ({lineBuffer_U_n_108,lineBuffer_U_n_109,lineBuffer_U_n_110,lineBuffer_U_n_111,lineBuffer_U_n_112,lineBuffer_U_n_113,lineBuffer_U_n_114,lineBuffer_U_n_115,lineBuffer_U_n_116,lineBuffer_U_n_117}),
        .\cmp59_i_reg_465_reg[0]_0 ({lineBuffer_U_n_138,lineBuffer_U_n_139,lineBuffer_U_n_140,lineBuffer_U_n_141,lineBuffer_U_n_142,lineBuffer_U_n_143,lineBuffer_U_n_144,lineBuffer_U_n_145,lineBuffer_U_n_146,lineBuffer_U_n_147}),
        .\cmp59_i_reg_465_reg[0]_1 ({lineBuffer_U_n_148,lineBuffer_U_n_149,lineBuffer_U_n_150,lineBuffer_U_n_151,lineBuffer_U_n_152,lineBuffer_U_n_153,lineBuffer_U_n_154,lineBuffer_U_n_155,lineBuffer_U_n_156,lineBuffer_U_n_157}),
        .d0(d0),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .icmp_ln891_reg_1945(icmp_ln891_reg_1945),
        .imgRB_empty_n(imgRB_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .\p_0_0_01183_217801809_i_fu_192_reg[9] ({lineBuffer_U_n_88,lineBuffer_U_n_89,lineBuffer_U_n_90,lineBuffer_U_n_91,lineBuffer_U_n_92,lineBuffer_U_n_93,lineBuffer_U_n_94,lineBuffer_U_n_95,lineBuffer_U_n_96,lineBuffer_U_n_97}),
        .\p_0_0_01183_217801809_i_fu_192_reg[9]_0 (\p_0_0_01183_217801809_i_fu_192_reg[9]_0 ),
        .\p_0_0_01184_217781807_i_fu_188_reg[9] ({lineBuffer_U_n_78,lineBuffer_U_n_79,lineBuffer_U_n_80,lineBuffer_U_n_81,lineBuffer_U_n_82,lineBuffer_U_n_83,lineBuffer_U_n_84,lineBuffer_U_n_85,lineBuffer_U_n_86,lineBuffer_U_n_87}),
        .\p_0_0_01184_217781807_i_fu_188_reg[9]_0 (\p_0_0_01184_217781807_i_fu_188_reg[9]_0 ),
        .\p_0_0_01185_217761805_i_fu_184_reg[9] ({lineBuffer_U_n_48,lineBuffer_U_n_49,lineBuffer_U_n_50,lineBuffer_U_n_51,lineBuffer_U_n_52,lineBuffer_U_n_53,lineBuffer_U_n_54,lineBuffer_U_n_55,lineBuffer_U_n_56,lineBuffer_U_n_57}),
        .\p_0_0_01185_217761805_i_fu_184_reg[9]_0 (\p_0_0_01185_217761805_i_fu_184_reg[9]_0 ),
        .\p_0_0_0_0_011551706_i_fu_196_reg[9] (right_fu_172__0),
        .\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 (\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 ),
        .\p_0_1_0_0_011561709_i_fu_200_reg[9] (right_1_fu_176),
        .\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 (\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ),
        .\p_0_2_0_0_011571712_i_fu_204_reg[9] (right_2_fu_180),
        .\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 (\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ),
        .q1(lineBuffer_q1),
        .ram_reg_bram_0_0(PixBufVal_fu_869_p3),
        .ram_reg_bram_0_1(\icmp_ln881_reg_1941_reg_n_5_[0] ),
        .ram_reg_bram_1_0({lineBuffer_U_n_58,lineBuffer_U_n_59,lineBuffer_U_n_60,lineBuffer_U_n_61,lineBuffer_U_n_62,lineBuffer_U_n_63,lineBuffer_U_n_64,lineBuffer_U_n_65,lineBuffer_U_n_66,lineBuffer_U_n_67}),
        .ram_reg_bram_1_1({lineBuffer_U_n_68,lineBuffer_U_n_69,lineBuffer_U_n_70,lineBuffer_U_n_71,lineBuffer_U_n_72,lineBuffer_U_n_73,lineBuffer_U_n_74,lineBuffer_U_n_75,lineBuffer_U_n_76,lineBuffer_U_n_77}),
        .ram_reg_bram_1_2(PixBufVal_4_fu_855_p3),
        .ram_reg_bram_1_3(PixBufVal_3_fu_862_p3),
        .ram_reg_bram_1_4(lineBuffer_addr_reg_1949),
        .\right_1_fu_176_reg[9] ({lineBuffer_U_n_188,lineBuffer_U_n_189,lineBuffer_U_n_190,lineBuffer_U_n_191,lineBuffer_U_n_192,lineBuffer_U_n_193,lineBuffer_U_n_194,lineBuffer_U_n_195,lineBuffer_U_n_196,lineBuffer_U_n_197}),
        .\right_2_fu_180_reg[9] ({lineBuffer_U_n_198,lineBuffer_U_n_199,lineBuffer_U_n_200,lineBuffer_U_n_201,lineBuffer_U_n_202,lineBuffer_U_n_203,lineBuffer_U_n_204,lineBuffer_U_n_205,lineBuffer_U_n_206,lineBuffer_U_n_207}),
        .\right_fu_172_reg[9] ({lineBuffer_U_n_208,lineBuffer_U_n_209,lineBuffer_U_n_210,lineBuffer_U_n_211,lineBuffer_U_n_212,lineBuffer_U_n_213,lineBuffer_U_n_214,lineBuffer_U_n_215,lineBuffer_U_n_216,lineBuffer_U_n_217}));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[2]_i_1 
       (.I0(push_0),
        .I1(imgRB_empty_n),
        .I2(cmp59_i_reg_465),
        .I3(Q[1]),
        .I4(\mOutPtr[2]_i_3_n_5 ),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \mOutPtr[2]_i_3 
       (.I0(\icmp_ln881_reg_1941_reg_n_5_[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(\mOutPtr[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_4 
       (.I0(push_0),
        .I1(imgRB_empty_n),
        .I2(cmp59_i_reg_465),
        .I3(Q[1]),
        .I4(\mOutPtr[2]_i_3_n_5 ),
        .O(p_9_in));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117861797_i_fu_168_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(\p_0_0_0116117861797_i_fu_168_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116117861797_i_load_reg_2000[0]),
        .Q(\p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116117861797_i_load_reg_2000[1]),
        .Q(\p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116117861797_i_load_reg_2000[2]),
        .Q(\p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116117861797_i_load_reg_2000[3]),
        .Q(\p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116117861797_i_load_reg_2000[4]),
        .Q(\p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116117861797_i_load_reg_2000[5]),
        .Q(\p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116117861797_i_load_reg_2000[6]),
        .Q(\p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116117861797_i_load_reg_2000[7]),
        .Q(\p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116117861797_i_load_reg_2000[8]),
        .Q(\p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116117861797_i_load_reg_2000[9]),
        .Q(\p_0_0_0116117861797_i_load_reg_2000_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[0] ),
        .Q(p_0_0_0116117861797_i_load_reg_2000[0]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[1] ),
        .Q(p_0_0_0116117861797_i_load_reg_2000[1]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[2] ),
        .Q(p_0_0_0116117861797_i_load_reg_2000[2]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[3] ),
        .Q(p_0_0_0116117861797_i_load_reg_2000[3]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[4] ),
        .Q(p_0_0_0116117861797_i_load_reg_2000[4]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[5] ),
        .Q(p_0_0_0116117861797_i_load_reg_2000[5]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[6] ),
        .Q(p_0_0_0116117861797_i_load_reg_2000[6]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[7] ),
        .Q(p_0_0_0116117861797_i_load_reg_2000[7]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[8] ),
        .Q(p_0_0_0116117861797_i_load_reg_2000[8]),
        .R(1'b0));
  FDRE \p_0_0_0116117861797_i_load_reg_2000_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0116117861797_i_fu_168_reg_n_5_[9] ),
        .Q(p_0_0_0116117861797_i_load_reg_2000[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(p_0_0_0116217841795_i_fu_164[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(p_0_0_0116217841795_i_fu_164[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(p_0_0_0116217841795_i_fu_164[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(p_0_0_0116217841795_i_fu_164[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(p_0_0_0116217841795_i_fu_164[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(p_0_0_0116217841795_i_fu_164[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(p_0_0_0116217841795_i_fu_164[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(p_0_0_0116217841795_i_fu_164[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(p_0_0_0116217841795_i_fu_164[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217841795_i_fu_164_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(p_0_0_0116217841795_i_fu_164[9]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116217841795_i_load_reg_1994[0]),
        .Q(\p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116217841795_i_load_reg_1994[1]),
        .Q(\p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116217841795_i_load_reg_1994[2]),
        .Q(\p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116217841795_i_load_reg_1994[3]),
        .Q(\p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116217841795_i_load_reg_1994[4]),
        .Q(\p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116217841795_i_load_reg_1994[5]),
        .Q(\p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116217841795_i_load_reg_1994[6]),
        .Q(\p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116217841795_i_load_reg_1994[7]),
        .Q(\p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116217841795_i_load_reg_1994[8]),
        .Q(\p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116217841795_i_load_reg_1994[9]),
        .Q(\p_0_0_0116217841795_i_load_reg_1994_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116217841795_i_fu_164[0]),
        .Q(p_0_0_0116217841795_i_load_reg_1994[0]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116217841795_i_fu_164[1]),
        .Q(p_0_0_0116217841795_i_load_reg_1994[1]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116217841795_i_fu_164[2]),
        .Q(p_0_0_0116217841795_i_load_reg_1994[2]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116217841795_i_fu_164[3]),
        .Q(p_0_0_0116217841795_i_load_reg_1994[3]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116217841795_i_fu_164[4]),
        .Q(p_0_0_0116217841795_i_load_reg_1994[4]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116217841795_i_fu_164[5]),
        .Q(p_0_0_0116217841795_i_load_reg_1994[5]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116217841795_i_fu_164[6]),
        .Q(p_0_0_0116217841795_i_load_reg_1994[6]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116217841795_i_fu_164[7]),
        .Q(p_0_0_0116217841795_i_load_reg_1994[7]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116217841795_i_fu_164[8]),
        .Q(p_0_0_0116217841795_i_load_reg_1994[8]),
        .R(1'b0));
  FDRE \p_0_0_0116217841795_i_load_reg_1994_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116217841795_i_fu_164[9]),
        .Q(p_0_0_0116217841795_i_load_reg_1994[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(p_0_0_0116317821793_i_fu_160[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(p_0_0_0116317821793_i_fu_160[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(p_0_0_0116317821793_i_fu_160[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(p_0_0_0116317821793_i_fu_160[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(p_0_0_0116317821793_i_fu_160[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(p_0_0_0116317821793_i_fu_160[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(p_0_0_0116317821793_i_fu_160[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(p_0_0_0116317821793_i_fu_160[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(p_0_0_0116317821793_i_fu_160[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317821793_i_fu_160_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(p_0_0_0116317821793_i_fu_160[9]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116317821793_i_load_reg_1988[0]),
        .Q(\p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116317821793_i_load_reg_1988[1]),
        .Q(\p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116317821793_i_load_reg_1988[2]),
        .Q(\p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116317821793_i_load_reg_1988[3]),
        .Q(\p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116317821793_i_load_reg_1988[4]),
        .Q(\p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116317821793_i_load_reg_1988[5]),
        .Q(\p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116317821793_i_load_reg_1988[6]),
        .Q(\p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116317821793_i_load_reg_1988[7]),
        .Q(\p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116317821793_i_load_reg_1988[8]),
        .Q(\p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0116317821793_i_load_reg_1988[9]),
        .Q(\p_0_0_0116317821793_i_load_reg_1988_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116317821793_i_fu_160[0]),
        .Q(p_0_0_0116317821793_i_load_reg_1988[0]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116317821793_i_fu_160[1]),
        .Q(p_0_0_0116317821793_i_load_reg_1988[1]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116317821793_i_fu_160[2]),
        .Q(p_0_0_0116317821793_i_load_reg_1988[2]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116317821793_i_fu_160[3]),
        .Q(p_0_0_0116317821793_i_load_reg_1988[3]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116317821793_i_fu_160[4]),
        .Q(p_0_0_0116317821793_i_load_reg_1988[4]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116317821793_i_fu_160[5]),
        .Q(p_0_0_0116317821793_i_load_reg_1988[5]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116317821793_i_fu_160[6]),
        .Q(p_0_0_0116317821793_i_load_reg_1988[6]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116317821793_i_fu_160[7]),
        .Q(p_0_0_0116317821793_i_load_reg_1988[7]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116317821793_i_fu_160[8]),
        .Q(p_0_0_0116317821793_i_load_reg_1988[8]),
        .R(1'b0));
  FDRE \p_0_0_0116317821793_i_load_reg_1988_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_0116317821793_i_fu_160[9]),
        .Q(p_0_0_0116317821793_i_load_reg_1988[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_157),
        .Q(p_0_0_01183_217801809_i_fu_192[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_156),
        .Q(p_0_0_01183_217801809_i_fu_192[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_155),
        .Q(p_0_0_01183_217801809_i_fu_192[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_154),
        .Q(p_0_0_01183_217801809_i_fu_192[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_153),
        .Q(p_0_0_01183_217801809_i_fu_192[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_152),
        .Q(p_0_0_01183_217801809_i_fu_192[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_151),
        .Q(p_0_0_01183_217801809_i_fu_192[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_150),
        .Q(p_0_0_01183_217801809_i_fu_192[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_149),
        .Q(p_0_0_01183_217801809_i_fu_192[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217801809_i_fu_192_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_148),
        .Q(p_0_0_01183_217801809_i_fu_192[9]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01183_217801809_i_load_reg_2033[0]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01183_217801809_i_load_reg_2033[1]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01183_217801809_i_load_reg_2033[2]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01183_217801809_i_load_reg_2033[3]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01183_217801809_i_load_reg_2033[4]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01183_217801809_i_load_reg_2033[5]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01183_217801809_i_load_reg_2033[6]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01183_217801809_i_load_reg_2033[7]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01183_217801809_i_load_reg_2033[8]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01183_217801809_i_load_reg_2033[9]),
        .Q(\p_0_0_01183_217801809_i_load_reg_2033_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01183_217801809_i_fu_192[0]),
        .Q(p_0_0_01183_217801809_i_load_reg_2033[0]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01183_217801809_i_fu_192[1]),
        .Q(p_0_0_01183_217801809_i_load_reg_2033[1]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01183_217801809_i_fu_192[2]),
        .Q(p_0_0_01183_217801809_i_load_reg_2033[2]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01183_217801809_i_fu_192[3]),
        .Q(p_0_0_01183_217801809_i_load_reg_2033[3]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01183_217801809_i_fu_192[4]),
        .Q(p_0_0_01183_217801809_i_load_reg_2033[4]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01183_217801809_i_fu_192[5]),
        .Q(p_0_0_01183_217801809_i_load_reg_2033[5]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01183_217801809_i_fu_192[6]),
        .Q(p_0_0_01183_217801809_i_load_reg_2033[6]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01183_217801809_i_fu_192[7]),
        .Q(p_0_0_01183_217801809_i_load_reg_2033[7]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01183_217801809_i_fu_192[8]),
        .Q(p_0_0_01183_217801809_i_load_reg_2033[8]),
        .R(1'b0));
  FDRE \p_0_0_01183_217801809_i_load_reg_2033_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01183_217801809_i_fu_192[9]),
        .Q(p_0_0_01183_217801809_i_load_reg_2033[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \p_0_0_01183_217801810_lcssa1846_i_fu_112[9]_i_1 
       (.I0(icmp_ln881_reg_1941_pp0_iter2_reg),
        .I1(Q[1]),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(\icmp_ln881_reg_1941_pp0_iter2_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_147),
        .Q(p_0_0_01184_217781807_i_fu_188[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_146),
        .Q(p_0_0_01184_217781807_i_fu_188[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_145),
        .Q(p_0_0_01184_217781807_i_fu_188[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_144),
        .Q(p_0_0_01184_217781807_i_fu_188[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_143),
        .Q(p_0_0_01184_217781807_i_fu_188[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_142),
        .Q(p_0_0_01184_217781807_i_fu_188[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_141),
        .Q(p_0_0_01184_217781807_i_fu_188[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_140),
        .Q(p_0_0_01184_217781807_i_fu_188[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_139),
        .Q(p_0_0_01184_217781807_i_fu_188[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217781807_i_fu_188_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_138),
        .Q(p_0_0_01184_217781807_i_fu_188[9]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01184_217781807_i_load_reg_2027[0]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01184_217781807_i_load_reg_2027[1]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01184_217781807_i_load_reg_2027[2]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01184_217781807_i_load_reg_2027[3]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01184_217781807_i_load_reg_2027[4]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01184_217781807_i_load_reg_2027[5]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01184_217781807_i_load_reg_2027[6]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01184_217781807_i_load_reg_2027[7]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01184_217781807_i_load_reg_2027[8]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01184_217781807_i_load_reg_2027[9]),
        .Q(\p_0_0_01184_217781807_i_load_reg_2027_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01184_217781807_i_fu_188[0]),
        .Q(p_0_0_01184_217781807_i_load_reg_2027[0]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01184_217781807_i_fu_188[1]),
        .Q(p_0_0_01184_217781807_i_load_reg_2027[1]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01184_217781807_i_fu_188[2]),
        .Q(p_0_0_01184_217781807_i_load_reg_2027[2]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01184_217781807_i_fu_188[3]),
        .Q(p_0_0_01184_217781807_i_load_reg_2027[3]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01184_217781807_i_fu_188[4]),
        .Q(p_0_0_01184_217781807_i_load_reg_2027[4]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01184_217781807_i_fu_188[5]),
        .Q(p_0_0_01184_217781807_i_load_reg_2027[5]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01184_217781807_i_fu_188[6]),
        .Q(p_0_0_01184_217781807_i_load_reg_2027[6]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01184_217781807_i_fu_188[7]),
        .Q(p_0_0_01184_217781807_i_load_reg_2027[7]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01184_217781807_i_fu_188[8]),
        .Q(p_0_0_01184_217781807_i_load_reg_2027[8]),
        .R(1'b0));
  FDRE \p_0_0_01184_217781807_i_load_reg_2027_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01184_217781807_i_fu_188[9]),
        .Q(p_0_0_01184_217781807_i_load_reg_2027[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_117),
        .Q(p_0_0_01185_217761805_i_fu_184[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_116),
        .Q(p_0_0_01185_217761805_i_fu_184[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_115),
        .Q(p_0_0_01185_217761805_i_fu_184[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_114),
        .Q(p_0_0_01185_217761805_i_fu_184[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_113),
        .Q(p_0_0_01185_217761805_i_fu_184[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_112),
        .Q(p_0_0_01185_217761805_i_fu_184[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_111),
        .Q(p_0_0_01185_217761805_i_fu_184[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_110),
        .Q(p_0_0_01185_217761805_i_fu_184[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_109),
        .Q(p_0_0_01185_217761805_i_fu_184[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217761805_i_fu_184_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(lineBuffer_U_n_108),
        .Q(p_0_0_01185_217761805_i_fu_184[9]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01185_217761805_i_load_reg_2021[0]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01185_217761805_i_load_reg_2021[1]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01185_217761805_i_load_reg_2021[2]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01185_217761805_i_load_reg_2021[3]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01185_217761805_i_load_reg_2021[4]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01185_217761805_i_load_reg_2021[5]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01185_217761805_i_load_reg_2021[6]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01185_217761805_i_load_reg_2021[7]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01185_217761805_i_load_reg_2021[8]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_01185_217761805_i_load_reg_2021[9]),
        .Q(\p_0_0_01185_217761805_i_load_reg_2021_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01185_217761805_i_fu_184[0]),
        .Q(p_0_0_01185_217761805_i_load_reg_2021[0]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01185_217761805_i_fu_184[1]),
        .Q(p_0_0_01185_217761805_i_load_reg_2021[1]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01185_217761805_i_fu_184[2]),
        .Q(p_0_0_01185_217761805_i_load_reg_2021[2]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01185_217761805_i_fu_184[3]),
        .Q(p_0_0_01185_217761805_i_load_reg_2021[3]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01185_217761805_i_fu_184[4]),
        .Q(p_0_0_01185_217761805_i_load_reg_2021[4]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01185_217761805_i_fu_184[5]),
        .Q(p_0_0_01185_217761805_i_load_reg_2021[5]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01185_217761805_i_fu_184[6]),
        .Q(p_0_0_01185_217761805_i_load_reg_2021[6]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01185_217761805_i_fu_184[7]),
        .Q(p_0_0_01185_217761805_i_load_reg_2021[7]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01185_217761805_i_fu_184[8]),
        .Q(p_0_0_01185_217761805_i_load_reg_2021[8]),
        .R(1'b0));
  FDRE \p_0_0_01185_217761805_i_load_reg_2021_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_0_01185_217761805_i_fu_184[9]),
        .Q(p_0_0_01185_217761805_i_load_reg_2021[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_107),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_106),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_105),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_104),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_103),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_102),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_101),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_100),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_99),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551706_i_fu_196_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_98),
        .Q(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_011551706_i_load_reg_2039[0]),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_011551706_i_load_reg_2039[1]),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_011551706_i_load_reg_2039[2]),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_011551706_i_load_reg_2039[3]),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_011551706_i_load_reg_2039[4]),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_011551706_i_load_reg_2039[5]),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_011551706_i_load_reg_2039[6]),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_011551706_i_load_reg_2039[7]),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_011551706_i_load_reg_2039[8]),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_011551706_i_load_reg_2039[9]),
        .Q(\p_0_0_0_0_011551706_i_load_reg_2039_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[0] ),
        .Q(p_0_0_0_0_011551706_i_load_reg_2039[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[1] ),
        .Q(p_0_0_0_0_011551706_i_load_reg_2039[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[2] ),
        .Q(p_0_0_0_0_011551706_i_load_reg_2039[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[3] ),
        .Q(p_0_0_0_0_011551706_i_load_reg_2039[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[4] ),
        .Q(p_0_0_0_0_011551706_i_load_reg_2039[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[5] ),
        .Q(p_0_0_0_0_011551706_i_load_reg_2039[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[6] ),
        .Q(p_0_0_0_0_011551706_i_load_reg_2039[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[7] ),
        .Q(p_0_0_0_0_011551706_i_load_reg_2039[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[8] ),
        .Q(p_0_0_0_0_011551706_i_load_reg_2039[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551706_i_load_reg_2039_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(\p_0_0_0_0_011551706_i_fu_196_reg_n_5_[9] ),
        .Q(p_0_0_0_0_011551706_i_load_reg_2039[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_127),
        .Q(p_0_1_0_0_011561709_i_fu_200[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_126),
        .Q(p_0_1_0_0_011561709_i_fu_200[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_125),
        .Q(p_0_1_0_0_011561709_i_fu_200[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_124),
        .Q(p_0_1_0_0_011561709_i_fu_200[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_123),
        .Q(p_0_1_0_0_011561709_i_fu_200[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_122),
        .Q(p_0_1_0_0_011561709_i_fu_200[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_121),
        .Q(p_0_1_0_0_011561709_i_fu_200[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_120),
        .Q(p_0_1_0_0_011561709_i_fu_200[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_119),
        .Q(p_0_1_0_0_011561709_i_fu_200[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561709_i_fu_200_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_118),
        .Q(p_0_1_0_0_011561709_i_fu_200[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_011561709_i_load_reg_2045[0]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_011561709_i_load_reg_2045[1]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_011561709_i_load_reg_2045[2]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_011561709_i_load_reg_2045[3]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_011561709_i_load_reg_2045[4]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_011561709_i_load_reg_2045[5]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_011561709_i_load_reg_2045[6]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_011561709_i_load_reg_2045[7]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_011561709_i_load_reg_2045[8]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_011561709_i_load_reg_2045[9]),
        .Q(\p_0_1_0_0_011561709_i_load_reg_2045_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_1_0_0_011561709_i_fu_200[0]),
        .Q(p_0_1_0_0_011561709_i_load_reg_2045[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_1_0_0_011561709_i_fu_200[1]),
        .Q(p_0_1_0_0_011561709_i_load_reg_2045[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_1_0_0_011561709_i_fu_200[2]),
        .Q(p_0_1_0_0_011561709_i_load_reg_2045[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_1_0_0_011561709_i_fu_200[3]),
        .Q(p_0_1_0_0_011561709_i_load_reg_2045[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_1_0_0_011561709_i_fu_200[4]),
        .Q(p_0_1_0_0_011561709_i_load_reg_2045[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_1_0_0_011561709_i_fu_200[5]),
        .Q(p_0_1_0_0_011561709_i_load_reg_2045[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_1_0_0_011561709_i_fu_200[6]),
        .Q(p_0_1_0_0_011561709_i_load_reg_2045[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_1_0_0_011561709_i_fu_200[7]),
        .Q(p_0_1_0_0_011561709_i_load_reg_2045[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_1_0_0_011561709_i_fu_200[8]),
        .Q(p_0_1_0_0_011561709_i_load_reg_2045[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561709_i_load_reg_2045_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_1_0_0_011561709_i_fu_200[9]),
        .Q(p_0_1_0_0_011561709_i_load_reg_2045[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_137),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_136),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_135),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_134),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_133),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_132),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_131),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_130),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_129),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571712_i_fu_204_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551706_i_fu_196),
        .D(lineBuffer_U_n_128),
        .Q(p_0_2_0_0_011571712_i_fu_204__0[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_011571712_i_load_reg_2051[0]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_011571712_i_load_reg_2051[1]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_011571712_i_load_reg_2051[2]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_011571712_i_load_reg_2051[3]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_011571712_i_load_reg_2051[4]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_011571712_i_load_reg_2051[5]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_011571712_i_load_reg_2051[6]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_011571712_i_load_reg_2051[7]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_011571712_i_load_reg_2051[8]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_011571712_i_load_reg_2051[9]),
        .Q(\p_0_2_0_0_011571712_i_load_reg_2051_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_2_0_0_011571712_i_fu_204__0[0]),
        .Q(p_0_2_0_0_011571712_i_load_reg_2051[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_2_0_0_011571712_i_fu_204__0[1]),
        .Q(p_0_2_0_0_011571712_i_load_reg_2051[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_2_0_0_011571712_i_fu_204__0[2]),
        .Q(p_0_2_0_0_011571712_i_load_reg_2051[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_2_0_0_011571712_i_fu_204__0[3]),
        .Q(p_0_2_0_0_011571712_i_load_reg_2051[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_2_0_0_011571712_i_fu_204__0[4]),
        .Q(p_0_2_0_0_011571712_i_load_reg_2051[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_2_0_0_011571712_i_fu_204__0[5]),
        .Q(p_0_2_0_0_011571712_i_load_reg_2051[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_2_0_0_011571712_i_fu_204__0[6]),
        .Q(p_0_2_0_0_011571712_i_load_reg_2051[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_2_0_0_011571712_i_fu_204__0[7]),
        .Q(p_0_2_0_0_011571712_i_load_reg_2051[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_2_0_0_011571712_i_fu_204__0[8]),
        .Q(p_0_2_0_0_011571712_i_load_reg_2051[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571712_i_load_reg_2051_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(p_0_2_0_0_011571712_i_fu_204__0[9]),
        .Q(p_0_2_0_0_011571712_i_load_reg_2051[9]),
        .R(1'b0));
  CARRY8 p_2_out__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_2_out__1_carry_n_5,p_2_out__1_carry_n_6,p_2_out__1_carry_n_7,p_2_out__1_carry_n_8,p_2_out__1_carry_n_9,p_2_out__1_carry_n_10,p_2_out__1_carry_n_11,p_2_out__1_carry_n_12}),
        .DI({p_2_out__1_carry_i_1_n_5,p_2_out__1_carry_i_2_n_5,p_2_out__1_carry_i_3_n_5,p_2_out__1_carry_i_4_n_5,p_2_out__1_carry_i_5_n_5,p_2_out__1_carry_i_6_n_5,p_2_out__1_carry_i_7_n_5,add_ln1030_reg_2147[0]}),
        .O(NLW_p_2_out__1_carry_O_UNCONNECTED[7:0]),
        .S({p_2_out__1_carry_i_8_n_5,p_2_out__1_carry_i_9_n_5,p_2_out__1_carry_i_10_n_5,p_2_out__1_carry_i_11_n_5,p_2_out__1_carry_i_12_n_5,p_2_out__1_carry_i_13_n_5,p_2_out__1_carry_i_14_n_5,p_2_out__1_carry_i_15_n_5}));
  CARRY8 p_2_out__1_carry__0
       (.CI(p_2_out__1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_p_2_out__1_carry__0_CO_UNCONNECTED[7:4],p_2_out__1_carry__0_n_9,p_2_out__1_carry__0_n_10,p_2_out__1_carry__0_n_11,p_2_out__1_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,p_2_out__1_carry__0_i_1_n_5,p_2_out__1_carry__0_i_2_n_5,p_2_out__1_carry__0_i_3_n_5,p_2_out__1_carry__0_i_4_n_5}),
        .O(NLW_p_2_out__1_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,p_2_out__1_carry__0_i_5_n_5,p_2_out__1_carry__0_i_6_n_5,p_2_out__1_carry__0_i_7_n_5,p_2_out__1_carry__0_i_8_n_5}));
  LUT5 #(
    .INIT(32'h06660006)) 
    p_2_out__1_carry__0_i_1
       (.I0(add_ln1030_2_reg_2152[10]),
        .I1(add_ln1030_reg_2147[10]),
        .I2(add_ln1030_2_reg_2152[9]),
        .I3(p_2_out__1_carry__0_i_9_n_5),
        .I4(p_2_out__1_carry__0_i_10_n_5),
        .O(p_2_out__1_carry__0_i_1_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry__0_i_10
       (.I0(sub_ln61_7_reg_2127[9]),
        .I1(sub_ln1027_reg_2117),
        .I2(trunc_ln61_7_reg_2122[9]),
        .O(p_2_out__1_carry__0_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h96999666)) 
    p_2_out__1_carry__0_i_11
       (.I0(add_ln1030_2_reg_2152[9]),
        .I1(p_2_out__1_carry__0_i_10_n_5),
        .I2(sub_ln61_8_reg_2142[9]),
        .I3(sub_ln1028_reg_2132),
        .I4(trunc_ln61_8_reg_2137[9]),
        .O(p_2_out__1_carry__0_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h00E2E2FF)) 
    p_2_out__1_carry__0_i_12
       (.I0(trunc_ln61_7_reg_2122[8]),
        .I1(sub_ln1027_reg_2117),
        .I2(sub_ln61_7_reg_2127[8]),
        .I3(p_2_out__1_carry__0_i_15_n_5),
        .I4(add_ln1030_2_reg_2152[8]),
        .O(p_2_out__1_carry__0_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h96999666)) 
    p_2_out__1_carry__0_i_13
       (.I0(add_ln1030_2_reg_2152[8]),
        .I1(p_2_out__1_carry__0_i_16_n_5),
        .I2(sub_ln61_8_reg_2142[8]),
        .I3(sub_ln1028_reg_2132),
        .I4(trunc_ln61_8_reg_2137[8]),
        .O(p_2_out__1_carry__0_i_13_n_5));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h00E2E2FF)) 
    p_2_out__1_carry__0_i_14
       (.I0(trunc_ln61_7_reg_2122[7]),
        .I1(sub_ln1027_reg_2117),
        .I2(sub_ln61_7_reg_2127[7]),
        .I3(p_2_out__1_carry__0_i_17_n_5),
        .I4(add_ln1030_2_reg_2152[7]),
        .O(p_2_out__1_carry__0_i_14_n_5));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry__0_i_15
       (.I0(sub_ln61_8_reg_2142[8]),
        .I1(sub_ln1028_reg_2132),
        .I2(trunc_ln61_8_reg_2137[8]),
        .O(p_2_out__1_carry__0_i_15_n_5));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry__0_i_16
       (.I0(sub_ln61_7_reg_2127[8]),
        .I1(sub_ln1027_reg_2117),
        .I2(trunc_ln61_7_reg_2122[8]),
        .O(p_2_out__1_carry__0_i_16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry__0_i_17
       (.I0(sub_ln61_8_reg_2142[7]),
        .I1(sub_ln1028_reg_2132),
        .I2(trunc_ln61_8_reg_2137[7]),
        .O(p_2_out__1_carry__0_i_17_n_5));
  LUT3 #(
    .INIT(8'hE8)) 
    p_2_out__1_carry__0_i_2
       (.I0(p_2_out__1_carry__0_i_11_n_5),
        .I1(add_ln1030_reg_2147[9]),
        .I2(p_2_out__1_carry__0_i_12_n_5),
        .O(p_2_out__1_carry__0_i_2_n_5));
  LUT3 #(
    .INIT(8'hE8)) 
    p_2_out__1_carry__0_i_3
       (.I0(p_2_out__1_carry__0_i_13_n_5),
        .I1(add_ln1030_reg_2147[8]),
        .I2(p_2_out__1_carry__0_i_14_n_5),
        .O(p_2_out__1_carry__0_i_3_n_5));
  LUT3 #(
    .INIT(8'hE8)) 
    p_2_out__1_carry__0_i_4
       (.I0(p_2_out__1_carry_i_28_n_5),
        .I1(add_ln1030_reg_2147[7]),
        .I2(p_2_out__1_carry_i_29_n_5),
        .O(p_2_out__1_carry__0_i_4_n_5));
  LUT5 #(
    .INIT(32'hFFD42BFF)) 
    p_2_out__1_carry__0_i_5
       (.I0(p_2_out__1_carry__0_i_10_n_5),
        .I1(p_2_out__1_carry__0_i_9_n_5),
        .I2(add_ln1030_2_reg_2152[9]),
        .I3(add_ln1030_2_reg_2152[10]),
        .I4(add_ln1030_reg_2147[10]),
        .O(p_2_out__1_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'hA665599A599AA665)) 
    p_2_out__1_carry__0_i_6
       (.I0(p_2_out__1_carry__0_i_2_n_5),
        .I1(p_2_out__1_carry__0_i_10_n_5),
        .I2(p_2_out__1_carry__0_i_9_n_5),
        .I3(add_ln1030_2_reg_2152[9]),
        .I4(add_ln1030_reg_2147[10]),
        .I5(add_ln1030_2_reg_2152[10]),
        .O(p_2_out__1_carry__0_i_6_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    p_2_out__1_carry__0_i_7
       (.I0(p_2_out__1_carry__0_i_11_n_5),
        .I1(add_ln1030_reg_2147[9]),
        .I2(p_2_out__1_carry__0_i_12_n_5),
        .I3(p_2_out__1_carry__0_i_3_n_5),
        .O(p_2_out__1_carry__0_i_7_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    p_2_out__1_carry__0_i_8
       (.I0(p_2_out__1_carry__0_i_13_n_5),
        .I1(add_ln1030_reg_2147[8]),
        .I2(p_2_out__1_carry__0_i_14_n_5),
        .I3(p_2_out__1_carry__0_i_4_n_5),
        .O(p_2_out__1_carry__0_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry__0_i_9
       (.I0(sub_ln61_8_reg_2142[9]),
        .I1(sub_ln1028_reg_2132),
        .I2(trunc_ln61_8_reg_2137[9]),
        .O(p_2_out__1_carry__0_i_9_n_5));
  LUT3 #(
    .INIT(8'hE8)) 
    p_2_out__1_carry_i_1
       (.I0(p_2_out__1_carry_i_16_n_5),
        .I1(add_ln1030_reg_2147[6]),
        .I2(p_2_out__1_carry_i_17_n_5),
        .O(p_2_out__1_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    p_2_out__1_carry_i_10
       (.I0(p_2_out__1_carry_i_18_n_5),
        .I1(add_ln1030_reg_2147[5]),
        .I2(p_2_out__1_carry_i_19_n_5),
        .I3(p_2_out__1_carry_i_3_n_5),
        .O(p_2_out__1_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    p_2_out__1_carry_i_11
       (.I0(p_2_out__1_carry_i_20_n_5),
        .I1(add_ln1030_reg_2147[4]),
        .I2(p_2_out__1_carry_i_21_n_5),
        .I3(p_2_out__1_carry_i_4_n_5),
        .O(p_2_out__1_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    p_2_out__1_carry_i_12
       (.I0(p_2_out__1_carry_i_22_n_5),
        .I1(add_ln1030_reg_2147[3]),
        .I2(p_2_out__1_carry_i_23_n_5),
        .I3(p_2_out__1_carry_i_5_n_5),
        .O(p_2_out__1_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    p_2_out__1_carry_i_13
       (.I0(p_2_out__1_carry_i_6_n_5),
        .I1(add_ln1030_2_reg_2152[2]),
        .I2(p_2_out__1_carry_i_24_n_5),
        .I3(p_2_out__1_carry_i_25_n_5),
        .I4(add_ln1030_reg_2147[2]),
        .I5(p_2_out__1_carry_i_26_n_5),
        .O(p_2_out__1_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h6996696996966996)) 
    p_2_out__1_carry_i_14
       (.I0(add_ln1030_reg_2147[1]),
        .I1(add_ln1030_2_reg_2152[1]),
        .I2(p_2_out__1_carry_i_27_n_5),
        .I3(add_ln1030_2_reg_2152[0]),
        .I4(trunc_ln61_7_reg_2122[0]),
        .I5(trunc_ln61_8_reg_2137[0]),
        .O(p_2_out__1_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    p_2_out__1_carry_i_15
       (.I0(trunc_ln61_7_reg_2122[0]),
        .I1(trunc_ln61_8_reg_2137[0]),
        .I2(add_ln1030_2_reg_2152[0]),
        .I3(add_ln1030_reg_2147[0]),
        .O(p_2_out__1_carry_i_15_n_5));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h96999666)) 
    p_2_out__1_carry_i_16
       (.I0(add_ln1030_2_reg_2152[6]),
        .I1(p_2_out__1_carry_i_30_n_5),
        .I2(sub_ln61_8_reg_2142[6]),
        .I3(sub_ln1028_reg_2132),
        .I4(trunc_ln61_8_reg_2137[6]),
        .O(p_2_out__1_carry_i_16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h00E2E2FF)) 
    p_2_out__1_carry_i_17
       (.I0(trunc_ln61_7_reg_2122[5]),
        .I1(sub_ln1027_reg_2117),
        .I2(sub_ln61_7_reg_2127[5]),
        .I3(p_2_out__1_carry_i_31_n_5),
        .I4(add_ln1030_2_reg_2152[5]),
        .O(p_2_out__1_carry_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h96999666)) 
    p_2_out__1_carry_i_18
       (.I0(add_ln1030_2_reg_2152[5]),
        .I1(p_2_out__1_carry_i_32_n_5),
        .I2(sub_ln61_8_reg_2142[5]),
        .I3(sub_ln1028_reg_2132),
        .I4(trunc_ln61_8_reg_2137[5]),
        .O(p_2_out__1_carry_i_18_n_5));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h00E2E2FF)) 
    p_2_out__1_carry_i_19
       (.I0(trunc_ln61_7_reg_2122[4]),
        .I1(sub_ln1027_reg_2117),
        .I2(sub_ln61_7_reg_2127[4]),
        .I3(p_2_out__1_carry_i_33_n_5),
        .I4(add_ln1030_2_reg_2152[4]),
        .O(p_2_out__1_carry_i_19_n_5));
  LUT3 #(
    .INIT(8'hE8)) 
    p_2_out__1_carry_i_2
       (.I0(p_2_out__1_carry_i_18_n_5),
        .I1(add_ln1030_reg_2147[5]),
        .I2(p_2_out__1_carry_i_19_n_5),
        .O(p_2_out__1_carry_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h96999666)) 
    p_2_out__1_carry_i_20
       (.I0(add_ln1030_2_reg_2152[4]),
        .I1(p_2_out__1_carry_i_34_n_5),
        .I2(sub_ln61_8_reg_2142[4]),
        .I3(sub_ln1028_reg_2132),
        .I4(trunc_ln61_8_reg_2137[4]),
        .O(p_2_out__1_carry_i_20_n_5));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h00E2E2FF)) 
    p_2_out__1_carry_i_21
       (.I0(trunc_ln61_7_reg_2122[3]),
        .I1(sub_ln1027_reg_2117),
        .I2(sub_ln61_7_reg_2127[3]),
        .I3(p_2_out__1_carry_i_35_n_5),
        .I4(add_ln1030_2_reg_2152[3]),
        .O(p_2_out__1_carry_i_21_n_5));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h96999666)) 
    p_2_out__1_carry_i_22
       (.I0(add_ln1030_2_reg_2152[3]),
        .I1(p_2_out__1_carry_i_36_n_5),
        .I2(sub_ln61_8_reg_2142[3]),
        .I3(sub_ln1028_reg_2132),
        .I4(trunc_ln61_8_reg_2137[3]),
        .O(p_2_out__1_carry_i_22_n_5));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h00E2E2FF)) 
    p_2_out__1_carry_i_23
       (.I0(trunc_ln61_7_reg_2122[2]),
        .I1(sub_ln1027_reg_2117),
        .I2(sub_ln61_7_reg_2127[2]),
        .I3(p_2_out__1_carry_i_25_n_5),
        .I4(add_ln1030_2_reg_2152[2]),
        .O(p_2_out__1_carry_i_23_n_5));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry_i_24
       (.I0(sub_ln61_7_reg_2127[2]),
        .I1(sub_ln1027_reg_2117),
        .I2(trunc_ln61_7_reg_2122[2]),
        .O(p_2_out__1_carry_i_24_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry_i_25
       (.I0(sub_ln61_8_reg_2142[2]),
        .I1(sub_ln1028_reg_2132),
        .I2(trunc_ln61_8_reg_2137[2]),
        .O(p_2_out__1_carry_i_25_n_5));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    p_2_out__1_carry_i_26
       (.I0(trunc_ln61_8_reg_2137[1]),
        .I1(sub_ln1028_reg_2132),
        .I2(sub_ln61_8_reg_2142[1]),
        .I3(trunc_ln61_7_reg_2122[1]),
        .I4(sub_ln1027_reg_2117),
        .I5(sub_ln61_7_reg_2127[1]),
        .O(p_2_out__1_carry_i_26_n_5));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    p_2_out__1_carry_i_27
       (.I0(trunc_ln61_8_reg_2137[1]),
        .I1(sub_ln1028_reg_2132),
        .I2(sub_ln61_8_reg_2142[1]),
        .I3(trunc_ln61_7_reg_2122[1]),
        .I4(sub_ln1027_reg_2117),
        .I5(sub_ln61_7_reg_2127[1]),
        .O(p_2_out__1_carry_i_27_n_5));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h96999666)) 
    p_2_out__1_carry_i_28
       (.I0(add_ln1030_2_reg_2152[7]),
        .I1(p_2_out__1_carry_i_37_n_5),
        .I2(sub_ln61_8_reg_2142[7]),
        .I3(sub_ln1028_reg_2132),
        .I4(trunc_ln61_8_reg_2137[7]),
        .O(p_2_out__1_carry_i_28_n_5));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h00E2E2FF)) 
    p_2_out__1_carry_i_29
       (.I0(trunc_ln61_7_reg_2122[6]),
        .I1(sub_ln1027_reg_2117),
        .I2(sub_ln61_7_reg_2127[6]),
        .I3(p_2_out__1_carry_i_38_n_5),
        .I4(add_ln1030_2_reg_2152[6]),
        .O(p_2_out__1_carry_i_29_n_5));
  LUT3 #(
    .INIT(8'hE8)) 
    p_2_out__1_carry_i_3
       (.I0(p_2_out__1_carry_i_20_n_5),
        .I1(add_ln1030_reg_2147[4]),
        .I2(p_2_out__1_carry_i_21_n_5),
        .O(p_2_out__1_carry_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry_i_30
       (.I0(sub_ln61_7_reg_2127[6]),
        .I1(sub_ln1027_reg_2117),
        .I2(trunc_ln61_7_reg_2122[6]),
        .O(p_2_out__1_carry_i_30_n_5));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry_i_31
       (.I0(sub_ln61_8_reg_2142[5]),
        .I1(sub_ln1028_reg_2132),
        .I2(trunc_ln61_8_reg_2137[5]),
        .O(p_2_out__1_carry_i_31_n_5));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry_i_32
       (.I0(sub_ln61_7_reg_2127[5]),
        .I1(sub_ln1027_reg_2117),
        .I2(trunc_ln61_7_reg_2122[5]),
        .O(p_2_out__1_carry_i_32_n_5));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry_i_33
       (.I0(sub_ln61_8_reg_2142[4]),
        .I1(sub_ln1028_reg_2132),
        .I2(trunc_ln61_8_reg_2137[4]),
        .O(p_2_out__1_carry_i_33_n_5));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry_i_34
       (.I0(sub_ln61_7_reg_2127[4]),
        .I1(sub_ln1027_reg_2117),
        .I2(trunc_ln61_7_reg_2122[4]),
        .O(p_2_out__1_carry_i_34_n_5));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry_i_35
       (.I0(sub_ln61_8_reg_2142[3]),
        .I1(sub_ln1028_reg_2132),
        .I2(trunc_ln61_8_reg_2137[3]),
        .O(p_2_out__1_carry_i_35_n_5));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry_i_36
       (.I0(sub_ln61_7_reg_2127[3]),
        .I1(sub_ln1027_reg_2117),
        .I2(trunc_ln61_7_reg_2122[3]),
        .O(p_2_out__1_carry_i_36_n_5));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry_i_37
       (.I0(sub_ln61_7_reg_2127[7]),
        .I1(sub_ln1027_reg_2117),
        .I2(trunc_ln61_7_reg_2122[7]),
        .O(p_2_out__1_carry_i_37_n_5));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_2_out__1_carry_i_38
       (.I0(sub_ln61_8_reg_2142[6]),
        .I1(sub_ln1028_reg_2132),
        .I2(trunc_ln61_8_reg_2137[6]),
        .O(p_2_out__1_carry_i_38_n_5));
  LUT3 #(
    .INIT(8'hE8)) 
    p_2_out__1_carry_i_4
       (.I0(p_2_out__1_carry_i_22_n_5),
        .I1(add_ln1030_reg_2147[3]),
        .I2(p_2_out__1_carry_i_23_n_5),
        .O(p_2_out__1_carry_i_4_n_5));
  LUT5 #(
    .INIT(32'h96FF0096)) 
    p_2_out__1_carry_i_5
       (.I0(add_ln1030_2_reg_2152[2]),
        .I1(p_2_out__1_carry_i_24_n_5),
        .I2(p_2_out__1_carry_i_25_n_5),
        .I3(p_2_out__1_carry_i_26_n_5),
        .I4(add_ln1030_reg_2147[2]),
        .O(p_2_out__1_carry_i_5_n_5));
  LUT3 #(
    .INIT(8'hB2)) 
    p_2_out__1_carry_i_6
       (.I0(p_2_out__1_carry_i_27_n_5),
        .I1(add_ln1030_2_reg_2152[1]),
        .I2(add_ln1030_reg_2147[1]),
        .O(p_2_out__1_carry_i_6_n_5));
  LUT3 #(
    .INIT(8'h69)) 
    p_2_out__1_carry_i_7
       (.I0(p_2_out__1_carry_i_27_n_5),
        .I1(add_ln1030_2_reg_2152[1]),
        .I2(add_ln1030_reg_2147[1]),
        .O(p_2_out__1_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    p_2_out__1_carry_i_8
       (.I0(p_2_out__1_carry_i_28_n_5),
        .I1(add_ln1030_reg_2147[7]),
        .I2(p_2_out__1_carry_i_29_n_5),
        .I3(p_2_out__1_carry_i_1_n_5),
        .O(p_2_out__1_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    p_2_out__1_carry_i_9
       (.I0(p_2_out__1_carry_i_16_n_5),
        .I1(add_ln1030_reg_2147[6]),
        .I2(p_2_out__1_carry_i_17_n_5),
        .I3(p_2_out__1_carry_i_2_n_5),
        .O(p_2_out__1_carry_i_9_n_5));
  LUT3 #(
    .INIT(8'h04)) 
    \pix_7_reg_409[9]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln881_reg_1941_reg_n_5_[0] ),
        .O(pix_7_reg_409));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[0] ),
        .Q(pix_7_reg_409_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[1] ),
        .Q(pix_7_reg_409_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[2] ),
        .Q(pix_7_reg_409_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[3] ),
        .Q(pix_7_reg_409_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[4] ),
        .Q(pix_7_reg_409_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[5] ),
        .Q(pix_7_reg_409_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[6] ),
        .Q(pix_7_reg_409_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[7] ),
        .Q(pix_7_reg_409_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[8] ),
        .Q(pix_7_reg_409_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_7_reg_409_reg_n_5_[9] ),
        .Q(pix_7_reg_409_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_7_reg_409_pp0_iter2_reg[0]),
        .Q(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_7_reg_409_pp0_iter2_reg[1]),
        .Q(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_7_reg_409_pp0_iter2_reg[2]),
        .Q(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_7_reg_409_pp0_iter2_reg[3]),
        .Q(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_7_reg_409_pp0_iter2_reg[4]),
        .Q(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_7_reg_409_pp0_iter2_reg[5]),
        .Q(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_7_reg_409_pp0_iter2_reg[6]),
        .Q(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_7_reg_409_pp0_iter2_reg[7]),
        .Q(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_7_reg_409_pp0_iter2_reg[8]),
        .Q(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \pix_7_reg_409_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_7_reg_409_pp0_iter2_reg[9]),
        .Q(\pix_reg_419_pp0_iter3_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[0] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_197),
        .Q(\pix_7_reg_409_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[1] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_196),
        .Q(\pix_7_reg_409_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[2] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_195),
        .Q(\pix_7_reg_409_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[3] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_194),
        .Q(\pix_7_reg_409_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[4] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_193),
        .Q(\pix_7_reg_409_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[5] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_192),
        .Q(\pix_7_reg_409_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[6] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_191),
        .Q(\pix_7_reg_409_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[7] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_190),
        .Q(\pix_7_reg_409_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[8] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_189),
        .Q(\pix_7_reg_409_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \pix_7_reg_409_reg[9] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_188),
        .Q(\pix_7_reg_409_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[0]),
        .Q(pix_8_reg_399_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[1]),
        .Q(pix_8_reg_399_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[2]),
        .Q(pix_8_reg_399_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[3]),
        .Q(pix_8_reg_399_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[4]),
        .Q(pix_8_reg_399_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[5]),
        .Q(pix_8_reg_399_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[6]),
        .Q(pix_8_reg_399_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[7]),
        .Q(pix_8_reg_399_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[8]),
        .Q(pix_8_reg_399_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399[9]),
        .Q(pix_8_reg_399_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399_pp0_iter2_reg[0]),
        .Q(pix_8_reg_399_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399_pp0_iter2_reg[1]),
        .Q(pix_8_reg_399_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399_pp0_iter2_reg[2]),
        .Q(pix_8_reg_399_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399_pp0_iter2_reg[3]),
        .Q(pix_8_reg_399_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399_pp0_iter2_reg[4]),
        .Q(pix_8_reg_399_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399_pp0_iter2_reg[5]),
        .Q(pix_8_reg_399_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399_pp0_iter2_reg[6]),
        .Q(pix_8_reg_399_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399_pp0_iter2_reg[7]),
        .Q(pix_8_reg_399_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399_pp0_iter2_reg[8]),
        .Q(pix_8_reg_399_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \pix_8_reg_399_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_8_reg_399_pp0_iter2_reg[9]),
        .Q(pix_8_reg_399_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[0] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_207),
        .Q(pix_8_reg_399[0]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[1] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_206),
        .Q(pix_8_reg_399[1]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[2] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_205),
        .Q(pix_8_reg_399[2]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[3] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_204),
        .Q(pix_8_reg_399[3]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[4] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_203),
        .Q(pix_8_reg_399[4]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[5] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_202),
        .Q(pix_8_reg_399[5]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[6] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_201),
        .Q(pix_8_reg_399[6]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[7] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_200),
        .Q(pix_8_reg_399[7]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[8] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_199),
        .Q(pix_8_reg_399[8]),
        .R(1'b0));
  FDRE \pix_8_reg_399_reg[9] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_198),
        .Q(pix_8_reg_399[9]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[0]),
        .Q(pix_reg_419_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[1]),
        .Q(pix_reg_419_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[2]),
        .Q(pix_reg_419_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[3]),
        .Q(pix_reg_419_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[4]),
        .Q(pix_reg_419_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[5]),
        .Q(pix_reg_419_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[6]),
        .Q(pix_reg_419_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[7]),
        .Q(pix_reg_419_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[8]),
        .Q(pix_reg_419_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419__0[9]),
        .Q(pix_reg_419_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419_pp0_iter2_reg[0]),
        .Q(pix_reg_419_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419_pp0_iter2_reg[1]),
        .Q(pix_reg_419_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419_pp0_iter2_reg[2]),
        .Q(pix_reg_419_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419_pp0_iter2_reg[3]),
        .Q(pix_reg_419_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419_pp0_iter2_reg[4]),
        .Q(pix_reg_419_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419_pp0_iter2_reg[5]),
        .Q(pix_reg_419_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419_pp0_iter2_reg[6]),
        .Q(pix_reg_419_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419_pp0_iter2_reg[7]),
        .Q(pix_reg_419_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419_pp0_iter2_reg[8]),
        .Q(pix_reg_419_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \pix_reg_419_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_419_pp0_iter2_reg[9]),
        .Q(pix_reg_419_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[0] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_217),
        .Q(pix_reg_419__0[0]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[1] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_216),
        .Q(pix_reg_419__0[1]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[2] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_215),
        .Q(pix_reg_419__0[2]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[3] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_214),
        .Q(pix_reg_419__0[3]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[4] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_213),
        .Q(pix_reg_419__0[4]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[5] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_212),
        .Q(pix_reg_419__0[5]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[6] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_211),
        .Q(pix_reg_419__0[6]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[7] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_210),
        .Q(pix_reg_419__0[7]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[8] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_209),
        .Q(pix_reg_419__0[8]),
        .R(1'b0));
  FDRE \pix_reg_419_reg[9] 
       (.C(ap_clk),
        .CE(pix_7_reg_409),
        .D(lineBuffer_U_n_208),
        .Q(pix_reg_419__0[9]),
        .R(1'b0));
  CARRY8 r_2_fu_1611_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({r_2_fu_1611_p2_carry_n_5,r_2_fu_1611_p2_carry_n_6,r_2_fu_1611_p2_carry_n_7,r_2_fu_1611_p2_carry_n_8,r_2_fu_1611_p2_carry_n_9,r_2_fu_1611_p2_carry_n_10,r_2_fu_1611_p2_carry_n_11,r_2_fu_1611_p2_carry_n_12}),
        .DI(pix_7_reg_409_pp0_iter2_reg[7:0]),
        .O({r_2_fu_1611_p2_carry_n_13,r_2_fu_1611_p2_carry_n_14,r_2_fu_1611_p2_carry_n_15,r_2_fu_1611_p2_carry_n_16,r_2_fu_1611_p2_carry_n_17,r_2_fu_1611_p2_carry_n_18,r_2_fu_1611_p2_carry_n_19,r_2_fu_1611_p2_carry_n_20}),
        .S({r_2_fu_1611_p2_carry_i_1_n_5,r_2_fu_1611_p2_carry_i_2_n_5,r_2_fu_1611_p2_carry_i_3_n_5,r_2_fu_1611_p2_carry_i_4_n_5,r_2_fu_1611_p2_carry_i_5_n_5,r_2_fu_1611_p2_carry_i_6_n_5,r_2_fu_1611_p2_carry_i_7_n_5,r_2_fu_1611_p2_carry_i_8_n_5}));
  CARRY8 r_2_fu_1611_p2_carry__0
       (.CI(r_2_fu_1611_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_r_2_fu_1611_p2_carry__0_CO_UNCONNECTED[7:5],r_2_fu_1611_p2_carry__0_n_8,r_2_fu_1611_p2_carry__0_n_9,r_2_fu_1611_p2_carry__0_n_10,r_2_fu_1611_p2_carry__0_n_11,r_2_fu_1611_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,pix_7_reg_409_pp0_iter2_reg[9:8]}),
        .O({NLW_r_2_fu_1611_p2_carry__0_O_UNCONNECTED[7:6],r_2_fu_1611_p2_carry__0_n_15,r_2_fu_1611_p2_carry__0_n_16,r_2_fu_1611_p2_carry__0_n_17,r_2_fu_1611_p2_carry__0_n_18,r_2_fu_1611_p2_carry__0_n_19,r_2_fu_1611_p2_carry__0_n_20}),
        .S({1'b0,1'b0,1'b1,r_2_fu_1611_p2_carry__0_i_1_n_5,r_2_fu_1611_p2_carry__0_i_2_n_5,r_2_fu_1611_p2_carry__0_i_3_n_5,r_2_fu_1611_p2_carry__0_i_4_n_5,r_2_fu_1611_p2_carry__0_i_5_n_5}));
  LUT6 #(
    .INIT(64'h00000000FF08FFFF)) 
    r_2_fu_1611_p2_carry__0_i_1
       (.I0(r_2_fu_1611_p2_carry__0_i_6_n_5),
        .I1(add_ln1033_reg_2157[10]),
        .I2(r_2_fu_1611_p2_carry__0_i_7_n_5),
        .I3(p_2_out__1_carry__0_n_9),
        .I4(add_ln1033_reg_2157[11]),
        .I5(r_2_fu_1611_p2_carry__0_i_8_n_5),
        .O(r_2_fu_1611_p2_carry__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    r_2_fu_1611_p2_carry__0_i_10
       (.I0(r_2_fu_1611_p2_carry_i_26_n_5),
        .I1(add_ln1039_reg_2171[8]),
        .I2(add_ln1039_reg_2171[6]),
        .I3(r_2_fu_1611_p2_carry_i_27_n_5),
        .I4(add_ln1039_reg_2171[7]),
        .I5(add_ln1039_reg_2171[9]),
        .O(r_2_fu_1611_p2_carry__0_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h7D65)) 
    r_2_fu_1611_p2_carry__0_i_11
       (.I0(add_ln1033_reg_2157[11]),
        .I1(add_ln1033_reg_2157[10]),
        .I2(r_2_fu_1611_p2_carry__0_i_7_n_5),
        .I3(r_2_fu_1611_p2_carry__0_i_6_n_5),
        .O(r_2_fu_1611_p2_carry__0_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h609F)) 
    r_2_fu_1611_p2_carry__0_i_12
       (.I0(r_2_fu_1611_p2_carry__0_i_6_n_5),
        .I1(r_2_fu_1611_p2_carry__0_i_7_n_5),
        .I2(add_ln1033_reg_2157[11]),
        .I3(add_ln1033_reg_2157[10]),
        .O(r_2_fu_1611_p2_carry__0_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h609F)) 
    r_2_fu_1611_p2_carry__0_i_13
       (.I0(r_2_fu_1611_p2_carry__0_i_10_n_5),
        .I1(r_2_fu_1611_p2_carry__0_i_9_n_5),
        .I2(add_ln1039_reg_2171[11]),
        .I3(add_ln1039_reg_2171[10]),
        .O(r_2_fu_1611_p2_carry__0_i_13_n_5));
  LUT6 #(
    .INIT(64'h800000017FFFFFFE)) 
    r_2_fu_1611_p2_carry__0_i_14
       (.I0(r_2_fu_1611_p2_carry_i_24_n_5),
        .I1(add_ln1033_reg_2157[8]),
        .I2(add_ln1033_reg_2157[6]),
        .I3(r_2_fu_1611_p2_carry_i_25_n_5),
        .I4(add_ln1033_reg_2157[7]),
        .I5(add_ln1033_reg_2157[9]),
        .O(r_2_fu_1611_p2_carry__0_i_14_n_5));
  LUT5 #(
    .INIT(32'h81007EFF)) 
    r_2_fu_1611_p2_carry__0_i_15
       (.I0(r_2_fu_1611_p2_carry__0_i_16_n_5),
        .I1(add_ln1039_reg_2171[8]),
        .I2(r_2_fu_1611_p2_carry__0_i_17_n_5),
        .I3(add_ln1039_reg_2171[11]),
        .I4(add_ln1039_reg_2171[9]),
        .O(r_2_fu_1611_p2_carry__0_i_15_n_5));
  LUT6 #(
    .INIT(64'h4000000000000001)) 
    r_2_fu_1611_p2_carry__0_i_16
       (.I0(r_2_fu_1611_p2_carry_i_28_n_5),
        .I1(add_ln1039_reg_2171[6]),
        .I2(add_ln1039_reg_2171[4]),
        .I3(r_2_fu_1611_p2_carry_i_29_n_5),
        .I4(add_ln1039_reg_2171[5]),
        .I5(add_ln1039_reg_2171[7]),
        .O(r_2_fu_1611_p2_carry__0_i_16_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    r_2_fu_1611_p2_carry__0_i_17
       (.I0(add_ln1039_reg_2171[7]),
        .I1(add_ln1039_reg_2171[5]),
        .I2(r_2_fu_1611_p2_carry_i_29_n_5),
        .I3(add_ln1039_reg_2171[4]),
        .I4(add_ln1039_reg_2171[6]),
        .O(r_2_fu_1611_p2_carry__0_i_17_n_5));
  LUT6 #(
    .INIT(64'h7D65FFFF7D650000)) 
    r_2_fu_1611_p2_carry__0_i_2
       (.I0(add_ln1039_reg_2171[11]),
        .I1(add_ln1039_reg_2171[10]),
        .I2(r_2_fu_1611_p2_carry__0_i_9_n_5),
        .I3(r_2_fu_1611_p2_carry__0_i_10_n_5),
        .I4(p_2_out__1_carry__0_n_9),
        .I5(r_2_fu_1611_p2_carry__0_i_11_n_5),
        .O(r_2_fu_1611_p2_carry__0_i_2_n_5));
  LUT6 #(
    .INIT(64'h00000000FF08FFFF)) 
    r_2_fu_1611_p2_carry__0_i_3
       (.I0(r_2_fu_1611_p2_carry__0_i_6_n_5),
        .I1(add_ln1033_reg_2157[10]),
        .I2(r_2_fu_1611_p2_carry__0_i_7_n_5),
        .I3(p_2_out__1_carry__0_n_9),
        .I4(add_ln1033_reg_2157[11]),
        .I5(r_2_fu_1611_p2_carry__0_i_8_n_5),
        .O(r_2_fu_1611_p2_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    r_2_fu_1611_p2_carry__0_i_4
       (.I0(pix_7_reg_409_pp0_iter2_reg[9]),
        .I1(r_2_fu_1611_p2_carry__0_i_12_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(r_2_fu_1611_p2_carry__0_i_13_n_5),
        .O(r_2_fu_1611_p2_carry__0_i_4_n_5));
  LUT6 #(
    .INIT(64'h555559A9AAAA59A9)) 
    r_2_fu_1611_p2_carry__0_i_5
       (.I0(pix_7_reg_409_pp0_iter2_reg[8]),
        .I1(add_ln1033_reg_2157[9]),
        .I2(add_ln1033_reg_2157[11]),
        .I3(r_2_fu_1611_p2_carry__0_i_14_n_5),
        .I4(p_2_out__1_carry__0_n_9),
        .I5(r_2_fu_1611_p2_carry__0_i_15_n_5),
        .O(r_2_fu_1611_p2_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    r_2_fu_1611_p2_carry__0_i_6
       (.I0(r_2_fu_1611_p2_carry_i_24_n_5),
        .I1(add_ln1033_reg_2157[8]),
        .I2(add_ln1033_reg_2157[6]),
        .I3(r_2_fu_1611_p2_carry_i_25_n_5),
        .I4(add_ln1033_reg_2157[7]),
        .I5(add_ln1033_reg_2157[9]),
        .O(r_2_fu_1611_p2_carry__0_i_6_n_5));
  LUT5 #(
    .INIT(32'h00000001)) 
    r_2_fu_1611_p2_carry__0_i_7
       (.I0(add_ln1033_reg_2157[9]),
        .I1(add_ln1033_reg_2157[7]),
        .I2(r_2_fu_1611_p2_carry_i_25_n_5),
        .I3(add_ln1033_reg_2157[6]),
        .I4(add_ln1033_reg_2157[8]),
        .O(r_2_fu_1611_p2_carry__0_i_7_n_5));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    r_2_fu_1611_p2_carry__0_i_8
       (.I0(add_ln1039_reg_2171[11]),
        .I1(p_2_out__1_carry__0_n_9),
        .I2(r_2_fu_1611_p2_carry__0_i_9_n_5),
        .I3(add_ln1039_reg_2171[10]),
        .I4(r_2_fu_1611_p2_carry__0_i_10_n_5),
        .O(r_2_fu_1611_p2_carry__0_i_8_n_5));
  LUT5 #(
    .INIT(32'h00000001)) 
    r_2_fu_1611_p2_carry__0_i_9
       (.I0(add_ln1039_reg_2171[9]),
        .I1(add_ln1039_reg_2171[7]),
        .I2(r_2_fu_1611_p2_carry_i_27_n_5),
        .I3(add_ln1039_reg_2171[6]),
        .I4(add_ln1039_reg_2171[8]),
        .O(r_2_fu_1611_p2_carry__0_i_9_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    r_2_fu_1611_p2_carry_i_1
       (.I0(pix_7_reg_409_pp0_iter2_reg[7]),
        .I1(r_2_fu_1611_p2_carry_i_9_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(r_2_fu_1611_p2_carry_i_10_n_5),
        .O(r_2_fu_1611_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h800100007FFEFFFF)) 
    r_2_fu_1611_p2_carry_i_10
       (.I0(r_2_fu_1611_p2_carry_i_26_n_5),
        .I1(add_ln1039_reg_2171[7]),
        .I2(r_2_fu_1611_p2_carry_i_27_n_5),
        .I3(add_ln1039_reg_2171[6]),
        .I4(add_ln1039_reg_2171[11]),
        .I5(add_ln1039_reg_2171[8]),
        .O(r_2_fu_1611_p2_carry_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h81007EFF)) 
    r_2_fu_1611_p2_carry_i_11
       (.I0(r_2_fu_1611_p2_carry_i_24_n_5),
        .I1(add_ln1033_reg_2157[6]),
        .I2(r_2_fu_1611_p2_carry_i_25_n_5),
        .I3(add_ln1033_reg_2157[11]),
        .I4(add_ln1033_reg_2157[7]),
        .O(r_2_fu_1611_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h40000002BFFFFFFD)) 
    r_2_fu_1611_p2_carry_i_12
       (.I0(r_2_fu_1611_p2_carry_i_28_n_5),
        .I1(add_ln1039_reg_2171[6]),
        .I2(add_ln1039_reg_2171[4]),
        .I3(r_2_fu_1611_p2_carry_i_29_n_5),
        .I4(add_ln1039_reg_2171[5]),
        .I5(add_ln1039_reg_2171[7]),
        .O(r_2_fu_1611_p2_carry_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h960F)) 
    r_2_fu_1611_p2_carry_i_13
       (.I0(r_2_fu_1611_p2_carry_i_24_n_5),
        .I1(r_2_fu_1611_p2_carry_i_25_n_5),
        .I2(add_ln1033_reg_2157[6]),
        .I3(add_ln1033_reg_2157[11]),
        .O(r_2_fu_1611_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h4002BFFD0000FFFF)) 
    r_2_fu_1611_p2_carry_i_14
       (.I0(r_2_fu_1611_p2_carry_i_28_n_5),
        .I1(add_ln1039_reg_2171[5]),
        .I2(r_2_fu_1611_p2_carry_i_29_n_5),
        .I3(add_ln1039_reg_2171[4]),
        .I4(add_ln1039_reg_2171[6]),
        .I5(add_ln1039_reg_2171[11]),
        .O(r_2_fu_1611_p2_carry_i_14_n_5));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    r_2_fu_1611_p2_carry_i_15
       (.I0(add_ln1033_reg_2157[4]),
        .I1(add_ln1033_reg_2157[2]),
        .I2(add_ln1033_reg_2157[1]),
        .I3(add_ln1033_reg_2157[0]),
        .I4(add_ln1033_reg_2157[3]),
        .I5(add_ln1033_reg_2157[5]),
        .O(r_2_fu_1611_p2_carry_i_15_n_5));
  LUT5 #(
    .INIT(32'h4200BDFF)) 
    r_2_fu_1611_p2_carry_i_16
       (.I0(r_2_fu_1611_p2_carry_i_28_n_5),
        .I1(add_ln1039_reg_2171[4]),
        .I2(r_2_fu_1611_p2_carry_i_29_n_5),
        .I3(add_ln1039_reg_2171[11]),
        .I4(add_ln1039_reg_2171[5]),
        .O(r_2_fu_1611_p2_carry_i_16_n_5));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    r_2_fu_1611_p2_carry_i_17
       (.I0(add_ln1033_reg_2157[3]),
        .I1(add_ln1033_reg_2157[0]),
        .I2(add_ln1033_reg_2157[1]),
        .I3(add_ln1033_reg_2157[2]),
        .I4(add_ln1033_reg_2157[11]),
        .I5(add_ln1033_reg_2157[4]),
        .O(r_2_fu_1611_p2_carry_i_17_n_5));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    r_2_fu_1611_p2_carry_i_18
       (.I0(add_ln1039_reg_2171[3]),
        .I1(add_ln1039_reg_2171[2]),
        .I2(add_ln1039_reg_2171[0]),
        .I3(add_ln1039_reg_2171[1]),
        .I4(add_ln1039_reg_2171[11]),
        .I5(add_ln1039_reg_2171[4]),
        .O(r_2_fu_1611_p2_carry_i_18_n_5));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    r_2_fu_1611_p2_carry_i_19
       (.I0(add_ln1033_reg_2157[1]),
        .I1(add_ln1033_reg_2157[0]),
        .I2(add_ln1033_reg_2157[2]),
        .I3(add_ln1033_reg_2157[11]),
        .I4(add_ln1033_reg_2157[3]),
        .O(r_2_fu_1611_p2_carry_i_19_n_5));
  LUT6 #(
    .INIT(64'h56A6A6A65656A656)) 
    r_2_fu_1611_p2_carry_i_2
       (.I0(pix_7_reg_409_pp0_iter2_reg[6]),
        .I1(r_2_fu_1611_p2_carry_i_11_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(add_ln1039_reg_2171[11]),
        .I4(r_2_fu_1611_p2_carry_i_12_n_5),
        .I5(add_ln1039_reg_2171[7]),
        .O(r_2_fu_1611_p2_carry_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    r_2_fu_1611_p2_carry_i_20
       (.I0(add_ln1039_reg_2171[3]),
        .I1(add_ln1039_reg_2171[2]),
        .I2(add_ln1039_reg_2171[1]),
        .I3(add_ln1039_reg_2171[0]),
        .I4(add_ln1039_reg_2171[11]),
        .O(r_2_fu_1611_p2_carry_i_20_n_5));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    r_2_fu_1611_p2_carry_i_21
       (.I0(add_ln1033_reg_2157[2]),
        .I1(add_ln1033_reg_2157[0]),
        .I2(add_ln1033_reg_2157[1]),
        .I3(add_ln1033_reg_2157[11]),
        .O(r_2_fu_1611_p2_carry_i_21_n_5));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h80)) 
    r_2_fu_1611_p2_carry_i_22
       (.I0(add_ln1039_reg_2171[11]),
        .I1(add_ln1039_reg_2171[1]),
        .I2(add_ln1039_reg_2171[0]),
        .O(r_2_fu_1611_p2_carry_i_22_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    r_2_fu_1611_p2_carry_i_23
       (.I0(add_ln1033_reg_2157[0]),
        .I1(add_ln1033_reg_2157[11]),
        .I2(add_ln1033_reg_2157[1]),
        .O(r_2_fu_1611_p2_carry_i_23_n_5));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    r_2_fu_1611_p2_carry_i_24
       (.I0(add_ln1033_reg_2157[4]),
        .I1(add_ln1033_reg_2157[2]),
        .I2(add_ln1033_reg_2157[1]),
        .I3(add_ln1033_reg_2157[0]),
        .I4(add_ln1033_reg_2157[3]),
        .I5(add_ln1033_reg_2157[5]),
        .O(r_2_fu_1611_p2_carry_i_24_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    r_2_fu_1611_p2_carry_i_25
       (.I0(add_ln1033_reg_2157[5]),
        .I1(add_ln1033_reg_2157[3]),
        .I2(add_ln1033_reg_2157[0]),
        .I3(add_ln1033_reg_2157[1]),
        .I4(add_ln1033_reg_2157[2]),
        .I5(add_ln1033_reg_2157[4]),
        .O(r_2_fu_1611_p2_carry_i_25_n_5));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    r_2_fu_1611_p2_carry_i_26
       (.I0(add_ln1039_reg_2171[4]),
        .I1(add_ln1039_reg_2171[2]),
        .I2(add_ln1039_reg_2171[1]),
        .I3(add_ln1039_reg_2171[0]),
        .I4(add_ln1039_reg_2171[3]),
        .I5(add_ln1039_reg_2171[5]),
        .O(r_2_fu_1611_p2_carry_i_26_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    r_2_fu_1611_p2_carry_i_27
       (.I0(add_ln1039_reg_2171[5]),
        .I1(add_ln1039_reg_2171[3]),
        .I2(add_ln1039_reg_2171[0]),
        .I3(add_ln1039_reg_2171[1]),
        .I4(add_ln1039_reg_2171[2]),
        .I5(add_ln1039_reg_2171[4]),
        .O(r_2_fu_1611_p2_carry_i_27_n_5));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h7FFE)) 
    r_2_fu_1611_p2_carry_i_28
       (.I0(add_ln1039_reg_2171[1]),
        .I1(add_ln1039_reg_2171[0]),
        .I2(add_ln1039_reg_2171[2]),
        .I3(add_ln1039_reg_2171[3]),
        .O(r_2_fu_1611_p2_carry_i_28_n_5));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    r_2_fu_1611_p2_carry_i_29
       (.I0(add_ln1039_reg_2171[3]),
        .I1(add_ln1039_reg_2171[0]),
        .I2(add_ln1039_reg_2171[1]),
        .I3(add_ln1039_reg_2171[2]),
        .O(r_2_fu_1611_p2_carry_i_29_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    r_2_fu_1611_p2_carry_i_3
       (.I0(pix_7_reg_409_pp0_iter2_reg[5]),
        .I1(r_2_fu_1611_p2_carry_i_13_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(r_2_fu_1611_p2_carry_i_14_n_5),
        .O(r_2_fu_1611_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h555559A9AAAA59A9)) 
    r_2_fu_1611_p2_carry_i_4
       (.I0(pix_7_reg_409_pp0_iter2_reg[4]),
        .I1(add_ln1033_reg_2157[5]),
        .I2(add_ln1033_reg_2157[11]),
        .I3(r_2_fu_1611_p2_carry_i_15_n_5),
        .I4(p_2_out__1_carry__0_n_9),
        .I5(r_2_fu_1611_p2_carry_i_16_n_5),
        .O(r_2_fu_1611_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    r_2_fu_1611_p2_carry_i_5
       (.I0(pix_7_reg_409_pp0_iter2_reg[3]),
        .I1(r_2_fu_1611_p2_carry_i_17_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(r_2_fu_1611_p2_carry_i_18_n_5),
        .O(r_2_fu_1611_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    r_2_fu_1611_p2_carry_i_6
       (.I0(pix_7_reg_409_pp0_iter2_reg[2]),
        .I1(r_2_fu_1611_p2_carry_i_19_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(r_2_fu_1611_p2_carry_i_20_n_5),
        .O(r_2_fu_1611_p2_carry_i_6_n_5));
  LUT5 #(
    .INIT(32'h56A6A656)) 
    r_2_fu_1611_p2_carry_i_7
       (.I0(pix_7_reg_409_pp0_iter2_reg[1]),
        .I1(r_2_fu_1611_p2_carry_i_21_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(add_ln1039_reg_2171[2]),
        .I4(r_2_fu_1611_p2_carry_i_22_n_5),
        .O(r_2_fu_1611_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h59A9A959A959A959)) 
    r_2_fu_1611_p2_carry_i_8
       (.I0(pix_7_reg_409_pp0_iter2_reg[0]),
        .I1(r_2_fu_1611_p2_carry_i_23_n_5),
        .I2(p_2_out__1_carry__0_n_9),
        .I3(add_ln1039_reg_2171[1]),
        .I4(add_ln1039_reg_2171[11]),
        .I5(add_ln1039_reg_2171[0]),
        .O(r_2_fu_1611_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h800100007FFEFFFF)) 
    r_2_fu_1611_p2_carry_i_9
       (.I0(r_2_fu_1611_p2_carry_i_24_n_5),
        .I1(add_ln1033_reg_2157[7]),
        .I2(r_2_fu_1611_p2_carry_i_25_n_5),
        .I3(add_ln1033_reg_2157[6]),
        .I4(add_ln1033_reg_2157[11]),
        .I5(add_ln1033_reg_2157[8]),
        .O(r_2_fu_1611_p2_carry_i_9_n_5));
  FDRE \r_2_reg_2185_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry_n_20),
        .Q(r_2_reg_2185[0]),
        .R(1'b0));
  FDRE \r_2_reg_2185_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry_n_19),
        .Q(r_2_reg_2185[1]),
        .R(1'b0));
  FDRE \r_2_reg_2185_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry_n_18),
        .Q(r_2_reg_2185[2]),
        .R(1'b0));
  FDRE \r_2_reg_2185_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry_n_17),
        .Q(r_2_reg_2185[3]),
        .R(1'b0));
  FDRE \r_2_reg_2185_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry_n_16),
        .Q(r_2_reg_2185[4]),
        .R(1'b0));
  FDRE \r_2_reg_2185_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry_n_15),
        .Q(r_2_reg_2185[5]),
        .R(1'b0));
  FDRE \r_2_reg_2185_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry_n_14),
        .Q(r_2_reg_2185[6]),
        .R(1'b0));
  FDRE \r_2_reg_2185_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry_n_13),
        .Q(r_2_reg_2185[7]),
        .R(1'b0));
  FDRE \r_2_reg_2185_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry__0_n_20),
        .Q(r_2_reg_2185[8]),
        .R(1'b0));
  FDRE \r_2_reg_2185_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry__0_n_19),
        .Q(r_2_reg_2185[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(right_1_fu_176[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(right_1_fu_176[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(right_1_fu_176[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(right_1_fu_176[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(right_1_fu_176[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(right_1_fu_176[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(right_1_fu_176[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(right_1_fu_176[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(right_1_fu_176[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(right_1_fu_176[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(right_2_fu_180[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(right_2_fu_180[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(right_2_fu_180[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(right_2_fu_180[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(right_2_fu_180[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(right_2_fu_180[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(right_2_fu_180[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(right_2_fu_180[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(right_2_fu_180[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(right_2_fu_180[9]),
        .R(1'b0));
  FDRE \right_3_reg_2006_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_3_reg_2006[0]),
        .Q(\right_3_reg_2006_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \right_3_reg_2006_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_3_reg_2006[1]),
        .Q(\right_3_reg_2006_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \right_3_reg_2006_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_3_reg_2006[2]),
        .Q(\right_3_reg_2006_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \right_3_reg_2006_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_3_reg_2006[3]),
        .Q(\right_3_reg_2006_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \right_3_reg_2006_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_3_reg_2006[4]),
        .Q(\right_3_reg_2006_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \right_3_reg_2006_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_3_reg_2006[5]),
        .Q(\right_3_reg_2006_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \right_3_reg_2006_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_3_reg_2006[6]),
        .Q(\right_3_reg_2006_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \right_3_reg_2006_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_3_reg_2006[7]),
        .Q(\right_3_reg_2006_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \right_3_reg_2006_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_3_reg_2006[8]),
        .Q(\right_3_reg_2006_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \right_3_reg_2006_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_3_reg_2006[9]),
        .Q(\right_3_reg_2006_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \right_3_reg_2006_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_fu_172__0[0]),
        .Q(right_3_reg_2006[0]),
        .R(1'b0));
  FDRE \right_3_reg_2006_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_fu_172__0[1]),
        .Q(right_3_reg_2006[1]),
        .R(1'b0));
  FDRE \right_3_reg_2006_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_fu_172__0[2]),
        .Q(right_3_reg_2006[2]),
        .R(1'b0));
  FDRE \right_3_reg_2006_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_fu_172__0[3]),
        .Q(right_3_reg_2006[3]),
        .R(1'b0));
  FDRE \right_3_reg_2006_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_fu_172__0[4]),
        .Q(right_3_reg_2006[4]),
        .R(1'b0));
  FDRE \right_3_reg_2006_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_fu_172__0[5]),
        .Q(right_3_reg_2006[5]),
        .R(1'b0));
  FDRE \right_3_reg_2006_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_fu_172__0[6]),
        .Q(right_3_reg_2006[6]),
        .R(1'b0));
  FDRE \right_3_reg_2006_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_fu_172__0[7]),
        .Q(right_3_reg_2006[7]),
        .R(1'b0));
  FDRE \right_3_reg_2006_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_fu_172__0[8]),
        .Q(right_3_reg_2006[8]),
        .R(1'b0));
  FDRE \right_3_reg_2006_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_fu_172__0[9]),
        .Q(right_3_reg_2006[9]),
        .R(1'b0));
  FDRE \right_4_reg_2011_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_4_reg_2011[0]),
        .Q(\right_4_reg_2011_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \right_4_reg_2011_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_4_reg_2011[1]),
        .Q(\right_4_reg_2011_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \right_4_reg_2011_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_4_reg_2011[2]),
        .Q(\right_4_reg_2011_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \right_4_reg_2011_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_4_reg_2011[3]),
        .Q(\right_4_reg_2011_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \right_4_reg_2011_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_4_reg_2011[4]),
        .Q(\right_4_reg_2011_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \right_4_reg_2011_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_4_reg_2011[5]),
        .Q(\right_4_reg_2011_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \right_4_reg_2011_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_4_reg_2011[6]),
        .Q(\right_4_reg_2011_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \right_4_reg_2011_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_4_reg_2011[7]),
        .Q(\right_4_reg_2011_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \right_4_reg_2011_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_4_reg_2011[8]),
        .Q(\right_4_reg_2011_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \right_4_reg_2011_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_4_reg_2011[9]),
        .Q(\right_4_reg_2011_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \right_4_reg_2011_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_1_fu_176[0]),
        .Q(right_4_reg_2011[0]),
        .R(1'b0));
  FDRE \right_4_reg_2011_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_1_fu_176[1]),
        .Q(right_4_reg_2011[1]),
        .R(1'b0));
  FDRE \right_4_reg_2011_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_1_fu_176[2]),
        .Q(right_4_reg_2011[2]),
        .R(1'b0));
  FDRE \right_4_reg_2011_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_1_fu_176[3]),
        .Q(right_4_reg_2011[3]),
        .R(1'b0));
  FDRE \right_4_reg_2011_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_1_fu_176[4]),
        .Q(right_4_reg_2011[4]),
        .R(1'b0));
  FDRE \right_4_reg_2011_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_1_fu_176[5]),
        .Q(right_4_reg_2011[5]),
        .R(1'b0));
  FDRE \right_4_reg_2011_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_1_fu_176[6]),
        .Q(right_4_reg_2011[6]),
        .R(1'b0));
  FDRE \right_4_reg_2011_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_1_fu_176[7]),
        .Q(right_4_reg_2011[7]),
        .R(1'b0));
  FDRE \right_4_reg_2011_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_1_fu_176[8]),
        .Q(right_4_reg_2011[8]),
        .R(1'b0));
  FDRE \right_4_reg_2011_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_1_fu_176[9]),
        .Q(right_4_reg_2011[9]),
        .R(1'b0));
  FDRE \right_5_reg_2016_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_5_reg_2016[0]),
        .Q(\right_5_reg_2016_pp0_iter2_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \right_5_reg_2016_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_5_reg_2016[1]),
        .Q(\right_5_reg_2016_pp0_iter2_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \right_5_reg_2016_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_5_reg_2016[2]),
        .Q(\right_5_reg_2016_pp0_iter2_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \right_5_reg_2016_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_5_reg_2016[3]),
        .Q(\right_5_reg_2016_pp0_iter2_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \right_5_reg_2016_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_5_reg_2016[4]),
        .Q(\right_5_reg_2016_pp0_iter2_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \right_5_reg_2016_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_5_reg_2016[5]),
        .Q(\right_5_reg_2016_pp0_iter2_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \right_5_reg_2016_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_5_reg_2016[6]),
        .Q(\right_5_reg_2016_pp0_iter2_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \right_5_reg_2016_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_5_reg_2016[7]),
        .Q(\right_5_reg_2016_pp0_iter2_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \right_5_reg_2016_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_5_reg_2016[8]),
        .Q(\right_5_reg_2016_pp0_iter2_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \right_5_reg_2016_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_5_reg_2016[9]),
        .Q(\right_5_reg_2016_pp0_iter2_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \right_5_reg_2016_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_2_fu_180[0]),
        .Q(right_5_reg_2016[0]),
        .R(1'b0));
  FDRE \right_5_reg_2016_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_2_fu_180[1]),
        .Q(right_5_reg_2016[1]),
        .R(1'b0));
  FDRE \right_5_reg_2016_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_2_fu_180[2]),
        .Q(right_5_reg_2016[2]),
        .R(1'b0));
  FDRE \right_5_reg_2016_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_2_fu_180[3]),
        .Q(right_5_reg_2016[3]),
        .R(1'b0));
  FDRE \right_5_reg_2016_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_2_fu_180[4]),
        .Q(right_5_reg_2016[4]),
        .R(1'b0));
  FDRE \right_5_reg_2016_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_2_fu_180[5]),
        .Q(right_5_reg_2016[5]),
        .R(1'b0));
  FDRE \right_5_reg_2016_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_2_fu_180[6]),
        .Q(right_5_reg_2016[6]),
        .R(1'b0));
  FDRE \right_5_reg_2016_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_2_fu_180[7]),
        .Q(right_5_reg_2016[7]),
        .R(1'b0));
  FDRE \right_5_reg_2016_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_2_fu_180[8]),
        .Q(right_5_reg_2016[8]),
        .R(1'b0));
  FDRE \right_5_reg_2016_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_232),
        .D(right_2_fu_180[9]),
        .Q(right_5_reg_2016[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(right_fu_172__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(right_fu_172__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(right_fu_172__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(right_fu_172__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(right_fu_172__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(right_fu_172__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(right_fu_172__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(right_fu_172__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(right_fu_172__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0116117861797_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(right_fu_172__0[9]),
        .R(1'b0));
  CARRY8 sub_ln1023_fu_961_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln1023_fu_961_p2_carry_n_5,sub_ln1023_fu_961_p2_carry_n_6,sub_ln1023_fu_961_p2_carry_n_7,sub_ln1023_fu_961_p2_carry_n_8,sub_ln1023_fu_961_p2_carry_n_9,sub_ln1023_fu_961_p2_carry_n_10,sub_ln1023_fu_961_p2_carry_n_11,sub_ln1023_fu_961_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_left_reg_474[7:0]),
        .O(sub_ln1023_fu_961_p2[7:0]),
        .S({sub_ln1023_fu_961_p2_carry_i_1_n_5,sub_ln1023_fu_961_p2_carry_i_2_n_5,sub_ln1023_fu_961_p2_carry_i_3_n_5,sub_ln1023_fu_961_p2_carry_i_4_n_5,sub_ln1023_fu_961_p2_carry_i_5_n_5,sub_ln1023_fu_961_p2_carry_i_6_n_5,sub_ln1023_fu_961_p2_carry_i_7_n_5,sub_ln1023_fu_961_p2_carry_i_8_n_5}));
  CARRY8 sub_ln1023_fu_961_p2_carry__0
       (.CI(sub_ln1023_fu_961_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln1023_fu_961_p2_carry__0_CO_UNCONNECTED[7:3],sub_ln1023_fu_961_p2_carry__0_n_10,NLW_sub_ln1023_fu_961_p2_carry__0_CO_UNCONNECTED[1],sub_ln1023_fu_961_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_left_reg_474[9:8]}),
        .O({NLW_sub_ln1023_fu_961_p2_carry__0_O_UNCONNECTED[7:2],sub_ln1023_fu_961_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln1023_fu_961_p2_carry__0_i_1_n_5,sub_ln1023_fu_961_p2_carry__0_i_2_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1023_fu_961_p2_carry__0_i_1
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[9]),
        .I1(right_fu_172__0[9]),
        .O(sub_ln1023_fu_961_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1023_fu_961_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[8]),
        .I1(right_fu_172__0[8]),
        .O(sub_ln1023_fu_961_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1023_fu_961_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[7]),
        .I1(right_fu_172__0[7]),
        .O(sub_ln1023_fu_961_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1023_fu_961_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[6]),
        .I1(right_fu_172__0[6]),
        .O(sub_ln1023_fu_961_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1023_fu_961_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[5]),
        .I1(right_fu_172__0[5]),
        .O(sub_ln1023_fu_961_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1023_fu_961_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[4]),
        .I1(right_fu_172__0[4]),
        .O(sub_ln1023_fu_961_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1023_fu_961_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[3]),
        .I1(right_fu_172__0[3]),
        .O(sub_ln1023_fu_961_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1023_fu_961_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[2]),
        .I1(right_fu_172__0[2]),
        .O(sub_ln1023_fu_961_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1023_fu_961_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[1]),
        .I1(right_fu_172__0[1]),
        .O(sub_ln1023_fu_961_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1023_fu_961_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_left_reg_474[0]),
        .I1(right_fu_172__0[0]),
        .O(sub_ln1023_fu_961_p2_carry_i_8_n_5));
  CARRY8 sub_ln1024_fu_1001_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln1024_fu_1001_p2_carry_n_5,sub_ln1024_fu_1001_p2_carry_n_6,sub_ln1024_fu_1001_p2_carry_n_7,sub_ln1024_fu_1001_p2_carry_n_8,sub_ln1024_fu_1001_p2_carry_n_9,sub_ln1024_fu_1001_p2_carry_n_10,sub_ln1024_fu_1001_p2_carry_n_11,sub_ln1024_fu_1001_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_up_reg_501[7:0]),
        .O(sub_ln1024_fu_1001_p2[7:0]),
        .S({sub_ln1024_fu_1001_p2_carry_i_1_n_5,sub_ln1024_fu_1001_p2_carry_i_2_n_5,sub_ln1024_fu_1001_p2_carry_i_3_n_5,sub_ln1024_fu_1001_p2_carry_i_4_n_5,sub_ln1024_fu_1001_p2_carry_i_5_n_5,sub_ln1024_fu_1001_p2_carry_i_6_n_5,sub_ln1024_fu_1001_p2_carry_i_7_n_5,sub_ln1024_fu_1001_p2_carry_i_8_n_5}));
  CARRY8 sub_ln1024_fu_1001_p2_carry__0
       (.CI(sub_ln1024_fu_1001_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln1024_fu_1001_p2_carry__0_CO_UNCONNECTED[7:2],sub_ln1024_fu_1001_p2_carry__0_n_11,sub_ln1024_fu_1001_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_up_reg_501[9:8]}),
        .O({NLW_sub_ln1024_fu_1001_p2_carry__0_O_UNCONNECTED[7:3],sub_ln1024_fu_1001_p2__0,sub_ln1024_fu_1001_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln1024_fu_1001_p2_carry__0_i_1_n_5,sub_ln1024_fu_1001_p2_carry__0_i_2_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1024_fu_1001_p2_carry__0_i_1
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[9]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[9]),
        .O(sub_ln1024_fu_1001_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1024_fu_1001_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[8]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[8]),
        .O(sub_ln1024_fu_1001_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1024_fu_1001_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[7]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[7]),
        .O(sub_ln1024_fu_1001_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1024_fu_1001_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[6]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[6]),
        .O(sub_ln1024_fu_1001_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1024_fu_1001_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[5]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[5]),
        .O(sub_ln1024_fu_1001_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1024_fu_1001_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[4]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[4]),
        .O(sub_ln1024_fu_1001_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1024_fu_1001_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[3]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[3]),
        .O(sub_ln1024_fu_1001_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1024_fu_1001_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[2]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[2]),
        .O(sub_ln1024_fu_1001_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1024_fu_1001_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[1]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[1]),
        .O(sub_ln1024_fu_1001_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1024_fu_1001_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_up_reg_501[0]),
        .I1(ap_phi_reg_pp0_iter2_down_reg_447[0]),
        .O(sub_ln1024_fu_1001_p2_carry_i_8_n_5));
  CARRY8 sub_ln1025_fu_1041_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln1025_fu_1041_p2_carry_n_5,sub_ln1025_fu_1041_p2_carry_n_6,sub_ln1025_fu_1041_p2_carry_n_7,sub_ln1025_fu_1041_p2_carry_n_8,sub_ln1025_fu_1041_p2_carry_n_9,sub_ln1025_fu_1041_p2_carry_n_10,sub_ln1025_fu_1041_p2_carry_n_11,sub_ln1025_fu_1041_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_left_1_reg_465[7:0]),
        .O(sub_ln1025_fu_1041_p2[7:0]),
        .S({sub_ln1025_fu_1041_p2_carry_i_1_n_5,sub_ln1025_fu_1041_p2_carry_i_2_n_5,sub_ln1025_fu_1041_p2_carry_i_3_n_5,sub_ln1025_fu_1041_p2_carry_i_4_n_5,sub_ln1025_fu_1041_p2_carry_i_5_n_5,sub_ln1025_fu_1041_p2_carry_i_6_n_5,sub_ln1025_fu_1041_p2_carry_i_7_n_5,sub_ln1025_fu_1041_p2_carry_i_8_n_5}));
  CARRY8 sub_ln1025_fu_1041_p2_carry__0
       (.CI(sub_ln1025_fu_1041_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln1025_fu_1041_p2_carry__0_CO_UNCONNECTED[7:3],sub_ln1025_fu_1041_p2_carry__0_n_10,NLW_sub_ln1025_fu_1041_p2_carry__0_CO_UNCONNECTED[1],sub_ln1025_fu_1041_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_left_1_reg_465[9:8]}),
        .O({NLW_sub_ln1025_fu_1041_p2_carry__0_O_UNCONNECTED[7:2],sub_ln1025_fu_1041_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln1025_fu_1041_p2_carry__0_i_1_n_5,sub_ln1025_fu_1041_p2_carry__0_i_2_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1025_fu_1041_p2_carry__0_i_1
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[9]),
        .I1(right_1_fu_176[9]),
        .O(sub_ln1025_fu_1041_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1025_fu_1041_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[8]),
        .I1(right_1_fu_176[8]),
        .O(sub_ln1025_fu_1041_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1025_fu_1041_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[7]),
        .I1(right_1_fu_176[7]),
        .O(sub_ln1025_fu_1041_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1025_fu_1041_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[6]),
        .I1(right_1_fu_176[6]),
        .O(sub_ln1025_fu_1041_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1025_fu_1041_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[5]),
        .I1(right_1_fu_176[5]),
        .O(sub_ln1025_fu_1041_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1025_fu_1041_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[4]),
        .I1(right_1_fu_176[4]),
        .O(sub_ln1025_fu_1041_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1025_fu_1041_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[3]),
        .I1(right_1_fu_176[3]),
        .O(sub_ln1025_fu_1041_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1025_fu_1041_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[2]),
        .I1(right_1_fu_176[2]),
        .O(sub_ln1025_fu_1041_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1025_fu_1041_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[1]),
        .I1(right_1_fu_176[1]),
        .O(sub_ln1025_fu_1041_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1025_fu_1041_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_left_1_reg_465[0]),
        .I1(right_1_fu_176[0]),
        .O(sub_ln1025_fu_1041_p2_carry_i_8_n_5));
  CARRY8 sub_ln1026_fu_1081_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln1026_fu_1081_p2_carry_n_5,sub_ln1026_fu_1081_p2_carry_n_6,sub_ln1026_fu_1081_p2_carry_n_7,sub_ln1026_fu_1081_p2_carry_n_8,sub_ln1026_fu_1081_p2_carry_n_9,sub_ln1026_fu_1081_p2_carry_n_10,sub_ln1026_fu_1081_p2_carry_n_11,sub_ln1026_fu_1081_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_up_1_reg_492[7:0]),
        .O(sub_ln1026_fu_1081_p2[7:0]),
        .S({sub_ln1026_fu_1081_p2_carry_i_1_n_5,sub_ln1026_fu_1081_p2_carry_i_2_n_5,sub_ln1026_fu_1081_p2_carry_i_3_n_5,sub_ln1026_fu_1081_p2_carry_i_4_n_5,sub_ln1026_fu_1081_p2_carry_i_5_n_5,sub_ln1026_fu_1081_p2_carry_i_6_n_5,sub_ln1026_fu_1081_p2_carry_i_7_n_5,sub_ln1026_fu_1081_p2_carry_i_8_n_5}));
  CARRY8 sub_ln1026_fu_1081_p2_carry__0
       (.CI(sub_ln1026_fu_1081_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln1026_fu_1081_p2_carry__0_CO_UNCONNECTED[7:2],sub_ln1026_fu_1081_p2_carry__0_n_11,sub_ln1026_fu_1081_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_up_1_reg_492[9:8]}),
        .O({NLW_sub_ln1026_fu_1081_p2_carry__0_O_UNCONNECTED[7:3],sub_ln1026_fu_1081_p2__0,sub_ln1026_fu_1081_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln1026_fu_1081_p2_carry__0_i_1_n_5,sub_ln1026_fu_1081_p2_carry__0_i_2_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1026_fu_1081_p2_carry__0_i_1
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[9]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[9]),
        .O(sub_ln1026_fu_1081_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1026_fu_1081_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[8]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[8]),
        .O(sub_ln1026_fu_1081_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1026_fu_1081_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[7]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[7]),
        .O(sub_ln1026_fu_1081_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1026_fu_1081_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[6]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[6]),
        .O(sub_ln1026_fu_1081_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1026_fu_1081_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[5]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[5]),
        .O(sub_ln1026_fu_1081_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1026_fu_1081_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[4]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[4]),
        .O(sub_ln1026_fu_1081_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1026_fu_1081_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[3]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[3]),
        .O(sub_ln1026_fu_1081_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1026_fu_1081_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[2]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[2]),
        .O(sub_ln1026_fu_1081_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1026_fu_1081_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[1]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[1]),
        .O(sub_ln1026_fu_1081_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1026_fu_1081_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_up_1_reg_492[0]),
        .I1(ap_phi_reg_pp0_iter2_down_1_reg_438[0]),
        .O(sub_ln1026_fu_1081_p2_carry_i_8_n_5));
  CARRY8 sub_ln1027_fu_1121_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln1027_fu_1121_p2_carry_n_5,sub_ln1027_fu_1121_p2_carry_n_6,sub_ln1027_fu_1121_p2_carry_n_7,sub_ln1027_fu_1121_p2_carry_n_8,sub_ln1027_fu_1121_p2_carry_n_9,sub_ln1027_fu_1121_p2_carry_n_10,sub_ln1027_fu_1121_p2_carry_n_11,sub_ln1027_fu_1121_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_left_2_reg_456[7:0]),
        .O({sub_ln1027_fu_1121_p2_carry_n_13,sub_ln1027_fu_1121_p2_carry_n_14,sub_ln1027_fu_1121_p2_carry_n_15,sub_ln1027_fu_1121_p2_carry_n_16,sub_ln1027_fu_1121_p2_carry_n_17,sub_ln1027_fu_1121_p2_carry_n_18,sub_ln1027_fu_1121_p2_carry_n_19,sub_ln1027_fu_1121_p2_carry_n_20}),
        .S({sub_ln1027_fu_1121_p2_carry_i_1_n_5,sub_ln1027_fu_1121_p2_carry_i_2_n_5,sub_ln1027_fu_1121_p2_carry_i_3_n_5,sub_ln1027_fu_1121_p2_carry_i_4_n_5,sub_ln1027_fu_1121_p2_carry_i_5_n_5,sub_ln1027_fu_1121_p2_carry_i_6_n_5,sub_ln1027_fu_1121_p2_carry_i_7_n_5,sub_ln1027_fu_1121_p2_carry_i_8_n_5}));
  CARRY8 sub_ln1027_fu_1121_p2_carry__0
       (.CI(sub_ln1027_fu_1121_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln1027_fu_1121_p2_carry__0_CO_UNCONNECTED[7:2],sub_ln1027_fu_1121_p2_carry__0_n_11,sub_ln1027_fu_1121_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_left_2_reg_456[9:8]}),
        .O({NLW_sub_ln1027_fu_1121_p2_carry__0_O_UNCONNECTED[7:3],sub_ln1027_fu_1121_p2_carry__0_n_18,sub_ln1027_fu_1121_p2_carry__0_n_19,sub_ln1027_fu_1121_p2_carry__0_n_20}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln1027_fu_1121_p2_carry__0_i_1_n_5,sub_ln1027_fu_1121_p2_carry__0_i_2_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1027_fu_1121_p2_carry__0_i_1
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[9]),
        .I1(right_2_fu_180[9]),
        .O(sub_ln1027_fu_1121_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1027_fu_1121_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[8]),
        .I1(right_2_fu_180[8]),
        .O(sub_ln1027_fu_1121_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1027_fu_1121_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[7]),
        .I1(right_2_fu_180[7]),
        .O(sub_ln1027_fu_1121_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1027_fu_1121_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[6]),
        .I1(right_2_fu_180[6]),
        .O(sub_ln1027_fu_1121_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1027_fu_1121_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[5]),
        .I1(right_2_fu_180[5]),
        .O(sub_ln1027_fu_1121_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1027_fu_1121_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[4]),
        .I1(right_2_fu_180[4]),
        .O(sub_ln1027_fu_1121_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1027_fu_1121_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[3]),
        .I1(right_2_fu_180[3]),
        .O(sub_ln1027_fu_1121_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1027_fu_1121_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[2]),
        .I1(right_2_fu_180[2]),
        .O(sub_ln1027_fu_1121_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1027_fu_1121_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[1]),
        .I1(right_2_fu_180[1]),
        .O(sub_ln1027_fu_1121_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1027_fu_1121_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_left_2_reg_456[0]),
        .I1(right_2_fu_180[0]),
        .O(sub_ln1027_fu_1121_p2_carry_i_8_n_5));
  FDRE \sub_ln1027_reg_2117_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1027_fu_1121_p2_carry__0_n_18),
        .Q(sub_ln1027_reg_2117),
        .R(1'b0));
  CARRY8 sub_ln1028_fu_1145_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sub_ln1028_fu_1145_p2_carry_n_5,sub_ln1028_fu_1145_p2_carry_n_6,sub_ln1028_fu_1145_p2_carry_n_7,sub_ln1028_fu_1145_p2_carry_n_8,sub_ln1028_fu_1145_p2_carry_n_9,sub_ln1028_fu_1145_p2_carry_n_10,sub_ln1028_fu_1145_p2_carry_n_11,sub_ln1028_fu_1145_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_up_2_reg_483[7:0]),
        .O({sub_ln1028_fu_1145_p2_carry_n_13,sub_ln1028_fu_1145_p2_carry_n_14,sub_ln1028_fu_1145_p2_carry_n_15,sub_ln1028_fu_1145_p2_carry_n_16,sub_ln1028_fu_1145_p2_carry_n_17,sub_ln1028_fu_1145_p2_carry_n_18,sub_ln1028_fu_1145_p2_carry_n_19,sub_ln1028_fu_1145_p2_carry_n_20}),
        .S({sub_ln1028_fu_1145_p2_carry_i_1_n_5,sub_ln1028_fu_1145_p2_carry_i_2_n_5,sub_ln1028_fu_1145_p2_carry_i_3_n_5,sub_ln1028_fu_1145_p2_carry_i_4_n_5,sub_ln1028_fu_1145_p2_carry_i_5_n_5,sub_ln1028_fu_1145_p2_carry_i_6_n_5,sub_ln1028_fu_1145_p2_carry_i_7_n_5,sub_ln1028_fu_1145_p2_carry_i_8_n_5}));
  CARRY8 sub_ln1028_fu_1145_p2_carry__0
       (.CI(sub_ln1028_fu_1145_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_ln1028_fu_1145_p2_carry__0_CO_UNCONNECTED[7:2],sub_ln1028_fu_1145_p2_carry__0_n_11,sub_ln1028_fu_1145_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_reg_pp0_iter2_up_2_reg_483[9:8]}),
        .O({NLW_sub_ln1028_fu_1145_p2_carry__0_O_UNCONNECTED[7:3],sub_ln1028_fu_1145_p2_carry__0_n_18,sub_ln1028_fu_1145_p2_carry__0_n_19,sub_ln1028_fu_1145_p2_carry__0_n_20}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,sub_ln1028_fu_1145_p2_carry__0_i_1_n_5,sub_ln1028_fu_1145_p2_carry__0_i_2_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1028_fu_1145_p2_carry__0_i_1
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[9]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[9]),
        .O(sub_ln1028_fu_1145_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1028_fu_1145_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[8]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[8]),
        .O(sub_ln1028_fu_1145_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1028_fu_1145_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[7]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[7]),
        .O(sub_ln1028_fu_1145_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1028_fu_1145_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[6]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[6]),
        .O(sub_ln1028_fu_1145_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1028_fu_1145_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[5]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[5]),
        .O(sub_ln1028_fu_1145_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1028_fu_1145_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[4]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[4]),
        .O(sub_ln1028_fu_1145_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1028_fu_1145_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[3]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[3]),
        .O(sub_ln1028_fu_1145_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1028_fu_1145_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[2]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[2]),
        .O(sub_ln1028_fu_1145_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1028_fu_1145_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[1]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[1]),
        .O(sub_ln1028_fu_1145_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    sub_ln1028_fu_1145_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_up_2_reg_483[0]),
        .I1(ap_phi_reg_pp0_iter2_down_2_reg_429[0]),
        .O(sub_ln1028_fu_1145_p2_carry_i_8_n_5));
  FDRE \sub_ln1028_reg_2132_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1028_fu_1145_p2_carry__0_n_18),
        .Q(sub_ln1028_reg_2132),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln61_7_reg_2127[1]_i_1 
       (.I0(sub_ln1027_fu_1121_p2_carry_n_19),
        .I1(sub_ln1027_fu_1121_p2_carry_n_20),
        .O(\sub_ln61_7_reg_2127[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln61_7_reg_2127[2]_i_1 
       (.I0(sub_ln1027_fu_1121_p2_carry_n_19),
        .I1(sub_ln1027_fu_1121_p2_carry_n_20),
        .I2(sub_ln1027_fu_1121_p2_carry_n_18),
        .O(\sub_ln61_7_reg_2127[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sub_ln61_7_reg_2127[3]_i_1 
       (.I0(sub_ln1027_fu_1121_p2_carry_n_18),
        .I1(sub_ln1027_fu_1121_p2_carry_n_20),
        .I2(sub_ln1027_fu_1121_p2_carry_n_19),
        .I3(sub_ln1027_fu_1121_p2_carry_n_17),
        .O(\sub_ln61_7_reg_2127[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sub_ln61_7_reg_2127[4]_i_1 
       (.I0(sub_ln1027_fu_1121_p2_carry_n_17),
        .I1(sub_ln1027_fu_1121_p2_carry_n_19),
        .I2(sub_ln1027_fu_1121_p2_carry_n_20),
        .I3(sub_ln1027_fu_1121_p2_carry_n_18),
        .I4(sub_ln1027_fu_1121_p2_carry_n_16),
        .O(\sub_ln61_7_reg_2127[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sub_ln61_7_reg_2127[5]_i_1 
       (.I0(sub_ln1027_fu_1121_p2_carry_n_16),
        .I1(sub_ln1027_fu_1121_p2_carry_n_18),
        .I2(sub_ln1027_fu_1121_p2_carry_n_20),
        .I3(sub_ln1027_fu_1121_p2_carry_n_19),
        .I4(sub_ln1027_fu_1121_p2_carry_n_17),
        .I5(sub_ln1027_fu_1121_p2_carry_n_15),
        .O(\sub_ln61_7_reg_2127[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln61_7_reg_2127[6]_i_1 
       (.I0(\sub_ln61_7_reg_2127[9]_i_2_n_5 ),
        .I1(sub_ln1027_fu_1121_p2_carry_n_14),
        .O(\sub_ln61_7_reg_2127[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln61_7_reg_2127[7]_i_1 
       (.I0(sub_ln1027_fu_1121_p2_carry_n_14),
        .I1(\sub_ln61_7_reg_2127[9]_i_2_n_5 ),
        .I2(sub_ln1027_fu_1121_p2_carry_n_13),
        .O(\sub_ln61_7_reg_2127[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sub_ln61_7_reg_2127[8]_i_1 
       (.I0(sub_ln1027_fu_1121_p2_carry_n_13),
        .I1(\sub_ln61_7_reg_2127[9]_i_2_n_5 ),
        .I2(sub_ln1027_fu_1121_p2_carry_n_14),
        .I3(sub_ln1027_fu_1121_p2_carry__0_n_20),
        .O(\sub_ln61_7_reg_2127[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sub_ln61_7_reg_2127[9]_i_1 
       (.I0(sub_ln1027_fu_1121_p2_carry__0_n_20),
        .I1(sub_ln1027_fu_1121_p2_carry_n_14),
        .I2(\sub_ln61_7_reg_2127[9]_i_2_n_5 ),
        .I3(sub_ln1027_fu_1121_p2_carry_n_13),
        .I4(sub_ln1027_fu_1121_p2_carry__0_n_19),
        .O(\sub_ln61_7_reg_2127[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sub_ln61_7_reg_2127[9]_i_2 
       (.I0(sub_ln1027_fu_1121_p2_carry_n_15),
        .I1(sub_ln1027_fu_1121_p2_carry_n_16),
        .I2(sub_ln1027_fu_1121_p2_carry_n_18),
        .I3(sub_ln1027_fu_1121_p2_carry_n_20),
        .I4(sub_ln1027_fu_1121_p2_carry_n_19),
        .I5(sub_ln1027_fu_1121_p2_carry_n_17),
        .O(\sub_ln61_7_reg_2127[9]_i_2_n_5 ));
  FDRE \sub_ln61_7_reg_2127_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_7_reg_2127[1]_i_1_n_5 ),
        .Q(sub_ln61_7_reg_2127[1]),
        .R(1'b0));
  FDRE \sub_ln61_7_reg_2127_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_7_reg_2127[2]_i_1_n_5 ),
        .Q(sub_ln61_7_reg_2127[2]),
        .R(1'b0));
  FDRE \sub_ln61_7_reg_2127_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_7_reg_2127[3]_i_1_n_5 ),
        .Q(sub_ln61_7_reg_2127[3]),
        .R(1'b0));
  FDRE \sub_ln61_7_reg_2127_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_7_reg_2127[4]_i_1_n_5 ),
        .Q(sub_ln61_7_reg_2127[4]),
        .R(1'b0));
  FDRE \sub_ln61_7_reg_2127_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_7_reg_2127[5]_i_1_n_5 ),
        .Q(sub_ln61_7_reg_2127[5]),
        .R(1'b0));
  FDRE \sub_ln61_7_reg_2127_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_7_reg_2127[6]_i_1_n_5 ),
        .Q(sub_ln61_7_reg_2127[6]),
        .R(1'b0));
  FDRE \sub_ln61_7_reg_2127_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_7_reg_2127[7]_i_1_n_5 ),
        .Q(sub_ln61_7_reg_2127[7]),
        .R(1'b0));
  FDRE \sub_ln61_7_reg_2127_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_7_reg_2127[8]_i_1_n_5 ),
        .Q(sub_ln61_7_reg_2127[8]),
        .R(1'b0));
  FDRE \sub_ln61_7_reg_2127_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_7_reg_2127[9]_i_1_n_5 ),
        .Q(sub_ln61_7_reg_2127[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln61_8_reg_2142[1]_i_1 
       (.I0(sub_ln1028_fu_1145_p2_carry_n_20),
        .I1(sub_ln1028_fu_1145_p2_carry_n_19),
        .O(\sub_ln61_8_reg_2142[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln61_8_reg_2142[2]_i_1 
       (.I0(sub_ln1028_fu_1145_p2_carry_n_19),
        .I1(sub_ln1028_fu_1145_p2_carry_n_20),
        .I2(sub_ln1028_fu_1145_p2_carry_n_18),
        .O(\sub_ln61_8_reg_2142[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sub_ln61_8_reg_2142[3]_i_1 
       (.I0(sub_ln1028_fu_1145_p2_carry_n_18),
        .I1(sub_ln1028_fu_1145_p2_carry_n_20),
        .I2(sub_ln1028_fu_1145_p2_carry_n_19),
        .I3(sub_ln1028_fu_1145_p2_carry_n_17),
        .O(\sub_ln61_8_reg_2142[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sub_ln61_8_reg_2142[4]_i_1 
       (.I0(sub_ln1028_fu_1145_p2_carry_n_17),
        .I1(sub_ln1028_fu_1145_p2_carry_n_19),
        .I2(sub_ln1028_fu_1145_p2_carry_n_20),
        .I3(sub_ln1028_fu_1145_p2_carry_n_18),
        .I4(sub_ln1028_fu_1145_p2_carry_n_16),
        .O(\sub_ln61_8_reg_2142[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sub_ln61_8_reg_2142[5]_i_1 
       (.I0(sub_ln1028_fu_1145_p2_carry_n_16),
        .I1(sub_ln1028_fu_1145_p2_carry_n_18),
        .I2(sub_ln1028_fu_1145_p2_carry_n_20),
        .I3(sub_ln1028_fu_1145_p2_carry_n_19),
        .I4(sub_ln1028_fu_1145_p2_carry_n_17),
        .I5(sub_ln1028_fu_1145_p2_carry_n_15),
        .O(\sub_ln61_8_reg_2142[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln61_8_reg_2142[6]_i_1 
       (.I0(\sub_ln61_8_reg_2142[9]_i_2_n_5 ),
        .I1(sub_ln1028_fu_1145_p2_carry_n_14),
        .O(\sub_ln61_8_reg_2142[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sub_ln61_8_reg_2142[7]_i_1 
       (.I0(sub_ln1028_fu_1145_p2_carry_n_14),
        .I1(\sub_ln61_8_reg_2142[9]_i_2_n_5 ),
        .I2(sub_ln1028_fu_1145_p2_carry_n_13),
        .O(\sub_ln61_8_reg_2142[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \sub_ln61_8_reg_2142[8]_i_1 
       (.I0(sub_ln1028_fu_1145_p2_carry_n_13),
        .I1(\sub_ln61_8_reg_2142[9]_i_2_n_5 ),
        .I2(sub_ln1028_fu_1145_p2_carry_n_14),
        .I3(sub_ln1028_fu_1145_p2_carry__0_n_20),
        .O(\sub_ln61_8_reg_2142[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h0010FFEF)) 
    \sub_ln61_8_reg_2142[9]_i_1 
       (.I0(sub_ln1028_fu_1145_p2_carry__0_n_20),
        .I1(sub_ln1028_fu_1145_p2_carry_n_14),
        .I2(\sub_ln61_8_reg_2142[9]_i_2_n_5 ),
        .I3(sub_ln1028_fu_1145_p2_carry_n_13),
        .I4(sub_ln1028_fu_1145_p2_carry__0_n_19),
        .O(\sub_ln61_8_reg_2142[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_ln61_8_reg_2142[9]_i_2 
       (.I0(sub_ln1028_fu_1145_p2_carry_n_16),
        .I1(sub_ln1028_fu_1145_p2_carry_n_18),
        .I2(sub_ln1028_fu_1145_p2_carry_n_20),
        .I3(sub_ln1028_fu_1145_p2_carry_n_19),
        .I4(sub_ln1028_fu_1145_p2_carry_n_17),
        .I5(sub_ln1028_fu_1145_p2_carry_n_15),
        .O(\sub_ln61_8_reg_2142[9]_i_2_n_5 ));
  FDRE \sub_ln61_8_reg_2142_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_8_reg_2142[1]_i_1_n_5 ),
        .Q(sub_ln61_8_reg_2142[1]),
        .R(1'b0));
  FDRE \sub_ln61_8_reg_2142_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_8_reg_2142[2]_i_1_n_5 ),
        .Q(sub_ln61_8_reg_2142[2]),
        .R(1'b0));
  FDRE \sub_ln61_8_reg_2142_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_8_reg_2142[3]_i_1_n_5 ),
        .Q(sub_ln61_8_reg_2142[3]),
        .R(1'b0));
  FDRE \sub_ln61_8_reg_2142_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_8_reg_2142[4]_i_1_n_5 ),
        .Q(sub_ln61_8_reg_2142[4]),
        .R(1'b0));
  FDRE \sub_ln61_8_reg_2142_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_8_reg_2142[5]_i_1_n_5 ),
        .Q(sub_ln61_8_reg_2142[5]),
        .R(1'b0));
  FDRE \sub_ln61_8_reg_2142_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_8_reg_2142[6]_i_1_n_5 ),
        .Q(sub_ln61_8_reg_2142[6]),
        .R(1'b0));
  FDRE \sub_ln61_8_reg_2142_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_8_reg_2142[7]_i_1_n_5 ),
        .Q(sub_ln61_8_reg_2142[7]),
        .R(1'b0));
  FDRE \sub_ln61_8_reg_2142_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_8_reg_2142[8]_i_1_n_5 ),
        .Q(sub_ln61_8_reg_2142[8]),
        .R(1'b0));
  FDRE \sub_ln61_8_reg_2142_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln61_8_reg_2142[9]_i_1_n_5 ),
        .Q(sub_ln61_8_reg_2142[9]),
        .R(1'b0));
  FDRE \tmp_23_reg_2202_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry__0_n_18),
        .Q(tmp_23_reg_2202[0]),
        .R(1'b0));
  FDRE \tmp_23_reg_2202_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry__0_n_17),
        .Q(tmp_23_reg_2202[1]),
        .R(1'b0));
  FDRE \tmp_23_reg_2202_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry__0_n_16),
        .Q(tmp_23_reg_2202[2]),
        .R(1'b0));
  FDRE \tmp_23_reg_2202_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(r_2_fu_1611_p2_carry__0_n_15),
        .Q(tmp_23_reg_2202[3]),
        .R(1'b0));
  FDRE \tmp_25_reg_2207_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[10]),
        .Q(tmp_25_reg_2207[0]),
        .R(1'b0));
  FDRE \tmp_25_reg_2207_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[11]),
        .Q(tmp_25_reg_2207[1]),
        .R(1'b0));
  FDRE \tmp_25_reg_2207_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_2_fu_1629_p2[12]),
        .Q(tmp_25_reg_2207[2]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2122_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1027_fu_1121_p2_carry_n_20),
        .Q(trunc_ln61_7_reg_2122[0]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2122_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1027_fu_1121_p2_carry_n_19),
        .Q(trunc_ln61_7_reg_2122[1]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2122_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1027_fu_1121_p2_carry_n_18),
        .Q(trunc_ln61_7_reg_2122[2]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2122_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1027_fu_1121_p2_carry_n_17),
        .Q(trunc_ln61_7_reg_2122[3]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2122_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1027_fu_1121_p2_carry_n_16),
        .Q(trunc_ln61_7_reg_2122[4]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2122_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1027_fu_1121_p2_carry_n_15),
        .Q(trunc_ln61_7_reg_2122[5]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2122_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1027_fu_1121_p2_carry_n_14),
        .Q(trunc_ln61_7_reg_2122[6]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2122_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1027_fu_1121_p2_carry_n_13),
        .Q(trunc_ln61_7_reg_2122[7]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2122_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1027_fu_1121_p2_carry__0_n_20),
        .Q(trunc_ln61_7_reg_2122[8]),
        .R(1'b0));
  FDRE \trunc_ln61_7_reg_2122_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1027_fu_1121_p2_carry__0_n_19),
        .Q(trunc_ln61_7_reg_2122[9]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2137_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1028_fu_1145_p2_carry_n_20),
        .Q(trunc_ln61_8_reg_2137[0]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2137_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1028_fu_1145_p2_carry_n_19),
        .Q(trunc_ln61_8_reg_2137[1]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2137_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1028_fu_1145_p2_carry_n_18),
        .Q(trunc_ln61_8_reg_2137[2]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2137_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1028_fu_1145_p2_carry_n_17),
        .Q(trunc_ln61_8_reg_2137[3]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2137_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1028_fu_1145_p2_carry_n_16),
        .Q(trunc_ln61_8_reg_2137[4]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2137_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1028_fu_1145_p2_carry_n_15),
        .Q(trunc_ln61_8_reg_2137[5]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2137_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1028_fu_1145_p2_carry_n_14),
        .Q(trunc_ln61_8_reg_2137[6]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2137_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1028_fu_1145_p2_carry_n_13),
        .Q(trunc_ln61_8_reg_2137[7]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2137_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1028_fu_1145_p2_carry__0_n_20),
        .Q(trunc_ln61_8_reg_2137[8]),
        .R(1'b0));
  FDRE \trunc_ln61_8_reg_2137_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln1028_fu_1145_p2_carry__0_n_19),
        .Q(trunc_ln61_8_reg_2137[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_2_address1[0]),
        .Q(\x_fu_156_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_2_address1[10]),
        .Q(\x_fu_156_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_2_address1[1]),
        .Q(\x_fu_156_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_2_address1[2]),
        .Q(\x_fu_156_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_2_address1[3]),
        .Q(\x_fu_156_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_2_address1[4]),
        .Q(\x_fu_156_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_2_address1[5]),
        .Q(\x_fu_156_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_2_address1[6]),
        .Q(\x_fu_156_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_2_address1[7]),
        .Q(\x_fu_156_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_2_address1[8]),
        .Q(\x_fu_156_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_2_address1[9]),
        .Q(\x_fu_156_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR
   (trunc_ln630_reg_540,
    Q,
    start_once_reg_reg_0,
    push,
    \ap_CS_fsm_reg[3]_0 ,
    p_9_in,
    empty_n_reg,
    push_0,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read,
    ap_condition_507,
    q1,
    \b_reg_2427_reg[10] ,
    ap_clk,
    red_i_fu_328_p2,
    \cmp59_i_reg_545_reg[0]_0 ,
    \cmp59_i_reg_545_reg[0]_1 ,
    ap_done_cache_reg,
    imgRB_full_n,
    push_1,
    imgG_empty_n,
    bayerPhase_c_empty_n,
    \mOutPtr_reg[2] ,
    DebayerRandBatG_U0_ap_start,
    start_for_DebayerRandBatG_U0_full_n,
    DebayerRatBorBatR_U0_ap_start,
    bayerPhase_c1_empty_n,
    bayerPhase_c_full_n,
    \cmp59_i_reg_545_reg[0]_2 ,
    \xor_i_reg_555_reg[0]_0 ,
    ap_rst_n,
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ,
    d0,
    \icmp_ln643_reg_2122_reg[0] ,
    D,
    \loopHeight_reg_441_reg[10]_0 ,
    \loopWidth_reg_446_reg[10]_0 ,
    \p_0_0_0949_21484_ph_i_reg_472_reg[9] );
  output trunc_ln630_reg_540;
  output [10:0]Q;
  output start_once_reg_reg_0;
  output push;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output p_9_in;
  output empty_n_reg;
  output push_0;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  output grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
  output ap_condition_507;
  output [9:0]q1;
  output [29:0]\b_reg_2427_reg[10] ;
  input ap_clk;
  input red_i_fu_328_p2;
  input [1:0]\cmp59_i_reg_545_reg[0]_0 ;
  input [3:0]\cmp59_i_reg_545_reg[0]_1 ;
  input ap_done_cache_reg;
  input imgRB_full_n;
  input push_1;
  input imgG_empty_n;
  input bayerPhase_c_empty_n;
  input [0:0]\mOutPtr_reg[2] ;
  input DebayerRandBatG_U0_ap_start;
  input start_for_DebayerRandBatG_U0_full_n;
  input DebayerRatBorBatR_U0_ap_start;
  input bayerPhase_c1_empty_n;
  input bayerPhase_c_full_n;
  input [10:0]\cmp59_i_reg_545_reg[0]_2 ;
  input \xor_i_reg_555_reg[0]_0 ;
  input ap_rst_n;
  input [19:0]\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] ;
  input [19:0]\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ;
  input [29:0]d0;
  input [10:0]\icmp_ln643_reg_2122_reg[0] ;
  input [14:0]D;
  input [10:0]\loopHeight_reg_441_reg[10]_0 ;
  input [10:0]\loopWidth_reg_446_reg[10]_0 ;
  input [9:0]\p_0_0_0949_21484_ph_i_reg_472_reg[9] ;

  wire [14:0]D;
  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRatBorBatR_U0_ap_start;
  wire [0:0]E;
  wire [10:0]Q;
  wire \ap_CS_fsm[2]_i_1__4_n_5 ;
  wire \ap_CS_fsm[2]_i_2__0_n_5 ;
  wire \ap_CS_fsm[2]_i_3__0_n_5 ;
  wire \ap_CS_fsm[2]_i_4__0_n_5 ;
  wire \ap_CS_fsm[2]_i_5__0_n_5 ;
  wire \ap_CS_fsm[2]_i_6__0_n_5 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_condition_507;
  wire ap_done_cache_i_1_n_5;
  wire ap_done_cache_reg;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ;
  wire [19:0]\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] ;
  wire [19:0]\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 ;
  wire ap_rst_n;
  wire [29:0]\b_reg_2427_reg[10] ;
  wire bayerPhase_c1_empty_n;
  wire bayerPhase_c_empty_n;
  wire bayerPhase_c_full_n;
  wire cmp203_i_fu_302_p2;
  wire cmp203_i_reg_550;
  wire \cmp203_i_reg_550[0]_i_2_n_5 ;
  wire \cmp203_i_reg_550[0]_i_3_n_5 ;
  wire cmp59_i_fu_297_p2;
  wire cmp59_i_fu_297_p2_carry_i_12_n_5;
  wire cmp59_i_fu_297_p2_carry_i_2_n_5;
  wire cmp59_i_fu_297_p2_carry_i_3_n_5;
  wire cmp59_i_fu_297_p2_carry_i_4_n_5;
  wire cmp59_i_fu_297_p2_carry_i_5_n_5;
  wire cmp59_i_fu_297_p2_carry_i_7_n_5;
  wire cmp59_i_fu_297_p2_carry_n_10;
  wire cmp59_i_fu_297_p2_carry_n_11;
  wire cmp59_i_fu_297_p2_carry_n_12;
  wire cmp59_i_fu_297_p2_carry_n_8;
  wire cmp59_i_fu_297_p2_carry_n_9;
  wire cmp59_i_reg_545;
  wire [1:0]\cmp59_i_reg_545_reg[0]_0 ;
  wire [3:0]\cmp59_i_reg_545_reg[0]_1 ;
  wire [10:0]\cmp59_i_reg_545_reg[0]_2 ;
  wire [29:0]d0;
  wire empty_n_reg;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_34;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out;
  wire [9:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out;
  wire [10:0]\icmp_ln643_reg_2122_reg[0] ;
  wire imgG_empty_n;
  wire imgRB_full_n;
  wire [10:0]loopHeight_reg_441;
  wire [10:0]\loopHeight_reg_441_reg[10]_0 ;
  wire [10:0]loopWidth_reg_446;
  wire [10:0]\loopWidth_reg_446_reg[10]_0 ;
  wire [0:0]\mOutPtr_reg[2] ;
  wire [9:0]p_0_0_09481408_lcssa1458_i_fu_80;
  wire [9:0]p_0_0_09481408_lcssa1458_i_load_reg_475;
  wire [9:0]p_0_0_0948_114981510_lcssa1546_i_fu_116;
  wire [9:0]p_0_0_0948_114981510_lcssa1546_i_load_reg_520;
  wire [9:0]p_0_0_0948_21438_lcssa1470_i_fu_92;
  wire [9:0]p_0_0_0948_21438_lcssa1470_i_load_reg_490;
  wire [9:0]p_0_0_09491405_lcssa1456_i_fu_76;
  wire [9:0]p_0_0_09491405_lcssa1456_i_load_reg_470;
  wire [9:0]p_0_0_0949_114961508_lcssa1544_i_fu_112;
  wire [9:0]p_0_0_0949_114961508_lcssa1544_i_load_reg_515;
  wire [9:0]p_0_0_0949_21435_lcssa1468_i_fu_88;
  wire [9:0]p_0_0_0949_21435_lcssa1468_i_load_reg_485;
  wire [9:0]\p_0_0_0949_21484_ph_i_reg_472_reg[9] ;
  wire [9:0]p_0_0_09501402_lcssa1454_i_fu_72;
  wire [9:0]p_0_0_09501402_lcssa1454_i_load_reg_465;
  wire [9:0]p_0_0_0950_114941506_lcssa1542_i_fu_108;
  wire [9:0]p_0_0_0950_114941506_lcssa1542_i_load_reg_510;
  wire [9:0]p_0_0_0950_21432_lcssa1466_i_fu_84;
  wire [9:0]p_0_0_0950_21432_lcssa1466_i_load_reg_480;
  wire [9:0]p_0_0_0_0_09081511_lcssa1548_i_fu_120;
  wire p_0_0_0_0_09081511_lcssa1548_i_fu_1200;
  wire [9:0]p_0_0_0_0_09081511_lcssa1548_i_load_reg_525;
  wire [9:0]p_0_0_0_0_09141499_lcssa1536_i_fu_96;
  wire [9:0]p_0_0_0_0_09141499_lcssa1536_i_load_reg_495;
  wire [9:0]p_0_1_0_0_09091513_lcssa1550_i_fu_124;
  wire [9:0]p_0_1_0_0_09091513_lcssa1550_i_load_reg_530;
  wire [9:0]p_0_1_0_0_09151501_lcssa1538_i_fu_100;
  wire [9:0]p_0_1_0_0_09151501_lcssa1538_i_load_reg_500;
  wire [9:0]p_0_2_0_0_09101515_lcssa1552_i_fu_128;
  wire [9:0]p_0_2_0_0_09101515_lcssa1552_i_load_reg_535;
  wire [9:0]p_0_2_0_0_09161503_lcssa1540_i_fu_104;
  wire [9:0]p_0_2_0_0_09161503_lcssa1540_i_load_reg_505;
  wire p_9_in;
  wire push;
  wire push_0;
  wire push_1;
  wire [9:0]q1;
  wire red_i_fu_328_p2;
  wire red_i_reg_560;
  wire start_for_DebayerRandBatG_U0_full_n;
  wire start_once_reg_i_1__0_n_5;
  wire start_once_reg_reg_0;
  wire trunc_ln630_reg_540;
  wire [0:0]xor_i_fu_322_p2;
  wire [14:0]xor_i_reg_555;
  wire \xor_i_reg_555_reg[0]_0 ;
  wire [10:0]y_4_fu_242_p2;
  wire \y_fu_68[10]_i_2_n_5 ;
  wire [7:6]NLW_cmp59_i_fu_297_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_cmp59_i_fu_297_p2_carry_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h4F)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(push_0),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I1(\ap_CS_fsm[2]_i_3__0_n_5 ),
        .I2(\ap_CS_fsm[2]_i_4__0_n_5 ),
        .I3(\ap_CS_fsm[2]_i_5__0_n_5 ),
        .I4(\ap_CS_fsm[2]_i_6__0_n_5 ),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I1(\ap_CS_fsm[2]_i_3__0_n_5 ),
        .I2(\ap_CS_fsm[2]_i_4__0_n_5 ),
        .I3(\ap_CS_fsm[2]_i_5__0_n_5 ),
        .I4(\ap_CS_fsm[2]_i_6__0_n_5 ),
        .I5(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(loopHeight_reg_441[9]),
        .I1(Q[9]),
        .I2(Q[5]),
        .I3(loopHeight_reg_441[5]),
        .I4(Q[8]),
        .I5(loopHeight_reg_441[8]),
        .O(\ap_CS_fsm[2]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(loopHeight_reg_441[0]),
        .I1(Q[0]),
        .I2(loopHeight_reg_441[4]),
        .I3(Q[4]),
        .O(\ap_CS_fsm[2]_i_3__0_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(loopHeight_reg_441[10]),
        .I1(Q[10]),
        .I2(loopHeight_reg_441[2]),
        .I3(Q[2]),
        .O(\ap_CS_fsm[2]_i_4__0_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(loopHeight_reg_441[3]),
        .I1(Q[3]),
        .I2(loopHeight_reg_441[7]),
        .I3(Q[7]),
        .O(\ap_CS_fsm[2]_i_5__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(loopHeight_reg_441[6]),
        .I1(Q[6]),
        .I2(loopHeight_reg_441[1]),
        .I3(Q[1]),
        .O(\ap_CS_fsm[2]_i_6__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[3]_0 [0]),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__4_n_5 ),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[3]_0 [1]),
        .R(ap_done_cache_reg));
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_loop_exit_ready_pp0_iter5_reg),
        .I2(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I3(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp203_i_reg_550[0]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\cmp203_i_reg_550[0]_i_2_n_5 ),
        .I4(\cmp203_i_reg_550[0]_i_3_n_5 ),
        .O(cmp203_i_fu_302_p2));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp203_i_reg_550[0]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[10]),
        .I3(Q[2]),
        .O(\cmp203_i_reg_550[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp203_i_reg_550[0]_i_3 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\cmp203_i_reg_550[0]_i_3_n_5 ));
  FDRE \cmp203_i_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp203_i_fu_302_p2),
        .Q(cmp203_i_reg_550),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 cmp59_i_fu_297_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_cmp59_i_fu_297_p2_carry_CO_UNCONNECTED[7:6],cmp59_i_fu_297_p2,cmp59_i_fu_297_p2_carry_n_8,cmp59_i_fu_297_p2_carry_n_9,cmp59_i_fu_297_p2_carry_n_10,cmp59_i_fu_297_p2_carry_n_11,cmp59_i_fu_297_p2_carry_n_12}),
        .DI({1'b0,1'b0,\cmp59_i_reg_545_reg[0]_0 [1],cmp59_i_fu_297_p2_carry_i_2_n_5,cmp59_i_fu_297_p2_carry_i_3_n_5,cmp59_i_fu_297_p2_carry_i_4_n_5,cmp59_i_fu_297_p2_carry_i_5_n_5,\cmp59_i_reg_545_reg[0]_0 [0]}),
        .O(NLW_cmp59_i_fu_297_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,cmp59_i_fu_297_p2_carry_i_7_n_5,\cmp59_i_reg_545_reg[0]_1 ,cmp59_i_fu_297_p2_carry_i_12_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp59_i_fu_297_p2_carry_i_12
       (.I0(Q[1]),
        .I1(\cmp59_i_reg_545_reg[0]_2 [1]),
        .I2(\cmp59_i_reg_545_reg[0]_2 [0]),
        .I3(Q[0]),
        .O(cmp59_i_fu_297_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp59_i_fu_297_p2_carry_i_2
       (.I0(Q[9]),
        .I1(\cmp59_i_reg_545_reg[0]_2 [9]),
        .I2(\cmp59_i_reg_545_reg[0]_2 [8]),
        .I3(Q[8]),
        .O(cmp59_i_fu_297_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp59_i_fu_297_p2_carry_i_3
       (.I0(Q[7]),
        .I1(\cmp59_i_reg_545_reg[0]_2 [7]),
        .I2(\cmp59_i_reg_545_reg[0]_2 [6]),
        .I3(Q[6]),
        .O(cmp59_i_fu_297_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp59_i_fu_297_p2_carry_i_4
       (.I0(Q[5]),
        .I1(\cmp59_i_reg_545_reg[0]_2 [5]),
        .I2(\cmp59_i_reg_545_reg[0]_2 [4]),
        .I3(Q[4]),
        .O(cmp59_i_fu_297_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp59_i_fu_297_p2_carry_i_5
       (.I0(Q[3]),
        .I1(\cmp59_i_reg_545_reg[0]_2 [3]),
        .I2(\cmp59_i_reg_545_reg[0]_2 [2]),
        .I3(Q[2]),
        .O(cmp59_i_fu_297_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    cmp59_i_fu_297_p2_carry_i_7
       (.I0(Q[10]),
        .I1(\cmp59_i_reg_545_reg[0]_2 [10]),
        .O(cmp59_i_fu_297_p2_carry_i_7_n_5));
  FDRE \cmp59_i_reg_545_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp59_i_fu_297_p2),
        .Q(cmp59_i_reg_545),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158
       (.D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out),
        .E(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .Q({\ap_CS_fsm_reg[3]_0 [1],ap_CS_fsm_state3}),
        .SR(push_0),
        .\ap_CS_fsm_reg[2] ({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_done_cache_reg_0(ap_done_cache_i_1_n_5),
        .ap_loop_exit_ready_pp0_iter5_reg(ap_loop_exit_ready_pp0_iter5_reg),
        .\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_1 (\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 ),
        .ap_rst_n(ap_rst_n),
        .\b_reg_2427_reg[10]_0 (\b_reg_2427_reg[10] ),
        .cmp203_i_reg_550(cmp203_i_reg_550),
        .cmp59_i_reg_545(cmp59_i_reg_545),
        .d0(d0),
        .empty_n_reg(empty_n_reg),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_34),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read),
        .\icmp_ln633_reg_2118_reg[0]_0 (ap_condition_507),
        .\icmp_ln633_reg_2118_reg[0]_1 (loopWidth_reg_446),
        .\icmp_ln643_reg_2122_reg[0]_0 (\icmp_ln643_reg_2122_reg[0] ),
        .\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 (xor_i_reg_555),
        .\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_0 (D[0]),
        .imgG_empty_n(imgG_empty_n),
        .imgRB_full_n(imgRB_full_n),
        .\p_0_0_09481407_i_fu_268_reg[9]_0 (p_0_0_09481408_lcssa1458_i_load_reg_475),
        .\p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out),
        .\p_0_0_0948_114981509_i_fu_244_reg[9]_0 (p_0_0_0948_114981510_lcssa1546_i_load_reg_520),
        .\p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out),
        .\p_0_0_0948_21437_i_fu_280_reg[9]_0 (p_0_0_0948_21438_lcssa1470_i_load_reg_490),
        .\p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out),
        .\p_0_0_09491404_i_fu_264_reg[9]_0 (p_0_0_09491405_lcssa1456_i_load_reg_470),
        .\p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out),
        .\p_0_0_0949_114961507_i_fu_240_reg[9]_0 (p_0_0_0949_114961508_lcssa1544_i_load_reg_515),
        .\p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out),
        .\p_0_0_0949_21434_i_fu_276_reg[9]_0 (p_0_0_0949_21435_lcssa1468_i_load_reg_485),
        .\p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out),
        .\p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 (\p_0_0_0949_21484_ph_i_reg_472_reg[9] ),
        .\p_0_0_09501401_i_fu_260_reg[9]_0 (p_0_0_09501402_lcssa1454_i_load_reg_465),
        .\p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out),
        .\p_0_0_0950_114941505_i_fu_236_reg[9]_0 (p_0_0_0950_114941506_lcssa1542_i_load_reg_510),
        .\p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out),
        .\p_0_0_0950_21431_i_fu_272_reg[9]_0 (p_0_0_0950_21432_lcssa1466_i_load_reg_480),
        .\p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out),
        .\p_0_0_0_0_09081512_i_fu_248_reg[9]_0 (p_0_0_0_0_09081511_lcssa1548_i_load_reg_525),
        .\p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out),
        .\p_0_0_0_0_09141500_i_fu_224_reg[9]_0 (p_0_0_0_0_09141499_lcssa1536_i_load_reg_495),
        .\p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out),
        .\p_0_1_0_0_09091514_i_fu_252_reg[9]_0 (p_0_1_0_0_09091513_lcssa1550_i_load_reg_530),
        .\p_0_1_0_0_09151502_i_fu_228_reg[9]_0 (p_0_1_0_0_09151501_lcssa1538_i_load_reg_500),
        .\p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out),
        .\p_0_2_0_0_09101516_i_fu_256_reg[9]_0 (p_0_2_0_0_09101515_lcssa1552_i_load_reg_535),
        .\p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out),
        .\p_0_2_0_0_09161504_i_fu_232_reg[9]_0 (p_0_2_0_0_09161503_lcssa1540_i_load_reg_505),
        .\p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out),
        .p_9_in(p_9_in),
        .push(push),
        .push_1(push_1),
        .q1(q1),
        .red_i_reg_560(red_i_reg_560));
  FDRE #(
    .INIT(1'b0)) 
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_34),
        .Q(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \loopHeight_reg_441[10]_i_1 
       (.I0(start_for_DebayerRandBatG_U0_full_n),
        .I1(start_once_reg_reg_0),
        .I2(DebayerRatBorBatR_U0_ap_start),
        .I3(\ap_CS_fsm_reg[3]_0 [0]),
        .I4(bayerPhase_c1_empty_n),
        .I5(bayerPhase_c_full_n),
        .O(push_0));
  FDRE \loopHeight_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopHeight_reg_441_reg[10]_0 [0]),
        .Q(loopHeight_reg_441[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[10] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopHeight_reg_441_reg[10]_0 [10]),
        .Q(loopHeight_reg_441[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopHeight_reg_441_reg[10]_0 [1]),
        .Q(loopHeight_reg_441[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopHeight_reg_441_reg[10]_0 [2]),
        .Q(loopHeight_reg_441[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopHeight_reg_441_reg[10]_0 [3]),
        .Q(loopHeight_reg_441[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopHeight_reg_441_reg[10]_0 [4]),
        .Q(loopHeight_reg_441[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopHeight_reg_441_reg[10]_0 [5]),
        .Q(loopHeight_reg_441[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[6] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopHeight_reg_441_reg[10]_0 [6]),
        .Q(loopHeight_reg_441[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[7] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopHeight_reg_441_reg[10]_0 [7]),
        .Q(loopHeight_reg_441[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[8] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopHeight_reg_441_reg[10]_0 [8]),
        .Q(loopHeight_reg_441[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[9] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopHeight_reg_441_reg[10]_0 [9]),
        .Q(loopHeight_reg_441[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopWidth_reg_446_reg[10]_0 [0]),
        .Q(loopWidth_reg_446[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[10] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopWidth_reg_446_reg[10]_0 [10]),
        .Q(loopWidth_reg_446[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopWidth_reg_446_reg[10]_0 [1]),
        .Q(loopWidth_reg_446[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopWidth_reg_446_reg[10]_0 [2]),
        .Q(loopWidth_reg_446[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopWidth_reg_446_reg[10]_0 [3]),
        .Q(loopWidth_reg_446[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopWidth_reg_446_reg[10]_0 [4]),
        .Q(loopWidth_reg_446[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[5] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopWidth_reg_446_reg[10]_0 [5]),
        .Q(loopWidth_reg_446[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopWidth_reg_446_reg[10]_0 [6]),
        .Q(loopWidth_reg_446[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[7] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopWidth_reg_446_reg[10]_0 [7]),
        .Q(loopWidth_reg_446[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[8] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopWidth_reg_446_reg[10]_0 [8]),
        .Q(loopWidth_reg_446[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[9] 
       (.C(ap_clk),
        .CE(push_0),
        .D(\loopWidth_reg_446_reg[10]_0 [9]),
        .Q(loopWidth_reg_446[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[2]_i_1__1 
       (.I0(push_0),
        .I1(bayerPhase_c_empty_n),
        .I2(\mOutPtr_reg[2] ),
        .I3(DebayerRandBatG_U0_ap_start),
        .O(E));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[0]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[0]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[1]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[1]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[2]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[2]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[3]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[3]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[4]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[4]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[5]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[5]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[6]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[6]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[7]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[7]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[8]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[8]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out[9]),
        .Q(p_0_0_09481408_lcssa1458_i_fu_80[9]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[0]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[0]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[1]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[1]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[2]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[2]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[3]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[3]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[4]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[4]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[5]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[5]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[6]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[6]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[7]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[7]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[8]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[8]),
        .R(1'b0));
  FDRE \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481408_lcssa1458_i_fu_80[9]),
        .Q(p_0_0_09481408_lcssa1458_i_load_reg_475[9]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[0]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[1]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[2]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[3]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[4]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[5]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[6]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[7]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[8]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out[9]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_fu_116[9]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[0]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[1]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[2]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[3]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[4]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[5]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[6]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[7]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[8]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114981510_lcssa1546_i_fu_116[9]),
        .Q(p_0_0_0948_114981510_lcssa1546_i_load_reg_520[9]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[0]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[1]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[2]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[3]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[4]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[5]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[6]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[7]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[8]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out[9]),
        .Q(p_0_0_0948_21438_lcssa1470_i_fu_92[9]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[0]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[1]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[2]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[3]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[4]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[5]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[6]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[7]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[8]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21438_lcssa1470_i_fu_92[9]),
        .Q(p_0_0_0948_21438_lcssa1470_i_load_reg_490[9]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[0]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[0]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[1]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[1]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[2]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[2]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[3]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[3]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[4]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[4]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[5]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[5]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[6]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[6]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[7]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[7]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[8]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[8]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out[9]),
        .Q(p_0_0_09491405_lcssa1456_i_fu_76[9]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[0]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[0]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[1]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[1]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[2]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[2]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[3]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[3]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[4]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[4]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[5]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[5]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[6]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[6]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[7]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[7]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[8]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[8]),
        .R(1'b0));
  FDRE \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491405_lcssa1456_i_fu_76[9]),
        .Q(p_0_0_09491405_lcssa1456_i_load_reg_470[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[0]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[1]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[2]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[3]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[4]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[5]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[6]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[7]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[8]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out[9]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_fu_112[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[0]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[1]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[2]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[3]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[4]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[5]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[6]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[7]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[8]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114961508_lcssa1544_i_fu_112[9]),
        .Q(p_0_0_0949_114961508_lcssa1544_i_load_reg_515[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[0]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[1]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[2]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[3]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[4]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[5]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[6]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[7]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[8]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out[9]),
        .Q(p_0_0_0949_21435_lcssa1468_i_fu_88[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[0]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[1]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[2]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[3]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[4]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[5]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[6]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[7]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[8]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21435_lcssa1468_i_fu_88[9]),
        .Q(p_0_0_0949_21435_lcssa1468_i_load_reg_485[9]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[0]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[0]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[1]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[1]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[2]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[2]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[3]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[3]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[4]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[4]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[5]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[5]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[6]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[6]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[7]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[7]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[8]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[8]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out[9]),
        .Q(p_0_0_09501402_lcssa1454_i_fu_72[9]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[0]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[0]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[1]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[1]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[2]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[2]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[3]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[3]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[4]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[4]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[5]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[5]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[6]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[6]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[7]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[7]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[8]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[8]),
        .R(1'b0));
  FDRE \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501402_lcssa1454_i_fu_72[9]),
        .Q(p_0_0_09501402_lcssa1454_i_load_reg_465[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[0]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[1]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[2]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[3]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[4]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[5]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[6]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[7]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[8]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out[9]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_fu_108[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[0]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[1]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[2]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[3]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[4]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[5]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[6]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[7]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[8]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114941506_lcssa1542_i_fu_108[9]),
        .Q(p_0_0_0950_114941506_lcssa1542_i_load_reg_510[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[0]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[1]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[2]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[3]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[4]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[5]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[6]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[7]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[8]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out[9]),
        .Q(p_0_0_0950_21432_lcssa1466_i_fu_84[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[0]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[1]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[2]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[3]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[4]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[5]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[6]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[7]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[8]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21432_lcssa1466_i_fu_84[9]),
        .Q(p_0_0_0950_21432_lcssa1466_i_load_reg_480[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[0]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[1]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[2]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[3]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[4]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[5]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[6]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[7]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[8]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out[9]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_fu_120[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[0]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[1]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[2]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[3]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[4]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[5]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[6]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[7]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[8]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081511_lcssa1548_i_fu_120[9]),
        .Q(p_0_0_0_0_09081511_lcssa1548_i_load_reg_525[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[0]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[1]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[2]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[3]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[4]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[5]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[6]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[7]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[8]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out[9]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_fu_96[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[0]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[1]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[2]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[3]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[4]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[5]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[6]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[7]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[8]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141499_lcssa1536_i_fu_96[9]),
        .Q(p_0_0_0_0_09141499_lcssa1536_i_load_reg_495[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[0]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[1]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[2]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[3]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[4]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[5]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[6]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[7]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[8]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out[9]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_fu_124[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[0]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[1]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[2]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[3]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[4]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[5]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[6]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[7]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[8]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091513_lcssa1550_i_fu_124[9]),
        .Q(p_0_1_0_0_09091513_lcssa1550_i_load_reg_530[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[0]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[1]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[2]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[3]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[4]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[5]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[6]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[7]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[8]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out[9]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_fu_100[9]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[0]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[1]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[2]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[3]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[4]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[5]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[6]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[7]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[8]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151501_lcssa1538_i_fu_100[9]),
        .Q(p_0_1_0_0_09151501_lcssa1538_i_load_reg_500[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[0]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[1]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[2]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[3]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[4]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[5]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[6]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[7]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[8]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out[9]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_fu_128[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[0]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[1]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[2]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[3]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[4]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[5]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[6]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[7]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[8]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101515_lcssa1552_i_fu_128[9]),
        .Q(p_0_2_0_0_09101515_lcssa1552_i_load_reg_535[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[0]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[1]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[2]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[3]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[4]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[5]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[6]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[7]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[8]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_09081511_lcssa1548_i_fu_1200),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out[9]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_fu_104[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[0]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[1]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[2]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[3]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[4]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[5]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[6]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[7]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[8]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161503_lcssa1540_i_fu_104[9]),
        .Q(p_0_2_0_0_09161503_lcssa1540_i_load_reg_505[9]),
        .R(1'b0));
  FDRE \red_i_reg_560_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(red_i_fu_328_p2),
        .Q(red_i_reg_560),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEC00)) 
    start_once_reg_i_1__0
       (.I0(start_for_DebayerRandBatG_U0_full_n),
        .I1(start_once_reg_reg_0),
        .I2(DebayerRatBorBatR_U0_ap_start),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(start_once_reg_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_5),
        .Q(start_once_reg_reg_0),
        .R(ap_done_cache_reg));
  FDRE \trunc_ln630_reg_540_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(Q[0]),
        .Q(trunc_ln630_reg_540),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_i_reg_555[0]_i_1 
       (.I0(trunc_ln630_reg_540),
        .I1(\xor_i_reg_555_reg[0]_0 ),
        .O(xor_i_fu_322_p2));
  FDRE \xor_i_reg_555_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_i_fu_322_p2),
        .Q(xor_i_reg_555[0]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[10]),
        .Q(xor_i_reg_555[10]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[11]),
        .Q(xor_i_reg_555[11]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[12]),
        .Q(xor_i_reg_555[12]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[13]),
        .Q(xor_i_reg_555[13]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[14]),
        .Q(xor_i_reg_555[14]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[1]),
        .Q(xor_i_reg_555[1]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[2]),
        .Q(xor_i_reg_555[2]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[3]),
        .Q(xor_i_reg_555[3]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[4]),
        .Q(xor_i_reg_555[4]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[5]),
        .Q(xor_i_reg_555[5]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[6]),
        .Q(xor_i_reg_555[6]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[7]),
        .Q(xor_i_reg_555[7]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[8]),
        .Q(xor_i_reg_555[8]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[9]),
        .Q(xor_i_reg_555[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_68[0]_i_1 
       (.I0(Q[0]),
        .O(y_4_fu_242_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \y_fu_68[10]_i_1 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\y_fu_68[10]_i_2_n_5 ),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(y_4_fu_242_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_fu_68[10]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\y_fu_68[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_68[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(y_4_fu_242_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \y_fu_68[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(y_4_fu_242_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \y_fu_68[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(y_4_fu_242_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \y_fu_68[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(y_4_fu_242_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_fu_68[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(y_4_fu_242_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_fu_68[6]_i_1 
       (.I0(Q[6]),
        .I1(\y_fu_68[10]_i_2_n_5 ),
        .O(y_4_fu_242_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \y_fu_68[7]_i_1 
       (.I0(Q[7]),
        .I1(\y_fu_68[10]_i_2_n_5 ),
        .I2(Q[6]),
        .O(y_4_fu_242_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \y_fu_68[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\y_fu_68[10]_i_2_n_5 ),
        .I3(Q[7]),
        .O(y_4_fu_242_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \y_fu_68[9]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\y_fu_68[10]_i_2_n_5 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .O(y_4_fu_242_p2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__4_n_5 ),
        .D(y_4_fu_242_p2[0]),
        .Q(Q[0]),
        .R(push_0));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__4_n_5 ),
        .D(y_4_fu_242_p2[10]),
        .Q(Q[10]),
        .R(push_0));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__4_n_5 ),
        .D(y_4_fu_242_p2[1]),
        .Q(Q[1]),
        .R(push_0));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__4_n_5 ),
        .D(y_4_fu_242_p2[2]),
        .Q(Q[2]),
        .R(push_0));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__4_n_5 ),
        .D(y_4_fu_242_p2[3]),
        .Q(Q[3]),
        .R(push_0));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__4_n_5 ),
        .D(y_4_fu_242_p2[4]),
        .Q(Q[4]),
        .R(push_0));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__4_n_5 ),
        .D(y_4_fu_242_p2[5]),
        .Q(Q[5]),
        .R(push_0));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__4_n_5 ),
        .D(y_4_fu_242_p2[6]),
        .Q(Q[6]),
        .R(push_0));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__4_n_5 ),
        .D(y_4_fu_242_p2[7]),
        .Q(Q[7]),
        .R(push_0));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__4_n_5 ),
        .D(y_4_fu_242_p2[8]),
        .Q(Q[8]),
        .R(push_0));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__4_n_5 ),
        .D(y_4_fu_242_p2[9]),
        .Q(Q[9]),
        .R(push_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
   (ap_loop_exit_ready_pp0_iter5_reg,
    D,
    \p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 ,
    ap_done_cache,
    push,
    ap_block_pp0_stage0_11001,
    p_9_in,
    empty_n_reg,
    E,
    \ap_CS_fsm_reg[2] ,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read,
    \icmp_ln633_reg_2118_reg[0]_0 ,
    q1,
    \b_reg_2427_reg[10]_0 ,
    \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 ,
    \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 ,
    \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 ,
    \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 ,
    \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 ,
    \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 ,
    \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 ,
    \p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 ,
    \p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 ,
    \p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 ,
    \p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 ,
    \p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 ,
    \p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 ,
    ap_clk,
    ap_done_cache_reg,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
    ap_done_cache_reg_0,
    imgRB_full_n,
    Q,
    push_1,
    imgG_empty_n,
    cmp59_i_reg_545,
    SR,
    red_i_reg_560,
    ap_rst_n,
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_1 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ,
    \p_0_0_0948_114981509_i_fu_244_reg[9]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[9]_0 ,
    \p_0_2_0_0_09101516_i_fu_256_reg[9]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[9]_0 ,
    \p_0_0_0_0_09081512_i_fu_248_reg[9]_0 ,
    \p_0_0_09481407_i_fu_268_reg[9]_0 ,
    \p_0_2_0_0_09161504_i_fu_232_reg[9]_0 ,
    \p_0_0_09501401_i_fu_260_reg[9]_0 ,
    \p_0_0_0_0_09141500_i_fu_224_reg[9]_0 ,
    \p_0_0_09491404_i_fu_264_reg[9]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[9]_0 ,
    \p_0_1_0_0_09151502_i_fu_228_reg[9]_0 ,
    d0,
    \p_0_1_0_0_09091514_i_fu_252_reg[9]_0 ,
    \p_0_0_0949_114961507_i_fu_240_reg[9]_0 ,
    \p_0_0_0950_114941505_i_fu_236_reg[9]_0 ,
    \icmp_ln643_reg_2122_reg[0]_0 ,
    cmp203_i_reg_550,
    \icmp_ln633_reg_2118_reg[0]_1 ,
    \icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 ,
    \icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_0 ,
    \p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 );
  output ap_loop_exit_ready_pp0_iter5_reg;
  output [9:0]D;
  output [9:0]\p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 ;
  output ap_done_cache;
  output push;
  output ap_block_pp0_stage0_11001;
  output p_9_in;
  output empty_n_reg;
  output [0:0]E;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg;
  output grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
  output \icmp_ln633_reg_2118_reg[0]_0 ;
  output [9:0]q1;
  output [29:0]\b_reg_2427_reg[10]_0 ;
  output [9:0]\p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 ;
  output [9:0]\p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 ;
  output [9:0]\p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 ;
  output [9:0]\p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 ;
  output [9:0]\p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 ;
  output [9:0]\p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 ;
  input ap_clk;
  input ap_done_cache_reg;
  input grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  input ap_done_cache_reg_0;
  input imgRB_full_n;
  input [1:0]Q;
  input push_1;
  input imgG_empty_n;
  input cmp59_i_reg_545;
  input [0:0]SR;
  input red_i_reg_560;
  input ap_rst_n;
  input [19:0]\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 ;
  input [19:0]\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_1 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ;
  input [9:0]\p_0_0_0948_114981509_i_fu_244_reg[9]_0 ;
  input [9:0]\p_0_0_0948_21437_i_fu_280_reg[9]_0 ;
  input [9:0]\p_0_2_0_0_09101516_i_fu_256_reg[9]_0 ;
  input [9:0]\p_0_0_0950_21431_i_fu_272_reg[9]_0 ;
  input [9:0]\p_0_0_0_0_09081512_i_fu_248_reg[9]_0 ;
  input [9:0]\p_0_0_09481407_i_fu_268_reg[9]_0 ;
  input [9:0]\p_0_2_0_0_09161504_i_fu_232_reg[9]_0 ;
  input [9:0]\p_0_0_09501401_i_fu_260_reg[9]_0 ;
  input [9:0]\p_0_0_0_0_09141500_i_fu_224_reg[9]_0 ;
  input [9:0]\p_0_0_09491404_i_fu_264_reg[9]_0 ;
  input [9:0]\p_0_0_0949_21434_i_fu_276_reg[9]_0 ;
  input [9:0]\p_0_1_0_0_09151502_i_fu_228_reg[9]_0 ;
  input [29:0]d0;
  input [9:0]\p_0_1_0_0_09091514_i_fu_252_reg[9]_0 ;
  input [9:0]\p_0_0_0949_114961507_i_fu_240_reg[9]_0 ;
  input [9:0]\p_0_0_0950_114941505_i_fu_236_reg[9]_0 ;
  input [10:0]\icmp_ln643_reg_2122_reg[0]_0 ;
  input cmp203_i_reg_550;
  input [10:0]\icmp_ln633_reg_2118_reg[0]_1 ;
  input [14:0]\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 ;
  input [0:0]\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_0 ;
  input [9:0]\p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 ;

  wire [9:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [12:0]add_ln820_1_fu_1686_p2;
  wire [12:0]add_ln820_1_reg_2405;
  wire \add_ln820_1_reg_2405[12]_i_10_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_11_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_12_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_14_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_15_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_16_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_17_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_18_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_21_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_22_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_23_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_24_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_25_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_26_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_27_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_3_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_4_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_5_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_6_n_5 ;
  wire \add_ln820_1_reg_2405[12]_i_7_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_10_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_19_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_20_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_21_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_22_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_23_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_24_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_25_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_26_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_36_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_37_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_38_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_39_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_3_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_40_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_41_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_42_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_43_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_4_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_5_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_6_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_7_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_8_n_5 ;
  wire \add_ln820_1_reg_2405[7]_i_9_n_5 ;
  wire \add_ln820_1_reg_2405_reg[12]_i_13_n_11 ;
  wire \add_ln820_1_reg_2405_reg[12]_i_13_n_12 ;
  wire \add_ln820_1_reg_2405_reg[12]_i_13_n_9 ;
  wire \add_ln820_1_reg_2405_reg[12]_i_1_n_10 ;
  wire \add_ln820_1_reg_2405_reg[12]_i_1_n_11 ;
  wire \add_ln820_1_reg_2405_reg[12]_i_1_n_12 ;
  wire \add_ln820_1_reg_2405_reg[12]_i_1_n_9 ;
  wire \add_ln820_1_reg_2405_reg[12]_i_2_n_11 ;
  wire \add_ln820_1_reg_2405_reg[12]_i_2_n_12 ;
  wire \add_ln820_1_reg_2405_reg[12]_i_2_n_9 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_1_n_10 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_1_n_11 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_1_n_12 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_1_n_5 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_1_n_6 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_1_n_7 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_1_n_8 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_1_n_9 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_27_n_10 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_27_n_11 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_27_n_12 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_27_n_5 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_27_n_6 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_27_n_7 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_27_n_8 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_27_n_9 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_2_n_10 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_2_n_11 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_2_n_12 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_2_n_5 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_2_n_6 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_2_n_7 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_2_n_8 ;
  wire \add_ln820_1_reg_2405_reg[7]_i_2_n_9 ;
  wire [9:1]agdiff_1_fu_1288_p3;
  wire [9:0]agdiff_1_reg_2350;
  wire \agdiff_1_reg_2350[0]_i_10_n_5 ;
  wire \agdiff_1_reg_2350[0]_i_11_n_5 ;
  wire \agdiff_1_reg_2350[0]_i_12_n_5 ;
  wire \agdiff_1_reg_2350[0]_i_13_n_5 ;
  wire \agdiff_1_reg_2350[0]_i_14_n_5 ;
  wire \agdiff_1_reg_2350[0]_i_15_n_5 ;
  wire \agdiff_1_reg_2350[0]_i_16_n_5 ;
  wire \agdiff_1_reg_2350[0]_i_17_n_5 ;
  wire \agdiff_1_reg_2350[5]_i_2_n_5 ;
  wire \agdiff_1_reg_2350[9]_i_2_n_5 ;
  wire \agdiff_1_reg_2350[9]_i_6_n_5 ;
  wire \agdiff_1_reg_2350[9]_i_7_n_5 ;
  wire \agdiff_1_reg_2350_reg[0]_i_1_n_10 ;
  wire \agdiff_1_reg_2350_reg[0]_i_1_n_11 ;
  wire \agdiff_1_reg_2350_reg[0]_i_1_n_12 ;
  wire \agdiff_1_reg_2350_reg[0]_i_1_n_5 ;
  wire \agdiff_1_reg_2350_reg[0]_i_1_n_6 ;
  wire \agdiff_1_reg_2350_reg[0]_i_1_n_7 ;
  wire \agdiff_1_reg_2350_reg[0]_i_1_n_8 ;
  wire \agdiff_1_reg_2350_reg[0]_i_1_n_9 ;
  wire \agdiff_1_reg_2350_reg[9]_i_3_n_10 ;
  wire \agdiff_1_reg_2350_reg[9]_i_3_n_12 ;
  wire [9:1]agdiff_2_fu_1324_p3;
  wire [9:0]agdiff_2_reg_2362;
  wire \agdiff_2_reg_2362[0]_i_10_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_11_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_12_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_13_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_14_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_15_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_16_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_17_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_2_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_3_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_4_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_5_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_6_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_7_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_8_n_5 ;
  wire \agdiff_2_reg_2362[0]_i_9_n_5 ;
  wire \agdiff_2_reg_2362[5]_i_2_n_5 ;
  wire \agdiff_2_reg_2362[9]_i_2_n_5 ;
  wire \agdiff_2_reg_2362[9]_i_4_n_5 ;
  wire \agdiff_2_reg_2362[9]_i_5_n_5 ;
  wire \agdiff_2_reg_2362[9]_i_6_n_5 ;
  wire \agdiff_2_reg_2362[9]_i_7_n_5 ;
  wire \agdiff_2_reg_2362_reg[0]_i_1_n_10 ;
  wire \agdiff_2_reg_2362_reg[0]_i_1_n_11 ;
  wire \agdiff_2_reg_2362_reg[0]_i_1_n_12 ;
  wire \agdiff_2_reg_2362_reg[0]_i_1_n_5 ;
  wire \agdiff_2_reg_2362_reg[0]_i_1_n_6 ;
  wire \agdiff_2_reg_2362_reg[0]_i_1_n_7 ;
  wire \agdiff_2_reg_2362_reg[0]_i_1_n_8 ;
  wire \agdiff_2_reg_2362_reg[0]_i_1_n_9 ;
  wire \agdiff_2_reg_2362_reg[9]_i_3_n_10 ;
  wire \agdiff_2_reg_2362_reg[9]_i_3_n_12 ;
  wire [9:1]agdiff_3_fu_1360_p3;
  wire [9:0]agdiff_3_reg_2374;
  wire \agdiff_3_reg_2374[0]_i_10_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_11_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_12_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_13_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_14_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_15_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_16_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_17_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_2_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_3_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_4_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_5_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_6_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_7_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_8_n_5 ;
  wire \agdiff_3_reg_2374[0]_i_9_n_5 ;
  wire \agdiff_3_reg_2374[5]_i_2_n_5 ;
  wire \agdiff_3_reg_2374[9]_i_2_n_5 ;
  wire \agdiff_3_reg_2374[9]_i_4_n_5 ;
  wire \agdiff_3_reg_2374[9]_i_5_n_5 ;
  wire \agdiff_3_reg_2374[9]_i_6_n_5 ;
  wire \agdiff_3_reg_2374[9]_i_7_n_5 ;
  wire \agdiff_3_reg_2374_reg[0]_i_1_n_10 ;
  wire \agdiff_3_reg_2374_reg[0]_i_1_n_11 ;
  wire \agdiff_3_reg_2374_reg[0]_i_1_n_12 ;
  wire \agdiff_3_reg_2374_reg[0]_i_1_n_5 ;
  wire \agdiff_3_reg_2374_reg[0]_i_1_n_6 ;
  wire \agdiff_3_reg_2374_reg[0]_i_1_n_7 ;
  wire \agdiff_3_reg_2374_reg[0]_i_1_n_8 ;
  wire \agdiff_3_reg_2374_reg[0]_i_1_n_9 ;
  wire \agdiff_3_reg_2374_reg[9]_i_3_n_10 ;
  wire \agdiff_3_reg_2374_reg[9]_i_3_n_12 ;
  wire [9:1]agdiff_fu_1252_p3;
  wire [9:0]agdiff_reg_2338;
  wire \agdiff_reg_2338[0]_i_2_n_5 ;
  wire \agdiff_reg_2338[0]_i_3_n_5 ;
  wire \agdiff_reg_2338[0]_i_4_n_5 ;
  wire \agdiff_reg_2338[0]_i_5_n_5 ;
  wire \agdiff_reg_2338[0]_i_6_n_5 ;
  wire \agdiff_reg_2338[0]_i_7_n_5 ;
  wire \agdiff_reg_2338[0]_i_8_n_5 ;
  wire \agdiff_reg_2338[0]_i_9_n_5 ;
  wire \agdiff_reg_2338[5]_i_2_n_5 ;
  wire \agdiff_reg_2338[9]_i_2_n_5 ;
  wire \agdiff_reg_2338[9]_i_4_n_5 ;
  wire \agdiff_reg_2338[9]_i_5_n_5 ;
  wire \agdiff_reg_2338_reg[0]_i_1_n_10 ;
  wire \agdiff_reg_2338_reg[0]_i_1_n_11 ;
  wire \agdiff_reg_2338_reg[0]_i_1_n_12 ;
  wire \agdiff_reg_2338_reg[0]_i_1_n_5 ;
  wire \agdiff_reg_2338_reg[0]_i_1_n_6 ;
  wire \agdiff_reg_2338_reg[0]_i_1_n_7 ;
  wire \agdiff_reg_2338_reg[0]_i_1_n_8 ;
  wire \agdiff_reg_2338_reg[0]_i_1_n_9 ;
  wire \agdiff_reg_2338_reg[9]_i_3_n_10 ;
  wire \agdiff_reg_2338_reg[9]_i_3_n_12 ;
  wire and_ln833_fu_905_p2;
  wire \and_ln833_reg_2161_pp0_iter4_reg_reg[0]_srl5_n_5 ;
  wire and_ln833_reg_2161_pp0_iter5_reg;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_326;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_5;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_5;
  wire ap_loop_exit_ready_pp0_iter5_reg;
  wire ap_loop_init;
  wire [9:0]ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ;
  wire [19:0]\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 ;
  wire [19:0]\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_1 ;
  wire [9:0]ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[9]_i_2_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter3_downleft_2_reg_582;
  wire \ap_phi_reg_pp0_iter3_downleft_2_reg_582[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_2_reg_582[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_2_reg_582[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_2_reg_582[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_2_reg_582[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_2_reg_582[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_2_reg_582[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_2_reg_582[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_2_reg_582[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_2_reg_582[9]_i_1_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter3_downleft_reg_591;
  wire \ap_phi_reg_pp0_iter3_downleft_reg_591[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_reg_591[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_reg_591[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_reg_591[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_reg_591[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_reg_591[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_reg_591[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_reg_591[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_reg_591[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_downleft_reg_591[9]_i_1_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter3_pix_4_reg_600;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_600[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_600[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_600[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_600[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_600[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_600[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_600[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_600[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_600[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_600[9]_i_1_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter3_pix_reg_610;
  wire \ap_phi_reg_pp0_iter3_pix_reg_610[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_610[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_610[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_610[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_610[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_610[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_610[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_610[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_610[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_610[9]_i_1_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter3_upleft_2_reg_620;
  wire \ap_phi_reg_pp0_iter3_upleft_2_reg_620[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_2_reg_620[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_2_reg_620[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_2_reg_620[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_2_reg_620[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_2_reg_620[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_2_reg_620[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_2_reg_620[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_2_reg_620[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_2_reg_620[9]_i_1_n_5 ;
  wire [9:0]ap_phi_reg_pp0_iter3_upleft_reg_629;
  wire \ap_phi_reg_pp0_iter3_upleft_reg_629[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_reg_629[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_reg_629[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_reg_629[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_reg_629[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_reg_629[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_reg_629[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_reg_629[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_reg_629[8]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_upleft_reg_629[9]_i_1_n_5 ;
  wire ap_phi_reg_pp0_iter4_b_1_reg_7510;
  wire ap_phi_reg_pp0_iter6_b_1_reg_7510;
  wire \ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[0] ;
  wire \ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[1] ;
  wire \ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[2] ;
  wire \ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[3] ;
  wire \ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[4] ;
  wire \ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[5] ;
  wire \ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[6] ;
  wire \ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[7] ;
  wire \ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[8] ;
  wire \ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[9] ;
  wire [9:0]ap_phi_reg_pp0_iter6_r_1_reg_742;
  wire \ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ;
  wire ap_rst_n;
  wire [10:10]b_reg_2427;
  wire \b_reg_2427[11]_i_3_n_5 ;
  wire \b_reg_2427[11]_i_4_n_5 ;
  wire \b_reg_2427[11]_i_5_n_5 ;
  wire \b_reg_2427[11]_i_6_n_5 ;
  wire \b_reg_2427[11]_i_7_n_5 ;
  wire \b_reg_2427[11]_i_8_n_5 ;
  wire \b_reg_2427[7]_i_10_n_5 ;
  wire \b_reg_2427[7]_i_11_n_5 ;
  wire \b_reg_2427[7]_i_12_n_5 ;
  wire \b_reg_2427[7]_i_13_n_5 ;
  wire \b_reg_2427[7]_i_14_n_5 ;
  wire \b_reg_2427[7]_i_15_n_5 ;
  wire \b_reg_2427[7]_i_16_n_5 ;
  wire \b_reg_2427[7]_i_17_n_5 ;
  wire \b_reg_2427[7]_i_2_n_5 ;
  wire \b_reg_2427[7]_i_3_n_5 ;
  wire \b_reg_2427[7]_i_4_n_5 ;
  wire \b_reg_2427[7]_i_5_n_5 ;
  wire \b_reg_2427[7]_i_6_n_5 ;
  wire \b_reg_2427[7]_i_7_n_5 ;
  wire \b_reg_2427[7]_i_8_n_5 ;
  wire \b_reg_2427[7]_i_9_n_5 ;
  wire [29:0]\b_reg_2427_reg[10]_0 ;
  wire \b_reg_2427_reg[11]_i_2_n_10 ;
  wire \b_reg_2427_reg[11]_i_2_n_11 ;
  wire \b_reg_2427_reg[11]_i_2_n_12 ;
  wire \b_reg_2427_reg[11]_i_2_n_17 ;
  wire \b_reg_2427_reg[11]_i_2_n_18 ;
  wire \b_reg_2427_reg[11]_i_2_n_19 ;
  wire \b_reg_2427_reg[11]_i_2_n_20 ;
  wire \b_reg_2427_reg[7]_i_1_n_10 ;
  wire \b_reg_2427_reg[7]_i_1_n_11 ;
  wire \b_reg_2427_reg[7]_i_1_n_12 ;
  wire \b_reg_2427_reg[7]_i_1_n_13 ;
  wire \b_reg_2427_reg[7]_i_1_n_14 ;
  wire \b_reg_2427_reg[7]_i_1_n_15 ;
  wire \b_reg_2427_reg[7]_i_1_n_16 ;
  wire \b_reg_2427_reg[7]_i_1_n_17 ;
  wire \b_reg_2427_reg[7]_i_1_n_18 ;
  wire \b_reg_2427_reg[7]_i_1_n_19 ;
  wire \b_reg_2427_reg[7]_i_1_n_20 ;
  wire \b_reg_2427_reg[7]_i_1_n_5 ;
  wire \b_reg_2427_reg[7]_i_1_n_6 ;
  wire \b_reg_2427_reg[7]_i_1_n_7 ;
  wire \b_reg_2427_reg[7]_i_1_n_8 ;
  wire \b_reg_2427_reg[7]_i_1_n_9 ;
  wire \b_reg_2427_reg_n_5_[0] ;
  wire \b_reg_2427_reg_n_5_[10] ;
  wire \b_reg_2427_reg_n_5_[11] ;
  wire \b_reg_2427_reg_n_5_[1] ;
  wire \b_reg_2427_reg_n_5_[2] ;
  wire \b_reg_2427_reg_n_5_[3] ;
  wire \b_reg_2427_reg_n_5_[4] ;
  wire \b_reg_2427_reg_n_5_[5] ;
  wire \b_reg_2427_reg_n_5_[6] ;
  wire \b_reg_2427_reg_n_5_[7] ;
  wire \b_reg_2427_reg_n_5_[8] ;
  wire \b_reg_2427_reg_n_5_[9] ;
  wire cmp161_i_reg_2138_pp0_iter1_reg;
  wire \cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ;
  wire \cmp161_i_reg_2138_reg_n_5_[0] ;
  wire cmp203_i_reg_550;
  wire cmp59_i_reg_545;
  wire [29:0]d0;
  wire empty_n_reg;
  wire \enable_7_reg_2381[0]_i_10_n_5 ;
  wire \enable_7_reg_2381[0]_i_11_n_5 ;
  wire \enable_7_reg_2381[0]_i_2_n_5 ;
  wire \enable_7_reg_2381[0]_i_3_n_5 ;
  wire \enable_7_reg_2381[0]_i_4_n_5 ;
  wire \enable_7_reg_2381[0]_i_5_n_5 ;
  wire \enable_7_reg_2381[0]_i_6_n_5 ;
  wire \enable_7_reg_2381[0]_i_7_n_5 ;
  wire \enable_7_reg_2381[0]_i_8_n_5 ;
  wire \enable_7_reg_2381[0]_i_9_n_5 ;
  wire \enable_7_reg_2381[1]_i_10_n_5 ;
  wire \enable_7_reg_2381[1]_i_11_n_5 ;
  wire \enable_7_reg_2381[1]_i_2_n_5 ;
  wire \enable_7_reg_2381[1]_i_3_n_5 ;
  wire \enable_7_reg_2381[1]_i_4_n_5 ;
  wire \enable_7_reg_2381[1]_i_5_n_5 ;
  wire \enable_7_reg_2381[1]_i_6_n_5 ;
  wire \enable_7_reg_2381[1]_i_7_n_5 ;
  wire \enable_7_reg_2381[1]_i_8_n_5 ;
  wire \enable_7_reg_2381[1]_i_9_n_5 ;
  wire \enable_7_reg_2381[2]_i_10_n_5 ;
  wire \enable_7_reg_2381[2]_i_11_n_5 ;
  wire \enable_7_reg_2381[2]_i_2_n_5 ;
  wire \enable_7_reg_2381[2]_i_3_n_5 ;
  wire \enable_7_reg_2381[2]_i_4_n_5 ;
  wire \enable_7_reg_2381[2]_i_5_n_5 ;
  wire \enable_7_reg_2381[2]_i_6_n_5 ;
  wire \enable_7_reg_2381[2]_i_7_n_5 ;
  wire \enable_7_reg_2381[2]_i_8_n_5 ;
  wire \enable_7_reg_2381[2]_i_9_n_5 ;
  wire \enable_7_reg_2381[3]_i_10_n_5 ;
  wire \enable_7_reg_2381[3]_i_11_n_5 ;
  wire \enable_7_reg_2381[3]_i_2_n_5 ;
  wire \enable_7_reg_2381[3]_i_3_n_5 ;
  wire \enable_7_reg_2381[3]_i_4_n_5 ;
  wire \enable_7_reg_2381[3]_i_5_n_5 ;
  wire \enable_7_reg_2381[3]_i_6_n_5 ;
  wire \enable_7_reg_2381[3]_i_7_n_5 ;
  wire \enable_7_reg_2381[3]_i_8_n_5 ;
  wire \enable_7_reg_2381[3]_i_9_n_5 ;
  wire \enable_7_reg_2381[4]_i_10_n_5 ;
  wire \enable_7_reg_2381[4]_i_11_n_5 ;
  wire \enable_7_reg_2381[4]_i_2_n_5 ;
  wire \enable_7_reg_2381[4]_i_3_n_5 ;
  wire \enable_7_reg_2381[4]_i_4_n_5 ;
  wire \enable_7_reg_2381[4]_i_5_n_5 ;
  wire \enable_7_reg_2381[4]_i_6_n_5 ;
  wire \enable_7_reg_2381[4]_i_7_n_5 ;
  wire \enable_7_reg_2381[4]_i_8_n_5 ;
  wire \enable_7_reg_2381[4]_i_9_n_5 ;
  wire \enable_7_reg_2381[5]_i_10_n_5 ;
  wire \enable_7_reg_2381[5]_i_11_n_5 ;
  wire \enable_7_reg_2381[5]_i_12_n_5 ;
  wire \enable_7_reg_2381[5]_i_1_n_5 ;
  wire \enable_7_reg_2381[5]_i_3_n_5 ;
  wire \enable_7_reg_2381[5]_i_4_n_5 ;
  wire \enable_7_reg_2381[5]_i_5_n_5 ;
  wire \enable_7_reg_2381[5]_i_6_n_5 ;
  wire \enable_7_reg_2381[5]_i_7_n_5 ;
  wire \enable_7_reg_2381[5]_i_8_n_5 ;
  wire \enable_7_reg_2381[5]_i_9_n_5 ;
  wire \enable_7_reg_2381_reg[0]_i_1_n_10 ;
  wire \enable_7_reg_2381_reg[0]_i_1_n_11 ;
  wire \enable_7_reg_2381_reg[0]_i_1_n_12 ;
  wire \enable_7_reg_2381_reg[0]_i_1_n_9 ;
  wire \enable_7_reg_2381_reg[1]_i_1_n_10 ;
  wire \enable_7_reg_2381_reg[1]_i_1_n_11 ;
  wire \enable_7_reg_2381_reg[1]_i_1_n_12 ;
  wire \enable_7_reg_2381_reg[1]_i_1_n_8 ;
  wire \enable_7_reg_2381_reg[1]_i_1_n_9 ;
  wire \enable_7_reg_2381_reg[2]_i_1_n_10 ;
  wire \enable_7_reg_2381_reg[2]_i_1_n_11 ;
  wire \enable_7_reg_2381_reg[2]_i_1_n_12 ;
  wire \enable_7_reg_2381_reg[2]_i_1_n_8 ;
  wire \enable_7_reg_2381_reg[2]_i_1_n_9 ;
  wire \enable_7_reg_2381_reg[3]_i_1_n_10 ;
  wire \enable_7_reg_2381_reg[3]_i_1_n_11 ;
  wire \enable_7_reg_2381_reg[3]_i_1_n_12 ;
  wire \enable_7_reg_2381_reg[3]_i_1_n_8 ;
  wire \enable_7_reg_2381_reg[3]_i_1_n_9 ;
  wire \enable_7_reg_2381_reg[4]_i_1_n_10 ;
  wire \enable_7_reg_2381_reg[4]_i_1_n_11 ;
  wire \enable_7_reg_2381_reg[4]_i_1_n_12 ;
  wire \enable_7_reg_2381_reg[4]_i_1_n_9 ;
  wire \enable_7_reg_2381_reg[5]_i_2_n_10 ;
  wire \enable_7_reg_2381_reg[5]_i_2_n_11 ;
  wire \enable_7_reg_2381_reg[5]_i_2_n_12 ;
  wire \enable_7_reg_2381_reg[5]_i_2_n_9 ;
  wire \enable_7_reg_2381_reg_n_5_[0] ;
  wire \enable_7_reg_2381_reg_n_5_[1] ;
  wire \enable_7_reg_2381_reg_n_5_[2] ;
  wire \enable_7_reg_2381_reg_n_5_[3] ;
  wire \enable_7_reg_2381_reg_n_5_[4] ;
  wire \enable_7_reg_2381_reg_n_5_[5] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_132;
  wire flow_control_loop_pipe_sequential_init_U_n_133;
  wire flow_control_loop_pipe_sequential_init_U_n_134;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_146;
  wire flow_control_loop_pipe_sequential_init_U_n_147;
  wire flow_control_loop_pipe_sequential_init_U_n_148;
  wire flow_control_loop_pipe_sequential_init_U_n_149;
  wire flow_control_loop_pipe_sequential_init_U_n_150;
  wire flow_control_loop_pipe_sequential_init_U_n_151;
  wire flow_control_loop_pipe_sequential_init_U_n_152;
  wire flow_control_loop_pipe_sequential_init_U_n_153;
  wire flow_control_loop_pipe_sequential_init_U_n_154;
  wire flow_control_loop_pipe_sequential_init_U_n_155;
  wire flow_control_loop_pipe_sequential_init_U_n_156;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
  wire icmp_ln633_fu_843_p2;
  wire \icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ;
  wire icmp_ln633_reg_2118_pp0_iter2_reg;
  wire \icmp_ln633_reg_2118_pp0_iter3_reg_reg_n_5_[0] ;
  wire icmp_ln633_reg_2118_pp0_iter4_reg;
  wire icmp_ln633_reg_2118_pp0_iter5_reg;
  wire \icmp_ln633_reg_2118_reg[0]_0 ;
  wire [10:0]\icmp_ln633_reg_2118_reg[0]_1 ;
  wire \icmp_ln633_reg_2118_reg_n_5_[0] ;
  wire icmp_ln643_fu_865_p2;
  wire icmp_ln643_reg_2122;
  wire icmp_ln643_reg_2122_pp0_iter1_reg;
  wire [10:0]\icmp_ln643_reg_2122_reg[0]_0 ;
  wire icmp_ln772_fu_893_p2;
  wire [14:0]\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 ;
  wire \icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_n_5 ;
  wire \icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_3_n_5 ;
  wire \icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_4_n_5 ;
  wire \icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_n_5 ;
  wire icmp_ln772_reg_2157_pp0_iter3_reg;
  wire [0:0]\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_0 ;
  wire icmp_ln772_reg_2157_pp0_iter4_reg;
  wire icmp_ln772_reg_2157_pp0_iter5_reg;
  wire imgG_empty_n;
  wire imgRB_full_n;
  wire [10:0]lineBuffer_1_addr_reg_2132_pp0_iter1_reg;
  wire [10:0]lineBuffer_1_address1;
  wire lineBuffer_1_ce0_local;
  wire lineBuffer_1_ce1_local;
  wire [29:0]lineBuffer_1_q1;
  wire lineBuffer_U_n_10;
  wire lineBuffer_U_n_11;
  wire lineBuffer_U_n_12;
  wire lineBuffer_U_n_13;
  wire lineBuffer_U_n_14;
  wire lineBuffer_U_n_15;
  wire lineBuffer_U_n_16;
  wire lineBuffer_U_n_47;
  wire lineBuffer_U_n_48;
  wire lineBuffer_U_n_49;
  wire lineBuffer_U_n_50;
  wire lineBuffer_U_n_51;
  wire lineBuffer_U_n_52;
  wire lineBuffer_U_n_53;
  wire lineBuffer_U_n_54;
  wire lineBuffer_U_n_55;
  wire lineBuffer_U_n_56;
  wire lineBuffer_U_n_57;
  wire lineBuffer_U_n_58;
  wire lineBuffer_U_n_59;
  wire lineBuffer_U_n_60;
  wire lineBuffer_U_n_61;
  wire lineBuffer_U_n_62;
  wire lineBuffer_U_n_63;
  wire lineBuffer_U_n_64;
  wire lineBuffer_U_n_65;
  wire lineBuffer_U_n_66;
  wire lineBuffer_U_n_7;
  wire lineBuffer_U_n_8;
  wire lineBuffer_U_n_9;
  wire [10:0]lineBuffer_addr_reg_2126;
  wire [29:0]lineBuffer_q1;
  wire p_0_0_09481407_i_fu_268;
  wire [9:0]\p_0_0_09481407_i_fu_268_reg[9]_0 ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[0] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[1] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[2] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[3] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[4] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[5] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[6] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[7] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[8] ;
  wire \p_0_0_09481407_i_fu_268_reg_n_5_[9] ;
  wire [9:0]p_0_0_09481407_i_load_reg_2280;
  wire [9:0]p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg;
  wire [9:0]\p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 ;
  wire p_0_0_0948_114981509_i_fu_244;
  wire [9:0]\p_0_0_0948_114981509_i_fu_244_reg[9]_0 ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[0] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[1] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[2] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[3] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[4] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[5] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[6] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[7] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[8] ;
  wire \p_0_0_0948_114981509_i_fu_244_reg_n_5_[9] ;
  wire [9:0]p_0_0_0948_114981509_i_load_reg_2253;
  wire [9:0]p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg;
  wire [9:0]\p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0948_21437_i_fu_280;
  wire [9:0]\p_0_0_0948_21437_i_fu_280_reg[9]_0 ;
  wire [9:0]p_0_0_0948_21437_i_load_reg_2297;
  wire [9:0]p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg;
  wire [9:0]\p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 ;
  wire [9:0]p_0_0_09491404_i_fu_264;
  wire [9:0]\p_0_0_09491404_i_fu_264_reg[9]_0 ;
  wire [9:0]p_0_0_09491404_i_load_reg_2275;
  wire [9:0]p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg;
  wire [9:0]\p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0949_114961507_i_fu_240;
  wire [9:0]\p_0_0_0949_114961507_i_fu_240_reg[9]_0 ;
  wire [9:0]p_0_0_0949_114961507_i_load_reg_2248;
  wire [9:0]p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg;
  wire [9:0]\p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0949_21434_i_fu_276;
  wire [9:0]\p_0_0_0949_21434_i_fu_276_reg[9]_0 ;
  wire [9:0]p_0_0_0949_21434_i_load_reg_2292;
  wire [9:0]p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg;
  wire [9:0]\p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 ;
  wire p_0_0_0949_21484_ph_i_reg_472;
  wire [9:0]\p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 ;
  wire \p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[0] ;
  wire \p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[1] ;
  wire \p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[2] ;
  wire \p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[3] ;
  wire \p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[4] ;
  wire \p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[5] ;
  wire \p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[6] ;
  wire \p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[7] ;
  wire \p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[8] ;
  wire \p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[9] ;
  wire [9:0]p_0_0_09501401_i_fu_260;
  wire [9:0]\p_0_0_09501401_i_fu_260_reg[9]_0 ;
  wire [9:0]p_0_0_09501401_i_load_reg_2269;
  wire [9:0]p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg;
  wire [9:0]\p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0950_114941505_i_fu_236;
  wire [9:0]\p_0_0_0950_114941505_i_fu_236_reg[9]_0 ;
  wire [9:0]p_0_0_0950_114941505_i_load_reg_2242;
  wire [9:0]p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg;
  wire [9:0]\p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0950_21431_i_fu_272__0;
  wire [9:0]\p_0_0_0950_21431_i_fu_272_reg[9]_0 ;
  wire [9:0]p_0_0_0950_21431_i_load_reg_2286;
  wire [9:0]p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg;
  wire [9:0]\p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0_0_09081512_i_fu_248;
  wire [9:0]\p_0_0_0_0_09081512_i_fu_248_reg[9]_0 ;
  wire [9:0]p_0_0_0_0_09081512_i_load_reg_2259;
  wire [9:0]p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg;
  wire [9:0]\p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 ;
  wire [9:0]p_0_0_0_0_09141500_i_fu_224;
  wire [9:0]\p_0_0_0_0_09141500_i_fu_224_reg[9]_0 ;
  wire [9:0]p_0_0_0_0_09141500_i_load_reg_2232;
  wire [9:0]p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg;
  wire [9:0]\p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 ;
  wire p_0_1_0_0_09091514_i_fu_252;
  wire [9:0]\p_0_1_0_0_09091514_i_fu_252_reg[9]_0 ;
  wire \p_0_1_0_0_09091514_i_fu_252_reg_n_5_[0] ;
  wire \p_0_1_0_0_09091514_i_fu_252_reg_n_5_[1] ;
  wire \p_0_1_0_0_09091514_i_fu_252_reg_n_5_[2] ;
  wire \p_0_1_0_0_09091514_i_fu_252_reg_n_5_[3] ;
  wire \p_0_1_0_0_09091514_i_fu_252_reg_n_5_[4] ;
  wire \p_0_1_0_0_09091514_i_fu_252_reg_n_5_[5] ;
  wire \p_0_1_0_0_09091514_i_fu_252_reg_n_5_[6] ;
  wire \p_0_1_0_0_09091514_i_fu_252_reg_n_5_[7] ;
  wire \p_0_1_0_0_09091514_i_fu_252_reg_n_5_[8] ;
  wire \p_0_1_0_0_09091514_i_fu_252_reg_n_5_[9] ;
  wire [9:0]p_0_1_0_0_09091514_i_load_reg_2172;
  wire [9:0]p_0_1_0_0_09151502_i_fu_228__0;
  wire [9:0]\p_0_1_0_0_09151502_i_fu_228_reg[9]_0 ;
  wire [9:0]p_0_1_0_0_09151502_i_load_reg_2165;
  wire [9:0]\p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 ;
  wire [9:0]p_0_2_0_0_09101516_i_fu_256;
  wire [9:0]\p_0_2_0_0_09101516_i_fu_256_reg[9]_0 ;
  wire [9:0]p_0_2_0_0_09101516_i_load_reg_2264;
  wire [9:0]p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg;
  wire [9:0]\p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 ;
  wire [9:0]p_0_2_0_0_09161504_i_fu_232__0;
  wire [9:0]\p_0_2_0_0_09161504_i_fu_232_reg[9]_0 ;
  wire [9:0]p_0_2_0_0_09161504_i_load_reg_2237;
  wire [9:0]p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg;
  wire [9:0]\p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 ;
  wire [9:0]p_1_in;
  wire p_31_in;
  wire p_3_in;
  wire p_4_in;
  wire p_9_in;
  wire pix_3_reg_536;
  wire \pix_3_reg_536[0]_i_1_n_5 ;
  wire \pix_3_reg_536[1]_i_1_n_5 ;
  wire \pix_3_reg_536[2]_i_1_n_5 ;
  wire \pix_3_reg_536[3]_i_1_n_5 ;
  wire \pix_3_reg_536[4]_i_1_n_5 ;
  wire \pix_3_reg_536[5]_i_1_n_5 ;
  wire \pix_3_reg_536[6]_i_1_n_5 ;
  wire \pix_3_reg_536[7]_i_1_n_5 ;
  wire \pix_3_reg_536[8]_i_1_n_5 ;
  wire \pix_3_reg_536[9]_i_2_n_5 ;
  wire [9:0]pix_3_reg_536_pp0_iter3_reg;
  wire [9:0]pix_3_reg_536_pp0_iter4_reg;
  wire \pix_3_reg_536_reg_n_5_[0] ;
  wire \pix_3_reg_536_reg_n_5_[1] ;
  wire \pix_3_reg_536_reg_n_5_[2] ;
  wire \pix_3_reg_536_reg_n_5_[3] ;
  wire \pix_3_reg_536_reg_n_5_[4] ;
  wire \pix_3_reg_536_reg_n_5_[5] ;
  wire \pix_3_reg_536_reg_n_5_[6] ;
  wire \pix_3_reg_536_reg_n_5_[7] ;
  wire \pix_3_reg_536_reg_n_5_[8] ;
  wire \pix_3_reg_536_reg_n_5_[9] ;
  wire [9:0]pix_4_reg_600;
  wire [9:0]pix_4_reg_600_pp0_iter4_reg;
  wire [9:0]pix_reg_610;
  wire [9:0]pix_reg_610_pp0_iter4_reg;
  wire push;
  wire push_1;
  wire [9:0]q1;
  wire [11:11]r_reg_2422;
  wire \r_reg_2422[11]_i_10_n_5 ;
  wire \r_reg_2422[11]_i_11_n_5 ;
  wire \r_reg_2422[11]_i_12_n_5 ;
  wire \r_reg_2422[11]_i_3_n_5 ;
  wire \r_reg_2422[11]_i_4_n_5 ;
  wire \r_reg_2422[11]_i_5_n_5 ;
  wire \r_reg_2422[11]_i_6_n_5 ;
  wire \r_reg_2422[11]_i_7_n_5 ;
  wire \r_reg_2422[11]_i_8_n_5 ;
  wire \r_reg_2422[11]_i_9_n_5 ;
  wire \r_reg_2422[7]_i_10_n_5 ;
  wire \r_reg_2422[7]_i_11_n_5 ;
  wire \r_reg_2422[7]_i_12_n_5 ;
  wire \r_reg_2422[7]_i_13_n_5 ;
  wire \r_reg_2422[7]_i_14_n_5 ;
  wire \r_reg_2422[7]_i_15_n_5 ;
  wire \r_reg_2422[7]_i_16_n_5 ;
  wire \r_reg_2422[7]_i_17_n_5 ;
  wire \r_reg_2422[7]_i_18_n_5 ;
  wire \r_reg_2422[7]_i_19_n_5 ;
  wire \r_reg_2422[7]_i_20_n_5 ;
  wire \r_reg_2422[7]_i_21_n_5 ;
  wire \r_reg_2422[7]_i_22_n_5 ;
  wire \r_reg_2422[7]_i_23_n_5 ;
  wire \r_reg_2422[7]_i_24_n_5 ;
  wire \r_reg_2422[7]_i_2_n_5 ;
  wire \r_reg_2422[7]_i_3_n_5 ;
  wire \r_reg_2422[7]_i_4_n_5 ;
  wire \r_reg_2422[7]_i_5_n_5 ;
  wire \r_reg_2422[7]_i_6_n_5 ;
  wire \r_reg_2422[7]_i_7_n_5 ;
  wire \r_reg_2422[7]_i_8_n_5 ;
  wire \r_reg_2422[7]_i_9_n_5 ;
  wire \r_reg_2422_reg[11]_i_2_n_10 ;
  wire \r_reg_2422_reg[11]_i_2_n_11 ;
  wire \r_reg_2422_reg[11]_i_2_n_12 ;
  wire \r_reg_2422_reg[11]_i_2_n_17 ;
  wire \r_reg_2422_reg[11]_i_2_n_18 ;
  wire \r_reg_2422_reg[11]_i_2_n_19 ;
  wire \r_reg_2422_reg[11]_i_2_n_20 ;
  wire \r_reg_2422_reg[7]_i_1_n_10 ;
  wire \r_reg_2422_reg[7]_i_1_n_11 ;
  wire \r_reg_2422_reg[7]_i_1_n_12 ;
  wire \r_reg_2422_reg[7]_i_1_n_13 ;
  wire \r_reg_2422_reg[7]_i_1_n_14 ;
  wire \r_reg_2422_reg[7]_i_1_n_15 ;
  wire \r_reg_2422_reg[7]_i_1_n_16 ;
  wire \r_reg_2422_reg[7]_i_1_n_17 ;
  wire \r_reg_2422_reg[7]_i_1_n_18 ;
  wire \r_reg_2422_reg[7]_i_1_n_19 ;
  wire \r_reg_2422_reg[7]_i_1_n_20 ;
  wire \r_reg_2422_reg[7]_i_1_n_5 ;
  wire \r_reg_2422_reg[7]_i_1_n_6 ;
  wire \r_reg_2422_reg[7]_i_1_n_7 ;
  wire \r_reg_2422_reg[7]_i_1_n_8 ;
  wire \r_reg_2422_reg[7]_i_1_n_9 ;
  wire \r_reg_2422_reg_n_5_[0] ;
  wire \r_reg_2422_reg_n_5_[10] ;
  wire \r_reg_2422_reg_n_5_[11] ;
  wire \r_reg_2422_reg_n_5_[1] ;
  wire \r_reg_2422_reg_n_5_[2] ;
  wire \r_reg_2422_reg_n_5_[3] ;
  wire \r_reg_2422_reg_n_5_[4] ;
  wire \r_reg_2422_reg_n_5_[5] ;
  wire \r_reg_2422_reg_n_5_[6] ;
  wire \r_reg_2422_reg_n_5_[7] ;
  wire \r_reg_2422_reg_n_5_[8] ;
  wire \r_reg_2422_reg_n_5_[9] ;
  wire red_i_reg_560;
  wire [9:0]sext_ln817_fu_1628_p1;
  wire [10:0]sext_ln818_1_fu_1651_p1;
  wire [10:0]sext_ln820_2_fu_1682_p1;
  wire [9:0]sext_ln820_fu_1655_p1;
  wire [0:0]sub_ln790_fu_1228_p2;
  wire [9:1]sub_ln790_fu_1228_p2__0;
  wire [0:0]sub_ln791_fu_1264_p2;
  wire [9:1]sub_ln791_fu_1264_p2__0;
  wire [0:0]sub_ln792_fu_1300_p2;
  wire [9:1]sub_ln792_fu_1300_p2__0;
  wire [0:0]sub_ln793_fu_1336_p2;
  wire [9:1]sub_ln793_fu_1336_p2__0;
  wire [10:0]sub_ln817_fu_1545_p23_out;
  wire [10:0]sub_ln817_reg_2385;
  wire \sub_ln817_reg_2385[10]_i_2_n_5 ;
  wire \sub_ln817_reg_2385[10]_i_3_n_5 ;
  wire \sub_ln817_reg_2385[7]_i_2_n_5 ;
  wire \sub_ln817_reg_2385[7]_i_3_n_5 ;
  wire \sub_ln817_reg_2385[7]_i_4_n_5 ;
  wire \sub_ln817_reg_2385[7]_i_5_n_5 ;
  wire \sub_ln817_reg_2385[7]_i_6_n_5 ;
  wire \sub_ln817_reg_2385[7]_i_7_n_5 ;
  wire \sub_ln817_reg_2385[7]_i_8_n_5 ;
  wire \sub_ln817_reg_2385[7]_i_9_n_5 ;
  wire \sub_ln817_reg_2385_reg[10]_i_1_n_11 ;
  wire \sub_ln817_reg_2385_reg[10]_i_1_n_12 ;
  wire \sub_ln817_reg_2385_reg[7]_i_1_n_10 ;
  wire \sub_ln817_reg_2385_reg[7]_i_1_n_11 ;
  wire \sub_ln817_reg_2385_reg[7]_i_1_n_12 ;
  wire \sub_ln817_reg_2385_reg[7]_i_1_n_5 ;
  wire \sub_ln817_reg_2385_reg[7]_i_1_n_6 ;
  wire \sub_ln817_reg_2385_reg[7]_i_1_n_7 ;
  wire \sub_ln817_reg_2385_reg[7]_i_1_n_8 ;
  wire \sub_ln817_reg_2385_reg[7]_i_1_n_9 ;
  wire [10:0]sub_ln818_fu_1561_p22_out;
  wire [10:0]sub_ln818_reg_2390;
  wire \sub_ln818_reg_2390[10]_i_2_n_5 ;
  wire \sub_ln818_reg_2390[10]_i_3_n_5 ;
  wire \sub_ln818_reg_2390[7]_i_2_n_5 ;
  wire \sub_ln818_reg_2390[7]_i_3_n_5 ;
  wire \sub_ln818_reg_2390[7]_i_4_n_5 ;
  wire \sub_ln818_reg_2390[7]_i_5_n_5 ;
  wire \sub_ln818_reg_2390[7]_i_6_n_5 ;
  wire \sub_ln818_reg_2390[7]_i_7_n_5 ;
  wire \sub_ln818_reg_2390[7]_i_8_n_5 ;
  wire \sub_ln818_reg_2390[7]_i_9_n_5 ;
  wire \sub_ln818_reg_2390_reg[10]_i_1_n_11 ;
  wire \sub_ln818_reg_2390_reg[10]_i_1_n_12 ;
  wire \sub_ln818_reg_2390_reg[7]_i_1_n_10 ;
  wire \sub_ln818_reg_2390_reg[7]_i_1_n_11 ;
  wire \sub_ln818_reg_2390_reg[7]_i_1_n_12 ;
  wire \sub_ln818_reg_2390_reg[7]_i_1_n_5 ;
  wire \sub_ln818_reg_2390_reg[7]_i_1_n_6 ;
  wire \sub_ln818_reg_2390_reg[7]_i_1_n_7 ;
  wire \sub_ln818_reg_2390_reg[7]_i_1_n_8 ;
  wire \sub_ln818_reg_2390_reg[7]_i_1_n_9 ;
  wire [10:0]sub_ln819_fu_1577_p21_out;
  wire [10:0]sub_ln819_reg_2395;
  wire \sub_ln819_reg_2395[10]_i_2_n_5 ;
  wire \sub_ln819_reg_2395[10]_i_3_n_5 ;
  wire \sub_ln819_reg_2395[7]_i_2_n_5 ;
  wire \sub_ln819_reg_2395[7]_i_3_n_5 ;
  wire \sub_ln819_reg_2395[7]_i_4_n_5 ;
  wire \sub_ln819_reg_2395[7]_i_5_n_5 ;
  wire \sub_ln819_reg_2395[7]_i_6_n_5 ;
  wire \sub_ln819_reg_2395[7]_i_7_n_5 ;
  wire \sub_ln819_reg_2395[7]_i_8_n_5 ;
  wire \sub_ln819_reg_2395[7]_i_9_n_5 ;
  wire \sub_ln819_reg_2395_reg[10]_i_1_n_11 ;
  wire \sub_ln819_reg_2395_reg[10]_i_1_n_12 ;
  wire \sub_ln819_reg_2395_reg[7]_i_1_n_10 ;
  wire \sub_ln819_reg_2395_reg[7]_i_1_n_11 ;
  wire \sub_ln819_reg_2395_reg[7]_i_1_n_12 ;
  wire \sub_ln819_reg_2395_reg[7]_i_1_n_5 ;
  wire \sub_ln819_reg_2395_reg[7]_i_1_n_6 ;
  wire \sub_ln819_reg_2395_reg[7]_i_1_n_7 ;
  wire \sub_ln819_reg_2395_reg[7]_i_1_n_8 ;
  wire \sub_ln819_reg_2395_reg[7]_i_1_n_9 ;
  wire [10:0]sub_ln820_fu_1593_p20_out;
  wire [10:0]sub_ln820_reg_2400;
  wire \sub_ln820_reg_2400[10]_i_2_n_5 ;
  wire \sub_ln820_reg_2400[10]_i_3_n_5 ;
  wire \sub_ln820_reg_2400[7]_i_2_n_5 ;
  wire \sub_ln820_reg_2400[7]_i_3_n_5 ;
  wire \sub_ln820_reg_2400[7]_i_4_n_5 ;
  wire \sub_ln820_reg_2400[7]_i_5_n_5 ;
  wire \sub_ln820_reg_2400[7]_i_6_n_5 ;
  wire \sub_ln820_reg_2400[7]_i_7_n_5 ;
  wire \sub_ln820_reg_2400[7]_i_8_n_5 ;
  wire \sub_ln820_reg_2400[7]_i_9_n_5 ;
  wire \sub_ln820_reg_2400_reg[10]_i_1_n_11 ;
  wire \sub_ln820_reg_2400_reg[10]_i_1_n_12 ;
  wire \sub_ln820_reg_2400_reg[7]_i_1_n_10 ;
  wire \sub_ln820_reg_2400_reg[7]_i_1_n_11 ;
  wire \sub_ln820_reg_2400_reg[7]_i_1_n_12 ;
  wire \sub_ln820_reg_2400_reg[7]_i_1_n_5 ;
  wire \sub_ln820_reg_2400_reg[7]_i_1_n_6 ;
  wire \sub_ln820_reg_2400_reg[7]_i_1_n_7 ;
  wire \sub_ln820_reg_2400_reg[7]_i_1_n_8 ;
  wire \sub_ln820_reg_2400_reg[7]_i_1_n_9 ;
  wire [9:0]tmp_6_i1_reg_2187;
  wire [9:0]tmp_7_i2_reg_2194;
  wire [9:0]tmp_9_i3_reg_2209;
  wire [9:0]tmp_i4_reg_2215;
  wire [9:0]trunc_ln654_1_reg_2202;
  wire [9:0]trunc_ln654_reg_2179;
  wire x_fu_220;
  wire \x_fu_220_reg_n_5_[0] ;
  wire \x_fu_220_reg_n_5_[10] ;
  wire \x_fu_220_reg_n_5_[1] ;
  wire \x_fu_220_reg_n_5_[2] ;
  wire \x_fu_220_reg_n_5_[3] ;
  wire \x_fu_220_reg_n_5_[4] ;
  wire \x_fu_220_reg_n_5_[5] ;
  wire \x_fu_220_reg_n_5_[6] ;
  wire \x_fu_220_reg_n_5_[7] ;
  wire \x_fu_220_reg_n_5_[8] ;
  wire \x_fu_220_reg_n_5_[9] ;
  wire zext_ln769_fu_1402_p1;
  wire [9:0]zext_ln790_1_reg_2333;
  wire \zext_ln790_1_reg_2333[0]_i_1_n_5 ;
  wire \zext_ln790_1_reg_2333[1]_i_1_n_5 ;
  wire \zext_ln790_1_reg_2333[2]_i_1_n_5 ;
  wire \zext_ln790_1_reg_2333[3]_i_1_n_5 ;
  wire \zext_ln790_1_reg_2333[4]_i_1_n_5 ;
  wire \zext_ln790_1_reg_2333[5]_i_1_n_5 ;
  wire \zext_ln790_1_reg_2333[6]_i_1_n_5 ;
  wire \zext_ln790_1_reg_2333[7]_i_1_n_5 ;
  wire \zext_ln790_1_reg_2333[8]_i_1_n_5 ;
  wire \zext_ln790_1_reg_2333[9]_i_1_n_5 ;
  wire \zext_ln791_reg_2345[0]_i_1_n_5 ;
  wire \zext_ln791_reg_2345[1]_i_1_n_5 ;
  wire \zext_ln791_reg_2345[2]_i_1_n_5 ;
  wire \zext_ln791_reg_2345[3]_i_1_n_5 ;
  wire \zext_ln791_reg_2345[4]_i_1_n_5 ;
  wire \zext_ln791_reg_2345[5]_i_1_n_5 ;
  wire \zext_ln791_reg_2345[6]_i_1_n_5 ;
  wire \zext_ln791_reg_2345[7]_i_1_n_5 ;
  wire \zext_ln791_reg_2345[8]_i_1_n_5 ;
  wire \zext_ln791_reg_2345[9]_i_1_n_5 ;
  wire [9:0]zext_ln791_reg_2345_reg;
  wire [9:0]zext_ln792_reg_2357_reg;
  wire [9:0]zext_ln793_reg_2369_reg;
  wire [7:4]\NLW_add_ln820_1_reg_2405_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_add_ln820_1_reg_2405_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_add_ln820_1_reg_2405_reg[12]_i_13_CO_UNCONNECTED ;
  wire [7:3]\NLW_add_ln820_1_reg_2405_reg[12]_i_13_O_UNCONNECTED ;
  wire [7:2]\NLW_add_ln820_1_reg_2405_reg[12]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_add_ln820_1_reg_2405_reg[12]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_agdiff_1_reg_2350_reg[9]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_agdiff_1_reg_2350_reg[9]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_agdiff_2_reg_2362_reg[9]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_agdiff_2_reg_2362_reg[9]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_agdiff_3_reg_2374_reg[9]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_agdiff_3_reg_2374_reg[9]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_agdiff_reg_2338_reg[9]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_agdiff_reg_2338_reg[9]_i_3_O_UNCONNECTED ;
  wire [7:3]\NLW_b_reg_2427_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_b_reg_2427_reg[11]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_enable_7_reg_2381_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_enable_7_reg_2381_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_enable_7_reg_2381_reg[1]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_enable_7_reg_2381_reg[1]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_enable_7_reg_2381_reg[2]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_enable_7_reg_2381_reg[2]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_enable_7_reg_2381_reg[3]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_enable_7_reg_2381_reg[3]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_enable_7_reg_2381_reg[4]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_enable_7_reg_2381_reg[4]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_enable_7_reg_2381_reg[5]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_enable_7_reg_2381_reg[5]_i_2_O_UNCONNECTED ;
  wire [7:3]\NLW_r_reg_2422_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_r_reg_2422_reg[11]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_sub_ln817_reg_2385_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sub_ln817_reg_2385_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sub_ln818_reg_2390_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sub_ln818_reg_2390_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sub_ln819_reg_2395_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sub_ln819_reg_2395_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sub_ln820_reg_2400_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_sub_ln820_reg_2400_reg[10]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\r_reg_2422_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\r_reg_2422_reg_n_5_[11] ),
        .I4(\r_reg_2422_reg_n_5_[0] ),
        .I5(ap_phi_reg_pp0_iter6_r_1_reg_742[0]),
        .O(\b_reg_2427_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\r_reg_2422_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\r_reg_2422_reg_n_5_[11] ),
        .I4(\r_reg_2422_reg_n_5_[1] ),
        .I5(ap_phi_reg_pp0_iter6_r_1_reg_742[1]),
        .O(\b_reg_2427_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(\b_reg_2427_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\b_reg_2427_reg_n_5_[11] ),
        .I4(\b_reg_2427_reg_n_5_[0] ),
        .I5(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[0] ),
        .O(\b_reg_2427_reg[10]_0 [20]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(\b_reg_2427_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\b_reg_2427_reg_n_5_[11] ),
        .I4(\b_reg_2427_reg_n_5_[1] ),
        .I5(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[1] ),
        .O(\b_reg_2427_reg[10]_0 [21]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(\b_reg_2427_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\b_reg_2427_reg_n_5_[11] ),
        .I4(\b_reg_2427_reg_n_5_[2] ),
        .I5(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[2] ),
        .O(\b_reg_2427_reg[10]_0 [22]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(\b_reg_2427_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\b_reg_2427_reg_n_5_[11] ),
        .I4(\b_reg_2427_reg_n_5_[3] ),
        .I5(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[3] ),
        .O(\b_reg_2427_reg[10]_0 [23]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][24]_i_1 
       (.I0(\b_reg_2427_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\b_reg_2427_reg_n_5_[11] ),
        .I4(\b_reg_2427_reg_n_5_[4] ),
        .I5(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[4] ),
        .O(\b_reg_2427_reg[10]_0 [24]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][25]_i_1 
       (.I0(\b_reg_2427_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\b_reg_2427_reg_n_5_[11] ),
        .I4(\b_reg_2427_reg_n_5_[5] ),
        .I5(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[5] ),
        .O(\b_reg_2427_reg[10]_0 [25]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][26]_i_1 
       (.I0(\b_reg_2427_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\b_reg_2427_reg_n_5_[11] ),
        .I4(\b_reg_2427_reg_n_5_[6] ),
        .I5(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[6] ),
        .O(\b_reg_2427_reg[10]_0 [26]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][27]_i_1 
       (.I0(\b_reg_2427_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\b_reg_2427_reg_n_5_[11] ),
        .I4(\b_reg_2427_reg_n_5_[7] ),
        .I5(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[7] ),
        .O(\b_reg_2427_reg[10]_0 [27]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][28]_i_1 
       (.I0(\b_reg_2427_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\b_reg_2427_reg_n_5_[11] ),
        .I4(\b_reg_2427_reg_n_5_[8] ),
        .I5(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[8] ),
        .O(\b_reg_2427_reg[10]_0 [28]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \SRL_SIG[0][29]_i_1 
       (.I0(imgRB_full_n),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(and_ln833_reg_2161_pp0_iter5_reg),
        .I3(ap_block_pp0_stage0_11001),
        .I4(Q[1]),
        .O(push));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][29]_i_2 
       (.I0(\b_reg_2427_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\b_reg_2427_reg_n_5_[11] ),
        .I4(\b_reg_2427_reg_n_5_[9] ),
        .I5(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[9] ),
        .O(\b_reg_2427_reg[10]_0 [29]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\r_reg_2422_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\r_reg_2422_reg_n_5_[11] ),
        .I4(\r_reg_2422_reg_n_5_[2] ),
        .I5(ap_phi_reg_pp0_iter6_r_1_reg_742[2]),
        .O(\b_reg_2427_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\r_reg_2422_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\r_reg_2422_reg_n_5_[11] ),
        .I4(\r_reg_2422_reg_n_5_[3] ),
        .I5(ap_phi_reg_pp0_iter6_r_1_reg_742[3]),
        .O(\b_reg_2427_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\r_reg_2422_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\r_reg_2422_reg_n_5_[11] ),
        .I4(\r_reg_2422_reg_n_5_[4] ),
        .I5(ap_phi_reg_pp0_iter6_r_1_reg_742[4]),
        .O(\b_reg_2427_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\r_reg_2422_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\r_reg_2422_reg_n_5_[11] ),
        .I4(\r_reg_2422_reg_n_5_[5] ),
        .I5(ap_phi_reg_pp0_iter6_r_1_reg_742[5]),
        .O(\b_reg_2427_reg[10]_0 [5]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\r_reg_2422_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\r_reg_2422_reg_n_5_[11] ),
        .I4(\r_reg_2422_reg_n_5_[6] ),
        .I5(ap_phi_reg_pp0_iter6_r_1_reg_742[6]),
        .O(\b_reg_2427_reg[10]_0 [6]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\r_reg_2422_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\r_reg_2422_reg_n_5_[11] ),
        .I4(\r_reg_2422_reg_n_5_[7] ),
        .I5(ap_phi_reg_pp0_iter6_r_1_reg_742[7]),
        .O(\b_reg_2427_reg[10]_0 [7]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\r_reg_2422_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\r_reg_2422_reg_n_5_[11] ),
        .I4(\r_reg_2422_reg_n_5_[8] ),
        .I5(ap_phi_reg_pp0_iter6_r_1_reg_742[8]),
        .O(\b_reg_2427_reg[10]_0 [8]));
  LUT6 #(
    .INIT(64'hF3FFF3FB000C0008)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\r_reg_2422_reg_n_5_[10] ),
        .I1(icmp_ln772_reg_2157_pp0_iter5_reg),
        .I2(icmp_ln633_reg_2118_pp0_iter5_reg),
        .I3(\r_reg_2422_reg_n_5_[11] ),
        .I4(\r_reg_2422_reg_n_5_[9] ),
        .I5(ap_phi_reg_pp0_iter6_r_1_reg_742[9]),
        .O(\b_reg_2427_reg[10]_0 [9]));
  LUT6 #(
    .INIT(64'hFD00FD0002FFFD00)) 
    \add_ln820_1_reg_2405[12]_i_10 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[10]),
        .I4(sub_ln820_reg_2400[10]),
        .I5(\add_ln820_1_reg_2405[12]_i_17_n_5 ),
        .O(\add_ln820_1_reg_2405[12]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[12]_i_11 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[9]),
        .I4(\add_ln820_1_reg_2405[12]_i_17_n_5 ),
        .I5(sub_ln820_reg_2400[9]),
        .O(\add_ln820_1_reg_2405[12]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[12]_i_12 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[8]),
        .I4(\add_ln820_1_reg_2405[12]_i_17_n_5 ),
        .I5(sub_ln820_reg_2400[8]),
        .O(\add_ln820_1_reg_2405[12]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \add_ln820_1_reg_2405[12]_i_14 
       (.I0(icmp_ln772_reg_2157_pp0_iter3_reg),
        .I1(\icmp_ln633_reg_2118_pp0_iter3_reg_reg_n_5_[0] ),
        .I2(\enable_7_reg_2381_reg_n_5_[0] ),
        .I3(\enable_7_reg_2381_reg_n_5_[5] ),
        .I4(\enable_7_reg_2381_reg_n_5_[3] ),
        .I5(\enable_7_reg_2381_reg_n_5_[2] ),
        .O(\add_ln820_1_reg_2405[12]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \add_ln820_1_reg_2405[12]_i_15 
       (.I0(\icmp_ln633_reg_2118_pp0_iter3_reg_reg_n_5_[0] ),
        .I1(icmp_ln772_reg_2157_pp0_iter3_reg),
        .I2(\enable_7_reg_2381_reg_n_5_[0] ),
        .I3(\enable_7_reg_2381_reg_n_5_[4] ),
        .I4(\enable_7_reg_2381_reg_n_5_[1] ),
        .I5(\enable_7_reg_2381_reg_n_5_[5] ),
        .O(\add_ln820_1_reg_2405[12]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \add_ln820_1_reg_2405[12]_i_16 
       (.I0(icmp_ln772_reg_2157_pp0_iter3_reg),
        .I1(\icmp_ln633_reg_2118_pp0_iter3_reg_reg_n_5_[0] ),
        .I2(\enable_7_reg_2381_reg_n_5_[1] ),
        .I3(\enable_7_reg_2381_reg_n_5_[3] ),
        .I4(\enable_7_reg_2381_reg_n_5_[4] ),
        .I5(\enable_7_reg_2381_reg_n_5_[2] ),
        .O(\add_ln820_1_reg_2405[12]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \add_ln820_1_reg_2405[12]_i_17 
       (.I0(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_25_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .O(\add_ln820_1_reg_2405[12]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h02FF)) 
    \add_ln820_1_reg_2405[12]_i_18 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[10]),
        .O(\add_ln820_1_reg_2405[12]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[12]_i_19 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[9]),
        .O(sext_ln817_fu_1628_p1[9]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[12]_i_20 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[8]),
        .O(sext_ln817_fu_1628_p1[8]));
  LUT6 #(
    .INIT(64'hFD00FD0002FFFD00)) 
    \add_ln820_1_reg_2405[12]_i_21 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[10]),
        .I4(sub_ln817_reg_2385[10]),
        .I5(\add_ln820_1_reg_2405[12]_i_27_n_5 ),
        .O(\add_ln820_1_reg_2405[12]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[12]_i_22 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[9]),
        .I4(\add_ln820_1_reg_2405[12]_i_27_n_5 ),
        .I5(sub_ln817_reg_2385[9]),
        .O(\add_ln820_1_reg_2405[12]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[12]_i_23 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[8]),
        .I4(\add_ln820_1_reg_2405[12]_i_27_n_5 ),
        .I5(sub_ln817_reg_2385[8]),
        .O(\add_ln820_1_reg_2405[12]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \add_ln820_1_reg_2405[12]_i_24 
       (.I0(\icmp_ln633_reg_2118_pp0_iter3_reg_reg_n_5_[0] ),
        .I1(icmp_ln772_reg_2157_pp0_iter3_reg),
        .I2(\enable_7_reg_2381_reg_n_5_[0] ),
        .I3(\enable_7_reg_2381_reg_n_5_[5] ),
        .I4(\enable_7_reg_2381_reg_n_5_[2] ),
        .I5(\enable_7_reg_2381_reg_n_5_[3] ),
        .O(\add_ln820_1_reg_2405[12]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \add_ln820_1_reg_2405[12]_i_25 
       (.I0(\icmp_ln633_reg_2118_pp0_iter3_reg_reg_n_5_[0] ),
        .I1(icmp_ln772_reg_2157_pp0_iter3_reg),
        .I2(\enable_7_reg_2381_reg_n_5_[1] ),
        .I3(\enable_7_reg_2381_reg_n_5_[0] ),
        .I4(\enable_7_reg_2381_reg_n_5_[4] ),
        .I5(\enable_7_reg_2381_reg_n_5_[5] ),
        .O(\add_ln820_1_reg_2405[12]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \add_ln820_1_reg_2405[12]_i_26 
       (.I0(\enable_7_reg_2381_reg_n_5_[3] ),
        .I1(\enable_7_reg_2381_reg_n_5_[2] ),
        .I2(\enable_7_reg_2381_reg_n_5_[4] ),
        .I3(\icmp_ln633_reg_2118_pp0_iter3_reg_reg_n_5_[0] ),
        .I4(icmp_ln772_reg_2157_pp0_iter3_reg),
        .I5(\enable_7_reg_2381_reg_n_5_[1] ),
        .O(\add_ln820_1_reg_2405[12]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln820_1_reg_2405[12]_i_27 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_25_n_5 ),
        .O(\add_ln820_1_reg_2405[12]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln820_1_reg_2405[12]_i_3 
       (.I0(\add_ln820_1_reg_2405_reg[12]_i_2_n_9 ),
        .I1(\add_ln820_1_reg_2405_reg[12]_i_13_n_9 ),
        .O(\add_ln820_1_reg_2405[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln820_1_reg_2405[12]_i_4 
       (.I0(sext_ln820_2_fu_1682_p1[10]),
        .I1(sext_ln818_1_fu_1651_p1[10]),
        .O(\add_ln820_1_reg_2405[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln820_1_reg_2405[12]_i_5 
       (.I0(sext_ln820_2_fu_1682_p1[9]),
        .I1(sext_ln818_1_fu_1651_p1[9]),
        .O(\add_ln820_1_reg_2405[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln820_1_reg_2405[12]_i_6 
       (.I0(sext_ln820_2_fu_1682_p1[8]),
        .I1(sext_ln818_1_fu_1651_p1[8]),
        .O(\add_ln820_1_reg_2405[12]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h02FF)) 
    \add_ln820_1_reg_2405[12]_i_7 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[10]),
        .O(\add_ln820_1_reg_2405[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[12]_i_8 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[9]),
        .O(sext_ln820_fu_1655_p1[9]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[12]_i_9 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[8]),
        .O(sext_ln820_fu_1655_p1[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln820_1_reg_2405[7]_i_10 
       (.I0(sext_ln820_2_fu_1682_p1[0]),
        .I1(sext_ln818_1_fu_1651_p1[0]),
        .O(\add_ln820_1_reg_2405[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_11 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[7]),
        .O(sext_ln820_fu_1655_p1[7]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_12 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[6]),
        .O(sext_ln820_fu_1655_p1[6]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_13 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[5]),
        .O(sext_ln820_fu_1655_p1[5]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_14 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[4]),
        .O(sext_ln820_fu_1655_p1[4]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_15 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[3]),
        .O(sext_ln820_fu_1655_p1[3]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_16 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[2]),
        .O(sext_ln820_fu_1655_p1[2]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_17 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[1]),
        .O(sext_ln820_fu_1655_p1[1]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_18 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[0]),
        .O(sext_ln820_fu_1655_p1[0]));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_19 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[7]),
        .I4(\add_ln820_1_reg_2405[12]_i_17_n_5 ),
        .I5(sub_ln820_reg_2400[7]),
        .O(\add_ln820_1_reg_2405[7]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_20 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[6]),
        .I4(\add_ln820_1_reg_2405[12]_i_17_n_5 ),
        .I5(sub_ln820_reg_2400[6]),
        .O(\add_ln820_1_reg_2405[7]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_21 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[5]),
        .I4(\add_ln820_1_reg_2405[12]_i_17_n_5 ),
        .I5(sub_ln820_reg_2400[5]),
        .O(\add_ln820_1_reg_2405[7]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_22 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[4]),
        .I4(\add_ln820_1_reg_2405[12]_i_17_n_5 ),
        .I5(sub_ln820_reg_2400[4]),
        .O(\add_ln820_1_reg_2405[7]_i_22_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_23 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[3]),
        .I4(\add_ln820_1_reg_2405[12]_i_17_n_5 ),
        .I5(sub_ln820_reg_2400[3]),
        .O(\add_ln820_1_reg_2405[7]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_24 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[2]),
        .I4(\add_ln820_1_reg_2405[12]_i_17_n_5 ),
        .I5(sub_ln820_reg_2400[2]),
        .O(\add_ln820_1_reg_2405[7]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_25 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[1]),
        .I4(\add_ln820_1_reg_2405[12]_i_17_n_5 ),
        .I5(sub_ln820_reg_2400[1]),
        .O(\add_ln820_1_reg_2405[7]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_26 
       (.I0(\add_ln820_1_reg_2405[12]_i_14_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_16_n_5 ),
        .I3(sub_ln819_reg_2395[0]),
        .I4(\add_ln820_1_reg_2405[12]_i_17_n_5 ),
        .I5(sub_ln820_reg_2400[0]),
        .O(\add_ln820_1_reg_2405[7]_i_26_n_5 ));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_28 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[7]),
        .O(sext_ln817_fu_1628_p1[7]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_29 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[6]),
        .O(sext_ln817_fu_1628_p1[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln820_1_reg_2405[7]_i_3 
       (.I0(sext_ln820_2_fu_1682_p1[7]),
        .I1(sext_ln818_1_fu_1651_p1[7]),
        .O(\add_ln820_1_reg_2405[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_30 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[5]),
        .O(sext_ln817_fu_1628_p1[5]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_31 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[4]),
        .O(sext_ln817_fu_1628_p1[4]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_32 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[3]),
        .O(sext_ln817_fu_1628_p1[3]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_33 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[2]),
        .O(sext_ln817_fu_1628_p1[2]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_34 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[1]),
        .O(sext_ln817_fu_1628_p1[1]));
  LUT4 #(
    .INIT(16'hFD00)) 
    \add_ln820_1_reg_2405[7]_i_35 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[0]),
        .O(sext_ln817_fu_1628_p1[0]));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_36 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[7]),
        .I4(\add_ln820_1_reg_2405[12]_i_27_n_5 ),
        .I5(sub_ln817_reg_2385[7]),
        .O(\add_ln820_1_reg_2405[7]_i_36_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_37 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[6]),
        .I4(\add_ln820_1_reg_2405[12]_i_27_n_5 ),
        .I5(sub_ln817_reg_2385[6]),
        .O(\add_ln820_1_reg_2405[7]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_38 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[5]),
        .I4(\add_ln820_1_reg_2405[12]_i_27_n_5 ),
        .I5(sub_ln817_reg_2385[5]),
        .O(\add_ln820_1_reg_2405[7]_i_38_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_39 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[4]),
        .I4(\add_ln820_1_reg_2405[12]_i_27_n_5 ),
        .I5(sub_ln817_reg_2385[4]),
        .O(\add_ln820_1_reg_2405[7]_i_39_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln820_1_reg_2405[7]_i_4 
       (.I0(sext_ln820_2_fu_1682_p1[6]),
        .I1(sext_ln818_1_fu_1651_p1[6]),
        .O(\add_ln820_1_reg_2405[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_40 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[3]),
        .I4(\add_ln820_1_reg_2405[12]_i_27_n_5 ),
        .I5(sub_ln817_reg_2385[3]),
        .O(\add_ln820_1_reg_2405[7]_i_40_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_41 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[2]),
        .I4(\add_ln820_1_reg_2405[12]_i_27_n_5 ),
        .I5(sub_ln817_reg_2385[2]),
        .O(\add_ln820_1_reg_2405[7]_i_41_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_42 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[1]),
        .I4(\add_ln820_1_reg_2405[12]_i_27_n_5 ),
        .I5(sub_ln817_reg_2385[1]),
        .O(\add_ln820_1_reg_2405[7]_i_42_n_5 ));
  LUT6 #(
    .INIT(64'hFD0002FFFD00FD00)) 
    \add_ln820_1_reg_2405[7]_i_43 
       (.I0(\add_ln820_1_reg_2405[12]_i_26_n_5 ),
        .I1(\add_ln820_1_reg_2405[12]_i_15_n_5 ),
        .I2(\add_ln820_1_reg_2405[12]_i_24_n_5 ),
        .I3(sub_ln818_reg_2390[0]),
        .I4(\add_ln820_1_reg_2405[12]_i_27_n_5 ),
        .I5(sub_ln817_reg_2385[0]),
        .O(\add_ln820_1_reg_2405[7]_i_43_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln820_1_reg_2405[7]_i_5 
       (.I0(sext_ln820_2_fu_1682_p1[5]),
        .I1(sext_ln818_1_fu_1651_p1[5]),
        .O(\add_ln820_1_reg_2405[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln820_1_reg_2405[7]_i_6 
       (.I0(sext_ln820_2_fu_1682_p1[4]),
        .I1(sext_ln818_1_fu_1651_p1[4]),
        .O(\add_ln820_1_reg_2405[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln820_1_reg_2405[7]_i_7 
       (.I0(sext_ln820_2_fu_1682_p1[3]),
        .I1(sext_ln818_1_fu_1651_p1[3]),
        .O(\add_ln820_1_reg_2405[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln820_1_reg_2405[7]_i_8 
       (.I0(sext_ln820_2_fu_1682_p1[2]),
        .I1(sext_ln818_1_fu_1651_p1[2]),
        .O(\add_ln820_1_reg_2405[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln820_1_reg_2405[7]_i_9 
       (.I0(sext_ln820_2_fu_1682_p1[1]),
        .I1(sext_ln818_1_fu_1651_p1[1]),
        .O(\add_ln820_1_reg_2405[7]_i_9_n_5 ));
  FDRE \add_ln820_1_reg_2405_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1686_p2[0]),
        .Q(add_ln820_1_reg_2405[0]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2405_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1686_p2[10]),
        .Q(add_ln820_1_reg_2405[10]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2405_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1686_p2[11]),
        .Q(add_ln820_1_reg_2405[11]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2405_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1686_p2[12]),
        .Q(add_ln820_1_reg_2405[12]),
        .R(1'b0));
  CARRY8 \add_ln820_1_reg_2405_reg[12]_i_1 
       (.CI(\add_ln820_1_reg_2405_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln820_1_reg_2405_reg[12]_i_1_CO_UNCONNECTED [7:4],\add_ln820_1_reg_2405_reg[12]_i_1_n_9 ,\add_ln820_1_reg_2405_reg[12]_i_1_n_10 ,\add_ln820_1_reg_2405_reg[12]_i_1_n_11 ,\add_ln820_1_reg_2405_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\add_ln820_1_reg_2405_reg[12]_i_2_n_9 ,sext_ln820_2_fu_1682_p1[10:8]}),
        .O({\NLW_add_ln820_1_reg_2405_reg[12]_i_1_O_UNCONNECTED [7:5],add_ln820_1_fu_1686_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,1'b1,\add_ln820_1_reg_2405[12]_i_3_n_5 ,\add_ln820_1_reg_2405[12]_i_4_n_5 ,\add_ln820_1_reg_2405[12]_i_5_n_5 ,\add_ln820_1_reg_2405[12]_i_6_n_5 }));
  CARRY8 \add_ln820_1_reg_2405_reg[12]_i_13 
       (.CI(\add_ln820_1_reg_2405_reg[7]_i_27_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln820_1_reg_2405_reg[12]_i_13_CO_UNCONNECTED [7:4],\add_ln820_1_reg_2405_reg[12]_i_13_n_9 ,\NLW_add_ln820_1_reg_2405_reg[12]_i_13_CO_UNCONNECTED [2],\add_ln820_1_reg_2405_reg[12]_i_13_n_11 ,\add_ln820_1_reg_2405_reg[12]_i_13_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln820_1_reg_2405[12]_i_18_n_5 ,sext_ln817_fu_1628_p1[9:8]}),
        .O({\NLW_add_ln820_1_reg_2405_reg[12]_i_13_O_UNCONNECTED [7:3],sext_ln818_1_fu_1651_p1[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\add_ln820_1_reg_2405[12]_i_21_n_5 ,\add_ln820_1_reg_2405[12]_i_22_n_5 ,\add_ln820_1_reg_2405[12]_i_23_n_5 }));
  CARRY8 \add_ln820_1_reg_2405_reg[12]_i_2 
       (.CI(\add_ln820_1_reg_2405_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln820_1_reg_2405_reg[12]_i_2_CO_UNCONNECTED [7:4],\add_ln820_1_reg_2405_reg[12]_i_2_n_9 ,\NLW_add_ln820_1_reg_2405_reg[12]_i_2_CO_UNCONNECTED [2],\add_ln820_1_reg_2405_reg[12]_i_2_n_11 ,\add_ln820_1_reg_2405_reg[12]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln820_1_reg_2405[12]_i_7_n_5 ,sext_ln820_fu_1655_p1[9:8]}),
        .O({\NLW_add_ln820_1_reg_2405_reg[12]_i_2_O_UNCONNECTED [7:3],sext_ln820_2_fu_1682_p1[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\add_ln820_1_reg_2405[12]_i_10_n_5 ,\add_ln820_1_reg_2405[12]_i_11_n_5 ,\add_ln820_1_reg_2405[12]_i_12_n_5 }));
  FDRE \add_ln820_1_reg_2405_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1686_p2[1]),
        .Q(add_ln820_1_reg_2405[1]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2405_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1686_p2[2]),
        .Q(add_ln820_1_reg_2405[2]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2405_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1686_p2[3]),
        .Q(add_ln820_1_reg_2405[3]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2405_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1686_p2[4]),
        .Q(add_ln820_1_reg_2405[4]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2405_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1686_p2[5]),
        .Q(add_ln820_1_reg_2405[5]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2405_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1686_p2[6]),
        .Q(add_ln820_1_reg_2405[6]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2405_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1686_p2[7]),
        .Q(add_ln820_1_reg_2405[7]),
        .R(1'b0));
  CARRY8 \add_ln820_1_reg_2405_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln820_1_reg_2405_reg[7]_i_1_n_5 ,\add_ln820_1_reg_2405_reg[7]_i_1_n_6 ,\add_ln820_1_reg_2405_reg[7]_i_1_n_7 ,\add_ln820_1_reg_2405_reg[7]_i_1_n_8 ,\add_ln820_1_reg_2405_reg[7]_i_1_n_9 ,\add_ln820_1_reg_2405_reg[7]_i_1_n_10 ,\add_ln820_1_reg_2405_reg[7]_i_1_n_11 ,\add_ln820_1_reg_2405_reg[7]_i_1_n_12 }),
        .DI(sext_ln820_2_fu_1682_p1[7:0]),
        .O(add_ln820_1_fu_1686_p2[7:0]),
        .S({\add_ln820_1_reg_2405[7]_i_3_n_5 ,\add_ln820_1_reg_2405[7]_i_4_n_5 ,\add_ln820_1_reg_2405[7]_i_5_n_5 ,\add_ln820_1_reg_2405[7]_i_6_n_5 ,\add_ln820_1_reg_2405[7]_i_7_n_5 ,\add_ln820_1_reg_2405[7]_i_8_n_5 ,\add_ln820_1_reg_2405[7]_i_9_n_5 ,\add_ln820_1_reg_2405[7]_i_10_n_5 }));
  CARRY8 \add_ln820_1_reg_2405_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln820_1_reg_2405_reg[7]_i_2_n_5 ,\add_ln820_1_reg_2405_reg[7]_i_2_n_6 ,\add_ln820_1_reg_2405_reg[7]_i_2_n_7 ,\add_ln820_1_reg_2405_reg[7]_i_2_n_8 ,\add_ln820_1_reg_2405_reg[7]_i_2_n_9 ,\add_ln820_1_reg_2405_reg[7]_i_2_n_10 ,\add_ln820_1_reg_2405_reg[7]_i_2_n_11 ,\add_ln820_1_reg_2405_reg[7]_i_2_n_12 }),
        .DI(sext_ln820_fu_1655_p1[7:0]),
        .O(sext_ln820_2_fu_1682_p1[7:0]),
        .S({\add_ln820_1_reg_2405[7]_i_19_n_5 ,\add_ln820_1_reg_2405[7]_i_20_n_5 ,\add_ln820_1_reg_2405[7]_i_21_n_5 ,\add_ln820_1_reg_2405[7]_i_22_n_5 ,\add_ln820_1_reg_2405[7]_i_23_n_5 ,\add_ln820_1_reg_2405[7]_i_24_n_5 ,\add_ln820_1_reg_2405[7]_i_25_n_5 ,\add_ln820_1_reg_2405[7]_i_26_n_5 }));
  CARRY8 \add_ln820_1_reg_2405_reg[7]_i_27 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln820_1_reg_2405_reg[7]_i_27_n_5 ,\add_ln820_1_reg_2405_reg[7]_i_27_n_6 ,\add_ln820_1_reg_2405_reg[7]_i_27_n_7 ,\add_ln820_1_reg_2405_reg[7]_i_27_n_8 ,\add_ln820_1_reg_2405_reg[7]_i_27_n_9 ,\add_ln820_1_reg_2405_reg[7]_i_27_n_10 ,\add_ln820_1_reg_2405_reg[7]_i_27_n_11 ,\add_ln820_1_reg_2405_reg[7]_i_27_n_12 }),
        .DI(sext_ln817_fu_1628_p1[7:0]),
        .O(sext_ln818_1_fu_1651_p1[7:0]),
        .S({\add_ln820_1_reg_2405[7]_i_36_n_5 ,\add_ln820_1_reg_2405[7]_i_37_n_5 ,\add_ln820_1_reg_2405[7]_i_38_n_5 ,\add_ln820_1_reg_2405[7]_i_39_n_5 ,\add_ln820_1_reg_2405[7]_i_40_n_5 ,\add_ln820_1_reg_2405[7]_i_41_n_5 ,\add_ln820_1_reg_2405[7]_i_42_n_5 ,\add_ln820_1_reg_2405[7]_i_43_n_5 }));
  FDRE \add_ln820_1_reg_2405_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1686_p2[8]),
        .Q(add_ln820_1_reg_2405[8]),
        .R(1'b0));
  FDRE \add_ln820_1_reg_2405_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_1_fu_1686_p2[9]),
        .Q(add_ln820_1_reg_2405[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_1_reg_2350[0]_i_10 
       (.I0(tmp_6_i1_reg_2187[7]),
        .I1(p_0_0_0949_114961507_i_fu_240[7]),
        .I2(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[7] ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_0949_21434_i_fu_276[7]),
        .O(\agdiff_1_reg_2350[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_1_reg_2350[0]_i_11 
       (.I0(tmp_6_i1_reg_2187[6]),
        .I1(p_0_0_0949_114961507_i_fu_240[6]),
        .I2(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[6] ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_0949_21434_i_fu_276[6]),
        .O(\agdiff_1_reg_2350[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_1_reg_2350[0]_i_12 
       (.I0(tmp_6_i1_reg_2187[5]),
        .I1(p_0_0_0949_114961507_i_fu_240[5]),
        .I2(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[5] ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_0949_21434_i_fu_276[5]),
        .O(\agdiff_1_reg_2350[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_1_reg_2350[0]_i_13 
       (.I0(tmp_6_i1_reg_2187[4]),
        .I1(p_0_0_0949_114961507_i_fu_240[4]),
        .I2(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[4] ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_0949_21434_i_fu_276[4]),
        .O(\agdiff_1_reg_2350[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_1_reg_2350[0]_i_14 
       (.I0(tmp_6_i1_reg_2187[3]),
        .I1(p_0_0_0949_114961507_i_fu_240[3]),
        .I2(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[3] ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_0949_21434_i_fu_276[3]),
        .O(\agdiff_1_reg_2350[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_1_reg_2350[0]_i_15 
       (.I0(tmp_6_i1_reg_2187[2]),
        .I1(p_0_0_0949_114961507_i_fu_240[2]),
        .I2(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[2] ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_0949_21434_i_fu_276[2]),
        .O(\agdiff_1_reg_2350[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_1_reg_2350[0]_i_16 
       (.I0(tmp_6_i1_reg_2187[1]),
        .I1(p_0_0_0949_114961507_i_fu_240[1]),
        .I2(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[1] ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_0949_21434_i_fu_276[1]),
        .O(\agdiff_1_reg_2350[0]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_1_reg_2350[0]_i_17 
       (.I0(tmp_6_i1_reg_2187[0]),
        .I1(p_0_0_0949_114961507_i_fu_240[0]),
        .I2(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[0] ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_0949_21434_i_fu_276[0]),
        .O(\agdiff_1_reg_2350[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_1_reg_2350[0]_i_2 
       (.I0(p_0_0_0949_114961507_i_fu_240[7]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[7]),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_1_reg_2350[0]_i_3 
       (.I0(p_0_0_0949_114961507_i_fu_240[6]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[6]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_1_reg_2350[0]_i_4 
       (.I0(p_0_0_0949_114961507_i_fu_240[5]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_1_reg_2350[0]_i_5 
       (.I0(p_0_0_0949_114961507_i_fu_240[4]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_1_reg_2350[0]_i_6 
       (.I0(p_0_0_0949_114961507_i_fu_240[3]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_1_reg_2350[0]_i_7 
       (.I0(p_0_0_0949_114961507_i_fu_240[2]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_1_reg_2350[0]_i_8 
       (.I0(p_0_0_0949_114961507_i_fu_240[1]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_1_reg_2350[0]_i_9 
       (.I0(p_0_0_0949_114961507_i_fu_240[0]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[0]),
        .O(p_1_in[0]));
  LUT3 #(
    .INIT(8'hD2)) 
    \agdiff_1_reg_2350[1]_i_1 
       (.I0(sub_ln791_fu_1264_p2),
        .I1(\agdiff_1_reg_2350_reg[9]_i_3_n_10 ),
        .I2(sub_ln791_fu_1264_p2__0[1]),
        .O(agdiff_1_fu_1288_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \agdiff_1_reg_2350[2]_i_1 
       (.I0(sub_ln791_fu_1264_p2),
        .I1(sub_ln791_fu_1264_p2__0[1]),
        .I2(\agdiff_1_reg_2350_reg[9]_i_3_n_10 ),
        .I3(sub_ln791_fu_1264_p2__0[2]),
        .O(agdiff_1_fu_1288_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \agdiff_1_reg_2350[3]_i_1 
       (.I0(sub_ln791_fu_1264_p2__0[1]),
        .I1(sub_ln791_fu_1264_p2),
        .I2(sub_ln791_fu_1264_p2__0[2]),
        .I3(\agdiff_1_reg_2350_reg[9]_i_3_n_10 ),
        .I4(sub_ln791_fu_1264_p2__0[3]),
        .O(agdiff_1_fu_1288_p3[3]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \agdiff_1_reg_2350[4]_i_1 
       (.I0(sub_ln791_fu_1264_p2__0[2]),
        .I1(sub_ln791_fu_1264_p2),
        .I2(sub_ln791_fu_1264_p2__0[1]),
        .I3(sub_ln791_fu_1264_p2__0[3]),
        .I4(\agdiff_1_reg_2350_reg[9]_i_3_n_10 ),
        .I5(sub_ln791_fu_1264_p2__0[4]),
        .O(agdiff_1_fu_1288_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \agdiff_1_reg_2350[5]_i_1 
       (.I0(\agdiff_1_reg_2350[5]_i_2_n_5 ),
        .I1(\agdiff_1_reg_2350_reg[9]_i_3_n_10 ),
        .I2(sub_ln791_fu_1264_p2__0[5]),
        .O(agdiff_1_fu_1288_p3[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \agdiff_1_reg_2350[5]_i_2 
       (.I0(sub_ln791_fu_1264_p2__0[3]),
        .I1(sub_ln791_fu_1264_p2__0[1]),
        .I2(sub_ln791_fu_1264_p2),
        .I3(sub_ln791_fu_1264_p2__0[2]),
        .I4(sub_ln791_fu_1264_p2__0[4]),
        .O(\agdiff_1_reg_2350[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \agdiff_1_reg_2350[6]_i_1 
       (.I0(\agdiff_1_reg_2350[9]_i_2_n_5 ),
        .I1(\agdiff_1_reg_2350_reg[9]_i_3_n_10 ),
        .I2(sub_ln791_fu_1264_p2__0[6]),
        .O(agdiff_1_fu_1288_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \agdiff_1_reg_2350[7]_i_1 
       (.I0(\agdiff_1_reg_2350[9]_i_2_n_5 ),
        .I1(sub_ln791_fu_1264_p2__0[6]),
        .I2(\agdiff_1_reg_2350_reg[9]_i_3_n_10 ),
        .I3(sub_ln791_fu_1264_p2__0[7]),
        .O(agdiff_1_fu_1288_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \agdiff_1_reg_2350[8]_i_1 
       (.I0(sub_ln791_fu_1264_p2__0[6]),
        .I1(\agdiff_1_reg_2350[9]_i_2_n_5 ),
        .I2(sub_ln791_fu_1264_p2__0[7]),
        .I3(\agdiff_1_reg_2350_reg[9]_i_3_n_10 ),
        .I4(sub_ln791_fu_1264_p2__0[8]),
        .O(agdiff_1_fu_1288_p3[8]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \agdiff_1_reg_2350[9]_i_1 
       (.I0(sub_ln791_fu_1264_p2__0[7]),
        .I1(\agdiff_1_reg_2350[9]_i_2_n_5 ),
        .I2(sub_ln791_fu_1264_p2__0[6]),
        .I3(sub_ln791_fu_1264_p2__0[8]),
        .I4(\agdiff_1_reg_2350_reg[9]_i_3_n_10 ),
        .I5(sub_ln791_fu_1264_p2__0[9]),
        .O(agdiff_1_fu_1288_p3[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \agdiff_1_reg_2350[9]_i_2 
       (.I0(sub_ln791_fu_1264_p2__0[5]),
        .I1(sub_ln791_fu_1264_p2__0[4]),
        .I2(sub_ln791_fu_1264_p2__0[2]),
        .I3(sub_ln791_fu_1264_p2),
        .I4(sub_ln791_fu_1264_p2__0[1]),
        .I5(sub_ln791_fu_1264_p2__0[3]),
        .O(\agdiff_1_reg_2350[9]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_1_reg_2350[9]_i_4 
       (.I0(p_0_0_0949_114961507_i_fu_240[9]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[9]),
        .O(p_1_in[9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_1_reg_2350[9]_i_5 
       (.I0(p_0_0_0949_114961507_i_fu_240[8]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_1_reg_2350[9]_i_6 
       (.I0(tmp_6_i1_reg_2187[9]),
        .I1(p_0_0_0949_114961507_i_fu_240[9]),
        .I2(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[9] ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_0949_21434_i_fu_276[9]),
        .O(\agdiff_1_reg_2350[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_1_reg_2350[9]_i_7 
       (.I0(tmp_6_i1_reg_2187[8]),
        .I1(p_0_0_0949_114961507_i_fu_240[8]),
        .I2(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[8] ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_0949_21434_i_fu_276[8]),
        .O(\agdiff_1_reg_2350[9]_i_7_n_5 ));
  FDRE \agdiff_1_reg_2350_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln791_fu_1264_p2),
        .Q(agdiff_1_reg_2350[0]),
        .R(1'b0));
  CARRY8 \agdiff_1_reg_2350_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\agdiff_1_reg_2350_reg[0]_i_1_n_5 ,\agdiff_1_reg_2350_reg[0]_i_1_n_6 ,\agdiff_1_reg_2350_reg[0]_i_1_n_7 ,\agdiff_1_reg_2350_reg[0]_i_1_n_8 ,\agdiff_1_reg_2350_reg[0]_i_1_n_9 ,\agdiff_1_reg_2350_reg[0]_i_1_n_10 ,\agdiff_1_reg_2350_reg[0]_i_1_n_11 ,\agdiff_1_reg_2350_reg[0]_i_1_n_12 }),
        .DI(p_1_in[7:0]),
        .O({sub_ln791_fu_1264_p2__0[7:1],sub_ln791_fu_1264_p2}),
        .S({\agdiff_1_reg_2350[0]_i_10_n_5 ,\agdiff_1_reg_2350[0]_i_11_n_5 ,\agdiff_1_reg_2350[0]_i_12_n_5 ,\agdiff_1_reg_2350[0]_i_13_n_5 ,\agdiff_1_reg_2350[0]_i_14_n_5 ,\agdiff_1_reg_2350[0]_i_15_n_5 ,\agdiff_1_reg_2350[0]_i_16_n_5 ,\agdiff_1_reg_2350[0]_i_17_n_5 }));
  FDRE \agdiff_1_reg_2350_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_1_fu_1288_p3[1]),
        .Q(agdiff_1_reg_2350[1]),
        .R(1'b0));
  FDRE \agdiff_1_reg_2350_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_1_fu_1288_p3[2]),
        .Q(agdiff_1_reg_2350[2]),
        .R(1'b0));
  FDRE \agdiff_1_reg_2350_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_1_fu_1288_p3[3]),
        .Q(agdiff_1_reg_2350[3]),
        .R(1'b0));
  FDRE \agdiff_1_reg_2350_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_1_fu_1288_p3[4]),
        .Q(agdiff_1_reg_2350[4]),
        .R(1'b0));
  FDRE \agdiff_1_reg_2350_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_1_fu_1288_p3[5]),
        .Q(agdiff_1_reg_2350[5]),
        .R(1'b0));
  FDRE \agdiff_1_reg_2350_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_1_fu_1288_p3[6]),
        .Q(agdiff_1_reg_2350[6]),
        .R(1'b0));
  FDRE \agdiff_1_reg_2350_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_1_fu_1288_p3[7]),
        .Q(agdiff_1_reg_2350[7]),
        .R(1'b0));
  FDRE \agdiff_1_reg_2350_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_1_fu_1288_p3[8]),
        .Q(agdiff_1_reg_2350[8]),
        .R(1'b0));
  FDRE \agdiff_1_reg_2350_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_1_fu_1288_p3[9]),
        .Q(agdiff_1_reg_2350[9]),
        .R(1'b0));
  CARRY8 \agdiff_1_reg_2350_reg[9]_i_3 
       (.CI(\agdiff_1_reg_2350_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_agdiff_1_reg_2350_reg[9]_i_3_CO_UNCONNECTED [7:3],\agdiff_1_reg_2350_reg[9]_i_3_n_10 ,\NLW_agdiff_1_reg_2350_reg[9]_i_3_CO_UNCONNECTED [1],\agdiff_1_reg_2350_reg[9]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in[9:8]}),
        .O({\NLW_agdiff_1_reg_2350_reg[9]_i_3_O_UNCONNECTED [7:2],sub_ln791_fu_1264_p2__0[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\agdiff_1_reg_2350[9]_i_6_n_5 ,\agdiff_1_reg_2350[9]_i_7_n_5 }));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_2_reg_2362[0]_i_10 
       (.I0(tmp_6_i1_reg_2187[7]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[7]),
        .I4(p_0_1_0_0_09151502_i_fu_228__0[7]),
        .O(\agdiff_2_reg_2362[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_2_reg_2362[0]_i_11 
       (.I0(tmp_6_i1_reg_2187[6]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[6]),
        .I4(p_0_1_0_0_09151502_i_fu_228__0[6]),
        .O(\agdiff_2_reg_2362[0]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_2_reg_2362[0]_i_12 
       (.I0(tmp_6_i1_reg_2187[5]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[5]),
        .I4(p_0_1_0_0_09151502_i_fu_228__0[5]),
        .O(\agdiff_2_reg_2362[0]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_2_reg_2362[0]_i_13 
       (.I0(tmp_6_i1_reg_2187[4]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[4]),
        .I4(p_0_1_0_0_09151502_i_fu_228__0[4]),
        .O(\agdiff_2_reg_2362[0]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_2_reg_2362[0]_i_14 
       (.I0(tmp_6_i1_reg_2187[3]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[3]),
        .I4(p_0_1_0_0_09151502_i_fu_228__0[3]),
        .O(\agdiff_2_reg_2362[0]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_2_reg_2362[0]_i_15 
       (.I0(tmp_6_i1_reg_2187[2]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[2]),
        .I4(p_0_1_0_0_09151502_i_fu_228__0[2]),
        .O(\agdiff_2_reg_2362[0]_i_15_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_2_reg_2362[0]_i_16 
       (.I0(tmp_6_i1_reg_2187[1]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[1]),
        .I4(p_0_1_0_0_09151502_i_fu_228__0[1]),
        .O(\agdiff_2_reg_2362[0]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_2_reg_2362[0]_i_17 
       (.I0(tmp_6_i1_reg_2187[0]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[0]),
        .I4(p_0_1_0_0_09151502_i_fu_228__0[0]),
        .O(\agdiff_2_reg_2362[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_2_reg_2362[0]_i_2 
       (.I0(p_0_0_0949_114961507_i_fu_240[7]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[7]),
        .O(\agdiff_2_reg_2362[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_2_reg_2362[0]_i_3 
       (.I0(p_0_0_0949_114961507_i_fu_240[6]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[6]),
        .O(\agdiff_2_reg_2362[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_2_reg_2362[0]_i_4 
       (.I0(p_0_0_0949_114961507_i_fu_240[5]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[5]),
        .O(\agdiff_2_reg_2362[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_2_reg_2362[0]_i_5 
       (.I0(p_0_0_0949_114961507_i_fu_240[4]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[4]),
        .O(\agdiff_2_reg_2362[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_2_reg_2362[0]_i_6 
       (.I0(p_0_0_0949_114961507_i_fu_240[3]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[3]),
        .O(\agdiff_2_reg_2362[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_2_reg_2362[0]_i_7 
       (.I0(p_0_0_0949_114961507_i_fu_240[2]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[2]),
        .O(\agdiff_2_reg_2362[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_2_reg_2362[0]_i_8 
       (.I0(p_0_0_0949_114961507_i_fu_240[1]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[1]),
        .O(\agdiff_2_reg_2362[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_2_reg_2362[0]_i_9 
       (.I0(p_0_0_0949_114961507_i_fu_240[0]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[0]),
        .O(\agdiff_2_reg_2362[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \agdiff_2_reg_2362[1]_i_1 
       (.I0(sub_ln792_fu_1300_p2),
        .I1(\agdiff_2_reg_2362_reg[9]_i_3_n_10 ),
        .I2(sub_ln792_fu_1300_p2__0[1]),
        .O(agdiff_2_fu_1324_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \agdiff_2_reg_2362[2]_i_1 
       (.I0(sub_ln792_fu_1300_p2),
        .I1(sub_ln792_fu_1300_p2__0[1]),
        .I2(\agdiff_2_reg_2362_reg[9]_i_3_n_10 ),
        .I3(sub_ln792_fu_1300_p2__0[2]),
        .O(agdiff_2_fu_1324_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \agdiff_2_reg_2362[3]_i_1 
       (.I0(sub_ln792_fu_1300_p2__0[1]),
        .I1(sub_ln792_fu_1300_p2),
        .I2(sub_ln792_fu_1300_p2__0[2]),
        .I3(\agdiff_2_reg_2362_reg[9]_i_3_n_10 ),
        .I4(sub_ln792_fu_1300_p2__0[3]),
        .O(agdiff_2_fu_1324_p3[3]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \agdiff_2_reg_2362[4]_i_1 
       (.I0(sub_ln792_fu_1300_p2__0[2]),
        .I1(sub_ln792_fu_1300_p2),
        .I2(sub_ln792_fu_1300_p2__0[1]),
        .I3(sub_ln792_fu_1300_p2__0[3]),
        .I4(\agdiff_2_reg_2362_reg[9]_i_3_n_10 ),
        .I5(sub_ln792_fu_1300_p2__0[4]),
        .O(agdiff_2_fu_1324_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \agdiff_2_reg_2362[5]_i_1 
       (.I0(\agdiff_2_reg_2362[5]_i_2_n_5 ),
        .I1(\agdiff_2_reg_2362_reg[9]_i_3_n_10 ),
        .I2(sub_ln792_fu_1300_p2__0[5]),
        .O(agdiff_2_fu_1324_p3[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \agdiff_2_reg_2362[5]_i_2 
       (.I0(sub_ln792_fu_1300_p2__0[3]),
        .I1(sub_ln792_fu_1300_p2__0[1]),
        .I2(sub_ln792_fu_1300_p2),
        .I3(sub_ln792_fu_1300_p2__0[2]),
        .I4(sub_ln792_fu_1300_p2__0[4]),
        .O(\agdiff_2_reg_2362[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \agdiff_2_reg_2362[6]_i_1 
       (.I0(\agdiff_2_reg_2362[9]_i_2_n_5 ),
        .I1(\agdiff_2_reg_2362_reg[9]_i_3_n_10 ),
        .I2(sub_ln792_fu_1300_p2__0[6]),
        .O(agdiff_2_fu_1324_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \agdiff_2_reg_2362[7]_i_1 
       (.I0(\agdiff_2_reg_2362[9]_i_2_n_5 ),
        .I1(sub_ln792_fu_1300_p2__0[6]),
        .I2(\agdiff_2_reg_2362_reg[9]_i_3_n_10 ),
        .I3(sub_ln792_fu_1300_p2__0[7]),
        .O(agdiff_2_fu_1324_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \agdiff_2_reg_2362[8]_i_1 
       (.I0(sub_ln792_fu_1300_p2__0[6]),
        .I1(\agdiff_2_reg_2362[9]_i_2_n_5 ),
        .I2(sub_ln792_fu_1300_p2__0[7]),
        .I3(\agdiff_2_reg_2362_reg[9]_i_3_n_10 ),
        .I4(sub_ln792_fu_1300_p2__0[8]),
        .O(agdiff_2_fu_1324_p3[8]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \agdiff_2_reg_2362[9]_i_1 
       (.I0(sub_ln792_fu_1300_p2__0[7]),
        .I1(\agdiff_2_reg_2362[9]_i_2_n_5 ),
        .I2(sub_ln792_fu_1300_p2__0[6]),
        .I3(sub_ln792_fu_1300_p2__0[8]),
        .I4(\agdiff_2_reg_2362_reg[9]_i_3_n_10 ),
        .I5(sub_ln792_fu_1300_p2__0[9]),
        .O(agdiff_2_fu_1324_p3[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \agdiff_2_reg_2362[9]_i_2 
       (.I0(sub_ln792_fu_1300_p2__0[5]),
        .I1(sub_ln792_fu_1300_p2__0[4]),
        .I2(sub_ln792_fu_1300_p2__0[2]),
        .I3(sub_ln792_fu_1300_p2),
        .I4(sub_ln792_fu_1300_p2__0[1]),
        .I5(sub_ln792_fu_1300_p2__0[3]),
        .O(\agdiff_2_reg_2362[9]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_2_reg_2362[9]_i_4 
       (.I0(p_0_0_0949_114961507_i_fu_240[9]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[9]),
        .O(\agdiff_2_reg_2362[9]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_2_reg_2362[9]_i_5 
       (.I0(p_0_0_0949_114961507_i_fu_240[8]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[8]),
        .O(\agdiff_2_reg_2362[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_2_reg_2362[9]_i_6 
       (.I0(tmp_6_i1_reg_2187[9]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[9]),
        .I4(p_0_1_0_0_09151502_i_fu_228__0[9]),
        .O(\agdiff_2_reg_2362[9]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_2_reg_2362[9]_i_7 
       (.I0(tmp_6_i1_reg_2187[8]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[8]),
        .I4(p_0_1_0_0_09151502_i_fu_228__0[8]),
        .O(\agdiff_2_reg_2362[9]_i_7_n_5 ));
  FDRE \agdiff_2_reg_2362_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln792_fu_1300_p2),
        .Q(agdiff_2_reg_2362[0]),
        .R(1'b0));
  CARRY8 \agdiff_2_reg_2362_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\agdiff_2_reg_2362_reg[0]_i_1_n_5 ,\agdiff_2_reg_2362_reg[0]_i_1_n_6 ,\agdiff_2_reg_2362_reg[0]_i_1_n_7 ,\agdiff_2_reg_2362_reg[0]_i_1_n_8 ,\agdiff_2_reg_2362_reg[0]_i_1_n_9 ,\agdiff_2_reg_2362_reg[0]_i_1_n_10 ,\agdiff_2_reg_2362_reg[0]_i_1_n_11 ,\agdiff_2_reg_2362_reg[0]_i_1_n_12 }),
        .DI({\agdiff_2_reg_2362[0]_i_2_n_5 ,\agdiff_2_reg_2362[0]_i_3_n_5 ,\agdiff_2_reg_2362[0]_i_4_n_5 ,\agdiff_2_reg_2362[0]_i_5_n_5 ,\agdiff_2_reg_2362[0]_i_6_n_5 ,\agdiff_2_reg_2362[0]_i_7_n_5 ,\agdiff_2_reg_2362[0]_i_8_n_5 ,\agdiff_2_reg_2362[0]_i_9_n_5 }),
        .O({sub_ln792_fu_1300_p2__0[7:1],sub_ln792_fu_1300_p2}),
        .S({\agdiff_2_reg_2362[0]_i_10_n_5 ,\agdiff_2_reg_2362[0]_i_11_n_5 ,\agdiff_2_reg_2362[0]_i_12_n_5 ,\agdiff_2_reg_2362[0]_i_13_n_5 ,\agdiff_2_reg_2362[0]_i_14_n_5 ,\agdiff_2_reg_2362[0]_i_15_n_5 ,\agdiff_2_reg_2362[0]_i_16_n_5 ,\agdiff_2_reg_2362[0]_i_17_n_5 }));
  FDRE \agdiff_2_reg_2362_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_2_fu_1324_p3[1]),
        .Q(agdiff_2_reg_2362[1]),
        .R(1'b0));
  FDRE \agdiff_2_reg_2362_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_2_fu_1324_p3[2]),
        .Q(agdiff_2_reg_2362[2]),
        .R(1'b0));
  FDRE \agdiff_2_reg_2362_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_2_fu_1324_p3[3]),
        .Q(agdiff_2_reg_2362[3]),
        .R(1'b0));
  FDRE \agdiff_2_reg_2362_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_2_fu_1324_p3[4]),
        .Q(agdiff_2_reg_2362[4]),
        .R(1'b0));
  FDRE \agdiff_2_reg_2362_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_2_fu_1324_p3[5]),
        .Q(agdiff_2_reg_2362[5]),
        .R(1'b0));
  FDRE \agdiff_2_reg_2362_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_2_fu_1324_p3[6]),
        .Q(agdiff_2_reg_2362[6]),
        .R(1'b0));
  FDRE \agdiff_2_reg_2362_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_2_fu_1324_p3[7]),
        .Q(agdiff_2_reg_2362[7]),
        .R(1'b0));
  FDRE \agdiff_2_reg_2362_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_2_fu_1324_p3[8]),
        .Q(agdiff_2_reg_2362[8]),
        .R(1'b0));
  FDRE \agdiff_2_reg_2362_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_2_fu_1324_p3[9]),
        .Q(agdiff_2_reg_2362[9]),
        .R(1'b0));
  CARRY8 \agdiff_2_reg_2362_reg[9]_i_3 
       (.CI(\agdiff_2_reg_2362_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_agdiff_2_reg_2362_reg[9]_i_3_CO_UNCONNECTED [7:3],\agdiff_2_reg_2362_reg[9]_i_3_n_10 ,\NLW_agdiff_2_reg_2362_reg[9]_i_3_CO_UNCONNECTED [1],\agdiff_2_reg_2362_reg[9]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\agdiff_2_reg_2362[9]_i_4_n_5 ,\agdiff_2_reg_2362[9]_i_5_n_5 }),
        .O({\NLW_agdiff_2_reg_2362_reg[9]_i_3_O_UNCONNECTED [7:2],sub_ln792_fu_1300_p2__0[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\agdiff_2_reg_2362[9]_i_6_n_5 ,\agdiff_2_reg_2362[9]_i_7_n_5 }));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_3_reg_2374[0]_i_10 
       (.I0(tmp_6_i1_reg_2187[7]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[7]),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[7] ),
        .O(\agdiff_3_reg_2374[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_3_reg_2374[0]_i_11 
       (.I0(tmp_6_i1_reg_2187[6]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[6]),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[6] ),
        .O(\agdiff_3_reg_2374[0]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_3_reg_2374[0]_i_12 
       (.I0(tmp_6_i1_reg_2187[5]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[5]),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[5] ),
        .O(\agdiff_3_reg_2374[0]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_3_reg_2374[0]_i_13 
       (.I0(tmp_6_i1_reg_2187[4]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[4]),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[4] ),
        .O(\agdiff_3_reg_2374[0]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_3_reg_2374[0]_i_14 
       (.I0(tmp_6_i1_reg_2187[3]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[3]),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[3] ),
        .O(\agdiff_3_reg_2374[0]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_3_reg_2374[0]_i_15 
       (.I0(tmp_6_i1_reg_2187[2]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[2]),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[2] ),
        .O(\agdiff_3_reg_2374[0]_i_15_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_3_reg_2374[0]_i_16 
       (.I0(tmp_6_i1_reg_2187[1]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[1]),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[1] ),
        .O(\agdiff_3_reg_2374[0]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_3_reg_2374[0]_i_17 
       (.I0(tmp_6_i1_reg_2187[0]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[0]),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[0] ),
        .O(\agdiff_3_reg_2374[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_3_reg_2374[0]_i_2 
       (.I0(p_0_0_0949_114961507_i_fu_240[7]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[7]),
        .O(\agdiff_3_reg_2374[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_3_reg_2374[0]_i_3 
       (.I0(p_0_0_0949_114961507_i_fu_240[6]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[6]),
        .O(\agdiff_3_reg_2374[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_3_reg_2374[0]_i_4 
       (.I0(p_0_0_0949_114961507_i_fu_240[5]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[5]),
        .O(\agdiff_3_reg_2374[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_3_reg_2374[0]_i_5 
       (.I0(p_0_0_0949_114961507_i_fu_240[4]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[4]),
        .O(\agdiff_3_reg_2374[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_3_reg_2374[0]_i_6 
       (.I0(p_0_0_0949_114961507_i_fu_240[3]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[3]),
        .O(\agdiff_3_reg_2374[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_3_reg_2374[0]_i_7 
       (.I0(p_0_0_0949_114961507_i_fu_240[2]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[2]),
        .O(\agdiff_3_reg_2374[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_3_reg_2374[0]_i_8 
       (.I0(p_0_0_0949_114961507_i_fu_240[1]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[1]),
        .O(\agdiff_3_reg_2374[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_3_reg_2374[0]_i_9 
       (.I0(p_0_0_0949_114961507_i_fu_240[0]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[0]),
        .O(\agdiff_3_reg_2374[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \agdiff_3_reg_2374[1]_i_1 
       (.I0(sub_ln793_fu_1336_p2),
        .I1(\agdiff_3_reg_2374_reg[9]_i_3_n_10 ),
        .I2(sub_ln793_fu_1336_p2__0[1]),
        .O(agdiff_3_fu_1360_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \agdiff_3_reg_2374[2]_i_1 
       (.I0(sub_ln793_fu_1336_p2),
        .I1(sub_ln793_fu_1336_p2__0[1]),
        .I2(\agdiff_3_reg_2374_reg[9]_i_3_n_10 ),
        .I3(sub_ln793_fu_1336_p2__0[2]),
        .O(agdiff_3_fu_1360_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \agdiff_3_reg_2374[3]_i_1 
       (.I0(sub_ln793_fu_1336_p2__0[1]),
        .I1(sub_ln793_fu_1336_p2),
        .I2(sub_ln793_fu_1336_p2__0[2]),
        .I3(\agdiff_3_reg_2374_reg[9]_i_3_n_10 ),
        .I4(sub_ln793_fu_1336_p2__0[3]),
        .O(agdiff_3_fu_1360_p3[3]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \agdiff_3_reg_2374[4]_i_1 
       (.I0(sub_ln793_fu_1336_p2__0[2]),
        .I1(sub_ln793_fu_1336_p2),
        .I2(sub_ln793_fu_1336_p2__0[1]),
        .I3(sub_ln793_fu_1336_p2__0[3]),
        .I4(\agdiff_3_reg_2374_reg[9]_i_3_n_10 ),
        .I5(sub_ln793_fu_1336_p2__0[4]),
        .O(agdiff_3_fu_1360_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \agdiff_3_reg_2374[5]_i_1 
       (.I0(\agdiff_3_reg_2374[5]_i_2_n_5 ),
        .I1(\agdiff_3_reg_2374_reg[9]_i_3_n_10 ),
        .I2(sub_ln793_fu_1336_p2__0[5]),
        .O(agdiff_3_fu_1360_p3[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \agdiff_3_reg_2374[5]_i_2 
       (.I0(sub_ln793_fu_1336_p2__0[3]),
        .I1(sub_ln793_fu_1336_p2__0[1]),
        .I2(sub_ln793_fu_1336_p2),
        .I3(sub_ln793_fu_1336_p2__0[2]),
        .I4(sub_ln793_fu_1336_p2__0[4]),
        .O(\agdiff_3_reg_2374[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \agdiff_3_reg_2374[6]_i_1 
       (.I0(\agdiff_3_reg_2374[9]_i_2_n_5 ),
        .I1(\agdiff_3_reg_2374_reg[9]_i_3_n_10 ),
        .I2(sub_ln793_fu_1336_p2__0[6]),
        .O(agdiff_3_fu_1360_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \agdiff_3_reg_2374[7]_i_1 
       (.I0(\agdiff_3_reg_2374[9]_i_2_n_5 ),
        .I1(sub_ln793_fu_1336_p2__0[6]),
        .I2(\agdiff_3_reg_2374_reg[9]_i_3_n_10 ),
        .I3(sub_ln793_fu_1336_p2__0[7]),
        .O(agdiff_3_fu_1360_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \agdiff_3_reg_2374[8]_i_1 
       (.I0(sub_ln793_fu_1336_p2__0[6]),
        .I1(\agdiff_3_reg_2374[9]_i_2_n_5 ),
        .I2(sub_ln793_fu_1336_p2__0[7]),
        .I3(\agdiff_3_reg_2374_reg[9]_i_3_n_10 ),
        .I4(sub_ln793_fu_1336_p2__0[8]),
        .O(agdiff_3_fu_1360_p3[8]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \agdiff_3_reg_2374[9]_i_1 
       (.I0(sub_ln793_fu_1336_p2__0[7]),
        .I1(\agdiff_3_reg_2374[9]_i_2_n_5 ),
        .I2(sub_ln793_fu_1336_p2__0[6]),
        .I3(sub_ln793_fu_1336_p2__0[8]),
        .I4(\agdiff_3_reg_2374_reg[9]_i_3_n_10 ),
        .I5(sub_ln793_fu_1336_p2__0[9]),
        .O(agdiff_3_fu_1360_p3[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \agdiff_3_reg_2374[9]_i_2 
       (.I0(sub_ln793_fu_1336_p2__0[5]),
        .I1(sub_ln793_fu_1336_p2__0[4]),
        .I2(sub_ln793_fu_1336_p2__0[2]),
        .I3(sub_ln793_fu_1336_p2),
        .I4(sub_ln793_fu_1336_p2__0[1]),
        .I5(sub_ln793_fu_1336_p2__0[3]),
        .O(\agdiff_3_reg_2374[9]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_3_reg_2374[9]_i_4 
       (.I0(p_0_0_0949_114961507_i_fu_240[9]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[9]),
        .O(\agdiff_3_reg_2374[9]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \agdiff_3_reg_2374[9]_i_5 
       (.I0(p_0_0_0949_114961507_i_fu_240[8]),
        .I1(cmp161_i_reg_2138_pp0_iter1_reg),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[8]),
        .O(\agdiff_3_reg_2374[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_3_reg_2374[9]_i_6 
       (.I0(tmp_6_i1_reg_2187[9]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[9]),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[9] ),
        .O(\agdiff_3_reg_2374[9]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \agdiff_3_reg_2374[9]_i_7 
       (.I0(tmp_6_i1_reg_2187[8]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(p_0_0_0949_114961507_i_fu_240[8]),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[8] ),
        .O(\agdiff_3_reg_2374[9]_i_7_n_5 ));
  FDRE \agdiff_3_reg_2374_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln793_fu_1336_p2),
        .Q(agdiff_3_reg_2374[0]),
        .R(1'b0));
  CARRY8 \agdiff_3_reg_2374_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\agdiff_3_reg_2374_reg[0]_i_1_n_5 ,\agdiff_3_reg_2374_reg[0]_i_1_n_6 ,\agdiff_3_reg_2374_reg[0]_i_1_n_7 ,\agdiff_3_reg_2374_reg[0]_i_1_n_8 ,\agdiff_3_reg_2374_reg[0]_i_1_n_9 ,\agdiff_3_reg_2374_reg[0]_i_1_n_10 ,\agdiff_3_reg_2374_reg[0]_i_1_n_11 ,\agdiff_3_reg_2374_reg[0]_i_1_n_12 }),
        .DI({\agdiff_3_reg_2374[0]_i_2_n_5 ,\agdiff_3_reg_2374[0]_i_3_n_5 ,\agdiff_3_reg_2374[0]_i_4_n_5 ,\agdiff_3_reg_2374[0]_i_5_n_5 ,\agdiff_3_reg_2374[0]_i_6_n_5 ,\agdiff_3_reg_2374[0]_i_7_n_5 ,\agdiff_3_reg_2374[0]_i_8_n_5 ,\agdiff_3_reg_2374[0]_i_9_n_5 }),
        .O({sub_ln793_fu_1336_p2__0[7:1],sub_ln793_fu_1336_p2}),
        .S({\agdiff_3_reg_2374[0]_i_10_n_5 ,\agdiff_3_reg_2374[0]_i_11_n_5 ,\agdiff_3_reg_2374[0]_i_12_n_5 ,\agdiff_3_reg_2374[0]_i_13_n_5 ,\agdiff_3_reg_2374[0]_i_14_n_5 ,\agdiff_3_reg_2374[0]_i_15_n_5 ,\agdiff_3_reg_2374[0]_i_16_n_5 ,\agdiff_3_reg_2374[0]_i_17_n_5 }));
  FDRE \agdiff_3_reg_2374_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_3_fu_1360_p3[1]),
        .Q(agdiff_3_reg_2374[1]),
        .R(1'b0));
  FDRE \agdiff_3_reg_2374_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_3_fu_1360_p3[2]),
        .Q(agdiff_3_reg_2374[2]),
        .R(1'b0));
  FDRE \agdiff_3_reg_2374_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_3_fu_1360_p3[3]),
        .Q(agdiff_3_reg_2374[3]),
        .R(1'b0));
  FDRE \agdiff_3_reg_2374_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_3_fu_1360_p3[4]),
        .Q(agdiff_3_reg_2374[4]),
        .R(1'b0));
  FDRE \agdiff_3_reg_2374_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_3_fu_1360_p3[5]),
        .Q(agdiff_3_reg_2374[5]),
        .R(1'b0));
  FDRE \agdiff_3_reg_2374_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_3_fu_1360_p3[6]),
        .Q(agdiff_3_reg_2374[6]),
        .R(1'b0));
  FDRE \agdiff_3_reg_2374_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_3_fu_1360_p3[7]),
        .Q(agdiff_3_reg_2374[7]),
        .R(1'b0));
  FDRE \agdiff_3_reg_2374_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_3_fu_1360_p3[8]),
        .Q(agdiff_3_reg_2374[8]),
        .R(1'b0));
  FDRE \agdiff_3_reg_2374_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_3_fu_1360_p3[9]),
        .Q(agdiff_3_reg_2374[9]),
        .R(1'b0));
  CARRY8 \agdiff_3_reg_2374_reg[9]_i_3 
       (.CI(\agdiff_3_reg_2374_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_agdiff_3_reg_2374_reg[9]_i_3_CO_UNCONNECTED [7:3],\agdiff_3_reg_2374_reg[9]_i_3_n_10 ,\NLW_agdiff_3_reg_2374_reg[9]_i_3_CO_UNCONNECTED [1],\agdiff_3_reg_2374_reg[9]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\agdiff_3_reg_2374[9]_i_4_n_5 ,\agdiff_3_reg_2374[9]_i_5_n_5 }),
        .O({\NLW_agdiff_3_reg_2374_reg[9]_i_3_O_UNCONNECTED [7:2],sub_ln793_fu_1336_p2__0[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\agdiff_3_reg_2374[9]_i_6_n_5 ,\agdiff_3_reg_2374[9]_i_7_n_5 }));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_reg_2338[0]_i_2 
       (.I0(tmp_6_i1_reg_2187[7]),
        .I1(p_0_0_0949_114961507_i_fu_240[7]),
        .I2(tmp_9_i3_reg_2209[7]),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_09491404_i_fu_264[7]),
        .O(\agdiff_reg_2338[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_reg_2338[0]_i_3 
       (.I0(tmp_6_i1_reg_2187[6]),
        .I1(p_0_0_0949_114961507_i_fu_240[6]),
        .I2(tmp_9_i3_reg_2209[6]),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_09491404_i_fu_264[6]),
        .O(\agdiff_reg_2338[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_reg_2338[0]_i_4 
       (.I0(tmp_6_i1_reg_2187[5]),
        .I1(p_0_0_0949_114961507_i_fu_240[5]),
        .I2(tmp_9_i3_reg_2209[5]),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_09491404_i_fu_264[5]),
        .O(\agdiff_reg_2338[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_reg_2338[0]_i_5 
       (.I0(tmp_6_i1_reg_2187[4]),
        .I1(p_0_0_0949_114961507_i_fu_240[4]),
        .I2(tmp_9_i3_reg_2209[4]),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_09491404_i_fu_264[4]),
        .O(\agdiff_reg_2338[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_reg_2338[0]_i_6 
       (.I0(tmp_6_i1_reg_2187[3]),
        .I1(p_0_0_0949_114961507_i_fu_240[3]),
        .I2(tmp_9_i3_reg_2209[3]),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_09491404_i_fu_264[3]),
        .O(\agdiff_reg_2338[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_reg_2338[0]_i_7 
       (.I0(tmp_6_i1_reg_2187[2]),
        .I1(p_0_0_0949_114961507_i_fu_240[2]),
        .I2(tmp_9_i3_reg_2209[2]),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_09491404_i_fu_264[2]),
        .O(\agdiff_reg_2338[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_reg_2338[0]_i_8 
       (.I0(tmp_6_i1_reg_2187[1]),
        .I1(p_0_0_0949_114961507_i_fu_240[1]),
        .I2(tmp_9_i3_reg_2209[1]),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_09491404_i_fu_264[1]),
        .O(\agdiff_reg_2338[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_reg_2338[0]_i_9 
       (.I0(tmp_6_i1_reg_2187[0]),
        .I1(p_0_0_0949_114961507_i_fu_240[0]),
        .I2(tmp_9_i3_reg_2209[0]),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_09491404_i_fu_264[0]),
        .O(\agdiff_reg_2338[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \agdiff_reg_2338[1]_i_1 
       (.I0(sub_ln790_fu_1228_p2),
        .I1(\agdiff_reg_2338_reg[9]_i_3_n_10 ),
        .I2(sub_ln790_fu_1228_p2__0[1]),
        .O(agdiff_fu_1252_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \agdiff_reg_2338[2]_i_1 
       (.I0(sub_ln790_fu_1228_p2),
        .I1(sub_ln790_fu_1228_p2__0[1]),
        .I2(\agdiff_reg_2338_reg[9]_i_3_n_10 ),
        .I3(sub_ln790_fu_1228_p2__0[2]),
        .O(agdiff_fu_1252_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \agdiff_reg_2338[3]_i_1 
       (.I0(sub_ln790_fu_1228_p2__0[1]),
        .I1(sub_ln790_fu_1228_p2),
        .I2(sub_ln790_fu_1228_p2__0[2]),
        .I3(\agdiff_reg_2338_reg[9]_i_3_n_10 ),
        .I4(sub_ln790_fu_1228_p2__0[3]),
        .O(agdiff_fu_1252_p3[3]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \agdiff_reg_2338[4]_i_1 
       (.I0(sub_ln790_fu_1228_p2__0[2]),
        .I1(sub_ln790_fu_1228_p2),
        .I2(sub_ln790_fu_1228_p2__0[1]),
        .I3(sub_ln790_fu_1228_p2__0[3]),
        .I4(\agdiff_reg_2338_reg[9]_i_3_n_10 ),
        .I5(sub_ln790_fu_1228_p2__0[4]),
        .O(agdiff_fu_1252_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \agdiff_reg_2338[5]_i_1 
       (.I0(\agdiff_reg_2338[5]_i_2_n_5 ),
        .I1(\agdiff_reg_2338_reg[9]_i_3_n_10 ),
        .I2(sub_ln790_fu_1228_p2__0[5]),
        .O(agdiff_fu_1252_p3[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \agdiff_reg_2338[5]_i_2 
       (.I0(sub_ln790_fu_1228_p2__0[3]),
        .I1(sub_ln790_fu_1228_p2__0[1]),
        .I2(sub_ln790_fu_1228_p2),
        .I3(sub_ln790_fu_1228_p2__0[2]),
        .I4(sub_ln790_fu_1228_p2__0[4]),
        .O(\agdiff_reg_2338[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \agdiff_reg_2338[6]_i_1 
       (.I0(\agdiff_reg_2338[9]_i_2_n_5 ),
        .I1(\agdiff_reg_2338_reg[9]_i_3_n_10 ),
        .I2(sub_ln790_fu_1228_p2__0[6]),
        .O(agdiff_fu_1252_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \agdiff_reg_2338[7]_i_1 
       (.I0(\agdiff_reg_2338[9]_i_2_n_5 ),
        .I1(sub_ln790_fu_1228_p2__0[6]),
        .I2(\agdiff_reg_2338_reg[9]_i_3_n_10 ),
        .I3(sub_ln790_fu_1228_p2__0[7]),
        .O(agdiff_fu_1252_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \agdiff_reg_2338[8]_i_1 
       (.I0(sub_ln790_fu_1228_p2__0[6]),
        .I1(\agdiff_reg_2338[9]_i_2_n_5 ),
        .I2(sub_ln790_fu_1228_p2__0[7]),
        .I3(\agdiff_reg_2338_reg[9]_i_3_n_10 ),
        .I4(sub_ln790_fu_1228_p2__0[8]),
        .O(agdiff_fu_1252_p3[8]));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \agdiff_reg_2338[9]_i_1 
       (.I0(sub_ln790_fu_1228_p2__0[7]),
        .I1(\agdiff_reg_2338[9]_i_2_n_5 ),
        .I2(sub_ln790_fu_1228_p2__0[6]),
        .I3(sub_ln790_fu_1228_p2__0[8]),
        .I4(\agdiff_reg_2338_reg[9]_i_3_n_10 ),
        .I5(sub_ln790_fu_1228_p2__0[9]),
        .O(agdiff_fu_1252_p3[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \agdiff_reg_2338[9]_i_2 
       (.I0(sub_ln790_fu_1228_p2__0[5]),
        .I1(sub_ln790_fu_1228_p2__0[4]),
        .I2(sub_ln790_fu_1228_p2__0[2]),
        .I3(sub_ln790_fu_1228_p2),
        .I4(sub_ln790_fu_1228_p2__0[1]),
        .I5(sub_ln790_fu_1228_p2__0[3]),
        .O(\agdiff_reg_2338[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_reg_2338[9]_i_4 
       (.I0(tmp_6_i1_reg_2187[9]),
        .I1(p_0_0_0949_114961507_i_fu_240[9]),
        .I2(tmp_9_i3_reg_2209[9]),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_09491404_i_fu_264[9]),
        .O(\agdiff_reg_2338[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    \agdiff_reg_2338[9]_i_5 
       (.I0(tmp_6_i1_reg_2187[8]),
        .I1(p_0_0_0949_114961507_i_fu_240[8]),
        .I2(tmp_9_i3_reg_2209[8]),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I5(p_0_0_09491404_i_fu_264[8]),
        .O(\agdiff_reg_2338[9]_i_5_n_5 ));
  FDRE \agdiff_reg_2338_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln790_fu_1228_p2),
        .Q(agdiff_reg_2338[0]),
        .R(1'b0));
  CARRY8 \agdiff_reg_2338_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\agdiff_reg_2338_reg[0]_i_1_n_5 ,\agdiff_reg_2338_reg[0]_i_1_n_6 ,\agdiff_reg_2338_reg[0]_i_1_n_7 ,\agdiff_reg_2338_reg[0]_i_1_n_8 ,\agdiff_reg_2338_reg[0]_i_1_n_9 ,\agdiff_reg_2338_reg[0]_i_1_n_10 ,\agdiff_reg_2338_reg[0]_i_1_n_11 ,\agdiff_reg_2338_reg[0]_i_1_n_12 }),
        .DI(p_1_in[7:0]),
        .O({sub_ln790_fu_1228_p2__0[7:1],sub_ln790_fu_1228_p2}),
        .S({\agdiff_reg_2338[0]_i_2_n_5 ,\agdiff_reg_2338[0]_i_3_n_5 ,\agdiff_reg_2338[0]_i_4_n_5 ,\agdiff_reg_2338[0]_i_5_n_5 ,\agdiff_reg_2338[0]_i_6_n_5 ,\agdiff_reg_2338[0]_i_7_n_5 ,\agdiff_reg_2338[0]_i_8_n_5 ,\agdiff_reg_2338[0]_i_9_n_5 }));
  FDRE \agdiff_reg_2338_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_fu_1252_p3[1]),
        .Q(agdiff_reg_2338[1]),
        .R(1'b0));
  FDRE \agdiff_reg_2338_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_fu_1252_p3[2]),
        .Q(agdiff_reg_2338[2]),
        .R(1'b0));
  FDRE \agdiff_reg_2338_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_fu_1252_p3[3]),
        .Q(agdiff_reg_2338[3]),
        .R(1'b0));
  FDRE \agdiff_reg_2338_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_fu_1252_p3[4]),
        .Q(agdiff_reg_2338[4]),
        .R(1'b0));
  FDRE \agdiff_reg_2338_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_fu_1252_p3[5]),
        .Q(agdiff_reg_2338[5]),
        .R(1'b0));
  FDRE \agdiff_reg_2338_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_fu_1252_p3[6]),
        .Q(agdiff_reg_2338[6]),
        .R(1'b0));
  FDRE \agdiff_reg_2338_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_fu_1252_p3[7]),
        .Q(agdiff_reg_2338[7]),
        .R(1'b0));
  FDRE \agdiff_reg_2338_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_fu_1252_p3[8]),
        .Q(agdiff_reg_2338[8]),
        .R(1'b0));
  FDRE \agdiff_reg_2338_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(agdiff_fu_1252_p3[9]),
        .Q(agdiff_reg_2338[9]),
        .R(1'b0));
  CARRY8 \agdiff_reg_2338_reg[9]_i_3 
       (.CI(\agdiff_reg_2338_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_agdiff_reg_2338_reg[9]_i_3_CO_UNCONNECTED [7:3],\agdiff_reg_2338_reg[9]_i_3_n_10 ,\NLW_agdiff_reg_2338_reg[9]_i_3_CO_UNCONNECTED [1],\agdiff_reg_2338_reg[9]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in[9:8]}),
        .O({\NLW_agdiff_reg_2338_reg[9]_i_3_O_UNCONNECTED [7:2],sub_ln790_fu_1228_p2__0[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\agdiff_reg_2338[9]_i_4_n_5 ,\agdiff_reg_2338[9]_i_5_n_5 }));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/and_ln833_reg_2161_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/and_ln833_reg_2161_pp0_iter4_reg_reg[0]_srl5 " *) 
  SRL16E \and_ln833_reg_2161_pp0_iter4_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln833_fu_905_p2),
        .Q(\and_ln833_reg_2161_pp0_iter4_reg_reg[0]_srl5_n_5 ));
  FDRE \and_ln833_reg_2161_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln833_reg_2161_pp0_iter4_reg_reg[0]_srl5_n_5 ),
        .Q(and_ln833_reg_2161_pp0_iter5_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_done_cache_reg));
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter3_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_done_cache_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_done_cache_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_done_cache_reg));
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/ap_loop_exit_ready_pp0_iter4_reg_reg_srl4 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter4_reg_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_5));
  FDRE ap_loop_exit_ready_pp0_iter5_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_n_5),
        .Q(ap_loop_exit_ready_pp0_iter5_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_16),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_15),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_14),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_13),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_12),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_11),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_10),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_9),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_8),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_7),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[9]_i_2 
       (.I0(cmp59_i_reg_545),
        .I1(icmp_ln643_reg_2122),
        .I2(\icmp_ln633_reg_2118_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[9]_i_2_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_56),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_55),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_54),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_53),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_52),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_51),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_50),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_49),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_48),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(lineBuffer_U_n_47),
        .Q(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_2_reg_582[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[0]),
        .I1(p_0_0_0948_21437_i_fu_280[0]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_2_reg_582[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[1]),
        .I1(p_0_0_0948_21437_i_fu_280[1]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_2_reg_582[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[2]),
        .I1(p_0_0_0948_21437_i_fu_280[2]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_2_reg_582[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[3]),
        .I1(p_0_0_0948_21437_i_fu_280[3]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_2_reg_582[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[4]),
        .I1(p_0_0_0948_21437_i_fu_280[4]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_2_reg_582[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[5]),
        .I1(p_0_0_0948_21437_i_fu_280[5]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_2_reg_582[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[6]),
        .I1(p_0_0_0948_21437_i_fu_280[6]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_2_reg_582[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[7]),
        .I1(p_0_0_0948_21437_i_fu_280[7]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_2_reg_582[8]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[8]),
        .I1(p_0_0_0948_21437_i_fu_280[8]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_2_reg_582[9]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[9]),
        .I1(p_0_0_0948_21437_i_fu_280[9]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_downleft_2_reg_582_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_2_reg_582[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_2_reg_582_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_2_reg_582[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_2_reg_582_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_2_reg_582[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_2_reg_582_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_2_reg_582[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_2_reg_582_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_2_reg_582[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_2_reg_582_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_2_reg_582[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_2_reg_582_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_2_reg_582[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_2_reg_582_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_2_reg_582[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_2_reg_582_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_2_reg_582[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_2_reg_582_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_2_reg_582[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_2_reg_582[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_reg_591[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[0]),
        .I1(p_0_0_0950_21431_i_fu_272__0[0]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_reg_591[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_reg_591[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[1]),
        .I1(p_0_0_0950_21431_i_fu_272__0[1]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_reg_591[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_reg_591[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[2]),
        .I1(p_0_0_0950_21431_i_fu_272__0[2]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_reg_591[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_reg_591[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[3]),
        .I1(p_0_0_0950_21431_i_fu_272__0[3]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_reg_591[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_reg_591[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[4]),
        .I1(p_0_0_0950_21431_i_fu_272__0[4]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_reg_591[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_reg_591[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[5]),
        .I1(p_0_0_0950_21431_i_fu_272__0[5]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_reg_591[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_reg_591[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[6]),
        .I1(p_0_0_0950_21431_i_fu_272__0[6]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_reg_591[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_reg_591[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[7]),
        .I1(p_0_0_0950_21431_i_fu_272__0[7]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_reg_591[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_reg_591[8]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[8]),
        .I1(p_0_0_0950_21431_i_fu_272__0[8]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_reg_591[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_downleft_reg_591[9]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[9]),
        .I1(p_0_0_0950_21431_i_fu_272__0[9]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_downleft_reg_591[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_downleft_reg_591_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_reg_591[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_reg_591[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_reg_591_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_reg_591[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_reg_591[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_reg_591_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_reg_591[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_reg_591[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_reg_591_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_reg_591[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_reg_591[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_reg_591_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_reg_591[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_reg_591[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_reg_591_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_reg_591[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_reg_591[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_reg_591_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_reg_591[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_reg_591[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_reg_591_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_reg_591[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_reg_591[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_reg_591_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_reg_591[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_reg_591[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_downleft_reg_591_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_downleft_reg_591[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_downleft_reg_591[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_600[0]_i_1 
       (.I0(tmp_7_i2_reg_2194[0]),
        .I1(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[0] ),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_600[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_600[1]_i_1 
       (.I0(tmp_7_i2_reg_2194[1]),
        .I1(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[1] ),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_600[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_600[2]_i_1 
       (.I0(tmp_7_i2_reg_2194[2]),
        .I1(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[2] ),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_600[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_600[3]_i_1 
       (.I0(tmp_7_i2_reg_2194[3]),
        .I1(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[3] ),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_600[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_600[4]_i_1 
       (.I0(tmp_7_i2_reg_2194[4]),
        .I1(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[4] ),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_600[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_600[5]_i_1 
       (.I0(tmp_7_i2_reg_2194[5]),
        .I1(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[5] ),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_600[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_600[6]_i_1 
       (.I0(tmp_7_i2_reg_2194[6]),
        .I1(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[6] ),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_600[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_600[7]_i_1 
       (.I0(tmp_7_i2_reg_2194[7]),
        .I1(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[7] ),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_600[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_600[8]_i_1 
       (.I0(tmp_7_i2_reg_2194[8]),
        .I1(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[8] ),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_600[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_600[9]_i_1 
       (.I0(tmp_7_i2_reg_2194[9]),
        .I1(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[9] ),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_600[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_600_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_600[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_600[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_600_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_600[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_600[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_600_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_600[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_600[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_600_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_600[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_600[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_600_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_600[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_600[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_600_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_600[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_600[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_600_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_600[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_600[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_600_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_600[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_600[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_600_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_600[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_600[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_600_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_600[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_600[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_reg_610[0]_i_1 
       (.I0(trunc_ln654_reg_2179[0]),
        .I1(p_0_0_0950_114941505_i_fu_236[0]),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_610[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_reg_610[1]_i_1 
       (.I0(trunc_ln654_reg_2179[1]),
        .I1(p_0_0_0950_114941505_i_fu_236[1]),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_610[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_reg_610[2]_i_1 
       (.I0(trunc_ln654_reg_2179[2]),
        .I1(p_0_0_0950_114941505_i_fu_236[2]),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_610[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_reg_610[3]_i_1 
       (.I0(trunc_ln654_reg_2179[3]),
        .I1(p_0_0_0950_114941505_i_fu_236[3]),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_610[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_reg_610[4]_i_1 
       (.I0(trunc_ln654_reg_2179[4]),
        .I1(p_0_0_0950_114941505_i_fu_236[4]),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_610[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_reg_610[5]_i_1 
       (.I0(trunc_ln654_reg_2179[5]),
        .I1(p_0_0_0950_114941505_i_fu_236[5]),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_610[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_reg_610[6]_i_1 
       (.I0(trunc_ln654_reg_2179[6]),
        .I1(p_0_0_0950_114941505_i_fu_236[6]),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_610[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_reg_610[7]_i_1 
       (.I0(trunc_ln654_reg_2179[7]),
        .I1(p_0_0_0950_114941505_i_fu_236[7]),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_610[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_reg_610[8]_i_1 
       (.I0(trunc_ln654_reg_2179[8]),
        .I1(p_0_0_0950_114941505_i_fu_236[8]),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_610[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_pix_reg_610[9]_i_1 
       (.I0(trunc_ln654_reg_2179[9]),
        .I1(p_0_0_0950_114941505_i_fu_236[9]),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_610[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_610_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_610[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_610[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_610_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_610[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_610[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_610_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_610[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_610[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_610_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_610[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_610[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_610_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_610[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_610[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_610_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_610[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_610[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_610_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_610[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_610[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_610_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_610[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_610[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_610_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_610[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_610[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_610_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_610[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_610[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_2_reg_620[0]_i_1 
       (.I0(tmp_i4_reg_2215[0]),
        .I1(\p_0_0_09481407_i_fu_268_reg_n_5_[0] ),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_2_reg_620[1]_i_1 
       (.I0(tmp_i4_reg_2215[1]),
        .I1(\p_0_0_09481407_i_fu_268_reg_n_5_[1] ),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_2_reg_620[2]_i_1 
       (.I0(tmp_i4_reg_2215[2]),
        .I1(\p_0_0_09481407_i_fu_268_reg_n_5_[2] ),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_2_reg_620[3]_i_1 
       (.I0(tmp_i4_reg_2215[3]),
        .I1(\p_0_0_09481407_i_fu_268_reg_n_5_[3] ),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_2_reg_620[4]_i_1 
       (.I0(tmp_i4_reg_2215[4]),
        .I1(\p_0_0_09481407_i_fu_268_reg_n_5_[4] ),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_2_reg_620[5]_i_1 
       (.I0(tmp_i4_reg_2215[5]),
        .I1(\p_0_0_09481407_i_fu_268_reg_n_5_[5] ),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_2_reg_620[6]_i_1 
       (.I0(tmp_i4_reg_2215[6]),
        .I1(\p_0_0_09481407_i_fu_268_reg_n_5_[6] ),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_2_reg_620[7]_i_1 
       (.I0(tmp_i4_reg_2215[7]),
        .I1(\p_0_0_09481407_i_fu_268_reg_n_5_[7] ),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_2_reg_620[8]_i_1 
       (.I0(tmp_i4_reg_2215[8]),
        .I1(\p_0_0_09481407_i_fu_268_reg_n_5_[8] ),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_2_reg_620[9]_i_1 
       (.I0(tmp_i4_reg_2215[9]),
        .I1(\p_0_0_09481407_i_fu_268_reg_n_5_[9] ),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_upleft_2_reg_620_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_2_reg_620[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_2_reg_620_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_2_reg_620[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_2_reg_620_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_2_reg_620[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_2_reg_620_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_2_reg_620[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_2_reg_620_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_2_reg_620[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_2_reg_620_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_2_reg_620[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_2_reg_620_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_2_reg_620[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_2_reg_620_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_2_reg_620[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_2_reg_620_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_2_reg_620[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_2_reg_620_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_2_reg_620[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_2_reg_620[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_reg_629[0]_i_1 
       (.I0(trunc_ln654_1_reg_2202[0]),
        .I1(p_0_0_09501401_i_fu_260[0]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_reg_629[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_reg_629[1]_i_1 
       (.I0(trunc_ln654_1_reg_2202[1]),
        .I1(p_0_0_09501401_i_fu_260[1]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_reg_629[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_reg_629[2]_i_1 
       (.I0(trunc_ln654_1_reg_2202[2]),
        .I1(p_0_0_09501401_i_fu_260[2]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_reg_629[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_reg_629[3]_i_1 
       (.I0(trunc_ln654_1_reg_2202[3]),
        .I1(p_0_0_09501401_i_fu_260[3]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_reg_629[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_reg_629[4]_i_1 
       (.I0(trunc_ln654_1_reg_2202[4]),
        .I1(p_0_0_09501401_i_fu_260[4]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_reg_629[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_reg_629[5]_i_1 
       (.I0(trunc_ln654_1_reg_2202[5]),
        .I1(p_0_0_09501401_i_fu_260[5]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_reg_629[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_reg_629[6]_i_1 
       (.I0(trunc_ln654_1_reg_2202[6]),
        .I1(p_0_0_09501401_i_fu_260[6]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_reg_629[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_reg_629[7]_i_1 
       (.I0(trunc_ln654_1_reg_2202[7]),
        .I1(p_0_0_09501401_i_fu_260[7]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_reg_629[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_reg_629[8]_i_1 
       (.I0(trunc_ln654_1_reg_2202[8]),
        .I1(p_0_0_09501401_i_fu_260[8]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_reg_629[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter3_upleft_reg_629[9]_i_1 
       (.I0(trunc_ln654_1_reg_2202[9]),
        .I1(p_0_0_09501401_i_fu_260[9]),
        .I2(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I3(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I4(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter3_upleft_reg_629[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_upleft_reg_629_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_reg_629[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_reg_629[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_reg_629_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_reg_629[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_reg_629[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_reg_629_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_reg_629[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_reg_629[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_reg_629_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_reg_629[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_reg_629[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_reg_629_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_reg_629[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_reg_629[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_reg_629_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_reg_629[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_reg_629[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_reg_629_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_reg_629[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_reg_629[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_reg_629_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_reg_629[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_reg_629[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_reg_629_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_reg_629[8]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_reg_629[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_upleft_reg_629_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\ap_phi_reg_pp0_iter3_upleft_reg_629[9]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_upleft_reg_629[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_b_1_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_4_reg_600_pp0_iter4_reg[0]),
        .Q(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[0] ),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_b_1_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_4_reg_600_pp0_iter4_reg[1]),
        .Q(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[1] ),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_b_1_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_4_reg_600_pp0_iter4_reg[2]),
        .Q(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[2] ),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_b_1_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_4_reg_600_pp0_iter4_reg[3]),
        .Q(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[3] ),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_b_1_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_4_reg_600_pp0_iter4_reg[4]),
        .Q(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[4] ),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_b_1_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_4_reg_600_pp0_iter4_reg[5]),
        .Q(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[5] ),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_b_1_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_4_reg_600_pp0_iter4_reg[6]),
        .Q(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[6] ),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_b_1_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_4_reg_600_pp0_iter4_reg[7]),
        .Q(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[7] ),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_b_1_reg_751_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_4_reg_600_pp0_iter4_reg[8]),
        .Q(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[8] ),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_b_1_reg_751_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_4_reg_600_pp0_iter4_reg[9]),
        .Q(\ap_phi_reg_pp0_iter6_b_1_reg_751_reg_n_5_[9] ),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2220)) 
    \ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_block_pp0_stage0_11001),
        .I2(icmp_ln633_reg_2118_pp0_iter4_reg),
        .I3(icmp_ln772_reg_2157_pp0_iter4_reg),
        .O(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_block_pp0_stage0_11001),
        .O(ap_phi_reg_pp0_iter6_b_1_reg_7510));
  FDRE \ap_phi_reg_pp0_iter6_r_1_reg_742_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_reg_610_pp0_iter4_reg[0]),
        .Q(ap_phi_reg_pp0_iter6_r_1_reg_742[0]),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_r_1_reg_742_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_reg_610_pp0_iter4_reg[1]),
        .Q(ap_phi_reg_pp0_iter6_r_1_reg_742[1]),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_r_1_reg_742_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_reg_610_pp0_iter4_reg[2]),
        .Q(ap_phi_reg_pp0_iter6_r_1_reg_742[2]),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_r_1_reg_742_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_reg_610_pp0_iter4_reg[3]),
        .Q(ap_phi_reg_pp0_iter6_r_1_reg_742[3]),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_r_1_reg_742_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_reg_610_pp0_iter4_reg[4]),
        .Q(ap_phi_reg_pp0_iter6_r_1_reg_742[4]),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_r_1_reg_742_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_reg_610_pp0_iter4_reg[5]),
        .Q(ap_phi_reg_pp0_iter6_r_1_reg_742[5]),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_r_1_reg_742_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_reg_610_pp0_iter4_reg[6]),
        .Q(ap_phi_reg_pp0_iter6_r_1_reg_742[6]),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_r_1_reg_742_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_reg_610_pp0_iter4_reg[7]),
        .Q(ap_phi_reg_pp0_iter6_r_1_reg_742[7]),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_r_1_reg_742_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_reg_610_pp0_iter4_reg[8]),
        .Q(ap_phi_reg_pp0_iter6_r_1_reg_742[8]),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter6_r_1_reg_742_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_b_1_reg_7510),
        .D(pix_reg_610_pp0_iter4_reg[9]),
        .Q(ap_phi_reg_pp0_iter6_r_1_reg_742[9]),
        .R(\ap_phi_reg_pp0_iter6_r_1_reg_742[9]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \b_reg_2427[11]_i_1 
       (.I0(red_i_reg_560),
        .I1(ap_block_pp0_stage0_11001),
        .O(b_reg_2427));
  LUT2 #(
    .INIT(4'h8)) 
    \b_reg_2427[11]_i_3 
       (.I0(pix_3_reg_536_pp0_iter4_reg[9]),
        .I1(red_i_reg_560),
        .O(\b_reg_2427[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_reg_2427[11]_i_4 
       (.I0(pix_3_reg_536_pp0_iter4_reg[8]),
        .I1(red_i_reg_560),
        .O(\b_reg_2427[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h000000D500000000)) 
    \b_reg_2427[11]_i_5 
       (.I0(add_ln820_1_reg_2405[12]),
        .I1(add_ln820_1_reg_2405[1]),
        .I2(add_ln820_1_reg_2405[0]),
        .I3(\r_reg_2422[11]_i_9_n_5 ),
        .I4(\r_reg_2422[11]_i_10_n_5 ),
        .I5(red_i_reg_560),
        .O(\b_reg_2427[11]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2822)) 
    \b_reg_2427[11]_i_6 
       (.I0(red_i_reg_560),
        .I1(add_ln820_1_reg_2405[11]),
        .I2(\r_reg_2422[11]_i_11_n_5 ),
        .I3(add_ln820_1_reg_2405[10]),
        .O(\b_reg_2427[11]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hAC5C5CAC)) 
    \b_reg_2427[11]_i_7 
       (.I0(pix_3_reg_536_pp0_iter4_reg[9]),
        .I1(pix_4_reg_600_pp0_iter4_reg[9]),
        .I2(red_i_reg_560),
        .I3(\r_reg_2422[11]_i_11_n_5 ),
        .I4(add_ln820_1_reg_2405[10]),
        .O(\b_reg_2427[11]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \b_reg_2427[11]_i_8 
       (.I0(pix_3_reg_536_pp0_iter4_reg[8]),
        .I1(pix_4_reg_600_pp0_iter4_reg[8]),
        .I2(red_i_reg_560),
        .I3(\r_reg_2422[11]_i_12_n_5 ),
        .O(\b_reg_2427[11]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \b_reg_2427[7]_i_10 
       (.I0(pix_3_reg_536_pp0_iter4_reg[7]),
        .I1(pix_4_reg_600_pp0_iter4_reg[7]),
        .I2(red_i_reg_560),
        .I3(\r_reg_2422[7]_i_19_n_5 ),
        .O(\b_reg_2427[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \b_reg_2427[7]_i_11 
       (.I0(pix_3_reg_536_pp0_iter4_reg[6]),
        .I1(pix_4_reg_600_pp0_iter4_reg[6]),
        .I2(red_i_reg_560),
        .I3(\r_reg_2422[7]_i_20_n_5 ),
        .O(\b_reg_2427[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hACAC5CAC5C5CAC5C)) 
    \b_reg_2427[7]_i_12 
       (.I0(pix_3_reg_536_pp0_iter4_reg[5]),
        .I1(pix_4_reg_600_pp0_iter4_reg[5]),
        .I2(red_i_reg_560),
        .I3(add_ln820_1_reg_2405[5]),
        .I4(\r_reg_2422[7]_i_21_n_5 ),
        .I5(add_ln820_1_reg_2405[6]),
        .O(\b_reg_2427[7]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hAC5C5CAC)) 
    \b_reg_2427[7]_i_13 
       (.I0(pix_3_reg_536_pp0_iter4_reg[4]),
        .I1(pix_4_reg_600_pp0_iter4_reg[4]),
        .I2(red_i_reg_560),
        .I3(\r_reg_2422[7]_i_21_n_5 ),
        .I4(add_ln820_1_reg_2405[5]),
        .O(\b_reg_2427[7]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \b_reg_2427[7]_i_14 
       (.I0(pix_3_reg_536_pp0_iter4_reg[3]),
        .I1(pix_4_reg_600_pp0_iter4_reg[3]),
        .I2(red_i_reg_560),
        .I3(\r_reg_2422[7]_i_22_n_5 ),
        .O(\b_reg_2427[7]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \b_reg_2427[7]_i_15 
       (.I0(pix_3_reg_536_pp0_iter4_reg[2]),
        .I1(pix_4_reg_600_pp0_iter4_reg[2]),
        .I2(red_i_reg_560),
        .I3(\r_reg_2422[7]_i_23_n_5 ),
        .O(\b_reg_2427[7]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \b_reg_2427[7]_i_16 
       (.I0(pix_3_reg_536_pp0_iter4_reg[1]),
        .I1(pix_4_reg_600_pp0_iter4_reg[1]),
        .I2(red_i_reg_560),
        .I3(\r_reg_2422[7]_i_24_n_5 ),
        .O(\b_reg_2427[7]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h5CACACACAC5C5C5C)) 
    \b_reg_2427[7]_i_17 
       (.I0(pix_3_reg_536_pp0_iter4_reg[0]),
        .I1(pix_4_reg_600_pp0_iter4_reg[0]),
        .I2(red_i_reg_560),
        .I3(add_ln820_1_reg_2405[12]),
        .I4(add_ln820_1_reg_2405[0]),
        .I5(add_ln820_1_reg_2405[1]),
        .O(\b_reg_2427[7]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_reg_2427[7]_i_2 
       (.I0(pix_3_reg_536_pp0_iter4_reg[7]),
        .I1(red_i_reg_560),
        .O(\b_reg_2427[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_reg_2427[7]_i_3 
       (.I0(pix_3_reg_536_pp0_iter4_reg[6]),
        .I1(red_i_reg_560),
        .O(\b_reg_2427[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_reg_2427[7]_i_4 
       (.I0(pix_3_reg_536_pp0_iter4_reg[5]),
        .I1(red_i_reg_560),
        .O(\b_reg_2427[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_reg_2427[7]_i_5 
       (.I0(pix_3_reg_536_pp0_iter4_reg[4]),
        .I1(red_i_reg_560),
        .O(\b_reg_2427[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_reg_2427[7]_i_6 
       (.I0(pix_3_reg_536_pp0_iter4_reg[3]),
        .I1(red_i_reg_560),
        .O(\b_reg_2427[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_reg_2427[7]_i_7 
       (.I0(pix_3_reg_536_pp0_iter4_reg[2]),
        .I1(red_i_reg_560),
        .O(\b_reg_2427[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_reg_2427[7]_i_8 
       (.I0(pix_3_reg_536_pp0_iter4_reg[1]),
        .I1(red_i_reg_560),
        .O(\b_reg_2427[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \b_reg_2427[7]_i_9 
       (.I0(pix_3_reg_536_pp0_iter4_reg[0]),
        .I1(red_i_reg_560),
        .O(\b_reg_2427[7]_i_9_n_5 ));
  FDRE \b_reg_2427_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_2427_reg[7]_i_1_n_20 ),
        .Q(\b_reg_2427_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \b_reg_2427_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_2427_reg[11]_i_2_n_18 ),
        .Q(\b_reg_2427_reg_n_5_[10] ),
        .R(b_reg_2427));
  FDRE \b_reg_2427_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_2427_reg[11]_i_2_n_17 ),
        .Q(\b_reg_2427_reg_n_5_[11] ),
        .R(b_reg_2427));
  CARRY8 \b_reg_2427_reg[11]_i_2 
       (.CI(\b_reg_2427_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b_reg_2427_reg[11]_i_2_CO_UNCONNECTED [7:3],\b_reg_2427_reg[11]_i_2_n_10 ,\b_reg_2427_reg[11]_i_2_n_11 ,\b_reg_2427_reg[11]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg_2427[11]_i_3_n_5 ,\b_reg_2427[11]_i_4_n_5 }),
        .O({\NLW_b_reg_2427_reg[11]_i_2_O_UNCONNECTED [7:4],\b_reg_2427_reg[11]_i_2_n_17 ,\b_reg_2427_reg[11]_i_2_n_18 ,\b_reg_2427_reg[11]_i_2_n_19 ,\b_reg_2427_reg[11]_i_2_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,\b_reg_2427[11]_i_5_n_5 ,\b_reg_2427[11]_i_6_n_5 ,\b_reg_2427[11]_i_7_n_5 ,\b_reg_2427[11]_i_8_n_5 }));
  FDRE \b_reg_2427_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_2427_reg[7]_i_1_n_19 ),
        .Q(\b_reg_2427_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \b_reg_2427_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_2427_reg[7]_i_1_n_18 ),
        .Q(\b_reg_2427_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \b_reg_2427_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_2427_reg[7]_i_1_n_17 ),
        .Q(\b_reg_2427_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \b_reg_2427_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_2427_reg[7]_i_1_n_16 ),
        .Q(\b_reg_2427_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \b_reg_2427_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_2427_reg[7]_i_1_n_15 ),
        .Q(\b_reg_2427_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \b_reg_2427_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_2427_reg[7]_i_1_n_14 ),
        .Q(\b_reg_2427_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \b_reg_2427_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_2427_reg[7]_i_1_n_13 ),
        .Q(\b_reg_2427_reg_n_5_[7] ),
        .R(1'b0));
  CARRY8 \b_reg_2427_reg[7]_i_1 
       (.CI(red_i_reg_560),
        .CI_TOP(1'b0),
        .CO({\b_reg_2427_reg[7]_i_1_n_5 ,\b_reg_2427_reg[7]_i_1_n_6 ,\b_reg_2427_reg[7]_i_1_n_7 ,\b_reg_2427_reg[7]_i_1_n_8 ,\b_reg_2427_reg[7]_i_1_n_9 ,\b_reg_2427_reg[7]_i_1_n_10 ,\b_reg_2427_reg[7]_i_1_n_11 ,\b_reg_2427_reg[7]_i_1_n_12 }),
        .DI({\b_reg_2427[7]_i_2_n_5 ,\b_reg_2427[7]_i_3_n_5 ,\b_reg_2427[7]_i_4_n_5 ,\b_reg_2427[7]_i_5_n_5 ,\b_reg_2427[7]_i_6_n_5 ,\b_reg_2427[7]_i_7_n_5 ,\b_reg_2427[7]_i_8_n_5 ,\b_reg_2427[7]_i_9_n_5 }),
        .O({\b_reg_2427_reg[7]_i_1_n_13 ,\b_reg_2427_reg[7]_i_1_n_14 ,\b_reg_2427_reg[7]_i_1_n_15 ,\b_reg_2427_reg[7]_i_1_n_16 ,\b_reg_2427_reg[7]_i_1_n_17 ,\b_reg_2427_reg[7]_i_1_n_18 ,\b_reg_2427_reg[7]_i_1_n_19 ,\b_reg_2427_reg[7]_i_1_n_20 }),
        .S({\b_reg_2427[7]_i_10_n_5 ,\b_reg_2427[7]_i_11_n_5 ,\b_reg_2427[7]_i_12_n_5 ,\b_reg_2427[7]_i_13_n_5 ,\b_reg_2427[7]_i_14_n_5 ,\b_reg_2427[7]_i_15_n_5 ,\b_reg_2427[7]_i_16_n_5 ,\b_reg_2427[7]_i_17_n_5 }));
  FDRE \b_reg_2427_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_2427_reg[11]_i_2_n_20 ),
        .Q(\b_reg_2427_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \b_reg_2427_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_2427_reg[11]_i_2_n_19 ),
        .Q(\b_reg_2427_reg_n_5_[9] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cmp161_i_reg_2138_pp0_iter1_reg_reg[0]" *) 
  FDRE \cmp161_i_reg_2138_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp161_i_reg_2138_reg_n_5_[0] ),
        .Q(cmp161_i_reg_2138_pp0_iter1_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cmp161_i_reg_2138_pp0_iter1_reg_reg[0]" *) 
  FDRE \cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp161_i_reg_2138_reg_n_5_[0] ),
        .Q(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .R(1'b0));
  FDRE \cmp161_i_reg_2138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\cmp161_i_reg_2138_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    empty_n_i_2
       (.I0(imgG_empty_n),
        .I1(ap_condition_326),
        .I2(cmp59_i_reg_545),
        .I3(icmp_ln643_reg_2122),
        .I4(\icmp_ln633_reg_2118_reg_n_5_[0] ),
        .I5(Q[1]),
        .O(empty_n_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[0]_i_10 
       (.I0(agdiff_reg_2338[3]),
        .I1(agdiff_1_reg_2350[3]),
        .I2(agdiff_reg_2338[2]),
        .I3(agdiff_1_reg_2350[2]),
        .O(\enable_7_reg_2381[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[0]_i_11 
       (.I0(agdiff_reg_2338[1]),
        .I1(agdiff_1_reg_2350[1]),
        .I2(agdiff_reg_2338[0]),
        .I3(agdiff_1_reg_2350[0]),
        .O(\enable_7_reg_2381[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[0]_i_2 
       (.I0(agdiff_1_reg_2350[9]),
        .I1(agdiff_reg_2338[9]),
        .I2(agdiff_1_reg_2350[8]),
        .I3(agdiff_reg_2338[8]),
        .O(\enable_7_reg_2381[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[0]_i_3 
       (.I0(agdiff_1_reg_2350[7]),
        .I1(agdiff_reg_2338[7]),
        .I2(agdiff_1_reg_2350[6]),
        .I3(agdiff_reg_2338[6]),
        .O(\enable_7_reg_2381[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[0]_i_4 
       (.I0(agdiff_1_reg_2350[5]),
        .I1(agdiff_reg_2338[5]),
        .I2(agdiff_1_reg_2350[4]),
        .I3(agdiff_reg_2338[4]),
        .O(\enable_7_reg_2381[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[0]_i_5 
       (.I0(agdiff_1_reg_2350[3]),
        .I1(agdiff_reg_2338[3]),
        .I2(agdiff_1_reg_2350[2]),
        .I3(agdiff_reg_2338[2]),
        .O(\enable_7_reg_2381[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[0]_i_6 
       (.I0(agdiff_1_reg_2350[1]),
        .I1(agdiff_reg_2338[1]),
        .I2(agdiff_1_reg_2350[0]),
        .I3(agdiff_reg_2338[0]),
        .O(\enable_7_reg_2381[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[0]_i_7 
       (.I0(agdiff_reg_2338[9]),
        .I1(agdiff_1_reg_2350[9]),
        .I2(agdiff_reg_2338[8]),
        .I3(agdiff_1_reg_2350[8]),
        .O(\enable_7_reg_2381[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[0]_i_8 
       (.I0(agdiff_reg_2338[7]),
        .I1(agdiff_1_reg_2350[7]),
        .I2(agdiff_reg_2338[6]),
        .I3(agdiff_1_reg_2350[6]),
        .O(\enable_7_reg_2381[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[0]_i_9 
       (.I0(agdiff_reg_2338[5]),
        .I1(agdiff_1_reg_2350[5]),
        .I2(agdiff_reg_2338[4]),
        .I3(agdiff_1_reg_2350[4]),
        .O(\enable_7_reg_2381[0]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[1]_i_10 
       (.I0(agdiff_reg_2338[3]),
        .I1(agdiff_2_reg_2362[3]),
        .I2(agdiff_reg_2338[2]),
        .I3(agdiff_2_reg_2362[2]),
        .O(\enable_7_reg_2381[1]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[1]_i_11 
       (.I0(agdiff_reg_2338[1]),
        .I1(agdiff_2_reg_2362[1]),
        .I2(agdiff_reg_2338[0]),
        .I3(agdiff_2_reg_2362[0]),
        .O(\enable_7_reg_2381[1]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[1]_i_2 
       (.I0(agdiff_2_reg_2362[9]),
        .I1(agdiff_reg_2338[9]),
        .I2(agdiff_2_reg_2362[8]),
        .I3(agdiff_reg_2338[8]),
        .O(\enable_7_reg_2381[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[1]_i_3 
       (.I0(agdiff_2_reg_2362[7]),
        .I1(agdiff_reg_2338[7]),
        .I2(agdiff_2_reg_2362[6]),
        .I3(agdiff_reg_2338[6]),
        .O(\enable_7_reg_2381[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[1]_i_4 
       (.I0(agdiff_2_reg_2362[5]),
        .I1(agdiff_reg_2338[5]),
        .I2(agdiff_2_reg_2362[4]),
        .I3(agdiff_reg_2338[4]),
        .O(\enable_7_reg_2381[1]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[1]_i_5 
       (.I0(agdiff_2_reg_2362[3]),
        .I1(agdiff_reg_2338[3]),
        .I2(agdiff_2_reg_2362[2]),
        .I3(agdiff_reg_2338[2]),
        .O(\enable_7_reg_2381[1]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[1]_i_6 
       (.I0(agdiff_2_reg_2362[1]),
        .I1(agdiff_reg_2338[1]),
        .I2(agdiff_2_reg_2362[0]),
        .I3(agdiff_reg_2338[0]),
        .O(\enable_7_reg_2381[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[1]_i_7 
       (.I0(agdiff_reg_2338[9]),
        .I1(agdiff_2_reg_2362[9]),
        .I2(agdiff_reg_2338[8]),
        .I3(agdiff_2_reg_2362[8]),
        .O(\enable_7_reg_2381[1]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[1]_i_8 
       (.I0(agdiff_reg_2338[7]),
        .I1(agdiff_2_reg_2362[7]),
        .I2(agdiff_reg_2338[6]),
        .I3(agdiff_2_reg_2362[6]),
        .O(\enable_7_reg_2381[1]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[1]_i_9 
       (.I0(agdiff_reg_2338[5]),
        .I1(agdiff_2_reg_2362[5]),
        .I2(agdiff_reg_2338[4]),
        .I3(agdiff_2_reg_2362[4]),
        .O(\enable_7_reg_2381[1]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[2]_i_10 
       (.I0(agdiff_reg_2338[3]),
        .I1(agdiff_3_reg_2374[3]),
        .I2(agdiff_reg_2338[2]),
        .I3(agdiff_3_reg_2374[2]),
        .O(\enable_7_reg_2381[2]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[2]_i_11 
       (.I0(agdiff_reg_2338[1]),
        .I1(agdiff_3_reg_2374[1]),
        .I2(agdiff_reg_2338[0]),
        .I3(agdiff_3_reg_2374[0]),
        .O(\enable_7_reg_2381[2]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[2]_i_2 
       (.I0(agdiff_3_reg_2374[9]),
        .I1(agdiff_reg_2338[9]),
        .I2(agdiff_3_reg_2374[8]),
        .I3(agdiff_reg_2338[8]),
        .O(\enable_7_reg_2381[2]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[2]_i_3 
       (.I0(agdiff_3_reg_2374[7]),
        .I1(agdiff_reg_2338[7]),
        .I2(agdiff_3_reg_2374[6]),
        .I3(agdiff_reg_2338[6]),
        .O(\enable_7_reg_2381[2]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[2]_i_4 
       (.I0(agdiff_3_reg_2374[5]),
        .I1(agdiff_reg_2338[5]),
        .I2(agdiff_3_reg_2374[4]),
        .I3(agdiff_reg_2338[4]),
        .O(\enable_7_reg_2381[2]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[2]_i_5 
       (.I0(agdiff_3_reg_2374[3]),
        .I1(agdiff_reg_2338[3]),
        .I2(agdiff_3_reg_2374[2]),
        .I3(agdiff_reg_2338[2]),
        .O(\enable_7_reg_2381[2]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[2]_i_6 
       (.I0(agdiff_3_reg_2374[1]),
        .I1(agdiff_reg_2338[1]),
        .I2(agdiff_3_reg_2374[0]),
        .I3(agdiff_reg_2338[0]),
        .O(\enable_7_reg_2381[2]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[2]_i_7 
       (.I0(agdiff_reg_2338[9]),
        .I1(agdiff_3_reg_2374[9]),
        .I2(agdiff_reg_2338[8]),
        .I3(agdiff_3_reg_2374[8]),
        .O(\enable_7_reg_2381[2]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[2]_i_8 
       (.I0(agdiff_reg_2338[7]),
        .I1(agdiff_3_reg_2374[7]),
        .I2(agdiff_reg_2338[6]),
        .I3(agdiff_3_reg_2374[6]),
        .O(\enable_7_reg_2381[2]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[2]_i_9 
       (.I0(agdiff_reg_2338[5]),
        .I1(agdiff_3_reg_2374[5]),
        .I2(agdiff_reg_2338[4]),
        .I3(agdiff_3_reg_2374[4]),
        .O(\enable_7_reg_2381[2]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[3]_i_10 
       (.I0(agdiff_1_reg_2350[3]),
        .I1(agdiff_2_reg_2362[3]),
        .I2(agdiff_1_reg_2350[2]),
        .I3(agdiff_2_reg_2362[2]),
        .O(\enable_7_reg_2381[3]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[3]_i_11 
       (.I0(agdiff_1_reg_2350[1]),
        .I1(agdiff_2_reg_2362[1]),
        .I2(agdiff_1_reg_2350[0]),
        .I3(agdiff_2_reg_2362[0]),
        .O(\enable_7_reg_2381[3]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[3]_i_2 
       (.I0(agdiff_2_reg_2362[9]),
        .I1(agdiff_1_reg_2350[9]),
        .I2(agdiff_2_reg_2362[8]),
        .I3(agdiff_1_reg_2350[8]),
        .O(\enable_7_reg_2381[3]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[3]_i_3 
       (.I0(agdiff_2_reg_2362[7]),
        .I1(agdiff_1_reg_2350[7]),
        .I2(agdiff_2_reg_2362[6]),
        .I3(agdiff_1_reg_2350[6]),
        .O(\enable_7_reg_2381[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[3]_i_4 
       (.I0(agdiff_2_reg_2362[5]),
        .I1(agdiff_1_reg_2350[5]),
        .I2(agdiff_2_reg_2362[4]),
        .I3(agdiff_1_reg_2350[4]),
        .O(\enable_7_reg_2381[3]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[3]_i_5 
       (.I0(agdiff_2_reg_2362[3]),
        .I1(agdiff_1_reg_2350[3]),
        .I2(agdiff_2_reg_2362[2]),
        .I3(agdiff_1_reg_2350[2]),
        .O(\enable_7_reg_2381[3]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[3]_i_6 
       (.I0(agdiff_2_reg_2362[1]),
        .I1(agdiff_1_reg_2350[1]),
        .I2(agdiff_2_reg_2362[0]),
        .I3(agdiff_1_reg_2350[0]),
        .O(\enable_7_reg_2381[3]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[3]_i_7 
       (.I0(agdiff_1_reg_2350[9]),
        .I1(agdiff_2_reg_2362[9]),
        .I2(agdiff_1_reg_2350[8]),
        .I3(agdiff_2_reg_2362[8]),
        .O(\enable_7_reg_2381[3]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[3]_i_8 
       (.I0(agdiff_1_reg_2350[7]),
        .I1(agdiff_2_reg_2362[7]),
        .I2(agdiff_1_reg_2350[6]),
        .I3(agdiff_2_reg_2362[6]),
        .O(\enable_7_reg_2381[3]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[3]_i_9 
       (.I0(agdiff_1_reg_2350[5]),
        .I1(agdiff_2_reg_2362[5]),
        .I2(agdiff_1_reg_2350[4]),
        .I3(agdiff_2_reg_2362[4]),
        .O(\enable_7_reg_2381[3]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[4]_i_10 
       (.I0(agdiff_1_reg_2350[3]),
        .I1(agdiff_3_reg_2374[3]),
        .I2(agdiff_1_reg_2350[2]),
        .I3(agdiff_3_reg_2374[2]),
        .O(\enable_7_reg_2381[4]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[4]_i_11 
       (.I0(agdiff_1_reg_2350[1]),
        .I1(agdiff_3_reg_2374[1]),
        .I2(agdiff_1_reg_2350[0]),
        .I3(agdiff_3_reg_2374[0]),
        .O(\enable_7_reg_2381[4]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[4]_i_2 
       (.I0(agdiff_3_reg_2374[9]),
        .I1(agdiff_1_reg_2350[9]),
        .I2(agdiff_3_reg_2374[8]),
        .I3(agdiff_1_reg_2350[8]),
        .O(\enable_7_reg_2381[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[4]_i_3 
       (.I0(agdiff_3_reg_2374[7]),
        .I1(agdiff_1_reg_2350[7]),
        .I2(agdiff_3_reg_2374[6]),
        .I3(agdiff_1_reg_2350[6]),
        .O(\enable_7_reg_2381[4]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[4]_i_4 
       (.I0(agdiff_3_reg_2374[5]),
        .I1(agdiff_1_reg_2350[5]),
        .I2(agdiff_3_reg_2374[4]),
        .I3(agdiff_1_reg_2350[4]),
        .O(\enable_7_reg_2381[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[4]_i_5 
       (.I0(agdiff_3_reg_2374[3]),
        .I1(agdiff_1_reg_2350[3]),
        .I2(agdiff_3_reg_2374[2]),
        .I3(agdiff_1_reg_2350[2]),
        .O(\enable_7_reg_2381[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[4]_i_6 
       (.I0(agdiff_3_reg_2374[1]),
        .I1(agdiff_1_reg_2350[1]),
        .I2(agdiff_3_reg_2374[0]),
        .I3(agdiff_1_reg_2350[0]),
        .O(\enable_7_reg_2381[4]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[4]_i_7 
       (.I0(agdiff_1_reg_2350[9]),
        .I1(agdiff_3_reg_2374[9]),
        .I2(agdiff_1_reg_2350[8]),
        .I3(agdiff_3_reg_2374[8]),
        .O(\enable_7_reg_2381[4]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[4]_i_8 
       (.I0(agdiff_1_reg_2350[7]),
        .I1(agdiff_3_reg_2374[7]),
        .I2(agdiff_1_reg_2350[6]),
        .I3(agdiff_3_reg_2374[6]),
        .O(\enable_7_reg_2381[4]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[4]_i_9 
       (.I0(agdiff_1_reg_2350[5]),
        .I1(agdiff_3_reg_2374[5]),
        .I2(agdiff_1_reg_2350[4]),
        .I3(agdiff_3_reg_2374[4]),
        .O(\enable_7_reg_2381[4]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \enable_7_reg_2381[5]_i_1 
       (.I0(p_4_in),
        .I1(ap_block_pp0_stage0_11001),
        .I2(\enable_7_reg_2381_reg_n_5_[5] ),
        .O(\enable_7_reg_2381[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[5]_i_10 
       (.I0(agdiff_2_reg_2362[5]),
        .I1(agdiff_3_reg_2374[5]),
        .I2(agdiff_2_reg_2362[4]),
        .I3(agdiff_3_reg_2374[4]),
        .O(\enable_7_reg_2381[5]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[5]_i_11 
       (.I0(agdiff_2_reg_2362[3]),
        .I1(agdiff_3_reg_2374[3]),
        .I2(agdiff_2_reg_2362[2]),
        .I3(agdiff_3_reg_2374[2]),
        .O(\enable_7_reg_2381[5]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[5]_i_12 
       (.I0(agdiff_2_reg_2362[1]),
        .I1(agdiff_3_reg_2374[1]),
        .I2(agdiff_2_reg_2362[0]),
        .I3(agdiff_3_reg_2374[0]),
        .O(\enable_7_reg_2381[5]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[5]_i_3 
       (.I0(agdiff_3_reg_2374[9]),
        .I1(agdiff_2_reg_2362[9]),
        .I2(agdiff_3_reg_2374[8]),
        .I3(agdiff_2_reg_2362[8]),
        .O(\enable_7_reg_2381[5]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[5]_i_4 
       (.I0(agdiff_3_reg_2374[7]),
        .I1(agdiff_2_reg_2362[7]),
        .I2(agdiff_3_reg_2374[6]),
        .I3(agdiff_2_reg_2362[6]),
        .O(\enable_7_reg_2381[5]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[5]_i_5 
       (.I0(agdiff_3_reg_2374[5]),
        .I1(agdiff_2_reg_2362[5]),
        .I2(agdiff_3_reg_2374[4]),
        .I3(agdiff_2_reg_2362[4]),
        .O(\enable_7_reg_2381[5]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[5]_i_6 
       (.I0(agdiff_3_reg_2374[3]),
        .I1(agdiff_2_reg_2362[3]),
        .I2(agdiff_3_reg_2374[2]),
        .I3(agdiff_2_reg_2362[2]),
        .O(\enable_7_reg_2381[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \enable_7_reg_2381[5]_i_7 
       (.I0(agdiff_3_reg_2374[1]),
        .I1(agdiff_2_reg_2362[1]),
        .I2(agdiff_3_reg_2374[0]),
        .I3(agdiff_2_reg_2362[0]),
        .O(\enable_7_reg_2381[5]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[5]_i_8 
       (.I0(agdiff_2_reg_2362[9]),
        .I1(agdiff_3_reg_2374[9]),
        .I2(agdiff_2_reg_2362[8]),
        .I3(agdiff_3_reg_2374[8]),
        .O(\enable_7_reg_2381[5]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \enable_7_reg_2381[5]_i_9 
       (.I0(agdiff_2_reg_2362[7]),
        .I1(agdiff_3_reg_2374[7]),
        .I2(agdiff_2_reg_2362[6]),
        .I3(agdiff_3_reg_2374[6]),
        .O(\enable_7_reg_2381[5]_i_9_n_5 ));
  FDRE \enable_7_reg_2381_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln769_fu_1402_p1),
        .Q(\enable_7_reg_2381_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \enable_7_reg_2381_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_enable_7_reg_2381_reg[0]_i_1_CO_UNCONNECTED [7:5],zext_ln769_fu_1402_p1,\enable_7_reg_2381_reg[0]_i_1_n_9 ,\enable_7_reg_2381_reg[0]_i_1_n_10 ,\enable_7_reg_2381_reg[0]_i_1_n_11 ,\enable_7_reg_2381_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\enable_7_reg_2381[0]_i_2_n_5 ,\enable_7_reg_2381[0]_i_3_n_5 ,\enable_7_reg_2381[0]_i_4_n_5 ,\enable_7_reg_2381[0]_i_5_n_5 ,\enable_7_reg_2381[0]_i_6_n_5 }),
        .O(\NLW_enable_7_reg_2381_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\enable_7_reg_2381[0]_i_7_n_5 ,\enable_7_reg_2381[0]_i_8_n_5 ,\enable_7_reg_2381[0]_i_9_n_5 ,\enable_7_reg_2381[0]_i_10_n_5 ,\enable_7_reg_2381[0]_i_11_n_5 }));
  FDRE \enable_7_reg_2381_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\enable_7_reg_2381_reg[1]_i_1_n_8 ),
        .Q(\enable_7_reg_2381_reg_n_5_[1] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \enable_7_reg_2381_reg[1]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_enable_7_reg_2381_reg[1]_i_1_CO_UNCONNECTED [7:5],\enable_7_reg_2381_reg[1]_i_1_n_8 ,\enable_7_reg_2381_reg[1]_i_1_n_9 ,\enable_7_reg_2381_reg[1]_i_1_n_10 ,\enable_7_reg_2381_reg[1]_i_1_n_11 ,\enable_7_reg_2381_reg[1]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\enable_7_reg_2381[1]_i_2_n_5 ,\enable_7_reg_2381[1]_i_3_n_5 ,\enable_7_reg_2381[1]_i_4_n_5 ,\enable_7_reg_2381[1]_i_5_n_5 ,\enable_7_reg_2381[1]_i_6_n_5 }),
        .O(\NLW_enable_7_reg_2381_reg[1]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\enable_7_reg_2381[1]_i_7_n_5 ,\enable_7_reg_2381[1]_i_8_n_5 ,\enable_7_reg_2381[1]_i_9_n_5 ,\enable_7_reg_2381[1]_i_10_n_5 ,\enable_7_reg_2381[1]_i_11_n_5 }));
  FDRE \enable_7_reg_2381_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\enable_7_reg_2381_reg[2]_i_1_n_8 ),
        .Q(\enable_7_reg_2381_reg_n_5_[2] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \enable_7_reg_2381_reg[2]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_enable_7_reg_2381_reg[2]_i_1_CO_UNCONNECTED [7:5],\enable_7_reg_2381_reg[2]_i_1_n_8 ,\enable_7_reg_2381_reg[2]_i_1_n_9 ,\enable_7_reg_2381_reg[2]_i_1_n_10 ,\enable_7_reg_2381_reg[2]_i_1_n_11 ,\enable_7_reg_2381_reg[2]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\enable_7_reg_2381[2]_i_2_n_5 ,\enable_7_reg_2381[2]_i_3_n_5 ,\enable_7_reg_2381[2]_i_4_n_5 ,\enable_7_reg_2381[2]_i_5_n_5 ,\enable_7_reg_2381[2]_i_6_n_5 }),
        .O(\NLW_enable_7_reg_2381_reg[2]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\enable_7_reg_2381[2]_i_7_n_5 ,\enable_7_reg_2381[2]_i_8_n_5 ,\enable_7_reg_2381[2]_i_9_n_5 ,\enable_7_reg_2381[2]_i_10_n_5 ,\enable_7_reg_2381[2]_i_11_n_5 }));
  FDRE \enable_7_reg_2381_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\enable_7_reg_2381_reg[3]_i_1_n_8 ),
        .Q(\enable_7_reg_2381_reg_n_5_[3] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \enable_7_reg_2381_reg[3]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_enable_7_reg_2381_reg[3]_i_1_CO_UNCONNECTED [7:5],\enable_7_reg_2381_reg[3]_i_1_n_8 ,\enable_7_reg_2381_reg[3]_i_1_n_9 ,\enable_7_reg_2381_reg[3]_i_1_n_10 ,\enable_7_reg_2381_reg[3]_i_1_n_11 ,\enable_7_reg_2381_reg[3]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\enable_7_reg_2381[3]_i_2_n_5 ,\enable_7_reg_2381[3]_i_3_n_5 ,\enable_7_reg_2381[3]_i_4_n_5 ,\enable_7_reg_2381[3]_i_5_n_5 ,\enable_7_reg_2381[3]_i_6_n_5 }),
        .O(\NLW_enable_7_reg_2381_reg[3]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\enable_7_reg_2381[3]_i_7_n_5 ,\enable_7_reg_2381[3]_i_8_n_5 ,\enable_7_reg_2381[3]_i_9_n_5 ,\enable_7_reg_2381[3]_i_10_n_5 ,\enable_7_reg_2381[3]_i_11_n_5 }));
  FDRE \enable_7_reg_2381_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_3_in),
        .Q(\enable_7_reg_2381_reg_n_5_[4] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \enable_7_reg_2381_reg[4]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_enable_7_reg_2381_reg[4]_i_1_CO_UNCONNECTED [7:5],p_3_in,\enable_7_reg_2381_reg[4]_i_1_n_9 ,\enable_7_reg_2381_reg[4]_i_1_n_10 ,\enable_7_reg_2381_reg[4]_i_1_n_11 ,\enable_7_reg_2381_reg[4]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,\enable_7_reg_2381[4]_i_2_n_5 ,\enable_7_reg_2381[4]_i_3_n_5 ,\enable_7_reg_2381[4]_i_4_n_5 ,\enable_7_reg_2381[4]_i_5_n_5 ,\enable_7_reg_2381[4]_i_6_n_5 }),
        .O(\NLW_enable_7_reg_2381_reg[4]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\enable_7_reg_2381[4]_i_7_n_5 ,\enable_7_reg_2381[4]_i_8_n_5 ,\enable_7_reg_2381[4]_i_9_n_5 ,\enable_7_reg_2381[4]_i_10_n_5 ,\enable_7_reg_2381[4]_i_11_n_5 }));
  FDRE \enable_7_reg_2381_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\enable_7_reg_2381[5]_i_1_n_5 ),
        .Q(\enable_7_reg_2381_reg_n_5_[5] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \enable_7_reg_2381_reg[5]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_enable_7_reg_2381_reg[5]_i_2_CO_UNCONNECTED [7:5],p_4_in,\enable_7_reg_2381_reg[5]_i_2_n_9 ,\enable_7_reg_2381_reg[5]_i_2_n_10 ,\enable_7_reg_2381_reg[5]_i_2_n_11 ,\enable_7_reg_2381_reg[5]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,\enable_7_reg_2381[5]_i_3_n_5 ,\enable_7_reg_2381[5]_i_4_n_5 ,\enable_7_reg_2381[5]_i_5_n_5 ,\enable_7_reg_2381[5]_i_6_n_5 ,\enable_7_reg_2381[5]_i_7_n_5 }),
        .O(\NLW_enable_7_reg_2381_reg[5]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\enable_7_reg_2381[5]_i_8_n_5 ,\enable_7_reg_2381[5]_i_9_n_5 ,\enable_7_reg_2381[5]_i_10_n_5 ,\enable_7_reg_2381[5]_i_11_n_5 ,\enable_7_reg_2381[5]_i_12_n_5 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln643_fu_865_p2),
        .D({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .E(p_0_0_09481407_i_fu_268),
        .Q(Q),
        .SR(SR),
        .address1(lineBuffer_1_address1),
        .and_ln833_fu_905_p2(and_ln833_fu_905_p2),
        .\ap_CS_fsm_reg[1] (ap_block_pp0_stage0_11001),
        .\ap_CS_fsm_reg[1]_0 (ap_loop_exit_ready_pp0_iter5_reg),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_cache_reg_1(ap_done_cache_reg_0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(p_0_1_0_0_09091514_i_fu_252),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(p_0_0_0948_114981509_i_fu_244),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep ({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 ({flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}),
        .\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 ({flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76}),
        .\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 ({flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96}),
        .\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 ({flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116}),
        .\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 ({flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125,flow_control_loop_pipe_sequential_init_U_n_126}),
        .\cmp161_i_reg_2138_reg[0] (flow_control_loop_pipe_sequential_init_U_n_10),
        .\cmp161_i_reg_2138_reg[0]_0 (\cmp161_i_reg_2138_reg_n_5_[0] ),
        .cmp203_i_reg_550(cmp203_i_reg_550),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1(x_fu_220),
        .icmp_ln633_fu_843_p2(icmp_ln633_fu_843_p2),
        .\icmp_ln633_reg_2118_reg[0] (\icmp_ln633_reg_2118_reg[0]_1 ),
        .icmp_ln643_reg_2122(icmp_ln643_reg_2122),
        .icmp_ln643_reg_2122_pp0_iter1_reg(icmp_ln643_reg_2122_pp0_iter1_reg),
        .\icmp_ln643_reg_2122_reg[0] (\icmp_ln643_reg_2122_reg[0]_0 ),
        .icmp_ln772_fu_893_p2(icmp_ln772_fu_893_p2),
        .\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0 (\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_n_5 ),
        .\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_0 (\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [0]),
        .\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_1 (\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_0 ),
        .\p_0_0_09481407_i_fu_268_reg[9] (p_0_2_0_0_09161504_i_fu_232__0),
        .\p_0_0_09481407_i_fu_268_reg[9]_0 (tmp_i4_reg_2215),
        .\p_0_0_09481407_i_fu_268_reg[9]_1 (\p_0_0_09481407_i_fu_268_reg[9]_0 ),
        .\p_0_0_0948_114981509_i_fu_244_reg[9] (\p_0_0_0948_114981509_i_fu_244_reg[9]_0 ),
        .\p_0_0_0948_114981509_i_fu_244_reg[9]_0 (tmp_7_i2_reg_2194),
        .\p_0_0_0948_21437_i_fu_280_reg[0] (\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .\p_0_0_0948_21437_i_fu_280_reg[0]_0 (\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .\p_0_0_0948_21437_i_fu_280_reg[9] (p_0_2_0_0_09101516_i_fu_256),
        .\p_0_0_0948_21437_i_fu_280_reg[9]_0 (ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482),
        .\p_0_0_0948_21437_i_fu_280_reg[9]_1 (\p_0_0_0948_21437_i_fu_280_reg[9]_0 ),
        .\p_0_0_09491404_i_fu_264_reg[9] (p_0_1_0_0_09151502_i_load_reg_2165),
        .\p_0_0_09491404_i_fu_264_reg[9]_0 (tmp_9_i3_reg_2209),
        .\p_0_0_09491404_i_fu_264_reg[9]_1 (\p_0_0_09491404_i_fu_264_reg[9]_0 ),
        .\p_0_0_0949_114961507_i_fu_240_reg[9] (\p_0_0_0949_114961507_i_fu_240_reg[9]_0 ),
        .\p_0_0_0949_114961507_i_fu_240_reg[9]_0 (tmp_6_i1_reg_2187),
        .\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_137,flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146}),
        .\p_0_0_0949_21434_i_fu_276_reg[9] (p_0_1_0_0_09091514_i_load_reg_2172),
        .\p_0_0_0949_21434_i_fu_276_reg[9]_0 ({\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[9] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[8] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[7] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[6] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[5] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[4] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[3] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[2] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[1] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[0] }),
        .\p_0_0_0949_21434_i_fu_276_reg[9]_1 (\p_0_0_0949_21434_i_fu_276_reg[9]_0 ),
        .\p_0_0_09501401_i_fu_260_reg[9] (p_0_0_0_0_09141500_i_fu_224),
        .\p_0_0_09501401_i_fu_260_reg[9]_0 (trunc_ln654_1_reg_2202),
        .\p_0_0_09501401_i_fu_260_reg[9]_1 (\p_0_0_09501401_i_fu_260_reg[9]_0 ),
        .\p_0_0_0950_114941505_i_fu_236_reg[9] (\p_0_0_0950_114941505_i_fu_236_reg[9]_0 ),
        .\p_0_0_0950_114941505_i_fu_236_reg[9]_0 (trunc_ln654_reg_2179),
        .\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149,flow_control_loop_pipe_sequential_init_U_n_150,flow_control_loop_pipe_sequential_init_U_n_151,flow_control_loop_pipe_sequential_init_U_n_152,flow_control_loop_pipe_sequential_init_U_n_153,flow_control_loop_pipe_sequential_init_U_n_154,flow_control_loop_pipe_sequential_init_U_n_155,flow_control_loop_pipe_sequential_init_U_n_156}),
        .\p_0_0_0950_21431_i_fu_272_reg[9] (p_0_0_0_0_09081512_i_fu_248),
        .\p_0_0_0950_21431_i_fu_272_reg[9]_0 (ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491),
        .\p_0_0_0950_21431_i_fu_272_reg[9]_1 (\p_0_0_0950_21431_i_fu_272_reg[9]_0 ),
        .\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66}),
        .\p_0_0_0_0_09081512_i_fu_248_reg[9] (\p_0_0_0_0_09081512_i_fu_248_reg[9]_0 ),
        .\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106}),
        .\p_0_0_0_0_09141500_i_fu_224_reg[9] (\p_0_0_0_0_09141500_i_fu_224_reg[9]_0 ),
        .\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_127,flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131,flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133,flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136}),
        .\p_0_1_0_0_09151502_i_fu_228_reg[0] (\icmp_ln633_reg_2118_reg_n_5_[0] ),
        .\p_0_1_0_0_09151502_i_fu_228_reg[9] (\p_0_1_0_0_09151502_i_fu_228_reg[9]_0 ),
        .\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46}),
        .\p_0_2_0_0_09101516_i_fu_256_reg[9] (\p_0_2_0_0_09101516_i_fu_256_reg[9]_0 ),
        .\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86}),
        .\p_0_2_0_0_09161504_i_fu_232_reg[9] (\p_0_2_0_0_09161504_i_fu_232_reg[9]_0 ),
        .q1(lineBuffer_1_q1[19:10]),
        .ram_reg_bram_1({\x_fu_220_reg_n_5_[10] ,\x_fu_220_reg_n_5_[9] ,\x_fu_220_reg_n_5_[8] ,\x_fu_220_reg_n_5_[7] ,\x_fu_220_reg_n_5_[6] ,\x_fu_220_reg_n_5_[5] ,\x_fu_220_reg_n_5_[4] ,\x_fu_220_reg_n_5_[3] ,\x_fu_220_reg_n_5_[2] ,\x_fu_220_reg_n_5_[1] ,\x_fu_220_reg_n_5_[0] }));
  FDRE \icmp_ln633_reg_2118_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln633_reg_2118_reg_n_5_[0] ),
        .Q(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln633_reg_2118_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(icmp_ln633_reg_2118_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln633_reg_2118_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln633_reg_2118_pp0_iter2_reg),
        .Q(\icmp_ln633_reg_2118_pp0_iter3_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln633_reg_2118_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln633_reg_2118_pp0_iter3_reg_reg_n_5_[0] ),
        .Q(icmp_ln633_reg_2118_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln633_reg_2118_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln633_reg_2118_pp0_iter4_reg),
        .Q(icmp_ln633_reg_2118_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln633_reg_2118_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln633_fu_843_p2),
        .Q(\icmp_ln633_reg_2118_reg_n_5_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln643_reg_2122[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln643_reg_2122_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln643_reg_2122),
        .Q(icmp_ln643_reg_2122_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln643_reg_2122_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln643_fu_865_p2),
        .Q(icmp_ln643_reg_2122),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/icmp_ln772_reg_2157_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln772_fu_893_p2),
        .Q(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2 
       (.I0(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_3_n_5 ),
        .I1(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [2]),
        .I2(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [1]),
        .I3(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [4]),
        .I4(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [3]),
        .I5(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_4_n_5 ),
        .O(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_3 
       (.I0(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [8]),
        .I1(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [7]),
        .I2(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [6]),
        .I3(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [5]),
        .O(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_4 
       (.I0(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [9]),
        .I1(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [10]),
        .I2(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [11]),
        .I3(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [12]),
        .I4(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [14]),
        .I5(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_2_0 [13]),
        .O(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_4_n_5 ));
  FDRE \icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_n_5 ),
        .Q(icmp_ln772_reg_2157_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln772_reg_2157_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln772_reg_2157_pp0_iter3_reg),
        .Q(icmp_ln772_reg_2157_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln772_reg_2157_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln772_reg_2157_pp0_iter4_reg),
        .Q(icmp_ln772_reg_2157_pp0_iter5_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W lineBuffer_1_U
       (.Q(tmp_7_i2_reg_2194),
        .WEA(lineBuffer_1_ce0_local),
        .address1(lineBuffer_1_address1),
        .and_ln833_reg_2161_pp0_iter5_reg(and_ln833_reg_2161_pp0_iter5_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_block_pp0_stage0_11001),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ce1(lineBuffer_1_ce1_local),
        .cmp203_i_reg_550(cmp203_i_reg_550),
        .cmp59_i_reg_545(cmp59_i_reg_545),
        .icmp_ln643_reg_2122(icmp_ln643_reg_2122),
        .icmp_ln643_reg_2122_pp0_iter1_reg(icmp_ln643_reg_2122_pp0_iter1_reg),
        .imgG_empty_n(imgG_empty_n),
        .imgRB_full_n(imgRB_full_n),
        .\mOutPtr[2]_i_3__0 (\icmp_ln633_reg_2118_reg_n_5_[0] ),
        .p_31_in(p_31_in),
        .q1(lineBuffer_1_q1),
        .ram_reg_bram_0_0(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .ram_reg_bram_0_1(trunc_ln654_reg_2179),
        .ram_reg_bram_0_2(ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491),
        .ram_reg_bram_1_0(ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482),
        .ram_reg_bram_1_1(tmp_6_i1_reg_2187),
        .ram_reg_bram_1_2({\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[9] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[8] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[7] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[6] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[5] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[4] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[3] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[2] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[1] ,\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[0] }),
        .ram_reg_bram_1_3(lineBuffer_1_addr_reg_2132_pp0_iter1_reg));
  FDRE \lineBuffer_1_addr_reg_2132_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_2126[0]),
        .Q(lineBuffer_1_addr_reg_2132_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_2126[10]),
        .Q(lineBuffer_1_addr_reg_2132_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_2126[1]),
        .Q(lineBuffer_1_addr_reg_2132_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_2126[2]),
        .Q(lineBuffer_1_addr_reg_2132_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_2126[3]),
        .Q(lineBuffer_1_addr_reg_2132_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_2126[4]),
        .Q(lineBuffer_1_addr_reg_2132_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_2126[5]),
        .Q(lineBuffer_1_addr_reg_2132_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_2126[6]),
        .Q(lineBuffer_1_addr_reg_2132_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_2126[7]),
        .Q(lineBuffer_1_addr_reg_2132_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_2126[8]),
        .Q(lineBuffer_1_addr_reg_2132_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_addr_reg_2126[9]),
        .Q(lineBuffer_1_addr_reg_2132_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[0]),
        .Q(lineBuffer_addr_reg_2126[0]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[10]),
        .Q(lineBuffer_addr_reg_2126[10]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[1]),
        .Q(lineBuffer_addr_reg_2126[1]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[2]),
        .Q(lineBuffer_addr_reg_2126[2]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[3]),
        .Q(lineBuffer_addr_reg_2126[3]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[4]),
        .Q(lineBuffer_addr_reg_2126[4]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[5]),
        .Q(lineBuffer_addr_reg_2126[5]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[6]),
        .Q(lineBuffer_addr_reg_2126[6]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[7]),
        .Q(lineBuffer_addr_reg_2126[7]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[8]),
        .Q(lineBuffer_addr_reg_2126[8]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2132_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[9]),
        .Q(lineBuffer_addr_reg_2126[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9 lineBuffer_U
       (.D({lineBuffer_U_n_7,lineBuffer_U_n_8,lineBuffer_U_n_9,lineBuffer_U_n_10,lineBuffer_U_n_11,lineBuffer_U_n_12,lineBuffer_U_n_13,lineBuffer_U_n_14,lineBuffer_U_n_15,lineBuffer_U_n_16}),
        .Q(lineBuffer_addr_reg_2126),
        .address1(lineBuffer_1_address1),
        .ap_clk(ap_clk),
        .ap_condition_326(ap_condition_326),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init(ap_loop_init),
        .\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] (\icmp_ln633_reg_2118_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 (\ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[9]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] (\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 ),
        .\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 (\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_1 ),
        .ce1(lineBuffer_1_ce1_local),
        .cmp59_i_reg_545(cmp59_i_reg_545),
        .\cmp59_i_reg_545_reg[0] ({lineBuffer_U_n_57,lineBuffer_U_n_58,lineBuffer_U_n_59,lineBuffer_U_n_60,lineBuffer_U_n_61,lineBuffer_U_n_62,lineBuffer_U_n_63,lineBuffer_U_n_64,lineBuffer_U_n_65,lineBuffer_U_n_66}),
        .d0(d0),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read),
        .\p_0_1_0_0_09091514_i_fu_252_reg[9] (\p_0_1_0_0_09091514_i_fu_252_reg[9]_0 ),
        .q1({lineBuffer_q1[29:20],q1,lineBuffer_q1[9:0]}),
        .ram_reg_bram_0_0({lineBuffer_U_n_47,lineBuffer_U_n_48,lineBuffer_U_n_49,lineBuffer_U_n_50,lineBuffer_U_n_51,lineBuffer_U_n_52,lineBuffer_U_n_53,lineBuffer_U_n_54,lineBuffer_U_n_55,lineBuffer_U_n_56}),
        .ram_reg_bram_1_0(ap_block_pp0_stage0_11001));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_3__0 
       (.I0(push_1),
        .I1(Q[1]),
        .I2(p_31_in),
        .I3(ap_condition_326),
        .I4(imgG_empty_n),
        .O(p_9_in));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481407_i_fu_268_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(\p_0_0_09481407_i_fu_268_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280[0]),
        .Q(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280[1]),
        .Q(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280[2]),
        .Q(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280[3]),
        .Q(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280[4]),
        .Q(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280[5]),
        .Q(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280[6]),
        .Q(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280[7]),
        .Q(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280[8]),
        .Q(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280[9]),
        .Q(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[0]),
        .Q(\p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[1]),
        .Q(\p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[2]),
        .Q(\p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[3]),
        .Q(\p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[4]),
        .Q(\p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[5]),
        .Q(\p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[6]),
        .Q(\p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[7]),
        .Q(\p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[8]),
        .Q(\p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09481407_i_load_reg_2280_pp0_iter3_reg[9]),
        .Q(\p_0_0_09481407_i_load_reg_2280_pp0_iter4_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[0] ),
        .Q(p_0_0_09481407_i_load_reg_2280[0]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[1] ),
        .Q(p_0_0_09481407_i_load_reg_2280[1]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[2] ),
        .Q(p_0_0_09481407_i_load_reg_2280[2]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[3] ),
        .Q(p_0_0_09481407_i_load_reg_2280[3]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[4] ),
        .Q(p_0_0_09481407_i_load_reg_2280[4]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[5] ),
        .Q(p_0_0_09481407_i_load_reg_2280[5]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[6] ),
        .Q(p_0_0_09481407_i_load_reg_2280[6]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[7] ),
        .Q(p_0_0_09481407_i_load_reg_2280[7]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[8] ),
        .Q(p_0_0_09481407_i_load_reg_2280[8]),
        .R(1'b0));
  FDRE \p_0_0_09481407_i_load_reg_2280_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_09481407_i_fu_268_reg_n_5_[9] ),
        .Q(p_0_0_09481407_i_load_reg_2280[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114981509_i_fu_244_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253[0]),
        .Q(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253[1]),
        .Q(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253[2]),
        .Q(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253[3]),
        .Q(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253[4]),
        .Q(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253[5]),
        .Q(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253[6]),
        .Q(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253[7]),
        .Q(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253[8]),
        .Q(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253[9]),
        .Q(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[0]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[1]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[2]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[3]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[4]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[5]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[6]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[7]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[8]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_114981509_i_load_reg_2253_pp0_iter3_reg[9]),
        .Q(\p_0_0_0948_114981509_i_load_reg_2253_pp0_iter4_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[0] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2253[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[1] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2253[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[2] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2253[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[3] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2253[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[4] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2253[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[5] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2253[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[6] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2253[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[7] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2253[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[8] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2253[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_114981509_i_load_reg_2253_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(\p_0_0_0948_114981509_i_fu_244_reg_n_5_[9] ),
        .Q(p_0_0_0948_114981509_i_load_reg_2253[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(p_0_0_0948_21437_i_fu_280[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(p_0_0_0948_21437_i_fu_280[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(p_0_0_0948_21437_i_fu_280[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(p_0_0_0948_21437_i_fu_280[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(p_0_0_0948_21437_i_fu_280[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(p_0_0_0948_21437_i_fu_280[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(p_0_0_0948_21437_i_fu_280[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(p_0_0_0948_21437_i_fu_280[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(p_0_0_0948_21437_i_fu_280[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21437_i_fu_280_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(p_0_0_0948_21437_i_fu_280[9]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297[0]),
        .Q(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297[1]),
        .Q(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297[2]),
        .Q(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297[3]),
        .Q(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297[4]),
        .Q(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297[5]),
        .Q(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297[6]),
        .Q(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297[7]),
        .Q(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297[8]),
        .Q(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297[9]),
        .Q(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[0]),
        .Q(\p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[1]),
        .Q(\p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[2]),
        .Q(\p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[3]),
        .Q(\p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[4]),
        .Q(\p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[5]),
        .Q(\p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[6]),
        .Q(\p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[7]),
        .Q(\p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[8]),
        .Q(\p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0948_21437_i_load_reg_2297_pp0_iter3_reg[9]),
        .Q(\p_0_0_0948_21437_i_load_reg_2297_pp0_iter4_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0948_21437_i_fu_280[0]),
        .Q(p_0_0_0948_21437_i_load_reg_2297[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0948_21437_i_fu_280[1]),
        .Q(p_0_0_0948_21437_i_load_reg_2297[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0948_21437_i_fu_280[2]),
        .Q(p_0_0_0948_21437_i_load_reg_2297[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0948_21437_i_fu_280[3]),
        .Q(p_0_0_0948_21437_i_load_reg_2297[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0948_21437_i_fu_280[4]),
        .Q(p_0_0_0948_21437_i_load_reg_2297[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0948_21437_i_fu_280[5]),
        .Q(p_0_0_0948_21437_i_load_reg_2297[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0948_21437_i_fu_280[6]),
        .Q(p_0_0_0948_21437_i_load_reg_2297[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0948_21437_i_fu_280[7]),
        .Q(p_0_0_0948_21437_i_load_reg_2297[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0948_21437_i_fu_280[8]),
        .Q(p_0_0_0948_21437_i_load_reg_2297[8]),
        .R(1'b0));
  FDRE \p_0_0_0948_21437_i_load_reg_2297_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0948_21437_i_fu_280[9]),
        .Q(p_0_0_0948_21437_i_load_reg_2297[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_116),
        .Q(p_0_0_09491404_i_fu_264[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_115),
        .Q(p_0_0_09491404_i_fu_264[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_114),
        .Q(p_0_0_09491404_i_fu_264[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_113),
        .Q(p_0_0_09491404_i_fu_264[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_112),
        .Q(p_0_0_09491404_i_fu_264[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(p_0_0_09491404_i_fu_264[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(p_0_0_09491404_i_fu_264[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(p_0_0_09491404_i_fu_264[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(p_0_0_09491404_i_fu_264[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491404_i_fu_264_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(p_0_0_09491404_i_fu_264[9]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275[0]),
        .Q(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275[1]),
        .Q(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275[2]),
        .Q(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275[3]),
        .Q(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275[4]),
        .Q(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275[5]),
        .Q(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275[6]),
        .Q(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275[7]),
        .Q(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275[8]),
        .Q(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275[9]),
        .Q(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[0]),
        .Q(\p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[1]),
        .Q(\p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[2]),
        .Q(\p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[3]),
        .Q(\p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[4]),
        .Q(\p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[5]),
        .Q(\p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[6]),
        .Q(\p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[7]),
        .Q(\p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[8]),
        .Q(\p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09491404_i_load_reg_2275_pp0_iter3_reg[9]),
        .Q(\p_0_0_09491404_i_load_reg_2275_pp0_iter4_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09491404_i_fu_264[0]),
        .Q(p_0_0_09491404_i_load_reg_2275[0]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09491404_i_fu_264[1]),
        .Q(p_0_0_09491404_i_load_reg_2275[1]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09491404_i_fu_264[2]),
        .Q(p_0_0_09491404_i_load_reg_2275[2]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09491404_i_fu_264[3]),
        .Q(p_0_0_09491404_i_load_reg_2275[3]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09491404_i_fu_264[4]),
        .Q(p_0_0_09491404_i_load_reg_2275[4]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09491404_i_fu_264[5]),
        .Q(p_0_0_09491404_i_load_reg_2275[5]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09491404_i_fu_264[6]),
        .Q(p_0_0_09491404_i_load_reg_2275[6]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09491404_i_fu_264[7]),
        .Q(p_0_0_09491404_i_load_reg_2275[7]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09491404_i_fu_264[8]),
        .Q(p_0_0_09491404_i_load_reg_2275[8]),
        .R(1'b0));
  FDRE \p_0_0_09491404_i_load_reg_2275_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09491404_i_fu_264[9]),
        .Q(p_0_0_09491404_i_load_reg_2275[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_146),
        .Q(p_0_0_0949_114961507_i_fu_240[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_145),
        .Q(p_0_0_0949_114961507_i_fu_240[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_144),
        .Q(p_0_0_0949_114961507_i_fu_240[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_143),
        .Q(p_0_0_0949_114961507_i_fu_240[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_142),
        .Q(p_0_0_0949_114961507_i_fu_240[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_141),
        .Q(p_0_0_0949_114961507_i_fu_240[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_140),
        .Q(p_0_0_0949_114961507_i_fu_240[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_139),
        .Q(p_0_0_0949_114961507_i_fu_240[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_138),
        .Q(p_0_0_0949_114961507_i_fu_240[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114961507_i_fu_240_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_137),
        .Q(p_0_0_0949_114961507_i_fu_240[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248[0]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248[1]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248[2]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248[3]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248[4]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248[5]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248[6]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248[7]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248[8]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248[9]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[0]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[1]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[2]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[3]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[4]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[5]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[6]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[7]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[8]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_114961507_i_load_reg_2248_pp0_iter3_reg[9]),
        .Q(\p_0_0_0949_114961507_i_load_reg_2248_pp0_iter4_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_114961507_i_fu_240[0]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_114961507_i_fu_240[1]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_114961507_i_fu_240[2]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_114961507_i_fu_240[3]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_114961507_i_fu_240[4]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_114961507_i_fu_240[5]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_114961507_i_fu_240[6]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_114961507_i_fu_240[7]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_114961507_i_fu_240[8]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_114961507_i_load_reg_2248_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_114961507_i_fu_240[9]),
        .Q(p_0_0_0949_114961507_i_load_reg_2248[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_126),
        .Q(p_0_0_0949_21434_i_fu_276[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_125),
        .Q(p_0_0_0949_21434_i_fu_276[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_124),
        .Q(p_0_0_0949_21434_i_fu_276[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_123),
        .Q(p_0_0_0949_21434_i_fu_276[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_122),
        .Q(p_0_0_0949_21434_i_fu_276[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_121),
        .Q(p_0_0_0949_21434_i_fu_276[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_120),
        .Q(p_0_0_0949_21434_i_fu_276[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_119),
        .Q(p_0_0_0949_21434_i_fu_276[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_118),
        .Q(p_0_0_0949_21434_i_fu_276[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21434_i_fu_276_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_117),
        .Q(p_0_0_0949_21434_i_fu_276[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292[0]),
        .Q(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292[1]),
        .Q(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292[2]),
        .Q(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292[3]),
        .Q(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292[4]),
        .Q(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292[5]),
        .Q(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292[6]),
        .Q(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292[7]),
        .Q(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292[8]),
        .Q(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292[9]),
        .Q(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[0]),
        .Q(\p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[1]),
        .Q(\p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[2]),
        .Q(\p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[3]),
        .Q(\p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[4]),
        .Q(\p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[5]),
        .Q(\p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[6]),
        .Q(\p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[7]),
        .Q(\p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[8]),
        .Q(\p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0949_21434_i_load_reg_2292_pp0_iter3_reg[9]),
        .Q(\p_0_0_0949_21434_i_load_reg_2292_pp0_iter4_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_21434_i_fu_276[0]),
        .Q(p_0_0_0949_21434_i_load_reg_2292[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_21434_i_fu_276[1]),
        .Q(p_0_0_0949_21434_i_load_reg_2292[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_21434_i_fu_276[2]),
        .Q(p_0_0_0949_21434_i_load_reg_2292[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_21434_i_fu_276[3]),
        .Q(p_0_0_0949_21434_i_load_reg_2292[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_21434_i_fu_276[4]),
        .Q(p_0_0_0949_21434_i_load_reg_2292[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_21434_i_fu_276[5]),
        .Q(p_0_0_0949_21434_i_load_reg_2292[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_21434_i_fu_276[6]),
        .Q(p_0_0_0949_21434_i_load_reg_2292[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_21434_i_fu_276[7]),
        .Q(p_0_0_0949_21434_i_load_reg_2292[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_21434_i_fu_276[8]),
        .Q(p_0_0_0949_21434_i_load_reg_2292[8]),
        .R(1'b0));
  FDRE \p_0_0_0949_21434_i_load_reg_2292_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0949_21434_i_fu_276[9]),
        .Q(p_0_0_0949_21434_i_load_reg_2292[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \p_0_0_0949_21484_ph_i_reg_472[9]_i_1 
       (.I0(\icmp_ln633_reg_2118_reg_n_5_[0] ),
        .I1(icmp_ln643_reg_2122),
        .I2(ap_condition_326),
        .O(p_0_0_0949_21484_ph_i_reg_472));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \p_0_0_0949_21484_ph_i_reg_472[9]_i_3 
       (.I0(\icmp_ln633_reg_2118_reg_n_5_[0] ),
        .I1(icmp_ln643_reg_2122),
        .I2(cmp59_i_reg_545),
        .O(\icmp_ln633_reg_2118_reg[0]_0 ));
  FDRE \p_0_0_0949_21484_ph_i_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0949_21484_ph_i_reg_472),
        .D(\p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 [0]),
        .Q(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \p_0_0_0949_21484_ph_i_reg_472_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0949_21484_ph_i_reg_472),
        .D(\p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 [1]),
        .Q(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \p_0_0_0949_21484_ph_i_reg_472_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0949_21484_ph_i_reg_472),
        .D(\p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 [2]),
        .Q(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \p_0_0_0949_21484_ph_i_reg_472_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0949_21484_ph_i_reg_472),
        .D(\p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 [3]),
        .Q(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \p_0_0_0949_21484_ph_i_reg_472_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0949_21484_ph_i_reg_472),
        .D(\p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 [4]),
        .Q(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \p_0_0_0949_21484_ph_i_reg_472_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0949_21484_ph_i_reg_472),
        .D(\p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 [5]),
        .Q(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \p_0_0_0949_21484_ph_i_reg_472_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0949_21484_ph_i_reg_472),
        .D(\p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 [6]),
        .Q(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \p_0_0_0949_21484_ph_i_reg_472_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0949_21484_ph_i_reg_472),
        .D(\p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 [7]),
        .Q(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \p_0_0_0949_21484_ph_i_reg_472_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0949_21484_ph_i_reg_472),
        .D(\p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 [8]),
        .Q(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \p_0_0_0949_21484_ph_i_reg_472_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0949_21484_ph_i_reg_472),
        .D(\p_0_0_0949_21484_ph_i_reg_472_reg[9]_0 [9]),
        .Q(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_96),
        .Q(p_0_0_09501401_i_fu_260[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(p_0_0_09501401_i_fu_260[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(p_0_0_09501401_i_fu_260[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(p_0_0_09501401_i_fu_260[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(p_0_0_09501401_i_fu_260[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(p_0_0_09501401_i_fu_260[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(p_0_0_09501401_i_fu_260[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(p_0_0_09501401_i_fu_260[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(p_0_0_09501401_i_fu_260[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501401_i_fu_260_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(p_0_0_09501401_i_fu_260[9]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269[0]),
        .Q(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269[1]),
        .Q(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269[2]),
        .Q(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269[3]),
        .Q(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269[4]),
        .Q(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269[5]),
        .Q(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269[6]),
        .Q(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269[7]),
        .Q(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269[8]),
        .Q(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269[9]),
        .Q(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[0]),
        .Q(\p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[1]),
        .Q(\p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[2]),
        .Q(\p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[3]),
        .Q(\p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[4]),
        .Q(\p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[5]),
        .Q(\p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[6]),
        .Q(\p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[7]),
        .Q(\p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[8]),
        .Q(\p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_09501401_i_load_reg_2269_pp0_iter3_reg[9]),
        .Q(\p_0_0_09501401_i_load_reg_2269_pp0_iter4_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09501401_i_fu_260[0]),
        .Q(p_0_0_09501401_i_load_reg_2269[0]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09501401_i_fu_260[1]),
        .Q(p_0_0_09501401_i_load_reg_2269[1]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09501401_i_fu_260[2]),
        .Q(p_0_0_09501401_i_load_reg_2269[2]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09501401_i_fu_260[3]),
        .Q(p_0_0_09501401_i_load_reg_2269[3]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09501401_i_fu_260[4]),
        .Q(p_0_0_09501401_i_load_reg_2269[4]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09501401_i_fu_260[5]),
        .Q(p_0_0_09501401_i_load_reg_2269[5]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09501401_i_fu_260[6]),
        .Q(p_0_0_09501401_i_load_reg_2269[6]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09501401_i_fu_260[7]),
        .Q(p_0_0_09501401_i_load_reg_2269[7]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09501401_i_fu_260[8]),
        .Q(p_0_0_09501401_i_load_reg_2269[8]),
        .R(1'b0));
  FDRE \p_0_0_09501401_i_load_reg_2269_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_09501401_i_fu_260[9]),
        .Q(p_0_0_09501401_i_load_reg_2269[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_156),
        .Q(p_0_0_0950_114941505_i_fu_236[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_155),
        .Q(p_0_0_0950_114941505_i_fu_236[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_154),
        .Q(p_0_0_0950_114941505_i_fu_236[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_153),
        .Q(p_0_0_0950_114941505_i_fu_236[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_152),
        .Q(p_0_0_0950_114941505_i_fu_236[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_151),
        .Q(p_0_0_0950_114941505_i_fu_236[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_150),
        .Q(p_0_0_0950_114941505_i_fu_236[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_149),
        .Q(p_0_0_0950_114941505_i_fu_236[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_148),
        .Q(p_0_0_0950_114941505_i_fu_236[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114941505_i_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_147),
        .Q(p_0_0_0950_114941505_i_fu_236[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242[0]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242[1]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242[2]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242[3]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242[4]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242[5]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242[6]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242[7]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242[8]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242[9]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[0]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[1]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[2]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[3]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[4]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[5]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[6]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[7]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[8]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_114941505_i_load_reg_2242_pp0_iter3_reg[9]),
        .Q(\p_0_0_0950_114941505_i_load_reg_2242_pp0_iter4_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_114941505_i_fu_236[0]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_114941505_i_fu_236[1]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_114941505_i_fu_236[2]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_114941505_i_fu_236[3]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_114941505_i_fu_236[4]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_114941505_i_fu_236[5]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_114941505_i_fu_236[6]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_114941505_i_fu_236[7]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_114941505_i_fu_236[8]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_114941505_i_load_reg_2242_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_114941505_i_fu_236[9]),
        .Q(p_0_0_0950_114941505_i_load_reg_2242[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(p_0_0_0950_21431_i_fu_272__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(p_0_0_0950_21431_i_fu_272__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(p_0_0_0950_21431_i_fu_272__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(p_0_0_0950_21431_i_fu_272__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(p_0_0_0950_21431_i_fu_272__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(p_0_0_0950_21431_i_fu_272__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(p_0_0_0950_21431_i_fu_272__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(p_0_0_0950_21431_i_fu_272__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(p_0_0_0950_21431_i_fu_272__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21431_i_fu_272_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_09481407_i_fu_268),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(p_0_0_0950_21431_i_fu_272__0[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286[0]),
        .Q(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286[1]),
        .Q(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286[2]),
        .Q(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286[3]),
        .Q(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286[4]),
        .Q(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286[5]),
        .Q(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286[6]),
        .Q(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286[7]),
        .Q(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286[8]),
        .Q(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286[9]),
        .Q(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[0]),
        .Q(\p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[1]),
        .Q(\p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[2]),
        .Q(\p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[3]),
        .Q(\p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[4]),
        .Q(\p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[5]),
        .Q(\p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[6]),
        .Q(\p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[7]),
        .Q(\p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[8]),
        .Q(\p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0950_21431_i_load_reg_2286_pp0_iter3_reg[9]),
        .Q(\p_0_0_0950_21431_i_load_reg_2286_pp0_iter4_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_21431_i_fu_272__0[0]),
        .Q(p_0_0_0950_21431_i_load_reg_2286[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_21431_i_fu_272__0[1]),
        .Q(p_0_0_0950_21431_i_load_reg_2286[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_21431_i_fu_272__0[2]),
        .Q(p_0_0_0950_21431_i_load_reg_2286[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_21431_i_fu_272__0[3]),
        .Q(p_0_0_0950_21431_i_load_reg_2286[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_21431_i_fu_272__0[4]),
        .Q(p_0_0_0950_21431_i_load_reg_2286[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_21431_i_fu_272__0[5]),
        .Q(p_0_0_0950_21431_i_load_reg_2286[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_21431_i_fu_272__0[6]),
        .Q(p_0_0_0950_21431_i_load_reg_2286[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_21431_i_fu_272__0[7]),
        .Q(p_0_0_0950_21431_i_load_reg_2286[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_21431_i_fu_272__0[8]),
        .Q(p_0_0_0950_21431_i_load_reg_2286[8]),
        .R(1'b0));
  FDRE \p_0_0_0950_21431_i_load_reg_2286_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0950_21431_i_fu_272__0[9]),
        .Q(p_0_0_0950_21431_i_load_reg_2286[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(p_0_0_0_0_09081512_i_fu_248[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(p_0_0_0_0_09081512_i_fu_248[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(p_0_0_0_0_09081512_i_fu_248[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(p_0_0_0_0_09081512_i_fu_248[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(p_0_0_0_0_09081512_i_fu_248[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(p_0_0_0_0_09081512_i_fu_248[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(p_0_0_0_0_09081512_i_fu_248[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(p_0_0_0_0_09081512_i_fu_248[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(p_0_0_0_0_09081512_i_fu_248[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081512_i_fu_248_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(p_0_0_0_0_09081512_i_fu_248[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259[0]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259[1]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259[2]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259[3]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259[4]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259[5]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259[6]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259[7]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259[8]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259[9]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[0]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[1]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[2]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[3]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[4]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[5]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[6]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[7]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[8]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter3_reg[9]),
        .Q(\p_0_0_0_0_09081512_i_load_reg_2259_pp0_iter4_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09081512_i_fu_248[0]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09081512_i_fu_248[1]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09081512_i_fu_248[2]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09081512_i_fu_248[3]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09081512_i_fu_248[4]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09081512_i_fu_248[5]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09081512_i_fu_248[6]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09081512_i_fu_248[7]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09081512_i_fu_248[8]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081512_i_load_reg_2259_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09081512_i_fu_248[9]),
        .Q(p_0_0_0_0_09081512_i_load_reg_2259[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(p_0_0_0_0_09141500_i_fu_224[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(p_0_0_0_0_09141500_i_fu_224[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(p_0_0_0_0_09141500_i_fu_224[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_103),
        .Q(p_0_0_0_0_09141500_i_fu_224[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_102),
        .Q(p_0_0_0_0_09141500_i_fu_224[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_101),
        .Q(p_0_0_0_0_09141500_i_fu_224[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(p_0_0_0_0_09141500_i_fu_224[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_99),
        .Q(p_0_0_0_0_09141500_i_fu_224[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_98),
        .Q(p_0_0_0_0_09141500_i_fu_224[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141500_i_fu_224_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_97),
        .Q(p_0_0_0_0_09141500_i_fu_224[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232[0]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232[1]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232[2]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232[3]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232[4]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232[5]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232[6]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232[7]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232[8]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232[9]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[0]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[1]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[2]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[3]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[4]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[5]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[6]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[7]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[8]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter3_reg[9]),
        .Q(\p_0_0_0_0_09141500_i_load_reg_2232_pp0_iter4_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09141500_i_fu_224[0]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09141500_i_fu_224[1]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09141500_i_fu_224[2]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09141500_i_fu_224[3]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09141500_i_fu_224[4]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09141500_i_fu_224[5]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09141500_i_fu_224[6]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09141500_i_fu_224[7]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09141500_i_fu_224[8]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232[8]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141500_i_load_reg_2232_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_0_0_0_09141500_i_fu_224[9]),
        .Q(p_0_0_0_0_09141500_i_load_reg_2232[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(lineBuffer_U_n_66),
        .Q(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(lineBuffer_U_n_65),
        .Q(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(lineBuffer_U_n_64),
        .Q(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(lineBuffer_U_n_63),
        .Q(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(lineBuffer_U_n_62),
        .Q(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(lineBuffer_U_n_61),
        .Q(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(lineBuffer_U_n_60),
        .Q(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(lineBuffer_U_n_59),
        .Q(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(lineBuffer_U_n_58),
        .Q(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091514_i_fu_252_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(lineBuffer_U_n_57),
        .Q(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[9] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09091514_i_load_reg_2172[0]),
        .Q(D[0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09091514_i_load_reg_2172[1]),
        .Q(D[1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09091514_i_load_reg_2172[2]),
        .Q(D[2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09091514_i_load_reg_2172[3]),
        .Q(D[3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09091514_i_load_reg_2172[4]),
        .Q(D[4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09091514_i_load_reg_2172[5]),
        .Q(D[5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09091514_i_load_reg_2172[6]),
        .Q(D[6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09091514_i_load_reg_2172[7]),
        .Q(D[7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09091514_i_load_reg_2172[8]),
        .Q(D[8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \p_0_1_0_0_09091514_i_load_reg_2172_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09091514_i_load_reg_2172[9]),
        .Q(D[9]));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2172_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[0] ),
        .Q(p_0_1_0_0_09091514_i_load_reg_2172[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2172_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[1] ),
        .Q(p_0_1_0_0_09091514_i_load_reg_2172[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2172_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[2] ),
        .Q(p_0_1_0_0_09091514_i_load_reg_2172[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2172_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[3] ),
        .Q(p_0_1_0_0_09091514_i_load_reg_2172[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2172_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[4] ),
        .Q(p_0_1_0_0_09091514_i_load_reg_2172[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2172_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[5] ),
        .Q(p_0_1_0_0_09091514_i_load_reg_2172[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2172_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[6] ),
        .Q(p_0_1_0_0_09091514_i_load_reg_2172[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2172_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[7] ),
        .Q(p_0_1_0_0_09091514_i_load_reg_2172[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2172_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[8] ),
        .Q(p_0_1_0_0_09091514_i_load_reg_2172[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091514_i_load_reg_2172_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[9] ),
        .Q(p_0_1_0_0_09091514_i_load_reg_2172[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_136),
        .Q(p_0_1_0_0_09151502_i_fu_228__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_135),
        .Q(p_0_1_0_0_09151502_i_fu_228__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_134),
        .Q(p_0_1_0_0_09151502_i_fu_228__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_133),
        .Q(p_0_1_0_0_09151502_i_fu_228__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_132),
        .Q(p_0_1_0_0_09151502_i_fu_228__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_131),
        .Q(p_0_1_0_0_09151502_i_fu_228__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_130),
        .Q(p_0_1_0_0_09151502_i_fu_228__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_129),
        .Q(p_0_1_0_0_09151502_i_fu_228__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[8] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_128),
        .Q(p_0_1_0_0_09151502_i_fu_228__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151502_i_fu_228_reg[9] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091514_i_fu_252),
        .D(flow_control_loop_pipe_sequential_init_U_n_127),
        .Q(p_0_1_0_0_09151502_i_fu_228__0[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09151502_i_load_reg_2165[0]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09151502_i_load_reg_2165[1]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09151502_i_load_reg_2165[2]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09151502_i_load_reg_2165[3]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09151502_i_load_reg_2165[4]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09151502_i_load_reg_2165[5]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09151502_i_load_reg_2165[6]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09151502_i_load_reg_2165[7]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 [7]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09151502_i_load_reg_2165[8]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 [8]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \p_0_1_0_0_09151502_i_load_reg_2165_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_0_1_0_0_09151502_i_load_reg_2165[9]),
        .Q(\p_0_1_0_0_09151502_i_load_reg_2165_reg[9]_0 [9]));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2165_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(p_0_1_0_0_09151502_i_fu_228__0[0]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2165[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2165_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(p_0_1_0_0_09151502_i_fu_228__0[1]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2165[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2165_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(p_0_1_0_0_09151502_i_fu_228__0[2]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2165[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2165_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(p_0_1_0_0_09151502_i_fu_228__0[3]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2165[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2165_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(p_0_1_0_0_09151502_i_fu_228__0[4]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2165[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2165_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(p_0_1_0_0_09151502_i_fu_228__0[5]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2165[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2165_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(p_0_1_0_0_09151502_i_fu_228__0[6]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2165[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2165_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(p_0_1_0_0_09151502_i_fu_228__0[7]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2165[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2165_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(p_0_1_0_0_09151502_i_fu_228__0[8]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2165[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151502_i_load_reg_2165_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_326),
        .D(p_0_1_0_0_09151502_i_fu_228__0[9]),
        .Q(p_0_1_0_0_09151502_i_load_reg_2165[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \p_0_2_0_0_09101515_lcssa1552_i_fu_128[9]_i_1 
       (.I0(Q[1]),
        .I1(icmp_ln633_reg_2118_pp0_iter4_reg),
        .I2(ap_loop_exit_ready_pp0_iter5_reg),
        .I3(ap_block_pp0_stage0_11001),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(p_0_2_0_0_09101516_i_fu_256[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(p_0_2_0_0_09101516_i_fu_256[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(p_0_2_0_0_09101516_i_fu_256[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(p_0_2_0_0_09101516_i_fu_256[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(p_0_2_0_0_09101516_i_fu_256[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(p_0_2_0_0_09101516_i_fu_256[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(p_0_2_0_0_09101516_i_fu_256[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(p_0_2_0_0_09101516_i_fu_256[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(p_0_2_0_0_09101516_i_fu_256[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101516_i_fu_256_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(p_0_2_0_0_09101516_i_fu_256[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264[0]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264[1]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264[2]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264[3]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264[4]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264[5]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264[6]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264[7]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264[8]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264[9]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[0]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[1]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[2]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[3]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[4]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[5]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[6]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[7]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[8]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter3_reg[9]),
        .Q(\p_0_2_0_0_09101516_i_load_reg_2264_pp0_iter4_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09101516_i_fu_256[0]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09101516_i_fu_256[1]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09101516_i_fu_256[2]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09101516_i_fu_256[3]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09101516_i_fu_256[4]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09101516_i_fu_256[5]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09101516_i_fu_256[6]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09101516_i_fu_256[7]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09101516_i_fu_256[8]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101516_i_load_reg_2264_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09101516_i_fu_256[9]),
        .Q(p_0_2_0_0_09101516_i_load_reg_2264[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161504_i_fu_232_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114981509_i_fu_244),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(p_0_2_0_0_09161504_i_fu_232__0[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237[0]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237[1]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237[2]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237[3]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237[4]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237[5]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237[6]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237[7]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237[8]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237[9]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[0]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[1]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[2]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[3]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[4]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[5]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[6]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[7]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[8]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter3_reg[9]),
        .Q(\p_0_2_0_0_09161504_i_load_reg_2237_pp0_iter4_reg_reg[9]_0 [9]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09161504_i_fu_232__0[0]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09161504_i_fu_232__0[1]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09161504_i_fu_232__0[2]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09161504_i_fu_232__0[3]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09161504_i_fu_232__0[4]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09161504_i_fu_232__0[5]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09161504_i_fu_232__0[6]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09161504_i_fu_232__0[7]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09161504_i_fu_232__0[8]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237[8]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161504_i_load_reg_2237_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_1_ce0_local),
        .D(p_0_2_0_0_09161504_i_fu_232__0[9]),
        .Q(p_0_2_0_0_09161504_i_load_reg_2237[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_3_reg_536[0]_i_1 
       (.I0(p_0_0_0949_114961507_i_fu_240[0]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[0]),
        .O(\pix_3_reg_536[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_3_reg_536[1]_i_1 
       (.I0(p_0_0_0949_114961507_i_fu_240[1]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[1]),
        .O(\pix_3_reg_536[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_3_reg_536[2]_i_1 
       (.I0(p_0_0_0949_114961507_i_fu_240[2]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[2]),
        .O(\pix_3_reg_536[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_3_reg_536[3]_i_1 
       (.I0(p_0_0_0949_114961507_i_fu_240[3]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[3]),
        .O(\pix_3_reg_536[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_3_reg_536[4]_i_1 
       (.I0(p_0_0_0949_114961507_i_fu_240[4]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[4]),
        .O(\pix_3_reg_536[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_3_reg_536[5]_i_1 
       (.I0(p_0_0_0949_114961507_i_fu_240[5]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[5]),
        .O(\pix_3_reg_536[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_3_reg_536[6]_i_1 
       (.I0(p_0_0_0949_114961507_i_fu_240[6]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[6]),
        .O(\pix_3_reg_536[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_3_reg_536[7]_i_1 
       (.I0(p_0_0_0949_114961507_i_fu_240[7]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[7]),
        .O(\pix_3_reg_536[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_3_reg_536[8]_i_1 
       (.I0(p_0_0_0949_114961507_i_fu_240[8]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[8]),
        .O(\pix_3_reg_536[8]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \pix_3_reg_536[9]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln633_reg_2118_pp0_iter1_reg_reg_n_5_[0] ),
        .O(pix_3_reg_536));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_3_reg_536[9]_i_2 
       (.I0(p_0_0_0949_114961507_i_fu_240[9]),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(cmp161_i_reg_2138_pp0_iter1_reg),
        .I3(tmp_6_i1_reg_2187[9]),
        .O(\pix_3_reg_536[9]_i_2_n_5 ));
  FDRE \pix_3_reg_536_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_3_reg_536_reg_n_5_[0] ),
        .Q(pix_3_reg_536_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_3_reg_536_reg_n_5_[1] ),
        .Q(pix_3_reg_536_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_3_reg_536_reg_n_5_[2] ),
        .Q(pix_3_reg_536_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_3_reg_536_reg_n_5_[3] ),
        .Q(pix_3_reg_536_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_3_reg_536_reg_n_5_[4] ),
        .Q(pix_3_reg_536_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_3_reg_536_reg_n_5_[5] ),
        .Q(pix_3_reg_536_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_3_reg_536_reg_n_5_[6] ),
        .Q(pix_3_reg_536_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_3_reg_536_reg_n_5_[7] ),
        .Q(pix_3_reg_536_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_3_reg_536_reg_n_5_[8] ),
        .Q(pix_3_reg_536_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_3_reg_536_reg_n_5_[9] ),
        .Q(pix_3_reg_536_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter3_reg[0]),
        .Q(pix_3_reg_536_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter3_reg[1]),
        .Q(pix_3_reg_536_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter3_reg[2]),
        .Q(pix_3_reg_536_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter3_reg[3]),
        .Q(pix_3_reg_536_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter3_reg[4]),
        .Q(pix_3_reg_536_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter3_reg[5]),
        .Q(pix_3_reg_536_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter3_reg[6]),
        .Q(pix_3_reg_536_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter3_reg[7]),
        .Q(pix_3_reg_536_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter3_reg[8]),
        .Q(pix_3_reg_536_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter3_reg[9]),
        .Q(pix_3_reg_536_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter4_reg[0]),
        .Q(\b_reg_2427_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter4_reg[1]),
        .Q(\b_reg_2427_reg[10]_0 [11]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter4_reg[2]),
        .Q(\b_reg_2427_reg[10]_0 [12]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter4_reg[3]),
        .Q(\b_reg_2427_reg[10]_0 [13]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter4_reg[4]),
        .Q(\b_reg_2427_reg[10]_0 [14]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter4_reg[5]),
        .Q(\b_reg_2427_reg[10]_0 [15]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter4_reg[6]),
        .Q(\b_reg_2427_reg[10]_0 [16]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter4_reg[7]),
        .Q(\b_reg_2427_reg[10]_0 [17]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter4_reg[8]),
        .Q(\b_reg_2427_reg[10]_0 [18]),
        .R(1'b0));
  FDRE \pix_3_reg_536_pp0_iter5_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_3_reg_536_pp0_iter4_reg[9]),
        .Q(\b_reg_2427_reg[10]_0 [19]),
        .R(1'b0));
  FDRE \pix_3_reg_536_reg[0] 
       (.C(ap_clk),
        .CE(pix_3_reg_536),
        .D(\pix_3_reg_536[0]_i_1_n_5 ),
        .Q(\pix_3_reg_536_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \pix_3_reg_536_reg[1] 
       (.C(ap_clk),
        .CE(pix_3_reg_536),
        .D(\pix_3_reg_536[1]_i_1_n_5 ),
        .Q(\pix_3_reg_536_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \pix_3_reg_536_reg[2] 
       (.C(ap_clk),
        .CE(pix_3_reg_536),
        .D(\pix_3_reg_536[2]_i_1_n_5 ),
        .Q(\pix_3_reg_536_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \pix_3_reg_536_reg[3] 
       (.C(ap_clk),
        .CE(pix_3_reg_536),
        .D(\pix_3_reg_536[3]_i_1_n_5 ),
        .Q(\pix_3_reg_536_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \pix_3_reg_536_reg[4] 
       (.C(ap_clk),
        .CE(pix_3_reg_536),
        .D(\pix_3_reg_536[4]_i_1_n_5 ),
        .Q(\pix_3_reg_536_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \pix_3_reg_536_reg[5] 
       (.C(ap_clk),
        .CE(pix_3_reg_536),
        .D(\pix_3_reg_536[5]_i_1_n_5 ),
        .Q(\pix_3_reg_536_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \pix_3_reg_536_reg[6] 
       (.C(ap_clk),
        .CE(pix_3_reg_536),
        .D(\pix_3_reg_536[6]_i_1_n_5 ),
        .Q(\pix_3_reg_536_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \pix_3_reg_536_reg[7] 
       (.C(ap_clk),
        .CE(pix_3_reg_536),
        .D(\pix_3_reg_536[7]_i_1_n_5 ),
        .Q(\pix_3_reg_536_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \pix_3_reg_536_reg[8] 
       (.C(ap_clk),
        .CE(pix_3_reg_536),
        .D(\pix_3_reg_536[8]_i_1_n_5 ),
        .Q(\pix_3_reg_536_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \pix_3_reg_536_reg[9] 
       (.C(ap_clk),
        .CE(pix_3_reg_536),
        .D(\pix_3_reg_536[9]_i_2_n_5 ),
        .Q(\pix_3_reg_536_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \pix_4_reg_600_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_4_reg_600[0]),
        .Q(pix_4_reg_600_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \pix_4_reg_600_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_4_reg_600[1]),
        .Q(pix_4_reg_600_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \pix_4_reg_600_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_4_reg_600[2]),
        .Q(pix_4_reg_600_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \pix_4_reg_600_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_4_reg_600[3]),
        .Q(pix_4_reg_600_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \pix_4_reg_600_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_4_reg_600[4]),
        .Q(pix_4_reg_600_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \pix_4_reg_600_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_4_reg_600[5]),
        .Q(pix_4_reg_600_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \pix_4_reg_600_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_4_reg_600[6]),
        .Q(pix_4_reg_600_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \pix_4_reg_600_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_4_reg_600[7]),
        .Q(pix_4_reg_600_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \pix_4_reg_600_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_4_reg_600[8]),
        .Q(pix_4_reg_600_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \pix_4_reg_600_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_4_reg_600[9]),
        .Q(pix_4_reg_600_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \pix_4_reg_600_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_4_reg_600[0]),
        .Q(pix_4_reg_600[0]),
        .R(1'b0));
  FDRE \pix_4_reg_600_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_4_reg_600[1]),
        .Q(pix_4_reg_600[1]),
        .R(1'b0));
  FDRE \pix_4_reg_600_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_4_reg_600[2]),
        .Q(pix_4_reg_600[2]),
        .R(1'b0));
  FDRE \pix_4_reg_600_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_4_reg_600[3]),
        .Q(pix_4_reg_600[3]),
        .R(1'b0));
  FDRE \pix_4_reg_600_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_4_reg_600[4]),
        .Q(pix_4_reg_600[4]),
        .R(1'b0));
  FDRE \pix_4_reg_600_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_4_reg_600[5]),
        .Q(pix_4_reg_600[5]),
        .R(1'b0));
  FDRE \pix_4_reg_600_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_4_reg_600[6]),
        .Q(pix_4_reg_600[6]),
        .R(1'b0));
  FDRE \pix_4_reg_600_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_4_reg_600[7]),
        .Q(pix_4_reg_600[7]),
        .R(1'b0));
  FDRE \pix_4_reg_600_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_4_reg_600[8]),
        .Q(pix_4_reg_600[8]),
        .R(1'b0));
  FDRE \pix_4_reg_600_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_4_reg_600[9]),
        .Q(pix_4_reg_600[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \pix_reg_610[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_11001),
        .O(ap_phi_reg_pp0_iter4_b_1_reg_7510));
  FDRE \pix_reg_610_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_610[0]),
        .Q(pix_reg_610_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \pix_reg_610_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_610[1]),
        .Q(pix_reg_610_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \pix_reg_610_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_610[2]),
        .Q(pix_reg_610_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \pix_reg_610_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_610[3]),
        .Q(pix_reg_610_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \pix_reg_610_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_610[4]),
        .Q(pix_reg_610_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \pix_reg_610_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_610[5]),
        .Q(pix_reg_610_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \pix_reg_610_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_610[6]),
        .Q(pix_reg_610_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \pix_reg_610_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_610[7]),
        .Q(pix_reg_610_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \pix_reg_610_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_610[8]),
        .Q(pix_reg_610_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \pix_reg_610_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pix_reg_610[9]),
        .Q(pix_reg_610_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \pix_reg_610_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_reg_610[0]),
        .Q(pix_reg_610[0]),
        .R(1'b0));
  FDRE \pix_reg_610_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_reg_610[1]),
        .Q(pix_reg_610[1]),
        .R(1'b0));
  FDRE \pix_reg_610_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_reg_610[2]),
        .Q(pix_reg_610[2]),
        .R(1'b0));
  FDRE \pix_reg_610_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_reg_610[3]),
        .Q(pix_reg_610[3]),
        .R(1'b0));
  FDRE \pix_reg_610_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_reg_610[4]),
        .Q(pix_reg_610[4]),
        .R(1'b0));
  FDRE \pix_reg_610_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_reg_610[5]),
        .Q(pix_reg_610[5]),
        .R(1'b0));
  FDRE \pix_reg_610_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_reg_610[6]),
        .Q(pix_reg_610[6]),
        .R(1'b0));
  FDRE \pix_reg_610_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_reg_610[7]),
        .Q(pix_reg_610[7]),
        .R(1'b0));
  FDRE \pix_reg_610_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_reg_610[8]),
        .Q(pix_reg_610[8]),
        .R(1'b0));
  FDRE \pix_reg_610_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_b_1_reg_7510),
        .D(ap_phi_reg_pp0_iter3_pix_reg_610[9]),
        .Q(pix_reg_610[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_2422[11]_i_1 
       (.I0(red_i_reg_560),
        .I1(ap_block_pp0_stage0_11001),
        .O(r_reg_2422));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \r_reg_2422[11]_i_10 
       (.I0(add_ln820_1_reg_2405[2]),
        .I1(add_ln820_1_reg_2405[5]),
        .I2(add_ln820_1_reg_2405[6]),
        .I3(add_ln820_1_reg_2405[12]),
        .I4(add_ln820_1_reg_2405[4]),
        .I5(add_ln820_1_reg_2405[3]),
        .O(\r_reg_2422[11]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \r_reg_2422[11]_i_11 
       (.I0(add_ln820_1_reg_2405[8]),
        .I1(add_ln820_1_reg_2405[6]),
        .I2(\r_reg_2422[7]_i_21_n_5 ),
        .I3(add_ln820_1_reg_2405[5]),
        .I4(add_ln820_1_reg_2405[7]),
        .I5(add_ln820_1_reg_2405[9]),
        .O(\r_reg_2422[11]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h5595555555555555)) 
    \r_reg_2422[11]_i_12 
       (.I0(add_ln820_1_reg_2405[9]),
        .I1(add_ln820_1_reg_2405[7]),
        .I2(add_ln820_1_reg_2405[5]),
        .I3(\r_reg_2422[7]_i_21_n_5 ),
        .I4(add_ln820_1_reg_2405[6]),
        .I5(add_ln820_1_reg_2405[8]),
        .O(\r_reg_2422[11]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_2422[11]_i_3 
       (.I0(pix_3_reg_536_pp0_iter4_reg[9]),
        .I1(red_i_reg_560),
        .O(\r_reg_2422[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_2422[11]_i_4 
       (.I0(pix_3_reg_536_pp0_iter4_reg[8]),
        .I1(red_i_reg_560),
        .O(\r_reg_2422[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00000000000000D5)) 
    \r_reg_2422[11]_i_5 
       (.I0(add_ln820_1_reg_2405[12]),
        .I1(add_ln820_1_reg_2405[1]),
        .I2(add_ln820_1_reg_2405[0]),
        .I3(\r_reg_2422[11]_i_9_n_5 ),
        .I4(\r_reg_2422[11]_i_10_n_5 ),
        .I5(red_i_reg_560),
        .O(\r_reg_2422[11]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h1411)) 
    \r_reg_2422[11]_i_6 
       (.I0(red_i_reg_560),
        .I1(add_ln820_1_reg_2405[11]),
        .I2(\r_reg_2422[11]_i_11_n_5 ),
        .I3(add_ln820_1_reg_2405[10]),
        .O(\r_reg_2422[11]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFF960096)) 
    \r_reg_2422[11]_i_7 
       (.I0(pix_3_reg_536_pp0_iter4_reg[9]),
        .I1(\r_reg_2422[11]_i_11_n_5 ),
        .I2(add_ln820_1_reg_2405[10]),
        .I3(red_i_reg_560),
        .I4(pix_reg_610_pp0_iter4_reg[9]),
        .O(\r_reg_2422[11]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \r_reg_2422[11]_i_8 
       (.I0(pix_3_reg_536_pp0_iter4_reg[8]),
        .I1(\r_reg_2422[11]_i_12_n_5 ),
        .I2(red_i_reg_560),
        .I3(pix_reg_610_pp0_iter4_reg[8]),
        .O(\r_reg_2422[11]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \r_reg_2422[11]_i_9 
       (.I0(add_ln820_1_reg_2405[7]),
        .I1(add_ln820_1_reg_2405[10]),
        .I2(add_ln820_1_reg_2405[11]),
        .I3(add_ln820_1_reg_2405[12]),
        .I4(add_ln820_1_reg_2405[9]),
        .I5(add_ln820_1_reg_2405[8]),
        .O(\r_reg_2422[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_2422[7]_i_10 
       (.I0(pix_3_reg_536_pp0_iter4_reg[0]),
        .I1(red_i_reg_560),
        .O(\r_reg_2422[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \r_reg_2422[7]_i_11 
       (.I0(pix_3_reg_536_pp0_iter4_reg[7]),
        .I1(\r_reg_2422[7]_i_19_n_5 ),
        .I2(red_i_reg_560),
        .I3(pix_reg_610_pp0_iter4_reg[7]),
        .O(\r_reg_2422[7]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \r_reg_2422[7]_i_12 
       (.I0(pix_3_reg_536_pp0_iter4_reg[6]),
        .I1(\r_reg_2422[7]_i_20_n_5 ),
        .I2(red_i_reg_560),
        .I3(pix_reg_610_pp0_iter4_reg[6]),
        .O(\r_reg_2422[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFA6590000A659)) 
    \r_reg_2422[7]_i_13 
       (.I0(pix_3_reg_536_pp0_iter4_reg[5]),
        .I1(add_ln820_1_reg_2405[5]),
        .I2(\r_reg_2422[7]_i_21_n_5 ),
        .I3(add_ln820_1_reg_2405[6]),
        .I4(red_i_reg_560),
        .I5(pix_reg_610_pp0_iter4_reg[5]),
        .O(\r_reg_2422[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'hFF960096)) 
    \r_reg_2422[7]_i_14 
       (.I0(pix_3_reg_536_pp0_iter4_reg[4]),
        .I1(\r_reg_2422[7]_i_21_n_5 ),
        .I2(add_ln820_1_reg_2405[5]),
        .I3(red_i_reg_560),
        .I4(pix_reg_610_pp0_iter4_reg[4]),
        .O(\r_reg_2422[7]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \r_reg_2422[7]_i_15 
       (.I0(pix_3_reg_536_pp0_iter4_reg[3]),
        .I1(\r_reg_2422[7]_i_22_n_5 ),
        .I2(red_i_reg_560),
        .I3(pix_reg_610_pp0_iter4_reg[3]),
        .O(\r_reg_2422[7]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \r_reg_2422[7]_i_16 
       (.I0(pix_3_reg_536_pp0_iter4_reg[2]),
        .I1(\r_reg_2422[7]_i_23_n_5 ),
        .I2(red_i_reg_560),
        .I3(pix_reg_610_pp0_iter4_reg[2]),
        .O(\r_reg_2422[7]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \r_reg_2422[7]_i_17 
       (.I0(pix_3_reg_536_pp0_iter4_reg[1]),
        .I1(\r_reg_2422[7]_i_24_n_5 ),
        .I2(red_i_reg_560),
        .I3(pix_reg_610_pp0_iter4_reg[1]),
        .O(\r_reg_2422[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF6A9500006A95)) 
    \r_reg_2422[7]_i_18 
       (.I0(pix_3_reg_536_pp0_iter4_reg[0]),
        .I1(add_ln820_1_reg_2405[12]),
        .I2(add_ln820_1_reg_2405[0]),
        .I3(add_ln820_1_reg_2405[1]),
        .I4(red_i_reg_560),
        .I5(pix_reg_610_pp0_iter4_reg[0]),
        .O(\r_reg_2422[7]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h59555555)) 
    \r_reg_2422[7]_i_19 
       (.I0(add_ln820_1_reg_2405[8]),
        .I1(add_ln820_1_reg_2405[6]),
        .I2(\r_reg_2422[7]_i_21_n_5 ),
        .I3(add_ln820_1_reg_2405[5]),
        .I4(add_ln820_1_reg_2405[7]),
        .O(\r_reg_2422[7]_i_19_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_reg_2422[7]_i_2 
       (.I0(red_i_reg_560),
        .O(\r_reg_2422[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h5955)) 
    \r_reg_2422[7]_i_20 
       (.I0(add_ln820_1_reg_2405[7]),
        .I1(add_ln820_1_reg_2405[5]),
        .I2(\r_reg_2422[7]_i_21_n_5 ),
        .I3(add_ln820_1_reg_2405[6]),
        .O(\r_reg_2422[7]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \r_reg_2422[7]_i_21 
       (.I0(add_ln820_1_reg_2405[3]),
        .I1(add_ln820_1_reg_2405[1]),
        .I2(add_ln820_1_reg_2405[0]),
        .I3(add_ln820_1_reg_2405[12]),
        .I4(add_ln820_1_reg_2405[2]),
        .I5(add_ln820_1_reg_2405[4]),
        .O(\r_reg_2422[7]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \r_reg_2422[7]_i_22 
       (.I0(add_ln820_1_reg_2405[4]),
        .I1(add_ln820_1_reg_2405[2]),
        .I2(add_ln820_1_reg_2405[12]),
        .I3(add_ln820_1_reg_2405[0]),
        .I4(add_ln820_1_reg_2405[1]),
        .I5(add_ln820_1_reg_2405[3]),
        .O(\r_reg_2422[7]_i_22_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \r_reg_2422[7]_i_23 
       (.I0(add_ln820_1_reg_2405[3]),
        .I1(add_ln820_1_reg_2405[1]),
        .I2(add_ln820_1_reg_2405[0]),
        .I3(add_ln820_1_reg_2405[12]),
        .I4(add_ln820_1_reg_2405[2]),
        .O(\r_reg_2422[7]_i_23_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \r_reg_2422[7]_i_24 
       (.I0(add_ln820_1_reg_2405[2]),
        .I1(add_ln820_1_reg_2405[12]),
        .I2(add_ln820_1_reg_2405[0]),
        .I3(add_ln820_1_reg_2405[1]),
        .O(\r_reg_2422[7]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_2422[7]_i_3 
       (.I0(pix_3_reg_536_pp0_iter4_reg[7]),
        .I1(red_i_reg_560),
        .O(\r_reg_2422[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_2422[7]_i_4 
       (.I0(pix_3_reg_536_pp0_iter4_reg[6]),
        .I1(red_i_reg_560),
        .O(\r_reg_2422[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_2422[7]_i_5 
       (.I0(pix_3_reg_536_pp0_iter4_reg[5]),
        .I1(red_i_reg_560),
        .O(\r_reg_2422[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_2422[7]_i_6 
       (.I0(pix_3_reg_536_pp0_iter4_reg[4]),
        .I1(red_i_reg_560),
        .O(\r_reg_2422[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_2422[7]_i_7 
       (.I0(pix_3_reg_536_pp0_iter4_reg[3]),
        .I1(red_i_reg_560),
        .O(\r_reg_2422[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_2422[7]_i_8 
       (.I0(pix_3_reg_536_pp0_iter4_reg[2]),
        .I1(red_i_reg_560),
        .O(\r_reg_2422[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_2422[7]_i_9 
       (.I0(pix_3_reg_536_pp0_iter4_reg[1]),
        .I1(red_i_reg_560),
        .O(\r_reg_2422[7]_i_9_n_5 ));
  FDRE \r_reg_2422_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_2422_reg[7]_i_1_n_20 ),
        .Q(\r_reg_2422_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \r_reg_2422_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_2422_reg[11]_i_2_n_18 ),
        .Q(\r_reg_2422_reg_n_5_[10] ),
        .R(r_reg_2422));
  FDRE \r_reg_2422_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_2422_reg[11]_i_2_n_17 ),
        .Q(\r_reg_2422_reg_n_5_[11] ),
        .R(r_reg_2422));
  CARRY8 \r_reg_2422_reg[11]_i_2 
       (.CI(\r_reg_2422_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_r_reg_2422_reg[11]_i_2_CO_UNCONNECTED [7:3],\r_reg_2422_reg[11]_i_2_n_10 ,\r_reg_2422_reg[11]_i_2_n_11 ,\r_reg_2422_reg[11]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_reg_2422[11]_i_3_n_5 ,\r_reg_2422[11]_i_4_n_5 }),
        .O({\NLW_r_reg_2422_reg[11]_i_2_O_UNCONNECTED [7:4],\r_reg_2422_reg[11]_i_2_n_17 ,\r_reg_2422_reg[11]_i_2_n_18 ,\r_reg_2422_reg[11]_i_2_n_19 ,\r_reg_2422_reg[11]_i_2_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,\r_reg_2422[11]_i_5_n_5 ,\r_reg_2422[11]_i_6_n_5 ,\r_reg_2422[11]_i_7_n_5 ,\r_reg_2422[11]_i_8_n_5 }));
  FDRE \r_reg_2422_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_2422_reg[7]_i_1_n_19 ),
        .Q(\r_reg_2422_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \r_reg_2422_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_2422_reg[7]_i_1_n_18 ),
        .Q(\r_reg_2422_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \r_reg_2422_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_2422_reg[7]_i_1_n_17 ),
        .Q(\r_reg_2422_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \r_reg_2422_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_2422_reg[7]_i_1_n_16 ),
        .Q(\r_reg_2422_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \r_reg_2422_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_2422_reg[7]_i_1_n_15 ),
        .Q(\r_reg_2422_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \r_reg_2422_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_2422_reg[7]_i_1_n_14 ),
        .Q(\r_reg_2422_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \r_reg_2422_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_2422_reg[7]_i_1_n_13 ),
        .Q(\r_reg_2422_reg_n_5_[7] ),
        .R(1'b0));
  CARRY8 \r_reg_2422_reg[7]_i_1 
       (.CI(\r_reg_2422[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\r_reg_2422_reg[7]_i_1_n_5 ,\r_reg_2422_reg[7]_i_1_n_6 ,\r_reg_2422_reg[7]_i_1_n_7 ,\r_reg_2422_reg[7]_i_1_n_8 ,\r_reg_2422_reg[7]_i_1_n_9 ,\r_reg_2422_reg[7]_i_1_n_10 ,\r_reg_2422_reg[7]_i_1_n_11 ,\r_reg_2422_reg[7]_i_1_n_12 }),
        .DI({\r_reg_2422[7]_i_3_n_5 ,\r_reg_2422[7]_i_4_n_5 ,\r_reg_2422[7]_i_5_n_5 ,\r_reg_2422[7]_i_6_n_5 ,\r_reg_2422[7]_i_7_n_5 ,\r_reg_2422[7]_i_8_n_5 ,\r_reg_2422[7]_i_9_n_5 ,\r_reg_2422[7]_i_10_n_5 }),
        .O({\r_reg_2422_reg[7]_i_1_n_13 ,\r_reg_2422_reg[7]_i_1_n_14 ,\r_reg_2422_reg[7]_i_1_n_15 ,\r_reg_2422_reg[7]_i_1_n_16 ,\r_reg_2422_reg[7]_i_1_n_17 ,\r_reg_2422_reg[7]_i_1_n_18 ,\r_reg_2422_reg[7]_i_1_n_19 ,\r_reg_2422_reg[7]_i_1_n_20 }),
        .S({\r_reg_2422[7]_i_11_n_5 ,\r_reg_2422[7]_i_12_n_5 ,\r_reg_2422[7]_i_13_n_5 ,\r_reg_2422[7]_i_14_n_5 ,\r_reg_2422[7]_i_15_n_5 ,\r_reg_2422[7]_i_16_n_5 ,\r_reg_2422[7]_i_17_n_5 ,\r_reg_2422[7]_i_18_n_5 }));
  FDRE \r_reg_2422_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_2422_reg[11]_i_2_n_20 ),
        .Q(\r_reg_2422_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \r_reg_2422_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\r_reg_2422_reg[11]_i_2_n_19 ),
        .Q(\r_reg_2422_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_bram_0_i_1__3
       (.I0(ap_condition_326),
        .I1(cmp59_i_reg_545),
        .I2(icmp_ln643_reg_2122),
        .I3(\icmp_ln633_reg_2118_reg_n_5_[0] ),
        .O(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln817_reg_2385[10]_i_2 
       (.I0(zext_ln790_1_reg_2333[9]),
        .I1(ap_phi_reg_pp0_iter3_upleft_reg_629[9]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_upleft_2_reg_620[9]),
        .O(\sub_ln817_reg_2385[10]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln817_reg_2385[10]_i_3 
       (.I0(zext_ln790_1_reg_2333[8]),
        .I1(ap_phi_reg_pp0_iter3_upleft_reg_629[8]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_upleft_2_reg_620[8]),
        .O(\sub_ln817_reg_2385[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln817_reg_2385[7]_i_2 
       (.I0(zext_ln790_1_reg_2333[7]),
        .I1(ap_phi_reg_pp0_iter3_upleft_reg_629[7]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_upleft_2_reg_620[7]),
        .O(\sub_ln817_reg_2385[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln817_reg_2385[7]_i_3 
       (.I0(zext_ln790_1_reg_2333[6]),
        .I1(ap_phi_reg_pp0_iter3_upleft_reg_629[6]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_upleft_2_reg_620[6]),
        .O(\sub_ln817_reg_2385[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln817_reg_2385[7]_i_4 
       (.I0(zext_ln790_1_reg_2333[5]),
        .I1(ap_phi_reg_pp0_iter3_upleft_reg_629[5]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_upleft_2_reg_620[5]),
        .O(\sub_ln817_reg_2385[7]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln817_reg_2385[7]_i_5 
       (.I0(zext_ln790_1_reg_2333[4]),
        .I1(ap_phi_reg_pp0_iter3_upleft_reg_629[4]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_upleft_2_reg_620[4]),
        .O(\sub_ln817_reg_2385[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln817_reg_2385[7]_i_6 
       (.I0(zext_ln790_1_reg_2333[3]),
        .I1(ap_phi_reg_pp0_iter3_upleft_reg_629[3]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_upleft_2_reg_620[3]),
        .O(\sub_ln817_reg_2385[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln817_reg_2385[7]_i_7 
       (.I0(zext_ln790_1_reg_2333[2]),
        .I1(ap_phi_reg_pp0_iter3_upleft_reg_629[2]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_upleft_2_reg_620[2]),
        .O(\sub_ln817_reg_2385[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln817_reg_2385[7]_i_8 
       (.I0(zext_ln790_1_reg_2333[1]),
        .I1(ap_phi_reg_pp0_iter3_upleft_reg_629[1]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_upleft_2_reg_620[1]),
        .O(\sub_ln817_reg_2385[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln817_reg_2385[7]_i_9 
       (.I0(zext_ln790_1_reg_2333[0]),
        .I1(ap_phi_reg_pp0_iter3_upleft_reg_629[0]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_upleft_2_reg_620[0]),
        .O(\sub_ln817_reg_2385[7]_i_9_n_5 ));
  FDRE \sub_ln817_reg_2385_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1545_p23_out[0]),
        .Q(sub_ln817_reg_2385[0]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2385_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1545_p23_out[10]),
        .Q(sub_ln817_reg_2385[10]),
        .R(1'b0));
  CARRY8 \sub_ln817_reg_2385_reg[10]_i_1 
       (.CI(\sub_ln817_reg_2385_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_ln817_reg_2385_reg[10]_i_1_CO_UNCONNECTED [7:2],\sub_ln817_reg_2385_reg[10]_i_1_n_11 ,\sub_ln817_reg_2385_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln790_1_reg_2333[9:8]}),
        .O({\NLW_sub_ln817_reg_2385_reg[10]_i_1_O_UNCONNECTED [7:3],sub_ln817_fu_1545_p23_out[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sub_ln817_reg_2385[10]_i_2_n_5 ,\sub_ln817_reg_2385[10]_i_3_n_5 }));
  FDRE \sub_ln817_reg_2385_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1545_p23_out[1]),
        .Q(sub_ln817_reg_2385[1]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2385_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1545_p23_out[2]),
        .Q(sub_ln817_reg_2385[2]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2385_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1545_p23_out[3]),
        .Q(sub_ln817_reg_2385[3]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2385_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1545_p23_out[4]),
        .Q(sub_ln817_reg_2385[4]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2385_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1545_p23_out[5]),
        .Q(sub_ln817_reg_2385[5]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2385_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1545_p23_out[6]),
        .Q(sub_ln817_reg_2385[6]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2385_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1545_p23_out[7]),
        .Q(sub_ln817_reg_2385[7]),
        .R(1'b0));
  CARRY8 \sub_ln817_reg_2385_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln817_reg_2385_reg[7]_i_1_n_5 ,\sub_ln817_reg_2385_reg[7]_i_1_n_6 ,\sub_ln817_reg_2385_reg[7]_i_1_n_7 ,\sub_ln817_reg_2385_reg[7]_i_1_n_8 ,\sub_ln817_reg_2385_reg[7]_i_1_n_9 ,\sub_ln817_reg_2385_reg[7]_i_1_n_10 ,\sub_ln817_reg_2385_reg[7]_i_1_n_11 ,\sub_ln817_reg_2385_reg[7]_i_1_n_12 }),
        .DI(zext_ln790_1_reg_2333[7:0]),
        .O(sub_ln817_fu_1545_p23_out[7:0]),
        .S({\sub_ln817_reg_2385[7]_i_2_n_5 ,\sub_ln817_reg_2385[7]_i_3_n_5 ,\sub_ln817_reg_2385[7]_i_4_n_5 ,\sub_ln817_reg_2385[7]_i_5_n_5 ,\sub_ln817_reg_2385[7]_i_6_n_5 ,\sub_ln817_reg_2385[7]_i_7_n_5 ,\sub_ln817_reg_2385[7]_i_8_n_5 ,\sub_ln817_reg_2385[7]_i_9_n_5 }));
  FDRE \sub_ln817_reg_2385_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1545_p23_out[8]),
        .Q(sub_ln817_reg_2385[8]),
        .R(1'b0));
  FDRE \sub_ln817_reg_2385_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln817_fu_1545_p23_out[9]),
        .Q(sub_ln817_reg_2385[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln818_reg_2390[10]_i_2 
       (.I0(zext_ln791_reg_2345_reg[9]),
        .I1(ap_phi_reg_pp0_iter3_downleft_reg_591[9]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_downleft_2_reg_582[9]),
        .O(\sub_ln818_reg_2390[10]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln818_reg_2390[10]_i_3 
       (.I0(zext_ln791_reg_2345_reg[8]),
        .I1(ap_phi_reg_pp0_iter3_downleft_reg_591[8]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_downleft_2_reg_582[8]),
        .O(\sub_ln818_reg_2390[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln818_reg_2390[7]_i_2 
       (.I0(zext_ln791_reg_2345_reg[7]),
        .I1(ap_phi_reg_pp0_iter3_downleft_reg_591[7]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_downleft_2_reg_582[7]),
        .O(\sub_ln818_reg_2390[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln818_reg_2390[7]_i_3 
       (.I0(zext_ln791_reg_2345_reg[6]),
        .I1(ap_phi_reg_pp0_iter3_downleft_reg_591[6]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_downleft_2_reg_582[6]),
        .O(\sub_ln818_reg_2390[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln818_reg_2390[7]_i_4 
       (.I0(zext_ln791_reg_2345_reg[5]),
        .I1(ap_phi_reg_pp0_iter3_downleft_reg_591[5]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_downleft_2_reg_582[5]),
        .O(\sub_ln818_reg_2390[7]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln818_reg_2390[7]_i_5 
       (.I0(zext_ln791_reg_2345_reg[4]),
        .I1(ap_phi_reg_pp0_iter3_downleft_reg_591[4]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_downleft_2_reg_582[4]),
        .O(\sub_ln818_reg_2390[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln818_reg_2390[7]_i_6 
       (.I0(zext_ln791_reg_2345_reg[3]),
        .I1(ap_phi_reg_pp0_iter3_downleft_reg_591[3]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_downleft_2_reg_582[3]),
        .O(\sub_ln818_reg_2390[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln818_reg_2390[7]_i_7 
       (.I0(zext_ln791_reg_2345_reg[2]),
        .I1(ap_phi_reg_pp0_iter3_downleft_reg_591[2]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_downleft_2_reg_582[2]),
        .O(\sub_ln818_reg_2390[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln818_reg_2390[7]_i_8 
       (.I0(zext_ln791_reg_2345_reg[1]),
        .I1(ap_phi_reg_pp0_iter3_downleft_reg_591[1]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_downleft_2_reg_582[1]),
        .O(\sub_ln818_reg_2390[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln818_reg_2390[7]_i_9 
       (.I0(zext_ln791_reg_2345_reg[0]),
        .I1(ap_phi_reg_pp0_iter3_downleft_reg_591[0]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter3_downleft_2_reg_582[0]),
        .O(\sub_ln818_reg_2390[7]_i_9_n_5 ));
  FDRE \sub_ln818_reg_2390_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1561_p22_out[0]),
        .Q(sub_ln818_reg_2390[0]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2390_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1561_p22_out[10]),
        .Q(sub_ln818_reg_2390[10]),
        .R(1'b0));
  CARRY8 \sub_ln818_reg_2390_reg[10]_i_1 
       (.CI(\sub_ln818_reg_2390_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_ln818_reg_2390_reg[10]_i_1_CO_UNCONNECTED [7:2],\sub_ln818_reg_2390_reg[10]_i_1_n_11 ,\sub_ln818_reg_2390_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln791_reg_2345_reg[9:8]}),
        .O({\NLW_sub_ln818_reg_2390_reg[10]_i_1_O_UNCONNECTED [7:3],sub_ln818_fu_1561_p22_out[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sub_ln818_reg_2390[10]_i_2_n_5 ,\sub_ln818_reg_2390[10]_i_3_n_5 }));
  FDRE \sub_ln818_reg_2390_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1561_p22_out[1]),
        .Q(sub_ln818_reg_2390[1]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2390_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1561_p22_out[2]),
        .Q(sub_ln818_reg_2390[2]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2390_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1561_p22_out[3]),
        .Q(sub_ln818_reg_2390[3]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2390_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1561_p22_out[4]),
        .Q(sub_ln818_reg_2390[4]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2390_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1561_p22_out[5]),
        .Q(sub_ln818_reg_2390[5]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2390_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1561_p22_out[6]),
        .Q(sub_ln818_reg_2390[6]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2390_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1561_p22_out[7]),
        .Q(sub_ln818_reg_2390[7]),
        .R(1'b0));
  CARRY8 \sub_ln818_reg_2390_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln818_reg_2390_reg[7]_i_1_n_5 ,\sub_ln818_reg_2390_reg[7]_i_1_n_6 ,\sub_ln818_reg_2390_reg[7]_i_1_n_7 ,\sub_ln818_reg_2390_reg[7]_i_1_n_8 ,\sub_ln818_reg_2390_reg[7]_i_1_n_9 ,\sub_ln818_reg_2390_reg[7]_i_1_n_10 ,\sub_ln818_reg_2390_reg[7]_i_1_n_11 ,\sub_ln818_reg_2390_reg[7]_i_1_n_12 }),
        .DI(zext_ln791_reg_2345_reg[7:0]),
        .O(sub_ln818_fu_1561_p22_out[7:0]),
        .S({\sub_ln818_reg_2390[7]_i_2_n_5 ,\sub_ln818_reg_2390[7]_i_3_n_5 ,\sub_ln818_reg_2390[7]_i_4_n_5 ,\sub_ln818_reg_2390[7]_i_5_n_5 ,\sub_ln818_reg_2390[7]_i_6_n_5 ,\sub_ln818_reg_2390[7]_i_7_n_5 ,\sub_ln818_reg_2390[7]_i_8_n_5 ,\sub_ln818_reg_2390[7]_i_9_n_5 }));
  FDRE \sub_ln818_reg_2390_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1561_p22_out[8]),
        .Q(sub_ln818_reg_2390[8]),
        .R(1'b0));
  FDRE \sub_ln818_reg_2390_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln818_fu_1561_p22_out[9]),
        .Q(sub_ln818_reg_2390[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln819_reg_2395[10]_i_2 
       (.I0(zext_ln792_reg_2357_reg[9]),
        .I1(p_0_0_0_0_09141500_i_fu_224[9]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[9]),
        .O(\sub_ln819_reg_2395[10]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln819_reg_2395[10]_i_3 
       (.I0(zext_ln792_reg_2357_reg[8]),
        .I1(p_0_0_0_0_09141500_i_fu_224[8]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[8]),
        .O(\sub_ln819_reg_2395[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln819_reg_2395[7]_i_2 
       (.I0(zext_ln792_reg_2357_reg[7]),
        .I1(p_0_0_0_0_09141500_i_fu_224[7]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[7]),
        .O(\sub_ln819_reg_2395[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln819_reg_2395[7]_i_3 
       (.I0(zext_ln792_reg_2357_reg[6]),
        .I1(p_0_0_0_0_09141500_i_fu_224[6]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[6]),
        .O(\sub_ln819_reg_2395[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln819_reg_2395[7]_i_4 
       (.I0(zext_ln792_reg_2357_reg[5]),
        .I1(p_0_0_0_0_09141500_i_fu_224[5]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[5]),
        .O(\sub_ln819_reg_2395[7]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln819_reg_2395[7]_i_5 
       (.I0(zext_ln792_reg_2357_reg[4]),
        .I1(p_0_0_0_0_09141500_i_fu_224[4]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[4]),
        .O(\sub_ln819_reg_2395[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln819_reg_2395[7]_i_6 
       (.I0(zext_ln792_reg_2357_reg[3]),
        .I1(p_0_0_0_0_09141500_i_fu_224[3]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[3]),
        .O(\sub_ln819_reg_2395[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln819_reg_2395[7]_i_7 
       (.I0(zext_ln792_reg_2357_reg[2]),
        .I1(p_0_0_0_0_09141500_i_fu_224[2]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[2]),
        .O(\sub_ln819_reg_2395[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln819_reg_2395[7]_i_8 
       (.I0(zext_ln792_reg_2357_reg[1]),
        .I1(p_0_0_0_0_09141500_i_fu_224[1]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[1]),
        .O(\sub_ln819_reg_2395[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln819_reg_2395[7]_i_9 
       (.I0(zext_ln792_reg_2357_reg[0]),
        .I1(p_0_0_0_0_09141500_i_fu_224[0]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161504_i_fu_232__0[0]),
        .O(\sub_ln819_reg_2395[7]_i_9_n_5 ));
  FDRE \sub_ln819_reg_2395_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1577_p21_out[0]),
        .Q(sub_ln819_reg_2395[0]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2395_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1577_p21_out[10]),
        .Q(sub_ln819_reg_2395[10]),
        .R(1'b0));
  CARRY8 \sub_ln819_reg_2395_reg[10]_i_1 
       (.CI(\sub_ln819_reg_2395_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_ln819_reg_2395_reg[10]_i_1_CO_UNCONNECTED [7:2],\sub_ln819_reg_2395_reg[10]_i_1_n_11 ,\sub_ln819_reg_2395_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln792_reg_2357_reg[9:8]}),
        .O({\NLW_sub_ln819_reg_2395_reg[10]_i_1_O_UNCONNECTED [7:3],sub_ln819_fu_1577_p21_out[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sub_ln819_reg_2395[10]_i_2_n_5 ,\sub_ln819_reg_2395[10]_i_3_n_5 }));
  FDRE \sub_ln819_reg_2395_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1577_p21_out[1]),
        .Q(sub_ln819_reg_2395[1]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2395_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1577_p21_out[2]),
        .Q(sub_ln819_reg_2395[2]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2395_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1577_p21_out[3]),
        .Q(sub_ln819_reg_2395[3]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2395_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1577_p21_out[4]),
        .Q(sub_ln819_reg_2395[4]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2395_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1577_p21_out[5]),
        .Q(sub_ln819_reg_2395[5]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2395_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1577_p21_out[6]),
        .Q(sub_ln819_reg_2395[6]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2395_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1577_p21_out[7]),
        .Q(sub_ln819_reg_2395[7]),
        .R(1'b0));
  CARRY8 \sub_ln819_reg_2395_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln819_reg_2395_reg[7]_i_1_n_5 ,\sub_ln819_reg_2395_reg[7]_i_1_n_6 ,\sub_ln819_reg_2395_reg[7]_i_1_n_7 ,\sub_ln819_reg_2395_reg[7]_i_1_n_8 ,\sub_ln819_reg_2395_reg[7]_i_1_n_9 ,\sub_ln819_reg_2395_reg[7]_i_1_n_10 ,\sub_ln819_reg_2395_reg[7]_i_1_n_11 ,\sub_ln819_reg_2395_reg[7]_i_1_n_12 }),
        .DI(zext_ln792_reg_2357_reg[7:0]),
        .O(sub_ln819_fu_1577_p21_out[7:0]),
        .S({\sub_ln819_reg_2395[7]_i_2_n_5 ,\sub_ln819_reg_2395[7]_i_3_n_5 ,\sub_ln819_reg_2395[7]_i_4_n_5 ,\sub_ln819_reg_2395[7]_i_5_n_5 ,\sub_ln819_reg_2395[7]_i_6_n_5 ,\sub_ln819_reg_2395[7]_i_7_n_5 ,\sub_ln819_reg_2395[7]_i_8_n_5 ,\sub_ln819_reg_2395[7]_i_9_n_5 }));
  FDRE \sub_ln819_reg_2395_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1577_p21_out[8]),
        .Q(sub_ln819_reg_2395[8]),
        .R(1'b0));
  FDRE \sub_ln819_reg_2395_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln819_fu_1577_p21_out[9]),
        .Q(sub_ln819_reg_2395[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln820_reg_2400[10]_i_2 
       (.I0(zext_ln793_reg_2369_reg[9]),
        .I1(p_0_0_0_0_09081512_i_fu_248[9]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[9]),
        .O(\sub_ln820_reg_2400[10]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln820_reg_2400[10]_i_3 
       (.I0(zext_ln793_reg_2369_reg[8]),
        .I1(p_0_0_0_0_09081512_i_fu_248[8]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[8]),
        .O(\sub_ln820_reg_2400[10]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln820_reg_2400[7]_i_2 
       (.I0(zext_ln793_reg_2369_reg[7]),
        .I1(p_0_0_0_0_09081512_i_fu_248[7]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[7]),
        .O(\sub_ln820_reg_2400[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln820_reg_2400[7]_i_3 
       (.I0(zext_ln793_reg_2369_reg[6]),
        .I1(p_0_0_0_0_09081512_i_fu_248[6]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[6]),
        .O(\sub_ln820_reg_2400[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln820_reg_2400[7]_i_4 
       (.I0(zext_ln793_reg_2369_reg[5]),
        .I1(p_0_0_0_0_09081512_i_fu_248[5]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[5]),
        .O(\sub_ln820_reg_2400[7]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln820_reg_2400[7]_i_5 
       (.I0(zext_ln793_reg_2369_reg[4]),
        .I1(p_0_0_0_0_09081512_i_fu_248[4]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[4]),
        .O(\sub_ln820_reg_2400[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln820_reg_2400[7]_i_6 
       (.I0(zext_ln793_reg_2369_reg[3]),
        .I1(p_0_0_0_0_09081512_i_fu_248[3]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[3]),
        .O(\sub_ln820_reg_2400[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln820_reg_2400[7]_i_7 
       (.I0(zext_ln793_reg_2369_reg[2]),
        .I1(p_0_0_0_0_09081512_i_fu_248[2]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[2]),
        .O(\sub_ln820_reg_2400[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln820_reg_2400[7]_i_8 
       (.I0(zext_ln793_reg_2369_reg[1]),
        .I1(p_0_0_0_0_09081512_i_fu_248[1]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[1]),
        .O(\sub_ln820_reg_2400[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln820_reg_2400[7]_i_9 
       (.I0(zext_ln793_reg_2369_reg[0]),
        .I1(p_0_0_0_0_09081512_i_fu_248[0]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101516_i_fu_256[0]),
        .O(\sub_ln820_reg_2400[7]_i_9_n_5 ));
  FDRE \sub_ln820_reg_2400_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1593_p20_out[0]),
        .Q(sub_ln820_reg_2400[0]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2400_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1593_p20_out[10]),
        .Q(sub_ln820_reg_2400[10]),
        .R(1'b0));
  CARRY8 \sub_ln820_reg_2400_reg[10]_i_1 
       (.CI(\sub_ln820_reg_2400_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_ln820_reg_2400_reg[10]_i_1_CO_UNCONNECTED [7:2],\sub_ln820_reg_2400_reg[10]_i_1_n_11 ,\sub_ln820_reg_2400_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln793_reg_2369_reg[9:8]}),
        .O({\NLW_sub_ln820_reg_2400_reg[10]_i_1_O_UNCONNECTED [7:3],sub_ln820_fu_1593_p20_out[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sub_ln820_reg_2400[10]_i_2_n_5 ,\sub_ln820_reg_2400[10]_i_3_n_5 }));
  FDRE \sub_ln820_reg_2400_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1593_p20_out[1]),
        .Q(sub_ln820_reg_2400[1]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2400_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1593_p20_out[2]),
        .Q(sub_ln820_reg_2400[2]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2400_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1593_p20_out[3]),
        .Q(sub_ln820_reg_2400[3]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2400_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1593_p20_out[4]),
        .Q(sub_ln820_reg_2400[4]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2400_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1593_p20_out[5]),
        .Q(sub_ln820_reg_2400[5]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2400_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1593_p20_out[6]),
        .Q(sub_ln820_reg_2400[6]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2400_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1593_p20_out[7]),
        .Q(sub_ln820_reg_2400[7]),
        .R(1'b0));
  CARRY8 \sub_ln820_reg_2400_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln820_reg_2400_reg[7]_i_1_n_5 ,\sub_ln820_reg_2400_reg[7]_i_1_n_6 ,\sub_ln820_reg_2400_reg[7]_i_1_n_7 ,\sub_ln820_reg_2400_reg[7]_i_1_n_8 ,\sub_ln820_reg_2400_reg[7]_i_1_n_9 ,\sub_ln820_reg_2400_reg[7]_i_1_n_10 ,\sub_ln820_reg_2400_reg[7]_i_1_n_11 ,\sub_ln820_reg_2400_reg[7]_i_1_n_12 }),
        .DI(zext_ln793_reg_2369_reg[7:0]),
        .O(sub_ln820_fu_1593_p20_out[7:0]),
        .S({\sub_ln820_reg_2400[7]_i_2_n_5 ,\sub_ln820_reg_2400[7]_i_3_n_5 ,\sub_ln820_reg_2400[7]_i_4_n_5 ,\sub_ln820_reg_2400[7]_i_5_n_5 ,\sub_ln820_reg_2400[7]_i_6_n_5 ,\sub_ln820_reg_2400[7]_i_7_n_5 ,\sub_ln820_reg_2400[7]_i_8_n_5 ,\sub_ln820_reg_2400[7]_i_9_n_5 }));
  FDRE \sub_ln820_reg_2400_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1593_p20_out[8]),
        .Q(sub_ln820_reg_2400[8]),
        .R(1'b0));
  FDRE \sub_ln820_reg_2400_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln820_fu_1593_p20_out[9]),
        .Q(sub_ln820_reg_2400[9]),
        .R(1'b0));
  FDRE \tmp_6_i1_reg_2187_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[0]),
        .Q(tmp_6_i1_reg_2187[0]),
        .R(1'b0));
  FDRE \tmp_6_i1_reg_2187_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[1]),
        .Q(tmp_6_i1_reg_2187[1]),
        .R(1'b0));
  FDRE \tmp_6_i1_reg_2187_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[2]),
        .Q(tmp_6_i1_reg_2187[2]),
        .R(1'b0));
  FDRE \tmp_6_i1_reg_2187_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[3]),
        .Q(tmp_6_i1_reg_2187[3]),
        .R(1'b0));
  FDRE \tmp_6_i1_reg_2187_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[4]),
        .Q(tmp_6_i1_reg_2187[4]),
        .R(1'b0));
  FDRE \tmp_6_i1_reg_2187_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[5]),
        .Q(tmp_6_i1_reg_2187[5]),
        .R(1'b0));
  FDRE \tmp_6_i1_reg_2187_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[6]),
        .Q(tmp_6_i1_reg_2187[6]),
        .R(1'b0));
  FDRE \tmp_6_i1_reg_2187_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[7]),
        .Q(tmp_6_i1_reg_2187[7]),
        .R(1'b0));
  FDRE \tmp_6_i1_reg_2187_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[8]),
        .Q(tmp_6_i1_reg_2187[8]),
        .R(1'b0));
  FDRE \tmp_6_i1_reg_2187_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[9]),
        .Q(tmp_6_i1_reg_2187[9]),
        .R(1'b0));
  FDRE \tmp_7_i2_reg_2194_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[20]),
        .Q(tmp_7_i2_reg_2194[0]),
        .R(1'b0));
  FDRE \tmp_7_i2_reg_2194_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[21]),
        .Q(tmp_7_i2_reg_2194[1]),
        .R(1'b0));
  FDRE \tmp_7_i2_reg_2194_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[22]),
        .Q(tmp_7_i2_reg_2194[2]),
        .R(1'b0));
  FDRE \tmp_7_i2_reg_2194_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[23]),
        .Q(tmp_7_i2_reg_2194[3]),
        .R(1'b0));
  FDRE \tmp_7_i2_reg_2194_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[24]),
        .Q(tmp_7_i2_reg_2194[4]),
        .R(1'b0));
  FDRE \tmp_7_i2_reg_2194_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[25]),
        .Q(tmp_7_i2_reg_2194[5]),
        .R(1'b0));
  FDRE \tmp_7_i2_reg_2194_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[26]),
        .Q(tmp_7_i2_reg_2194[6]),
        .R(1'b0));
  FDRE \tmp_7_i2_reg_2194_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[27]),
        .Q(tmp_7_i2_reg_2194[7]),
        .R(1'b0));
  FDRE \tmp_7_i2_reg_2194_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[28]),
        .Q(tmp_7_i2_reg_2194[8]),
        .R(1'b0));
  FDRE \tmp_7_i2_reg_2194_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[29]),
        .Q(tmp_7_i2_reg_2194[9]),
        .R(1'b0));
  FDRE \tmp_9_i3_reg_2209_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[10]),
        .Q(tmp_9_i3_reg_2209[0]),
        .R(1'b0));
  FDRE \tmp_9_i3_reg_2209_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[11]),
        .Q(tmp_9_i3_reg_2209[1]),
        .R(1'b0));
  FDRE \tmp_9_i3_reg_2209_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[12]),
        .Q(tmp_9_i3_reg_2209[2]),
        .R(1'b0));
  FDRE \tmp_9_i3_reg_2209_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[13]),
        .Q(tmp_9_i3_reg_2209[3]),
        .R(1'b0));
  FDRE \tmp_9_i3_reg_2209_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[14]),
        .Q(tmp_9_i3_reg_2209[4]),
        .R(1'b0));
  FDRE \tmp_9_i3_reg_2209_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[15]),
        .Q(tmp_9_i3_reg_2209[5]),
        .R(1'b0));
  FDRE \tmp_9_i3_reg_2209_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[16]),
        .Q(tmp_9_i3_reg_2209[6]),
        .R(1'b0));
  FDRE \tmp_9_i3_reg_2209_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[17]),
        .Q(tmp_9_i3_reg_2209[7]),
        .R(1'b0));
  FDRE \tmp_9_i3_reg_2209_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[18]),
        .Q(tmp_9_i3_reg_2209[8]),
        .R(1'b0));
  FDRE \tmp_9_i3_reg_2209_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[19]),
        .Q(tmp_9_i3_reg_2209[9]),
        .R(1'b0));
  FDRE \tmp_i4_reg_2215_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[20]),
        .Q(tmp_i4_reg_2215[0]),
        .R(1'b0));
  FDRE \tmp_i4_reg_2215_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[21]),
        .Q(tmp_i4_reg_2215[1]),
        .R(1'b0));
  FDRE \tmp_i4_reg_2215_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[22]),
        .Q(tmp_i4_reg_2215[2]),
        .R(1'b0));
  FDRE \tmp_i4_reg_2215_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[23]),
        .Q(tmp_i4_reg_2215[3]),
        .R(1'b0));
  FDRE \tmp_i4_reg_2215_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[24]),
        .Q(tmp_i4_reg_2215[4]),
        .R(1'b0));
  FDRE \tmp_i4_reg_2215_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[25]),
        .Q(tmp_i4_reg_2215[5]),
        .R(1'b0));
  FDRE \tmp_i4_reg_2215_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[26]),
        .Q(tmp_i4_reg_2215[6]),
        .R(1'b0));
  FDRE \tmp_i4_reg_2215_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[27]),
        .Q(tmp_i4_reg_2215[7]),
        .R(1'b0));
  FDRE \tmp_i4_reg_2215_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[28]),
        .Q(tmp_i4_reg_2215[8]),
        .R(1'b0));
  FDRE \tmp_i4_reg_2215_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[29]),
        .Q(tmp_i4_reg_2215[9]),
        .R(1'b0));
  FDRE \trunc_ln654_1_reg_2202_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[0]),
        .Q(trunc_ln654_1_reg_2202[0]),
        .R(1'b0));
  FDRE \trunc_ln654_1_reg_2202_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[1]),
        .Q(trunc_ln654_1_reg_2202[1]),
        .R(1'b0));
  FDRE \trunc_ln654_1_reg_2202_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[2]),
        .Q(trunc_ln654_1_reg_2202[2]),
        .R(1'b0));
  FDRE \trunc_ln654_1_reg_2202_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[3]),
        .Q(trunc_ln654_1_reg_2202[3]),
        .R(1'b0));
  FDRE \trunc_ln654_1_reg_2202_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[4]),
        .Q(trunc_ln654_1_reg_2202[4]),
        .R(1'b0));
  FDRE \trunc_ln654_1_reg_2202_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[5]),
        .Q(trunc_ln654_1_reg_2202[5]),
        .R(1'b0));
  FDRE \trunc_ln654_1_reg_2202_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[6]),
        .Q(trunc_ln654_1_reg_2202[6]),
        .R(1'b0));
  FDRE \trunc_ln654_1_reg_2202_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[7]),
        .Q(trunc_ln654_1_reg_2202[7]),
        .R(1'b0));
  FDRE \trunc_ln654_1_reg_2202_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[8]),
        .Q(trunc_ln654_1_reg_2202[8]),
        .R(1'b0));
  FDRE \trunc_ln654_1_reg_2202_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_q1[9]),
        .Q(trunc_ln654_1_reg_2202[9]),
        .R(1'b0));
  FDRE \trunc_ln654_reg_2179_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[0]),
        .Q(trunc_ln654_reg_2179[0]),
        .R(1'b0));
  FDRE \trunc_ln654_reg_2179_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[1]),
        .Q(trunc_ln654_reg_2179[1]),
        .R(1'b0));
  FDRE \trunc_ln654_reg_2179_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[2]),
        .Q(trunc_ln654_reg_2179[2]),
        .R(1'b0));
  FDRE \trunc_ln654_reg_2179_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[3]),
        .Q(trunc_ln654_reg_2179[3]),
        .R(1'b0));
  FDRE \trunc_ln654_reg_2179_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[4]),
        .Q(trunc_ln654_reg_2179[4]),
        .R(1'b0));
  FDRE \trunc_ln654_reg_2179_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[5]),
        .Q(trunc_ln654_reg_2179[5]),
        .R(1'b0));
  FDRE \trunc_ln654_reg_2179_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[6]),
        .Q(trunc_ln654_reg_2179[6]),
        .R(1'b0));
  FDRE \trunc_ln654_reg_2179_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[7]),
        .Q(trunc_ln654_reg_2179[7]),
        .R(1'b0));
  FDRE \trunc_ln654_reg_2179_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[8]),
        .Q(trunc_ln654_reg_2179[8]),
        .R(1'b0));
  FDRE \trunc_ln654_reg_2179_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_q1[9]),
        .Q(trunc_ln654_reg_2179[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_220),
        .D(lineBuffer_1_address1[0]),
        .Q(\x_fu_220_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_220),
        .D(lineBuffer_1_address1[10]),
        .Q(\x_fu_220_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_220),
        .D(lineBuffer_1_address1[1]),
        .Q(\x_fu_220_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_220),
        .D(lineBuffer_1_address1[2]),
        .Q(\x_fu_220_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_220),
        .D(lineBuffer_1_address1[3]),
        .Q(\x_fu_220_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_220),
        .D(lineBuffer_1_address1[4]),
        .Q(\x_fu_220_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_220),
        .D(lineBuffer_1_address1[5]),
        .Q(\x_fu_220_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_220),
        .D(lineBuffer_1_address1[6]),
        .Q(\x_fu_220_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_220),
        .D(lineBuffer_1_address1[7]),
        .Q(\x_fu_220_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_220),
        .D(lineBuffer_1_address1[8]),
        .Q(\x_fu_220_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_220_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_220),
        .D(lineBuffer_1_address1[9]),
        .Q(\x_fu_220_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln790_1_reg_2333[0]_i_1 
       (.I0(p_0_0_09491404_i_fu_264[0]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_9_i3_reg_2209[0]),
        .O(\zext_ln790_1_reg_2333[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln790_1_reg_2333[1]_i_1 
       (.I0(p_0_0_09491404_i_fu_264[1]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_9_i3_reg_2209[1]),
        .O(\zext_ln790_1_reg_2333[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln790_1_reg_2333[2]_i_1 
       (.I0(p_0_0_09491404_i_fu_264[2]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_9_i3_reg_2209[2]),
        .O(\zext_ln790_1_reg_2333[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln790_1_reg_2333[3]_i_1 
       (.I0(p_0_0_09491404_i_fu_264[3]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_9_i3_reg_2209[3]),
        .O(\zext_ln790_1_reg_2333[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln790_1_reg_2333[4]_i_1 
       (.I0(p_0_0_09491404_i_fu_264[4]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_9_i3_reg_2209[4]),
        .O(\zext_ln790_1_reg_2333[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln790_1_reg_2333[5]_i_1 
       (.I0(p_0_0_09491404_i_fu_264[5]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_9_i3_reg_2209[5]),
        .O(\zext_ln790_1_reg_2333[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln790_1_reg_2333[6]_i_1 
       (.I0(p_0_0_09491404_i_fu_264[6]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_9_i3_reg_2209[6]),
        .O(\zext_ln790_1_reg_2333[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln790_1_reg_2333[7]_i_1 
       (.I0(p_0_0_09491404_i_fu_264[7]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_9_i3_reg_2209[7]),
        .O(\zext_ln790_1_reg_2333[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln790_1_reg_2333[8]_i_1 
       (.I0(p_0_0_09491404_i_fu_264[8]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_9_i3_reg_2209[8]),
        .O(\zext_ln790_1_reg_2333[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln790_1_reg_2333[9]_i_1 
       (.I0(p_0_0_09491404_i_fu_264[9]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(tmp_9_i3_reg_2209[9]),
        .O(\zext_ln790_1_reg_2333[9]_i_1_n_5 ));
  FDRE \zext_ln790_1_reg_2333_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln790_1_reg_2333[0]_i_1_n_5 ),
        .Q(zext_ln790_1_reg_2333[0]),
        .R(1'b0));
  FDRE \zext_ln790_1_reg_2333_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln790_1_reg_2333[1]_i_1_n_5 ),
        .Q(zext_ln790_1_reg_2333[1]),
        .R(1'b0));
  FDRE \zext_ln790_1_reg_2333_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln790_1_reg_2333[2]_i_1_n_5 ),
        .Q(zext_ln790_1_reg_2333[2]),
        .R(1'b0));
  FDRE \zext_ln790_1_reg_2333_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln790_1_reg_2333[3]_i_1_n_5 ),
        .Q(zext_ln790_1_reg_2333[3]),
        .R(1'b0));
  FDRE \zext_ln790_1_reg_2333_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln790_1_reg_2333[4]_i_1_n_5 ),
        .Q(zext_ln790_1_reg_2333[4]),
        .R(1'b0));
  FDRE \zext_ln790_1_reg_2333_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln790_1_reg_2333[5]_i_1_n_5 ),
        .Q(zext_ln790_1_reg_2333[5]),
        .R(1'b0));
  FDRE \zext_ln790_1_reg_2333_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln790_1_reg_2333[6]_i_1_n_5 ),
        .Q(zext_ln790_1_reg_2333[6]),
        .R(1'b0));
  FDRE \zext_ln790_1_reg_2333_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln790_1_reg_2333[7]_i_1_n_5 ),
        .Q(zext_ln790_1_reg_2333[7]),
        .R(1'b0));
  FDRE \zext_ln790_1_reg_2333_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln790_1_reg_2333[8]_i_1_n_5 ),
        .Q(zext_ln790_1_reg_2333[8]),
        .R(1'b0));
  FDRE \zext_ln790_1_reg_2333_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln790_1_reg_2333[9]_i_1_n_5 ),
        .Q(zext_ln790_1_reg_2333[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln791_reg_2345[0]_i_1 
       (.I0(p_0_0_0949_21434_i_fu_276[0]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[0] ),
        .O(\zext_ln791_reg_2345[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln791_reg_2345[1]_i_1 
       (.I0(p_0_0_0949_21434_i_fu_276[1]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[1] ),
        .O(\zext_ln791_reg_2345[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln791_reg_2345[2]_i_1 
       (.I0(p_0_0_0949_21434_i_fu_276[2]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[2] ),
        .O(\zext_ln791_reg_2345[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln791_reg_2345[3]_i_1 
       (.I0(p_0_0_0949_21434_i_fu_276[3]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[3] ),
        .O(\zext_ln791_reg_2345[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln791_reg_2345[4]_i_1 
       (.I0(p_0_0_0949_21434_i_fu_276[4]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[4] ),
        .O(\zext_ln791_reg_2345[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln791_reg_2345[5]_i_1 
       (.I0(p_0_0_0949_21434_i_fu_276[5]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[5] ),
        .O(\zext_ln791_reg_2345[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln791_reg_2345[6]_i_1 
       (.I0(p_0_0_0949_21434_i_fu_276[6]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[6] ),
        .O(\zext_ln791_reg_2345[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln791_reg_2345[7]_i_1 
       (.I0(p_0_0_0949_21434_i_fu_276[7]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[7] ),
        .O(\zext_ln791_reg_2345[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln791_reg_2345[8]_i_1 
       (.I0(p_0_0_0949_21434_i_fu_276[8]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[8] ),
        .O(\zext_ln791_reg_2345[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln791_reg_2345[9]_i_1 
       (.I0(p_0_0_0949_21434_i_fu_276[9]),
        .I1(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_n_5 ),
        .I2(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I3(\p_0_0_0949_21484_ph_i_reg_472_reg_n_5_[9] ),
        .O(\zext_ln791_reg_2345[9]_i_1_n_5 ));
  FDRE \zext_ln791_reg_2345_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln791_reg_2345[0]_i_1_n_5 ),
        .Q(zext_ln791_reg_2345_reg[0]),
        .R(1'b0));
  FDRE \zext_ln791_reg_2345_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln791_reg_2345[1]_i_1_n_5 ),
        .Q(zext_ln791_reg_2345_reg[1]),
        .R(1'b0));
  FDRE \zext_ln791_reg_2345_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln791_reg_2345[2]_i_1_n_5 ),
        .Q(zext_ln791_reg_2345_reg[2]),
        .R(1'b0));
  FDRE \zext_ln791_reg_2345_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln791_reg_2345[3]_i_1_n_5 ),
        .Q(zext_ln791_reg_2345_reg[3]),
        .R(1'b0));
  FDRE \zext_ln791_reg_2345_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln791_reg_2345[4]_i_1_n_5 ),
        .Q(zext_ln791_reg_2345_reg[4]),
        .R(1'b0));
  FDRE \zext_ln791_reg_2345_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln791_reg_2345[5]_i_1_n_5 ),
        .Q(zext_ln791_reg_2345_reg[5]),
        .R(1'b0));
  FDRE \zext_ln791_reg_2345_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln791_reg_2345[6]_i_1_n_5 ),
        .Q(zext_ln791_reg_2345_reg[6]),
        .R(1'b0));
  FDRE \zext_ln791_reg_2345_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln791_reg_2345[7]_i_1_n_5 ),
        .Q(zext_ln791_reg_2345_reg[7]),
        .R(1'b0));
  FDRE \zext_ln791_reg_2345_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln791_reg_2345[8]_i_1_n_5 ),
        .Q(zext_ln791_reg_2345_reg[8]),
        .R(1'b0));
  FDRE \zext_ln791_reg_2345_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln791_reg_2345[9]_i_1_n_5 ),
        .Q(zext_ln791_reg_2345_reg[9]),
        .R(1'b0));
  FDRE \zext_ln792_reg_2357_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_fu_228__0[0]),
        .Q(zext_ln792_reg_2357_reg[0]),
        .R(1'b0));
  FDRE \zext_ln792_reg_2357_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_fu_228__0[1]),
        .Q(zext_ln792_reg_2357_reg[1]),
        .R(1'b0));
  FDRE \zext_ln792_reg_2357_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_fu_228__0[2]),
        .Q(zext_ln792_reg_2357_reg[2]),
        .R(1'b0));
  FDRE \zext_ln792_reg_2357_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_fu_228__0[3]),
        .Q(zext_ln792_reg_2357_reg[3]),
        .R(1'b0));
  FDRE \zext_ln792_reg_2357_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_fu_228__0[4]),
        .Q(zext_ln792_reg_2357_reg[4]),
        .R(1'b0));
  FDRE \zext_ln792_reg_2357_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_fu_228__0[5]),
        .Q(zext_ln792_reg_2357_reg[5]),
        .R(1'b0));
  FDRE \zext_ln792_reg_2357_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_fu_228__0[6]),
        .Q(zext_ln792_reg_2357_reg[6]),
        .R(1'b0));
  FDRE \zext_ln792_reg_2357_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_fu_228__0[7]),
        .Q(zext_ln792_reg_2357_reg[7]),
        .R(1'b0));
  FDRE \zext_ln792_reg_2357_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_fu_228__0[8]),
        .Q(zext_ln792_reg_2357_reg[8]),
        .R(1'b0));
  FDRE \zext_ln792_reg_2357_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_1_0_0_09151502_i_fu_228__0[9]),
        .Q(zext_ln792_reg_2357_reg[9]),
        .R(1'b0));
  FDRE \zext_ln793_reg_2369_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[0] ),
        .Q(zext_ln793_reg_2369_reg[0]),
        .R(1'b0));
  FDRE \zext_ln793_reg_2369_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[1] ),
        .Q(zext_ln793_reg_2369_reg[1]),
        .R(1'b0));
  FDRE \zext_ln793_reg_2369_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[2] ),
        .Q(zext_ln793_reg_2369_reg[2]),
        .R(1'b0));
  FDRE \zext_ln793_reg_2369_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[3] ),
        .Q(zext_ln793_reg_2369_reg[3]),
        .R(1'b0));
  FDRE \zext_ln793_reg_2369_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[4] ),
        .Q(zext_ln793_reg_2369_reg[4]),
        .R(1'b0));
  FDRE \zext_ln793_reg_2369_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[5] ),
        .Q(zext_ln793_reg_2369_reg[5]),
        .R(1'b0));
  FDRE \zext_ln793_reg_2369_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[6] ),
        .Q(zext_ln793_reg_2369_reg[6]),
        .R(1'b0));
  FDRE \zext_ln793_reg_2369_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[7] ),
        .Q(zext_ln793_reg_2369_reg[7]),
        .R(1'b0));
  FDRE \zext_ln793_reg_2369_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[8] ),
        .Q(zext_ln793_reg_2369_reg[8]),
        .R(1'b0));
  FDRE \zext_ln793_reg_2369_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_1_0_0_09091514_i_fu_252_reg_n_5_[9] ),
        .Q(zext_ln793_reg_2369_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
   (ap_enable_reg_pp0_iter1_reg,
    WEA,
    p_31_in,
    q1,
    ram_reg_bram_0_0,
    icmp_ln643_reg_2122_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    imgG_empty_n,
    imgRB_full_n,
    and_ln833_reg_2161_pp0_iter5_reg,
    ap_enable_reg_pp0_iter6,
    \mOutPtr[2]_i_3__0 ,
    icmp_ln643_reg_2122,
    cmp59_i_reg_545,
    Q,
    cmp203_i_reg_550,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ap_clk,
    ce1,
    ram_reg_bram_1_3,
    address1);
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]WEA;
  output p_31_in;
  output [29:0]q1;
  input ram_reg_bram_0_0;
  input icmp_ln643_reg_2122_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input imgG_empty_n;
  input imgRB_full_n;
  input and_ln833_reg_2161_pp0_iter5_reg;
  input ap_enable_reg_pp0_iter6;
  input \mOutPtr[2]_i_3__0 ;
  input icmp_ln643_reg_2122;
  input cmp59_i_reg_545;
  input [9:0]Q;
  input cmp203_i_reg_550;
  input [9:0]ram_reg_bram_1_0;
  input [9:0]ram_reg_bram_1_1;
  input [9:0]ram_reg_bram_1_2;
  input [9:0]ram_reg_bram_0_1;
  input [9:0]ram_reg_bram_0_2;
  input ap_clk;
  input ce1;
  input [10:0]ram_reg_bram_1_3;
  input [10:0]address1;

  wire [29:0]LineBufVal_2_fu_1173_p4;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [10:0]address1;
  wire and_ln833_reg_2161_pp0_iter5_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter6;
  wire ce1;
  wire cmp203_i_reg_550;
  wire cmp59_i_reg_545;
  wire icmp_ln643_reg_2122;
  wire icmp_ln643_reg_2122_pp0_iter1_reg;
  wire imgG_empty_n;
  wire imgRB_full_n;
  wire lineBuffer_1_we0_local;
  wire \mOutPtr[2]_i_3__0 ;
  wire p_31_in;
  wire [29:0]q1;
  wire ram_reg_bram_0_0;
  wire [9:0]ram_reg_bram_0_1;
  wire [9:0]ram_reg_bram_0_2;
  wire [9:0]ram_reg_bram_1_0;
  wire [9:0]ram_reg_bram_1_1;
  wire [9:0]ram_reg_bram_1_2;
  wire [10:0]ram_reg_bram_1_3;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_1_3,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBufVal_2_fu_1173_p4[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,LineBufVal_2_fu_1173_p4[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q1[15:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_1_we0_local),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_14
       (.I0(ram_reg_bram_1_1[5]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2[5]),
        .O(LineBufVal_2_fu_1173_p4[15]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_15
       (.I0(ram_reg_bram_1_1[4]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2[4]),
        .O(LineBufVal_2_fu_1173_p4[14]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_16
       (.I0(ram_reg_bram_1_1[3]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2[3]),
        .O(LineBufVal_2_fu_1173_p4[13]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_17
       (.I0(ram_reg_bram_1_1[2]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2[2]),
        .O(LineBufVal_2_fu_1173_p4[12]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_18
       (.I0(ram_reg_bram_1_1[1]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2[1]),
        .O(LineBufVal_2_fu_1173_p4[11]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_19__0
       (.I0(ram_reg_bram_1_1[0]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2[0]),
        .O(LineBufVal_2_fu_1173_p4[10]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_bram_0_i_1__4
       (.I0(ram_reg_bram_0_0),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .O(lineBuffer_1_we0_local));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_20__0
       (.I0(ram_reg_bram_0_1[9]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_0_2[9]),
        .O(LineBufVal_2_fu_1173_p4[9]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_21
       (.I0(ram_reg_bram_0_1[8]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_0_2[8]),
        .O(LineBufVal_2_fu_1173_p4[8]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_22__0
       (.I0(ram_reg_bram_0_1[7]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_0_2[7]),
        .O(LineBufVal_2_fu_1173_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_23
       (.I0(ram_reg_bram_0_1[6]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_0_2[6]),
        .O(LineBufVal_2_fu_1173_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_0_1[5]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_0_2[5]),
        .O(LineBufVal_2_fu_1173_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_25
       (.I0(ram_reg_bram_0_1[4]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_0_2[4]),
        .O(LineBufVal_2_fu_1173_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_26
       (.I0(ram_reg_bram_0_1[3]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_0_2[3]),
        .O(LineBufVal_2_fu_1173_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_27
       (.I0(ram_reg_bram_0_1[2]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_0_2[2]),
        .O(LineBufVal_2_fu_1173_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_28
       (.I0(ram_reg_bram_0_1[1]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_0_2[1]),
        .O(LineBufVal_2_fu_1173_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_29
       (.I0(ram_reg_bram_0_1[0]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_0_2[0]),
        .O(LineBufVal_2_fu_1173_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_30
       (.I0(ram_reg_bram_1_1[7]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2[7]),
        .O(LineBufVal_2_fu_1173_p4[17]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_31
       (.I0(ram_reg_bram_1_1[6]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2[6]),
        .O(LineBufVal_2_fu_1173_p4[16]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_32
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .O(WEA));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    ram_reg_bram_0_i_33
       (.I0(p_31_in),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(imgG_empty_n),
        .I3(imgRB_full_n),
        .I4(and_ln833_reg_2161_pp0_iter5_reg),
        .I5(ap_enable_reg_pp0_iter6),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_bram_0_i_39
       (.I0(\mOutPtr[2]_i_3__0 ),
        .I1(icmp_ln643_reg_2122),
        .I2(cmp59_i_reg_545),
        .O(p_31_in));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_1_3,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBufVal_2_fu_1173_p4[29:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:12],q1[29:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_1_we0_local),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_1
       (.I0(Q[9]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_0[9]),
        .O(LineBufVal_2_fu_1173_p4[29]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_10
       (.I0(Q[0]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_0[0]),
        .O(LineBufVal_2_fu_1173_p4[20]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_11
       (.I0(ram_reg_bram_1_1[9]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2[9]),
        .O(LineBufVal_2_fu_1173_p4[19]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_12
       (.I0(ram_reg_bram_1_1[8]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2[8]),
        .O(LineBufVal_2_fu_1173_p4[18]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_2
       (.I0(Q[8]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_0[8]),
        .O(LineBufVal_2_fu_1173_p4[28]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_3
       (.I0(Q[7]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_0[7]),
        .O(LineBufVal_2_fu_1173_p4[27]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_4
       (.I0(Q[6]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_0[6]),
        .O(LineBufVal_2_fu_1173_p4[26]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_5
       (.I0(Q[5]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_0[5]),
        .O(LineBufVal_2_fu_1173_p4[25]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_6
       (.I0(Q[4]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_0[4]),
        .O(LineBufVal_2_fu_1173_p4[24]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_7
       (.I0(Q[3]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_0[3]),
        .O(LineBufVal_2_fu_1173_p4[23]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_8
       (.I0(Q[2]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_0[2]),
        .O(LineBufVal_2_fu_1173_p4[22]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_1_i_9
       (.I0(Q[1]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_0[1]),
        .O(LineBufVal_2_fu_1173_p4[21]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11
   (D,
    q1,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    icmp_ln881_reg_1941_pp0_iter1_reg,
    icmp_ln891_reg_1945_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2,
    ap_block_pp0_stage0_11001__0,
    Q,
    \ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ,
    icmp_ln891_reg_1945,
    \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ,
    \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] ,
    \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] ,
    ap_clk,
    ce1,
    ram_reg_bram_1_2,
    address1,
    d0);
  output [9:0]D;
  output [29:0]q1;
  output [9:0]ram_reg_bram_1_0;
  output [9:0]ram_reg_bram_1_1;
  input icmp_ln881_reg_1941_pp0_iter1_reg;
  input icmp_ln891_reg_1945_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;
  input ap_block_pp0_stage0_11001__0;
  input [9:0]Q;
  input \ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ;
  input icmp_ln891_reg_1945;
  input \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ;
  input [9:0]\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] ;
  input [9:0]\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] ;
  input ap_clk;
  input ce1;
  input [10:0]ram_reg_bram_1_2;
  input [10:0]address1;
  input [29:0]d0;

  wire [9:0]D;
  wire [9:0]Q;
  wire [10:0]address1;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [9:0]\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] ;
  wire [9:0]\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] ;
  wire \ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ;
  wire ce1;
  wire [29:0]d0;
  wire icmp_ln881_reg_1941_pp0_iter1_reg;
  wire icmp_ln891_reg_1945;
  wire icmp_ln891_reg_1945_pp0_iter1_reg;
  wire lineBuffer_2_ce0_local;
  wire lineBuffer_2_we0_local;
  wire [29:0]q1;
  wire [9:0]ram_reg_bram_1_0;
  wire [9:0]ram_reg_bram_1_1;
  wire [10:0]ram_reg_bram_1_2;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[0]_i_1 
       (.I0(q1[10]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [0]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_0[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[1]_i_1 
       (.I0(q1[11]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [1]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_0[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[2]_i_1 
       (.I0(q1[12]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [2]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_0[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[3]_i_1 
       (.I0(q1[13]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [3]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_0[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[4]_i_1 
       (.I0(q1[14]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [4]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_0[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[5]_i_1 
       (.I0(q1[15]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [5]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_0[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[6]_i_1 
       (.I0(q1[16]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [6]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_0[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[7]_i_1 
       (.I0(q1[17]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [7]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_0[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[8]_i_1 
       (.I0(q1[18]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [8]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_0[8]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_1_reg_492[9]_i_1 
       (.I0(q1[19]),
        .I1(\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9] [9]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_0[9]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[0]_i_1 
       (.I0(q1[20]),
        .I1(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [0]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_1[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[1]_i_1 
       (.I0(q1[21]),
        .I1(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [1]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_1[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[2]_i_1 
       (.I0(q1[22]),
        .I1(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [2]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_1[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[3]_i_1 
       (.I0(q1[23]),
        .I1(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [3]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_1[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[4]_i_1 
       (.I0(q1[24]),
        .I1(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [4]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_1[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[5]_i_1 
       (.I0(q1[25]),
        .I1(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [5]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_1[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[6]_i_1 
       (.I0(q1[26]),
        .I1(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [6]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_1[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[7]_i_1 
       (.I0(q1[27]),
        .I1(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [7]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_1[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[8]_i_1 
       (.I0(q1[28]),
        .I1(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [8]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_1[8]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1 
       (.I0(q1[29]),
        .I1(\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9] [9]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(ram_reg_bram_1_1[9]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[0]_i_1 
       (.I0(q1[0]),
        .I1(Q[0]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[1]_i_1 
       (.I0(q1[1]),
        .I1(Q[1]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[2]_i_1 
       (.I0(q1[2]),
        .I1(Q[2]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[3]_i_1 
       (.I0(q1[3]),
        .I1(Q[3]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[4]_i_1 
       (.I0(q1[4]),
        .I1(Q[4]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[5]_i_1 
       (.I0(q1[5]),
        .I1(Q[5]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[6]_i_1 
       (.I0(q1[6]),
        .I1(Q[6]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[7]_i_1 
       (.I0(q1[7]),
        .I1(Q[7]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[8]_i_1 
       (.I0(q1[8]),
        .I1(Q[8]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_up_reg_501[9]_i_1 
       (.I0(q1[9]),
        .I1(Q[9]),
        .I2(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]_0 ),
        .O(D[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_1_2,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,d0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q1[15:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_2_we0_local),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({lineBuffer_2_ce0_local,lineBuffer_2_ce0_local,lineBuffer_2_ce0_local,lineBuffer_2_ce0_local}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(lineBuffer_2_ce0_local));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_bram_0_i_1__5
       (.I0(icmp_ln881_reg_1941_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1945_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(lineBuffer_2_we0_local));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_1_2,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[29:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:12],q1[29:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_2_we0_local),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({lineBuffer_2_ce0_local,lineBuffer_2_ce0_local,lineBuffer_2_ce0_local,lineBuffer_2_ce0_local}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12
   (ce1,
    ap_block_pp0_stage0_11001__0,
    WEA,
    D,
    q1,
    \p_0_0_01185_217761805_i_fu_184_reg[9] ,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    \p_0_0_01184_217781807_i_fu_188_reg[9] ,
    \p_0_0_01183_217801809_i_fu_192_reg[9] ,
    \cmp161_i_reg_1961_reg[0] ,
    \cmp59_i_reg_465_reg[0] ,
    \cmp161_i_reg_1961_reg[0]_0 ,
    \cmp161_i_reg_1961_reg[0]_1 ,
    \cmp59_i_reg_465_reg[0]_0 ,
    \cmp59_i_reg_465_reg[0]_1 ,
    ram_reg_bram_1_2,
    ram_reg_bram_1_3,
    ram_reg_bram_0_0,
    \right_1_fu_176_reg[9] ,
    \right_2_fu_180_reg[9] ,
    \right_fu_172_reg[9] ,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    icmp_ln891_reg_1945,
    ram_reg_bram_0_1,
    cmp59_i_reg_465,
    ap_enable_reg_pp0_iter4,
    and_ln1052_reg_1984_pp0_iter3_reg,
    imgRgb_full_n,
    Q,
    \ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ,
    \ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ,
    \ap_phi_reg_pp0_iter2_down_reg_447_reg[9] ,
    d0,
    \ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ,
    \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] ,
    \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] ,
    \ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] ,
    \ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] ,
    imgRB_empty_n,
    \p_0_0_0_0_011551706_i_fu_196_reg[9] ,
    ap_loop_init,
    \p_0_0_0_0_011551706_i_fu_196_reg[9]_0 ,
    \p_0_0_01185_217761805_i_fu_184_reg[9]_0 ,
    \p_0_1_0_0_011561709_i_fu_200_reg[9] ,
    \p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ,
    \p_0_2_0_0_011571712_i_fu_204_reg[9] ,
    \p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ,
    \p_0_0_01184_217781807_i_fu_188_reg[9]_0 ,
    \p_0_0_01183_217801809_i_fu_192_reg[9]_0 ,
    cmp203_i_reg_470,
    \PixBufVal_4_reg_2102_reg[9] ,
    \PixBufVal_4_reg_2102_reg[9]_0 ,
    \PixBufVal_4_reg_2102_reg[0] ,
    ap_clk,
    ram_reg_bram_1_4,
    address1);
  output ce1;
  output ap_block_pp0_stage0_11001__0;
  output [0:0]WEA;
  output [9:0]D;
  output [29:0]q1;
  output [9:0]\p_0_0_01185_217761805_i_fu_184_reg[9] ;
  output [9:0]ram_reg_bram_1_0;
  output [9:0]ram_reg_bram_1_1;
  output [9:0]\p_0_0_01184_217781807_i_fu_188_reg[9] ;
  output [9:0]\p_0_0_01183_217801809_i_fu_192_reg[9] ;
  output [9:0]\cmp161_i_reg_1961_reg[0] ;
  output [9:0]\cmp59_i_reg_465_reg[0] ;
  output [9:0]\cmp161_i_reg_1961_reg[0]_0 ;
  output [9:0]\cmp161_i_reg_1961_reg[0]_1 ;
  output [9:0]\cmp59_i_reg_465_reg[0]_0 ;
  output [9:0]\cmp59_i_reg_465_reg[0]_1 ;
  output [9:0]ram_reg_bram_1_2;
  output [9:0]ram_reg_bram_1_3;
  output [9:0]ram_reg_bram_0_0;
  output [9:0]\right_1_fu_176_reg[9] ;
  output [9:0]\right_2_fu_180_reg[9] ;
  output [9:0]\right_fu_172_reg[9] ;
  input grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln891_reg_1945;
  input ram_reg_bram_0_1;
  input cmp59_i_reg_465;
  input ap_enable_reg_pp0_iter4;
  input and_ln1052_reg_1984_pp0_iter3_reg;
  input imgRgb_full_n;
  input [9:0]Q;
  input \ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ;
  input \ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ;
  input [9:0]\ap_phi_reg_pp0_iter2_down_reg_447_reg[9] ;
  input [29:0]d0;
  input \ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ;
  input [9:0]\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] ;
  input [9:0]\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] ;
  input [9:0]\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] ;
  input [9:0]\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] ;
  input imgRB_empty_n;
  input [9:0]\p_0_0_0_0_011551706_i_fu_196_reg[9] ;
  input ap_loop_init;
  input [9:0]\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 ;
  input [9:0]\p_0_0_01185_217761805_i_fu_184_reg[9]_0 ;
  input [9:0]\p_0_1_0_0_011561709_i_fu_200_reg[9] ;
  input [9:0]\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ;
  input [9:0]\p_0_2_0_0_011571712_i_fu_204_reg[9] ;
  input [9:0]\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ;
  input [9:0]\p_0_0_01184_217781807_i_fu_188_reg[9]_0 ;
  input [9:0]\p_0_0_01183_217801809_i_fu_192_reg[9]_0 ;
  input cmp203_i_reg_470;
  input [29:0]\PixBufVal_4_reg_2102_reg[9] ;
  input [29:0]\PixBufVal_4_reg_2102_reg[9]_0 ;
  input \PixBufVal_4_reg_2102_reg[0] ;
  input ap_clk;
  input [10:0]ram_reg_bram_1_4;
  input [10:0]address1;

  wire [9:0]D;
  wire \PixBufVal_4_reg_2102_reg[0] ;
  wire [29:0]\PixBufVal_4_reg_2102_reg[9] ;
  wire [29:0]\PixBufVal_4_reg_2102_reg[9]_0 ;
  wire [9:0]Q;
  wire [0:0]WEA;
  wire [10:0]address1;
  wire and_ln1052_reg_1984_pp0_iter3_reg;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_init;
  wire [9:0]\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] ;
  wire [9:0]\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] ;
  wire \ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ;
  wire [9:0]\ap_phi_reg_pp0_iter2_down_reg_447_reg[9] ;
  wire [9:0]\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] ;
  wire [9:0]\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] ;
  wire \ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ;
  wire ce1;
  wire [9:0]\cmp161_i_reg_1961_reg[0] ;
  wire [9:0]\cmp161_i_reg_1961_reg[0]_0 ;
  wire [9:0]\cmp161_i_reg_1961_reg[0]_1 ;
  wire cmp203_i_reg_470;
  wire cmp59_i_reg_465;
  wire [9:0]\cmp59_i_reg_465_reg[0] ;
  wire [9:0]\cmp59_i_reg_465_reg[0]_0 ;
  wire [9:0]\cmp59_i_reg_465_reg[0]_1 ;
  wire [29:0]d0;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  wire icmp_ln891_reg_1945;
  wire imgRB_empty_n;
  wire imgRgb_full_n;
  wire lineBuffer_we0_local;
  wire [9:0]\p_0_0_01183_217801809_i_fu_192_reg[9] ;
  wire [9:0]\p_0_0_01183_217801809_i_fu_192_reg[9]_0 ;
  wire [9:0]\p_0_0_01184_217781807_i_fu_188_reg[9] ;
  wire [9:0]\p_0_0_01184_217781807_i_fu_188_reg[9]_0 ;
  wire [9:0]\p_0_0_01185_217761805_i_fu_184_reg[9] ;
  wire [9:0]\p_0_0_01185_217761805_i_fu_184_reg[9]_0 ;
  wire [9:0]\p_0_0_0_0_011551706_i_fu_196_reg[9] ;
  wire [9:0]\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 ;
  wire [9:0]\p_0_1_0_0_011561709_i_fu_200_reg[9] ;
  wire [9:0]\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 ;
  wire [9:0]\p_0_2_0_0_011571712_i_fu_204_reg[9] ;
  wire [9:0]\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 ;
  wire [29:0]q1;
  wire [9:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_i_21__0_n_5;
  wire [9:0]ram_reg_bram_1_0;
  wire [9:0]ram_reg_bram_1_1;
  wire [9:0]ram_reg_bram_1_2;
  wire [9:0]ram_reg_bram_1_3;
  wire [10:0]ram_reg_bram_1_4;
  wire [9:0]\right_1_fu_176_reg[9] ;
  wire [9:0]\right_2_fu_180_reg[9] ;
  wire [9:0]\right_fu_172_reg[9] ;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_3_reg_2107[0]_i_1 
       (.I0(q1[10]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [10]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [10]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_3[0]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_3_reg_2107[1]_i_1 
       (.I0(q1[11]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [11]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [11]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_3[1]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_3_reg_2107[2]_i_1 
       (.I0(q1[12]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [12]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [12]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_3[2]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_3_reg_2107[3]_i_1 
       (.I0(q1[13]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [13]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [13]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_3[3]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_3_reg_2107[4]_i_1 
       (.I0(q1[14]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [14]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [14]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_3[4]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_3_reg_2107[5]_i_1 
       (.I0(q1[15]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [15]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [15]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_3[5]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_3_reg_2107[6]_i_1 
       (.I0(q1[16]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [16]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [16]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_3[6]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_3_reg_2107[7]_i_1 
       (.I0(q1[17]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [17]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [17]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_3[7]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_3_reg_2107[8]_i_1 
       (.I0(q1[18]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [18]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [18]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_3[8]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_3_reg_2107[9]_i_1 
       (.I0(q1[19]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [19]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [19]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_3[9]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_4_reg_2102[0]_i_1 
       (.I0(q1[20]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [20]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [20]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_2[0]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_4_reg_2102[1]_i_1 
       (.I0(q1[21]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [21]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [21]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_2[1]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_4_reg_2102[2]_i_1 
       (.I0(q1[22]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [22]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [22]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_2[2]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_4_reg_2102[3]_i_1 
       (.I0(q1[23]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [23]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [23]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_2[3]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_4_reg_2102[4]_i_1 
       (.I0(q1[24]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [24]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [24]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_2[4]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_4_reg_2102[5]_i_1 
       (.I0(q1[25]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [25]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [25]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_2[5]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_4_reg_2102[6]_i_1 
       (.I0(q1[26]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [26]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [26]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_2[6]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_4_reg_2102[7]_i_1 
       (.I0(q1[27]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [27]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [27]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_2[7]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_4_reg_2102[8]_i_1 
       (.I0(q1[28]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [28]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [28]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_2[8]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_4_reg_2102[9]_i_1 
       (.I0(q1[29]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [29]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [29]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_1_2[9]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_reg_2112[0]_i_1 
       (.I0(q1[0]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [0]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [0]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_0_0[0]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_reg_2112[1]_i_1 
       (.I0(q1[1]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [1]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [1]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_0_0[1]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_reg_2112[2]_i_1 
       (.I0(q1[2]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [2]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [2]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_0_0[2]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_reg_2112[3]_i_1 
       (.I0(q1[3]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [3]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [3]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_reg_2112[4]_i_1 
       (.I0(q1[4]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [4]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [4]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_0_0[4]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_reg_2112[5]_i_1 
       (.I0(q1[5]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [5]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [5]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_0_0[5]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_reg_2112[6]_i_1 
       (.I0(q1[6]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [6]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [6]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_0_0[6]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_reg_2112[7]_i_1 
       (.I0(q1[7]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [7]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [7]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_0_0[7]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_reg_2112[8]_i_1 
       (.I0(q1[8]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [8]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [8]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_0_0[8]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    \PixBufVal_reg_2112[9]_i_1 
       (.I0(q1[9]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(\PixBufVal_4_reg_2102_reg[9] [9]),
        .I4(\PixBufVal_4_reg_2102_reg[9]_0 [9]),
        .I5(\PixBufVal_4_reg_2102_reg[0] ),
        .O(ram_reg_bram_0_0[9]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] [0]),
        .I2(q1[10]),
        .I3(d0[10]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01184_217781807_i_fu_188_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] [1]),
        .I2(q1[11]),
        .I3(d0[11]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01184_217781807_i_fu_188_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] [2]),
        .I2(q1[12]),
        .I3(d0[12]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01184_217781807_i_fu_188_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] [3]),
        .I2(q1[13]),
        .I3(d0[13]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01184_217781807_i_fu_188_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] [4]),
        .I2(q1[14]),
        .I3(d0[14]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01184_217781807_i_fu_188_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] [5]),
        .I2(q1[15]),
        .I3(d0[15]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01184_217781807_i_fu_188_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] [6]),
        .I2(q1[16]),
        .I3(d0[16]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01184_217781807_i_fu_188_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] [7]),
        .I2(q1[17]),
        .I3(d0[17]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01184_217781807_i_fu_188_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] [8]),
        .I2(q1[18]),
        .I3(d0[18]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01184_217781807_i_fu_188_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_1_reg_438[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9] [9]),
        .I2(q1[19]),
        .I3(d0[19]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01184_217781807_i_fu_188_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] [0]),
        .I2(q1[20]),
        .I3(d0[20]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01183_217801809_i_fu_192_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] [1]),
        .I2(q1[21]),
        .I3(d0[21]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01183_217801809_i_fu_192_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] [2]),
        .I2(q1[22]),
        .I3(d0[22]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01183_217801809_i_fu_192_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] [3]),
        .I2(q1[23]),
        .I3(d0[23]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01183_217801809_i_fu_192_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] [4]),
        .I2(q1[24]),
        .I3(d0[24]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01183_217801809_i_fu_192_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] [5]),
        .I2(q1[25]),
        .I3(d0[25]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01183_217801809_i_fu_192_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] [6]),
        .I2(q1[26]),
        .I3(d0[26]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01183_217801809_i_fu_192_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] [7]),
        .I2(q1[27]),
        .I3(d0[27]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01183_217801809_i_fu_192_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] [8]),
        .I2(q1[28]),
        .I3(d0[28]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01183_217801809_i_fu_192_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9] [9]),
        .I2(q1[29]),
        .I3(d0[29]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01183_217801809_i_fu_192_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_reg_447_reg[9] [0]),
        .I2(q1[0]),
        .I3(d0[0]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01185_217761805_i_fu_184_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_reg_447_reg[9] [1]),
        .I2(q1[1]),
        .I3(d0[1]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01185_217761805_i_fu_184_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_reg_447_reg[9] [2]),
        .I2(q1[2]),
        .I3(d0[2]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01185_217761805_i_fu_184_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_reg_447_reg[9] [3]),
        .I2(q1[3]),
        .I3(d0[3]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01185_217761805_i_fu_184_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_reg_447_reg[9] [4]),
        .I2(q1[4]),
        .I3(d0[4]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01185_217761805_i_fu_184_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_reg_447_reg[9] [5]),
        .I2(q1[5]),
        .I3(d0[5]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01185_217761805_i_fu_184_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_reg_447_reg[9] [6]),
        .I2(q1[6]),
        .I3(d0[6]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01185_217761805_i_fu_184_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_reg_447_reg[9] [7]),
        .I2(q1[7]),
        .I3(d0[7]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01185_217761805_i_fu_184_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_reg_447_reg[9] [8]),
        .I2(q1[8]),
        .I3(d0[8]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01185_217761805_i_fu_184_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_down_reg_447[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_down_reg_447_reg[9] [9]),
        .I2(q1[9]),
        .I3(d0[9]),
        .I4(\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]_0 ),
        .I5(cmp59_i_reg_465),
        .O(\p_0_0_01185_217761805_i_fu_184_reg[9] [9]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[0]_i_1 
       (.I0(q1[10]),
        .I1(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [0]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_0[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[1]_i_1 
       (.I0(q1[11]),
        .I1(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [1]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_0[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[2]_i_1 
       (.I0(q1[12]),
        .I1(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [2]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_0[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[3]_i_1 
       (.I0(q1[13]),
        .I1(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [3]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_0[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[4]_i_1 
       (.I0(q1[14]),
        .I1(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [4]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_0[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[5]_i_1 
       (.I0(q1[15]),
        .I1(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [5]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_0[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[6]_i_1 
       (.I0(q1[16]),
        .I1(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [6]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_0[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[7]_i_1 
       (.I0(q1[17]),
        .I1(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [7]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_0[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[8]_i_1 
       (.I0(q1[18]),
        .I1(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [8]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_0[8]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_1_reg_465[9]_i_1 
       (.I0(q1[19]),
        .I1(\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9] [9]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_0[9]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[0]_i_1 
       (.I0(q1[20]),
        .I1(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [0]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_1[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[1]_i_1 
       (.I0(q1[21]),
        .I1(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [1]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_1[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[2]_i_1 
       (.I0(q1[22]),
        .I1(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [2]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_1[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[3]_i_1 
       (.I0(q1[23]),
        .I1(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [3]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_1[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[4]_i_1 
       (.I0(q1[24]),
        .I1(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [4]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_1[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[5]_i_1 
       (.I0(q1[25]),
        .I1(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [5]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_1[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[6]_i_1 
       (.I0(q1[26]),
        .I1(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [6]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_1[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[7]_i_1 
       (.I0(q1[27]),
        .I1(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [7]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_1[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[8]_i_1 
       (.I0(q1[28]),
        .I1(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [8]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_1[8]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_2_reg_456[9]_i_1 
       (.I0(q1[29]),
        .I1(\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9] [9]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(ram_reg_bram_1_1[9]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[0]_i_1 
       (.I0(q1[0]),
        .I1(Q[0]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[1]_i_1 
       (.I0(q1[1]),
        .I1(Q[1]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[2]_i_1 
       (.I0(q1[2]),
        .I1(Q[2]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[3]_i_1 
       (.I0(q1[3]),
        .I1(Q[3]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[4]_i_1 
       (.I0(q1[4]),
        .I1(Q[4]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[5]_i_1 
       (.I0(q1[5]),
        .I1(Q[5]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[6]_i_1 
       (.I0(q1[6]),
        .I1(Q[6]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[7]_i_1 
       (.I0(q1[7]),
        .I1(Q[7]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[8]_i_1 
       (.I0(q1[8]),
        .I1(Q[8]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_left_reg_474[9]_i_1 
       (.I0(q1[9]),
        .I1(Q[9]),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(icmp_ln891_reg_1945),
        .I4(ram_reg_bram_0_1),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01183_217801809_i_fu_192[0]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[20]),
        .I2(d0[20]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[9]_0 [0]),
        .O(\cmp59_i_reg_465_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01183_217801809_i_fu_192[1]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[21]),
        .I2(d0[21]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[9]_0 [1]),
        .O(\cmp59_i_reg_465_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01183_217801809_i_fu_192[2]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[22]),
        .I2(d0[22]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[9]_0 [2]),
        .O(\cmp59_i_reg_465_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01183_217801809_i_fu_192[3]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[23]),
        .I2(d0[23]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[9]_0 [3]),
        .O(\cmp59_i_reg_465_reg[0]_1 [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01183_217801809_i_fu_192[4]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[24]),
        .I2(d0[24]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[9]_0 [4]),
        .O(\cmp59_i_reg_465_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01183_217801809_i_fu_192[5]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[25]),
        .I2(d0[25]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[9]_0 [5]),
        .O(\cmp59_i_reg_465_reg[0]_1 [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01183_217801809_i_fu_192[6]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[26]),
        .I2(d0[26]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[9]_0 [6]),
        .O(\cmp59_i_reg_465_reg[0]_1 [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01183_217801809_i_fu_192[7]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[27]),
        .I2(d0[27]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[9]_0 [7]),
        .O(\cmp59_i_reg_465_reg[0]_1 [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01183_217801809_i_fu_192[8]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[28]),
        .I2(d0[28]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[9]_0 [8]),
        .O(\cmp59_i_reg_465_reg[0]_1 [8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01183_217801809_i_fu_192[9]_i_2 
       (.I0(cmp59_i_reg_465),
        .I1(q1[29]),
        .I2(d0[29]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01183_217801809_i_fu_192_reg[9]_0 [9]),
        .O(\cmp59_i_reg_465_reg[0]_1 [9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01184_217781807_i_fu_188[0]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[10]),
        .I2(d0[10]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[9]_0 [0]),
        .O(\cmp59_i_reg_465_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01184_217781807_i_fu_188[1]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[11]),
        .I2(d0[11]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[9]_0 [1]),
        .O(\cmp59_i_reg_465_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01184_217781807_i_fu_188[2]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[12]),
        .I2(d0[12]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[9]_0 [2]),
        .O(\cmp59_i_reg_465_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01184_217781807_i_fu_188[3]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[13]),
        .I2(d0[13]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[9]_0 [3]),
        .O(\cmp59_i_reg_465_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01184_217781807_i_fu_188[4]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[14]),
        .I2(d0[14]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[9]_0 [4]),
        .O(\cmp59_i_reg_465_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01184_217781807_i_fu_188[5]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[15]),
        .I2(d0[15]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[9]_0 [5]),
        .O(\cmp59_i_reg_465_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01184_217781807_i_fu_188[6]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[16]),
        .I2(d0[16]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[9]_0 [6]),
        .O(\cmp59_i_reg_465_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01184_217781807_i_fu_188[7]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[17]),
        .I2(d0[17]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[9]_0 [7]),
        .O(\cmp59_i_reg_465_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01184_217781807_i_fu_188[8]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[18]),
        .I2(d0[18]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[9]_0 [8]),
        .O(\cmp59_i_reg_465_reg[0]_0 [8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01184_217781807_i_fu_188[9]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[19]),
        .I2(d0[19]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01184_217781807_i_fu_188_reg[9]_0 [9]),
        .O(\cmp59_i_reg_465_reg[0]_0 [9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01185_217761805_i_fu_184[0]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[0]),
        .I2(d0[0]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[9]_0 [0]),
        .O(\cmp59_i_reg_465_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01185_217761805_i_fu_184[1]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[1]),
        .I2(d0[1]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[9]_0 [1]),
        .O(\cmp59_i_reg_465_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01185_217761805_i_fu_184[2]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[2]),
        .I2(d0[2]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[9]_0 [2]),
        .O(\cmp59_i_reg_465_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01185_217761805_i_fu_184[3]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[3]),
        .I2(d0[3]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[9]_0 [3]),
        .O(\cmp59_i_reg_465_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01185_217761805_i_fu_184[4]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[4]),
        .I2(d0[4]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[9]_0 [4]),
        .O(\cmp59_i_reg_465_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01185_217761805_i_fu_184[5]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[5]),
        .I2(d0[5]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[9]_0 [5]),
        .O(\cmp59_i_reg_465_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01185_217761805_i_fu_184[6]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[6]),
        .I2(d0[6]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[9]_0 [6]),
        .O(\cmp59_i_reg_465_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01185_217761805_i_fu_184[7]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[7]),
        .I2(d0[7]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[9]_0 [7]),
        .O(\cmp59_i_reg_465_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01185_217761805_i_fu_184[8]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[8]),
        .I2(d0[8]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[9]_0 [8]),
        .O(\cmp59_i_reg_465_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_01185_217761805_i_fu_184[9]_i_1 
       (.I0(cmp59_i_reg_465),
        .I1(q1[9]),
        .I2(d0[9]),
        .I3(ap_loop_init),
        .I4(\p_0_0_01185_217761805_i_fu_184_reg[9]_0 [9]),
        .O(\cmp59_i_reg_465_reg[0] [9]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0_0_011551706_i_fu_196[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_0_0_0_011551706_i_fu_196_reg[9] [0]),
        .I3(q1[0]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 [0]),
        .O(\cmp161_i_reg_1961_reg[0] [0]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0_0_011551706_i_fu_196[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_0_0_0_011551706_i_fu_196_reg[9] [1]),
        .I3(q1[1]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 [1]),
        .O(\cmp161_i_reg_1961_reg[0] [1]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0_0_011551706_i_fu_196[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_0_0_0_011551706_i_fu_196_reg[9] [2]),
        .I3(q1[2]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 [2]),
        .O(\cmp161_i_reg_1961_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0_0_011551706_i_fu_196[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_0_0_0_011551706_i_fu_196_reg[9] [3]),
        .I3(q1[3]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 [3]),
        .O(\cmp161_i_reg_1961_reg[0] [3]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0_0_011551706_i_fu_196[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_0_0_0_011551706_i_fu_196_reg[9] [4]),
        .I3(q1[4]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 [4]),
        .O(\cmp161_i_reg_1961_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0_0_011551706_i_fu_196[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_0_0_0_011551706_i_fu_196_reg[9] [5]),
        .I3(q1[5]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 [5]),
        .O(\cmp161_i_reg_1961_reg[0] [5]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0_0_011551706_i_fu_196[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_0_0_0_011551706_i_fu_196_reg[9] [6]),
        .I3(q1[6]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 [6]),
        .O(\cmp161_i_reg_1961_reg[0] [6]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0_0_011551706_i_fu_196[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_0_0_0_011551706_i_fu_196_reg[9] [7]),
        .I3(q1[7]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 [7]),
        .O(\cmp161_i_reg_1961_reg[0] [7]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0_0_011551706_i_fu_196[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_0_0_0_011551706_i_fu_196_reg[9] [8]),
        .I3(q1[8]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 [8]),
        .O(\cmp161_i_reg_1961_reg[0] [8]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0_0_011551706_i_fu_196[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_0_0_0_011551706_i_fu_196_reg[9] [9]),
        .I3(q1[9]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551706_i_fu_196_reg[9]_0 [9]),
        .O(\cmp161_i_reg_1961_reg[0] [9]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_1_0_0_011561709_i_fu_200[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_1_0_0_011561709_i_fu_200_reg[9] [0]),
        .I3(q1[10]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [0]),
        .O(\cmp161_i_reg_1961_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_1_0_0_011561709_i_fu_200[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_1_0_0_011561709_i_fu_200_reg[9] [1]),
        .I3(q1[11]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [1]),
        .O(\cmp161_i_reg_1961_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_1_0_0_011561709_i_fu_200[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_1_0_0_011561709_i_fu_200_reg[9] [2]),
        .I3(q1[12]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [2]),
        .O(\cmp161_i_reg_1961_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_1_0_0_011561709_i_fu_200[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_1_0_0_011561709_i_fu_200_reg[9] [3]),
        .I3(q1[13]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [3]),
        .O(\cmp161_i_reg_1961_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_1_0_0_011561709_i_fu_200[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_1_0_0_011561709_i_fu_200_reg[9] [4]),
        .I3(q1[14]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [4]),
        .O(\cmp161_i_reg_1961_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_1_0_0_011561709_i_fu_200[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_1_0_0_011561709_i_fu_200_reg[9] [5]),
        .I3(q1[15]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [5]),
        .O(\cmp161_i_reg_1961_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_1_0_0_011561709_i_fu_200[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_1_0_0_011561709_i_fu_200_reg[9] [6]),
        .I3(q1[16]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [6]),
        .O(\cmp161_i_reg_1961_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_1_0_0_011561709_i_fu_200[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_1_0_0_011561709_i_fu_200_reg[9] [7]),
        .I3(q1[17]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [7]),
        .O(\cmp161_i_reg_1961_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_1_0_0_011561709_i_fu_200[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_1_0_0_011561709_i_fu_200_reg[9] [8]),
        .I3(q1[18]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [8]),
        .O(\cmp161_i_reg_1961_reg[0]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_1_0_0_011561709_i_fu_200[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_1_0_0_011561709_i_fu_200_reg[9] [9]),
        .I3(q1[19]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561709_i_fu_200_reg[9]_0 [9]),
        .O(\cmp161_i_reg_1961_reg[0]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_2_0_0_011571712_i_fu_204[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_2_0_0_011571712_i_fu_204_reg[9] [0]),
        .I3(q1[20]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [0]),
        .O(\cmp161_i_reg_1961_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_2_0_0_011571712_i_fu_204[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_2_0_0_011571712_i_fu_204_reg[9] [1]),
        .I3(q1[21]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [1]),
        .O(\cmp161_i_reg_1961_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_2_0_0_011571712_i_fu_204[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_2_0_0_011571712_i_fu_204_reg[9] [2]),
        .I3(q1[22]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [2]),
        .O(\cmp161_i_reg_1961_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_2_0_0_011571712_i_fu_204[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_2_0_0_011571712_i_fu_204_reg[9] [3]),
        .I3(q1[23]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [3]),
        .O(\cmp161_i_reg_1961_reg[0]_1 [3]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_2_0_0_011571712_i_fu_204[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_2_0_0_011571712_i_fu_204_reg[9] [4]),
        .I3(q1[24]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [4]),
        .O(\cmp161_i_reg_1961_reg[0]_1 [4]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_2_0_0_011571712_i_fu_204[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_2_0_0_011571712_i_fu_204_reg[9] [5]),
        .I3(q1[25]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [5]),
        .O(\cmp161_i_reg_1961_reg[0]_1 [5]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_2_0_0_011571712_i_fu_204[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_2_0_0_011571712_i_fu_204_reg[9] [6]),
        .I3(q1[26]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [6]),
        .O(\cmp161_i_reg_1961_reg[0]_1 [6]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_2_0_0_011571712_i_fu_204[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_2_0_0_011571712_i_fu_204_reg[9] [7]),
        .I3(q1[27]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [7]),
        .O(\cmp161_i_reg_1961_reg[0]_1 [7]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_2_0_0_011571712_i_fu_204[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_2_0_0_011571712_i_fu_204_reg[9] [8]),
        .I3(q1[28]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [8]),
        .O(\cmp161_i_reg_1961_reg[0]_1 [8]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_2_0_0_011571712_i_fu_204[9]_i_2 
       (.I0(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I1(icmp_ln891_reg_1945),
        .I2(\p_0_2_0_0_011571712_i_fu_204_reg[9] [9]),
        .I3(q1[29]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571712_i_fu_204_reg[9]_0 [9]),
        .O(\cmp161_i_reg_1961_reg[0]_1 [9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_409[0]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [0]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[10]),
        .O(\right_1_fu_176_reg[9] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_409[1]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [1]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[11]),
        .O(\right_1_fu_176_reg[9] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_409[2]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [2]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[12]),
        .O(\right_1_fu_176_reg[9] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_409[3]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [3]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[13]),
        .O(\right_1_fu_176_reg[9] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_409[4]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [4]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[14]),
        .O(\right_1_fu_176_reg[9] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_409[5]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [5]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[15]),
        .O(\right_1_fu_176_reg[9] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_409[6]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [6]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[16]),
        .O(\right_1_fu_176_reg[9] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_409[7]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [7]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[17]),
        .O(\right_1_fu_176_reg[9] [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_409[8]_i_1 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [8]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[18]),
        .O(\right_1_fu_176_reg[9] [8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_409[9]_i_2 
       (.I0(\p_0_1_0_0_011561709_i_fu_200_reg[9] [9]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[19]),
        .O(\right_1_fu_176_reg[9] [9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_399[0]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [0]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[20]),
        .O(\right_2_fu_180_reg[9] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_399[1]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [1]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[21]),
        .O(\right_2_fu_180_reg[9] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_399[2]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [2]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[22]),
        .O(\right_2_fu_180_reg[9] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_399[3]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [3]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[23]),
        .O(\right_2_fu_180_reg[9] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_399[4]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [4]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[24]),
        .O(\right_2_fu_180_reg[9] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_399[5]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [5]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[25]),
        .O(\right_2_fu_180_reg[9] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_399[6]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [6]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[26]),
        .O(\right_2_fu_180_reg[9] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_399[7]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [7]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[27]),
        .O(\right_2_fu_180_reg[9] [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_399[8]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [8]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[28]),
        .O(\right_2_fu_180_reg[9] [8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_399[9]_i_1 
       (.I0(\p_0_2_0_0_011571712_i_fu_204_reg[9] [9]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[29]),
        .O(\right_2_fu_180_reg[9] [9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_419[0]_i_1 
       (.I0(\p_0_0_0_0_011551706_i_fu_196_reg[9] [0]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[0]),
        .O(\right_fu_172_reg[9] [0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_419[1]_i_1 
       (.I0(\p_0_0_0_0_011551706_i_fu_196_reg[9] [1]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[1]),
        .O(\right_fu_172_reg[9] [1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_419[2]_i_1 
       (.I0(\p_0_0_0_0_011551706_i_fu_196_reg[9] [2]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[2]),
        .O(\right_fu_172_reg[9] [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_419[3]_i_1 
       (.I0(\p_0_0_0_0_011551706_i_fu_196_reg[9] [3]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[3]),
        .O(\right_fu_172_reg[9] [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_419[4]_i_1 
       (.I0(\p_0_0_0_0_011551706_i_fu_196_reg[9] [4]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[4]),
        .O(\right_fu_172_reg[9] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_419[5]_i_1 
       (.I0(\p_0_0_0_0_011551706_i_fu_196_reg[9] [5]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[5]),
        .O(\right_fu_172_reg[9] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_419[6]_i_1 
       (.I0(\p_0_0_0_0_011551706_i_fu_196_reg[9] [6]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[6]),
        .O(\right_fu_172_reg[9] [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_419[7]_i_1 
       (.I0(\p_0_0_0_0_011551706_i_fu_196_reg[9] [7]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[7]),
        .O(\right_fu_172_reg[9] [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_419[8]_i_1 
       (.I0(\p_0_0_0_0_011551706_i_fu_196_reg[9] [8]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[8]),
        .O(\right_fu_172_reg[9] [8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_419[9]_i_1 
       (.I0(\p_0_0_0_0_011551706_i_fu_196_reg[9] [9]),
        .I1(icmp_ln891_reg_1945),
        .I2(\ap_phi_reg_pp0_iter2_left_reg_474_reg[0] ),
        .I3(q1[9]),
        .O(\right_fu_172_reg[9] [9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_1_4,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,d0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q1[15:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_we0_local),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hAAEA)) 
    ram_reg_bram_0_i_15__0
       (.I0(ram_reg_bram_0_i_21__0_n_5),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(and_ln1052_reg_1984_pp0_iter3_reg),
        .I3(imgRgb_full_n),
        .O(ap_block_pp0_stage0_11001__0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_bram_0_i_1__6
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln891_reg_1945),
        .I3(ram_reg_bram_0_1),
        .I4(cmp59_i_reg_465),
        .O(lineBuffer_we0_local));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_20__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(WEA));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_bram_0_i_21__0
       (.I0(imgRB_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_0_1),
        .I4(icmp_ln891_reg_1945),
        .O(ram_reg_bram_0_i_21__0_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__4
       (.I0(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(ce1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_1_4,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[29:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:12],q1[29:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_we0_local),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9
   (ce1,
    ap_condition_326,
    D,
    q1,
    ram_reg_bram_0_0,
    \cmp59_i_reg_545_reg[0] ,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
    ram_reg_bram_1_0,
    ap_enable_reg_pp0_iter1,
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] ,
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ,
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ,
    cmp59_i_reg_545,
    d0,
    ap_loop_init,
    \p_0_1_0_0_09091514_i_fu_252_reg[9] ,
    ap_clk,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read,
    Q,
    address1);
  output ce1;
  output ap_condition_326;
  output [9:0]D;
  output [29:0]q1;
  output [9:0]ram_reg_bram_0_0;
  output [9:0]\cmp59_i_reg_545_reg[0] ;
  input grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  input ram_reg_bram_1_0;
  input ap_enable_reg_pp0_iter1;
  input \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ;
  input [19:0]\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] ;
  input [19:0]\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ;
  input cmp59_i_reg_545;
  input [29:0]d0;
  input ap_loop_init;
  input [9:0]\p_0_1_0_0_09091514_i_fu_252_reg[9] ;
  input ap_clk;
  input grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
  input [10:0]Q;
  input [10:0]address1;

  wire [9:0]D;
  wire [10:0]Q;
  wire [10:0]address1;
  wire ap_clk;
  wire ap_condition_326;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ;
  wire [19:0]\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] ;
  wire [19:0]\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 ;
  wire ce1;
  wire cmp59_i_reg_545;
  wire [9:0]\cmp59_i_reg_545_reg[0] ;
  wire [29:0]d0;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
  wire [9:0]\p_0_1_0_0_09091514_i_fu_252_reg[9] ;
  wire [29:0]q1;
  wire [9:0]ram_reg_bram_0_0;
  wire ram_reg_bram_1_0;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:12]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[20]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [10]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [10]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[21]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [11]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [11]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[22]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [12]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [12]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[23]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [13]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [13]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[24]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [14]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [14]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[25]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [15]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [15]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[26]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [16]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [16]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[27]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [17]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [17]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[28]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [18]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [18]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[29]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [19]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [19]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[0]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [0]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [0]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(ram_reg_bram_0_0[0]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[1]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [1]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [1]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(ram_reg_bram_0_0[1]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[2]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [2]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [2]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(ram_reg_bram_0_0[2]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[3]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [3]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [3]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[4]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [4]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [4]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(ram_reg_bram_0_0[4]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[5]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [5]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [5]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(ram_reg_bram_0_0[5]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[6]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [6]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [6]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(ram_reg_bram_0_0[6]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[7]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [7]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [7]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(ram_reg_bram_0_0[7]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[8]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[8]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [8]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [8]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(ram_reg_bram_0_0[8]));
  LUT6 #(
    .INIT(64'hF8F8FF8888888888)) 
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21482_ph_i_reg_491[9]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0] ),
        .I1(q1[9]),
        .I2(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9] [9]),
        .I3(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[9]_0 [9]),
        .I4(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter2_p_0_0_0948_21486_ph_i_reg_482_reg[0]_1 ),
        .O(ram_reg_bram_0_0[9]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091514_i_fu_252[0]_i_1 
       (.I0(cmp59_i_reg_545),
        .I1(q1[10]),
        .I2(d0[10]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg[9] [0]),
        .O(\cmp59_i_reg_545_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091514_i_fu_252[1]_i_1 
       (.I0(cmp59_i_reg_545),
        .I1(q1[11]),
        .I2(d0[11]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg[9] [1]),
        .O(\cmp59_i_reg_545_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091514_i_fu_252[2]_i_1 
       (.I0(cmp59_i_reg_545),
        .I1(q1[12]),
        .I2(d0[12]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg[9] [2]),
        .O(\cmp59_i_reg_545_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091514_i_fu_252[3]_i_1 
       (.I0(cmp59_i_reg_545),
        .I1(q1[13]),
        .I2(d0[13]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg[9] [3]),
        .O(\cmp59_i_reg_545_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091514_i_fu_252[4]_i_1 
       (.I0(cmp59_i_reg_545),
        .I1(q1[14]),
        .I2(d0[14]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg[9] [4]),
        .O(\cmp59_i_reg_545_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091514_i_fu_252[5]_i_1 
       (.I0(cmp59_i_reg_545),
        .I1(q1[15]),
        .I2(d0[15]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg[9] [5]),
        .O(\cmp59_i_reg_545_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091514_i_fu_252[6]_i_1 
       (.I0(cmp59_i_reg_545),
        .I1(q1[16]),
        .I2(d0[16]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg[9] [6]),
        .O(\cmp59_i_reg_545_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091514_i_fu_252[7]_i_1 
       (.I0(cmp59_i_reg_545),
        .I1(q1[17]),
        .I2(d0[17]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg[9] [7]),
        .O(\cmp59_i_reg_545_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091514_i_fu_252[8]_i_1 
       (.I0(cmp59_i_reg_545),
        .I1(q1[18]),
        .I2(d0[18]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg[9] [8]),
        .O(\cmp59_i_reg_545_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091514_i_fu_252[9]_i_2 
       (.I0(cmp59_i_reg_545),
        .I1(q1[19]),
        .I2(d0[19]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091514_i_fu_252_reg[9] [9]),
        .O(\cmp59_i_reg_545_reg[0] [9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,d0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q1[15:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ap_condition_326,ap_condition_326,ap_condition_326,ap_condition_326}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_20
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ram_reg_bram_1_0),
        .O(ap_condition_326));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__3
       (.I0(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I1(ram_reg_bram_1_0),
        .O(ce1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d12" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "57630" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1920" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_1
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[29:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:12],q1[29:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ap_condition_326,ap_condition_326,ap_condition_326,ap_condition_326}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_MultiPixStream2AXIvideo
   (m_axis_video_TUSER,
    m_axis_video_TLAST,
    \icmp_ln228_reg_199_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    load_p2,
    empty_n_reg,
    m_axis_video_TREADY_0,
    E,
    m_axis_video_TVALID,
    m_axis_video_TDATA,
    ap_clk,
    Q,
    \sub_i_i_reg_194_reg[8]_0 ,
    \sub_i_i_reg_194_reg[11]_0 ,
    ap_rst_n_inv,
    \icmp_ln228_reg_199_reg[0]_1 ,
    MultiPixStream2AXIvideo_U0_ap_start,
    m_axis_video_TREADY,
    \data_p1_reg[29] ,
    \data_p1_reg[29]_0 ,
    \data_p1_reg[29]_1 ,
    imgUnzip_empty_n,
    push,
    ap_rst_n,
    D,
    \data_p2_reg[29] ,
    \trunc_ln221_reg_184_reg[10]_0 );
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output \icmp_ln228_reg_199_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output load_p2;
  output empty_n_reg;
  output m_axis_video_TREADY_0;
  output [0:0]E;
  output m_axis_video_TVALID;
  output [29:0]m_axis_video_TDATA;
  input ap_clk;
  input [10:0]Q;
  input [7:0]\sub_i_i_reg_194_reg[8]_0 ;
  input [2:0]\sub_i_i_reg_194_reg[11]_0 ;
  input ap_rst_n_inv;
  input \icmp_ln228_reg_199_reg[0]_1 ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input m_axis_video_TREADY;
  input [29:0]\data_p1_reg[29] ;
  input \data_p1_reg[29]_0 ;
  input [29:0]\data_p1_reg[29]_1 ;
  input imgUnzip_empty_n;
  input push;
  input ap_rst_n;
  input [0:0]D;
  input [29:0]\data_p2_reg[29] ;
  input [10:0]\trunc_ln221_reg_184_reg[10]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [10:0]Q;
  wire and_ln228_reg_207;
  wire \and_ln228_reg_207[0]_i_1_n_5 ;
  wire \ap_CS_fsm[3]_i_2_n_5 ;
  wire \ap_CS_fsm[3]_i_3_n_5 ;
  wire \ap_CS_fsm[3]_i_4_n_5 ;
  wire \ap_CS_fsm[3]_i_5_n_5 ;
  wire \ap_CS_fsm[3]_i_6_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [29:0]\data_p1_reg[29] ;
  wire \data_p1_reg[29]_0 ;
  wire [29:0]\data_p1_reg[29]_1 ;
  wire data_p2;
  wire data_p2_0;
  wire [29:0]\data_p2_reg[29] ;
  wire empty_n_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_12;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_13;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_14;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7;
  wire [10:0]i_2_fu_161_p2;
  wire \i_fu_72[10]_i_3_n_5 ;
  wire [10:0]i_fu_72_reg;
  wire \icmp_ln228_reg_199_reg[0]_0 ;
  wire \icmp_ln228_reg_199_reg[0]_1 ;
  wire imgUnzip_empty_n;
  wire load_p2;
  wire [29:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_0;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire p_0_in;
  wire push;
  wire regslice_both_m_axis_video_V_last_V_U_n_5;
  wire regslice_both_m_axis_video_V_user_V_U_n_5;
  wire \sof_reg_88_reg_n_5_[0] ;
  wire [11:1]sub_i_i_fu_136_p2;
  wire sub_i_i_fu_136_p2_carry__0_n_11;
  wire sub_i_i_fu_136_p2_carry__0_n_12;
  wire sub_i_i_fu_136_p2_carry_n_10;
  wire sub_i_i_fu_136_p2_carry_n_11;
  wire sub_i_i_fu_136_p2_carry_n_12;
  wire sub_i_i_fu_136_p2_carry_n_5;
  wire sub_i_i_fu_136_p2_carry_n_6;
  wire sub_i_i_fu_136_p2_carry_n_7;
  wire sub_i_i_fu_136_p2_carry_n_8;
  wire sub_i_i_fu_136_p2_carry_n_9;
  wire [11:0]sub_i_i_reg_194;
  wire [2:0]\sub_i_i_reg_194_reg[11]_0 ;
  wire [7:0]\sub_i_i_reg_194_reg[8]_0 ;
  wire [10:0]trunc_ln221_reg_184;
  wire [10:0]\trunc_ln221_reg_184_reg[10]_0 ;
  wire [10:0]trunc_ln222_reg_189;
  wire [7:2]NLW_sub_i_i_fu_136_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_sub_i_i_fu_136_p2_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln228_reg_207[0]_i_1 
       (.I0(\sof_reg_88_reg_n_5_[0] ),
        .I1(\icmp_ln228_reg_199_reg[0]_0 ),
        .I2(ap_CS_fsm_state2),
        .I3(and_ln228_reg_207),
        .O(\and_ln228_reg_207[0]_i_1_n_5 ));
  FDRE \and_ln228_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln228_reg_207[0]_i_1_n_5 ),
        .Q(and_ln228_reg_207),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm[3]_i_3_n_5 ),
        .I1(\ap_CS_fsm[3]_i_4_n_5 ),
        .I2(\ap_CS_fsm[3]_i_5_n_5 ),
        .I3(\ap_CS_fsm[3]_i_6_n_5 ),
        .O(\ap_CS_fsm[3]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(trunc_ln221_reg_184[10]),
        .I1(i_fu_72_reg[10]),
        .I2(trunc_ln221_reg_184[9]),
        .I3(i_fu_72_reg[9]),
        .O(\ap_CS_fsm[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(trunc_ln221_reg_184[4]),
        .I1(i_fu_72_reg[4]),
        .I2(i_fu_72_reg[5]),
        .I3(trunc_ln221_reg_184[5]),
        .I4(i_fu_72_reg[3]),
        .I5(trunc_ln221_reg_184[3]),
        .O(\ap_CS_fsm[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(trunc_ln221_reg_184[0]),
        .I1(i_fu_72_reg[0]),
        .I2(i_fu_72_reg[2]),
        .I3(trunc_ln221_reg_184[2]),
        .I4(i_fu_72_reg[1]),
        .I5(trunc_ln221_reg_184[1]),
        .O(\ap_CS_fsm[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(trunc_ln221_reg_184[6]),
        .I1(i_fu_72_reg[6]),
        .I2(i_fu_72_reg[8]),
        .I3(trunc_ln221_reg_184[8]),
        .I4(i_fu_72_reg[7]),
        .I5(trunc_ln221_reg_184[7]),
        .O(\ap_CS_fsm[3]_i_6_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100
       (.D(ap_NS_fsm[2:1]),
        .E(load_p2),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state3,\ap_CS_fsm_reg[0]_0 }),
        .SR(p_0_in),
        .and_ln228_reg_207(and_ln228_reg_207),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_last_reg_201_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_13),
        .\axi_last_reg_201_reg[0]_1 (sub_i_i_reg_194),
        .data_p2(data_p2_0),
        .data_p2_0(data_p2),
        .\data_p2_reg[0] (regslice_both_m_axis_video_V_user_V_U_n_5),
        .\data_p2_reg[0]_0 (regslice_both_m_axis_video_V_last_V_U_n_5),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_14),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .\icmp_ln230_reg_197_reg[0]_0 (E),
        .\icmp_ln230_reg_197_reg[0]_1 (trunc_ln222_reg_189),
        .imgUnzip_empty_n(imgUnzip_empty_n),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .push(push),
        .\sof_2_reg_133_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_12),
        .\sof_2_reg_133_reg[0]_1 (\sof_reg_88_reg_n_5_[0] ),
        .\sof_reg_88_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_14),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_72[0]_i_1 
       (.I0(i_fu_72_reg[0]),
        .O(i_2_fu_161_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_72[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_fu_72[10]_i_2 
       (.I0(i_fu_72_reg[10]),
        .I1(i_fu_72_reg[8]),
        .I2(i_fu_72_reg[6]),
        .I3(\i_fu_72[10]_i_3_n_5 ),
        .I4(i_fu_72_reg[7]),
        .I5(i_fu_72_reg[9]),
        .O(i_2_fu_161_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_fu_72[10]_i_3 
       (.I0(i_fu_72_reg[5]),
        .I1(i_fu_72_reg[3]),
        .I2(i_fu_72_reg[0]),
        .I3(i_fu_72_reg[1]),
        .I4(i_fu_72_reg[2]),
        .I5(i_fu_72_reg[4]),
        .O(\i_fu_72[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_72[1]_i_1 
       (.I0(i_fu_72_reg[0]),
        .I1(i_fu_72_reg[1]),
        .O(i_2_fu_161_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_72[2]_i_1 
       (.I0(i_fu_72_reg[2]),
        .I1(i_fu_72_reg[1]),
        .I2(i_fu_72_reg[0]),
        .O(i_2_fu_161_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_72[3]_i_1 
       (.I0(i_fu_72_reg[3]),
        .I1(i_fu_72_reg[0]),
        .I2(i_fu_72_reg[1]),
        .I3(i_fu_72_reg[2]),
        .O(i_2_fu_161_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_fu_72[4]_i_1 
       (.I0(i_fu_72_reg[4]),
        .I1(i_fu_72_reg[2]),
        .I2(i_fu_72_reg[1]),
        .I3(i_fu_72_reg[0]),
        .I4(i_fu_72_reg[3]),
        .O(i_2_fu_161_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_fu_72[5]_i_1 
       (.I0(i_fu_72_reg[5]),
        .I1(i_fu_72_reg[3]),
        .I2(i_fu_72_reg[0]),
        .I3(i_fu_72_reg[1]),
        .I4(i_fu_72_reg[2]),
        .I5(i_fu_72_reg[4]),
        .O(i_2_fu_161_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_72[6]_i_1 
       (.I0(i_fu_72_reg[6]),
        .I1(\i_fu_72[10]_i_3_n_5 ),
        .O(i_2_fu_161_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_72[7]_i_1 
       (.I0(i_fu_72_reg[7]),
        .I1(\i_fu_72[10]_i_3_n_5 ),
        .I2(i_fu_72_reg[6]),
        .O(i_2_fu_161_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_72[8]_i_1 
       (.I0(i_fu_72_reg[8]),
        .I1(i_fu_72_reg[6]),
        .I2(\i_fu_72[10]_i_3_n_5 ),
        .I3(i_fu_72_reg[7]),
        .O(i_2_fu_161_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_fu_72[9]_i_1 
       (.I0(i_fu_72_reg[9]),
        .I1(i_fu_72_reg[7]),
        .I2(\i_fu_72[10]_i_3_n_5 ),
        .I3(i_fu_72_reg[6]),
        .I4(i_fu_72_reg[8]),
        .O(i_2_fu_161_p2[9]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[0]),
        .Q(i_fu_72_reg[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[10]),
        .Q(i_fu_72_reg[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[1]),
        .Q(i_fu_72_reg[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[2]),
        .Q(i_fu_72_reg[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[3]),
        .Q(i_fu_72_reg[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[4]),
        .Q(i_fu_72_reg[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[5]),
        .Q(i_fu_72_reg[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[6]),
        .Q(i_fu_72_reg[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[7]),
        .Q(i_fu_72_reg[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[8]),
        .Q(i_fu_72_reg[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[9]),
        .Q(i_fu_72_reg[9]),
        .R(p_0_in));
  FDRE \icmp_ln228_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln228_reg_199_reg[0]_1 ),
        .Q(\icmp_ln228_reg_199_reg[0]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized2 regslice_both_m_axis_video_V_data_V_U
       (.D({ap_NS_fsm[3],ap_NS_fsm[0]}),
        .E(load_p2),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm[3]_i_2_n_5 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[29]_0 (\data_p1_reg[29] ),
        .\data_p1_reg[29]_1 (\data_p1_reg[29]_0 ),
        .\data_p1_reg[29]_2 (\data_p1_reg[29]_1 ),
        .\data_p2_reg[29]_0 (\data_p2_reg[29] ),
        .empty_n_reg(empty_n_reg),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_0(m_axis_video_TREADY_0),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .m_axis_video_TVALID(m_axis_video_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.E(load_p2),
        .ack_in_t_reg_0(regslice_both_m_axis_video_V_last_V_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_p2(data_p2),
        .\data_p2_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_13),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_2 regslice_both_m_axis_video_V_user_V_U
       (.E(load_p2),
        .ack_in_t_reg_0(regslice_both_m_axis_video_V_user_V_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_p2(data_p2_0),
        .\data_p2_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_12),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  FDRE \sof_reg_88_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7),
        .Q(\sof_reg_88_reg_n_5_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sub_i_i_fu_136_p2_carry
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({sub_i_i_fu_136_p2_carry_n_5,sub_i_i_fu_136_p2_carry_n_6,sub_i_i_fu_136_p2_carry_n_7,sub_i_i_fu_136_p2_carry_n_8,sub_i_i_fu_136_p2_carry_n_9,sub_i_i_fu_136_p2_carry_n_10,sub_i_i_fu_136_p2_carry_n_11,sub_i_i_fu_136_p2_carry_n_12}),
        .DI(Q[8:1]),
        .O(sub_i_i_fu_136_p2[8:1]),
        .S(\sub_i_i_reg_194_reg[8]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sub_i_i_fu_136_p2_carry__0
       (.CI(sub_i_i_fu_136_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_i_i_fu_136_p2_carry__0_CO_UNCONNECTED[7:2],sub_i_i_fu_136_p2_carry__0_n_11,sub_i_i_fu_136_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[10:9]}),
        .O({NLW_sub_i_i_fu_136_p2_carry__0_O_UNCONNECTED[7:3],sub_i_i_fu_136_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sub_i_i_reg_194_reg[11]_0 }));
  FDRE \sub_i_i_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D),
        .Q(sub_i_i_reg_194[0]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[10]),
        .Q(sub_i_i_reg_194[10]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[11]),
        .Q(sub_i_i_reg_194[11]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[1]),
        .Q(sub_i_i_reg_194[1]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[2]),
        .Q(sub_i_i_reg_194[2]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[3]),
        .Q(sub_i_i_reg_194[3]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[4]),
        .Q(sub_i_i_reg_194[4]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[5]),
        .Q(sub_i_i_reg_194[5]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[6]),
        .Q(sub_i_i_reg_194[6]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[7]),
        .Q(sub_i_i_reg_194[7]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[8]),
        .Q(sub_i_i_reg_194[8]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(sub_i_i_fu_136_p2[9]),
        .Q(sub_i_i_reg_194[9]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [0]),
        .Q(trunc_ln221_reg_184[0]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [10]),
        .Q(trunc_ln221_reg_184[10]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [1]),
        .Q(trunc_ln221_reg_184[1]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [2]),
        .Q(trunc_ln221_reg_184[2]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [3]),
        .Q(trunc_ln221_reg_184[3]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [4]),
        .Q(trunc_ln221_reg_184[4]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [5]),
        .Q(trunc_ln221_reg_184[5]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [6]),
        .Q(trunc_ln221_reg_184[6]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [7]),
        .Q(trunc_ln221_reg_184[7]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [8]),
        .Q(trunc_ln221_reg_184[8]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\trunc_ln221_reg_184_reg[10]_0 [9]),
        .Q(trunc_ln221_reg_184[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln222_reg_189[10]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .O(p_0_in));
  FDRE \trunc_ln222_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[0]),
        .Q(trunc_ln222_reg_189[0]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[10]),
        .Q(trunc_ln222_reg_189[10]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[1]),
        .Q(trunc_ln222_reg_189[1]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[2]),
        .Q(trunc_ln222_reg_189[2]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[3]),
        .Q(trunc_ln222_reg_189[3]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[4]),
        .Q(trunc_ln222_reg_189[4]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[5]),
        .Q(trunc_ln222_reg_189[5]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[6]),
        .Q(trunc_ln222_reg_189[6]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[7]),
        .Q(trunc_ln222_reg_189[7]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[8]),
        .Q(trunc_ln222_reg_189[8]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(Q[9]),
        .Q(trunc_ln222_reg_189[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2
   (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
    \sof_reg_88_reg[0] ,
    E,
    \icmp_ln230_reg_197_reg[0]_0 ,
    D,
    \sof_2_reg_133_reg[0]_0 ,
    \axi_last_reg_201_reg[0]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg,
    ap_clk,
    ap_rst_n_inv,
    \sof_2_reg_133_reg[0]_1 ,
    and_ln228_reg_207,
    Q,
    MultiPixStream2AXIvideo_U0_ap_start,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
    imgUnzip_empty_n,
    m_axis_video_TREADY_int_regslice,
    push,
    ap_rst_n,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0,
    SR,
    \icmp_ln230_reg_197_reg[0]_1 ,
    \axi_last_reg_201_reg[0]_1 ,
    \data_p2_reg[0] ,
    data_p2,
    \data_p2_reg[0]_0 ,
    data_p2_0);
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  output \sof_reg_88_reg[0] ;
  output [0:0]E;
  output [0:0]\icmp_ln230_reg_197_reg[0]_0 ;
  output [1:0]D;
  output \sof_2_reg_133_reg[0]_0 ;
  output \axi_last_reg_201_reg[0]_0 ;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input \sof_2_reg_133_reg[0]_1 ;
  input and_ln228_reg_207;
  input [1:0]Q;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  input imgUnzip_empty_n;
  input m_axis_video_TREADY_int_regslice;
  input push;
  input ap_rst_n;
  input [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0;
  input [0:0]SR;
  input [10:0]\icmp_ln230_reg_197_reg[0]_1 ;
  input [11:0]\axi_last_reg_201_reg[0]_1 ;
  input \data_p2_reg[0] ;
  input data_p2;
  input \data_p2_reg[0]_0 ;
  input data_p2_0;

  wire [1:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SR;
  wire and_ln228_reg_207;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_fu_169_p2;
  wire \axi_last_reg_201_reg[0]_0 ;
  wire [11:0]\axi_last_reg_201_reg[0]_1 ;
  wire data_p2;
  wire data_p2_0;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  wire icmp_ln230_fu_153_p2;
  wire [0:0]\icmp_ln230_reg_197_reg[0]_0 ;
  wire [10:0]\icmp_ln230_reg_197_reg[0]_1 ;
  wire \icmp_ln230_reg_197_reg_n_5_[0] ;
  wire imgUnzip_empty_n;
  wire [10:0]j_2_fu_159_p2;
  wire j_fu_76;
  wire \j_fu_76_reg_n_5_[0] ;
  wire \j_fu_76_reg_n_5_[10] ;
  wire \j_fu_76_reg_n_5_[1] ;
  wire \j_fu_76_reg_n_5_[2] ;
  wire \j_fu_76_reg_n_5_[3] ;
  wire \j_fu_76_reg_n_5_[4] ;
  wire \j_fu_76_reg_n_5_[5] ;
  wire \j_fu_76_reg_n_5_[6] ;
  wire \j_fu_76_reg_n_5_[7] ;
  wire \j_fu_76_reg_n_5_[8] ;
  wire \j_fu_76_reg_n_5_[9] ;
  wire m_axis_video_TREADY_int_regslice;
  wire push;
  wire \sof_2_reg_133_reg[0]_0 ;
  wire \sof_2_reg_133_reg[0]_1 ;
  wire \sof_reg_88_reg[0] ;

  LUT6 #(
    .INIT(64'hAABABABABABABABA)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I1(\icmp_ln230_reg_197_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[1]),
        .I4(imgUnzip_empty_n),
        .I5(m_axis_video_TREADY_int_regslice),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \axi_last_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(axi_last_fu_169_p2),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .I1(\data_p2_reg[0] ),
        .I2(E),
        .I3(data_p2),
        .O(\sof_2_reg_133_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__3 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .I1(\data_p2_reg[0]_0 ),
        .I2(E),
        .I3(data_p2_0),
        .O(\axi_last_reg_201_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \data_p2[29]_i_1 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(imgUnzip_empty_n),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln230_reg_197_reg_n_5_[0] ),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(j_fu_76),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(Q),
        .SR(SR),
        .and_ln228_reg_207(and_ln228_reg_207),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_fu_169_p2(axi_last_fu_169_p2),
        .\axi_last_reg_201_reg[0] (\axi_last_reg_201_reg[0]_1 ),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_23),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_24),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_3(\icmp_ln230_reg_197_reg_n_5_[0] ),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .icmp_ln230_fu_153_p2(icmp_ln230_fu_153_p2),
        .\icmp_ln230_reg_197_reg[0] (\icmp_ln230_reg_197_reg[0]_1 ),
        .imgUnzip_empty_n(imgUnzip_empty_n),
        .\j_fu_76_reg[10] (j_2_fu_159_p2),
        .\j_fu_76_reg[10]_0 ({\j_fu_76_reg_n_5_[10] ,\j_fu_76_reg_n_5_[9] ,\j_fu_76_reg_n_5_[8] ,\j_fu_76_reg_n_5_[7] ,\j_fu_76_reg_n_5_[6] ,\j_fu_76_reg_n_5_[5] ,\j_fu_76_reg_n_5_[4] ,\j_fu_76_reg_n_5_[3] ,\j_fu_76_reg_n_5_[2] ,\j_fu_76_reg_n_5_[1] ,\j_fu_76_reg_n_5_[0] }),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\sof_2_reg_133_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .\sof_2_reg_133_reg[0]_0 (\sof_2_reg_133_reg[0]_1 ),
        .\sof_2_reg_133_reg[0]_1 (E),
        .\sof_reg_88_reg[0] (\sof_reg_88_reg[0] ));
  LUT5 #(
    .INIT(32'hFBBBBBBB)) 
    \icmp_ln230_reg_197[0]_i_1 
       (.I0(\icmp_ln230_reg_197_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(imgUnzip_empty_n),
        .I4(m_axis_video_TREADY_int_regslice),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln230_reg_197_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln230_fu_153_p2),
        .Q(\icmp_ln230_reg_197_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[0]),
        .Q(\j_fu_76_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[10]),
        .Q(\j_fu_76_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[1]),
        .Q(\j_fu_76_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[2]),
        .Q(\j_fu_76_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[3]),
        .Q(\j_fu_76_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[4]),
        .Q(\j_fu_76_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[5]),
        .Q(\j_fu_76_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[6]),
        .Q(\j_fu_76_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[7]),
        .Q(\j_fu_76_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[8]),
        .Q(\j_fu_76_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_159_p2[9]),
        .Q(\j_fu_76_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\icmp_ln230_reg_197_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(imgUnzip_empty_n),
        .I4(m_axis_video_TREADY_int_regslice),
        .I5(push),
        .O(\icmp_ln230_reg_197_reg[0]_0 ));
  FDRE \sof_2_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_ZipperRemoval
   (Q,
    start_once_reg,
    \ap_CS_fsm_reg[0]_0 ,
    push,
    ap_enable_reg_pp0_iter1_reg,
    E,
    p_9_in,
    \ap_CS_fsm_reg[1]_0 ,
    \r_s_reg_754_reg[9] ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    ZipperRemoval_U0_ap_start,
    imgUnzip_full_n,
    imgRgb_empty_n,
    \p_0_0_0482_1663_fu_118_reg[9] ,
    \p_0_0_0480_1667_fu_126_reg[0] ,
    D,
    icmp_ln1107_fu_229_p2_carry,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    \ap_CS_fsm[2]_i_2__1_0 ,
    push_0,
    \loopWidth_reg_281_reg[16]_0 );
  output [3:0]Q;
  output start_once_reg;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output push;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]E;
  output p_9_in;
  output \ap_CS_fsm_reg[1]_0 ;
  output [29:0]\r_s_reg_754_reg[9] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input ZipperRemoval_U0_ap_start;
  input imgUnzip_full_n;
  input imgRgb_empty_n;
  input [29:0]\p_0_0_0482_1663_fu_118_reg[9] ;
  input \p_0_0_0480_1667_fu_126_reg[0] ;
  input [29:0]D;
  input [15:0]icmp_ln1107_fu_229_p2_carry;
  input start_once_reg_reg_0;
  input start_once_reg_reg_1;
  input [11:0]\ap_CS_fsm[2]_i_2__1_0 ;
  input push_0;
  input [16:0]\loopWidth_reg_281_reg[16]_0 ;

  wire [29:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ZipperRemoval_U0_ap_start;
  wire [11:0]\ap_CS_fsm[2]_i_2__1_0 ;
  wire \ap_CS_fsm[2]_i_2__1_n_5 ;
  wire \ap_CS_fsm[2]_i_3__1_n_5 ;
  wire \ap_CS_fsm[2]_i_4__1_n_5 ;
  wire \ap_CS_fsm[2]_i_6__1_n_5 ;
  wire \ap_CS_fsm[2]_i_8_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [6:0]conv2_i_i_lcssa687_fu_76;
  wire conv2_i_i_lcssa687_fu_760;
  wire [6:0]conv2_i_i_lcssa687_load_reg_289;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_55;
  wire [6:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o;
  wire [6:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out;
  wire [15:0]icmp_ln1107_fu_229_p2_carry;
  wire imgRgb_empty_n;
  wire imgUnzip_full_n;
  wire [16:0]loopWidth_reg_281;
  wire \loopWidth_reg_281[16]_i_1_n_5 ;
  wire [16:0]\loopWidth_reg_281_reg[16]_0 ;
  wire [9:0]p_0_0_0477655_lcssa668693_fu_88;
  wire [9:0]p_0_0_0477655_lcssa668693_load_reg_304;
  wire [9:0]p_0_0_0478653_lcssa666691_fu_84;
  wire p_0_0_0478653_lcssa666691_fu_840;
  wire [9:0]p_0_0_0478653_lcssa666691_load_reg_299;
  wire [9:0]p_0_0_0479657_lcssa664689_fu_80;
  wire [9:0]p_0_0_0479657_lcssa664689_load_reg_294;
  wire \p_0_0_0480_1667_fu_126_reg[0] ;
  wire [9:0]p_0_0_0480_1_lcssa685_fu_72;
  wire [9:0]p_0_0_0481_1_lcssa683_fu_68;
  wire [29:0]\p_0_0_0482_1663_fu_118_reg[9] ;
  wire [9:0]p_0_0_0482_1_lcssa681_fu_64;
  wire [6:0]p_0_0_0483_1_lcssa679_fu_60;
  wire p_0_0_0483_1_lcssa679_fu_600;
  wire p_9_in;
  wire push;
  wire push_0;
  wire [29:0]\r_s_reg_754_reg[9] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__2_n_5;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire [15:0]y_2_fu_189_p2;
  wire y_2_fu_189_p2_carry__0_n_10;
  wire y_2_fu_189_p2_carry__0_n_11;
  wire y_2_fu_189_p2_carry__0_n_12;
  wire y_2_fu_189_p2_carry__0_n_7;
  wire y_2_fu_189_p2_carry__0_n_8;
  wire y_2_fu_189_p2_carry__0_n_9;
  wire y_2_fu_189_p2_carry_n_10;
  wire y_2_fu_189_p2_carry_n_11;
  wire y_2_fu_189_p2_carry_n_12;
  wire y_2_fu_189_p2_carry_n_5;
  wire y_2_fu_189_p2_carry_n_6;
  wire y_2_fu_189_p2_carry_n_7;
  wire y_2_fu_189_p2_carry_n_8;
  wire y_2_fu_189_p2_carry_n_9;
  wire [14:3]y_fu_56_reg;
  wire [10:1]zext_ln1147_1_fu_476_p1;
  wire [10:1]zext_ln1148_1_fu_521_p1;
  wire [10:1]zext_ln1149_1_fu_566_p1;
  wire [7:6]NLW_y_2_fu_189_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_y_2_fu_189_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2F2F2FFF22222222)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__1_n_5 ),
        .I2(ZipperRemoval_U0_ap_start),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(start_once_reg),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__1_n_5 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(\ap_CS_fsm[2]_i_3__1_n_5 ),
        .I1(\ap_CS_fsm[2]_i_4__1_n_5 ),
        .I2(start_once_reg_reg_0),
        .I3(\ap_CS_fsm[2]_i_6__1_n_5 ),
        .I4(start_once_reg_reg_1),
        .I5(\ap_CS_fsm[2]_i_8_n_5 ),
        .O(\ap_CS_fsm[2]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(y_fu_56_reg[6]),
        .I1(\ap_CS_fsm[2]_i_2__1_0 [3]),
        .I2(\ap_CS_fsm[2]_i_2__1_0 [5]),
        .I3(y_fu_56_reg[8]),
        .I4(\ap_CS_fsm[2]_i_2__1_0 [4]),
        .I5(y_fu_56_reg[7]),
        .O(\ap_CS_fsm[2]_i_3__1_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(y_fu_56_reg[9]),
        .I1(\ap_CS_fsm[2]_i_2__1_0 [6]),
        .I2(\ap_CS_fsm[2]_i_2__1_0 [7]),
        .I3(y_fu_56_reg[10]),
        .I4(\ap_CS_fsm[2]_i_2__1_0 [8]),
        .I5(y_fu_56_reg[11]),
        .O(\ap_CS_fsm[2]_i_4__1_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(y_fu_56_reg[3]),
        .I1(\ap_CS_fsm[2]_i_2__1_0 [0]),
        .I2(\ap_CS_fsm[2]_i_2__1_0 [1]),
        .I3(y_fu_56_reg[4]),
        .I4(\ap_CS_fsm[2]_i_2__1_0 [2]),
        .I5(y_fu_56_reg[5]),
        .O(\ap_CS_fsm[2]_i_6__1_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(y_fu_56_reg[12]),
        .I1(\ap_CS_fsm[2]_i_2__1_0 [9]),
        .I2(\ap_CS_fsm[2]_i_2__1_0 [10]),
        .I3(y_fu_56_reg[13]),
        .I4(\ap_CS_fsm[2]_i_2__1_0 [11]),
        .I5(y_fu_56_reg[14]),
        .O(\ap_CS_fsm[2]_i_8_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[0]),
        .Q(conv2_i_i_lcssa687_fu_76[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[1]),
        .Q(conv2_i_i_lcssa687_fu_76[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[2]),
        .Q(conv2_i_i_lcssa687_fu_76[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[3]),
        .Q(conv2_i_i_lcssa687_fu_76[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[4]),
        .Q(conv2_i_i_lcssa687_fu_76[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[5]),
        .Q(conv2_i_i_lcssa687_fu_76[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa687_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa687_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[6]),
        .Q(conv2_i_i_lcssa687_fu_76[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[0]),
        .Q(conv2_i_i_lcssa687_load_reg_289[0]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[1]),
        .Q(conv2_i_i_lcssa687_load_reg_289[1]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[2]),
        .Q(conv2_i_i_lcssa687_load_reg_289[2]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[3]),
        .Q(conv2_i_i_lcssa687_load_reg_289[3]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[4]),
        .Q(conv2_i_i_lcssa687_load_reg_289[4]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[5]),
        .Q(conv2_i_i_lcssa687_load_reg_289[5]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa687_load_reg_289_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa687_fu_76[6]),
        .Q(conv2_i_i_lcssa687_load_reg_289[6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104
       (.D({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .E(p_0_0_0483_1_lcssa679_fu_600),
        .Q(zext_ln1148_1_fu_521_p1),
        .SR(\loopWidth_reg_281[16]_i_1_n_5 ),
        .\ap_CS_fsm_reg[2] (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_55),
        .\ap_CS_fsm_reg[3] (conv2_i_i_lcssa687_fu_760),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_1(E),
        .ap_loop_exit_ready_pp0_iter2_reg_reg_0(p_0_0_0478653_lcssa666691_fu_840),
        .ap_loop_init_int_reg(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\b_s_reg_764_reg[9]_0 (p_0_0_0480_1_lcssa685_fu_72),
        .\conv2_i_i_lcssa687_fu_76_reg[0] ({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\g_s_reg_759_reg[9]_0 (p_0_0_0481_1_lcssa683_fu_68),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .\icmp_ln1101_reg_718_reg[0]_0 (loopWidth_reg_281),
        .icmp_ln1107_fu_229_p2_carry_0(icmp_ln1107_fu_229_p2_carry),
        .icmp_ln1144_2_fu_441_p2_carry_0(p_0_0_0483_1_lcssa679_fu_60),
        .imgRgb_empty_n(imgRgb_empty_n),
        .imgUnzip_full_n(imgUnzip_full_n),
        .\p_0_0_0480_1667_fu_126_reg[0]_0 (\p_0_0_0480_1667_fu_126_reg[0] ),
        .\p_0_0_0480_1667_fu_126_reg[9]_0 (p_0_0_0477655_lcssa668693_load_reg_304),
        .\p_0_0_0480_1667_load_reg_746_reg[9]_0 (zext_ln1149_1_fu_566_p1),
        .\p_0_0_0481_1665_fu_122_reg[9]_0 (p_0_0_0478653_lcssa666691_load_reg_299),
        .\p_0_0_0482_1663_fu_118_reg[9]_0 (\p_0_0_0482_1663_fu_118_reg[9] ),
        .\p_0_0_0482_1663_fu_118_reg[9]_1 (D),
        .\p_0_0_0482_1663_fu_118_reg[9]_2 (p_0_0_0479657_lcssa664689_load_reg_294),
        .\p_0_0_0482_1663_load_reg_730_reg[9]_0 (zext_ln1147_1_fu_476_p1),
        .\p_0_0_0483_1662_fu_114_reg[6]_0 (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o),
        .\p_0_0_0483_1662_fu_114_reg[6]_1 (conv2_i_i_lcssa687_load_reg_289),
        .p_9_in(p_9_in),
        .push(push),
        .push_0(push_0),
        .\r_s_reg_754_reg[9]_0 (\r_s_reg_754_reg[9] ),
        .\r_s_reg_754_reg[9]_1 (p_0_0_0482_1_lcssa681_fu_64));
  FDRE #(
    .INIT(1'b0)) 
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_55),
        .Q(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hA800)) 
    \loopWidth_reg_281[16]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(ZipperRemoval_U0_ap_start),
        .O(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \loopWidth_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [0]),
        .Q(loopWidth_reg_281[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [10]),
        .Q(loopWidth_reg_281[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [11]),
        .Q(loopWidth_reg_281[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [12]),
        .Q(loopWidth_reg_281[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[13] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [13]),
        .Q(loopWidth_reg_281[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[14] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [14]),
        .Q(loopWidth_reg_281[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[15] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [15]),
        .Q(loopWidth_reg_281[15]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[16] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [16]),
        .Q(loopWidth_reg_281[16]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [1]),
        .Q(loopWidth_reg_281[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [2]),
        .Q(loopWidth_reg_281[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [3]),
        .Q(loopWidth_reg_281[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [4]),
        .Q(loopWidth_reg_281[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [5]),
        .Q(loopWidth_reg_281[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [6]),
        .Q(loopWidth_reg_281[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [7]),
        .Q(loopWidth_reg_281[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [8]),
        .Q(loopWidth_reg_281[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [9]),
        .Q(loopWidth_reg_281[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mOutPtr[1]_i_3__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__1_n_5 ),
        .I2(ZipperRemoval_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[1]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[2]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[3]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[4]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[5]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[6]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[7]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[8]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[9]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477655_lcssa668693_fu_88_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1149_1_fu_566_p1[10]),
        .Q(p_0_0_0477655_lcssa668693_fu_88[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[0]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[0]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[1]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[1]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[2]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[2]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[3]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[3]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[4]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[4]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[5]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[5]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[6]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[6]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[7]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[7]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[8]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[8]),
        .R(1'b0));
  FDRE \p_0_0_0477655_lcssa668693_load_reg_304_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477655_lcssa668693_fu_88[9]),
        .Q(p_0_0_0477655_lcssa668693_load_reg_304[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[1]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[2]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[3]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[4]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[5]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[6]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[7]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[8]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[9]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478653_lcssa666691_fu_84_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1148_1_fu_521_p1[10]),
        .Q(p_0_0_0478653_lcssa666691_fu_84[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[0]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[0]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[1]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[1]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[2]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[2]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[3]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[3]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[4]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[4]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[5]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[5]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[6]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[6]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[7]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[7]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[8]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[8]),
        .R(1'b0));
  FDRE \p_0_0_0478653_lcssa666691_load_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478653_lcssa666691_fu_84[9]),
        .Q(p_0_0_0478653_lcssa666691_load_reg_299[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[1]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[2]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[3]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[4]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[5]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[6]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[7]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[8]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[9]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479657_lcssa664689_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0478653_lcssa666691_fu_840),
        .D(zext_ln1147_1_fu_476_p1[10]),
        .Q(p_0_0_0479657_lcssa664689_fu_80[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[0]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[0]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[1]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[1]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[2]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[2]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[3]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[3]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[4]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[4]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[5]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[5]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[6]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[6]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[7]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[7]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[8]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[8]),
        .R(1'b0));
  FDRE \p_0_0_0479657_lcssa664689_load_reg_294_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479657_lcssa664689_fu_80[9]),
        .Q(p_0_0_0479657_lcssa664689_load_reg_294[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[1]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[2]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[3]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[4]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[5]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[6]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[7]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[8]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[9]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa685_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1149_1_fu_566_p1[10]),
        .Q(p_0_0_0480_1_lcssa685_fu_72[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[1]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[2]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[3]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[4]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[5]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[6]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[7]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[8]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[9]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa683_fu_68_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1148_1_fu_521_p1[10]),
        .Q(p_0_0_0481_1_lcssa683_fu_68[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[1]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[2]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[3]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[4]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[5]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[6]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[7]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[8]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[9]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa681_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(zext_ln1147_1_fu_476_p1[10]),
        .Q(p_0_0_0482_1_lcssa681_fu_64[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[0]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[1]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[2]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[3]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[4]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[5]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa679_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa679_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o[6]),
        .Q(p_0_0_0483_1_lcssa679_fu_60[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'hDDD0D0D0)) 
    start_once_reg_i_1__2
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__1_n_5 ),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(ZipperRemoval_U0_ap_start),
        .O(start_once_reg_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_5),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 y_2_fu_189_p2_carry
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({y_2_fu_189_p2_carry_n_5,y_2_fu_189_p2_carry_n_6,y_2_fu_189_p2_carry_n_7,y_2_fu_189_p2_carry_n_8,y_2_fu_189_p2_carry_n_9,y_2_fu_189_p2_carry_n_10,y_2_fu_189_p2_carry_n_11,y_2_fu_189_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_189_p2[8:1]),
        .S({y_fu_56_reg[8:3],Q[2:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 y_2_fu_189_p2_carry__0
       (.CI(y_2_fu_189_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_y_2_fu_189_p2_carry__0_CO_UNCONNECTED[7:6],y_2_fu_189_p2_carry__0_n_7,y_2_fu_189_p2_carry__0_n_8,y_2_fu_189_p2_carry__0_n_9,y_2_fu_189_p2_carry__0_n_10,y_2_fu_189_p2_carry__0_n_11,y_2_fu_189_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_y_2_fu_189_p2_carry__0_O_UNCONNECTED[7],y_2_fu_189_p2[15:9]}),
        .S({1'b0,Q[3],y_fu_56_reg[14:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_56[0]_i_1 
       (.I0(Q[0]),
        .O(y_2_fu_189_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[0]),
        .Q(Q[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[10]),
        .Q(y_fu_56_reg[10]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[11]),
        .Q(y_fu_56_reg[11]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[12]),
        .Q(y_fu_56_reg[12]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[13]),
        .Q(y_fu_56_reg[13]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[14]),
        .Q(y_fu_56_reg[14]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[15]),
        .Q(Q[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[1]),
        .Q(Q[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[2]),
        .Q(Q[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[3]),
        .Q(y_fu_56_reg[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[4]),
        .Q(y_fu_56_reg[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[5]),
        .Q(y_fu_56_reg[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[6]),
        .Q(y_fu_56_reg[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[7]),
        .Q(y_fu_56_reg[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[8]),
        .Q(y_fu_56_reg[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_189_p2[9]),
        .Q(y_fu_56_reg[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2
   (Q,
    \p_0_0_0480_1667_load_reg_746_reg[9]_0 ,
    \p_0_0_0482_1663_load_reg_730_reg[9]_0 ,
    D,
    push,
    E,
    ap_loop_exit_ready_pp0_iter2_reg_reg_0,
    \ap_CS_fsm_reg[3] ,
    ap_loop_init_int_reg,
    \p_0_0_0483_1662_fu_114_reg[6]_0 ,
    \ap_CS_fsm_reg[2] ,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    p_9_in,
    \r_s_reg_754_reg[9]_0 ,
    ap_clk,
    ap_rst_n_inv,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
    ap_rst_n,
    SR,
    \conv2_i_i_lcssa687_fu_76_reg[0] ,
    imgUnzip_full_n,
    imgRgb_empty_n,
    \p_0_0_0480_1667_fu_126_reg[9]_0 ,
    \p_0_0_0482_1663_fu_118_reg[9]_0 ,
    \p_0_0_0480_1667_fu_126_reg[0]_0 ,
    \p_0_0_0482_1663_fu_118_reg[9]_1 ,
    \p_0_0_0481_1665_fu_122_reg[9]_0 ,
    \p_0_0_0482_1663_fu_118_reg[9]_2 ,
    \p_0_0_0483_1662_fu_114_reg[6]_1 ,
    \icmp_ln1101_reg_718_reg[0]_0 ,
    icmp_ln1107_fu_229_p2_carry_0,
    icmp_ln1144_2_fu_441_p2_carry_0,
    \g_s_reg_759_reg[9]_0 ,
    \b_s_reg_764_reg[9]_0 ,
    \r_s_reg_754_reg[9]_1 ,
    push_0);
  output [9:0]Q;
  output [9:0]\p_0_0_0480_1667_load_reg_746_reg[9]_0 ;
  output [9:0]\p_0_0_0482_1663_load_reg_730_reg[9]_0 ;
  output [1:0]D;
  output push;
  output [0:0]E;
  output [0:0]ap_loop_exit_ready_pp0_iter2_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [6:0]ap_loop_init_int_reg;
  output [6:0]\p_0_0_0483_1662_fu_114_reg[6]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_1;
  output p_9_in;
  output [29:0]\r_s_reg_754_reg[9]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  input ap_rst_n;
  input [0:0]SR;
  input [1:0]\conv2_i_i_lcssa687_fu_76_reg[0] ;
  input imgUnzip_full_n;
  input imgRgb_empty_n;
  input [9:0]\p_0_0_0480_1667_fu_126_reg[9]_0 ;
  input [29:0]\p_0_0_0482_1663_fu_118_reg[9]_0 ;
  input \p_0_0_0480_1667_fu_126_reg[0]_0 ;
  input [29:0]\p_0_0_0482_1663_fu_118_reg[9]_1 ;
  input [9:0]\p_0_0_0481_1665_fu_122_reg[9]_0 ;
  input [9:0]\p_0_0_0482_1663_fu_118_reg[9]_2 ;
  input [6:0]\p_0_0_0483_1662_fu_114_reg[6]_1 ;
  input [16:0]\icmp_ln1101_reg_718_reg[0]_0 ;
  input [15:0]icmp_ln1107_fu_229_p2_carry_0;
  input [6:0]icmp_ln1144_2_fu_441_p2_carry_0;
  input [9:0]\g_s_reg_759_reg[9]_0 ;
  input [9:0]\b_s_reg_764_reg[9]_0 ;
  input [9:0]\r_s_reg_754_reg[9]_1 ;
  input push_0;

  wire [1:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [11:2]add_ln1147_1_fu_494_p2;
  wire add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry__0_i_2_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry__0_i_3_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry__0_i_4_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry__0_i_5_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry__0_n_11;
  wire add_ln1147_1_fu_494_p2__1_carry__0_n_12;
  wire add_ln1147_1_fu_494_p2__1_carry_i_10_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_11_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_12_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_13_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_14_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_1_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_2_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_3_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_4_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_5_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_6_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_7_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_8_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_9_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_n_10;
  wire add_ln1147_1_fu_494_p2__1_carry_n_11;
  wire add_ln1147_1_fu_494_p2__1_carry_n_12;
  wire add_ln1147_1_fu_494_p2__1_carry_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_n_6;
  wire add_ln1147_1_fu_494_p2__1_carry_n_7;
  wire add_ln1147_1_fu_494_p2__1_carry_n_8;
  wire add_ln1147_1_fu_494_p2__1_carry_n_9;
  wire add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry__0_i_2_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry__0_i_3_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry__0_i_4_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry__0_i_5_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry__0_n_11;
  wire add_ln1148_1_fu_539_p2__1_carry__0_n_12;
  wire add_ln1148_1_fu_539_p2__1_carry_i_10_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_11_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_12_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_13_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_14_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_1_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_2_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_3_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_4_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_5_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_6_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_7_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_8_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_9_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_n_10;
  wire add_ln1148_1_fu_539_p2__1_carry_n_11;
  wire add_ln1148_1_fu_539_p2__1_carry_n_12;
  wire add_ln1148_1_fu_539_p2__1_carry_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_n_6;
  wire add_ln1148_1_fu_539_p2__1_carry_n_7;
  wire add_ln1148_1_fu_539_p2__1_carry_n_8;
  wire add_ln1148_1_fu_539_p2__1_carry_n_9;
  wire [11:2]add_ln1149_1_fu_584_p2;
  wire add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry__0_i_2_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry__0_i_3_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry__0_i_4_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry__0_i_5_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry__0_n_11;
  wire add_ln1149_1_fu_584_p2__1_carry__0_n_12;
  wire add_ln1149_1_fu_584_p2__1_carry_i_10_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_11_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_12_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_13_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_14_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_1_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_2_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_3_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_4_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_5_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_6_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_7_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_8_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_9_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_n_10;
  wire add_ln1149_1_fu_584_p2__1_carry_n_11;
  wire add_ln1149_1_fu_584_p2__1_carry_n_12;
  wire add_ln1149_1_fu_584_p2__1_carry_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_n_6;
  wire add_ln1149_1_fu_584_p2__1_carry_n_7;
  wire add_ln1149_1_fu_584_p2__1_carry_n_8;
  wire add_ln1149_1_fu_584_p2__1_carry_n_9;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire [0:0]ap_loop_exit_ready_pp0_iter2_reg_reg_0;
  wire [6:0]ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]b_s_reg_764;
  wire [9:0]\b_s_reg_764_reg[9]_0 ;
  wire [1:0]\conv2_i_i_lcssa687_fu_76_reg[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire [9:0]g_s_reg_759;
  wire [9:0]\g_s_reg_759_reg[9]_0 ;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  wire icmp_ln1101_fu_217_p2;
  wire icmp_ln1101_fu_217_p2_carry_n_10;
  wire icmp_ln1101_fu_217_p2_carry_n_11;
  wire icmp_ln1101_fu_217_p2_carry_n_12;
  wire icmp_ln1101_fu_217_p2_carry_n_8;
  wire icmp_ln1101_fu_217_p2_carry_n_9;
  wire icmp_ln1101_reg_718;
  wire icmp_ln1101_reg_718_pp0_iter1_reg;
  wire [16:0]\icmp_ln1101_reg_718_reg[0]_0 ;
  wire icmp_ln1107_fu_229_p2;
  wire [15:0]icmp_ln1107_fu_229_p2_carry_0;
  wire icmp_ln1107_fu_229_p2_carry_n_10;
  wire icmp_ln1107_fu_229_p2_carry_n_11;
  wire icmp_ln1107_fu_229_p2_carry_n_12;
  wire icmp_ln1107_fu_229_p2_carry_n_5;
  wire icmp_ln1107_fu_229_p2_carry_n_6;
  wire icmp_ln1107_fu_229_p2_carry_n_7;
  wire icmp_ln1107_fu_229_p2_carry_n_8;
  wire icmp_ln1107_fu_229_p2_carry_n_9;
  wire icmp_ln1107_reg_722;
  wire icmp_ln1144_1_fu_423_p2;
  wire icmp_ln1144_1_fu_423_p2_carry_i_1_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_2_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_3_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_4_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_5_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_6_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_7_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_i_8_n_5;
  wire icmp_ln1144_1_fu_423_p2_carry_n_10;
  wire icmp_ln1144_1_fu_423_p2_carry_n_11;
  wire icmp_ln1144_1_fu_423_p2_carry_n_12;
  wire icmp_ln1144_2_fu_441_p2;
  wire [6:0]icmp_ln1144_2_fu_441_p2_carry_0;
  wire icmp_ln1144_2_fu_441_p2_carry_i_1_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_2_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_3_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_4_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_5_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_6_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_7_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_8_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_n_10;
  wire icmp_ln1144_2_fu_441_p2_carry_n_11;
  wire icmp_ln1144_2_fu_441_p2_carry_n_12;
  wire icmp_ln1159_reg_726_pp0_iter1_reg;
  wire icmp_ln1159_reg_726_pp0_iter2_reg;
  wire \icmp_ln1159_reg_726_reg_n_5_[0] ;
  wire imgRgb_empty_n;
  wire imgUnzip_full_n;
  wire lum_fu_401_p2__2_carry__0_i_1_n_5;
  wire lum_fu_401_p2__2_carry_i_10_n_5;
  wire lum_fu_401_p2__2_carry_i_11_n_5;
  wire lum_fu_401_p2__2_carry_i_12_n_5;
  wire lum_fu_401_p2__2_carry_i_13_n_5;
  wire lum_fu_401_p2__2_carry_i_14_n_5;
  wire lum_fu_401_p2__2_carry_i_15_n_5;
  wire lum_fu_401_p2__2_carry_i_16_n_5;
  wire lum_fu_401_p2__2_carry_i_17_n_5;
  wire lum_fu_401_p2__2_carry_i_18_n_5;
  wire lum_fu_401_p2__2_carry_i_19_n_5;
  wire lum_fu_401_p2__2_carry_i_1_n_5;
  wire lum_fu_401_p2__2_carry_i_20_n_5;
  wire lum_fu_401_p2__2_carry_i_2_n_5;
  wire lum_fu_401_p2__2_carry_i_3_n_5;
  wire lum_fu_401_p2__2_carry_i_4_n_5;
  wire lum_fu_401_p2__2_carry_i_5_n_5;
  wire lum_fu_401_p2__2_carry_i_6_n_5;
  wire lum_fu_401_p2__2_carry_i_7_n_5;
  wire lum_fu_401_p2__2_carry_i_8_n_5;
  wire lum_fu_401_p2__2_carry_i_9_n_5;
  wire lum_fu_401_p2__2_carry_n_10;
  wire lum_fu_401_p2__2_carry_n_11;
  wire lum_fu_401_p2__2_carry_n_12;
  wire lum_fu_401_p2__2_carry_n_5;
  wire lum_fu_401_p2__2_carry_n_6;
  wire lum_fu_401_p2__2_carry_n_7;
  wire lum_fu_401_p2__2_carry_n_8;
  wire lum_fu_401_p2__2_carry_n_9;
  wire or_ln1144_fu_600_p2;
  wire or_ln1144_reg_769;
  wire p_0_0_0480_1667_fu_126;
  wire \p_0_0_0480_1667_fu_126_reg[0]_0 ;
  wire [9:0]\p_0_0_0480_1667_fu_126_reg[9]_0 ;
  wire \p_0_0_0480_1667_fu_126_reg_n_5_[0] ;
  wire \p_0_0_0480_1667_fu_126_reg_n_5_[1] ;
  wire \p_0_0_0480_1667_fu_126_reg_n_5_[2] ;
  wire p_0_0_0480_1667_load_reg_7460;
  wire [9:0]p_0_0_0480_1667_load_reg_746_pp0_iter2_reg;
  wire [9:0]\p_0_0_0480_1667_load_reg_746_reg[9]_0 ;
  wire [9:0]\p_0_0_0481_1665_fu_122_reg[9]_0 ;
  wire \p_0_0_0481_1665_fu_122_reg_n_5_[0] ;
  wire [9:0]p_0_0_0481_1665_load_reg_738_pp0_iter2_reg;
  wire [29:0]\p_0_0_0482_1663_fu_118_reg[9]_0 ;
  wire [29:0]\p_0_0_0482_1663_fu_118_reg[9]_1 ;
  wire [9:0]\p_0_0_0482_1663_fu_118_reg[9]_2 ;
  wire \p_0_0_0482_1663_fu_118_reg_n_5_[0] ;
  wire \p_0_0_0482_1663_fu_118_reg_n_5_[1] ;
  wire [9:0]p_0_0_0482_1663_load_reg_730_pp0_iter2_reg;
  wire [9:0]\p_0_0_0482_1663_load_reg_730_reg[9]_0 ;
  wire p_0_0_0483_1662_fu_114;
  wire [6:0]\p_0_0_0483_1662_fu_114_reg[6]_0 ;
  wire [6:0]\p_0_0_0483_1662_fu_114_reg[6]_1 ;
  wire [9:0]p_0_in;
  wire [9:0]p_1_in;
  wire p_9_in;
  wire push;
  wire push_0;
  wire [9:0]r_s_reg_754;
  wire [29:0]\r_s_reg_754_reg[9]_0 ;
  wire [9:0]\r_s_reg_754_reg[9]_1 ;
  wire [6:0]trunc_ln1_fu_407_p4;
  wire [16:0]x_2_fu_223_p2;
  wire x_fu_110;
  wire \x_fu_110_reg_n_5_[0] ;
  wire \x_fu_110_reg_n_5_[10] ;
  wire \x_fu_110_reg_n_5_[11] ;
  wire \x_fu_110_reg_n_5_[12] ;
  wire \x_fu_110_reg_n_5_[13] ;
  wire \x_fu_110_reg_n_5_[14] ;
  wire \x_fu_110_reg_n_5_[15] ;
  wire \x_fu_110_reg_n_5_[16] ;
  wire \x_fu_110_reg_n_5_[1] ;
  wire \x_fu_110_reg_n_5_[2] ;
  wire \x_fu_110_reg_n_5_[3] ;
  wire \x_fu_110_reg_n_5_[4] ;
  wire \x_fu_110_reg_n_5_[5] ;
  wire \x_fu_110_reg_n_5_[6] ;
  wire \x_fu_110_reg_n_5_[7] ;
  wire \x_fu_110_reg_n_5_[8] ;
  wire \x_fu_110_reg_n_5_[9] ;
  wire [7:0]zext_ln1129_1_fu_339_p1;
  wire [8:0]zext_ln1129_2_fu_353_p1;
  wire [6:0]zext_ln1129_4_fu_381_p1;
  wire [1:0]NLW_add_ln1147_1_fu_494_p2__1_carry_O_UNCONNECTED;
  wire [7:2]NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_add_ln1147_1_fu_494_p2__1_carry__0_O_UNCONNECTED;
  wire [1:0]NLW_add_ln1148_1_fu_539_p2__1_carry_O_UNCONNECTED;
  wire [7:2]NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_add_ln1148_1_fu_539_p2__1_carry__0_O_UNCONNECTED;
  wire [1:0]NLW_add_ln1149_1_fu_584_p2__1_carry_O_UNCONNECTED;
  wire [7:2]NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_add_ln1149_1_fu_584_p2__1_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln1101_fu_217_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1101_fu_217_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1107_fu_229_p2_carry_O_UNCONNECTED;
  wire [7:1]NLW_icmp_ln1107_fu_229_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1107_fu_229_p2_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_icmp_ln1144_1_fu_423_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1144_1_fu_423_p2_carry_O_UNCONNECTED;
  wire [7:4]NLW_icmp_ln1144_2_fu_441_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1144_2_fu_441_p2_carry_O_UNCONNECTED;
  wire [2:0]NLW_lum_fu_401_p2__2_carry_O_UNCONNECTED;
  wire [7:0]NLW_lum_fu_401_p2__2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_lum_fu_401_p2__2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(g_s_reg_759[0]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[0]),
        .O(\r_s_reg_754_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(b_s_reg_764[0]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[0]),
        .O(\r_s_reg_754_reg[9]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(b_s_reg_764[1]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[1]),
        .O(\r_s_reg_754_reg[9]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(b_s_reg_764[2]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[2]),
        .O(\r_s_reg_754_reg[9]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(b_s_reg_764[3]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[3]),
        .O(\r_s_reg_754_reg[9]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(b_s_reg_764[4]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[4]),
        .O(\r_s_reg_754_reg[9]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(b_s_reg_764[5]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[5]),
        .O(\r_s_reg_754_reg[9]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(b_s_reg_764[6]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[6]),
        .O(\r_s_reg_754_reg[9]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(b_s_reg_764[7]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[7]),
        .O(\r_s_reg_754_reg[9]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(b_s_reg_764[8]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[8]),
        .O(\r_s_reg_754_reg[9]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(b_s_reg_764[9]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[9]),
        .O(\r_s_reg_754_reg[9]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(g_s_reg_759[1]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[1]),
        .O(\r_s_reg_754_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(r_s_reg_754[0]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[0]),
        .O(\r_s_reg_754_reg[9]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(r_s_reg_754[1]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[1]),
        .O(\r_s_reg_754_reg[9]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(r_s_reg_754[2]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[2]),
        .O(\r_s_reg_754_reg[9]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(r_s_reg_754[3]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[3]),
        .O(\r_s_reg_754_reg[9]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][24]_i_1 
       (.I0(r_s_reg_754[4]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[4]),
        .O(\r_s_reg_754_reg[9]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][25]_i_1 
       (.I0(r_s_reg_754[5]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[5]),
        .O(\r_s_reg_754_reg[9]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][26]_i_1 
       (.I0(r_s_reg_754[6]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[6]),
        .O(\r_s_reg_754_reg[9]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][27]_i_1 
       (.I0(r_s_reg_754[7]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[7]),
        .O(\r_s_reg_754_reg[9]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][28]_i_1 
       (.I0(r_s_reg_754[8]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[8]),
        .O(\r_s_reg_754_reg[9]_0 [28]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \SRL_SIG[0][29]_i_1__2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_14),
        .I1(imgUnzip_full_n),
        .I2(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I3(icmp_ln1159_reg_726_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][29]_i_2 
       (.I0(r_s_reg_754[9]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[9]),
        .O(\r_s_reg_754_reg[9]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(g_s_reg_759[2]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[2]),
        .O(\r_s_reg_754_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(g_s_reg_759[3]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[3]),
        .O(\r_s_reg_754_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(g_s_reg_759[4]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[4]),
        .O(\r_s_reg_754_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(g_s_reg_759[5]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[5]),
        .O(\r_s_reg_754_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(g_s_reg_759[6]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[6]),
        .O(\r_s_reg_754_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(g_s_reg_759[7]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[7]),
        .O(\r_s_reg_754_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(g_s_reg_759[8]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[8]),
        .O(\r_s_reg_754_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(g_s_reg_759[9]),
        .I1(or_ln1144_reg_769),
        .I2(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[9]),
        .O(\r_s_reg_754_reg[9]_0 [9]));
  CARRY8 add_ln1147_1_fu_494_p2__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1147_1_fu_494_p2__1_carry_n_5,add_ln1147_1_fu_494_p2__1_carry_n_6,add_ln1147_1_fu_494_p2__1_carry_n_7,add_ln1147_1_fu_494_p2__1_carry_n_8,add_ln1147_1_fu_494_p2__1_carry_n_9,add_ln1147_1_fu_494_p2__1_carry_n_10,add_ln1147_1_fu_494_p2__1_carry_n_11,add_ln1147_1_fu_494_p2__1_carry_n_12}),
        .DI({add_ln1147_1_fu_494_p2__1_carry_i_1_n_5,add_ln1147_1_fu_494_p2__1_carry_i_2_n_5,add_ln1147_1_fu_494_p2__1_carry_i_3_n_5,add_ln1147_1_fu_494_p2__1_carry_i_4_n_5,add_ln1147_1_fu_494_p2__1_carry_i_5_n_5,add_ln1147_1_fu_494_p2__1_carry_i_6_n_5,\p_0_0_0482_1663_fu_118_reg_n_5_[1] ,\p_0_0_0482_1663_fu_118_reg_n_5_[0] }),
        .O({add_ln1147_1_fu_494_p2[7:2],NLW_add_ln1147_1_fu_494_p2__1_carry_O_UNCONNECTED[1:0]}),
        .S({add_ln1147_1_fu_494_p2__1_carry_i_7_n_5,add_ln1147_1_fu_494_p2__1_carry_i_8_n_5,add_ln1147_1_fu_494_p2__1_carry_i_9_n_5,add_ln1147_1_fu_494_p2__1_carry_i_10_n_5,add_ln1147_1_fu_494_p2__1_carry_i_11_n_5,add_ln1147_1_fu_494_p2__1_carry_i_12_n_5,add_ln1147_1_fu_494_p2__1_carry_i_13_n_5,add_ln1147_1_fu_494_p2__1_carry_i_14_n_5}));
  CARRY8 add_ln1147_1_fu_494_p2__1_carry__0
       (.CI(add_ln1147_1_fu_494_p2__1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED[7:4],add_ln1147_1_fu_494_p2[11],NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED[2],add_ln1147_1_fu_494_p2__1_carry__0_n_11,add_ln1147_1_fu_494_p2__1_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\p_0_0_0482_1663_load_reg_730_reg[9]_0 [9],add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5,add_ln1147_1_fu_494_p2__1_carry__0_i_2_n_5}),
        .O({NLW_add_ln1147_1_fu_494_p2__1_carry__0_O_UNCONNECTED[7:3],add_ln1147_1_fu_494_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1147_1_fu_494_p2__1_carry__0_i_3_n_5,add_ln1147_1_fu_494_p2__1_carry__0_i_4_n_5,add_ln1147_1_fu_494_p2__1_carry__0_i_5_n_5}));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry__0_i_1
       (.I0(\r_s_reg_754_reg[9]_1 [8]),
        .I1(zext_ln1129_1_fu_339_p1[6]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [7]),
        .O(add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry__0_i_2
       (.I0(\r_s_reg_754_reg[9]_1 [7]),
        .I1(zext_ln1129_1_fu_339_p1[5]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [6]),
        .O(add_ln1147_1_fu_494_p2__1_carry__0_i_2_n_5));
  LUT4 #(
    .INIT(16'h17E8)) 
    add_ln1147_1_fu_494_p2__1_carry__0_i_3
       (.I0(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [8]),
        .I1(zext_ln1129_1_fu_339_p1[7]),
        .I2(\r_s_reg_754_reg[9]_1 [9]),
        .I3(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [9]),
        .O(add_ln1147_1_fu_494_p2__1_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry__0_i_4
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5),
        .I1(\r_s_reg_754_reg[9]_1 [9]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [8]),
        .I3(zext_ln1129_1_fu_339_p1[7]),
        .O(add_ln1147_1_fu_494_p2__1_carry__0_i_4_n_5));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry__0_i_5
       (.I0(\r_s_reg_754_reg[9]_1 [8]),
        .I1(zext_ln1129_1_fu_339_p1[6]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [7]),
        .I3(add_ln1147_1_fu_494_p2__1_carry__0_i_2_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry__0_i_5_n_5));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_1
       (.I0(\r_s_reg_754_reg[9]_1 [6]),
        .I1(zext_ln1129_1_fu_339_p1[4]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [5]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_1_n_5));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_10
       (.I0(\r_s_reg_754_reg[9]_1 [4]),
        .I1(zext_ln1129_1_fu_339_p1[2]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [3]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_4_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_10_n_5));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_11
       (.I0(\r_s_reg_754_reg[9]_1 [3]),
        .I1(zext_ln1129_1_fu_339_p1[1]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [2]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_5_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_11_n_5));
  (* HLUTNM = "lutpair22" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln1147_1_fu_494_p2__1_carry_i_12
       (.I0(zext_ln1129_1_fu_339_p1[0]),
        .I1(\r_s_reg_754_reg[9]_1 [2]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [1]),
        .I3(\r_s_reg_754_reg[9]_1 [1]),
        .I4(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [0]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_12_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1147_1_fu_494_p2__1_carry_i_13
       (.I0(\r_s_reg_754_reg[9]_1 [1]),
        .I1(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [0]),
        .I2(\p_0_0_0482_1663_fu_118_reg_n_5_[1] ),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1147_1_fu_494_p2__1_carry_i_14
       (.I0(\p_0_0_0482_1663_fu_118_reg_n_5_[0] ),
        .I1(\r_s_reg_754_reg[9]_1 [0]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_14_n_5));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_2
       (.I0(\r_s_reg_754_reg[9]_1 [5]),
        .I1(zext_ln1129_1_fu_339_p1[3]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [4]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_2_n_5));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_3
       (.I0(\r_s_reg_754_reg[9]_1 [4]),
        .I1(zext_ln1129_1_fu_339_p1[2]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [3]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_3_n_5));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_4
       (.I0(\r_s_reg_754_reg[9]_1 [3]),
        .I1(zext_ln1129_1_fu_339_p1[1]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [2]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_4_n_5));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_5
       (.I0(zext_ln1129_1_fu_339_p1[0]),
        .I1(\r_s_reg_754_reg[9]_1 [2]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [1]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_5_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1147_1_fu_494_p2__1_carry_i_6
       (.I0(zext_ln1129_1_fu_339_p1[0]),
        .I1(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [1]),
        .I2(\r_s_reg_754_reg[9]_1 [2]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_6_n_5));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_7
       (.I0(\r_s_reg_754_reg[9]_1 [7]),
        .I1(zext_ln1129_1_fu_339_p1[5]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [6]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_1_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_7_n_5));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_8
       (.I0(\r_s_reg_754_reg[9]_1 [6]),
        .I1(zext_ln1129_1_fu_339_p1[4]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [5]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_2_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_8_n_5));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_9
       (.I0(\r_s_reg_754_reg[9]_1 [5]),
        .I1(zext_ln1129_1_fu_339_p1[3]),
        .I2(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [4]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_3_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_9_n_5));
  CARRY8 add_ln1148_1_fu_539_p2__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1148_1_fu_539_p2__1_carry_n_5,add_ln1148_1_fu_539_p2__1_carry_n_6,add_ln1148_1_fu_539_p2__1_carry_n_7,add_ln1148_1_fu_539_p2__1_carry_n_8,add_ln1148_1_fu_539_p2__1_carry_n_9,add_ln1148_1_fu_539_p2__1_carry_n_10,add_ln1148_1_fu_539_p2__1_carry_n_11,add_ln1148_1_fu_539_p2__1_carry_n_12}),
        .DI({add_ln1148_1_fu_539_p2__1_carry_i_1_n_5,add_ln1148_1_fu_539_p2__1_carry_i_2_n_5,add_ln1148_1_fu_539_p2__1_carry_i_3_n_5,add_ln1148_1_fu_539_p2__1_carry_i_4_n_5,add_ln1148_1_fu_539_p2__1_carry_i_5_n_5,add_ln1148_1_fu_539_p2__1_carry_i_6_n_5,zext_ln1129_2_fu_353_p1[0],\p_0_0_0481_1665_fu_122_reg_n_5_[0] }),
        .O({p_1_in[5:0],NLW_add_ln1148_1_fu_539_p2__1_carry_O_UNCONNECTED[1:0]}),
        .S({add_ln1148_1_fu_539_p2__1_carry_i_7_n_5,add_ln1148_1_fu_539_p2__1_carry_i_8_n_5,add_ln1148_1_fu_539_p2__1_carry_i_9_n_5,add_ln1148_1_fu_539_p2__1_carry_i_10_n_5,add_ln1148_1_fu_539_p2__1_carry_i_11_n_5,add_ln1148_1_fu_539_p2__1_carry_i_12_n_5,add_ln1148_1_fu_539_p2__1_carry_i_13_n_5,add_ln1148_1_fu_539_p2__1_carry_i_14_n_5}));
  CARRY8 add_ln1148_1_fu_539_p2__1_carry__0
       (.CI(add_ln1148_1_fu_539_p2__1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED[7:4],p_1_in[9],NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED[2],add_ln1148_1_fu_539_p2__1_carry__0_n_11,add_ln1148_1_fu_539_p2__1_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,Q[9],add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5,add_ln1148_1_fu_539_p2__1_carry__0_i_2_n_5}),
        .O({NLW_add_ln1148_1_fu_539_p2__1_carry__0_O_UNCONNECTED[7:3],p_1_in[8:6]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1148_1_fu_539_p2__1_carry__0_i_3_n_5,add_ln1148_1_fu_539_p2__1_carry__0_i_4_n_5,add_ln1148_1_fu_539_p2__1_carry__0_i_5_n_5}));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry__0_i_1
       (.I0(\g_s_reg_759_reg[9]_0 [8]),
        .I1(zext_ln1129_2_fu_353_p1[7]),
        .I2(Q[7]),
        .O(add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry__0_i_2
       (.I0(\g_s_reg_759_reg[9]_0 [7]),
        .I1(zext_ln1129_2_fu_353_p1[6]),
        .I2(Q[6]),
        .O(add_ln1148_1_fu_539_p2__1_carry__0_i_2_n_5));
  LUT4 #(
    .INIT(16'h17E8)) 
    add_ln1148_1_fu_539_p2__1_carry__0_i_3
       (.I0(Q[8]),
        .I1(zext_ln1129_2_fu_353_p1[8]),
        .I2(\g_s_reg_759_reg[9]_0 [9]),
        .I3(Q[9]),
        .O(add_ln1148_1_fu_539_p2__1_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry__0_i_4
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5),
        .I1(\g_s_reg_759_reg[9]_0 [9]),
        .I2(Q[8]),
        .I3(zext_ln1129_2_fu_353_p1[8]),
        .O(add_ln1148_1_fu_539_p2__1_carry__0_i_4_n_5));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry__0_i_5
       (.I0(\g_s_reg_759_reg[9]_0 [8]),
        .I1(zext_ln1129_2_fu_353_p1[7]),
        .I2(Q[7]),
        .I3(add_ln1148_1_fu_539_p2__1_carry__0_i_2_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry__0_i_5_n_5));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_1
       (.I0(\g_s_reg_759_reg[9]_0 [6]),
        .I1(zext_ln1129_2_fu_353_p1[5]),
        .I2(Q[5]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_1_n_5));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_10
       (.I0(\g_s_reg_759_reg[9]_0 [4]),
        .I1(zext_ln1129_2_fu_353_p1[3]),
        .I2(Q[3]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_4_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_10_n_5));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_11
       (.I0(\g_s_reg_759_reg[9]_0 [3]),
        .I1(zext_ln1129_2_fu_353_p1[2]),
        .I2(Q[2]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_5_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_11_n_5));
  (* HLUTNM = "lutpair8" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln1148_1_fu_539_p2__1_carry_i_12
       (.I0(\g_s_reg_759_reg[9]_0 [2]),
        .I1(Q[1]),
        .I2(zext_ln1129_2_fu_353_p1[1]),
        .I3(\g_s_reg_759_reg[9]_0 [1]),
        .I4(Q[0]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_12_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1148_1_fu_539_p2__1_carry_i_13
       (.I0(\g_s_reg_759_reg[9]_0 [1]),
        .I1(Q[0]),
        .I2(zext_ln1129_2_fu_353_p1[0]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1148_1_fu_539_p2__1_carry_i_14
       (.I0(\p_0_0_0481_1665_fu_122_reg_n_5_[0] ),
        .I1(\g_s_reg_759_reg[9]_0 [0]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_14_n_5));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_2
       (.I0(\g_s_reg_759_reg[9]_0 [5]),
        .I1(zext_ln1129_2_fu_353_p1[4]),
        .I2(Q[4]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_2_n_5));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_3
       (.I0(\g_s_reg_759_reg[9]_0 [4]),
        .I1(zext_ln1129_2_fu_353_p1[3]),
        .I2(Q[3]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_3_n_5));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_4
       (.I0(\g_s_reg_759_reg[9]_0 [3]),
        .I1(zext_ln1129_2_fu_353_p1[2]),
        .I2(Q[2]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_4_n_5));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_5
       (.I0(\g_s_reg_759_reg[9]_0 [2]),
        .I1(Q[1]),
        .I2(zext_ln1129_2_fu_353_p1[1]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_5_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1148_1_fu_539_p2__1_carry_i_6
       (.I0(zext_ln1129_2_fu_353_p1[1]),
        .I1(Q[1]),
        .I2(\g_s_reg_759_reg[9]_0 [2]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_6_n_5));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_7
       (.I0(\g_s_reg_759_reg[9]_0 [7]),
        .I1(zext_ln1129_2_fu_353_p1[6]),
        .I2(Q[6]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_1_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_7_n_5));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_8
       (.I0(\g_s_reg_759_reg[9]_0 [6]),
        .I1(zext_ln1129_2_fu_353_p1[5]),
        .I2(Q[5]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_2_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_8_n_5));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_9
       (.I0(\g_s_reg_759_reg[9]_0 [5]),
        .I1(zext_ln1129_2_fu_353_p1[4]),
        .I2(Q[4]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_3_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_9_n_5));
  CARRY8 add_ln1149_1_fu_584_p2__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1149_1_fu_584_p2__1_carry_n_5,add_ln1149_1_fu_584_p2__1_carry_n_6,add_ln1149_1_fu_584_p2__1_carry_n_7,add_ln1149_1_fu_584_p2__1_carry_n_8,add_ln1149_1_fu_584_p2__1_carry_n_9,add_ln1149_1_fu_584_p2__1_carry_n_10,add_ln1149_1_fu_584_p2__1_carry_n_11,add_ln1149_1_fu_584_p2__1_carry_n_12}),
        .DI({add_ln1149_1_fu_584_p2__1_carry_i_1_n_5,add_ln1149_1_fu_584_p2__1_carry_i_2_n_5,add_ln1149_1_fu_584_p2__1_carry_i_3_n_5,add_ln1149_1_fu_584_p2__1_carry_i_4_n_5,add_ln1149_1_fu_584_p2__1_carry_i_5_n_5,add_ln1149_1_fu_584_p2__1_carry_i_6_n_5,\p_0_0_0480_1667_fu_126_reg_n_5_[1] ,\p_0_0_0480_1667_fu_126_reg_n_5_[0] }),
        .O({add_ln1149_1_fu_584_p2[7:2],NLW_add_ln1149_1_fu_584_p2__1_carry_O_UNCONNECTED[1:0]}),
        .S({add_ln1149_1_fu_584_p2__1_carry_i_7_n_5,add_ln1149_1_fu_584_p2__1_carry_i_8_n_5,add_ln1149_1_fu_584_p2__1_carry_i_9_n_5,add_ln1149_1_fu_584_p2__1_carry_i_10_n_5,add_ln1149_1_fu_584_p2__1_carry_i_11_n_5,add_ln1149_1_fu_584_p2__1_carry_i_12_n_5,add_ln1149_1_fu_584_p2__1_carry_i_13_n_5,add_ln1149_1_fu_584_p2__1_carry_i_14_n_5}));
  CARRY8 add_ln1149_1_fu_584_p2__1_carry__0
       (.CI(add_ln1149_1_fu_584_p2__1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED[7:4],add_ln1149_1_fu_584_p2[11],NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED[2],add_ln1149_1_fu_584_p2__1_carry__0_n_11,add_ln1149_1_fu_584_p2__1_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\p_0_0_0480_1667_load_reg_746_reg[9]_0 [9],add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5,add_ln1149_1_fu_584_p2__1_carry__0_i_2_n_5}),
        .O({NLW_add_ln1149_1_fu_584_p2__1_carry__0_O_UNCONNECTED[7:3],add_ln1149_1_fu_584_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1149_1_fu_584_p2__1_carry__0_i_3_n_5,add_ln1149_1_fu_584_p2__1_carry__0_i_4_n_5,add_ln1149_1_fu_584_p2__1_carry__0_i_5_n_5}));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry__0_i_1
       (.I0(\b_s_reg_764_reg[9]_0 [8]),
        .I1(zext_ln1129_4_fu_381_p1[5]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [7]),
        .O(add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry__0_i_2
       (.I0(\b_s_reg_764_reg[9]_0 [7]),
        .I1(zext_ln1129_4_fu_381_p1[4]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [6]),
        .O(add_ln1149_1_fu_584_p2__1_carry__0_i_2_n_5));
  LUT4 #(
    .INIT(16'h17E8)) 
    add_ln1149_1_fu_584_p2__1_carry__0_i_3
       (.I0(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [8]),
        .I1(zext_ln1129_4_fu_381_p1[6]),
        .I2(\b_s_reg_764_reg[9]_0 [9]),
        .I3(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [9]),
        .O(add_ln1149_1_fu_584_p2__1_carry__0_i_3_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry__0_i_4
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5),
        .I1(\b_s_reg_764_reg[9]_0 [9]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [8]),
        .I3(zext_ln1129_4_fu_381_p1[6]),
        .O(add_ln1149_1_fu_584_p2__1_carry__0_i_4_n_5));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry__0_i_5
       (.I0(\b_s_reg_764_reg[9]_0 [8]),
        .I1(zext_ln1129_4_fu_381_p1[5]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [7]),
        .I3(add_ln1149_1_fu_584_p2__1_carry__0_i_2_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry__0_i_5_n_5));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_1
       (.I0(\b_s_reg_764_reg[9]_0 [6]),
        .I1(zext_ln1129_4_fu_381_p1[3]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [5]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_1_n_5));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_10
       (.I0(\b_s_reg_764_reg[9]_0 [4]),
        .I1(zext_ln1129_4_fu_381_p1[1]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [3]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_4_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_10_n_5));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_11
       (.I0(\b_s_reg_764_reg[9]_0 [3]),
        .I1(zext_ln1129_4_fu_381_p1[0]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [2]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_5_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_11_n_5));
  (* HLUTNM = "lutpair15" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln1149_1_fu_584_p2__1_carry_i_12
       (.I0(\p_0_0_0480_1667_fu_126_reg_n_5_[2] ),
        .I1(\b_s_reg_764_reg[9]_0 [2]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [1]),
        .I3(\b_s_reg_764_reg[9]_0 [1]),
        .I4(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [0]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_12_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1149_1_fu_584_p2__1_carry_i_13
       (.I0(\b_s_reg_764_reg[9]_0 [1]),
        .I1(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [0]),
        .I2(\p_0_0_0480_1667_fu_126_reg_n_5_[1] ),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1149_1_fu_584_p2__1_carry_i_14
       (.I0(\p_0_0_0480_1667_fu_126_reg_n_5_[0] ),
        .I1(\b_s_reg_764_reg[9]_0 [0]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_14_n_5));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_2
       (.I0(\b_s_reg_764_reg[9]_0 [5]),
        .I1(zext_ln1129_4_fu_381_p1[2]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [4]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_2_n_5));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_3
       (.I0(\b_s_reg_764_reg[9]_0 [4]),
        .I1(zext_ln1129_4_fu_381_p1[1]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [3]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_3_n_5));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_4
       (.I0(\b_s_reg_764_reg[9]_0 [3]),
        .I1(zext_ln1129_4_fu_381_p1[0]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [2]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_4_n_5));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_5
       (.I0(\p_0_0_0480_1667_fu_126_reg_n_5_[2] ),
        .I1(\b_s_reg_764_reg[9]_0 [2]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [1]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_5_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1149_1_fu_584_p2__1_carry_i_6
       (.I0(\p_0_0_0480_1667_fu_126_reg_n_5_[2] ),
        .I1(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [1]),
        .I2(\b_s_reg_764_reg[9]_0 [2]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_6_n_5));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_7
       (.I0(\b_s_reg_764_reg[9]_0 [7]),
        .I1(zext_ln1129_4_fu_381_p1[4]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [6]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_1_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_7_n_5));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_8
       (.I0(\b_s_reg_764_reg[9]_0 [6]),
        .I1(zext_ln1129_4_fu_381_p1[3]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [5]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_2_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_8_n_5));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_9
       (.I0(\b_s_reg_764_reg[9]_0 [5]),
        .I1(zext_ln1129_4_fu_381_p1[2]),
        .I2(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [4]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_3_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_9_n_5));
  LUT5 #(
    .INIT(32'h00200000)) 
    \addr[0]_i_2__5 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_7),
        .I2(icmp_ln1107_reg_722),
        .I3(icmp_ln1101_reg_718),
        .I4(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC044C000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(icmp_ln1101_reg_718),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(flow_control_loop_pipe_sequential_init_U_n_7),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  FDRE \b_s_reg_764_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1149_1_fu_584_p2[2]),
        .Q(b_s_reg_764[0]),
        .R(1'b0));
  FDRE \b_s_reg_764_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1149_1_fu_584_p2[3]),
        .Q(b_s_reg_764[1]),
        .R(1'b0));
  FDRE \b_s_reg_764_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1149_1_fu_584_p2[4]),
        .Q(b_s_reg_764[2]),
        .R(1'b0));
  FDRE \b_s_reg_764_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1149_1_fu_584_p2[5]),
        .Q(b_s_reg_764[3]),
        .R(1'b0));
  FDRE \b_s_reg_764_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1149_1_fu_584_p2[6]),
        .Q(b_s_reg_764[4]),
        .R(1'b0));
  FDRE \b_s_reg_764_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1149_1_fu_584_p2[7]),
        .Q(b_s_reg_764[5]),
        .R(1'b0));
  FDRE \b_s_reg_764_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1149_1_fu_584_p2[8]),
        .Q(b_s_reg_764[6]),
        .R(1'b0));
  FDRE \b_s_reg_764_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1149_1_fu_584_p2[9]),
        .Q(b_s_reg_764[7]),
        .R(1'b0));
  FDRE \b_s_reg_764_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1149_1_fu_584_p2[10]),
        .Q(b_s_reg_764[8]),
        .R(1'b0));
  FDRE \b_s_reg_764_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1149_1_fu_584_p2[11]),
        .Q(b_s_reg_764[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln1101_fu_217_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73}),
        .E(x_fu_110),
        .Q({\x_fu_110_reg_n_5_[16] ,\x_fu_110_reg_n_5_[15] ,\x_fu_110_reg_n_5_[14] ,\x_fu_110_reg_n_5_[13] ,\x_fu_110_reg_n_5_[12] ,\x_fu_110_reg_n_5_[11] ,\x_fu_110_reg_n_5_[10] ,\x_fu_110_reg_n_5_[9] ,\x_fu_110_reg_n_5_[8] ,\x_fu_110_reg_n_5_[7] ,\x_fu_110_reg_n_5_[6] ,\x_fu_110_reg_n_5_[5] ,\x_fu_110_reg_n_5_[4] ,\x_fu_110_reg_n_5_[3] ,\x_fu_110_reg_n_5_[2] ,\x_fu_110_reg_n_5_[1] ,\x_fu_110_reg_n_5_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}),
        .SR(SR),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(p_0_0_0483_1662_fu_114),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_9),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\conv2_i_i_lcssa687_fu_76_reg[0] (\conv2_i_i_lcssa687_fu_76_reg[0] ),
        .\conv2_i_i_lcssa687_load_reg_289_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg(p_0_0_0480_1667_fu_126),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_65),
        .icmp_ln1101_reg_718(icmp_ln1101_reg_718),
        .\icmp_ln1101_reg_718_reg[0] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\icmp_ln1101_reg_718_reg[0]_0 (\icmp_ln1101_reg_718_reg[0]_0 ),
        .icmp_ln1107_fu_229_p2_carry(icmp_ln1107_fu_229_p2_carry_0),
        .icmp_ln1107_reg_722(icmp_ln1107_reg_722),
        .icmp_ln1159_reg_726_pp0_iter2_reg(icmp_ln1159_reg_726_pp0_iter2_reg),
        .\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] (flow_control_loop_pipe_sequential_init_U_n_7),
        .\icmp_ln1159_reg_726_reg[0] (flow_control_loop_pipe_sequential_init_U_n_13),
        .\icmp_ln1159_reg_726_reg[0]_0 (\icmp_ln1159_reg_726_reg_n_5_[0] ),
        .imgRgb_empty_n(imgRgb_empty_n),
        .imgUnzip_full_n(imgUnzip_full_n),
        .\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}),
        .\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] (p_0_in),
        .\p_0_0_0480_1667_fu_126_reg[0] (\p_0_0_0480_1667_fu_126_reg[0]_0 ),
        .\p_0_0_0480_1667_fu_126_reg[9] (\p_0_0_0480_1667_fu_126_reg[9]_0 ),
        .\p_0_0_0481_1665_fu_122_reg[9] (\p_0_0_0481_1665_fu_122_reg[9]_0 ),
        .\p_0_0_0482_1663_fu_118_reg[9] (\p_0_0_0482_1663_fu_118_reg[9]_0 ),
        .\p_0_0_0482_1663_fu_118_reg[9]_0 (\p_0_0_0482_1663_fu_118_reg[9]_1 ),
        .\p_0_0_0482_1663_fu_118_reg[9]_1 (\p_0_0_0482_1663_fu_118_reg[9]_2 ),
        .\p_0_0_0483_1662_fu_114_reg[6] (\p_0_0_0483_1662_fu_114_reg[6]_1 ),
        .trunc_ln1_fu_407_p4(trunc_ln1_fu_407_p4),
        .\x_fu_110_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81}),
        .\x_fu_110_reg[16] (x_2_fu_223_p2));
  FDRE \g_s_reg_759_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[0]),
        .Q(g_s_reg_759[0]),
        .R(1'b0));
  FDRE \g_s_reg_759_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[1]),
        .Q(g_s_reg_759[1]),
        .R(1'b0));
  FDRE \g_s_reg_759_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[2]),
        .Q(g_s_reg_759[2]),
        .R(1'b0));
  FDRE \g_s_reg_759_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[3]),
        .Q(g_s_reg_759[3]),
        .R(1'b0));
  FDRE \g_s_reg_759_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[4]),
        .Q(g_s_reg_759[4]),
        .R(1'b0));
  FDRE \g_s_reg_759_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[5]),
        .Q(g_s_reg_759[5]),
        .R(1'b0));
  FDRE \g_s_reg_759_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[6]),
        .Q(g_s_reg_759[6]),
        .R(1'b0));
  FDRE \g_s_reg_759_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[7]),
        .Q(g_s_reg_759[7]),
        .R(1'b0));
  FDRE \g_s_reg_759_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[8]),
        .Q(g_s_reg_759[8]),
        .R(1'b0));
  FDRE \g_s_reg_759_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[9]),
        .Q(g_s_reg_759[9]),
        .R(1'b0));
  CARRY8 icmp_ln1101_fu_217_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln1101_fu_217_p2_carry_CO_UNCONNECTED[7:6],icmp_ln1101_fu_217_p2,icmp_ln1101_fu_217_p2_carry_n_8,icmp_ln1101_fu_217_p2_carry_n_9,icmp_ln1101_fu_217_p2_carry_n_10,icmp_ln1101_fu_217_p2_carry_n_11,icmp_ln1101_fu_217_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1101_fu_217_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1101_reg_718[0]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln1101_reg_718_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1101_reg_718),
        .Q(icmp_ln1101_reg_718_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1101_reg_718_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1101_fu_217_p2),
        .Q(icmp_ln1101_reg_718),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln1107_fu_229_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1107_fu_229_p2_carry_n_5,icmp_ln1107_fu_229_p2_carry_n_6,icmp_ln1107_fu_229_p2_carry_n_7,icmp_ln1107_fu_229_p2_carry_n_8,icmp_ln1107_fu_229_p2_carry_n_9,icmp_ln1107_fu_229_p2_carry_n_10,icmp_ln1107_fu_229_p2_carry_n_11,icmp_ln1107_fu_229_p2_carry_n_12}),
        .DI({flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73}),
        .O(NLW_icmp_ln1107_fu_229_p2_carry_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81}));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln1107_fu_229_p2_carry__0
       (.CI(icmp_ln1107_fu_229_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln1107_fu_229_p2_carry__0_CO_UNCONNECTED[7:1],icmp_ln1107_fu_229_p2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1107_fu_229_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_65}));
  FDRE \icmp_ln1107_reg_722_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1107_fu_229_p2),
        .Q(icmp_ln1107_reg_722),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln1144_1_fu_423_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln1144_1_fu_423_p2_carry_CO_UNCONNECTED[7:4],icmp_ln1144_1_fu_423_p2,icmp_ln1144_1_fu_423_p2_carry_n_10,icmp_ln1144_1_fu_423_p2_carry_n_11,icmp_ln1144_1_fu_423_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,icmp_ln1144_1_fu_423_p2_carry_i_1_n_5,icmp_ln1144_1_fu_423_p2_carry_i_2_n_5,icmp_ln1144_1_fu_423_p2_carry_i_3_n_5,icmp_ln1144_1_fu_423_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln1144_1_fu_423_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,icmp_ln1144_1_fu_423_p2_carry_i_5_n_5,icmp_ln1144_1_fu_423_p2_carry_i_6_n_5,icmp_ln1144_1_fu_423_p2_carry_i_7_n_5,icmp_ln1144_1_fu_423_p2_carry_i_8_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1144_1_fu_423_p2_carry_i_1
       (.I0(trunc_ln1_fu_407_p4[6]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [6]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1144_1_fu_423_p2_carry_i_2
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [5]),
        .I1(trunc_ln1_fu_407_p4[5]),
        .I2(trunc_ln1_fu_407_p4[4]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [4]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1144_1_fu_423_p2_carry_i_3
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [3]),
        .I1(trunc_ln1_fu_407_p4[3]),
        .I2(trunc_ln1_fu_407_p4[2]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [2]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1144_1_fu_423_p2_carry_i_4
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [1]),
        .I1(trunc_ln1_fu_407_p4[1]),
        .I2(trunc_ln1_fu_407_p4[0]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [0]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1144_1_fu_423_p2_carry_i_5
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [6]),
        .I1(trunc_ln1_fu_407_p4[6]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_1_fu_423_p2_carry_i_6
       (.I0(trunc_ln1_fu_407_p4[5]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [5]),
        .I2(trunc_ln1_fu_407_p4[4]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [4]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_1_fu_423_p2_carry_i_7
       (.I0(trunc_ln1_fu_407_p4[3]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [3]),
        .I2(trunc_ln1_fu_407_p4[2]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [2]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_1_fu_423_p2_carry_i_8
       (.I0(trunc_ln1_fu_407_p4[1]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [1]),
        .I2(trunc_ln1_fu_407_p4[0]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [0]),
        .O(icmp_ln1144_1_fu_423_p2_carry_i_8_n_5));
  CARRY8 icmp_ln1144_2_fu_441_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln1144_2_fu_441_p2_carry_CO_UNCONNECTED[7:4],icmp_ln1144_2_fu_441_p2,icmp_ln1144_2_fu_441_p2_carry_n_10,icmp_ln1144_2_fu_441_p2_carry_n_11,icmp_ln1144_2_fu_441_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,icmp_ln1144_2_fu_441_p2_carry_i_1_n_5,icmp_ln1144_2_fu_441_p2_carry_i_2_n_5,icmp_ln1144_2_fu_441_p2_carry_i_3_n_5,icmp_ln1144_2_fu_441_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln1144_2_fu_441_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,icmp_ln1144_2_fu_441_p2_carry_i_5_n_5,icmp_ln1144_2_fu_441_p2_carry_i_6_n_5,icmp_ln1144_2_fu_441_p2_carry_i_7_n_5,icmp_ln1144_2_fu_441_p2_carry_i_8_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1144_2_fu_441_p2_carry_i_1
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [6]),
        .I1(icmp_ln1144_2_fu_441_p2_carry_0[6]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1144_2_fu_441_p2_carry_i_2
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [5]),
        .I1(icmp_ln1144_2_fu_441_p2_carry_0[5]),
        .I2(\p_0_0_0483_1662_fu_114_reg[6]_0 [4]),
        .I3(icmp_ln1144_2_fu_441_p2_carry_0[4]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1144_2_fu_441_p2_carry_i_3
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [3]),
        .I1(icmp_ln1144_2_fu_441_p2_carry_0[3]),
        .I2(\p_0_0_0483_1662_fu_114_reg[6]_0 [2]),
        .I3(icmp_ln1144_2_fu_441_p2_carry_0[2]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1144_2_fu_441_p2_carry_i_4
       (.I0(\p_0_0_0483_1662_fu_114_reg[6]_0 [1]),
        .I1(icmp_ln1144_2_fu_441_p2_carry_0[1]),
        .I2(\p_0_0_0483_1662_fu_114_reg[6]_0 [0]),
        .I3(icmp_ln1144_2_fu_441_p2_carry_0[0]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1144_2_fu_441_p2_carry_i_5
       (.I0(icmp_ln1144_2_fu_441_p2_carry_0[6]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [6]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_2_fu_441_p2_carry_i_6
       (.I0(icmp_ln1144_2_fu_441_p2_carry_0[5]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [5]),
        .I2(icmp_ln1144_2_fu_441_p2_carry_0[4]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [4]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_2_fu_441_p2_carry_i_7
       (.I0(icmp_ln1144_2_fu_441_p2_carry_0[3]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [3]),
        .I2(icmp_ln1144_2_fu_441_p2_carry_0[2]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [2]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_2_fu_441_p2_carry_i_8
       (.I0(icmp_ln1144_2_fu_441_p2_carry_0[1]),
        .I1(\p_0_0_0483_1662_fu_114_reg[6]_0 [1]),
        .I2(icmp_ln1144_2_fu_441_p2_carry_0[0]),
        .I3(\p_0_0_0483_1662_fu_114_reg[6]_0 [0]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_8_n_5));
  FDRE \icmp_ln1159_reg_726_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1159_reg_726_reg_n_5_[0] ),
        .Q(icmp_ln1159_reg_726_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1159_reg_726_pp0_iter1_reg),
        .Q(icmp_ln1159_reg_726_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1159_reg_726_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\icmp_ln1159_reg_726_reg_n_5_[0] ),
        .R(1'b0));
  CARRY8 lum_fu_401_p2__2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({lum_fu_401_p2__2_carry_n_5,lum_fu_401_p2__2_carry_n_6,lum_fu_401_p2__2_carry_n_7,lum_fu_401_p2__2_carry_n_8,lum_fu_401_p2__2_carry_n_9,lum_fu_401_p2__2_carry_n_10,lum_fu_401_p2__2_carry_n_11,lum_fu_401_p2__2_carry_n_12}),
        .DI({lum_fu_401_p2__2_carry_i_1_n_5,lum_fu_401_p2__2_carry_i_2_n_5,lum_fu_401_p2__2_carry_i_3_n_5,lum_fu_401_p2__2_carry_i_4_n_5,lum_fu_401_p2__2_carry_i_5_n_5,lum_fu_401_p2__2_carry_i_6_n_5,lum_fu_401_p2__2_carry_i_7_n_5,zext_ln1129_4_fu_381_p1[0]}),
        .O({trunc_ln1_fu_407_p4[4:0],NLW_lum_fu_401_p2__2_carry_O_UNCONNECTED[2:0]}),
        .S({lum_fu_401_p2__2_carry_i_8_n_5,lum_fu_401_p2__2_carry_i_9_n_5,lum_fu_401_p2__2_carry_i_10_n_5,lum_fu_401_p2__2_carry_i_11_n_5,lum_fu_401_p2__2_carry_i_12_n_5,lum_fu_401_p2__2_carry_i_13_n_5,lum_fu_401_p2__2_carry_i_14_n_5,lum_fu_401_p2__2_carry_i_15_n_5}));
  CARRY8 lum_fu_401_p2__2_carry__0
       (.CI(lum_fu_401_p2__2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_lum_fu_401_p2__2_carry__0_CO_UNCONNECTED[7:2],trunc_ln1_fu_407_p4[6],NLW_lum_fu_401_p2__2_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln1129_2_fu_353_p1[8]}),
        .O({NLW_lum_fu_401_p2__2_carry__0_O_UNCONNECTED[7:1],trunc_ln1_fu_407_p4[5]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,lum_fu_401_p2__2_carry__0_i_1_n_5}));
  LUT5 #(
    .INIT(32'h1117E888)) 
    lum_fu_401_p2__2_carry__0_i_1
       (.I0(zext_ln1129_1_fu_339_p1[7]),
        .I1(zext_ln1129_2_fu_353_p1[7]),
        .I2(zext_ln1129_2_fu_353_p1[6]),
        .I3(zext_ln1129_1_fu_339_p1[6]),
        .I4(zext_ln1129_2_fu_353_p1[8]),
        .O(lum_fu_401_p2__2_carry__0_i_1_n_5));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    lum_fu_401_p2__2_carry_i_1
       (.I0(zext_ln1129_1_fu_339_p1[5]),
        .I1(zext_ln1129_2_fu_353_p1[5]),
        .I2(zext_ln1129_2_fu_353_p1[7]),
        .I3(zext_ln1129_4_fu_381_p1[6]),
        .I4(lum_fu_401_p2__2_carry_i_16_n_5),
        .O(lum_fu_401_p2__2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    lum_fu_401_p2__2_carry_i_10
       (.I0(lum_fu_401_p2__2_carry_i_3_n_5),
        .I1(zext_ln1129_4_fu_381_p1[5]),
        .I2(lum_fu_401_p2__2_carry_i_17_n_5),
        .I3(zext_ln1129_1_fu_339_p1[4]),
        .I4(zext_ln1129_2_fu_353_p1[4]),
        .I5(zext_ln1129_2_fu_353_p1[6]),
        .O(lum_fu_401_p2__2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    lum_fu_401_p2__2_carry_i_11
       (.I0(lum_fu_401_p2__2_carry_i_4_n_5),
        .I1(zext_ln1129_4_fu_381_p1[4]),
        .I2(lum_fu_401_p2__2_carry_i_18_n_5),
        .I3(zext_ln1129_1_fu_339_p1[3]),
        .I4(zext_ln1129_2_fu_353_p1[3]),
        .I5(zext_ln1129_2_fu_353_p1[5]),
        .O(lum_fu_401_p2__2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    lum_fu_401_p2__2_carry_i_12
       (.I0(lum_fu_401_p2__2_carry_i_5_n_5),
        .I1(zext_ln1129_4_fu_381_p1[3]),
        .I2(lum_fu_401_p2__2_carry_i_19_n_5),
        .I3(zext_ln1129_1_fu_339_p1[2]),
        .I4(zext_ln1129_2_fu_353_p1[2]),
        .I5(zext_ln1129_2_fu_353_p1[4]),
        .O(lum_fu_401_p2__2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    lum_fu_401_p2__2_carry_i_13
       (.I0(zext_ln1129_4_fu_381_p1[2]),
        .I1(lum_fu_401_p2__2_carry_i_20_n_5),
        .I2(zext_ln1129_2_fu_353_p1[1]),
        .I3(zext_ln1129_2_fu_353_p1[3]),
        .I4(zext_ln1129_1_fu_339_p1[1]),
        .I5(zext_ln1129_4_fu_381_p1[1]),
        .O(lum_fu_401_p2__2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h566A)) 
    lum_fu_401_p2__2_carry_i_14
       (.I0(lum_fu_401_p2__2_carry_i_7_n_5),
        .I1(zext_ln1129_2_fu_353_p1[0]),
        .I2(zext_ln1129_1_fu_339_p1[0]),
        .I3(zext_ln1129_2_fu_353_p1[2]),
        .O(lum_fu_401_p2__2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    lum_fu_401_p2__2_carry_i_15
       (.I0(zext_ln1129_1_fu_339_p1[0]),
        .I1(zext_ln1129_2_fu_353_p1[0]),
        .I2(zext_ln1129_2_fu_353_p1[2]),
        .I3(zext_ln1129_4_fu_381_p1[0]),
        .O(lum_fu_401_p2__2_carry_i_15_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    lum_fu_401_p2__2_carry_i_16
       (.I0(zext_ln1129_2_fu_353_p1[8]),
        .I1(zext_ln1129_1_fu_339_p1[6]),
        .I2(zext_ln1129_2_fu_353_p1[6]),
        .O(lum_fu_401_p2__2_carry_i_16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h96)) 
    lum_fu_401_p2__2_carry_i_17
       (.I0(zext_ln1129_2_fu_353_p1[7]),
        .I1(zext_ln1129_1_fu_339_p1[5]),
        .I2(zext_ln1129_2_fu_353_p1[5]),
        .O(lum_fu_401_p2__2_carry_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h96)) 
    lum_fu_401_p2__2_carry_i_18
       (.I0(zext_ln1129_2_fu_353_p1[6]),
        .I1(zext_ln1129_1_fu_339_p1[4]),
        .I2(zext_ln1129_2_fu_353_p1[4]),
        .O(lum_fu_401_p2__2_carry_i_18_n_5));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h96)) 
    lum_fu_401_p2__2_carry_i_19
       (.I0(zext_ln1129_2_fu_353_p1[5]),
        .I1(zext_ln1129_1_fu_339_p1[3]),
        .I2(zext_ln1129_2_fu_353_p1[3]),
        .O(lum_fu_401_p2__2_carry_i_19_n_5));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    lum_fu_401_p2__2_carry_i_2
       (.I0(zext_ln1129_1_fu_339_p1[4]),
        .I1(zext_ln1129_2_fu_353_p1[4]),
        .I2(zext_ln1129_2_fu_353_p1[6]),
        .I3(zext_ln1129_4_fu_381_p1[5]),
        .I4(lum_fu_401_p2__2_carry_i_17_n_5),
        .O(lum_fu_401_p2__2_carry_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h96)) 
    lum_fu_401_p2__2_carry_i_20
       (.I0(zext_ln1129_2_fu_353_p1[4]),
        .I1(zext_ln1129_1_fu_339_p1[2]),
        .I2(zext_ln1129_2_fu_353_p1[2]),
        .O(lum_fu_401_p2__2_carry_i_20_n_5));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    lum_fu_401_p2__2_carry_i_3
       (.I0(zext_ln1129_1_fu_339_p1[3]),
        .I1(zext_ln1129_2_fu_353_p1[3]),
        .I2(zext_ln1129_2_fu_353_p1[5]),
        .I3(zext_ln1129_4_fu_381_p1[4]),
        .I4(lum_fu_401_p2__2_carry_i_18_n_5),
        .O(lum_fu_401_p2__2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    lum_fu_401_p2__2_carry_i_4
       (.I0(zext_ln1129_1_fu_339_p1[2]),
        .I1(zext_ln1129_2_fu_353_p1[2]),
        .I2(zext_ln1129_2_fu_353_p1[4]),
        .I3(zext_ln1129_4_fu_381_p1[3]),
        .I4(lum_fu_401_p2__2_carry_i_19_n_5),
        .O(lum_fu_401_p2__2_carry_i_4_n_5));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    lum_fu_401_p2__2_carry_i_5
       (.I0(zext_ln1129_4_fu_381_p1[2]),
        .I1(lum_fu_401_p2__2_carry_i_20_n_5),
        .I2(zext_ln1129_1_fu_339_p1[1]),
        .I3(zext_ln1129_2_fu_353_p1[3]),
        .I4(zext_ln1129_2_fu_353_p1[1]),
        .O(lum_fu_401_p2__2_carry_i_5_n_5));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    lum_fu_401_p2__2_carry_i_6
       (.I0(zext_ln1129_2_fu_353_p1[1]),
        .I1(zext_ln1129_2_fu_353_p1[3]),
        .I2(zext_ln1129_1_fu_339_p1[1]),
        .I3(lum_fu_401_p2__2_carry_i_20_n_5),
        .I4(zext_ln1129_4_fu_381_p1[2]),
        .O(lum_fu_401_p2__2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    lum_fu_401_p2__2_carry_i_7
       (.I0(zext_ln1129_1_fu_339_p1[1]),
        .I1(zext_ln1129_2_fu_353_p1[3]),
        .I2(zext_ln1129_2_fu_353_p1[1]),
        .I3(zext_ln1129_4_fu_381_p1[1]),
        .O(lum_fu_401_p2__2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    lum_fu_401_p2__2_carry_i_8
       (.I0(lum_fu_401_p2__2_carry_i_1_n_5),
        .I1(zext_ln1129_2_fu_353_p1[7]),
        .I2(zext_ln1129_1_fu_339_p1[7]),
        .I3(zext_ln1129_1_fu_339_p1[6]),
        .I4(zext_ln1129_2_fu_353_p1[6]),
        .I5(zext_ln1129_2_fu_353_p1[8]),
        .O(lum_fu_401_p2__2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    lum_fu_401_p2__2_carry_i_9
       (.I0(lum_fu_401_p2__2_carry_i_2_n_5),
        .I1(zext_ln1129_4_fu_381_p1[6]),
        .I2(lum_fu_401_p2__2_carry_i_16_n_5),
        .I3(zext_ln1129_1_fu_339_p1[5]),
        .I4(zext_ln1129_2_fu_353_p1[5]),
        .I5(zext_ln1129_2_fu_353_p1[7]),
        .O(lum_fu_401_p2__2_carry_i_9_n_5));
  LUT6 #(
    .INIT(64'hF0F0D2F0F0F0F0F0)) 
    \mOutPtr[2]_i_1__6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_7),
        .I2(push_0),
        .I3(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I4(icmp_ln1101_reg_718),
        .I5(icmp_ln1107_reg_722),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT6 #(
    .INIT(64'hF0F0D0F0F0F0F0F0)) 
    \mOutPtr[2]_i_3__3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_7),
        .I2(push_0),
        .I3(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I4(icmp_ln1101_reg_718),
        .I5(icmp_ln1107_reg_722),
        .O(p_9_in));
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln1144_reg_769[0]_i_1 
       (.I0(icmp_ln1144_1_fu_423_p2),
        .I1(icmp_ln1144_2_fu_441_p2),
        .O(or_ln1144_fu_600_p2));
  FDRE \or_ln1144_reg_769_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln1144_fu_600_p2),
        .Q(or_ln1144_reg_769),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \p_0_0_0479657_lcssa664689_fu_80[9]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_7),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I3(icmp_ln1101_reg_718_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter2_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\p_0_0_0480_1667_fu_126_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\p_0_0_0480_1667_fu_126_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\p_0_0_0480_1667_fu_126_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(zext_ln1129_4_fu_381_p1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(zext_ln1129_4_fu_381_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(zext_ln1129_4_fu_381_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(zext_ln1129_4_fu_381_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(zext_ln1129_4_fu_381_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(zext_ln1129_4_fu_381_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1667_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(zext_ln1129_4_fu_381_p1[6]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [0]),
        .Q(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [1]),
        .Q(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [2]),
        .Q(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [3]),
        .Q(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [4]),
        .Q(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [5]),
        .Q(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [6]),
        .Q(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [7]),
        .Q(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [8]),
        .Q(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [9]),
        .Q(p_0_0_0480_1667_load_reg_746_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(\p_0_0_0480_1667_fu_126_reg_n_5_[0] ),
        .Q(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(\p_0_0_0480_1667_fu_126_reg_n_5_[1] ),
        .Q(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(\p_0_0_0480_1667_fu_126_reg_n_5_[2] ),
        .Q(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_4_fu_381_p1[0]),
        .Q(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_4_fu_381_p1[1]),
        .Q(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_4_fu_381_p1[2]),
        .Q(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_4_fu_381_p1[3]),
        .Q(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_4_fu_381_p1[4]),
        .Q(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_4_fu_381_p1[5]),
        .Q(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0480_1667_load_reg_746_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_4_fu_381_p1[6]),
        .Q(\p_0_0_0480_1667_load_reg_746_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\p_0_0_0481_1665_fu_122_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(zext_ln1129_2_fu_353_p1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(zext_ln1129_2_fu_353_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(zext_ln1129_2_fu_353_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(zext_ln1129_2_fu_353_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(zext_ln1129_2_fu_353_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(zext_ln1129_2_fu_353_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(zext_ln1129_2_fu_353_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(zext_ln1129_2_fu_353_p1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1665_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(zext_ln1129_2_fu_353_p1[8]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[0]),
        .Q(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[1]),
        .Q(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[2]),
        .Q(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[3]),
        .Q(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[4]),
        .Q(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[5]),
        .Q(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[6]),
        .Q(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[7]),
        .Q(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[8]),
        .Q(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[9]),
        .Q(p_0_0_0481_1665_load_reg_738_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(\p_0_0_0481_1665_fu_122_reg_n_5_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_2_fu_353_p1[0]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_2_fu_353_p1[1]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_2_fu_353_p1[2]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_2_fu_353_p1[3]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_2_fu_353_p1[4]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_2_fu_353_p1[5]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_2_fu_353_p1[6]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_2_fu_353_p1[7]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_0_0_0481_1665_load_reg_738_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_2_fu_353_p1[8]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[0]),
        .Q(\p_0_0_0482_1663_fu_118_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[1]),
        .Q(\p_0_0_0482_1663_fu_118_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[2]),
        .Q(zext_ln1129_1_fu_339_p1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[3]),
        .Q(zext_ln1129_1_fu_339_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[4]),
        .Q(zext_ln1129_1_fu_339_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[5]),
        .Q(zext_ln1129_1_fu_339_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[6]),
        .Q(zext_ln1129_1_fu_339_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[7]),
        .Q(zext_ln1129_1_fu_339_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[8]),
        .Q(zext_ln1129_1_fu_339_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1663_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_fu_126),
        .D(p_0_in[9]),
        .Q(zext_ln1129_1_fu_339_p1[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_0_0482_1663_load_reg_730[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(p_0_0_0480_1667_load_reg_7460));
  FDRE \p_0_0_0482_1663_load_reg_730_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [0]),
        .Q(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [1]),
        .Q(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [2]),
        .Q(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [3]),
        .Q(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [4]),
        .Q(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [5]),
        .Q(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [6]),
        .Q(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [7]),
        .Q(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [8]),
        .Q(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [9]),
        .Q(p_0_0_0482_1663_load_reg_730_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(\p_0_0_0482_1663_fu_118_reg_n_5_[0] ),
        .Q(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(\p_0_0_0482_1663_fu_118_reg_n_5_[1] ),
        .Q(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_1_fu_339_p1[0]),
        .Q(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_1_fu_339_p1[1]),
        .Q(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_1_fu_339_p1[2]),
        .Q(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_1_fu_339_p1[3]),
        .Q(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_1_fu_339_p1[4]),
        .Q(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_1_fu_339_p1[5]),
        .Q(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_reg[8] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_1_fu_339_p1[6]),
        .Q(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \p_0_0_0482_1663_load_reg_730_reg[9] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1667_load_reg_7460),
        .D(zext_ln1129_1_fu_339_p1[7]),
        .Q(\p_0_0_0482_1663_load_reg_730_reg[9]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1662_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1662_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(\p_0_0_0483_1662_fu_114_reg[6]_0 [6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_0_0483_1_lcssa679_fu_60[6]_i_1 
       (.I0(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(flow_control_loop_pipe_sequential_init_U_n_7),
        .O(E));
  FDRE \r_s_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1147_1_fu_494_p2[2]),
        .Q(r_s_reg_754[0]),
        .R(1'b0));
  FDRE \r_s_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1147_1_fu_494_p2[3]),
        .Q(r_s_reg_754[1]),
        .R(1'b0));
  FDRE \r_s_reg_754_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1147_1_fu_494_p2[4]),
        .Q(r_s_reg_754[2]),
        .R(1'b0));
  FDRE \r_s_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1147_1_fu_494_p2[5]),
        .Q(r_s_reg_754[3]),
        .R(1'b0));
  FDRE \r_s_reg_754_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1147_1_fu_494_p2[6]),
        .Q(r_s_reg_754[4]),
        .R(1'b0));
  FDRE \r_s_reg_754_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1147_1_fu_494_p2[7]),
        .Q(r_s_reg_754[5]),
        .R(1'b0));
  FDRE \r_s_reg_754_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1147_1_fu_494_p2[8]),
        .Q(r_s_reg_754[6]),
        .R(1'b0));
  FDRE \r_s_reg_754_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1147_1_fu_494_p2[9]),
        .Q(r_s_reg_754[7]),
        .R(1'b0));
  FDRE \r_s_reg_754_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1147_1_fu_494_p2[10]),
        .Q(r_s_reg_754[8]),
        .R(1'b0));
  FDRE \r_s_reg_754_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1147_1_fu_494_p2[11]),
        .Q(r_s_reg_754[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[0]),
        .Q(\x_fu_110_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[10]),
        .Q(\x_fu_110_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[11]),
        .Q(\x_fu_110_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[12]),
        .Q(\x_fu_110_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[13]),
        .Q(\x_fu_110_reg_n_5_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[14]),
        .Q(\x_fu_110_reg_n_5_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[15]),
        .Q(\x_fu_110_reg_n_5_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[16]),
        .Q(\x_fu_110_reg_n_5_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[1]),
        .Q(\x_fu_110_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[2]),
        .Q(\x_fu_110_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[3]),
        .Q(\x_fu_110_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[4]),
        .Q(\x_fu_110_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[5]),
        .Q(\x_fu_110_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[6]),
        .Q(\x_fu_110_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[7]),
        .Q(\x_fu_110_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[8]),
        .Q(\x_fu_110_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[9]),
        .Q(\x_fu_110_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w10_d3_S
   (imgBayer_empty_n,
    imgBayer_full_n,
    \mOutPtr_reg[2]_0 ,
    out,
    ap_rst_n_inv,
    ap_clk,
    push,
    Q,
    \addr_reg[1]_0 ,
    empty_n_reg_0,
    in,
    E);
  output imgBayer_empty_n;
  output imgBayer_full_n;
  output [2:0]\mOutPtr_reg[2]_0 ;
  output [9:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input [0:0]Q;
  input \addr_reg[1]_0 ;
  input empty_n_reg_0;
  input [9:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]addr;
  wire \addr[0]_i_1__2_n_5 ;
  wire \addr[1]_i_1_n_5 ;
  wire \addr[1]_i_2_n_5 ;
  wire \addr_reg[1]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__5_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__5_n_5;
  wire imgBayer_empty_n;
  wire imgBayer_full_n;
  wire [9:0]in;
  wire \mOutPtr[0]_i_1__8_n_5 ;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_2__2_n_5 ;
  wire [2:0]\mOutPtr_reg[2]_0 ;
  wire [9:0]out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg
       (.Q(addr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .push(push));
  LUT1 #(
    .INIT(2'h1)) 
    \addr[0]_i_1__2 
       (.I0(addr[0]),
        .O(\addr[0]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'h00FBFF0000FB0000)) 
    \addr[1]_i_1 
       (.I0(\mOutPtr_reg[2]_0 [2]),
        .I1(\mOutPtr_reg[2]_0 [0]),
        .I2(\mOutPtr_reg[2]_0 [1]),
        .I3(push),
        .I4(empty_n_reg_0),
        .I5(imgBayer_empty_n),
        .O(\addr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h77F78808880877F7)) 
    \addr[1]_i_2 
       (.I0(push),
        .I1(imgBayer_empty_n),
        .I2(Q),
        .I3(\addr_reg[1]_0 ),
        .I4(addr[1]),
        .I5(addr[0]),
        .O(\addr[1]_i_2_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(\addr[1]_i_1_n_5 ),
        .D(\addr[0]_i_1__2_n_5 ),
        .Q(addr[0]),
        .R(ap_rst_n_inv));
  FDRE \addr_reg[1] 
       (.C(ap_clk),
        .CE(\addr[1]_i_1_n_5 ),
        .D(\addr[1]_i_2_n_5 ),
        .Q(addr[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    empty_n_i_1__5
       (.I0(\mOutPtr_reg[2]_0 [2]),
        .I1(\mOutPtr_reg[2]_0 [0]),
        .I2(\mOutPtr_reg[2]_0 [1]),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(imgBayer_empty_n),
        .O(empty_n_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_5),
        .Q(imgBayer_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFDF0C0C0C0C)) 
    full_n_i_1__5
       (.I0(\mOutPtr_reg[2]_0 [1]),
        .I1(empty_n_reg_0),
        .I2(push),
        .I3(\mOutPtr_reg[2]_0 [2]),
        .I4(\mOutPtr_reg[2]_0 [0]),
        .I5(imgBayer_full_n),
        .O(full_n_i_1__5_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_5),
        .Q(imgBayer_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg[2]_0 [0]),
        .O(\mOutPtr[0]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'h6666A66699995999)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[2]_0 [0]),
        .I1(push),
        .I2(imgBayer_empty_n),
        .I3(Q),
        .I4(\addr_reg[1]_0 ),
        .I5(\mOutPtr_reg[2]_0 [1]),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__2 
       (.I0(\mOutPtr_reg[2]_0 [2]),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(\mOutPtr_reg[2]_0 [1]),
        .I4(\mOutPtr_reg[2]_0 [0]),
        .O(\mOutPtr[2]_i_2__2_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_5 ),
        .Q(\mOutPtr_reg[2]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg[2]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__2_n_5 ),
        .Q(\mOutPtr_reg[2]_0 [2]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg
   (out,
    push,
    in,
    Q,
    ap_clk);
  output [9:0]out;
  input push;
  input [9:0]in;
  input [1:0]Q;
  input ap_clk;

  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]in;
  wire [9:0]out;
  wire push;

  (* srl_bus_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\imgBayer_U/U_design_1_v_demosaic_0_0_fifo_w10_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S
   (D,
    bayerPhase_c1_empty_n,
    bayerPhase_c1_full_n,
    \SRL_SIG_reg[1][0] ,
    p_0_in,
    push,
    bayer_phase_assign_channel_dout,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    push_0,
    \SRL_SIG_reg[1][15] ,
    E);
  output [0:0]D;
  output bayerPhase_c1_empty_n;
  output bayerPhase_c1_full_n;
  output \SRL_SIG_reg[1][0] ;
  output [14:0]p_0_in;
  input push;
  input [0:0]bayer_phase_assign_channel_dout;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input push_0;
  input [14:0]\SRL_SIG_reg[1][15] ;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[1][0] ;
  wire [14:0]\SRL_SIG_reg[1][15] ;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_2__1_n_5 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire bayerPhase_c1_empty_n;
  wire bayerPhase_c1_full_n;
  wire [2:0]bayerPhase_c1_num_data_valid;
  wire [0:0]bayer_phase_assign_channel_dout;
  wire empty_n_i_1__3_n_5;
  wire full_n_i_1__3_n_5;
  wire \mOutPtr[0]_i_1__0_n_5 ;
  wire \mOutPtr[1]_i_1__8_n_5 ;
  wire \mOutPtr[2]_i_2__1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [14:0]p_0_in;
  wire push;
  wire push_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7 U_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_5_[0] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .bayer_phase_assign_channel_dout(bayer_phase_assign_channel_dout),
        .p_0_in(p_0_in),
        .push(push));
  LUT5 #(
    .INIT(32'h9DBF6240)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(push_0),
        .I2(\addr[0]_i_2__1_n_5 ),
        .I3(bayerPhase_c1_empty_n),
        .I4(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \addr[0]_i_2__1 
       (.I0(bayerPhase_c1_num_data_valid[2]),
        .I1(bayerPhase_c1_num_data_valid[0]),
        .I2(bayerPhase_c1_num_data_valid[1]),
        .O(\addr[0]_i_2__1_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    empty_n_i_1__3
       (.I0(bayerPhase_c1_num_data_valid[2]),
        .I1(bayerPhase_c1_num_data_valid[0]),
        .I2(bayerPhase_c1_num_data_valid[1]),
        .I3(push_0),
        .I4(push),
        .I5(bayerPhase_c1_empty_n),
        .O(empty_n_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_5),
        .Q(bayerPhase_c1_empty_n),
        .R(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__3
       (.I0(bayerPhase_c1_num_data_valid[2]),
        .I1(bayerPhase_c1_num_data_valid[0]),
        .I2(bayerPhase_c1_num_data_valid[1]),
        .I3(push),
        .I4(push_0),
        .I5(bayerPhase_c1_full_n),
        .O(full_n_i_1__3_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_5),
        .Q(bayerPhase_c1_full_n),
        .S(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(bayerPhase_c1_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__8 
       (.I0(bayerPhase_c1_num_data_valid[0]),
        .I1(push),
        .I2(push_0),
        .I3(bayerPhase_c1_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__1 
       (.I0(bayerPhase_c1_num_data_valid[2]),
        .I1(push),
        .I2(push_0),
        .I3(bayerPhase_c1_num_data_valid[1]),
        .I4(bayerPhase_c1_num_data_valid[0]),
        .O(\mOutPtr[2]_i_2__1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_5 ),
        .Q(bayerPhase_c1_num_data_valid[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_5 ),
        .Q(bayerPhase_c1_num_data_valid[1]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__1_n_5 ),
        .Q(bayerPhase_c1_num_data_valid[2]),
        .R(\mOutPtr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_4
   (D,
    bayerPhase_c_empty_n,
    bayerPhase_c_full_n,
    red_i_fu_328_p2,
    bayerPhase_c_dout,
    push,
    \SRL_SIG_reg[0][0] ,
    ap_clk,
    p_0_in,
    \mOutPtr_reg[0]_0 ,
    full_n_reg_0,
    DebayerRandBatG_U0_bayerPhase_c_read,
    Q,
    DebayerRandBatG_U0_ap_start,
    trunc_ln630_reg_540,
    E);
  output [15:0]D;
  output bayerPhase_c_empty_n;
  output bayerPhase_c_full_n;
  output red_i_fu_328_p2;
  output [15:0]bayerPhase_c_dout;
  input push;
  input \SRL_SIG_reg[0][0] ;
  input ap_clk;
  input [14:0]p_0_in;
  input \mOutPtr_reg[0]_0 ;
  input full_n_reg_0;
  input DebayerRandBatG_U0_bayerPhase_c_read;
  input [0:0]Q;
  input DebayerRandBatG_U0_ap_start;
  input trunc_ln630_reg_540;
  input [0:0]E;

  wire [15:0]D;
  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRandBatG_U0_bayerPhase_c_read;
  wire [0:0]E;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_2__2_n_5 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire [15:0]bayerPhase_c_dout;
  wire bayerPhase_c_empty_n;
  wire bayerPhase_c_full_n;
  wire [2:0]bayerPhase_c_num_data_valid;
  wire empty_n_i_1__1_n_5;
  wire full_n_i_1__1_n_5;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_1__7_n_5 ;
  wire \mOutPtr[2]_i_2__4_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [14:0]p_0_in;
  wire push;
  wire red_i_fu_328_p2;
  wire trunc_ln630_reg_540;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg U_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .ap_clk(ap_clk),
        .bayerPhase_c_dout(bayerPhase_c_dout),
        .p_0_in(p_0_in),
        .push(push),
        .red_i_fu_328_p2(red_i_fu_328_p2),
        .trunc_ln630_reg_540(trunc_ln630_reg_540),
        .\x_phase_reg_387_reg[0] (\addr_reg_n_5_[0] ));
  LUT6 #(
    .INIT(64'hD5FF95FF2A006A00)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(DebayerRandBatG_U0_ap_start),
        .I2(Q),
        .I3(bayerPhase_c_empty_n),
        .I4(\addr[0]_i_2__2_n_5 ),
        .I5(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \addr[0]_i_2__2 
       (.I0(bayerPhase_c_num_data_valid[2]),
        .I1(bayerPhase_c_num_data_valid[0]),
        .I2(bayerPhase_c_num_data_valid[1]),
        .O(\addr[0]_i_2__2_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FF00)) 
    empty_n_i_1__1
       (.I0(bayerPhase_c_num_data_valid[2]),
        .I1(bayerPhase_c_num_data_valid[0]),
        .I2(bayerPhase_c_num_data_valid[1]),
        .I3(bayerPhase_c_empty_n),
        .I4(DebayerRandBatG_U0_bayerPhase_c_read),
        .I5(push),
        .O(empty_n_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_5),
        .Q(bayerPhase_c_empty_n),
        .R(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__1
       (.I0(bayerPhase_c_num_data_valid[2]),
        .I1(bayerPhase_c_num_data_valid[0]),
        .I2(bayerPhase_c_num_data_valid[1]),
        .I3(push),
        .I4(full_n_reg_0),
        .I5(bayerPhase_c_full_n),
        .O(full_n_i_1__1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_5),
        .Q(bayerPhase_c_full_n),
        .S(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(bayerPhase_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  LUT6 #(
    .INIT(64'hA666666659999999)) 
    \mOutPtr[1]_i_1__7 
       (.I0(bayerPhase_c_num_data_valid[0]),
        .I1(push),
        .I2(bayerPhase_c_empty_n),
        .I3(Q),
        .I4(DebayerRandBatG_U0_ap_start),
        .I5(bayerPhase_c_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__7_n_5 ));
  LUT6 #(
    .INIT(64'hA666AAAAAAAA5999)) 
    \mOutPtr[2]_i_2__4 
       (.I0(bayerPhase_c_num_data_valid[2]),
        .I1(push),
        .I2(bayerPhase_c_empty_n),
        .I3(DebayerRandBatG_U0_bayerPhase_c_read),
        .I4(bayerPhase_c_num_data_valid[1]),
        .I5(bayerPhase_c_num_data_valid[0]),
        .O(\mOutPtr[2]_i_2__4_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(bayerPhase_c_num_data_valid[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_5 ),
        .Q(bayerPhase_c_num_data_valid[1]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__4_n_5 ),
        .Q(bayerPhase_c_num_data_valid[2]),
        .R(\mOutPtr_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg
   (D,
    red_i_fu_328_p2,
    bayerPhase_c_dout,
    push,
    \SRL_SIG_reg[0][0]_0 ,
    ap_clk,
    p_0_in,
    trunc_ln630_reg_540,
    \x_phase_reg_387_reg[0] );
  output [15:0]D;
  output red_i_fu_328_p2;
  output [15:0]bayerPhase_c_dout;
  input push;
  input \SRL_SIG_reg[0][0]_0 ;
  input ap_clk;
  input [14:0]p_0_in;
  input trunc_ln630_reg_540;
  input \x_phase_reg_387_reg[0] ;

  wire [15:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg_n_5_[1][0] ;
  wire \SRL_SIG_reg_n_5_[1][10] ;
  wire \SRL_SIG_reg_n_5_[1][11] ;
  wire \SRL_SIG_reg_n_5_[1][12] ;
  wire \SRL_SIG_reg_n_5_[1][13] ;
  wire \SRL_SIG_reg_n_5_[1][14] ;
  wire \SRL_SIG_reg_n_5_[1][15] ;
  wire \SRL_SIG_reg_n_5_[1][1] ;
  wire \SRL_SIG_reg_n_5_[1][2] ;
  wire \SRL_SIG_reg_n_5_[1][3] ;
  wire \SRL_SIG_reg_n_5_[1][4] ;
  wire \SRL_SIG_reg_n_5_[1][5] ;
  wire \SRL_SIG_reg_n_5_[1][6] ;
  wire \SRL_SIG_reg_n_5_[1][7] ;
  wire \SRL_SIG_reg_n_5_[1][8] ;
  wire \SRL_SIG_reg_n_5_[1][9] ;
  wire ap_clk;
  wire [15:0]bayerPhase_c_dout;
  wire [14:0]p_0_in;
  wire push;
  wire red_i_fu_328_p2;
  wire \red_i_reg_560[0]_i_2_n_5 ;
  wire \red_i_reg_560[0]_i_3_n_5 ;
  wire trunc_ln630_reg_540;
  wire \x_phase_reg_387_reg[0] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[9]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[10]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[11]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[12]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[13]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[14]),
        .Q(D[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[0]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[1]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[2]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[3]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[4]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[5]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[6]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[7]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[8]),
        .Q(D[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_5_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_5_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_5_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_5_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_5_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_5_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_5_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_5_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_5_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_5_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_5_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_5_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_5_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_5_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_5_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_5_[1][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000110)) 
    \red_i_reg_560[0]_i_1 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[1]),
        .I3(trunc_ln630_reg_540),
        .I4(\red_i_reg_560[0]_i_2_n_5 ),
        .I5(\red_i_reg_560[0]_i_3_n_5 ),
        .O(red_i_fu_328_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \red_i_reg_560[0]_i_2 
       (.I0(D[10]),
        .I1(D[11]),
        .I2(D[12]),
        .I3(D[13]),
        .I4(D[14]),
        .I5(D[15]),
        .O(\red_i_reg_560[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \red_i_reg_560[0]_i_3 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(D[6]),
        .I3(D[7]),
        .I4(D[8]),
        .I5(D[9]),
        .O(\red_i_reg_560[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[0]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][1] ),
        .I1(D[1]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[1]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[10]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][11] ),
        .I1(D[11]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[11]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[11]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][12] ),
        .I1(D[12]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[12]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[12]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][13] ),
        .I1(D[13]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[13]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[13]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][14] ),
        .I1(D[14]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[14]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[14]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][15] ),
        .I1(D[15]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[15]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[1]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][2] ),
        .I1(D[2]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[2]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[2]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][3] ),
        .I1(D[3]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[3]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[3]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][4] ),
        .I1(D[4]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[4]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[4]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][5] ),
        .I1(D[5]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[5]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[5]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][6] ),
        .I1(D[6]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[6]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[6]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][7] ),
        .I1(D[7]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[7]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][8] ),
        .I1(D[8]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[8]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[8]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][9] ),
        .I1(D[9]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[9]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][10] ),
        .I1(D[10]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[10]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_phase_reg_387[0]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][0] ),
        .I1(D[0]),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    p_0_in,
    push,
    bayer_phase_assign_channel_dout,
    ap_clk,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[0][0]_0 );
  output [0:0]D;
  output \SRL_SIG_reg[1][0]_0 ;
  output [14:0]p_0_in;
  input push;
  input [0:0]bayer_phase_assign_channel_dout;
  input ap_clk;
  input [14:0]\SRL_SIG_reg[1][15]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [0:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [14:0]\SRL_SIG_reg[1][15]_0 ;
  wire \SRL_SIG_reg_n_5_[1][0] ;
  wire \SRL_SIG_reg_n_5_[1][10] ;
  wire \SRL_SIG_reg_n_5_[1][11] ;
  wire \SRL_SIG_reg_n_5_[1][12] ;
  wire \SRL_SIG_reg_n_5_[1][13] ;
  wire \SRL_SIG_reg_n_5_[1][14] ;
  wire \SRL_SIG_reg_n_5_[1][15] ;
  wire \SRL_SIG_reg_n_5_[1][1] ;
  wire \SRL_SIG_reg_n_5_[1][2] ;
  wire \SRL_SIG_reg_n_5_[1][3] ;
  wire \SRL_SIG_reg_n_5_[1][4] ;
  wire \SRL_SIG_reg_n_5_[1][5] ;
  wire \SRL_SIG_reg_n_5_[1][6] ;
  wire \SRL_SIG_reg_n_5_[1][7] ;
  wire \SRL_SIG_reg_n_5_[1][8] ;
  wire \SRL_SIG_reg_n_5_[1][9] ;
  wire ap_clk;
  wire [0:0]bayer_phase_assign_channel_dout;
  wire [14:0]p_0_in;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][0] ),
        .I1(D),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][10] ),
        .I1(\SRL_SIG_reg[1][15]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][11] ),
        .I1(\SRL_SIG_reg[1][15]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][12] ),
        .I1(\SRL_SIG_reg[1][15]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][13] ),
        .I1(\SRL_SIG_reg[1][15]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][14] ),
        .I1(\SRL_SIG_reg[1][15]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][15] ),
        .I1(\SRL_SIG_reg[1][15]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][1] ),
        .I1(\SRL_SIG_reg[1][15]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][2] ),
        .I1(\SRL_SIG_reg[1][15]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][3] ),
        .I1(\SRL_SIG_reg[1][15]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][4] ),
        .I1(\SRL_SIG_reg[1][15]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][5] ),
        .I1(\SRL_SIG_reg[1][15]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][6] ),
        .I1(\SRL_SIG_reg[1][15]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][7] ),
        .I1(\SRL_SIG_reg[1][15]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][8] ),
        .I1(\SRL_SIG_reg[1][15]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][9] ),
        .I1(\SRL_SIG_reg[1][15]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(p_0_in[8]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout),
        .Q(D),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D),
        .Q(\SRL_SIG_reg_n_5_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [9]),
        .Q(\SRL_SIG_reg_n_5_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [10]),
        .Q(\SRL_SIG_reg_n_5_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [11]),
        .Q(\SRL_SIG_reg_n_5_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [12]),
        .Q(\SRL_SIG_reg_n_5_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [13]),
        .Q(\SRL_SIG_reg_n_5_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [14]),
        .Q(\SRL_SIG_reg_n_5_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [0]),
        .Q(\SRL_SIG_reg_n_5_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [1]),
        .Q(\SRL_SIG_reg_n_5_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [2]),
        .Q(\SRL_SIG_reg_n_5_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [3]),
        .Q(\SRL_SIG_reg_n_5_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [4]),
        .Q(\SRL_SIG_reg_n_5_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [5]),
        .Q(\SRL_SIG_reg_n_5_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [6]),
        .Q(\SRL_SIG_reg_n_5_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [7]),
        .Q(\SRL_SIG_reg_n_5_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][15]_0 [8]),
        .Q(\SRL_SIG_reg_n_5_[1][9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_x
   (Debayer_U0_ap_start,
    Block_entry_split_proc_U0_ap_continue,
    empty_n_reg_0,
    bayer_phase_assign_channel_dout,
    ap_rst_n_inv,
    ap_clk,
    empty_n_reg_1,
    start_for_ZipperRemoval_U0_full_n,
    \mOutPtr_reg[0]_0 ,
    Q,
    ap_start,
    \SRL_SIG_reg[0][15] ,
    ap_done_reg,
    Debayer_U0_ap_ready,
    D);
  output Debayer_U0_ap_start;
  output Block_entry_split_proc_U0_ap_continue;
  output empty_n_reg_0;
  output [15:0]bayer_phase_assign_channel_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input empty_n_reg_1;
  input start_for_ZipperRemoval_U0_full_n;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input ap_start;
  input \SRL_SIG_reg[0][15] ;
  input ap_done_reg;
  input Debayer_U0_ap_ready;
  input [15:0]D;

  wire Block_entry_split_proc_U0_ap_continue;
  wire [15:0]D;
  wire Debayer_U0_ap_ready;
  wire Debayer_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][15] ;
  wire [0:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_2__3_n_5 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [15:0]bayer_phase_assign_channel_dout;
  wire empty_n_i_1__8_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__8_n_5;
  wire \mOutPtr[0]_i_1__5_n_5 ;
  wire \mOutPtr[1]_i_1__9_n_5 ;
  wire \mOutPtr[2]_i_1__4_n_5 ;
  wire \mOutPtr[2]_i_2__5_n_5 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_9_in;
  wire push;
  wire start_for_ZipperRemoval_U0_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg U_design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg
       (.Block_entry_split_proc_U0_ap_continue(Block_entry_split_proc_U0_ap_continue),
        .D(D),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .addr(addr),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .bayer_phase_assign_channel_dout(bayer_phase_assign_channel_dout),
        .push(push));
  LUT6 #(
    .INIT(64'hD5FF95FF2A006A00)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(Debayer_U0_ap_start),
        .I4(\addr[0]_i_2__3_n_5 ),
        .I5(addr),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \addr[0]_i_2__3 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\addr[0]_i_2__3_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FF00)) 
    empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(Debayer_U0_ap_start),
        .I4(Debayer_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__8_n_5));
  LUT3 #(
    .INIT(8'h20)) 
    empty_n_i_2__0
       (.I0(Debayer_U0_ap_start),
        .I1(empty_n_reg_1),
        .I2(start_for_ZipperRemoval_U0_full_n),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_5),
        .Q(Debayer_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF777777730000000)) 
    full_n_i_1__8
       (.I0(\addr[0]_i_2__3_n_5 ),
        .I1(push),
        .I2(Debayer_U0_ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(Q),
        .I5(Block_entry_split_proc_U0_ap_continue),
        .O(full_n_i_1__8_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_5),
        .Q(Block_entry_split_proc_U0_ap_continue),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hA666666659999999)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(Debayer_U0_ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(Q),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_5 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[2]_i_1__4 
       (.I0(push),
        .I1(Debayer_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(Q),
        .O(\mOutPtr[2]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2__5 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(p_9_in),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[2]_i_2__5_n_5 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \mOutPtr[2]_i_3__2 
       (.I0(push),
        .I1(Debayer_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(Q),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_5 ),
        .D(\mOutPtr[0]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_5 ),
        .D(\mOutPtr[1]_i_1__9_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__4_n_5 ),
        .D(\mOutPtr[2]_i_2__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg
   (push,
    bayer_phase_assign_channel_dout,
    Block_entry_split_proc_U0_ap_continue,
    ap_start,
    \SRL_SIG_reg[0][15]_0 ,
    ap_done_reg,
    D,
    ap_clk,
    addr);
  output push;
  output [15:0]bayer_phase_assign_channel_dout;
  input Block_entry_split_proc_U0_ap_continue;
  input ap_start;
  input \SRL_SIG_reg[0][15]_0 ;
  input ap_done_reg;
  input [15:0]D;
  input ap_clk;
  input [0:0]addr;

  wire Block_entry_split_proc_U0_ap_continue;
  wire [15:0]D;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire [0:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire [15:0]bayer_phase_assign_channel_dout;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[0]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(Block_entry_split_proc_U0_ap_continue),
        .I1(ap_start),
        .I2(\SRL_SIG_reg[0][15]_0 ),
        .I3(ap_done_reg),
        .O(push));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[1]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[11]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[12]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[13]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[14]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[15]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[2]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[3]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[4]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[5]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[6]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[8]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln293_1_reg_550[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[10]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S
   (imgG_empty_n,
    imgG_full_n,
    ram_reg_bram_1,
    Q,
    \SRL_SIG_reg[0][29] ,
    \addr_reg[0]_0 ,
    d0,
    full_n_reg_0,
    ap_clk,
    p_9_in,
    empty_n_reg_0,
    push,
    q1,
    ap_condition_507,
    E,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read,
    \addr_reg[0]_1 ,
    D);
  output imgG_empty_n;
  output imgG_full_n;
  output [9:0]ram_reg_bram_1;
  output [19:0]Q;
  output [19:0]\SRL_SIG_reg[0][29] ;
  output \addr_reg[0]_0 ;
  output [29:0]d0;
  input full_n_reg_0;
  input ap_clk;
  input p_9_in;
  input empty_n_reg_0;
  input push;
  input [9:0]q1;
  input ap_condition_507;
  input [0:0]E;
  input grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
  input [0:0]\addr_reg[0]_1 ;
  input [29:0]D;

  wire [29:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [19:0]\SRL_SIG_reg[0][29] ;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_2__0_n_5 ;
  wire \addr_reg[0]_0 ;
  wire [0:0]\addr_reg[0]_1 ;
  wire ap_clk;
  wire ap_condition_507;
  wire [29:0]d0;
  wire empty_n_i_1__0_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_5;
  wire full_n_reg_0;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read;
  wire imgG_empty_n;
  wire imgG_full_n;
  wire [2:0]imgG_num_data_valid;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1__5_n_5 ;
  wire \mOutPtr[2]_i_2__0_n_5 ;
  wire p_9_in;
  wire push;
  wire [9:0]q1;
  wire [9:0]ram_reg_bram_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg_6 U_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][29]_0 (\SRL_SIG_reg[0][29] ),
        .ap_clk(ap_clk),
        .ap_condition_507(ap_condition_507),
        .d0(d0),
        .push(push),
        .q1(q1),
        .ram_reg_bram_1(ram_reg_bram_1),
        .ram_reg_bram_1_0(\addr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hD57FD5FF2A802A00)) 
    \addr[0]_i_1 
       (.I0(imgG_empty_n),
        .I1(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_imgG_read),
        .I2(\addr_reg[0]_1 ),
        .I3(push),
        .I4(\addr[0]_i_2__0_n_5 ),
        .I5(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \addr[0]_i_2__0 
       (.I0(imgG_num_data_valid[2]),
        .I1(imgG_num_data_valid[0]),
        .I2(imgG_num_data_valid[1]),
        .O(\addr[0]_i_2__0_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    empty_n_i_1__0
       (.I0(imgG_num_data_valid[2]),
        .I1(imgG_num_data_valid[0]),
        .I2(imgG_num_data_valid[1]),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(imgG_empty_n),
        .O(empty_n_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(imgG_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__0
       (.I0(imgG_num_data_valid[2]),
        .I1(imgG_num_data_valid[0]),
        .I2(imgG_num_data_valid[1]),
        .I3(push),
        .I4(empty_n_reg_0),
        .I5(imgG_full_n),
        .O(full_n_i_1__0_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(imgG_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(imgG_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(imgG_num_data_valid[0]),
        .I1(p_9_in),
        .I2(imgG_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2__0 
       (.I0(imgG_num_data_valid[2]),
        .I1(p_9_in),
        .I2(imgG_num_data_valid[1]),
        .I3(imgG_num_data_valid[0]),
        .O(\mOutPtr[2]_i_2__0_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(imgG_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__5_n_5 ),
        .Q(imgG_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__0_n_5 ),
        .Q(imgG_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_fifo_w30_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_5
   (imgRB_empty_n,
    imgRB_full_n,
    \addr_reg[0]_0 ,
    Q,
    \SRL_SIG_reg[1][29] ,
    d0,
    \addr_reg[0]_1 ,
    ap_clk,
    p_9_in,
    empty_n_reg_0,
    push,
    E,
    D);
  output imgRB_empty_n;
  output imgRB_full_n;
  output \addr_reg[0]_0 ;
  output [29:0]Q;
  output [29:0]\SRL_SIG_reg[1][29] ;
  output [29:0]d0;
  input \addr_reg[0]_1 ;
  input ap_clk;
  input p_9_in;
  input empty_n_reg_0;
  input push;
  input [0:0]E;
  input [29:0]D;

  wire [29:0]D;
  wire [0:0]E;
  wire [29:0]Q;
  wire [29:0]\SRL_SIG_reg[1][29] ;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_3_n_5 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire ap_clk;
  wire [29:0]d0;
  wire empty_n_i_1_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1_n_5;
  wire imgRB_empty_n;
  wire imgRB_full_n;
  wire [2:0]imgRB_num_data_valid;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1__4_n_5 ;
  wire \mOutPtr[2]_i_2_n_5 ;
  wire p_9_in;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg U_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[1][29]_0 (\SRL_SIG_reg[1][29] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .push(push),
        .ram_reg_bram_1(\addr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h9DBF6240)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(empty_n_reg_0),
        .I2(\addr[0]_i_3_n_5 ),
        .I3(imgRB_empty_n),
        .I4(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \addr[0]_i_3 
       (.I0(imgRB_num_data_valid[2]),
        .I1(imgRB_num_data_valid[0]),
        .I2(imgRB_num_data_valid[1]),
        .O(\addr[0]_i_3_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(\addr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    empty_n_i_1
       (.I0(imgRB_num_data_valid[2]),
        .I1(imgRB_num_data_valid[0]),
        .I2(imgRB_num_data_valid[1]),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(imgRB_empty_n),
        .O(empty_n_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(imgRB_empty_n),
        .R(\addr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1
       (.I0(imgRB_num_data_valid[2]),
        .I1(imgRB_num_data_valid[0]),
        .I2(imgRB_num_data_valid[1]),
        .I3(push),
        .I4(empty_n_reg_0),
        .I5(imgRB_full_n),
        .O(full_n_i_1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(imgRB_full_n),
        .S(\addr_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(imgRB_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__4 
       (.I0(imgRB_num_data_valid[0]),
        .I1(p_9_in),
        .I2(imgRB_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2 
       (.I0(imgRB_num_data_valid[2]),
        .I1(p_9_in),
        .I2(imgRB_num_data_valid[1]),
        .I3(imgRB_num_data_valid[0]),
        .O(\mOutPtr[2]_i_2_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(imgRB_num_data_valid[0]),
        .R(\addr_reg[0]_1 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_5 ),
        .Q(imgRB_num_data_valid[1]),
        .R(\addr_reg[0]_1 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_5 ),
        .Q(imgRB_num_data_valid[2]),
        .R(\addr_reg[0]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg
   (Q,
    \SRL_SIG_reg[1][29]_0 ,
    d0,
    push,
    D,
    ap_clk,
    ram_reg_bram_1);
  output [29:0]Q;
  output [29:0]\SRL_SIG_reg[1][29]_0 ;
  output [29:0]d0;
  input push;
  input [29:0]D;
  input ap_clk;
  input ram_reg_bram_1;

  wire [29:0]D;
  wire [29:0]Q;
  wire [29:0]\SRL_SIG_reg[1][29]_0 ;
  wire ap_clk;
  wire [29:0]d0;
  wire push;
  wire ram_reg_bram_1;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][29]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[1][29]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[1][29]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[1][29]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[1][29]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[1][29]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[1][29]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[1][29]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[1][29]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[1][29]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[1][29]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][29]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[1][29]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[1][29]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[1][29]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[1][29]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[1][29]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[1][29]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[1][29]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[1][29]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[1][29]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[1][29]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[1][29]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[1][29]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[1][29]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[1][29]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[1][29]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[1][29]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[1][29]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[1][29]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_10
       (.I0(\SRL_SIG_reg[1][29]_0 [7]),
        .I1(Q[7]),
        .I2(ram_reg_bram_1),
        .O(d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_11
       (.I0(\SRL_SIG_reg[1][29]_0 [6]),
        .I1(Q[6]),
        .I2(ram_reg_bram_1),
        .O(d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_12
       (.I0(\SRL_SIG_reg[1][29]_0 [5]),
        .I1(Q[5]),
        .I2(ram_reg_bram_1),
        .O(d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_13
       (.I0(\SRL_SIG_reg[1][29]_0 [4]),
        .I1(Q[4]),
        .I2(ram_reg_bram_1),
        .O(d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_14
       (.I0(\SRL_SIG_reg[1][29]_0 [3]),
        .I1(Q[3]),
        .I2(ram_reg_bram_1),
        .O(d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_15
       (.I0(\SRL_SIG_reg[1][29]_0 [2]),
        .I1(Q[2]),
        .I2(ram_reg_bram_1),
        .O(d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_16
       (.I0(\SRL_SIG_reg[1][29]_0 [1]),
        .I1(Q[1]),
        .I2(ram_reg_bram_1),
        .O(d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_17
       (.I0(\SRL_SIG_reg[1][29]_0 [0]),
        .I1(Q[0]),
        .I2(ram_reg_bram_1),
        .O(d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_18
       (.I0(\SRL_SIG_reg[1][29]_0 [17]),
        .I1(Q[17]),
        .I2(ram_reg_bram_1),
        .O(d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_19
       (.I0(\SRL_SIG_reg[1][29]_0 [16]),
        .I1(Q[16]),
        .I2(ram_reg_bram_1),
        .O(d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_2
       (.I0(\SRL_SIG_reg[1][29]_0 [15]),
        .I1(Q[15]),
        .I2(ram_reg_bram_1),
        .O(d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_3
       (.I0(\SRL_SIG_reg[1][29]_0 [14]),
        .I1(Q[14]),
        .I2(ram_reg_bram_1),
        .O(d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_4
       (.I0(\SRL_SIG_reg[1][29]_0 [13]),
        .I1(Q[13]),
        .I2(ram_reg_bram_1),
        .O(d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_5
       (.I0(\SRL_SIG_reg[1][29]_0 [12]),
        .I1(Q[12]),
        .I2(ram_reg_bram_1),
        .O(d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_6
       (.I0(\SRL_SIG_reg[1][29]_0 [11]),
        .I1(Q[11]),
        .I2(ram_reg_bram_1),
        .O(d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_7
       (.I0(\SRL_SIG_reg[1][29]_0 [10]),
        .I1(Q[10]),
        .I2(ram_reg_bram_1),
        .O(d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_8
       (.I0(\SRL_SIG_reg[1][29]_0 [9]),
        .I1(Q[9]),
        .I2(ram_reg_bram_1),
        .O(d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_9
       (.I0(\SRL_SIG_reg[1][29]_0 [8]),
        .I1(Q[8]),
        .I2(ram_reg_bram_1),
        .O(d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_1
       (.I0(\SRL_SIG_reg[1][29]_0 [29]),
        .I1(Q[29]),
        .I2(ram_reg_bram_1),
        .O(d0[29]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_10
       (.I0(\SRL_SIG_reg[1][29]_0 [20]),
        .I1(Q[20]),
        .I2(ram_reg_bram_1),
        .O(d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_11
       (.I0(\SRL_SIG_reg[1][29]_0 [19]),
        .I1(Q[19]),
        .I2(ram_reg_bram_1),
        .O(d0[19]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_12
       (.I0(\SRL_SIG_reg[1][29]_0 [18]),
        .I1(Q[18]),
        .I2(ram_reg_bram_1),
        .O(d0[18]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_2
       (.I0(\SRL_SIG_reg[1][29]_0 [28]),
        .I1(Q[28]),
        .I2(ram_reg_bram_1),
        .O(d0[28]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_3
       (.I0(\SRL_SIG_reg[1][29]_0 [27]),
        .I1(Q[27]),
        .I2(ram_reg_bram_1),
        .O(d0[27]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_4
       (.I0(\SRL_SIG_reg[1][29]_0 [26]),
        .I1(Q[26]),
        .I2(ram_reg_bram_1),
        .O(d0[26]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_5
       (.I0(\SRL_SIG_reg[1][29]_0 [25]),
        .I1(Q[25]),
        .I2(ram_reg_bram_1),
        .O(d0[25]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_6
       (.I0(\SRL_SIG_reg[1][29]_0 [24]),
        .I1(Q[24]),
        .I2(ram_reg_bram_1),
        .O(d0[24]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_7
       (.I0(\SRL_SIG_reg[1][29]_0 [23]),
        .I1(Q[23]),
        .I2(ram_reg_bram_1),
        .O(d0[23]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_8
       (.I0(\SRL_SIG_reg[1][29]_0 [22]),
        .I1(Q[22]),
        .I2(ram_reg_bram_1),
        .O(d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_9
       (.I0(\SRL_SIG_reg[1][29]_0 [21]),
        .I1(Q[21]),
        .I2(ram_reg_bram_1),
        .O(d0[21]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg_6
   (ram_reg_bram_1,
    \SRL_SIG_reg[0][29]_0 ,
    Q,
    d0,
    q1,
    ap_condition_507,
    ram_reg_bram_1_0,
    push,
    D,
    ap_clk);
  output [9:0]ram_reg_bram_1;
  output [19:0]\SRL_SIG_reg[0][29]_0 ;
  output [19:0]Q;
  output [29:0]d0;
  input [9:0]q1;
  input ap_condition_507;
  input ram_reg_bram_1_0;
  input push;
  input [29:0]D;
  input ap_clk;

  wire [29:0]D;
  wire [19:0]Q;
  wire [19:0]\SRL_SIG_reg[0][29]_0 ;
  wire [19:10]\SRL_SIG_reg[0]_0 ;
  wire [19:10]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_condition_507;
  wire [29:0]d0;
  wire push;
  wire [9:0]q1;
  wire [9:0]ram_reg_bram_1;
  wire ram_reg_bram_1_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][29]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][29]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0][29]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0][29]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0][29]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0][29]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0][29]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0][29]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0][29]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0][29]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0][29]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0][29]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][29]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][29]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][29]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][29]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][29]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][29]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0][29]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0][29]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_0949_21484_ph_i_reg_472[0]_i_1 
       (.I0(q1[0]),
        .I1(ap_condition_507),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .I4(ram_reg_bram_1_0),
        .O(ram_reg_bram_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_0949_21484_ph_i_reg_472[1]_i_1 
       (.I0(q1[1]),
        .I1(ap_condition_507),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .I4(ram_reg_bram_1_0),
        .O(ram_reg_bram_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_0949_21484_ph_i_reg_472[2]_i_1 
       (.I0(q1[2]),
        .I1(ap_condition_507),
        .I2(\SRL_SIG_reg[1]_1 [12]),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .I4(ram_reg_bram_1_0),
        .O(ram_reg_bram_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_0949_21484_ph_i_reg_472[3]_i_1 
       (.I0(q1[3]),
        .I1(ap_condition_507),
        .I2(\SRL_SIG_reg[1]_1 [13]),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .I4(ram_reg_bram_1_0),
        .O(ram_reg_bram_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_0949_21484_ph_i_reg_472[4]_i_1 
       (.I0(q1[4]),
        .I1(ap_condition_507),
        .I2(\SRL_SIG_reg[1]_1 [14]),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .I4(ram_reg_bram_1_0),
        .O(ram_reg_bram_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_0949_21484_ph_i_reg_472[5]_i_1 
       (.I0(q1[5]),
        .I1(ap_condition_507),
        .I2(\SRL_SIG_reg[1]_1 [15]),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .I4(ram_reg_bram_1_0),
        .O(ram_reg_bram_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_0949_21484_ph_i_reg_472[6]_i_1 
       (.I0(q1[6]),
        .I1(ap_condition_507),
        .I2(\SRL_SIG_reg[1]_1 [16]),
        .I3(\SRL_SIG_reg[0]_0 [16]),
        .I4(ram_reg_bram_1_0),
        .O(ram_reg_bram_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_0949_21484_ph_i_reg_472[7]_i_1 
       (.I0(q1[7]),
        .I1(ap_condition_507),
        .I2(\SRL_SIG_reg[1]_1 [17]),
        .I3(\SRL_SIG_reg[0]_0 [17]),
        .I4(ram_reg_bram_1_0),
        .O(ram_reg_bram_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_0949_21484_ph_i_reg_472[8]_i_1 
       (.I0(q1[8]),
        .I1(ap_condition_507),
        .I2(\SRL_SIG_reg[1]_1 [18]),
        .I3(\SRL_SIG_reg[0]_0 [18]),
        .I4(ram_reg_bram_1_0),
        .O(ram_reg_bram_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_0949_21484_ph_i_reg_472[9]_i_2 
       (.I0(q1[9]),
        .I1(ap_condition_507),
        .I2(\SRL_SIG_reg[1]_1 [19]),
        .I3(\SRL_SIG_reg[0]_0 [19]),
        .I4(ram_reg_bram_1_0),
        .O(ram_reg_bram_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_10
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][29]_0 [7]),
        .I2(ram_reg_bram_1_0),
        .O(d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_11
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[0][29]_0 [6]),
        .I2(ram_reg_bram_1_0),
        .O(d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_12
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][29]_0 [5]),
        .I2(ram_reg_bram_1_0),
        .O(d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_13
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][29]_0 [4]),
        .I2(ram_reg_bram_1_0),
        .O(d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_14
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][29]_0 [3]),
        .I2(ram_reg_bram_1_0),
        .O(d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_15
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][29]_0 [2]),
        .I2(ram_reg_bram_1_0),
        .O(d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_16
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][29]_0 [1]),
        .I2(ram_reg_bram_1_0),
        .O(d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_17
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][29]_0 [0]),
        .I2(ram_reg_bram_1_0),
        .O(d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_18
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(ram_reg_bram_1_0),
        .O(d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_19
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(ram_reg_bram_1_0),
        .O(d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_2
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(ram_reg_bram_1_0),
        .O(d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_3
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(ram_reg_bram_1_0),
        .O(d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_4
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(ram_reg_bram_1_0),
        .O(d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_5
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(ram_reg_bram_1_0),
        .O(d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_6
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(ram_reg_bram_1_0),
        .O(d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_7
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(ram_reg_bram_1_0),
        .O(d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_8
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[0][29]_0 [9]),
        .I2(ram_reg_bram_1_0),
        .O(d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_9
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[0][29]_0 [8]),
        .I2(ram_reg_bram_1_0),
        .O(d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_1
       (.I0(Q[19]),
        .I1(\SRL_SIG_reg[0][29]_0 [19]),
        .I2(ram_reg_bram_1_0),
        .O(d0[29]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_10
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg[0][29]_0 [10]),
        .I2(ram_reg_bram_1_0),
        .O(d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_11
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(ram_reg_bram_1_0),
        .O(d0[19]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_12
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(ram_reg_bram_1_0),
        .O(d0[18]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_2
       (.I0(Q[18]),
        .I1(\SRL_SIG_reg[0][29]_0 [18]),
        .I2(ram_reg_bram_1_0),
        .O(d0[28]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_3
       (.I0(Q[17]),
        .I1(\SRL_SIG_reg[0][29]_0 [17]),
        .I2(ram_reg_bram_1_0),
        .O(d0[27]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_4
       (.I0(Q[16]),
        .I1(\SRL_SIG_reg[0][29]_0 [16]),
        .I2(ram_reg_bram_1_0),
        .O(d0[26]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_5
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[0][29]_0 [15]),
        .I2(ram_reg_bram_1_0),
        .O(d0[25]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_6
       (.I0(Q[14]),
        .I1(\SRL_SIG_reg[0][29]_0 [14]),
        .I2(ram_reg_bram_1_0),
        .O(d0[24]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_7
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[0][29]_0 [13]),
        .I2(ram_reg_bram_1_0),
        .O(d0[23]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_8
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg[0][29]_0 [12]),
        .I2(ram_reg_bram_1_0),
        .O(d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_1_i_9
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[0][29]_0 [11]),
        .I2(ram_reg_bram_1_0),
        .O(d0[21]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x
   (imgRgb_empty_n,
    imgRgb_full_n,
    \addr_reg[0]_0 ,
    D,
    Q,
    ap_rst_n_inv,
    ap_clk,
    empty_n_reg_0,
    push,
    p_9_in,
    E,
    \SRL_SIG_reg[0][29] ,
    \SRL_SIG_reg[0][19] ,
    \SRL_SIG_reg[0][18] ,
    \SRL_SIG_reg[0][17] ,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][14] ,
    \SRL_SIG_reg[0][13] ,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][10] );
  output imgRgb_empty_n;
  output imgRgb_full_n;
  output \addr_reg[0]_0 ;
  output [29:0]D;
  output [29:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input empty_n_reg_0;
  input push;
  input p_9_in;
  input [0:0]E;
  input [19:0]\SRL_SIG_reg[0][29] ;
  input \SRL_SIG_reg[0][19] ;
  input \SRL_SIG_reg[0][18] ;
  input \SRL_SIG_reg[0][17] ;
  input \SRL_SIG_reg[0][16] ;
  input \SRL_SIG_reg[0][15] ;
  input \SRL_SIG_reg[0][14] ;
  input \SRL_SIG_reg[0][13] ;
  input \SRL_SIG_reg[0][12] ;
  input \SRL_SIG_reg[0][11] ;
  input \SRL_SIG_reg[0][10] ;

  wire [29:0]D;
  wire [0:0]E;
  wire [29:0]Q;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][11] ;
  wire \SRL_SIG_reg[0][12] ;
  wire \SRL_SIG_reg[0][13] ;
  wire \SRL_SIG_reg[0][14] ;
  wire \SRL_SIG_reg[0][15] ;
  wire \SRL_SIG_reg[0][16] ;
  wire \SRL_SIG_reg[0][17] ;
  wire \SRL_SIG_reg[0][18] ;
  wire \SRL_SIG_reg[0][19] ;
  wire [19:0]\SRL_SIG_reg[0][29] ;
  wire \addr[0]_i_1__0_n_5 ;
  wire \addr[0]_i_3__0_n_5 ;
  wire \addr_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__6_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__6_n_5;
  wire imgRgb_empty_n;
  wire imgRgb_full_n;
  wire [2:0]imgRgb_num_data_valid;
  wire \mOutPtr[0]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_1__6_n_5 ;
  wire \mOutPtr[2]_i_2__3_n_5 ;
  wire p_9_in;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg_1 U_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][13]_0 (\SRL_SIG_reg[0][13] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][17]_0 (\SRL_SIG_reg[0][17] ),
        .\SRL_SIG_reg[0][18]_0 (\SRL_SIG_reg[0][18] ),
        .\SRL_SIG_reg[0][19]_0 (\SRL_SIG_reg[0][19] ),
        .\SRL_SIG_reg[0][29]_0 (\SRL_SIG_reg[0][29] ),
        .ap_clk(ap_clk),
        .push(push));
  LUT5 #(
    .INIT(32'hDFD3202C)) 
    \addr[0]_i_1__0 
       (.I0(imgRgb_empty_n),
        .I1(empty_n_reg_0),
        .I2(push),
        .I3(\addr[0]_i_3__0_n_5 ),
        .I4(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \addr[0]_i_3__0 
       (.I0(imgRgb_num_data_valid[2]),
        .I1(imgRgb_num_data_valid[0]),
        .I2(imgRgb_num_data_valid[1]),
        .O(\addr[0]_i_3__0_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__0_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    empty_n_i_1__6
       (.I0(imgRgb_num_data_valid[2]),
        .I1(imgRgb_num_data_valid[0]),
        .I2(imgRgb_num_data_valid[1]),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(imgRgb_empty_n),
        .O(empty_n_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_5),
        .Q(imgRgb_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__6
       (.I0(imgRgb_num_data_valid[2]),
        .I1(imgRgb_num_data_valid[0]),
        .I2(imgRgb_num_data_valid[1]),
        .I3(push),
        .I4(empty_n_reg_0),
        .I5(imgRgb_full_n),
        .O(full_n_i_1__6_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_5),
        .Q(imgRgb_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(imgRgb_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(imgRgb_num_data_valid[0]),
        .I1(p_9_in),
        .I2(imgRgb_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2__3 
       (.I0(imgRgb_num_data_valid[2]),
        .I1(p_9_in),
        .I2(imgRgb_num_data_valid[1]),
        .I3(imgRgb_num_data_valid[0]),
        .O(\mOutPtr[2]_i_2__3_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_5 ),
        .Q(imgRgb_num_data_valid[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_5 ),
        .Q(imgRgb_num_data_valid[1]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__3_n_5 ),
        .Q(imgRgb_num_data_valid[2]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_fifo_w30_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_0
   (imgUnzip_empty_n,
    imgUnzip_full_n,
    \SRL_SIG_reg[1][29] ,
    Q,
    \addr_reg[0]_0 ,
    \SRL_SIG_reg[0][29] ,
    ap_rst_n_inv,
    ap_clk,
    push,
    load_p2,
    E,
    D);
  output imgUnzip_empty_n;
  output imgUnzip_full_n;
  output [29:0]\SRL_SIG_reg[1][29] ;
  output [29:0]Q;
  output \addr_reg[0]_0 ;
  output [29:0]\SRL_SIG_reg[0][29] ;
  input ap_rst_n_inv;
  input ap_clk;
  input push;
  input load_p2;
  input [0:0]E;
  input [29:0]D;

  wire [29:0]D;
  wire [0:0]E;
  wire [29:0]Q;
  wire [29:0]\SRL_SIG_reg[0][29] ;
  wire [29:0]\SRL_SIG_reg[1][29] ;
  wire \addr[0]_i_1__1_n_5 ;
  wire \addr[0]_i_2__4_n_5 ;
  wire \addr_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__9_n_5;
  wire full_n_i_1__9_n_5;
  wire imgUnzip_empty_n;
  wire imgUnzip_full_n;
  wire [2:0]imgUnzip_num_data_valid;
  wire load_p2;
  wire \mOutPtr[0]_i_1__7_n_5 ;
  wire \mOutPtr[1]_i_1__10_n_5 ;
  wire \mOutPtr[2]_i_2__6_n_5 ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg U_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][29]_0 (\SRL_SIG_reg[0][29] ),
        .\SRL_SIG_reg[1][29]_0 (\SRL_SIG_reg[1][29] ),
        .ap_clk(ap_clk),
        .\data_p2_reg[0] (\addr_reg[0]_0 ),
        .push(push));
  LUT5 #(
    .INIT(32'hD9FB2604)) 
    \addr[0]_i_1__1 
       (.I0(push),
        .I1(load_p2),
        .I2(\addr[0]_i_2__4_n_5 ),
        .I3(imgUnzip_empty_n),
        .I4(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \addr[0]_i_2__4 
       (.I0(imgUnzip_num_data_valid[2]),
        .I1(imgUnzip_num_data_valid[0]),
        .I2(imgUnzip_num_data_valid[1]),
        .O(\addr[0]_i_2__4_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__1_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF0000AAAA)) 
    empty_n_i_1__9
       (.I0(push),
        .I1(imgUnzip_num_data_valid[2]),
        .I2(imgUnzip_num_data_valid[0]),
        .I3(imgUnzip_num_data_valid[1]),
        .I4(load_p2),
        .I5(imgUnzip_empty_n),
        .O(empty_n_i_1__9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_5),
        .Q(imgUnzip_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__9
       (.I0(imgUnzip_num_data_valid[2]),
        .I1(imgUnzip_num_data_valid[0]),
        .I2(imgUnzip_num_data_valid[1]),
        .I3(push),
        .I4(load_p2),
        .I5(imgUnzip_full_n),
        .O(full_n_i_1__9_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_5),
        .Q(imgUnzip_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(imgUnzip_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__10 
       (.I0(imgUnzip_num_data_valid[0]),
        .I1(push),
        .I2(load_p2),
        .I3(imgUnzip_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__6 
       (.I0(imgUnzip_num_data_valid[2]),
        .I1(push),
        .I2(load_p2),
        .I3(imgUnzip_num_data_valid[1]),
        .I4(imgUnzip_num_data_valid[0]),
        .O(\mOutPtr[2]_i_2__6_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_5 ),
        .Q(imgUnzip_num_data_valid[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_5 ),
        .Q(imgUnzip_num_data_valid[1]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__6_n_5 ),
        .Q(imgUnzip_num_data_valid[2]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg
   (\SRL_SIG_reg[1][29]_0 ,
    Q,
    \SRL_SIG_reg[0][29]_0 ,
    \data_p2_reg[0] ,
    push,
    D,
    ap_clk);
  output [29:0]\SRL_SIG_reg[1][29]_0 ;
  output [29:0]Q;
  output [29:0]\SRL_SIG_reg[0][29]_0 ;
  input \data_p2_reg[0] ;
  input push;
  input [29:0]D;
  input ap_clk;

  wire [29:0]D;
  wire [29:0]Q;
  wire [29:0]\SRL_SIG_reg[0][29]_0 ;
  wire [29:0]\SRL_SIG_reg[1][29]_0 ;
  wire ap_clk;
  wire \data_p2_reg[0] ;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][29]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0][29]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0][29]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0][29]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0][29]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0][29]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0][29]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0][29]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0][29]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0][29]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0][29]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][29]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0][29]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0][29]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0][29]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0][29]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0][29]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0][29]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0][29]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0][29]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0][29]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0][29]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][29]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][29]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][29]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][29]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][29]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][29]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0][29]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0][29]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1 
       (.I0(Q[0]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [0]),
        .O(\SRL_SIG_reg[1][29]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1 
       (.I0(Q[10]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [10]),
        .O(\SRL_SIG_reg[1][29]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1 
       (.I0(Q[11]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [11]),
        .O(\SRL_SIG_reg[1][29]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1 
       (.I0(Q[12]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [12]),
        .O(\SRL_SIG_reg[1][29]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1 
       (.I0(Q[13]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [13]),
        .O(\SRL_SIG_reg[1][29]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1 
       (.I0(Q[14]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [14]),
        .O(\SRL_SIG_reg[1][29]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1 
       (.I0(Q[15]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [15]),
        .O(\SRL_SIG_reg[1][29]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1 
       (.I0(Q[16]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [16]),
        .O(\SRL_SIG_reg[1][29]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1 
       (.I0(Q[17]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [17]),
        .O(\SRL_SIG_reg[1][29]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1 
       (.I0(Q[18]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [18]),
        .O(\SRL_SIG_reg[1][29]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1 
       (.I0(Q[19]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [19]),
        .O(\SRL_SIG_reg[1][29]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1 
       (.I0(Q[1]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [1]),
        .O(\SRL_SIG_reg[1][29]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1 
       (.I0(Q[20]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [20]),
        .O(\SRL_SIG_reg[1][29]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1 
       (.I0(Q[21]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [21]),
        .O(\SRL_SIG_reg[1][29]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1 
       (.I0(Q[22]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [22]),
        .O(\SRL_SIG_reg[1][29]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_1 
       (.I0(Q[23]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [23]),
        .O(\SRL_SIG_reg[1][29]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[24]_i_1 
       (.I0(Q[24]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [24]),
        .O(\SRL_SIG_reg[1][29]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[25]_i_1 
       (.I0(Q[25]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [25]),
        .O(\SRL_SIG_reg[1][29]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[26]_i_1 
       (.I0(Q[26]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [26]),
        .O(\SRL_SIG_reg[1][29]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[27]_i_1 
       (.I0(Q[27]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [27]),
        .O(\SRL_SIG_reg[1][29]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[28]_i_1 
       (.I0(Q[28]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [28]),
        .O(\SRL_SIG_reg[1][29]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[29]_i_2 
       (.I0(Q[29]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [29]),
        .O(\SRL_SIG_reg[1][29]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1 
       (.I0(Q[2]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [2]),
        .O(\SRL_SIG_reg[1][29]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1 
       (.I0(Q[3]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [3]),
        .O(\SRL_SIG_reg[1][29]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1 
       (.I0(Q[4]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [4]),
        .O(\SRL_SIG_reg[1][29]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_1 
       (.I0(Q[5]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [5]),
        .O(\SRL_SIG_reg[1][29]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[6]_i_1 
       (.I0(Q[6]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [6]),
        .O(\SRL_SIG_reg[1][29]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[7]_i_1 
       (.I0(Q[7]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [7]),
        .O(\SRL_SIG_reg[1][29]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1 
       (.I0(Q[8]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [8]),
        .O(\SRL_SIG_reg[1][29]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1__0 
       (.I0(Q[9]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][29]_0 [9]),
        .O(\SRL_SIG_reg[1][29]_0 [9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg_1
   (D,
    Q,
    push,
    \SRL_SIG_reg[0][29]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][19]_0 ,
    \SRL_SIG_reg[0][18]_0 ,
    \SRL_SIG_reg[0][17]_0 ,
    \SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][14]_0 ,
    \SRL_SIG_reg[0][13]_0 ,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][10]_0 );
  output [29:0]D;
  output [29:0]Q;
  input push;
  input [19:0]\SRL_SIG_reg[0][29]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][19]_0 ;
  input \SRL_SIG_reg[0][18]_0 ;
  input \SRL_SIG_reg[0][17]_0 ;
  input \SRL_SIG_reg[0][16]_0 ;
  input \SRL_SIG_reg[0][15]_0 ;
  input \SRL_SIG_reg[0][14]_0 ;
  input \SRL_SIG_reg[0][13]_0 ;
  input \SRL_SIG_reg[0][12]_0 ;
  input \SRL_SIG_reg[0][11]_0 ;
  input \SRL_SIG_reg[0][10]_0 ;

  wire [29:0]D;
  wire [29:0]Q;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][11]_0 ;
  wire \SRL_SIG_reg[0][12]_0 ;
  wire \SRL_SIG_reg[0][13]_0 ;
  wire \SRL_SIG_reg[0][14]_0 ;
  wire \SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][16]_0 ;
  wire \SRL_SIG_reg[0][17]_0 ;
  wire \SRL_SIG_reg[0][18]_0 ;
  wire \SRL_SIG_reg[0][19]_0 ;
  wire [19:0]\SRL_SIG_reg[0][29]_0 ;
  wire ap_clk;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][10]_0 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][12]_0 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][13]_0 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][14]_0 ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][16]_0 ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][17]_0 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][18]_0 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][19]_0 ),
        .Q(D[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [10]),
        .Q(D[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [11]),
        .Q(D[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [12]),
        .Q(D[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [13]),
        .Q(D[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [14]),
        .Q(D[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [15]),
        .Q(D[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [16]),
        .Q(D[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [17]),
        .Q(D[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [18]),
        .Q(D[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [19]),
        .Q(D[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][29]_0 [9]),
        .Q(D[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
   (D,
    \icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ,
    E,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter2_reg,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg,
    \icmp_ln1159_reg_726_reg[0] ,
    \icmp_ln1101_reg_718_reg[0] ,
    ap_loop_init_int_reg_1,
    \p_0_0_0477655_lcssa668693_load_reg_304_reg[9] ,
    \p_0_0_0478653_lcssa666691_load_reg_299_reg[9] ,
    \p_0_0_0479657_lcssa664689_load_reg_294_reg[9] ,
    \conv2_i_i_lcssa687_load_reg_289_reg[6] ,
    S,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0,
    DI,
    \x_fu_110_reg[15] ,
    \x_fu_110_reg[16] ,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    SR,
    ap_loop_exit_ready_pp0_iter2_reg,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
    \conv2_i_i_lcssa687_fu_76_reg[0] ,
    ap_rst_n,
    CO,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    icmp_ln1107_reg_722,
    icmp_ln1101_reg_718,
    \icmp_ln1159_reg_726_reg[0]_0 ,
    Q,
    icmp_ln1159_reg_726_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    imgUnzip_full_n,
    imgRgb_empty_n,
    trunc_ln1_fu_407_p4,
    \p_0_0_0480_1667_fu_126_reg[9] ,
    \p_0_0_0482_1663_fu_118_reg[9] ,
    \p_0_0_0480_1667_fu_126_reg[0] ,
    \p_0_0_0482_1663_fu_118_reg[9]_0 ,
    \p_0_0_0481_1665_fu_122_reg[9] ,
    \p_0_0_0482_1663_fu_118_reg[9]_1 ,
    \p_0_0_0483_1662_fu_114_reg[6] ,
    \icmp_ln1101_reg_718_reg[0]_0 ,
    icmp_ln1107_fu_229_p2_carry);
  output [1:0]D;
  output \icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ;
  output [0:0]E;
  output [0:0]ap_loop_init_int_reg_0;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]ap_enable_reg_pp0_iter2_reg;
  output [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg;
  output \icmp_ln1159_reg_726_reg[0] ;
  output \icmp_ln1101_reg_718_reg[0] ;
  output [6:0]ap_loop_init_int_reg_1;
  output [9:0]\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] ;
  output [9:0]\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] ;
  output [9:0]\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] ;
  output [6:0]\conv2_i_i_lcssa687_load_reg_289_reg[6] ;
  output [5:0]S;
  output [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0;
  output [7:0]DI;
  output [7:0]\x_fu_110_reg[15] ;
  output [16:0]\x_fu_110_reg[16] ;
  output grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready;
  output \ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]SR;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  input [1:0]\conv2_i_i_lcssa687_fu_76_reg[0] ;
  input ap_rst_n;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln1107_reg_722;
  input icmp_ln1101_reg_718;
  input \icmp_ln1159_reg_726_reg[0]_0 ;
  input [16:0]Q;
  input icmp_ln1159_reg_726_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input imgUnzip_full_n;
  input imgRgb_empty_n;
  input [6:0]trunc_ln1_fu_407_p4;
  input [9:0]\p_0_0_0480_1667_fu_126_reg[9] ;
  input [29:0]\p_0_0_0482_1663_fu_118_reg[9] ;
  input \p_0_0_0480_1667_fu_126_reg[0] ;
  input [29:0]\p_0_0_0482_1663_fu_118_reg[9]_0 ;
  input [9:0]\p_0_0_0481_1665_fu_122_reg[9] ;
  input [9:0]\p_0_0_0482_1663_fu_118_reg[9]_1 ;
  input [6:0]\p_0_0_0483_1662_fu_114_reg[6] ;
  input [16:0]\icmp_ln1101_reg_718_reg[0]_0 ;
  input [15:0]icmp_ln1107_fu_229_p2_carry;

  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [16:0]Q;
  wire [5:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire [0:0]ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire [6:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [16:0]ap_sig_allocacmp_x_1;
  wire [1:0]\conv2_i_i_lcssa687_fu_76_reg[0] ;
  wire [6:0]\conv2_i_i_lcssa687_load_reg_289_reg[6] ;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  wire [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg;
  wire [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0;
  wire icmp_ln1101_reg_718;
  wire \icmp_ln1101_reg_718_reg[0] ;
  wire [16:0]\icmp_ln1101_reg_718_reg[0]_0 ;
  wire [15:0]icmp_ln1107_fu_229_p2_carry;
  wire icmp_ln1107_reg_722;
  wire \icmp_ln1159_reg_726[0]_i_2_n_5 ;
  wire \icmp_ln1159_reg_726[0]_i_3_n_5 ;
  wire \icmp_ln1159_reg_726[0]_i_4_n_5 ;
  wire \icmp_ln1159_reg_726[0]_i_5_n_5 ;
  wire \icmp_ln1159_reg_726[0]_i_6_n_5 ;
  wire icmp_ln1159_reg_726_pp0_iter2_reg;
  wire \icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ;
  wire \icmp_ln1159_reg_726_reg[0] ;
  wire \icmp_ln1159_reg_726_reg[0]_0 ;
  wire imgRgb_empty_n;
  wire imgUnzip_full_n;
  wire [9:0]\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] ;
  wire [9:0]\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] ;
  wire [9:0]\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] ;
  wire \p_0_0_0480_1667_fu_126_reg[0] ;
  wire [9:0]\p_0_0_0480_1667_fu_126_reg[9] ;
  wire [9:0]\p_0_0_0481_1665_fu_122_reg[9] ;
  wire [29:0]\p_0_0_0482_1663_fu_118_reg[9] ;
  wire [29:0]\p_0_0_0482_1663_fu_118_reg[9]_0 ;
  wire [9:0]\p_0_0_0482_1663_fu_118_reg[9]_1 ;
  wire [6:0]\p_0_0_0483_1662_fu_114_reg[6] ;
  wire [6:0]trunc_ln1_fu_407_p4;
  wire \x_fu_110[16]_i_10_n_5 ;
  wire \x_fu_110[16]_i_11_n_5 ;
  wire \x_fu_110[16]_i_12_n_5 ;
  wire \x_fu_110[16]_i_7_n_5 ;
  wire \x_fu_110[16]_i_8_n_5 ;
  wire \x_fu_110[16]_i_9_n_5 ;
  wire \x_fu_110[8]_i_10_n_5 ;
  wire \x_fu_110[8]_i_3_n_5 ;
  wire \x_fu_110[8]_i_4_n_5 ;
  wire \x_fu_110[8]_i_5_n_5 ;
  wire \x_fu_110[8]_i_6_n_5 ;
  wire \x_fu_110[8]_i_7_n_5 ;
  wire \x_fu_110[8]_i_8_n_5 ;
  wire \x_fu_110[8]_i_9_n_5 ;
  wire [7:0]\x_fu_110_reg[15] ;
  wire [16:0]\x_fu_110_reg[16] ;
  wire \x_fu_110_reg[16]_i_3_n_10 ;
  wire \x_fu_110_reg[16]_i_3_n_11 ;
  wire \x_fu_110_reg[16]_i_3_n_12 ;
  wire \x_fu_110_reg[16]_i_3_n_6 ;
  wire \x_fu_110_reg[16]_i_3_n_7 ;
  wire \x_fu_110_reg[16]_i_3_n_8 ;
  wire \x_fu_110_reg[16]_i_3_n_9 ;
  wire \x_fu_110_reg[8]_i_1_n_10 ;
  wire \x_fu_110_reg[8]_i_1_n_11 ;
  wire \x_fu_110_reg[8]_i_1_n_12 ;
  wire \x_fu_110_reg[8]_i_1_n_5 ;
  wire \x_fu_110_reg[8]_i_1_n_6 ;
  wire \x_fu_110_reg[8]_i_1_n_7 ;
  wire \x_fu_110_reg[8]_i_1_n_8 ;
  wire \x_fu_110_reg[8]_i_1_n_9 ;
  wire [7:7]\NLW_x_fu_110_reg[16]_i_3_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0040)) 
    \SRL_SIG[0][29]_i_3__0 
       (.I0(icmp_ln1101_reg_718),
        .I1(icmp_ln1107_reg_722),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(imgRgb_empty_n),
        .O(\icmp_ln1101_reg_718_reg[0] ));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(SR),
        .I1(\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEAEEAAAAEAEEEAEE)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(\conv2_i_i_lcssa687_fu_76_reg[0] [0]),
        .I1(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I2(\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(ap_done_cache),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__3
       (.I0(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I1(\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(CO),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_i_1__5_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[0]_i_1 
       (.I0(trunc_ln1_fu_407_p4[0]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[1]_i_1 
       (.I0(trunc_ln1_fu_407_p4[1]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[2]_i_1 
       (.I0(trunc_ln1_fu_407_p4[2]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[3]_i_1 
       (.I0(trunc_ln1_fu_407_p4[3]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[4]_i_1 
       (.I0(trunc_ln1_fu_407_p4[4]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[5]_i_1 
       (.I0(trunc_ln1_fu_407_p4[5]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h0000A888)) 
    \conv2_i_i_lcssa687_fu_76[6]_i_1 
       (.I0(\conv2_i_i_lcssa687_fu_76_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_loop_init_int),
        .I3(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I4(\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa687_fu_76[6]_i_2 
       (.I0(trunc_ln1_fu_407_p4[6]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_loop_init_int_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'hEAEE)) 
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_i_1
       (.I0(\conv2_i_i_lcssa687_fu_76_reg[0] [0]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ),
        .I3(CO),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1101_fu_217_p2_carry_i_1
       (.I0(Q[15]),
        .I1(\icmp_ln1101_reg_718_reg[0]_0 [15]),
        .I2(Q[16]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\icmp_ln1101_reg_718_reg[0]_0 [16]),
        .O(S[5]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_10
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_11
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_12
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_13
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_14
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_15
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_16
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_17
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_18
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_19
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_2
       (.I0(\icmp_ln1101_reg_718_reg[0]_0 [12]),
        .I1(ap_sig_allocacmp_x_1[12]),
        .I2(\icmp_ln1101_reg_718_reg[0]_0 [14]),
        .I3(ap_sig_allocacmp_x_1[14]),
        .I4(ap_sig_allocacmp_x_1[13]),
        .I5(\icmp_ln1101_reg_718_reg[0]_0 [13]),
        .O(S[4]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_20
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_3
       (.I0(\icmp_ln1101_reg_718_reg[0]_0 [9]),
        .I1(ap_sig_allocacmp_x_1[9]),
        .I2(\icmp_ln1101_reg_718_reg[0]_0 [11]),
        .I3(ap_sig_allocacmp_x_1[11]),
        .I4(ap_sig_allocacmp_x_1[10]),
        .I5(\icmp_ln1101_reg_718_reg[0]_0 [10]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_4
       (.I0(\icmp_ln1101_reg_718_reg[0]_0 [6]),
        .I1(ap_sig_allocacmp_x_1[6]),
        .I2(\icmp_ln1101_reg_718_reg[0]_0 [8]),
        .I3(ap_sig_allocacmp_x_1[8]),
        .I4(ap_sig_allocacmp_x_1[7]),
        .I5(\icmp_ln1101_reg_718_reg[0]_0 [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_5
       (.I0(\icmp_ln1101_reg_718_reg[0]_0 [3]),
        .I1(ap_sig_allocacmp_x_1[3]),
        .I2(\icmp_ln1101_reg_718_reg[0]_0 [5]),
        .I3(ap_sig_allocacmp_x_1[5]),
        .I4(ap_sig_allocacmp_x_1[4]),
        .I5(\icmp_ln1101_reg_718_reg[0]_0 [4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_6
       (.I0(ap_sig_allocacmp_x_1[0]),
        .I1(\icmp_ln1101_reg_718_reg[0]_0 [0]),
        .I2(\icmp_ln1101_reg_718_reg[0]_0 [1]),
        .I3(ap_sig_allocacmp_x_1[1]),
        .I4(\icmp_ln1101_reg_718_reg[0]_0 [2]),
        .I5(ap_sig_allocacmp_x_1[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_7
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_8
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_9
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[13]));
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln1107_fu_229_p2_carry__0_i_1
       (.I0(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[16]),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h8F888F00FF8F8F00)) 
    icmp_ln1107_fu_229_p2_carry_i_1
       (.I0(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[15]),
        .I3(icmp_ln1107_fu_229_p2_carry[15]),
        .I4(icmp_ln1107_fu_229_p2_carry[14]),
        .I5(Q[14]),
        .O(DI[7]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_10
       (.I0(Q[13]),
        .I1(icmp_ln1107_fu_229_p2_carry[13]),
        .I2(Q[12]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[12]),
        .O(\x_fu_110_reg[15] [6]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_11
       (.I0(Q[11]),
        .I1(icmp_ln1107_fu_229_p2_carry[11]),
        .I2(Q[10]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[10]),
        .O(\x_fu_110_reg[15] [5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_12
       (.I0(Q[9]),
        .I1(icmp_ln1107_fu_229_p2_carry[9]),
        .I2(Q[8]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[8]),
        .O(\x_fu_110_reg[15] [4]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_13
       (.I0(Q[7]),
        .I1(icmp_ln1107_fu_229_p2_carry[7]),
        .I2(Q[6]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[6]),
        .O(\x_fu_110_reg[15] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_14
       (.I0(Q[5]),
        .I1(icmp_ln1107_fu_229_p2_carry[5]),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[4]),
        .O(\x_fu_110_reg[15] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_15
       (.I0(Q[3]),
        .I1(icmp_ln1107_fu_229_p2_carry[3]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[2]),
        .O(\x_fu_110_reg[15] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_16
       (.I0(Q[1]),
        .I1(icmp_ln1107_fu_229_p2_carry[1]),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[0]),
        .O(\x_fu_110_reg[15] [0]));
  LUT6 #(
    .INIT(64'h8F888F00FF8F8F00)) 
    icmp_ln1107_fu_229_p2_carry_i_2
       (.I0(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[13]),
        .I3(icmp_ln1107_fu_229_p2_carry[13]),
        .I4(icmp_ln1107_fu_229_p2_carry[12]),
        .I5(Q[12]),
        .O(DI[6]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1107_fu_229_p2_carry_i_3
       (.I0(icmp_ln1107_fu_229_p2_carry[11]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[11]),
        .I4(icmp_ln1107_fu_229_p2_carry[10]),
        .I5(Q[10]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1107_fu_229_p2_carry_i_4
       (.I0(icmp_ln1107_fu_229_p2_carry[9]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[9]),
        .I4(icmp_ln1107_fu_229_p2_carry[8]),
        .I5(Q[8]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1107_fu_229_p2_carry_i_5
       (.I0(icmp_ln1107_fu_229_p2_carry[7]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .I4(icmp_ln1107_fu_229_p2_carry[6]),
        .I5(Q[6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1107_fu_229_p2_carry_i_6
       (.I0(icmp_ln1107_fu_229_p2_carry[5]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[5]),
        .I4(icmp_ln1107_fu_229_p2_carry[4]),
        .I5(Q[4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1107_fu_229_p2_carry_i_7
       (.I0(icmp_ln1107_fu_229_p2_carry[3]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[3]),
        .I4(icmp_ln1107_fu_229_p2_carry[2]),
        .I5(Q[2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln1107_fu_229_p2_carry_i_8
       (.I0(icmp_ln1107_fu_229_p2_carry[1]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .I4(icmp_ln1107_fu_229_p2_carry[0]),
        .I5(Q[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln1107_fu_229_p2_carry_i_9
       (.I0(Q[15]),
        .I1(icmp_ln1107_fu_229_p2_carry[15]),
        .I2(Q[14]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(icmp_ln1107_fu_229_p2_carry[14]),
        .O(\x_fu_110_reg[15] [7]));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \icmp_ln1159_reg_726[0]_i_1 
       (.I0(\icmp_ln1159_reg_726_reg[0]_0 ),
        .I1(\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ),
        .I2(\icmp_ln1159_reg_726[0]_i_2_n_5 ),
        .I3(ap_sig_allocacmp_x_1[12]),
        .I4(ap_sig_allocacmp_x_1[11]),
        .I5(\icmp_ln1159_reg_726[0]_i_3_n_5 ),
        .O(\icmp_ln1159_reg_726_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFFAAFE)) 
    \icmp_ln1159_reg_726[0]_i_2 
       (.I0(\icmp_ln1159_reg_726[0]_i_4_n_5 ),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(\icmp_ln1159_reg_726[0]_i_5_n_5 ),
        .I4(Q[2]),
        .I5(\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ),
        .O(\icmp_ln1159_reg_726[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1159_reg_726[0]_i_3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[8]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(Q[4]),
        .O(\icmp_ln1159_reg_726[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln1159_reg_726[0]_i_4 
       (.I0(Q[6]),
        .I1(\icmp_ln1159_reg_726[0]_i_5_n_5 ),
        .I2(Q[10]),
        .I3(Q[5]),
        .I4(Q[14]),
        .I5(\icmp_ln1159_reg_726[0]_i_6_n_5 ),
        .O(\icmp_ln1159_reg_726[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln1159_reg_726[0]_i_5 
       (.I0(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\icmp_ln1159_reg_726[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1159_reg_726[0]_i_6 
       (.I0(Q[15]),
        .I1(Q[7]),
        .I2(Q[16]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(Q[9]),
        .O(\icmp_ln1159_reg_726[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[0]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [0]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [10]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [10]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[1]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [1]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [11]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [11]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[2]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [2]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [12]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [12]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[3]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [3]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [13]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [13]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[4]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [4]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [14]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [14]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[5]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [5]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [15]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [15]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[6]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [6]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [16]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [16]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[7]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [7]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [17]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [17]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[8]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [8]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [18]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [18]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0480_1667_fu_126[9]_i_1 
       (.I0(\p_0_0_0480_1667_fu_126_reg[9] [9]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [19]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [19]),
        .O(\p_0_0_0477655_lcssa668693_load_reg_304_reg[9] [9]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[0]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [0]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [0]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [0]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[1]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [1]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [1]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [1]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[2]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [2]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [2]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [2]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[3]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [3]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [3]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [3]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[4]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [4]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [4]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [4]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[5]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [5]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [5]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [5]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[6]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [6]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [6]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [6]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[7]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [7]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [7]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [7]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[8]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [8]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [8]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [8]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0481_1665_fu_122[9]_i_1 
       (.I0(\p_0_0_0481_1665_fu_122_reg[9] [9]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [9]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [9]),
        .O(\p_0_0_0478653_lcssa666691_load_reg_299_reg[9] [9]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[0]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [0]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [20]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [20]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [0]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[1]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [1]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [21]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [21]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[2]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [2]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [22]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [22]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[3]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [3]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [23]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [23]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[4]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [4]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [24]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [24]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[5]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [5]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [25]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [25]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[6]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [6]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [26]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [26]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[7]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [7]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [27]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [27]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[8]_i_1 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [8]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [28]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [28]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [8]));
  LUT6 #(
    .INIT(64'h0088008800F80088)) 
    \p_0_0_0482_1663_fu_118[9]_i_1 
       (.I0(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ),
        .I4(icmp_ln1107_reg_722),
        .I5(icmp_ln1101_reg_718),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \p_0_0_0482_1663_fu_118[9]_i_2 
       (.I0(\p_0_0_0482_1663_fu_118_reg[9]_1 [9]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_0_0482_1663_fu_118_reg[9] [29]),
        .I4(\p_0_0_0480_1667_fu_126_reg[0] ),
        .I5(\p_0_0_0482_1663_fu_118_reg[9]_0 [29]),
        .O(\p_0_0_0479657_lcssa664689_load_reg_294_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[0]_i_1 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [0]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[0]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[1]_i_1 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [1]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[1]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[2]_i_1 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [2]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[2]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[3]_i_1 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [3]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[3]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[4]_i_1 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [4]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[4]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[5]_i_1 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [5]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[5]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [5]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \p_0_0_0483_1662_fu_114[6]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I3(\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1662_fu_114[6]_i_2 
       (.I0(\p_0_0_0483_1662_fu_114_reg[6] [6]),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(trunc_ln1_fu_407_p4[6]),
        .O(\conv2_i_i_lcssa687_load_reg_289_reg[6] [6]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_110[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\x_fu_110_reg[16] [0]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \x_fu_110[16]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ),
        .I3(CO),
        .O(ap_loop_init_int_reg_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_10 
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[16]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_11 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[16]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_12 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[16]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \x_fu_110[16]_i_2 
       (.I0(\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ),
        .I1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I2(CO),
        .O(E));
  LUT4 #(
    .INIT(16'hAABA)) 
    \x_fu_110[16]_i_4 
       (.I0(\icmp_ln1101_reg_718_reg[0] ),
        .I1(icmp_ln1159_reg_726_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(imgUnzip_full_n),
        .O(\icmp_ln1159_reg_726_pp0_iter2_reg_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_5 
       (.I0(Q[16]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_6 
       (.I0(Q[15]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_7 
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[16]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_8 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[16]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_9 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[16]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_10 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_2 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(ap_sig_allocacmp_x_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_3 
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_4 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_5 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_6 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_7 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_8 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_9 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .O(\x_fu_110[8]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_110_reg[16]_i_3 
       (.CI(\x_fu_110_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_fu_110_reg[16]_i_3_CO_UNCONNECTED [7],\x_fu_110_reg[16]_i_3_n_6 ,\x_fu_110_reg[16]_i_3_n_7 ,\x_fu_110_reg[16]_i_3_n_8 ,\x_fu_110_reg[16]_i_3_n_9 ,\x_fu_110_reg[16]_i_3_n_10 ,\x_fu_110_reg[16]_i_3_n_11 ,\x_fu_110_reg[16]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_110_reg[16] [16:9]),
        .S({ap_sig_allocacmp_x_1[16:15],\x_fu_110[16]_i_7_n_5 ,\x_fu_110[16]_i_8_n_5 ,\x_fu_110[16]_i_9_n_5 ,\x_fu_110[16]_i_10_n_5 ,\x_fu_110[16]_i_11_n_5 ,\x_fu_110[16]_i_12_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_110_reg[8]_i_1 
       (.CI(ap_sig_allocacmp_x_1[0]),
        .CI_TOP(1'b0),
        .CO({\x_fu_110_reg[8]_i_1_n_5 ,\x_fu_110_reg[8]_i_1_n_6 ,\x_fu_110_reg[8]_i_1_n_7 ,\x_fu_110_reg[8]_i_1_n_8 ,\x_fu_110_reg[8]_i_1_n_9 ,\x_fu_110_reg[8]_i_1_n_10 ,\x_fu_110_reg[8]_i_1_n_11 ,\x_fu_110_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_110_reg[16] [8:1]),
        .S({\x_fu_110[8]_i_3_n_5 ,\x_fu_110[8]_i_4_n_5 ,\x_fu_110[8]_i_5_n_5 ,\x_fu_110[8]_i_6_n_5 ,\x_fu_110[8]_i_7_n_5 ,\x_fu_110[8]_i_8_n_5 ,\x_fu_110[8]_i_9_n_5 ,\x_fu_110[8]_i_10_n_5 }));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10
   (\cmp161_i_reg_1961_reg[0] ,
    E,
    ap_loop_init,
    \icmp_ln881_reg_1941_reg[0] ,
    SR,
    icmp_ln881_fu_578_p2,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg,
    D,
    \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] ,
    \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] ,
    \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] ,
    \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] ,
    \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] ,
    \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] ,
    S,
    DI,
    and_ln1052_fu_640_p2,
    address1,
    icmp_ln1014_fu_628_p2,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0,
    ap_done_cache_reg_0,
    ap_clk,
    \cmp161_i_reg_1961_reg[0]_0 ,
    ap_block_pp0_stage0_11001__0,
    ap_enable_reg_pp0_iter1,
    icmp_ln891_reg_1945,
    \right_fu_172_reg[0] ,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter3_reg,
    \ap_CS_fsm_reg[1] ,
    Q,
    \right_fu_172_reg[9] ,
    q1,
    \p_0_0_0116317821793_i_fu_160_reg[9] ,
    \p_0_0_0116117861797_i_fu_168_reg[9] ,
    \right_1_fu_176_reg[9] ,
    \right_2_fu_180_reg[9] ,
    \p_0_0_0116217841795_i_fu_164_reg[9] ,
    \p_0_0_0116117861797_i_fu_168_reg[9]_0 ,
    \icmp_ln891_reg_1945_reg[0] ,
    ram_reg_bram_1,
    cmp203_i_reg_470,
    \icmp_ln881_reg_1941_reg[0]_0 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 ,
    \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ,
    x_phase_reg_387);
  output \cmp161_i_reg_1961_reg[0] ;
  output [0:0]E;
  output ap_loop_init;
  output [0:0]\icmp_ln881_reg_1941_reg[0] ;
  output [0:0]SR;
  output icmp_ln881_fu_578_p2;
  output [0:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg;
  output [1:0]D;
  output [9:0]\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] ;
  output [9:0]\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] ;
  output [9:0]\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] ;
  output [9:0]\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] ;
  output [9:0]\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] ;
  output [9:0]\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] ;
  output [5:0]S;
  output [5:0]DI;
  output and_ln1052_fu_640_p2;
  output [10:0]address1;
  output icmp_ln1014_fu_628_p2;
  output grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready;
  output grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0;
  input ap_done_cache_reg_0;
  input ap_clk;
  input \cmp161_i_reg_1961_reg[0]_0 ;
  input ap_block_pp0_stage0_11001__0;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln891_reg_1945;
  input \right_fu_172_reg[0] ;
  input grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input [1:0]Q;
  input [9:0]\right_fu_172_reg[9] ;
  input [29:0]q1;
  input [9:0]\p_0_0_0116317821793_i_fu_160_reg[9] ;
  input [29:0]\p_0_0_0116117861797_i_fu_168_reg[9] ;
  input [9:0]\right_1_fu_176_reg[9] ;
  input [9:0]\right_2_fu_180_reg[9] ;
  input [9:0]\p_0_0_0116217841795_i_fu_164_reg[9] ;
  input [9:0]\p_0_0_0116117861797_i_fu_168_reg[9]_0 ;
  input [10:0]\icmp_ln891_reg_1945_reg[0] ;
  input [10:0]ram_reg_bram_1;
  input cmp203_i_reg_470;
  input [10:0]\icmp_ln881_reg_1941_reg[0]_0 ;
  input \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 ;
  input [0:0]\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ;
  input x_phase_reg_387;

  wire [1:0]D;
  wire [5:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [5:0]S;
  wire [0:0]SR;
  wire [10:0]address1;
  wire and_ln1052_fu_640_p2;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_5;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_rst_n;
  wire [8:8]ap_sig_allocacmp_z;
  wire \cmp161_i_reg_1961[0]_i_2_n_5 ;
  wire \cmp161_i_reg_1961[0]_i_3_n_5 ;
  wire \cmp161_i_reg_1961[0]_i_4_n_5 ;
  wire \cmp161_i_reg_1961[0]_i_5_n_5 ;
  wire \cmp161_i_reg_1961_reg[0] ;
  wire \cmp161_i_reg_1961_reg[0]_0 ;
  wire cmp203_i_reg_470;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  wire [0:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0;
  wire icmp_ln1014_fu_628_p2;
  wire \icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 ;
  wire [0:0]\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ;
  wire icmp_ln881_fu_578_p2;
  wire \icmp_ln881_reg_1941[0]_i_3_n_5 ;
  wire \icmp_ln881_reg_1941[0]_i_4_n_5 ;
  wire \icmp_ln881_reg_1941[0]_i_6_n_5 ;
  wire \icmp_ln881_reg_1941[0]_i_7_n_5 ;
  wire \icmp_ln881_reg_1941[0]_i_8_n_5 ;
  wire [0:0]\icmp_ln881_reg_1941_reg[0] ;
  wire [10:0]\icmp_ln881_reg_1941_reg[0]_0 ;
  wire icmp_ln891_reg_1945;
  wire [10:0]\icmp_ln891_reg_1945_reg[0] ;
  wire [29:0]\p_0_0_0116117861797_i_fu_168_reg[9] ;
  wire [9:0]\p_0_0_0116117861797_i_fu_168_reg[9]_0 ;
  wire [9:0]\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] ;
  wire [9:0]\p_0_0_0116217841795_i_fu_164_reg[9] ;
  wire [9:0]\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] ;
  wire [9:0]\p_0_0_0116317821793_i_fu_160_reg[9] ;
  wire [9:0]\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] ;
  wire [9:0]\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] ;
  wire [9:0]\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] ;
  wire [9:0]\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] ;
  wire [29:0]q1;
  wire ram_reg_bram_0_i_16__0_n_5;
  wire ram_reg_bram_0_i_18__0_n_5;
  wire ram_reg_bram_0_i_19__1_n_5;
  wire ram_reg_bram_0_i_20__2_n_5;
  wire [10:0]ram_reg_bram_1;
  wire [9:0]\right_1_fu_176_reg[9] ;
  wire [9:0]\right_2_fu_180_reg[9] ;
  wire \right_fu_172_reg[0] ;
  wire [9:0]\right_fu_172_reg[9] ;
  wire x_phase_reg_387;

  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln1052_reg_1984_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(\cmp161_i_reg_1961[0]_i_2_n_5 ),
        .I1(cmp203_i_reg_470),
        .O(and_ln1052_fu_640_p2));
  LUT6 #(
    .INIT(64'hAAEAAAEAEEEEAAEA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Q[1]),
        .I2(ap_done_cache),
        .I3(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter3_reg),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1
       (.I0(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_5),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I1(icmp_ln881_fu_578_p2),
        .O(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready));
  LUT5 #(
    .INIT(32'hDDDDFF5D)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \cmp161_i_reg_1961[0]_i_1 
       (.I0(\cmp161_i_reg_1961[0]_i_2_n_5 ),
        .I1(\cmp161_i_reg_1961_reg[0]_0 ),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(\cmp161_i_reg_1961_reg[0] ));
  LUT6 #(
    .INIT(64'hAFAFAFAFAFAFAFAE)) 
    \cmp161_i_reg_1961[0]_i_2 
       (.I0(\cmp161_i_reg_1961[0]_i_3_n_5 ),
        .I1(ram_reg_bram_1[5]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_1[4]),
        .I4(ram_reg_bram_1[8]),
        .I5(ram_reg_bram_1[9]),
        .O(\cmp161_i_reg_1961[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFFFE)) 
    \cmp161_i_reg_1961[0]_i_3 
       (.I0(\cmp161_i_reg_1961[0]_i_4_n_5 ),
        .I1(ram_reg_bram_1[2]),
        .I2(ram_reg_bram_1[3]),
        .I3(ram_reg_bram_1[10]),
        .I4(ap_loop_init),
        .I5(\cmp161_i_reg_1961[0]_i_5_n_5 ),
        .O(\cmp161_i_reg_1961[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \cmp161_i_reg_1961[0]_i_4 
       (.I0(ram_reg_bram_1[7]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[6]),
        .O(\cmp161_i_reg_1961[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \cmp161_i_reg_1961[0]_i_5 
       (.I0(ram_reg_bram_1[1]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[0]),
        .O(\cmp161_i_reg_1961[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hFFC4)) 
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_i_1
       (.I0(icmp_ln881_fu_578_p2),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(Q[0]),
        .O(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h28822828)) 
    \icmp_ln1014_reg_1977_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 ),
        .I1(\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 ),
        .I2(x_phase_reg_387),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_1[0]),
        .O(icmp_ln1014_fu_628_p2));
  LUT6 #(
    .INIT(64'h0000000000004004)) 
    \icmp_ln881_reg_1941[0]_i_2 
       (.I0(\icmp_ln881_reg_1941[0]_i_3_n_5 ),
        .I1(\icmp_ln881_reg_1941[0]_i_4_n_5 ),
        .I2(ap_sig_allocacmp_z),
        .I3(\icmp_ln881_reg_1941_reg[0]_0 [8]),
        .I4(\icmp_ln881_reg_1941[0]_i_6_n_5 ),
        .I5(\icmp_ln881_reg_1941[0]_i_7_n_5 ),
        .O(icmp_ln881_fu_578_p2));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \icmp_ln881_reg_1941[0]_i_3 
       (.I0(ram_reg_bram_1[10]),
        .I1(\icmp_ln881_reg_1941_reg[0]_0 [10]),
        .I2(ram_reg_bram_1[9]),
        .I3(ap_loop_init),
        .I4(\icmp_ln881_reg_1941_reg[0]_0 [9]),
        .O(\icmp_ln881_reg_1941[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h00903309)) 
    \icmp_ln881_reg_1941[0]_i_4 
       (.I0(ram_reg_bram_1[7]),
        .I1(\icmp_ln881_reg_1941_reg[0]_0 [7]),
        .I2(ram_reg_bram_1[6]),
        .I3(ap_loop_init),
        .I4(\icmp_ln881_reg_1941_reg[0]_0 [6]),
        .O(\icmp_ln881_reg_1941[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln881_reg_1941[0]_i_5 
       (.I0(ram_reg_bram_1[8]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \icmp_ln881_reg_1941[0]_i_6 
       (.I0(ram_reg_bram_1[5]),
        .I1(\icmp_ln881_reg_1941_reg[0]_0 [5]),
        .I2(ram_reg_bram_1[2]),
        .I3(ap_loop_init),
        .I4(\icmp_ln881_reg_1941_reg[0]_0 [2]),
        .O(\icmp_ln881_reg_1941[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \icmp_ln881_reg_1941[0]_i_7 
       (.I0(\icmp_ln881_reg_1941_reg[0]_0 [0]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[0]),
        .I3(\icmp_ln881_reg_1941_reg[0]_0 [1]),
        .I4(ram_reg_bram_1[1]),
        .I5(\icmp_ln881_reg_1941[0]_i_8_n_5 ),
        .O(\icmp_ln881_reg_1941[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \icmp_ln881_reg_1941[0]_i_8 
       (.I0(ram_reg_bram_1[4]),
        .I1(\icmp_ln881_reg_1941_reg[0]_0 [4]),
        .I2(ram_reg_bram_1[3]),
        .I3(ap_loop_init),
        .I4(\icmp_ln881_reg_1941_reg[0]_0 [3]),
        .O(\icmp_ln881_reg_1941[0]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h8A)) 
    icmp_ln891_fu_600_p2_carry_i_1
       (.I0(\icmp_ln891_reg_1945_reg[0] [10]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[10]),
        .O(DI[5]));
  LUT5 #(
    .INIT(32'h21004465)) 
    icmp_ln891_fu_600_p2_carry_i_10
       (.I0(\icmp_ln891_reg_1945_reg[0] [4]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[4]),
        .I3(ram_reg_bram_1[5]),
        .I4(\icmp_ln891_reg_1945_reg[0] [5]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h21004465)) 
    icmp_ln891_fu_600_p2_carry_i_11
       (.I0(\icmp_ln891_reg_1945_reg[0] [3]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[3]),
        .I3(ram_reg_bram_1[2]),
        .I4(\icmp_ln891_reg_1945_reg[0] [2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h11821141)) 
    icmp_ln891_fu_600_p2_carry_i_12
       (.I0(\icmp_ln891_reg_1945_reg[0] [1]),
        .I1(\icmp_ln891_reg_1945_reg[0] [0]),
        .I2(ram_reg_bram_1[0]),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_1[1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    icmp_ln891_fu_600_p2_carry_i_2
       (.I0(ram_reg_bram_1[9]),
        .I1(ram_reg_bram_1[8]),
        .I2(ap_loop_init),
        .I3(\icmp_ln891_reg_1945_reg[0] [8]),
        .I4(\icmp_ln891_reg_1945_reg[0] [9]),
        .O(DI[4]));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    icmp_ln891_fu_600_p2_carry_i_3
       (.I0(ram_reg_bram_1[7]),
        .I1(ram_reg_bram_1[6]),
        .I2(ap_loop_init),
        .I3(\icmp_ln891_reg_1945_reg[0] [6]),
        .I4(\icmp_ln891_reg_1945_reg[0] [7]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    icmp_ln891_fu_600_p2_carry_i_4
       (.I0(ram_reg_bram_1[5]),
        .I1(ram_reg_bram_1[4]),
        .I2(ap_loop_init),
        .I3(\icmp_ln891_reg_1945_reg[0] [4]),
        .I4(\icmp_ln891_reg_1945_reg[0] [5]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    icmp_ln891_fu_600_p2_carry_i_5
       (.I0(ram_reg_bram_1[3]),
        .I1(ram_reg_bram_1[2]),
        .I2(ap_loop_init),
        .I3(\icmp_ln891_reg_1945_reg[0] [2]),
        .I4(\icmp_ln891_reg_1945_reg[0] [3]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    icmp_ln891_fu_600_p2_carry_i_6
       (.I0(ram_reg_bram_1[1]),
        .I1(ram_reg_bram_1[0]),
        .I2(ap_loop_init),
        .I3(\icmp_ln891_reg_1945_reg[0] [0]),
        .I4(\icmp_ln891_reg_1945_reg[0] [1]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h4B)) 
    icmp_ln891_fu_600_p2_carry_i_7
       (.I0(ap_loop_init),
        .I1(ram_reg_bram_1[10]),
        .I2(\icmp_ln891_reg_1945_reg[0] [10]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h21004465)) 
    icmp_ln891_fu_600_p2_carry_i_8
       (.I0(\icmp_ln891_reg_1945_reg[0] [9]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[9]),
        .I3(ram_reg_bram_1[8]),
        .I4(\icmp_ln891_reg_1945_reg[0] [8]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h21004465)) 
    icmp_ln891_fu_600_p2_carry_i_9
       (.I0(\icmp_ln891_reg_1945_reg[0] [6]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[6]),
        .I3(ram_reg_bram_1[7]),
        .I4(\icmp_ln891_reg_1945_reg[0] [7]),
        .O(S[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[0]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [0]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [20]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[1]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [1]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [21]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[2]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [2]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [22]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[3]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [3]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [23]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[4]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [4]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [24]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[5]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [5]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [25]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[6]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [6]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [26]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[7]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [7]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [27]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[8]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [8]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [28]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116117861797_i_fu_168[9]_i_1 
       (.I0(\p_0_0_0116117861797_i_fu_168_reg[9]_0 [9]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [29]),
        .O(\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[0]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [0]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [10]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[1]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [1]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [11]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[2]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [2]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [12]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[3]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [3]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [13]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[4]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [4]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [14]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[5]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [5]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [15]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[6]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [6]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [16]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[7]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [7]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [17]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[8]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [8]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [18]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116217841795_i_fu_164[9]_i_1 
       (.I0(\p_0_0_0116217841795_i_fu_164_reg[9] [9]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [19]),
        .O(\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[0]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [0]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [0]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[1]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [1]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [1]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[2]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [2]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [2]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[3]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [3]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [3]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[4]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [4]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [4]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[5]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [5]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [5]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[6]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [6]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [6]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[7]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [7]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [7]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[8]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [8]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [8]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0116317821793_i_fu_160[9]_i_1 
       (.I0(\p_0_0_0116317821793_i_fu_160_reg[9] [9]),
        .I1(ap_loop_init),
        .I2(\p_0_0_0116117861797_i_fu_168_reg[9] [9]),
        .O(\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h22223222)) 
    \p_0_0_01183_217801809_i_fu_192[9]_i_1 
       (.I0(ap_loop_init),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln891_reg_1945),
        .I4(\right_fu_172_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0F04)) 
    \p_0_2_0_0_011571712_i_fu_204[9]_i_1 
       (.I0(\right_fu_172_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_loop_init),
        .O(\icmp_ln881_reg_1941_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    ram_reg_bram_0_i_10__3
       (.I0(ram_reg_bram_1[2]),
        .I1(ram_reg_bram_1[1]),
        .I2(ram_reg_bram_1[0]),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_1[3]),
        .O(address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    ram_reg_bram_0_i_11__1
       (.I0(ram_reg_bram_1[0]),
        .I1(ram_reg_bram_1[1]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_1[2]),
        .O(address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h12)) 
    ram_reg_bram_0_i_12__1
       (.I0(ram_reg_bram_1[0]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[1]),
        .O(address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_13__0
       (.I0(ap_loop_init),
        .I1(ram_reg_bram_1[0]),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    ram_reg_bram_0_i_16__0
       (.I0(ram_reg_bram_1[7]),
        .I1(ram_reg_bram_1[6]),
        .I2(ram_reg_bram_1[5]),
        .I3(ram_reg_bram_0_i_19__1_n_5),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_1[8]),
        .O(ram_reg_bram_0_i_16__0_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_17__0
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    ram_reg_bram_0_i_18__0
       (.I0(ram_reg_bram_1[2]),
        .I1(ram_reg_bram_0_i_20__2_n_5),
        .I2(ram_reg_bram_1[3]),
        .I3(ram_reg_bram_1[4]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_1[5]),
        .O(ram_reg_bram_0_i_18__0_n_5));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ram_reg_bram_0_i_19__1
       (.I0(ram_reg_bram_1[4]),
        .I1(ram_reg_bram_1[3]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_1[0]),
        .I4(ram_reg_bram_1[1]),
        .I5(ram_reg_bram_1[2]),
        .O(ram_reg_bram_0_i_19__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_bram_0_i_20__2
       (.I0(ram_reg_bram_1[1]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[0]),
        .O(ram_reg_bram_0_i_20__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    ram_reg_bram_0_i_3__4
       (.I0(ram_reg_bram_1[9]),
        .I1(ram_reg_bram_0_i_16__0_n_5),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_1[10]),
        .O(address1[10]));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    ram_reg_bram_0_i_4__4
       (.I0(ram_reg_bram_1[8]),
        .I1(ram_reg_bram_0_i_18__0_n_5),
        .I2(ram_reg_bram_1[6]),
        .I3(ram_reg_bram_1[7]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_1[9]),
        .O(address1[9]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    ram_reg_bram_0_i_5__4
       (.I0(ram_reg_bram_1[7]),
        .I1(ram_reg_bram_1[6]),
        .I2(ram_reg_bram_1[5]),
        .I3(ram_reg_bram_0_i_19__1_n_5),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_1[8]),
        .O(address1[8]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    ram_reg_bram_0_i_6__4
       (.I0(ram_reg_bram_0_i_19__1_n_5),
        .I1(ram_reg_bram_1[5]),
        .I2(ram_reg_bram_1[6]),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_1[7]),
        .O(address1[7]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    ram_reg_bram_0_i_7__3
       (.I0(ram_reg_bram_1[5]),
        .I1(ram_reg_bram_0_i_19__1_n_5),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_1[6]),
        .O(address1[6]));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    ram_reg_bram_0_i_8__3
       (.I0(ram_reg_bram_1[2]),
        .I1(ram_reg_bram_0_i_20__2_n_5),
        .I2(ram_reg_bram_1[3]),
        .I3(ram_reg_bram_1[4]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_1[5]),
        .O(address1[5]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    ram_reg_bram_0_i_9__3
       (.I0(ram_reg_bram_1[3]),
        .I1(ram_reg_bram_1[0]),
        .I2(ram_reg_bram_1[1]),
        .I3(ram_reg_bram_1[2]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_1[4]),
        .O(address1[4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[0]_i_1 
       (.I0(\right_1_fu_176_reg[9] [0]),
        .I1(ap_loop_init),
        .I2(q1[10]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[1]_i_1 
       (.I0(\right_1_fu_176_reg[9] [1]),
        .I1(ap_loop_init),
        .I2(q1[11]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[2]_i_1 
       (.I0(\right_1_fu_176_reg[9] [2]),
        .I1(ap_loop_init),
        .I2(q1[12]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[3]_i_1 
       (.I0(\right_1_fu_176_reg[9] [3]),
        .I1(ap_loop_init),
        .I2(q1[13]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[4]_i_1 
       (.I0(\right_1_fu_176_reg[9] [4]),
        .I1(ap_loop_init),
        .I2(q1[14]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[5]_i_1 
       (.I0(\right_1_fu_176_reg[9] [5]),
        .I1(ap_loop_init),
        .I2(q1[15]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[6]_i_1 
       (.I0(\right_1_fu_176_reg[9] [6]),
        .I1(ap_loop_init),
        .I2(q1[16]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[7]_i_1 
       (.I0(\right_1_fu_176_reg[9] [7]),
        .I1(ap_loop_init),
        .I2(q1[17]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[8]_i_1 
       (.I0(\right_1_fu_176_reg[9] [8]),
        .I1(ap_loop_init),
        .I2(q1[18]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_1_fu_176[9]_i_1 
       (.I0(\right_1_fu_176_reg[9] [9]),
        .I1(ap_loop_init),
        .I2(q1[19]),
        .O(\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[0]_i_1 
       (.I0(\right_2_fu_180_reg[9] [0]),
        .I1(ap_loop_init),
        .I2(q1[20]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[1]_i_1 
       (.I0(\right_2_fu_180_reg[9] [1]),
        .I1(ap_loop_init),
        .I2(q1[21]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[2]_i_1 
       (.I0(\right_2_fu_180_reg[9] [2]),
        .I1(ap_loop_init),
        .I2(q1[22]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[3]_i_1 
       (.I0(\right_2_fu_180_reg[9] [3]),
        .I1(ap_loop_init),
        .I2(q1[23]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[4]_i_1 
       (.I0(\right_2_fu_180_reg[9] [4]),
        .I1(ap_loop_init),
        .I2(q1[24]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[5]_i_1 
       (.I0(\right_2_fu_180_reg[9] [5]),
        .I1(ap_loop_init),
        .I2(q1[25]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[6]_i_1 
       (.I0(\right_2_fu_180_reg[9] [6]),
        .I1(ap_loop_init),
        .I2(q1[26]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[7]_i_1 
       (.I0(\right_2_fu_180_reg[9] [7]),
        .I1(ap_loop_init),
        .I2(q1[27]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[8]_i_1 
       (.I0(\right_2_fu_180_reg[9] [8]),
        .I1(ap_loop_init),
        .I2(q1[28]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_2_fu_180[9]_i_1 
       (.I0(\right_2_fu_180_reg[9] [9]),
        .I1(ap_loop_init),
        .I2(q1[29]),
        .O(\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[0]_i_1 
       (.I0(\right_fu_172_reg[9] [0]),
        .I1(ap_loop_init),
        .I2(q1[0]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[1]_i_1 
       (.I0(\right_fu_172_reg[9] [1]),
        .I1(ap_loop_init),
        .I2(q1[1]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[2]_i_1 
       (.I0(\right_fu_172_reg[9] [2]),
        .I1(ap_loop_init),
        .I2(q1[2]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[3]_i_1 
       (.I0(\right_fu_172_reg[9] [3]),
        .I1(ap_loop_init),
        .I2(q1[3]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[4]_i_1 
       (.I0(\right_fu_172_reg[9] [4]),
        .I1(ap_loop_init),
        .I2(q1[4]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[5]_i_1 
       (.I0(\right_fu_172_reg[9] [5]),
        .I1(ap_loop_init),
        .I2(q1[5]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[6]_i_1 
       (.I0(\right_fu_172_reg[9] [6]),
        .I1(ap_loop_init),
        .I2(q1[6]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[7]_i_1 
       (.I0(\right_fu_172_reg[9] [7]),
        .I1(ap_loop_init),
        .I2(q1[7]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[8]_i_1 
       (.I0(\right_fu_172_reg[9] [8]),
        .I1(ap_loop_init),
        .I2(q1[8]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \right_fu_172[9]_i_1 
       (.I0(\right_fu_172_reg[9] [9]),
        .I1(ap_loop_init),
        .I2(q1[9]),
        .O(\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \x_fu_156[10]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_init),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(icmp_ln881_fu_578_p2),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_fu_156[10]_i_2 
       (.I0(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I1(icmp_ln881_fu_578_p2),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13
   (ap_done_cache,
    ap_rst,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    CO,
    D,
    ap_loop_init_int_reg_0,
    ADDRBWRADDR,
    \x_fu_232_reg[16] ,
    E,
    \empty_133_fu_260_reg[9] ,
    \empty_134_fu_264_reg[9] ,
    \empty_127_fu_236_reg[9] ,
    \empty_136_fu_272_reg[9] ,
    \empty_137_fu_276_reg[9] ,
    \empty_128_fu_240_reg[9] ,
    \empty_139_fu_284_reg[9] ,
    \empty_140_fu_288_reg[9] ,
    \empty_129_fu_244_reg[9] ,
    \empty_142_fu_296_reg[9] ,
    \empty_143_fu_300_reg[9] ,
    \empty_130_fu_248_reg[9] ,
    \empty_145_fu_308_reg[9] ,
    \empty_146_fu_312_reg[9] ,
    \empty_131_fu_252_reg[9] ,
    \p_lcssa51955201_load_reg_634_reg[9] ,
    \p_lcssa51965203_load_reg_639_reg[9] ,
    \p_lcssa51975205_load_reg_644_reg[9] ,
    \p_lcssa51985207_load_reg_649_reg[9] ,
    \p_lcssa51995209_load_reg_654_reg[9] ,
    \x_fu_232_reg[16]_0 ,
    icmp_ln439_fu_1005_p2,
    \icmp_ln318_reg_3768_pp0_iter1_reg_reg[0] ,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready,
    or_ln585_fu_1011_p2,
    valid_in,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
    pf_all_done,
    clear,
    valid_out,
    ap_rst_n,
    \ap_frp_data_req_imgBayer_reg[3] ,
    \ap_frp_data_req_imgBayer_reg[2] ,
    \x_fu_232_reg[16]_1 ,
    \icmp_ln328_reg_3772_reg[0]_i_2_0 ,
    cmp84_reg_669,
    icmp_ln328_reg_3772_pp0_iter1_reg,
    \empty_127_fu_236_reg[0] ,
    \empty_132_fu_256_reg[9] ,
    DOUTBDOUT,
    \empty_132_fu_256_reg[9]_0 ,
    \empty_133_fu_260_reg[9]_0 ,
    \empty_133_fu_260_reg[9]_1 ,
    \empty_134_fu_264_reg[9]_0 ,
    \empty_134_fu_264_reg[9]_1 ,
    \empty_135_fu_268_reg[9] ,
    \empty_135_fu_268_reg[9]_0 ,
    \empty_135_fu_268_reg[9]_1 ,
    \empty_136_fu_272_reg[9]_0 ,
    \empty_136_fu_272_reg[9]_1 ,
    \empty_137_fu_276_reg[9]_0 ,
    \empty_137_fu_276_reg[9]_1 ,
    \empty_138_fu_280_reg[9] ,
    \empty_138_fu_280_reg[9]_0 ,
    \empty_138_fu_280_reg[9]_1 ,
    \empty_139_fu_284_reg[9]_0 ,
    \empty_139_fu_284_reg[9]_1 ,
    \empty_140_fu_288_reg[9]_0 ,
    \empty_140_fu_288_reg[9]_1 ,
    \empty_141_fu_292_reg[9] ,
    \empty_141_fu_292_reg[9]_0 ,
    \empty_141_fu_292_reg[9]_1 ,
    \empty_142_fu_296_reg[9]_0 ,
    \empty_142_fu_296_reg[9]_1 ,
    \empty_143_fu_300_reg[9]_0 ,
    \empty_143_fu_300_reg[9]_1 ,
    \empty_144_fu_304_reg[9] ,
    \empty_144_fu_304_reg[9]_0 ,
    \empty_144_fu_304_reg[9]_1 ,
    \empty_145_fu_308_reg[9]_0 ,
    \empty_145_fu_308_reg[9]_1 ,
    \empty_146_fu_312_reg[9]_0 ,
    \empty_146_fu_312_reg[9]_1 ,
    cmp147_reg_3800_pp0_iter1_reg,
    \empty_127_fu_236_reg[9]_0 ,
    \empty_128_fu_240_reg[9]_0 ,
    \empty_129_fu_244_reg[9]_0 ,
    \empty_130_fu_248_reg[9]_0 ,
    \empty_131_fu_252_reg[9]_0 ,
    \icmp_ln318_reg_3768_reg[0] ,
    \icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0 ,
    \icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_0 ,
    \icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_1 ,
    out_y_reg_659,
    \genblk1[0].v2_reg[0] ,
    \genblk1[0].v2_reg[0]_0 );
  output ap_done_cache;
  output ap_rst;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]CO;
  output [3:0]D;
  output [16:0]ap_loop_init_int_reg_0;
  output [10:0]ADDRBWRADDR;
  output [0:0]\x_fu_232_reg[16] ;
  output [0:0]E;
  output [9:0]\empty_133_fu_260_reg[9] ;
  output [9:0]\empty_134_fu_264_reg[9] ;
  output [9:0]\empty_127_fu_236_reg[9] ;
  output [9:0]\empty_136_fu_272_reg[9] ;
  output [9:0]\empty_137_fu_276_reg[9] ;
  output [9:0]\empty_128_fu_240_reg[9] ;
  output [9:0]\empty_139_fu_284_reg[9] ;
  output [9:0]\empty_140_fu_288_reg[9] ;
  output [9:0]\empty_129_fu_244_reg[9] ;
  output [9:0]\empty_142_fu_296_reg[9] ;
  output [9:0]\empty_143_fu_300_reg[9] ;
  output [9:0]\empty_130_fu_248_reg[9] ;
  output [9:0]\empty_145_fu_308_reg[9] ;
  output [9:0]\empty_146_fu_312_reg[9] ;
  output [9:0]\empty_131_fu_252_reg[9] ;
  output [9:0]\p_lcssa51955201_load_reg_634_reg[9] ;
  output [9:0]\p_lcssa51965203_load_reg_639_reg[9] ;
  output [9:0]\p_lcssa51975205_load_reg_644_reg[9] ;
  output [9:0]\p_lcssa51985207_load_reg_649_reg[9] ;
  output [9:0]\p_lcssa51995209_load_reg_654_reg[9] ;
  output \x_fu_232_reg[16]_0 ;
  output icmp_ln439_fu_1005_p2;
  output [0:0]\icmp_ln318_reg_3768_pp0_iter1_reg_reg[0] ;
  output grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready;
  output [0:0]or_ln585_fu_1011_p2;
  output valid_in;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [1:0]Q;
  input grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  input pf_all_done;
  input clear;
  input [1:0]valid_out;
  input ap_rst_n;
  input [3:0]\ap_frp_data_req_imgBayer_reg[3] ;
  input \ap_frp_data_req_imgBayer_reg[2] ;
  input [16:0]\x_fu_232_reg[16]_1 ;
  input [15:0]\icmp_ln328_reg_3772_reg[0]_i_2_0 ;
  input cmp84_reg_669;
  input icmp_ln328_reg_3772_pp0_iter1_reg;
  input \empty_127_fu_236_reg[0] ;
  input [9:0]\empty_132_fu_256_reg[9] ;
  input [9:0]DOUTBDOUT;
  input [9:0]\empty_132_fu_256_reg[9]_0 ;
  input [9:0]\empty_133_fu_260_reg[9]_0 ;
  input [9:0]\empty_133_fu_260_reg[9]_1 ;
  input [9:0]\empty_134_fu_264_reg[9]_0 ;
  input [9:0]\empty_134_fu_264_reg[9]_1 ;
  input [9:0]\empty_135_fu_268_reg[9] ;
  input [9:0]\empty_135_fu_268_reg[9]_0 ;
  input [9:0]\empty_135_fu_268_reg[9]_1 ;
  input [9:0]\empty_136_fu_272_reg[9]_0 ;
  input [9:0]\empty_136_fu_272_reg[9]_1 ;
  input [9:0]\empty_137_fu_276_reg[9]_0 ;
  input [9:0]\empty_137_fu_276_reg[9]_1 ;
  input [9:0]\empty_138_fu_280_reg[9] ;
  input [9:0]\empty_138_fu_280_reg[9]_0 ;
  input [9:0]\empty_138_fu_280_reg[9]_1 ;
  input [9:0]\empty_139_fu_284_reg[9]_0 ;
  input [9:0]\empty_139_fu_284_reg[9]_1 ;
  input [9:0]\empty_140_fu_288_reg[9]_0 ;
  input [9:0]\empty_140_fu_288_reg[9]_1 ;
  input [9:0]\empty_141_fu_292_reg[9] ;
  input [9:0]\empty_141_fu_292_reg[9]_0 ;
  input [9:0]\empty_141_fu_292_reg[9]_1 ;
  input [9:0]\empty_142_fu_296_reg[9]_0 ;
  input [9:0]\empty_142_fu_296_reg[9]_1 ;
  input [9:0]\empty_143_fu_300_reg[9]_0 ;
  input [9:0]\empty_143_fu_300_reg[9]_1 ;
  input [9:0]\empty_144_fu_304_reg[9] ;
  input [9:0]\empty_144_fu_304_reg[9]_0 ;
  input [9:0]\empty_144_fu_304_reg[9]_1 ;
  input [9:0]\empty_145_fu_308_reg[9]_0 ;
  input [9:0]\empty_145_fu_308_reg[9]_1 ;
  input [9:0]\empty_146_fu_312_reg[9]_0 ;
  input [9:0]\empty_146_fu_312_reg[9]_1 ;
  input cmp147_reg_3800_pp0_iter1_reg;
  input [9:0]\empty_127_fu_236_reg[9]_0 ;
  input [9:0]\empty_128_fu_240_reg[9]_0 ;
  input [9:0]\empty_129_fu_244_reg[9]_0 ;
  input [9:0]\empty_130_fu_248_reg[9]_0 ;
  input [9:0]\empty_131_fu_252_reg[9]_0 ;
  input [16:0]\icmp_ln318_reg_3768_reg[0] ;
  input \icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0 ;
  input [0:0]\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_0 ;
  input [0:0]\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_1 ;
  input [0:0]out_y_reg_659;
  input \genblk1[0].v2_reg[0] ;
  input [2:0]\genblk1[0].v2_reg[0]_0 ;

  wire [10:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [3:0]D;
  wire [9:0]DOUTBDOUT;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire \ap_frp_data_req_imgBayer[3]_i_2_n_5 ;
  wire ap_frp_data_req_imgBayer_op124;
  wire \ap_frp_data_req_imgBayer_reg[2] ;
  wire [3:0]\ap_frp_data_req_imgBayer_reg[3] ;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire [16:0]ap_loop_init_int_reg_0;
  wire ap_rst;
  wire ap_rst_n;
  wire clear;
  wire \cmp147_reg_3800[0]_i_5_n_5 ;
  wire \cmp147_reg_3800[0]_i_6_n_5 ;
  wire \cmp147_reg_3800[0]_i_7_n_5 ;
  wire \cmp147_reg_3800[0]_i_8_n_5 ;
  wire cmp147_reg_3800_pp0_iter1_reg;
  wire cmp84_reg_669;
  wire \empty_127_fu_236_reg[0] ;
  wire [9:0]\empty_127_fu_236_reg[9] ;
  wire [9:0]\empty_127_fu_236_reg[9]_0 ;
  wire [9:0]\empty_128_fu_240_reg[9] ;
  wire [9:0]\empty_128_fu_240_reg[9]_0 ;
  wire [9:0]\empty_129_fu_244_reg[9] ;
  wire [9:0]\empty_129_fu_244_reg[9]_0 ;
  wire [9:0]\empty_130_fu_248_reg[9] ;
  wire [9:0]\empty_130_fu_248_reg[9]_0 ;
  wire [9:0]\empty_131_fu_252_reg[9] ;
  wire [9:0]\empty_131_fu_252_reg[9]_0 ;
  wire [9:0]\empty_132_fu_256_reg[9] ;
  wire [9:0]\empty_132_fu_256_reg[9]_0 ;
  wire [9:0]\empty_133_fu_260_reg[9] ;
  wire [9:0]\empty_133_fu_260_reg[9]_0 ;
  wire [9:0]\empty_133_fu_260_reg[9]_1 ;
  wire [9:0]\empty_134_fu_264_reg[9] ;
  wire [9:0]\empty_134_fu_264_reg[9]_0 ;
  wire [9:0]\empty_134_fu_264_reg[9]_1 ;
  wire [9:0]\empty_135_fu_268_reg[9] ;
  wire [9:0]\empty_135_fu_268_reg[9]_0 ;
  wire [9:0]\empty_135_fu_268_reg[9]_1 ;
  wire [9:0]\empty_136_fu_272_reg[9] ;
  wire [9:0]\empty_136_fu_272_reg[9]_0 ;
  wire [9:0]\empty_136_fu_272_reg[9]_1 ;
  wire [9:0]\empty_137_fu_276_reg[9] ;
  wire [9:0]\empty_137_fu_276_reg[9]_0 ;
  wire [9:0]\empty_137_fu_276_reg[9]_1 ;
  wire [9:0]\empty_138_fu_280_reg[9] ;
  wire [9:0]\empty_138_fu_280_reg[9]_0 ;
  wire [9:0]\empty_138_fu_280_reg[9]_1 ;
  wire [9:0]\empty_139_fu_284_reg[9] ;
  wire [9:0]\empty_139_fu_284_reg[9]_0 ;
  wire [9:0]\empty_139_fu_284_reg[9]_1 ;
  wire [9:0]\empty_140_fu_288_reg[9] ;
  wire [9:0]\empty_140_fu_288_reg[9]_0 ;
  wire [9:0]\empty_140_fu_288_reg[9]_1 ;
  wire [9:0]\empty_141_fu_292_reg[9] ;
  wire [9:0]\empty_141_fu_292_reg[9]_0 ;
  wire [9:0]\empty_141_fu_292_reg[9]_1 ;
  wire [9:0]\empty_142_fu_296_reg[9] ;
  wire [9:0]\empty_142_fu_296_reg[9]_0 ;
  wire [9:0]\empty_142_fu_296_reg[9]_1 ;
  wire [9:0]\empty_143_fu_300_reg[9] ;
  wire [9:0]\empty_143_fu_300_reg[9]_0 ;
  wire [9:0]\empty_143_fu_300_reg[9]_1 ;
  wire [9:0]\empty_144_fu_304_reg[9] ;
  wire [9:0]\empty_144_fu_304_reg[9]_0 ;
  wire [9:0]\empty_144_fu_304_reg[9]_1 ;
  wire [9:0]\empty_145_fu_308_reg[9] ;
  wire [9:0]\empty_145_fu_308_reg[9]_0 ;
  wire [9:0]\empty_145_fu_308_reg[9]_1 ;
  wire \empty_146_fu_312[9]_i_3_n_5 ;
  wire \empty_146_fu_312[9]_i_4_n_5 ;
  wire \empty_146_fu_312[9]_i_5_n_5 ;
  wire [9:0]\empty_146_fu_312_reg[9] ;
  wire [9:0]\empty_146_fu_312_reg[9]_0 ;
  wire [9:0]\empty_146_fu_312_reg[9]_1 ;
  wire frp_pipeline_valid_U_i_4_n_5;
  wire frp_pipeline_valid_U_i_5_n_5;
  wire \genblk1[0].v2_reg[0] ;
  wire [2:0]\genblk1[0].v2_reg[0]_0 ;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  wire \icmp_ln318_reg_3768[0]_i_10_n_5 ;
  wire \icmp_ln318_reg_3768[0]_i_16_n_5 ;
  wire \icmp_ln318_reg_3768[0]_i_2_n_5 ;
  wire \icmp_ln318_reg_3768[0]_i_3_n_5 ;
  wire \icmp_ln318_reg_3768[0]_i_4_n_5 ;
  wire \icmp_ln318_reg_3768[0]_i_5_n_5 ;
  wire \icmp_ln318_reg_3768[0]_i_6_n_5 ;
  wire \icmp_ln318_reg_3768[0]_i_7_n_5 ;
  wire [0:0]\icmp_ln318_reg_3768_pp0_iter1_reg_reg[0] ;
  wire [16:0]\icmp_ln318_reg_3768_reg[0] ;
  wire \icmp_ln318_reg_3768_reg[0]_i_1_n_10 ;
  wire \icmp_ln318_reg_3768_reg[0]_i_1_n_11 ;
  wire \icmp_ln318_reg_3768_reg[0]_i_1_n_12 ;
  wire \icmp_ln318_reg_3768_reg[0]_i_1_n_8 ;
  wire \icmp_ln318_reg_3768_reg[0]_i_1_n_9 ;
  wire \icmp_ln328_reg_3772[0]_i_10_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_11_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_12_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_13_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_14_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_15_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_16_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_17_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_18_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_19_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_3_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_4_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_5_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_6_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_7_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_8_n_5 ;
  wire \icmp_ln328_reg_3772[0]_i_9_n_5 ;
  wire icmp_ln328_reg_3772_pp0_iter1_reg;
  wire [15:0]\icmp_ln328_reg_3772_reg[0]_i_2_0 ;
  wire \icmp_ln328_reg_3772_reg[0]_i_2_n_10 ;
  wire \icmp_ln328_reg_3772_reg[0]_i_2_n_11 ;
  wire \icmp_ln328_reg_3772_reg[0]_i_2_n_12 ;
  wire \icmp_ln328_reg_3772_reg[0]_i_2_n_5 ;
  wire \icmp_ln328_reg_3772_reg[0]_i_2_n_6 ;
  wire \icmp_ln328_reg_3772_reg[0]_i_2_n_7 ;
  wire \icmp_ln328_reg_3772_reg[0]_i_2_n_8 ;
  wire \icmp_ln328_reg_3772_reg[0]_i_2_n_9 ;
  wire icmp_ln439_fu_1005_p2;
  wire \icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0 ;
  wire [0:0]\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_0 ;
  wire [0:0]\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_1 ;
  wire [0:0]or_ln585_fu_1011_p2;
  wire [0:0]out_y_reg_659;
  wire [9:0]\p_lcssa51955201_load_reg_634_reg[9] ;
  wire [9:0]\p_lcssa51965203_load_reg_639_reg[9] ;
  wire [9:0]\p_lcssa51975205_load_reg_644_reg[9] ;
  wire [9:0]\p_lcssa51985207_load_reg_649_reg[9] ;
  wire [9:0]\p_lcssa51995209_load_reg_654_reg[9] ;
  wire pf_all_done;
  wire ram_reg_bram_0_i_10__4_n_5;
  wire ram_reg_bram_0_i_11__2_n_5;
  wire ram_reg_bram_0_i_12_n_5;
  wire ram_reg_bram_0_i_14__1_n_5;
  wire ram_reg_bram_0_i_15__1_n_5;
  wire ram_reg_bram_0_i_16__1_n_5;
  wire ram_reg_bram_0_i_17__1_n_5;
  wire ram_reg_bram_0_i_18__1_n_5;
  wire ram_reg_bram_0_i_19_n_5;
  wire ram_reg_bram_0_i_20__3_n_5;
  wire ram_reg_bram_0_i_21__1_n_5;
  wire ram_reg_bram_0_i_2__2_n_10;
  wire ram_reg_bram_0_i_2__2_n_11;
  wire ram_reg_bram_0_i_2__2_n_12;
  wire ram_reg_bram_0_i_2__2_n_13;
  wire ram_reg_bram_0_i_2__2_n_14;
  wire ram_reg_bram_0_i_2__2_n_15;
  wire ram_reg_bram_0_i_2__2_n_16;
  wire ram_reg_bram_0_i_2__2_n_17;
  wire ram_reg_bram_0_i_2__2_n_18;
  wire ram_reg_bram_0_i_2__2_n_6;
  wire ram_reg_bram_0_i_2__2_n_7;
  wire ram_reg_bram_0_i_2__2_n_8;
  wire ram_reg_bram_0_i_2__2_n_9;
  wire ram_reg_bram_0_i_3__2_n_10;
  wire ram_reg_bram_0_i_3__2_n_11;
  wire ram_reg_bram_0_i_3__2_n_12;
  wire ram_reg_bram_0_i_3__2_n_5;
  wire ram_reg_bram_0_i_3__2_n_6;
  wire ram_reg_bram_0_i_3__2_n_7;
  wire ram_reg_bram_0_i_3__2_n_8;
  wire ram_reg_bram_0_i_3__2_n_9;
  wire ram_reg_bram_0_i_5__2_n_5;
  wire ram_reg_bram_0_i_6__2_n_5;
  wire ram_reg_bram_0_i_7__4_n_5;
  wire ram_reg_bram_0_i_8__4_n_5;
  wire ram_reg_bram_0_i_9__4_n_5;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_10_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_11_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_13_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_14_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_15_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_16_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_17_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_18_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_19_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_20_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_21_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_22_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_23_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_24_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_25_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_27_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_28_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_29_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_2_n_20 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_30_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_31_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_32_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_33_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_34_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_35_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_36_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_10 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_11 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_12 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_6 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_7 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_8 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_9 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_4_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_10 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_11 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_12 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_6 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_7 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_8 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_9 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_6_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_7_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_8_n_5 ;
  wire \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_9_n_5 ;
  wire valid_in;
  wire [1:0]valid_out;
  wire [16:0]x_fu_232;
  wire [0:0]\x_fu_232_reg[16] ;
  wire \x_fu_232_reg[16]_0 ;
  wire [16:0]\x_fu_232_reg[16]_1 ;
  wire [7:6]\NLW_icmp_ln318_reg_3768_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln318_reg_3768_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_icmp_ln328_reg_3772_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln328_reg_3772_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln328_reg_3772_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:7]NLW_ram_reg_bram_0_i_2__2_CO_UNCONNECTED;
  wire [7:0]\NLW_tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_2_CO_UNCONNECTED ;
  wire [7:1]\NLW_tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst));
  LUT5 #(
    .INIT(32'hEEEEAEAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(clear),
        .I1(Q[1]),
        .I2(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I3(ap_done_cache),
        .I4(pf_all_done),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[0]),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ap_done_cache),
        .I3(pf_all_done),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[2] [1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h9969999999999999)) 
    \ap_frp_data_req_imgBayer[0]_i_1 
       (.I0(\ap_frp_data_req_imgBayer_reg[2] ),
        .I1(\ap_frp_data_req_imgBayer_reg[3] [0]),
        .I2(valid_out[0]),
        .I3(CO),
        .I4(cmp84_reg_669),
        .I5(\x_fu_232_reg[16] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h6AAAA999)) 
    \ap_frp_data_req_imgBayer[1]_i_1 
       (.I0(\ap_frp_data_req_imgBayer_reg[3] [1]),
        .I1(\ap_frp_data_req_imgBayer_reg[2] ),
        .I2(ap_frp_data_req_imgBayer_op124),
        .I3(valid_out[0]),
        .I4(\ap_frp_data_req_imgBayer_reg[3] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h7FFEFEFE80010101)) 
    \ap_frp_data_req_imgBayer[2]_i_1 
       (.I0(\ap_frp_data_req_imgBayer_reg[3] [1]),
        .I1(\ap_frp_data_req_imgBayer_reg[2] ),
        .I2(\ap_frp_data_req_imgBayer_reg[3] [0]),
        .I3(valid_out[0]),
        .I4(ap_frp_data_req_imgBayer_op124),
        .I5(\ap_frp_data_req_imgBayer_reg[3] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_frp_data_req_imgBayer[2]_i_3 
       (.I0(CO),
        .I1(cmp84_reg_669),
        .I2(\x_fu_232_reg[16] ),
        .O(ap_frp_data_req_imgBayer_op124));
  LUT4 #(
    .INIT(16'h6AA9)) 
    \ap_frp_data_req_imgBayer[3]_i_1 
       (.I0(\ap_frp_data_req_imgBayer_reg[3] [3]),
        .I1(\ap_frp_data_req_imgBayer_reg[3] [1]),
        .I2(\ap_frp_data_req_imgBayer[3]_i_2_n_5 ),
        .I3(\ap_frp_data_req_imgBayer_reg[3] [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hD5545454)) 
    \ap_frp_data_req_imgBayer[3]_i_2 
       (.I0(\ap_frp_data_req_imgBayer_reg[3] [1]),
        .I1(\ap_frp_data_req_imgBayer_reg[2] ),
        .I2(\ap_frp_data_req_imgBayer_reg[3] [0]),
        .I3(valid_out[0]),
        .I4(ap_frp_data_req_imgBayer_op124),
        .O(\ap_frp_data_req_imgBayer[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter14_reg_reg_srl14_i_1
       (.I0(CO),
        .I1(valid_out[0]),
        .O(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready));
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(pf_all_done),
        .I2(valid_out[0]),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \cmp147_reg_3800[0]_i_1 
       (.I0(x_fu_232[16]),
        .I1(x_fu_232[15]),
        .I2(x_fu_232[14]),
        .I3(\cmp147_reg_3800[0]_i_5_n_5 ),
        .I4(\cmp147_reg_3800[0]_i_6_n_5 ),
        .I5(\cmp147_reg_3800[0]_i_7_n_5 ),
        .O(\x_fu_232_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cmp147_reg_3800[0]_i_2 
       (.I0(\x_fu_232_reg[16]_1 [16]),
        .I1(ap_loop_init),
        .O(x_fu_232[16]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cmp147_reg_3800[0]_i_3 
       (.I0(\x_fu_232_reg[16]_1 [15]),
        .I1(ap_loop_init),
        .O(x_fu_232[15]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \cmp147_reg_3800[0]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [14]),
        .O(x_fu_232[14]));
  LUT5 #(
    .INIT(32'hFF00FF01)) 
    \cmp147_reg_3800[0]_i_5 
       (.I0(\x_fu_232_reg[16]_1 [10]),
        .I1(\x_fu_232_reg[16]_1 [11]),
        .I2(\x_fu_232_reg[16]_1 [12]),
        .I3(ap_loop_init),
        .I4(\x_fu_232_reg[16]_1 [13]),
        .O(\cmp147_reg_3800[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000323200003200)) 
    \cmp147_reg_3800[0]_i_6 
       (.I0(\icmp_ln318_reg_3768[0]_i_10_n_5 ),
        .I1(x_fu_232[11]),
        .I2(x_fu_232[10]),
        .I3(\icmp_ln318_reg_3768[0]_i_16_n_5 ),
        .I4(x_fu_232[5]),
        .I5(x_fu_232[4]),
        .O(\cmp147_reg_3800[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hCCCCCCCD00000000)) 
    \cmp147_reg_3800[0]_i_7 
       (.I0(\x_fu_232_reg[16]_1 [4]),
        .I1(ap_loop_init),
        .I2(\x_fu_232_reg[16]_1 [2]),
        .I3(\x_fu_232_reg[16]_1 [1]),
        .I4(\x_fu_232_reg[16]_1 [0]),
        .I5(\cmp147_reg_3800[0]_i_8_n_5 ),
        .O(\cmp147_reg_3800[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFF00FF01)) 
    \cmp147_reg_3800[0]_i_8 
       (.I0(\x_fu_232_reg[16]_1 [5]),
        .I1(\x_fu_232_reg[16]_1 [6]),
        .I2(\x_fu_232_reg[16]_1 [7]),
        .I3(ap_loop_init),
        .I4(\x_fu_232_reg[16]_1 [8]),
        .O(\cmp147_reg_3800[0]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[0]_i_1 
       (.I0(\empty_127_fu_236_reg[9]_0 [0]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[0]),
        .O(\p_lcssa51955201_load_reg_634_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[1]_i_1 
       (.I0(\empty_127_fu_236_reg[9]_0 [1]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[1]),
        .O(\p_lcssa51955201_load_reg_634_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[2]_i_1 
       (.I0(\empty_127_fu_236_reg[9]_0 [2]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[2]),
        .O(\p_lcssa51955201_load_reg_634_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[3]_i_1 
       (.I0(\empty_127_fu_236_reg[9]_0 [3]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[3]),
        .O(\p_lcssa51955201_load_reg_634_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[4]_i_1 
       (.I0(\empty_127_fu_236_reg[9]_0 [4]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[4]),
        .O(\p_lcssa51955201_load_reg_634_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[5]_i_1 
       (.I0(\empty_127_fu_236_reg[9]_0 [5]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[5]),
        .O(\p_lcssa51955201_load_reg_634_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[6]_i_1 
       (.I0(\empty_127_fu_236_reg[9]_0 [6]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[6]),
        .O(\p_lcssa51955201_load_reg_634_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[7]_i_1 
       (.I0(\empty_127_fu_236_reg[9]_0 [7]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[7]),
        .O(\p_lcssa51955201_load_reg_634_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[8]_i_1 
       (.I0(\empty_127_fu_236_reg[9]_0 [8]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[8]),
        .O(\p_lcssa51955201_load_reg_634_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_127_fu_236[9]_i_1 
       (.I0(\empty_127_fu_236_reg[9]_0 [9]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[9]),
        .O(\p_lcssa51955201_load_reg_634_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[0]_i_1 
       (.I0(\empty_128_fu_240_reg[9]_0 [0]),
        .I1(ap_loop_init),
        .I2(\empty_135_fu_268_reg[9]_0 [0]),
        .O(\p_lcssa51965203_load_reg_639_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[1]_i_1 
       (.I0(\empty_128_fu_240_reg[9]_0 [1]),
        .I1(ap_loop_init),
        .I2(\empty_135_fu_268_reg[9]_0 [1]),
        .O(\p_lcssa51965203_load_reg_639_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[2]_i_1 
       (.I0(\empty_128_fu_240_reg[9]_0 [2]),
        .I1(ap_loop_init),
        .I2(\empty_135_fu_268_reg[9]_0 [2]),
        .O(\p_lcssa51965203_load_reg_639_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[3]_i_1 
       (.I0(\empty_128_fu_240_reg[9]_0 [3]),
        .I1(ap_loop_init),
        .I2(\empty_135_fu_268_reg[9]_0 [3]),
        .O(\p_lcssa51965203_load_reg_639_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[4]_i_1 
       (.I0(\empty_128_fu_240_reg[9]_0 [4]),
        .I1(ap_loop_init),
        .I2(\empty_135_fu_268_reg[9]_0 [4]),
        .O(\p_lcssa51965203_load_reg_639_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[5]_i_1 
       (.I0(\empty_128_fu_240_reg[9]_0 [5]),
        .I1(ap_loop_init),
        .I2(\empty_135_fu_268_reg[9]_0 [5]),
        .O(\p_lcssa51965203_load_reg_639_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[6]_i_1 
       (.I0(\empty_128_fu_240_reg[9]_0 [6]),
        .I1(ap_loop_init),
        .I2(\empty_135_fu_268_reg[9]_0 [6]),
        .O(\p_lcssa51965203_load_reg_639_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[7]_i_1 
       (.I0(\empty_128_fu_240_reg[9]_0 [7]),
        .I1(ap_loop_init),
        .I2(\empty_135_fu_268_reg[9]_0 [7]),
        .O(\p_lcssa51965203_load_reg_639_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[8]_i_1 
       (.I0(\empty_128_fu_240_reg[9]_0 [8]),
        .I1(ap_loop_init),
        .I2(\empty_135_fu_268_reg[9]_0 [8]),
        .O(\p_lcssa51965203_load_reg_639_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_128_fu_240[9]_i_1 
       (.I0(\empty_128_fu_240_reg[9]_0 [9]),
        .I1(ap_loop_init),
        .I2(\empty_135_fu_268_reg[9]_0 [9]),
        .O(\p_lcssa51965203_load_reg_639_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[0]_i_1 
       (.I0(\empty_129_fu_244_reg[9]_0 [0]),
        .I1(ap_loop_init),
        .I2(\empty_138_fu_280_reg[9]_0 [0]),
        .O(\p_lcssa51975205_load_reg_644_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[1]_i_1 
       (.I0(\empty_129_fu_244_reg[9]_0 [1]),
        .I1(ap_loop_init),
        .I2(\empty_138_fu_280_reg[9]_0 [1]),
        .O(\p_lcssa51975205_load_reg_644_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[2]_i_1 
       (.I0(\empty_129_fu_244_reg[9]_0 [2]),
        .I1(ap_loop_init),
        .I2(\empty_138_fu_280_reg[9]_0 [2]),
        .O(\p_lcssa51975205_load_reg_644_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[3]_i_1 
       (.I0(\empty_129_fu_244_reg[9]_0 [3]),
        .I1(ap_loop_init),
        .I2(\empty_138_fu_280_reg[9]_0 [3]),
        .O(\p_lcssa51975205_load_reg_644_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[4]_i_1 
       (.I0(\empty_129_fu_244_reg[9]_0 [4]),
        .I1(ap_loop_init),
        .I2(\empty_138_fu_280_reg[9]_0 [4]),
        .O(\p_lcssa51975205_load_reg_644_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[5]_i_1 
       (.I0(\empty_129_fu_244_reg[9]_0 [5]),
        .I1(ap_loop_init),
        .I2(\empty_138_fu_280_reg[9]_0 [5]),
        .O(\p_lcssa51975205_load_reg_644_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[6]_i_1 
       (.I0(\empty_129_fu_244_reg[9]_0 [6]),
        .I1(ap_loop_init),
        .I2(\empty_138_fu_280_reg[9]_0 [6]),
        .O(\p_lcssa51975205_load_reg_644_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[7]_i_1 
       (.I0(\empty_129_fu_244_reg[9]_0 [7]),
        .I1(ap_loop_init),
        .I2(\empty_138_fu_280_reg[9]_0 [7]),
        .O(\p_lcssa51975205_load_reg_644_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[8]_i_1 
       (.I0(\empty_129_fu_244_reg[9]_0 [8]),
        .I1(ap_loop_init),
        .I2(\empty_138_fu_280_reg[9]_0 [8]),
        .O(\p_lcssa51975205_load_reg_644_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_129_fu_244[9]_i_1 
       (.I0(\empty_129_fu_244_reg[9]_0 [9]),
        .I1(ap_loop_init),
        .I2(\empty_138_fu_280_reg[9]_0 [9]),
        .O(\p_lcssa51975205_load_reg_644_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[0]_i_1 
       (.I0(\empty_130_fu_248_reg[9]_0 [0]),
        .I1(ap_loop_init),
        .I2(\empty_141_fu_292_reg[9]_0 [0]),
        .O(\p_lcssa51985207_load_reg_649_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[1]_i_1 
       (.I0(\empty_130_fu_248_reg[9]_0 [1]),
        .I1(ap_loop_init),
        .I2(\empty_141_fu_292_reg[9]_0 [1]),
        .O(\p_lcssa51985207_load_reg_649_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[2]_i_1 
       (.I0(\empty_130_fu_248_reg[9]_0 [2]),
        .I1(ap_loop_init),
        .I2(\empty_141_fu_292_reg[9]_0 [2]),
        .O(\p_lcssa51985207_load_reg_649_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[3]_i_1 
       (.I0(\empty_130_fu_248_reg[9]_0 [3]),
        .I1(ap_loop_init),
        .I2(\empty_141_fu_292_reg[9]_0 [3]),
        .O(\p_lcssa51985207_load_reg_649_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[4]_i_1 
       (.I0(\empty_130_fu_248_reg[9]_0 [4]),
        .I1(ap_loop_init),
        .I2(\empty_141_fu_292_reg[9]_0 [4]),
        .O(\p_lcssa51985207_load_reg_649_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[5]_i_1 
       (.I0(\empty_130_fu_248_reg[9]_0 [5]),
        .I1(ap_loop_init),
        .I2(\empty_141_fu_292_reg[9]_0 [5]),
        .O(\p_lcssa51985207_load_reg_649_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[6]_i_1 
       (.I0(\empty_130_fu_248_reg[9]_0 [6]),
        .I1(ap_loop_init),
        .I2(\empty_141_fu_292_reg[9]_0 [6]),
        .O(\p_lcssa51985207_load_reg_649_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[7]_i_1 
       (.I0(\empty_130_fu_248_reg[9]_0 [7]),
        .I1(ap_loop_init),
        .I2(\empty_141_fu_292_reg[9]_0 [7]),
        .O(\p_lcssa51985207_load_reg_649_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[8]_i_1 
       (.I0(\empty_130_fu_248_reg[9]_0 [8]),
        .I1(ap_loop_init),
        .I2(\empty_141_fu_292_reg[9]_0 [8]),
        .O(\p_lcssa51985207_load_reg_649_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_130_fu_248[9]_i_1 
       (.I0(\empty_130_fu_248_reg[9]_0 [9]),
        .I1(ap_loop_init),
        .I2(\empty_141_fu_292_reg[9]_0 [9]),
        .O(\p_lcssa51985207_load_reg_649_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_131_fu_252[0]_i_1 
       (.I0(\empty_131_fu_252_reg[9]_0 [0]),
        .I1(ap_loop_init),
        .I2(\empty_144_fu_304_reg[9]_0 [0]),
        .O(\p_lcssa51995209_load_reg_654_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_131_fu_252[1]_i_1 
       (.I0(\empty_131_fu_252_reg[9]_0 [1]),
        .I1(ap_loop_init),
        .I2(\empty_144_fu_304_reg[9]_0 [1]),
        .O(\p_lcssa51995209_load_reg_654_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_131_fu_252[2]_i_1 
       (.I0(\empty_131_fu_252_reg[9]_0 [2]),
        .I1(ap_loop_init),
        .I2(\empty_144_fu_304_reg[9]_0 [2]),
        .O(\p_lcssa51995209_load_reg_654_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_131_fu_252[3]_i_1 
       (.I0(\empty_131_fu_252_reg[9]_0 [3]),
        .I1(ap_loop_init),
        .I2(\empty_144_fu_304_reg[9]_0 [3]),
        .O(\p_lcssa51995209_load_reg_654_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_131_fu_252[4]_i_1 
       (.I0(\empty_131_fu_252_reg[9]_0 [4]),
        .I1(ap_loop_init),
        .I2(\empty_144_fu_304_reg[9]_0 [4]),
        .O(\p_lcssa51995209_load_reg_654_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_131_fu_252[5]_i_1 
       (.I0(\empty_131_fu_252_reg[9]_0 [5]),
        .I1(ap_loop_init),
        .I2(\empty_144_fu_304_reg[9]_0 [5]),
        .O(\p_lcssa51995209_load_reg_654_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_131_fu_252[6]_i_1 
       (.I0(\empty_131_fu_252_reg[9]_0 [6]),
        .I1(ap_loop_init),
        .I2(\empty_144_fu_304_reg[9]_0 [6]),
        .O(\p_lcssa51995209_load_reg_654_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_131_fu_252[7]_i_1 
       (.I0(\empty_131_fu_252_reg[9]_0 [7]),
        .I1(ap_loop_init),
        .I2(\empty_144_fu_304_reg[9]_0 [7]),
        .O(\p_lcssa51995209_load_reg_654_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_131_fu_252[8]_i_1 
       (.I0(\empty_131_fu_252_reg[9]_0 [8]),
        .I1(ap_loop_init),
        .I2(\empty_144_fu_304_reg[9]_0 [8]),
        .O(\p_lcssa51995209_load_reg_654_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    \empty_131_fu_252[9]_i_1 
       (.I0(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I1(\empty_127_fu_236_reg[0] ),
        .I2(valid_out[1]),
        .I3(ap_loop_init),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_131_fu_252[9]_i_2 
       (.I0(\empty_131_fu_252_reg[9]_0 [9]),
        .I1(ap_loop_init),
        .I2(\empty_144_fu_304_reg[9]_0 [9]),
        .O(\p_lcssa51995209_load_reg_654_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_132_fu_256[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[0]),
        .I4(ap_loop_init),
        .I5(\empty_132_fu_256_reg[9]_0 [0]),
        .O(\empty_133_fu_260_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_132_fu_256[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[1]),
        .I4(ap_loop_init),
        .I5(\empty_132_fu_256_reg[9]_0 [1]),
        .O(\empty_133_fu_260_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_132_fu_256[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[2]),
        .I4(ap_loop_init),
        .I5(\empty_132_fu_256_reg[9]_0 [2]),
        .O(\empty_133_fu_260_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_132_fu_256[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[3]),
        .I4(ap_loop_init),
        .I5(\empty_132_fu_256_reg[9]_0 [3]),
        .O(\empty_133_fu_260_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_132_fu_256[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[4]),
        .I4(ap_loop_init),
        .I5(\empty_132_fu_256_reg[9]_0 [4]),
        .O(\empty_133_fu_260_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_132_fu_256[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[5]),
        .I4(ap_loop_init),
        .I5(\empty_132_fu_256_reg[9]_0 [5]),
        .O(\empty_133_fu_260_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_132_fu_256[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[6]),
        .I4(ap_loop_init),
        .I5(\empty_132_fu_256_reg[9]_0 [6]),
        .O(\empty_133_fu_260_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_132_fu_256[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[7]),
        .I4(ap_loop_init),
        .I5(\empty_132_fu_256_reg[9]_0 [7]),
        .O(\empty_133_fu_260_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_132_fu_256[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[8]),
        .I4(ap_loop_init),
        .I5(\empty_132_fu_256_reg[9]_0 [8]),
        .O(\empty_133_fu_260_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_132_fu_256[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_132_fu_256_reg[9] [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[9]),
        .I4(ap_loop_init),
        .I5(\empty_132_fu_256_reg[9]_0 [9]),
        .O(\empty_133_fu_260_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_133_fu_260[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_133_fu_260_reg[9]_0 [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[0]),
        .I4(ap_loop_init),
        .I5(\empty_133_fu_260_reg[9]_1 [0]),
        .O(\empty_134_fu_264_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_133_fu_260[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_133_fu_260_reg[9]_0 [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[1]),
        .I4(ap_loop_init),
        .I5(\empty_133_fu_260_reg[9]_1 [1]),
        .O(\empty_134_fu_264_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_133_fu_260[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_133_fu_260_reg[9]_0 [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[2]),
        .I4(ap_loop_init),
        .I5(\empty_133_fu_260_reg[9]_1 [2]),
        .O(\empty_134_fu_264_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_133_fu_260[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_133_fu_260_reg[9]_0 [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[3]),
        .I4(ap_loop_init),
        .I5(\empty_133_fu_260_reg[9]_1 [3]),
        .O(\empty_134_fu_264_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_133_fu_260[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_133_fu_260_reg[9]_0 [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[4]),
        .I4(ap_loop_init),
        .I5(\empty_133_fu_260_reg[9]_1 [4]),
        .O(\empty_134_fu_264_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_133_fu_260[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_133_fu_260_reg[9]_0 [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[5]),
        .I4(ap_loop_init),
        .I5(\empty_133_fu_260_reg[9]_1 [5]),
        .O(\empty_134_fu_264_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_133_fu_260[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_133_fu_260_reg[9]_0 [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[6]),
        .I4(ap_loop_init),
        .I5(\empty_133_fu_260_reg[9]_1 [6]),
        .O(\empty_134_fu_264_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_133_fu_260[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_133_fu_260_reg[9]_0 [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[7]),
        .I4(ap_loop_init),
        .I5(\empty_133_fu_260_reg[9]_1 [7]),
        .O(\empty_134_fu_264_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_133_fu_260[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_133_fu_260_reg[9]_0 [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[8]),
        .I4(ap_loop_init),
        .I5(\empty_133_fu_260_reg[9]_1 [8]),
        .O(\empty_134_fu_264_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_133_fu_260[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_133_fu_260_reg[9]_0 [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[9]),
        .I4(ap_loop_init),
        .I5(\empty_133_fu_260_reg[9]_1 [9]),
        .O(\empty_134_fu_264_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_134_fu_264[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_134_fu_264_reg[9]_0 [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[0]),
        .I4(ap_loop_init),
        .I5(\empty_134_fu_264_reg[9]_1 [0]),
        .O(\empty_127_fu_236_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_134_fu_264[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_134_fu_264_reg[9]_0 [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[1]),
        .I4(ap_loop_init),
        .I5(\empty_134_fu_264_reg[9]_1 [1]),
        .O(\empty_127_fu_236_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_134_fu_264[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_134_fu_264_reg[9]_0 [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[2]),
        .I4(ap_loop_init),
        .I5(\empty_134_fu_264_reg[9]_1 [2]),
        .O(\empty_127_fu_236_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_134_fu_264[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_134_fu_264_reg[9]_0 [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[3]),
        .I4(ap_loop_init),
        .I5(\empty_134_fu_264_reg[9]_1 [3]),
        .O(\empty_127_fu_236_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_134_fu_264[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_134_fu_264_reg[9]_0 [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[4]),
        .I4(ap_loop_init),
        .I5(\empty_134_fu_264_reg[9]_1 [4]),
        .O(\empty_127_fu_236_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_134_fu_264[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_134_fu_264_reg[9]_0 [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[5]),
        .I4(ap_loop_init),
        .I5(\empty_134_fu_264_reg[9]_1 [5]),
        .O(\empty_127_fu_236_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_134_fu_264[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_134_fu_264_reg[9]_0 [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[6]),
        .I4(ap_loop_init),
        .I5(\empty_134_fu_264_reg[9]_1 [6]),
        .O(\empty_127_fu_236_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_134_fu_264[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_134_fu_264_reg[9]_0 [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[7]),
        .I4(ap_loop_init),
        .I5(\empty_134_fu_264_reg[9]_1 [7]),
        .O(\empty_127_fu_236_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_134_fu_264[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_134_fu_264_reg[9]_0 [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[8]),
        .I4(ap_loop_init),
        .I5(\empty_134_fu_264_reg[9]_1 [8]),
        .O(\empty_127_fu_236_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_134_fu_264[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_134_fu_264_reg[9]_0 [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(DOUTBDOUT[9]),
        .I4(ap_loop_init),
        .I5(\empty_134_fu_264_reg[9]_1 [9]),
        .O(\empty_127_fu_236_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_135_fu_268[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_135_fu_268_reg[9] [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [0]),
        .I4(ap_loop_init),
        .I5(\empty_135_fu_268_reg[9]_1 [0]),
        .O(\empty_136_fu_272_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_135_fu_268[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_135_fu_268_reg[9] [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [1]),
        .I4(ap_loop_init),
        .I5(\empty_135_fu_268_reg[9]_1 [1]),
        .O(\empty_136_fu_272_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_135_fu_268[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_135_fu_268_reg[9] [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [2]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_135_fu_268_reg[9]_1 [2]),
        .O(\empty_136_fu_272_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_135_fu_268[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_135_fu_268_reg[9] [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [3]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_135_fu_268_reg[9]_1 [3]),
        .O(\empty_136_fu_272_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_135_fu_268[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_135_fu_268_reg[9] [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [4]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_135_fu_268_reg[9]_1 [4]),
        .O(\empty_136_fu_272_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_135_fu_268[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_135_fu_268_reg[9] [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [5]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_135_fu_268_reg[9]_1 [5]),
        .O(\empty_136_fu_272_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_135_fu_268[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_135_fu_268_reg[9] [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [6]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_135_fu_268_reg[9]_1 [6]),
        .O(\empty_136_fu_272_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_135_fu_268[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_135_fu_268_reg[9] [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [7]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_135_fu_268_reg[9]_1 [7]),
        .O(\empty_136_fu_272_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_135_fu_268[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_135_fu_268_reg[9] [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [8]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_135_fu_268_reg[9]_1 [8]),
        .O(\empty_136_fu_272_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_135_fu_268[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_135_fu_268_reg[9] [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [9]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_135_fu_268_reg[9]_1 [9]),
        .O(\empty_136_fu_272_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_136_fu_272[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_136_fu_272_reg[9]_0 [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [0]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_1 [0]),
        .O(\empty_137_fu_276_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_136_fu_272[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_136_fu_272_reg[9]_0 [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [1]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_1 [1]),
        .O(\empty_137_fu_276_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_136_fu_272[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_136_fu_272_reg[9]_0 [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [2]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_1 [2]),
        .O(\empty_137_fu_276_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_136_fu_272[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_136_fu_272_reg[9]_0 [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [3]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_1 [3]),
        .O(\empty_137_fu_276_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_136_fu_272[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_136_fu_272_reg[9]_0 [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [4]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_1 [4]),
        .O(\empty_137_fu_276_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_136_fu_272[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_136_fu_272_reg[9]_0 [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [5]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_1 [5]),
        .O(\empty_137_fu_276_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_136_fu_272[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_136_fu_272_reg[9]_0 [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [6]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_1 [6]),
        .O(\empty_137_fu_276_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_136_fu_272[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_136_fu_272_reg[9]_0 [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [7]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_1 [7]),
        .O(\empty_137_fu_276_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_136_fu_272[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_136_fu_272_reg[9]_0 [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [8]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_1 [8]),
        .O(\empty_137_fu_276_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_136_fu_272[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_136_fu_272_reg[9]_0 [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [9]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_136_fu_272_reg[9]_1 [9]),
        .O(\empty_137_fu_276_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_137_fu_276[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_137_fu_276_reg[9]_0 [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [0]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_1 [0]),
        .O(\empty_128_fu_240_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_137_fu_276[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_137_fu_276_reg[9]_0 [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [1]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_1 [1]),
        .O(\empty_128_fu_240_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_137_fu_276[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_137_fu_276_reg[9]_0 [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [2]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_1 [2]),
        .O(\empty_128_fu_240_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_137_fu_276[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_137_fu_276_reg[9]_0 [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [3]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_1 [3]),
        .O(\empty_128_fu_240_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_137_fu_276[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_137_fu_276_reg[9]_0 [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [4]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_1 [4]),
        .O(\empty_128_fu_240_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_137_fu_276[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_137_fu_276_reg[9]_0 [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [5]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_1 [5]),
        .O(\empty_128_fu_240_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_137_fu_276[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_137_fu_276_reg[9]_0 [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [6]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_1 [6]),
        .O(\empty_128_fu_240_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_137_fu_276[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_137_fu_276_reg[9]_0 [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [7]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_1 [7]),
        .O(\empty_128_fu_240_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_137_fu_276[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_137_fu_276_reg[9]_0 [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [8]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_1 [8]),
        .O(\empty_128_fu_240_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_137_fu_276[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_137_fu_276_reg[9]_0 [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_135_fu_268_reg[9]_0 [9]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_137_fu_276_reg[9]_1 [9]),
        .O(\empty_128_fu_240_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_138_fu_280[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [0]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [0]),
        .O(\empty_139_fu_284_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_138_fu_280[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [1]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [1]),
        .O(\empty_139_fu_284_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_138_fu_280[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [2]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [2]),
        .O(\empty_139_fu_284_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_138_fu_280[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [3]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [3]),
        .O(\empty_139_fu_284_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_138_fu_280[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [4]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [4]),
        .O(\empty_139_fu_284_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_138_fu_280[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [5]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [5]),
        .O(\empty_139_fu_284_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_138_fu_280[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [6]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [6]),
        .O(\empty_139_fu_284_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_138_fu_280[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [7]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [7]),
        .O(\empty_139_fu_284_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_138_fu_280[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [8]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [8]),
        .O(\empty_139_fu_284_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_138_fu_280[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_138_fu_280_reg[9] [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [9]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_138_fu_280_reg[9]_1 [9]),
        .O(\empty_139_fu_284_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_139_fu_284[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_139_fu_284_reg[9]_0 [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [0]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_1 [0]),
        .O(\empty_140_fu_288_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_139_fu_284[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_139_fu_284_reg[9]_0 [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [1]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_1 [1]),
        .O(\empty_140_fu_288_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_139_fu_284[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_139_fu_284_reg[9]_0 [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [2]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_1 [2]),
        .O(\empty_140_fu_288_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_139_fu_284[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_139_fu_284_reg[9]_0 [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [3]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_1 [3]),
        .O(\empty_140_fu_288_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_139_fu_284[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_139_fu_284_reg[9]_0 [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [4]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_1 [4]),
        .O(\empty_140_fu_288_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_139_fu_284[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_139_fu_284_reg[9]_0 [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [5]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_1 [5]),
        .O(\empty_140_fu_288_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_139_fu_284[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_139_fu_284_reg[9]_0 [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [6]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_1 [6]),
        .O(\empty_140_fu_288_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_139_fu_284[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_139_fu_284_reg[9]_0 [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [7]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_1 [7]),
        .O(\empty_140_fu_288_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_139_fu_284[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_139_fu_284_reg[9]_0 [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [8]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_1 [8]),
        .O(\empty_140_fu_288_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_139_fu_284[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_139_fu_284_reg[9]_0 [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [9]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_139_fu_284_reg[9]_1 [9]),
        .O(\empty_140_fu_288_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_140_fu_288[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_140_fu_288_reg[9]_0 [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [0]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_1 [0]),
        .O(\empty_129_fu_244_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_140_fu_288[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_140_fu_288_reg[9]_0 [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [1]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_1 [1]),
        .O(\empty_129_fu_244_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_140_fu_288[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_140_fu_288_reg[9]_0 [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [2]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_1 [2]),
        .O(\empty_129_fu_244_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_140_fu_288[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_140_fu_288_reg[9]_0 [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [3]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_1 [3]),
        .O(\empty_129_fu_244_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_140_fu_288[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_140_fu_288_reg[9]_0 [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [4]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_1 [4]),
        .O(\empty_129_fu_244_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_140_fu_288[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_140_fu_288_reg[9]_0 [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [5]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_1 [5]),
        .O(\empty_129_fu_244_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_140_fu_288[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_140_fu_288_reg[9]_0 [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [6]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_1 [6]),
        .O(\empty_129_fu_244_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_140_fu_288[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_140_fu_288_reg[9]_0 [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [7]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_1 [7]),
        .O(\empty_129_fu_244_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_140_fu_288[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_140_fu_288_reg[9]_0 [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [8]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_1 [8]),
        .O(\empty_129_fu_244_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_140_fu_288[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_140_fu_288_reg[9]_0 [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_138_fu_280_reg[9]_0 [9]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_140_fu_288_reg[9]_1 [9]),
        .O(\empty_129_fu_244_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_141_fu_292[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_141_fu_292_reg[9] [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [0]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_1 [0]),
        .O(\empty_142_fu_296_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_141_fu_292[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_141_fu_292_reg[9] [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [1]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_1 [1]),
        .O(\empty_142_fu_296_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_141_fu_292[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_141_fu_292_reg[9] [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [2]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_1 [2]),
        .O(\empty_142_fu_296_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_141_fu_292[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_141_fu_292_reg[9] [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [3]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_1 [3]),
        .O(\empty_142_fu_296_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_141_fu_292[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_141_fu_292_reg[9] [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [4]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_1 [4]),
        .O(\empty_142_fu_296_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_141_fu_292[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_141_fu_292_reg[9] [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [5]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_1 [5]),
        .O(\empty_142_fu_296_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_141_fu_292[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_141_fu_292_reg[9] [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [6]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_1 [6]),
        .O(\empty_142_fu_296_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_141_fu_292[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_141_fu_292_reg[9] [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [7]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_1 [7]),
        .O(\empty_142_fu_296_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_141_fu_292[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_141_fu_292_reg[9] [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [8]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_1 [8]),
        .O(\empty_142_fu_296_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_141_fu_292[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_141_fu_292_reg[9] [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [9]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_141_fu_292_reg[9]_1 [9]),
        .O(\empty_142_fu_296_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_142_fu_296[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_142_fu_296_reg[9]_0 [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [0]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_1 [0]),
        .O(\empty_143_fu_300_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_142_fu_296[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_142_fu_296_reg[9]_0 [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [1]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_1 [1]),
        .O(\empty_143_fu_300_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_142_fu_296[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_142_fu_296_reg[9]_0 [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [2]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_1 [2]),
        .O(\empty_143_fu_300_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_142_fu_296[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_142_fu_296_reg[9]_0 [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [3]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_1 [3]),
        .O(\empty_143_fu_300_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_142_fu_296[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_142_fu_296_reg[9]_0 [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [4]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_1 [4]),
        .O(\empty_143_fu_300_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_142_fu_296[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_142_fu_296_reg[9]_0 [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [5]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_1 [5]),
        .O(\empty_143_fu_300_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_142_fu_296[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_142_fu_296_reg[9]_0 [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [6]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_1 [6]),
        .O(\empty_143_fu_300_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_142_fu_296[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_142_fu_296_reg[9]_0 [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [7]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_1 [7]),
        .O(\empty_143_fu_300_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_142_fu_296[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_142_fu_296_reg[9]_0 [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [8]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_1 [8]),
        .O(\empty_143_fu_300_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_142_fu_296[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_142_fu_296_reg[9]_0 [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [9]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_142_fu_296_reg[9]_1 [9]),
        .O(\empty_143_fu_300_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_143_fu_300[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9]_0 [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [0]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [0]),
        .O(\empty_130_fu_248_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_143_fu_300[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9]_0 [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [1]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [1]),
        .O(\empty_130_fu_248_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_143_fu_300[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9]_0 [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [2]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [2]),
        .O(\empty_130_fu_248_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_143_fu_300[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9]_0 [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [3]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [3]),
        .O(\empty_130_fu_248_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_143_fu_300[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9]_0 [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [4]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [4]),
        .O(\empty_130_fu_248_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_143_fu_300[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9]_0 [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [5]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [5]),
        .O(\empty_130_fu_248_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_143_fu_300[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9]_0 [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [6]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [6]),
        .O(\empty_130_fu_248_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_143_fu_300[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9]_0 [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [7]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [7]),
        .O(\empty_130_fu_248_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_143_fu_300[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9]_0 [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [8]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [8]),
        .O(\empty_130_fu_248_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_143_fu_300[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_143_fu_300_reg[9]_0 [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_141_fu_292_reg[9]_0 [9]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_143_fu_300_reg[9]_1 [9]),
        .O(\empty_130_fu_248_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_144_fu_304[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_144_fu_304_reg[9] [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [0]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_1 [0]),
        .O(\empty_145_fu_308_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_144_fu_304[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_144_fu_304_reg[9] [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [1]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_1 [1]),
        .O(\empty_145_fu_308_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_144_fu_304[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_144_fu_304_reg[9] [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [2]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_1 [2]),
        .O(\empty_145_fu_308_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_144_fu_304[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_144_fu_304_reg[9] [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [3]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_1 [3]),
        .O(\empty_145_fu_308_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_144_fu_304[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_144_fu_304_reg[9] [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [4]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_1 [4]),
        .O(\empty_145_fu_308_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_144_fu_304[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_144_fu_304_reg[9] [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [5]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_1 [5]),
        .O(\empty_145_fu_308_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_144_fu_304[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_144_fu_304_reg[9] [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [6]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_1 [6]),
        .O(\empty_145_fu_308_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_144_fu_304[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_144_fu_304_reg[9] [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [7]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_1 [7]),
        .O(\empty_145_fu_308_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_144_fu_304[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_144_fu_304_reg[9] [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [8]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_1 [8]),
        .O(\empty_145_fu_308_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_144_fu_304[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_144_fu_304_reg[9] [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [9]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_144_fu_304_reg[9]_1 [9]),
        .O(\empty_145_fu_308_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_145_fu_308[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_145_fu_308_reg[9]_0 [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [0]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [0]),
        .O(\empty_146_fu_312_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_145_fu_308[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_145_fu_308_reg[9]_0 [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [1]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [1]),
        .O(\empty_146_fu_312_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_145_fu_308[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_145_fu_308_reg[9]_0 [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [2]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [2]),
        .O(\empty_146_fu_312_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_145_fu_308[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_145_fu_308_reg[9]_0 [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [3]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [3]),
        .O(\empty_146_fu_312_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_145_fu_308[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_145_fu_308_reg[9]_0 [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [4]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [4]),
        .O(\empty_146_fu_312_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_145_fu_308[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_145_fu_308_reg[9]_0 [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [5]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [5]),
        .O(\empty_146_fu_312_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_145_fu_308[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_145_fu_308_reg[9]_0 [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [6]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [6]),
        .O(\empty_146_fu_312_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_145_fu_308[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_145_fu_308_reg[9]_0 [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [7]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [7]),
        .O(\empty_146_fu_312_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_145_fu_308[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_145_fu_308_reg[9]_0 [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [8]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [8]),
        .O(\empty_146_fu_312_reg[9] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_145_fu_308[9]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_145_fu_308_reg[9]_0 [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [9]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_145_fu_308_reg[9]_1 [9]),
        .O(\empty_146_fu_312_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_146_fu_312[0]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_146_fu_312_reg[9]_0 [0]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [0]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_1 [0]),
        .O(\empty_131_fu_252_reg[9] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_146_fu_312[1]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_146_fu_312_reg[9]_0 [1]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [1]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_1 [1]),
        .O(\empty_131_fu_252_reg[9] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_146_fu_312[2]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_146_fu_312_reg[9]_0 [2]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [2]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_1 [2]),
        .O(\empty_131_fu_252_reg[9] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_146_fu_312[3]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_146_fu_312_reg[9]_0 [3]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [3]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_1 [3]),
        .O(\empty_131_fu_252_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_146_fu_312[4]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_146_fu_312_reg[9]_0 [4]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [4]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_1 [4]),
        .O(\empty_131_fu_252_reg[9] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_146_fu_312[5]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_146_fu_312_reg[9]_0 [5]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [5]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_1 [5]),
        .O(\empty_131_fu_252_reg[9] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_146_fu_312[6]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_146_fu_312_reg[9]_0 [6]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [6]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_1 [6]),
        .O(\empty_131_fu_252_reg[9] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_146_fu_312[7]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_146_fu_312_reg[9]_0 [7]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [7]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_1 [7]),
        .O(\empty_131_fu_252_reg[9] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_146_fu_312[8]_i_1 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_146_fu_312_reg[9]_0 [8]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [8]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_1 [8]),
        .O(\empty_131_fu_252_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \empty_146_fu_312[9]_i_1 
       (.I0(\empty_127_fu_236_reg[0] ),
        .I1(valid_out[1]),
        .I2(\empty_146_fu_312[9]_i_3_n_5 ),
        .O(\icmp_ln318_reg_3768_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \empty_146_fu_312[9]_i_2 
       (.I0(\empty_146_fu_312[9]_i_4_n_5 ),
        .I1(\empty_146_fu_312_reg[9]_0 [9]),
        .I2(\empty_146_fu_312[9]_i_5_n_5 ),
        .I3(\empty_144_fu_304_reg[9]_0 [9]),
        .I4(\empty_146_fu_312[9]_i_3_n_5 ),
        .I5(\empty_146_fu_312_reg[9]_1 [9]),
        .O(\empty_131_fu_252_reg[9] [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \empty_146_fu_312[9]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .O(\empty_146_fu_312[9]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h07)) 
    \empty_146_fu_312[9]_i_4 
       (.I0(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I1(cmp147_reg_3800_pp0_iter1_reg),
        .I2(ap_loop_init),
        .O(\empty_146_fu_312[9]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \empty_146_fu_312[9]_i_5 
       (.I0(icmp_ln328_reg_3772_pp0_iter1_reg),
        .I1(cmp147_reg_3800_pp0_iter1_reg),
        .I2(ap_loop_init),
        .O(\empty_146_fu_312[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h8222800280020000)) 
    frp_pipeline_valid_U_i_1
       (.I0(\genblk1[0].v2_reg[0] ),
        .I1(\ap_frp_data_req_imgBayer_reg[3] [3]),
        .I2(\ap_frp_data_req_imgBayer_reg[3] [2]),
        .I3(frp_pipeline_valid_U_i_4_n_5),
        .I4(\genblk1[0].v2_reg[0]_0 [2]),
        .I5(frp_pipeline_valid_U_i_5_n_5),
        .O(valid_in));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    frp_pipeline_valid_U_i_4
       (.I0(\ap_frp_data_req_imgBayer_reg[3] [1]),
        .I1(\ap_frp_data_req_imgBayer_reg[3] [0]),
        .I2(CO),
        .I3(cmp84_reg_669),
        .I4(\x_fu_232_reg[16] ),
        .O(frp_pipeline_valid_U_i_4_n_5));
  LUT5 #(
    .INIT(32'hFF879F81)) 
    frp_pipeline_valid_U_i_5
       (.I0(\ap_frp_data_req_imgBayer_reg[3] [0]),
        .I1(ap_frp_data_req_imgBayer_op124),
        .I2(\ap_frp_data_req_imgBayer_reg[3] [1]),
        .I3(\genblk1[0].v2_reg[0]_0 [1]),
        .I4(\genblk1[0].v2_reg[0]_0 [0]),
        .O(frp_pipeline_valid_U_i_5_n_5));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_i_1
       (.I0(valid_out[0]),
        .I1(CO),
        .I2(Q[0]),
        .I3(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \icmp_ln318_reg_3768[0]_i_10 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [9]),
        .O(\icmp_ln318_reg_3768[0]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln318_reg_3768[0]_i_11 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [10]),
        .O(x_fu_232[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln318_reg_3768[0]_i_12 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [11]),
        .O(x_fu_232[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln318_reg_3768[0]_i_13 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [6]),
        .O(x_fu_232[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln318_reg_3768[0]_i_14 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [7]),
        .O(x_fu_232[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln318_reg_3768[0]_i_15 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [8]),
        .O(x_fu_232[8]));
  LUT3 #(
    .INIT(8'h8F)) 
    \icmp_ln318_reg_3768[0]_i_16 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [3]),
        .O(\icmp_ln318_reg_3768[0]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln318_reg_3768[0]_i_17 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [4]),
        .O(x_fu_232[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln318_reg_3768[0]_i_18 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [5]),
        .O(x_fu_232[5]));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln318_reg_3768[0]_i_19 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [1]),
        .O(x_fu_232[1]));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln318_reg_3768[0]_i_2 
       (.I0(\icmp_ln318_reg_3768_reg[0] [15]),
        .I1(ap_loop_init),
        .I2(\x_fu_232_reg[16]_1 [15]),
        .I3(\x_fu_232_reg[16]_1 [16]),
        .I4(\icmp_ln318_reg_3768_reg[0] [16]),
        .O(\icmp_ln318_reg_3768[0]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln318_reg_3768[0]_i_20 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [2]),
        .O(x_fu_232[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln318_reg_3768[0]_i_3 
       (.I0(x_fu_232[12]),
        .I1(\icmp_ln318_reg_3768_reg[0] [12]),
        .I2(\icmp_ln318_reg_3768_reg[0] [13]),
        .I3(x_fu_232[13]),
        .I4(x_fu_232[14]),
        .I5(\icmp_ln318_reg_3768_reg[0] [14]),
        .O(\icmp_ln318_reg_3768[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \icmp_ln318_reg_3768[0]_i_4 
       (.I0(\icmp_ln318_reg_3768[0]_i_10_n_5 ),
        .I1(\icmp_ln318_reg_3768_reg[0] [9]),
        .I2(\icmp_ln318_reg_3768_reg[0] [10]),
        .I3(x_fu_232[10]),
        .I4(x_fu_232[11]),
        .I5(\icmp_ln318_reg_3768_reg[0] [11]),
        .O(\icmp_ln318_reg_3768[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln318_reg_3768[0]_i_5 
       (.I0(x_fu_232[6]),
        .I1(\icmp_ln318_reg_3768_reg[0] [6]),
        .I2(\icmp_ln318_reg_3768_reg[0] [7]),
        .I3(x_fu_232[7]),
        .I4(x_fu_232[8]),
        .I5(\icmp_ln318_reg_3768_reg[0] [8]),
        .O(\icmp_ln318_reg_3768[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \icmp_ln318_reg_3768[0]_i_6 
       (.I0(\icmp_ln318_reg_3768[0]_i_16_n_5 ),
        .I1(\icmp_ln318_reg_3768_reg[0] [3]),
        .I2(\icmp_ln318_reg_3768_reg[0] [4]),
        .I3(x_fu_232[4]),
        .I4(x_fu_232[5]),
        .I5(\icmp_ln318_reg_3768_reg[0] [5]),
        .O(\icmp_ln318_reg_3768[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln318_reg_3768[0]_i_7 
       (.I0(x_fu_232[0]),
        .I1(\icmp_ln318_reg_3768_reg[0] [0]),
        .I2(\icmp_ln318_reg_3768_reg[0] [1]),
        .I3(x_fu_232[1]),
        .I4(x_fu_232[2]),
        .I5(\icmp_ln318_reg_3768_reg[0] [2]),
        .O(\icmp_ln318_reg_3768[0]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln318_reg_3768[0]_i_8 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [12]),
        .O(x_fu_232[12]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln318_reg_3768[0]_i_9 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [13]),
        .O(x_fu_232[13]));
  CARRY8 \icmp_ln318_reg_3768_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln318_reg_3768_reg[0]_i_1_CO_UNCONNECTED [7:6],CO,\icmp_ln318_reg_3768_reg[0]_i_1_n_8 ,\icmp_ln318_reg_3768_reg[0]_i_1_n_9 ,\icmp_ln318_reg_3768_reg[0]_i_1_n_10 ,\icmp_ln318_reg_3768_reg[0]_i_1_n_11 ,\icmp_ln318_reg_3768_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln318_reg_3768_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\icmp_ln318_reg_3768[0]_i_2_n_5 ,\icmp_ln318_reg_3768[0]_i_3_n_5 ,\icmp_ln318_reg_3768[0]_i_4_n_5 ,\icmp_ln318_reg_3768[0]_i_5_n_5 ,\icmp_ln318_reg_3768[0]_i_6_n_5 ,\icmp_ln318_reg_3768[0]_i_7_n_5 }));
  LUT5 #(
    .INIT(32'hFA20FAF2)) 
    \icmp_ln328_reg_3772[0]_i_10 
       (.I0(\icmp_ln328_reg_3772_reg[0]_i_2_0 [2]),
        .I1(\x_fu_232_reg[16]_1 [2]),
        .I2(\icmp_ln328_reg_3772_reg[0]_i_2_0 [3]),
        .I3(ap_loop_init),
        .I4(\x_fu_232_reg[16]_1 [3]),
        .O(\icmp_ln328_reg_3772[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h88F880F0F8FF80F0)) 
    \icmp_ln328_reg_3772[0]_i_11 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\icmp_ln328_reg_3772_reg[0]_i_2_0 [1]),
        .I3(\x_fu_232_reg[16]_1 [1]),
        .I4(\icmp_ln328_reg_3772_reg[0]_i_2_0 [0]),
        .I5(\x_fu_232_reg[16]_1 [0]),
        .O(\icmp_ln328_reg_3772[0]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln328_reg_3772[0]_i_12 
       (.I0(\icmp_ln328_reg_3772_reg[0]_i_2_0 [14]),
        .I1(ap_loop_init),
        .I2(\x_fu_232_reg[16]_1 [14]),
        .I3(\x_fu_232_reg[16]_1 [15]),
        .I4(\icmp_ln328_reg_3772_reg[0]_i_2_0 [15]),
        .O(\icmp_ln328_reg_3772[0]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln328_reg_3772[0]_i_13 
       (.I0(\icmp_ln328_reg_3772_reg[0]_i_2_0 [12]),
        .I1(ap_loop_init),
        .I2(\x_fu_232_reg[16]_1 [12]),
        .I3(\x_fu_232_reg[16]_1 [13]),
        .I4(\icmp_ln328_reg_3772_reg[0]_i_2_0 [13]),
        .O(\icmp_ln328_reg_3772[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h700700000808780F)) 
    \icmp_ln328_reg_3772[0]_i_14 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\icmp_ln328_reg_3772_reg[0]_i_2_0 [10]),
        .I3(\x_fu_232_reg[16]_1 [10]),
        .I4(\x_fu_232_reg[16]_1 [11]),
        .I5(\icmp_ln328_reg_3772_reg[0]_i_2_0 [11]),
        .O(\icmp_ln328_reg_3772[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    \icmp_ln328_reg_3772[0]_i_15 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [9]),
        .I3(\icmp_ln328_reg_3772_reg[0]_i_2_0 [9]),
        .I4(\x_fu_232_reg[16]_1 [8]),
        .I5(\icmp_ln328_reg_3772_reg[0]_i_2_0 [8]),
        .O(\icmp_ln328_reg_3772[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h700700000808780F)) 
    \icmp_ln328_reg_3772[0]_i_16 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\icmp_ln328_reg_3772_reg[0]_i_2_0 [6]),
        .I3(\x_fu_232_reg[16]_1 [6]),
        .I4(\x_fu_232_reg[16]_1 [7]),
        .I5(\icmp_ln328_reg_3772_reg[0]_i_2_0 [7]),
        .O(\icmp_ln328_reg_3772[0]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h700700000808780F)) 
    \icmp_ln328_reg_3772[0]_i_17 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\icmp_ln328_reg_3772_reg[0]_i_2_0 [4]),
        .I3(\x_fu_232_reg[16]_1 [4]),
        .I4(\x_fu_232_reg[16]_1 [5]),
        .I5(\icmp_ln328_reg_3772_reg[0]_i_2_0 [5]),
        .O(\icmp_ln328_reg_3772[0]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    \icmp_ln328_reg_3772[0]_i_18 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [3]),
        .I3(\icmp_ln328_reg_3772_reg[0]_i_2_0 [3]),
        .I4(\x_fu_232_reg[16]_1 [2]),
        .I5(\icmp_ln328_reg_3772_reg[0]_i_2_0 [2]),
        .O(\icmp_ln328_reg_3772[0]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h700700000808780F)) 
    \icmp_ln328_reg_3772[0]_i_19 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\icmp_ln328_reg_3772_reg[0]_i_2_0 [0]),
        .I3(\x_fu_232_reg[16]_1 [0]),
        .I4(\x_fu_232_reg[16]_1 [1]),
        .I5(\icmp_ln328_reg_3772_reg[0]_i_2_0 [1]),
        .O(\icmp_ln328_reg_3772[0]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln328_reg_3772[0]_i_3 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [16]),
        .O(\icmp_ln328_reg_3772[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    \icmp_ln328_reg_3772[0]_i_4 
       (.I0(\icmp_ln328_reg_3772_reg[0]_i_2_0 [15]),
        .I1(ap_loop_init),
        .I2(\x_fu_232_reg[16]_1 [15]),
        .I3(\icmp_ln328_reg_3772_reg[0]_i_2_0 [14]),
        .I4(\x_fu_232_reg[16]_1 [14]),
        .O(\icmp_ln328_reg_3772[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    \icmp_ln328_reg_3772[0]_i_5 
       (.I0(\icmp_ln328_reg_3772_reg[0]_i_2_0 [13]),
        .I1(ap_loop_init),
        .I2(\x_fu_232_reg[16]_1 [13]),
        .I3(\icmp_ln328_reg_3772_reg[0]_i_2_0 [12]),
        .I4(\x_fu_232_reg[16]_1 [12]),
        .O(\icmp_ln328_reg_3772[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    \icmp_ln328_reg_3772[0]_i_6 
       (.I0(\icmp_ln328_reg_3772_reg[0]_i_2_0 [11]),
        .I1(ap_loop_init),
        .I2(\x_fu_232_reg[16]_1 [11]),
        .I3(\icmp_ln328_reg_3772_reg[0]_i_2_0 [10]),
        .I4(\x_fu_232_reg[16]_1 [10]),
        .O(\icmp_ln328_reg_3772[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFA20FAF2)) 
    \icmp_ln328_reg_3772[0]_i_7 
       (.I0(\icmp_ln328_reg_3772_reg[0]_i_2_0 [8]),
        .I1(\x_fu_232_reg[16]_1 [8]),
        .I2(\icmp_ln328_reg_3772_reg[0]_i_2_0 [9]),
        .I3(ap_loop_init),
        .I4(\x_fu_232_reg[16]_1 [9]),
        .O(\icmp_ln328_reg_3772[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    \icmp_ln328_reg_3772[0]_i_8 
       (.I0(\icmp_ln328_reg_3772_reg[0]_i_2_0 [7]),
        .I1(ap_loop_init),
        .I2(\x_fu_232_reg[16]_1 [7]),
        .I3(\icmp_ln328_reg_3772_reg[0]_i_2_0 [6]),
        .I4(\x_fu_232_reg[16]_1 [6]),
        .O(\icmp_ln328_reg_3772[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hCE8AEF8A)) 
    \icmp_ln328_reg_3772[0]_i_9 
       (.I0(\icmp_ln328_reg_3772_reg[0]_i_2_0 [5]),
        .I1(ap_loop_init),
        .I2(\x_fu_232_reg[16]_1 [5]),
        .I3(\icmp_ln328_reg_3772_reg[0]_i_2_0 [4]),
        .I4(\x_fu_232_reg[16]_1 [4]),
        .O(\icmp_ln328_reg_3772[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln328_reg_3772_reg[0]_i_1 
       (.CI(\icmp_ln328_reg_3772_reg[0]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln328_reg_3772_reg[0]_i_1_CO_UNCONNECTED [7:1],\x_fu_232_reg[16] }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln328_reg_3772_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\icmp_ln328_reg_3772[0]_i_3_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln328_reg_3772_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln328_reg_3772_reg[0]_i_2_n_5 ,\icmp_ln328_reg_3772_reg[0]_i_2_n_6 ,\icmp_ln328_reg_3772_reg[0]_i_2_n_7 ,\icmp_ln328_reg_3772_reg[0]_i_2_n_8 ,\icmp_ln328_reg_3772_reg[0]_i_2_n_9 ,\icmp_ln328_reg_3772_reg[0]_i_2_n_10 ,\icmp_ln328_reg_3772_reg[0]_i_2_n_11 ,\icmp_ln328_reg_3772_reg[0]_i_2_n_12 }),
        .DI({\icmp_ln328_reg_3772[0]_i_4_n_5 ,\icmp_ln328_reg_3772[0]_i_5_n_5 ,\icmp_ln328_reg_3772[0]_i_6_n_5 ,\icmp_ln328_reg_3772[0]_i_7_n_5 ,\icmp_ln328_reg_3772[0]_i_8_n_5 ,\icmp_ln328_reg_3772[0]_i_9_n_5 ,\icmp_ln328_reg_3772[0]_i_10_n_5 ,\icmp_ln328_reg_3772[0]_i_11_n_5 }),
        .O(\NLW_icmp_ln328_reg_3772_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\icmp_ln328_reg_3772[0]_i_12_n_5 ,\icmp_ln328_reg_3772[0]_i_13_n_5 ,\icmp_ln328_reg_3772[0]_i_14_n_5 ,\icmp_ln328_reg_3772[0]_i_15_n_5 ,\icmp_ln328_reg_3772[0]_i_16_n_5 ,\icmp_ln328_reg_3772[0]_i_17_n_5 ,\icmp_ln328_reg_3772[0]_i_18_n_5 ,\icmp_ln328_reg_3772[0]_i_19_n_5 }));
  LUT5 #(
    .INIT(32'h82288282)) 
    \icmp_ln439_reg_3824_pp0_iter13_reg_reg[0]_srl14_i_1 
       (.I0(\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0 ),
        .I1(\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_0 ),
        .I2(\icmp_ln439_reg_3824_pp0_iter14_reg_reg[0]__0_1 ),
        .I3(\empty_146_fu_312[9]_i_3_n_5 ),
        .I4(\x_fu_232_reg[16]_1 [0]),
        .O(icmp_ln439_fu_1005_p2));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_bram_0_i_10__4
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [11]),
        .O(ram_reg_bram_0_i_10__4_n_5));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_bram_0_i_11__2
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [10]),
        .O(ram_reg_bram_0_i_11__2_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_12
       (.I0(\x_fu_232_reg[16]_1 [9]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_12_n_5));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_bram_0_i_13__1
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [0]),
        .O(x_fu_232[0]));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_bram_0_i_14__1
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [8]),
        .O(ram_reg_bram_0_i_14__1_n_5));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_bram_0_i_15__1
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [7]),
        .O(ram_reg_bram_0_i_15__1_n_5));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_bram_0_i_16__1
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [6]),
        .O(ram_reg_bram_0_i_16__1_n_5));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_bram_0_i_17__1
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [5]),
        .O(ram_reg_bram_0_i_17__1_n_5));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_bram_0_i_18__1
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [4]),
        .O(ram_reg_bram_0_i_18__1_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_19
       (.I0(\x_fu_232_reg[16]_1 [3]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_19_n_5));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_bram_0_i_20__3
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [2]),
        .O(ram_reg_bram_0_i_20__3_n_5));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_bram_0_i_21__1
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [1]),
        .O(ram_reg_bram_0_i_21__1_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_22
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .O(ap_loop_init));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_2__2
       (.CI(ram_reg_bram_0_i_3__2_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_2__2_CO_UNCONNECTED[7],ram_reg_bram_0_i_2__2_n_6,ram_reg_bram_0_i_2__2_n_7,ram_reg_bram_0_i_2__2_n_8,ram_reg_bram_0_i_2__2_n_9,ram_reg_bram_0_i_2__2_n_10,ram_reg_bram_0_i_2__2_n_11,ram_reg_bram_0_i_2__2_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_bram_0_i_2__2_n_13,ram_reg_bram_0_i_2__2_n_14,ram_reg_bram_0_i_2__2_n_15,ram_reg_bram_0_i_2__2_n_16,ram_reg_bram_0_i_2__2_n_17,ram_reg_bram_0_i_2__2_n_18,ADDRBWRADDR[10:9]}),
        .S({ram_reg_bram_0_i_5__2_n_5,ram_reg_bram_0_i_6__2_n_5,ram_reg_bram_0_i_7__4_n_5,ram_reg_bram_0_i_8__4_n_5,ram_reg_bram_0_i_9__4_n_5,ram_reg_bram_0_i_10__4_n_5,ram_reg_bram_0_i_11__2_n_5,ram_reg_bram_0_i_12_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_3__2
       (.CI(x_fu_232[0]),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_3__2_n_5,ram_reg_bram_0_i_3__2_n_6,ram_reg_bram_0_i_3__2_n_7,ram_reg_bram_0_i_3__2_n_8,ram_reg_bram_0_i_3__2_n_9,ram_reg_bram_0_i_3__2_n_10,ram_reg_bram_0_i_3__2_n_11,ram_reg_bram_0_i_3__2_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(ADDRBWRADDR[8:1]),
        .S({ram_reg_bram_0_i_14__1_n_5,ram_reg_bram_0_i_15__1_n_5,ram_reg_bram_0_i_16__1_n_5,ram_reg_bram_0_i_17__1_n_5,ram_reg_bram_0_i_18__1_n_5,ram_reg_bram_0_i_19_n_5,ram_reg_bram_0_i_20__3_n_5,ram_reg_bram_0_i_21__1_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_4
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [0]),
        .O(ADDRBWRADDR[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_5__2
       (.I0(\x_fu_232_reg[16]_1 [16]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_5__2_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_6__2
       (.I0(\x_fu_232_reg[16]_1 [15]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_6__2_n_5));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_bram_0_i_7__4
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [14]),
        .O(ram_reg_bram_0_i_7__4_n_5));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_bram_0_i_8__4
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [13]),
        .O(ram_reg_bram_0_i_8__4_n_5));
  LUT3 #(
    .INIT(8'h70)) 
    ram_reg_bram_0_i_9__4
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [12]),
        .O(ram_reg_bram_0_i_9__4_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_1 
       (.I0(out_y_reg_659),
        .I1(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_2_n_20 ),
        .O(or_ln585_fu_1011_p2));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_10 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [11]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_11 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [10]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_12 
       (.I0(\x_fu_232_reg[16]_1 [9]),
        .I1(ap_loop_init),
        .O(x_fu_232[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_13 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [8]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_13_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_14 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [15]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_14_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_15 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [14]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_15_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_16 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [13]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_16_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_17 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [12]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_17_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_18 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [11]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_18_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_19 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [10]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_19_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_2 
       (.CI(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_2_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_2_O_UNCONNECTED [7:1],\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_2_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_4_n_5 }));
  LUT3 #(
    .INIT(8'h8F)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_20 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [9]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_20_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_21 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [8]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_21_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_22 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [7]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_22_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_23 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [6]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_23_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_24 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [5]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_24_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_25 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [4]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_26 
       (.I0(\x_fu_232_reg[16]_1 [3]),
        .I1(ap_loop_init),
        .O(x_fu_232[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_27 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [2]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_27_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_28 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [1]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_28_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_29 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [7]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_29_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3 
       (.CI(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_5 ),
        .CI_TOP(1'b0),
        .CO({\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_6 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_7 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_8 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_9 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_10 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_11 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_n_12 }),
        .DI({\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_6_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_7_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_8_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_9_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_10_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_11_n_5 ,x_fu_232[9],\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_13_n_5 }),
        .O(\NLW_tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_3_O_UNCONNECTED [7:0]),
        .S({\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_14_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_15_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_16_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_17_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_18_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_19_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_20_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_21_n_5 }));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_30 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [6]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_30_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_31 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [5]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_31_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_32 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [4]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_32_n_5 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_33 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [3]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_33_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_34 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [2]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_34_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_35 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [1]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_35_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_36 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [0]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_36_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_4 
       (.I0(ap_loop_init),
        .I1(\x_fu_232_reg[16]_1 [16]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_4_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_6 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_7 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_8 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_9 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_10 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_11 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_n_12 }),
        .DI({\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_22_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_23_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_24_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_25_n_5 ,x_fu_232[3],\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_27_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_28_n_5 ,1'b0}),
        .O(\NLW_tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_5_O_UNCONNECTED [7:0]),
        .S({\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_29_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_30_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_31_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_32_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_33_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_34_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_35_n_5 ,\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_36_n_5 }));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_6 
       (.I0(\x_fu_232_reg[16]_1 [15]),
        .I1(ap_loop_init),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_7 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [14]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_8 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [13]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_9 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\x_fu_232_reg[16]_1 [12]),
        .O(\tmp_53_reg_3831_pp0_iter14_reg_reg[0]_srl15_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h78770F00)) 
    \x_fu_232[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(CO),
        .I3(valid_out[0]),
        .I4(\x_fu_232_reg[16]_1 [0]),
        .O(ap_loop_init_int_reg_0[0]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[10]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ADDRBWRADDR[10]),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [10]),
        .O(ap_loop_init_int_reg_0[10]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ram_reg_bram_0_i_2__2_n_18),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [11]),
        .O(ap_loop_init_int_reg_0[11]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[12]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ram_reg_bram_0_i_2__2_n_17),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [12]),
        .O(ap_loop_init_int_reg_0[12]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[13]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ram_reg_bram_0_i_2__2_n_16),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [13]),
        .O(ap_loop_init_int_reg_0[13]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[14]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ram_reg_bram_0_i_2__2_n_15),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [14]),
        .O(ap_loop_init_int_reg_0[14]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[15]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ram_reg_bram_0_i_2__2_n_14),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [15]),
        .O(ap_loop_init_int_reg_0[15]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[16]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ram_reg_bram_0_i_2__2_n_13),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [16]),
        .O(ap_loop_init_int_reg_0[16]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ADDRBWRADDR[1]),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [1]),
        .O(ap_loop_init_int_reg_0[1]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[2]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ADDRBWRADDR[2]),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [2]),
        .O(ap_loop_init_int_reg_0[2]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[3]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ADDRBWRADDR[3]),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [3]),
        .O(ap_loop_init_int_reg_0[3]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[4]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ADDRBWRADDR[4]),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [4]),
        .O(ap_loop_init_int_reg_0[4]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ADDRBWRADDR[5]),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [5]),
        .O(ap_loop_init_int_reg_0[5]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[6]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ADDRBWRADDR[6]),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [6]),
        .O(ap_loop_init_int_reg_0[6]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ADDRBWRADDR[7]),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [7]),
        .O(ap_loop_init_int_reg_0[7]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ADDRBWRADDR[8]),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [8]),
        .O(ap_loop_init_int_reg_0[8]));
  LUT6 #(
    .INIT(64'h7777F0770000F000)) 
    \x_fu_232[9]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(ADDRBWRADDR[9]),
        .I3(valid_out[0]),
        .I4(CO),
        .I5(\x_fu_232_reg[16]_1 [9]),
        .O(ap_loop_init_int_reg_0[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_22
   (\axi_last_fu_88_reg[0] ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp0_iter1_reg,
    push,
    E,
    SR,
    \icmp_ln166_reg_273_reg[0] ,
    D,
    \j_fu_80_reg[10] ,
    \icmp_ln166_reg_273_reg[0]_0 ,
    \ap_CS_fsm_reg[4] ,
    ap_rst_n_inv,
    ap_clk,
    \eol_reg_155_reg[0] ,
    \eol_reg_155_reg[0]_0 ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    Q,
    \data_p1_reg[0] ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
    \axi_last_fu_88_reg[0]_0 ,
    \icmp_ln166_reg_273_reg[0]_1 ,
    imgBayer_full_n,
    \eol_reg_155[0]_i_2_0 ,
    \j_fu_80_reg[10]_0 ,
    \j_fu_80[10]_i_4_0 ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0);
  output \axi_last_fu_88_reg[0] ;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg;
  output \ap_CS_fsm_reg[5] ;
  output ap_enable_reg_pp0_iter1_reg;
  output push;
  output [0:0]E;
  output [0:0]SR;
  output [0:0]\icmp_ln166_reg_273_reg[0] ;
  output [1:0]D;
  output [10:0]\j_fu_80_reg[10] ;
  output \icmp_ln166_reg_273_reg[0]_0 ;
  output \ap_CS_fsm_reg[4] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \eol_reg_155_reg[0] ;
  input \eol_reg_155_reg[0]_0 ;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [2:0]Q;
  input \data_p1_reg[0] ;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  input \axi_last_fu_88_reg[0]_0 ;
  input [0:0]\icmp_ln166_reg_273_reg[0]_1 ;
  input imgBayer_full_n;
  input \eol_reg_155[0]_i_2_0 ;
  input [10:0]\j_fu_80_reg[10]_0 ;
  input [10:0]\j_fu_80[10]_i_4_0 ;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[6]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_data_fu_84[9]_i_4_n_5 ;
  wire \axi_last_fu_88_reg[0] ;
  wire \axi_last_fu_88_reg[0]_0 ;
  wire \data_p1_reg[0] ;
  wire \eol_reg_155[0]_i_2_0 ;
  wire \eol_reg_155[0]_i_2_n_5 ;
  wire \eol_reg_155[0]_i_3_n_5 ;
  wire \eol_reg_155[0]_i_4_n_5 ;
  wire \eol_reg_155_reg[0] ;
  wire \eol_reg_155_reg[0]_0 ;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0;
  wire icmp_ln166_fu_195_p2;
  wire [0:0]\icmp_ln166_reg_273_reg[0] ;
  wire \icmp_ln166_reg_273_reg[0]_0 ;
  wire [0:0]\icmp_ln166_reg_273_reg[0]_1 ;
  wire imgBayer_full_n;
  wire \j_fu_80[10]_i_10_n_5 ;
  wire \j_fu_80[10]_i_11_n_5 ;
  wire \j_fu_80[10]_i_12_n_5 ;
  wire [10:0]\j_fu_80[10]_i_4_0 ;
  wire \j_fu_80[10]_i_5_n_5 ;
  wire \j_fu_80[10]_i_6_n_5 ;
  wire \j_fu_80[10]_i_7_n_5 ;
  wire \j_fu_80[10]_i_8_n_5 ;
  wire \j_fu_80[10]_i_9_n_5 ;
  wire \j_fu_80[6]_i_2_n_5 ;
  wire \j_fu_80[8]_i_2_n_5 ;
  wire \j_fu_80[8]_i_3_n_5 ;
  wire \j_fu_80[9]_i_2_n_5 ;
  wire [10:0]\j_fu_80_reg[10] ;
  wire [10:0]\j_fu_80_reg[10]_0 ;
  wire push;

  LUT6 #(
    .INIT(64'h0800080800000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\axi_last_fu_88_reg[0]_0 ),
        .I3(\icmp_ln166_reg_273_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(imgBayer_full_n),
        .O(push));
  LUT6 #(
    .INIT(64'hFFFF00004F404F40)) 
    ack_in_t_i_2
       (.I0(\eol_reg_155[0]_i_2_n_5 ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(\data_p1_reg[0] ),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[0]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0),
        .I2(\ap_CS_fsm[6]_i_2_n_5 ),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I3(\ap_CS_fsm[6]_i_2_n_5 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDD0D000000000000)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(\eol_reg_155[0]_i_3_n_5 ),
        .I1(imgBayer_full_n),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\icmp_ln166_reg_273_reg[0]_1 ),
        .I4(icmp_ln166_fu_195_p2),
        .I5(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .O(\ap_CS_fsm[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ap_done_cache_i_1__1
       (.I0(icmp_ln166_fu_195_p2),
        .I1(\j_fu_80[10]_i_5_n_5 ),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I1(\eol_reg_155[0]_i_2_n_5 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm[6]_i_2_n_5 ),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFF8F)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_init_int),
        .I1(\j_fu_80[10]_i_5_n_5 ),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm[6]_i_2_n_5 ),
        .O(ap_loop_init_int_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB00FBFBFB000000)) 
    \axi_data_fu_84[9]_i_1 
       (.I0(\axi_last_fu_88_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(imgBayer_full_n),
        .I3(\icmp_ln166_reg_273_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(\j_fu_80[8]_i_3_n_5 ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000051550000)) 
    \axi_data_fu_84[9]_i_3 
       (.I0(icmp_ln166_fu_195_p2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\axi_last_fu_88_reg[0]_0 ),
        .I3(\eol_reg_155_reg[0] ),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I5(\axi_data_fu_84[9]_i_4_n_5 ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hEA2A0000EA2AEA2A)) 
    \axi_data_fu_84[9]_i_4 
       (.I0(\eol_reg_155_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I3(\eol_reg_155[0]_i_2_0 ),
        .I4(\axi_last_fu_88_reg[0]_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\axi_data_fu_84[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hCCAACCAACC0CCCCC)) 
    \eol_reg_155[0]_i_1 
       (.I0(\eol_reg_155_reg[0] ),
        .I1(\eol_reg_155_reg[0]_0 ),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I3(\eol_reg_155[0]_i_2_n_5 ),
        .I4(ap_loop_init_int),
        .I5(\eol_reg_155[0]_i_3_n_5 ),
        .O(\axi_last_fu_88_reg[0] ));
  LUT6 #(
    .INIT(64'h0101010101FF0101)) 
    \eol_reg_155[0]_i_2 
       (.I0(\icmp_ln166_reg_273_reg[0]_1 ),
        .I1(icmp_ln166_fu_195_p2),
        .I2(\eol_reg_155[0]_i_4_n_5 ),
        .I3(imgBayer_full_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\axi_last_fu_88_reg[0]_0 ),
        .O(\eol_reg_155[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \eol_reg_155[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\axi_last_fu_88_reg[0]_0 ),
        .O(\eol_reg_155[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF00FFB8FFB8FF)) 
    \eol_reg_155[0]_i_4 
       (.I0(\eol_reg_155[0]_i_2_0 ),
        .I1(ap_loop_init_int),
        .I2(\eol_reg_155_reg[0]_0 ),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(\eol_reg_155_reg[0] ),
        .I5(\eol_reg_155[0]_i_3_n_5 ),
        .O(\eol_reg_155[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0),
        .I2(\ap_CS_fsm[6]_i_2_n_5 ),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hAA8AAA8ACCCCAA8A)) 
    \icmp_ln166_reg_273[0]_i_1 
       (.I0(icmp_ln166_fu_195_p2),
        .I1(\axi_last_fu_88_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(imgBayer_full_n),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(\icmp_ln166_reg_273_reg[0]_1 ),
        .O(\icmp_ln166_reg_273_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_80[0]_i_1 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_80_reg[10]_0 [0]),
        .O(\j_fu_80_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_fu_80[10]_i_1 
       (.I0(icmp_ln166_fu_195_p2),
        .I1(ap_loop_init_int),
        .I2(\j_fu_80[10]_i_5_n_5 ),
        .O(SR));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_80[10]_i_10 
       (.I0(\j_fu_80_reg[10]_0 [9]),
        .I1(\j_fu_80[10]_i_4_0 [9]),
        .I2(\j_fu_80_reg[10]_0 [7]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I5(\j_fu_80[10]_i_4_0 [7]),
        .O(\j_fu_80[10]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h95AA)) 
    \j_fu_80[10]_i_11 
       (.I0(\j_fu_80[10]_i_4_0 [3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_80_reg[10]_0 [3]),
        .O(\j_fu_80[10]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_80[10]_i_12 
       (.I0(\j_fu_80_reg[10]_0 [4]),
        .I1(\j_fu_80[10]_i_4_0 [4]),
        .I2(\j_fu_80_reg[10]_0 [5]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I5(\j_fu_80[10]_i_4_0 [5]),
        .O(\j_fu_80[10]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \j_fu_80[10]_i_2 
       (.I0(icmp_ln166_fu_195_p2),
        .I1(\j_fu_80[10]_i_5_n_5 ),
        .O(\icmp_ln166_reg_273_reg[0] ));
  LUT6 #(
    .INIT(64'h00006AAA6AAA6AAA)) 
    \j_fu_80[10]_i_3 
       (.I0(\j_fu_80_reg[10]_0 [10]),
        .I1(\j_fu_80_reg[10]_0 [8]),
        .I2(\j_fu_80[10]_i_6_n_5 ),
        .I3(\j_fu_80_reg[10]_0 [9]),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .O(\j_fu_80_reg[10] [10]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \j_fu_80[10]_i_4 
       (.I0(\j_fu_80[10]_i_7_n_5 ),
        .I1(\j_fu_80[10]_i_8_n_5 ),
        .I2(\j_fu_80[10]_i_9_n_5 ),
        .I3(\j_fu_80[10]_i_10_n_5 ),
        .I4(\j_fu_80[10]_i_11_n_5 ),
        .I5(\j_fu_80[10]_i_12_n_5 ),
        .O(icmp_ln166_fu_195_p2));
  LUT6 #(
    .INIT(64'h0404FF04FFFFFFFF)) 
    \j_fu_80[10]_i_5 
       (.I0(\axi_last_fu_88_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(imgBayer_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(\icmp_ln166_reg_273_reg[0]_1 ),
        .I5(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .O(\j_fu_80[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \j_fu_80[10]_i_6 
       (.I0(\j_fu_80_reg[10]_0 [7]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_80_reg[10]_0 [5]),
        .I4(\j_fu_80[8]_i_2_n_5 ),
        .I5(\j_fu_80_reg[10]_0 [6]),
        .O(\j_fu_80[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_80[10]_i_7 
       (.I0(\j_fu_80_reg[10]_0 [6]),
        .I1(\j_fu_80[10]_i_4_0 [6]),
        .I2(\j_fu_80_reg[10]_0 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I5(\j_fu_80[10]_i_4_0 [8]),
        .O(\j_fu_80[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \j_fu_80[10]_i_8 
       (.I0(\j_fu_80_reg[10]_0 [2]),
        .I1(\j_fu_80[10]_i_4_0 [2]),
        .I2(\j_fu_80_reg[10]_0 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I5(\j_fu_80[10]_i_4_0 [10]),
        .O(\j_fu_80[10]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_80[10]_i_9 
       (.I0(\j_fu_80_reg[10]_0 [0]),
        .I1(\j_fu_80[10]_i_4_0 [0]),
        .I2(\j_fu_80_reg[10]_0 [1]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I5(\j_fu_80[10]_i_4_0 [1]),
        .O(\j_fu_80[10]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    \j_fu_80[1]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [0]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_80_reg[10]_0 [1]),
        .O(\j_fu_80_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h06660AAA)) 
    \j_fu_80[2]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [2]),
        .I1(\j_fu_80_reg[10]_0 [1]),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(\j_fu_80_reg[10]_0 [0]),
        .O(\j_fu_80_reg[10] [2]));
  LUT6 #(
    .INIT(64'h06660AAA0AAA0AAA)) 
    \j_fu_80[3]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [3]),
        .I1(\j_fu_80_reg[10]_0 [0]),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_80_reg[10]_0 [1]),
        .I5(\j_fu_80_reg[10]_0 [2]),
        .O(\j_fu_80_reg[10] [3]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \j_fu_80[4]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [4]),
        .I1(\j_fu_80_reg[10]_0 [2]),
        .I2(\j_fu_80_reg[10]_0 [1]),
        .I3(\j_fu_80[8]_i_3_n_5 ),
        .I4(\j_fu_80_reg[10]_0 [0]),
        .I5(\j_fu_80_reg[10]_0 [3]),
        .O(\j_fu_80_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h8F707070)) 
    \j_fu_80[5]_i_1 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_80_reg[10]_0 [5]),
        .I3(\j_fu_80[6]_i_2_n_5 ),
        .I4(\j_fu_80_reg[10]_0 [4]),
        .O(\j_fu_80_reg[10] [5]));
  LUT6 #(
    .INIT(64'h00006AAA6AAA6AAA)) 
    \j_fu_80[6]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [6]),
        .I1(\j_fu_80_reg[10]_0 [4]),
        .I2(\j_fu_80[6]_i_2_n_5 ),
        .I3(\j_fu_80_reg[10]_0 [5]),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .O(\j_fu_80_reg[10] [6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \j_fu_80[6]_i_2 
       (.I0(\j_fu_80_reg[10]_0 [3]),
        .I1(\j_fu_80_reg[10]_0 [0]),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_80_reg[10]_0 [1]),
        .I5(\j_fu_80_reg[10]_0 [2]),
        .O(\j_fu_80[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h152A2A2A2A2A2A2A)) 
    \j_fu_80[7]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [7]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_80_reg[10]_0 [5]),
        .I4(\j_fu_80[8]_i_2_n_5 ),
        .I5(\j_fu_80_reg[10]_0 [6]),
        .O(\j_fu_80_reg[10] [7]));
  LUT6 #(
    .INIT(64'h00006AAA0000AAAA)) 
    \j_fu_80[8]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [8]),
        .I1(\j_fu_80_reg[10]_0 [6]),
        .I2(\j_fu_80[8]_i_2_n_5 ),
        .I3(\j_fu_80_reg[10]_0 [5]),
        .I4(\j_fu_80[8]_i_3_n_5 ),
        .I5(\j_fu_80_reg[10]_0 [7]),
        .O(\j_fu_80_reg[10] [8]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_fu_80[8]_i_2 
       (.I0(\j_fu_80_reg[10]_0 [4]),
        .I1(\j_fu_80_reg[10]_0 [2]),
        .I2(\j_fu_80_reg[10]_0 [1]),
        .I3(\j_fu_80[8]_i_3_n_5 ),
        .I4(\j_fu_80_reg[10]_0 [0]),
        .I5(\j_fu_80_reg[10]_0 [3]),
        .O(\j_fu_80[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_80[8]_i_3 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\j_fu_80[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h152A2A2A2A2A2A2A)) 
    \j_fu_80[9]_i_1 
       (.I0(\j_fu_80_reg[10]_0 [9]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_80_reg[10]_0 [7]),
        .I4(\j_fu_80[9]_i_2_n_5 ),
        .I5(\j_fu_80_reg[10]_0 [8]),
        .O(\j_fu_80_reg[10] [9]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \j_fu_80[9]_i_2 
       (.I0(\j_fu_80_reg[10]_0 [6]),
        .I1(\j_fu_80_reg[10]_0 [4]),
        .I2(\j_fu_80[6]_i_2_n_5 ),
        .I3(\j_fu_80_reg[10]_0 [5]),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .O(\j_fu_80[9]_i_2_n_5 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23
   (\ap_CS_fsm_reg[2] ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
    D,
    E,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
    sof_reg_79,
    \d_read_reg_22_reg[0] );
  output \ap_CS_fsm_reg[2] ;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  output [1:0]D;
  output [0:0]E;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  input sof_reg_79;
  input [2:0]\d_read_reg_22_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [2:0]\d_read_reg_22_reg[0] ;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire sof_reg_79;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hA2000000)) 
    ack_in_t_i_3
       (.I0(\d_read_reg_22_reg[0] [1]),
        .I1(sof_reg_79),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I4(Q),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hFBAAFBFFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\d_read_reg_22_reg[0] [0]),
        .I1(sof_reg_79),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\d_read_reg_22_reg[0] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h08A80808)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(\d_read_reg_22_reg[0] [1]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(sof_reg_79),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    ap_done_cache_i_1__0
       (.I0(ap_loop_init_int),
        .I1(sof_reg_79),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FF57F55)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(Q),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(sof_reg_79),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAEFFAEAAAAAAAAAA)) 
    \d_read_reg_22[10]_i_1 
       (.I0(\d_read_reg_22_reg[0] [2]),
        .I1(sof_reg_79),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\d_read_reg_22_reg[0] [1]),
        .O(E));
  LUT4 #(
    .INIT(16'hEEAE)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_i_1
       (.I0(\d_read_reg_22_reg[0] [0]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I2(sof_reg_79),
        .I3(ap_loop_init_int),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \sof_reg_79[0]_i_1 
       (.I0(Q),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(sof_reg_79),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24
   (ap_loop_init_int_reg_0,
    E,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
    D,
    \ap_CS_fsm_reg[7] ,
    \data_p1_reg[0] ,
    \axi_last_4_reg_99_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
    Q,
    eol_1_reg_110,
    ap_rst_n,
    ap_loop_init_int_reg_1,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
    s_axis_video_TLAST_int_regslice,
    select_ln188_reg_380,
    axi_last_4_loc_fu_86);
  output ap_loop_init_int_reg_0;
  output [0:0]E;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  output [1:0]D;
  output \ap_CS_fsm_reg[7] ;
  output \data_p1_reg[0] ;
  output \axi_last_4_reg_99_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  input [2:0]Q;
  input eol_1_reg_110;
  input ap_rst_n;
  input [0:0]ap_loop_init_int_reg_1;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  input s_axis_video_TLAST_int_regslice;
  input select_ln188_reg_380;
  input axi_last_4_loc_fu_86;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_block_state1_pp0_stage0_iter0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_loop_init_int_i_1__4_n_5;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_4_loc_fu_86;
  wire \axi_last_4_loc_fu_86[0]_i_2_n_5 ;
  wire \axi_last_4_reg_99_reg[0] ;
  wire \data_p1_reg[0] ;
  wire eol_1_reg_110;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  wire p_3_in;
  wire s_axis_video_TLAST_int_regslice;
  wire select_ln188_reg_380;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h20002A00)) 
    ack_in_t_i_4
       (.I0(ap_loop_init_int_reg_1),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I4(eol_1_reg_110),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY));
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(p_3_in),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I3(eol_1_reg_110),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'hA808A8A8A8080808)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[2]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(ap_loop_init_int_reg_0),
        .I5(eol_1_reg_110),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_done_cache_i_1__2
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I1(ap_loop_init_int_reg_0),
        .I2(eol_1_reg_110),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7FFFF55F755FF55)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int_reg_1),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I5(eol_1_reg_110),
        .O(ap_loop_init_int_i_1__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_5),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF8FF888888888888)) 
    \axi_data_2_fu_78[9]_i_1 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .I1(Q[0]),
        .I2(ap_loop_init_int_reg_0),
        .I3(eol_1_reg_110),
        .I4(Q[2]),
        .I5(ap_block_state1_pp0_stage0_iter0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hCCCCC808)) 
    \axi_data_2_fu_78[9]_i_3 
       (.I0(eol_1_reg_110),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(ap_loop_init_int_reg_1),
        .O(ap_block_state1_pp0_stage0_iter0));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_4_loc_fu_86[0]_i_1 
       (.I0(eol_1_reg_110),
        .I1(\axi_last_4_loc_fu_86[0]_i_2_n_5 ),
        .I2(select_ln188_reg_380),
        .I3(p_3_in),
        .I4(Q[2]),
        .I5(axi_last_4_loc_fu_86),
        .O(\axi_last_4_reg_99_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi_last_4_loc_fu_86[0]_i_2 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .O(\axi_last_4_loc_fu_86[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08880000)) 
    \axi_last_4_reg_99[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(ap_loop_init_int_reg_1),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I5(eol_1_reg_110),
        .O(\data_p1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAABAFABA)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(eol_1_reg_110),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .O(\ap_CS_fsm_reg[7] ));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3
   (\sof_reg_88_reg[0] ,
    \sof_2_reg_133_reg[0] ,
    E,
    icmp_ln230_fu_153_p2,
    D,
    axi_last_fu_169_p2,
    \j_fu_76_reg[10] ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1,
    ap_rst_n_inv,
    ap_clk,
    \sof_2_reg_133_reg[0]_0 ,
    and_ln228_reg_207,
    Q,
    MultiPixStream2AXIvideo_U0_ap_start,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
    \sof_2_reg_133_reg[0]_1 ,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_rst_n,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2,
    SR,
    m_axis_video_TREADY_int_regslice,
    imgUnzip_empty_n,
    ap_enable_reg_pp0_iter1,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_3,
    \icmp_ln230_reg_197_reg[0] ,
    \j_fu_76_reg[10]_0 ,
    \axi_last_reg_201_reg[0] );
  output \sof_reg_88_reg[0] ;
  output \sof_2_reg_133_reg[0] ;
  output [0:0]E;
  output icmp_ln230_fu_153_p2;
  output [1:0]D;
  output axi_last_fu_169_p2;
  output [10:0]\j_fu_76_reg[10] ;
  output [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input \sof_2_reg_133_reg[0]_0 ;
  input and_ln228_reg_207;
  input [1:0]Q;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  input \sof_2_reg_133_reg[0]_1 ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_rst_n;
  input [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2;
  input [0:0]SR;
  input m_axis_video_TREADY_int_regslice;
  input imgUnzip_empty_n;
  input ap_enable_reg_pp0_iter1;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_3;
  input [10:0]\icmp_ln230_reg_197_reg[0] ;
  input [10:0]\j_fu_76_reg[10]_0 ;
  input [11:0]\axi_last_reg_201_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SR;
  wire and_ln228_reg_207;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_fu_169_p2;
  wire \axi_last_reg_201[0]_i_2_n_5 ;
  wire \axi_last_reg_201[0]_i_3_n_5 ;
  wire \axi_last_reg_201[0]_i_4_n_5 ;
  wire \axi_last_reg_201[0]_i_5_n_5 ;
  wire \axi_last_reg_201[0]_i_6_n_5 ;
  wire \axi_last_reg_201[0]_i_7_n_5 ;
  wire [11:0]\axi_last_reg_201_reg[0] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_3;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  wire icmp_ln230_fu_153_p2;
  wire \icmp_ln230_reg_197[0]_i_3_n_5 ;
  wire \icmp_ln230_reg_197[0]_i_4_n_5 ;
  wire \icmp_ln230_reg_197[0]_i_5_n_5 ;
  wire \icmp_ln230_reg_197[0]_i_6_n_5 ;
  wire \icmp_ln230_reg_197[0]_i_7_n_5 ;
  wire \icmp_ln230_reg_197[0]_i_8_n_5 ;
  wire \icmp_ln230_reg_197[0]_i_9_n_5 ;
  wire [10:0]\icmp_ln230_reg_197_reg[0] ;
  wire imgUnzip_empty_n;
  wire \j_fu_76[10]_i_4_n_5 ;
  wire \j_fu_76[10]_i_5_n_5 ;
  wire \j_fu_76[4]_i_2_n_5 ;
  wire \j_fu_76[6]_i_2_n_5 ;
  wire \j_fu_76[7]_i_2_n_5 ;
  wire [10:0]\j_fu_76_reg[10] ;
  wire [10:0]\j_fu_76_reg[10]_0 ;
  wire m_axis_video_TREADY_int_regslice;
  wire \sof_2_reg_133_reg[0] ;
  wire \sof_2_reg_133_reg[0]_0 ;
  wire \sof_2_reg_133_reg[0]_1 ;
  wire \sof_reg_88_reg[0] ;

  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(SR),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__4
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'hEC20)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(icmp_ln230_fu_153_p2),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__6
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76[10]_i_4_n_5 ),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .O(ap_loop_init_int_i_1__6_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000002D0000)) 
    \axi_last_reg_201[0]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [6]),
        .I1(\j_fu_76[4]_i_2_n_5 ),
        .I2(\axi_last_reg_201_reg[0] [6]),
        .I3(\axi_last_reg_201[0]_i_2_n_5 ),
        .I4(\axi_last_reg_201[0]_i_3_n_5 ),
        .I5(\axi_last_reg_201[0]_i_4_n_5 ),
        .O(axi_last_fu_169_p2));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \axi_last_reg_201[0]_i_2 
       (.I0(\j_fu_76_reg[10]_0 [7]),
        .I1(\axi_last_reg_201_reg[0] [7]),
        .I2(\j_fu_76_reg[10]_0 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\axi_last_reg_201_reg[0] [8]),
        .O(\axi_last_reg_201[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000090005050009)) 
    \axi_last_reg_201[0]_i_3 
       (.I0(\axi_last_reg_201_reg[0] [10]),
        .I1(\j_fu_76_reg[10]_0 [10]),
        .I2(\axi_last_reg_201_reg[0] [11]),
        .I3(\j_fu_76_reg[10]_0 [9]),
        .I4(\j_fu_76[4]_i_2_n_5 ),
        .I5(\axi_last_reg_201_reg[0] [9]),
        .O(\axi_last_reg_201[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \axi_last_reg_201[0]_i_4 
       (.I0(\axi_last_reg_201[0]_i_5_n_5 ),
        .I1(\axi_last_reg_201_reg[0] [3]),
        .I2(\axi_last_reg_201[0]_i_6_n_5 ),
        .I3(\axi_last_reg_201_reg[0] [0]),
        .I4(\icmp_ln230_reg_197[0]_i_9_n_5 ),
        .I5(\axi_last_reg_201[0]_i_7_n_5 ),
        .O(\axi_last_reg_201[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \axi_last_reg_201[0]_i_5 
       (.I0(\j_fu_76_reg[10]_0 [4]),
        .I1(\axi_last_reg_201_reg[0] [4]),
        .I2(\j_fu_76_reg[10]_0 [5]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\axi_last_reg_201_reg[0] [5]),
        .O(\axi_last_reg_201[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \axi_last_reg_201[0]_i_6 
       (.I0(\j_fu_76_reg[10]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .O(\axi_last_reg_201[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \axi_last_reg_201[0]_i_7 
       (.I0(\j_fu_76_reg[10]_0 [2]),
        .I1(\axi_last_reg_201_reg[0] [2]),
        .I2(\j_fu_76_reg[10]_0 [1]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\axi_last_reg_201_reg[0] [1]),
        .O(\axi_last_reg_201[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'hFFD0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_i_1
       (.I0(icmp_ln230_fu_153_p2),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'h0004040000040004)) 
    \icmp_ln230_reg_197[0]_i_2 
       (.I0(\icmp_ln230_reg_197[0]_i_3_n_5 ),
        .I1(\icmp_ln230_reg_197[0]_i_4_n_5 ),
        .I2(\icmp_ln230_reg_197[0]_i_5_n_5 ),
        .I3(\icmp_ln230_reg_197_reg[0] [6]),
        .I4(\j_fu_76[4]_i_2_n_5 ),
        .I5(\j_fu_76_reg[10]_0 [6]),
        .O(icmp_ln230_fu_153_p2));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln230_reg_197[0]_i_3 
       (.I0(\j_fu_76_reg[10]_0 [10]),
        .I1(\icmp_ln230_reg_197_reg[0] [10]),
        .I2(\j_fu_76_reg[10]_0 [9]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\icmp_ln230_reg_197_reg[0] [9]),
        .O(\icmp_ln230_reg_197[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0041000000000041)) 
    \icmp_ln230_reg_197[0]_i_4 
       (.I0(\icmp_ln230_reg_197[0]_i_6_n_5 ),
        .I1(\icmp_ln230_reg_197_reg[0] [5]),
        .I2(\icmp_ln230_reg_197[0]_i_7_n_5 ),
        .I3(\icmp_ln230_reg_197[0]_i_8_n_5 ),
        .I4(\icmp_ln230_reg_197_reg[0] [0]),
        .I5(\icmp_ln230_reg_197[0]_i_9_n_5 ),
        .O(\icmp_ln230_reg_197[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln230_reg_197[0]_i_5 
       (.I0(\j_fu_76_reg[10]_0 [8]),
        .I1(\icmp_ln230_reg_197_reg[0] [8]),
        .I2(\j_fu_76_reg[10]_0 [7]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\icmp_ln230_reg_197_reg[0] [7]),
        .O(\icmp_ln230_reg_197[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln230_reg_197[0]_i_6 
       (.I0(\j_fu_76_reg[10]_0 [4]),
        .I1(\icmp_ln230_reg_197_reg[0] [4]),
        .I2(\j_fu_76_reg[10]_0 [3]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\icmp_ln230_reg_197_reg[0] [3]),
        .O(\icmp_ln230_reg_197[0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln230_reg_197[0]_i_7 
       (.I0(\j_fu_76_reg[10]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .O(\icmp_ln230_reg_197[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln230_reg_197[0]_i_8 
       (.I0(\j_fu_76_reg[10]_0 [2]),
        .I1(\icmp_ln230_reg_197_reg[0] [2]),
        .I2(\j_fu_76_reg[10]_0 [1]),
        .I3(ap_loop_init_int),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(\icmp_ln230_reg_197_reg[0] [1]),
        .O(\icmp_ln230_reg_197[0]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln230_reg_197[0]_i_9 
       (.I0(\j_fu_76_reg[10]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .O(\icmp_ln230_reg_197[0]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_76[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_76_reg[10]_0 [0]),
        .O(\j_fu_76_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \j_fu_76[10]_i_1 
       (.I0(icmp_ln230_fu_153_p2),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_76[10]_i_2 
       (.I0(\j_fu_76[10]_i_4_n_5 ),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(icmp_ln230_fu_153_p2),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \j_fu_76[10]_i_3 
       (.I0(\j_fu_76_reg[10]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_76_reg[10]_0 [8]),
        .I3(\j_fu_76[10]_i_5_n_5 ),
        .I4(\j_fu_76_reg[10]_0 [9]),
        .O(\j_fu_76_reg[10] [10]));
  LUT5 #(
    .INIT(32'h00007F00)) 
    \j_fu_76[10]_i_4 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(imgUnzip_empty_n),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_3),
        .O(\j_fu_76[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \j_fu_76[10]_i_5 
       (.I0(\j_fu_76_reg[10]_0 [7]),
        .I1(\j_fu_76[7]_i_2_n_5 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_76_reg[10]_0 [5]),
        .I5(\j_fu_76_reg[10]_0 [6]),
        .O(\j_fu_76[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_76[1]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_76_reg[10]_0 [1]),
        .O(\j_fu_76_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_76[2]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [2]),
        .I1(\j_fu_76_reg[10]_0 [1]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10]_0 [0]),
        .O(\j_fu_76_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \j_fu_76[3]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [3]),
        .I1(\j_fu_76_reg[10]_0 [0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10]_0 [1]),
        .I4(\j_fu_76_reg[10]_0 [2]),
        .O(\j_fu_76_reg[10] [3]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \j_fu_76[4]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [4]),
        .I1(\j_fu_76_reg[10]_0 [2]),
        .I2(\j_fu_76_reg[10]_0 [1]),
        .I3(\j_fu_76[4]_i_2_n_5 ),
        .I4(\j_fu_76_reg[10]_0 [0]),
        .I5(\j_fu_76_reg[10]_0 [3]),
        .O(\j_fu_76_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_76[4]_i_2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\j_fu_76[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \j_fu_76[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_76_reg[10]_0 [5]),
        .I2(\j_fu_76[6]_i_2_n_5 ),
        .I3(\j_fu_76_reg[10]_0 [4]),
        .O(\j_fu_76_reg[10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \j_fu_76[6]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [6]),
        .I1(\j_fu_76_reg[10]_0 [5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10]_0 [4]),
        .I4(\j_fu_76[6]_i_2_n_5 ),
        .O(\j_fu_76_reg[10] [6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \j_fu_76[6]_i_2 
       (.I0(\j_fu_76_reg[10]_0 [3]),
        .I1(\j_fu_76_reg[10]_0 [0]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_76_reg[10]_0 [1]),
        .I5(\j_fu_76_reg[10]_0 [2]),
        .O(\j_fu_76[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \j_fu_76[7]_i_1 
       (.I0(\j_fu_76_reg[10]_0 [7]),
        .I1(\j_fu_76[7]_i_2_n_5 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_76_reg[10]_0 [5]),
        .I4(\j_fu_76_reg[10]_0 [6]),
        .O(\j_fu_76_reg[10] [7]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_fu_76[7]_i_2 
       (.I0(\j_fu_76_reg[10]_0 [4]),
        .I1(\j_fu_76_reg[10]_0 [2]),
        .I2(\j_fu_76_reg[10]_0 [1]),
        .I3(\j_fu_76[4]_i_2_n_5 ),
        .I4(\j_fu_76_reg[10]_0 [0]),
        .I5(\j_fu_76_reg[10]_0 [3]),
        .O(\j_fu_76[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \j_fu_76[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_76_reg[10]_0 [8]),
        .I2(\j_fu_76[10]_i_5_n_5 ),
        .O(\j_fu_76_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \j_fu_76[9]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_76_reg[10]_0 [9]),
        .I2(\j_fu_76[10]_i_5_n_5 ),
        .I3(\j_fu_76_reg[10]_0 [8]),
        .O(\j_fu_76_reg[10] [9]));
  LUT6 #(
    .INIT(64'h00000000BAAA8AAA)) 
    \sof_2_reg_133[0]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .I1(\j_fu_76[10]_i_4_n_5 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\sof_2_reg_133_reg[0]_0 ),
        .I5(\sof_2_reg_133_reg[0]_1 ),
        .O(\sof_2_reg_133_reg[0] ));
  LUT5 #(
    .INIT(32'hCFCACACA)) 
    \sof_reg_88[0]_i_1 
       (.I0(\sof_2_reg_133_reg[0]_0 ),
        .I1(and_ln228_reg_207),
        .I2(ap_NS_fsm1),
        .I3(Q[0]),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(\sof_reg_88_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \sof_reg_88[0]_i_2 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(\j_fu_76[10]_i_4_n_5 ),
        .O(ap_NS_fsm1));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8
   (ap_done_cache,
    \ap_CS_fsm_reg[2] ,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg,
    icmp_ln633_fu_843_p2,
    \cmp161_i_reg_2138_reg[0] ,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0,
    ap_loop_init,
    E,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1,
    D,
    \cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep ,
    \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] ,
    \cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 ,
    \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] ,
    \cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 ,
    \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] ,
    \cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 ,
    \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] ,
    \cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 ,
    \cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 ,
    \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] ,
    \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] ,
    \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] ,
    and_ln833_fu_905_p2,
    address1,
    icmp_ln772_fu_893_p2,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready,
    CO,
    ap_done_cache_reg_0,
    ap_done_cache_reg_1,
    ap_clk,
    Q,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    SR,
    \cmp161_i_reg_2138_reg[0]_0 ,
    ap_rst_n,
    \p_0_0_0948_21437_i_fu_280_reg[0] ,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    icmp_ln643_reg_2122,
    \p_0_1_0_0_09151502_i_fu_228_reg[0] ,
    icmp_ln643_reg_2122_pp0_iter1_reg,
    \p_0_0_0948_114981509_i_fu_244_reg[9] ,
    \p_0_0_0948_114981509_i_fu_244_reg[9]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[0]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[9] ,
    \p_0_0_0948_21437_i_fu_280_reg[9]_0 ,
    \p_0_0_0948_21437_i_fu_280_reg[9]_1 ,
    \p_0_2_0_0_09101516_i_fu_256_reg[9] ,
    \p_0_0_0950_21431_i_fu_272_reg[9] ,
    \p_0_0_0950_21431_i_fu_272_reg[9]_0 ,
    \p_0_0_0950_21431_i_fu_272_reg[9]_1 ,
    \p_0_0_0_0_09081512_i_fu_248_reg[9] ,
    \p_0_0_09481407_i_fu_268_reg[9] ,
    \p_0_0_09481407_i_fu_268_reg[9]_0 ,
    \p_0_0_09481407_i_fu_268_reg[9]_1 ,
    \p_0_2_0_0_09161504_i_fu_232_reg[9] ,
    \p_0_0_09501401_i_fu_260_reg[9] ,
    \p_0_0_09501401_i_fu_260_reg[9]_0 ,
    \p_0_0_09501401_i_fu_260_reg[9]_1 ,
    \p_0_0_0_0_09141500_i_fu_224_reg[9] ,
    \p_0_0_09491404_i_fu_264_reg[9] ,
    \p_0_0_09491404_i_fu_264_reg[9]_0 ,
    \p_0_0_09491404_i_fu_264_reg[9]_1 ,
    \p_0_0_0949_21434_i_fu_276_reg[9] ,
    \p_0_0_0949_21434_i_fu_276_reg[9]_0 ,
    \p_0_0_0949_21434_i_fu_276_reg[9]_1 ,
    \p_0_1_0_0_09151502_i_fu_228_reg[9] ,
    q1,
    \p_0_0_0949_114961507_i_fu_240_reg[9] ,
    \p_0_0_0949_114961507_i_fu_240_reg[9]_0 ,
    \p_0_0_0950_114941505_i_fu_236_reg[9] ,
    \p_0_0_0950_114941505_i_fu_236_reg[9]_0 ,
    \icmp_ln643_reg_2122_reg[0] ,
    ram_reg_bram_1,
    cmp203_i_reg_550,
    \icmp_ln633_reg_2118_reg[0] ,
    \icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0 ,
    \icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_0 ,
    \icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_1 );
  output ap_done_cache;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg;
  output icmp_ln633_fu_843_p2;
  output \cmp161_i_reg_2138_reg[0] ;
  output [0:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0;
  output ap_loop_init;
  output [0:0]E;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]ap_enable_reg_pp0_iter2_reg;
  output [0:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1;
  output [9:0]D;
  output [9:0]\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep ;
  output [9:0]\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] ;
  output [9:0]\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 ;
  output [9:0]\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] ;
  output [9:0]\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 ;
  output [9:0]\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] ;
  output [9:0]\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 ;
  output [9:0]\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] ;
  output [9:0]\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 ;
  output [9:0]\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 ;
  output [9:0]\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] ;
  output [9:0]\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] ;
  output [9:0]\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] ;
  output and_ln833_fu_905_p2;
  output [10:0]address1;
  output icmp_ln772_fu_893_p2;
  output grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready;
  output [0:0]CO;
  input ap_done_cache_reg_0;
  input ap_done_cache_reg_1;
  input ap_clk;
  input [1:0]Q;
  input grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input [0:0]SR;
  input \cmp161_i_reg_2138_reg[0]_0 ;
  input ap_rst_n;
  input \p_0_0_0948_21437_i_fu_280_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln643_reg_2122;
  input \p_0_1_0_0_09151502_i_fu_228_reg[0] ;
  input icmp_ln643_reg_2122_pp0_iter1_reg;
  input [9:0]\p_0_0_0948_114981509_i_fu_244_reg[9] ;
  input [9:0]\p_0_0_0948_114981509_i_fu_244_reg[9]_0 ;
  input \p_0_0_0948_21437_i_fu_280_reg[0]_0 ;
  input [9:0]\p_0_0_0948_21437_i_fu_280_reg[9] ;
  input [9:0]\p_0_0_0948_21437_i_fu_280_reg[9]_0 ;
  input [9:0]\p_0_0_0948_21437_i_fu_280_reg[9]_1 ;
  input [9:0]\p_0_2_0_0_09101516_i_fu_256_reg[9] ;
  input [9:0]\p_0_0_0950_21431_i_fu_272_reg[9] ;
  input [9:0]\p_0_0_0950_21431_i_fu_272_reg[9]_0 ;
  input [9:0]\p_0_0_0950_21431_i_fu_272_reg[9]_1 ;
  input [9:0]\p_0_0_0_0_09081512_i_fu_248_reg[9] ;
  input [9:0]\p_0_0_09481407_i_fu_268_reg[9] ;
  input [9:0]\p_0_0_09481407_i_fu_268_reg[9]_0 ;
  input [9:0]\p_0_0_09481407_i_fu_268_reg[9]_1 ;
  input [9:0]\p_0_2_0_0_09161504_i_fu_232_reg[9] ;
  input [9:0]\p_0_0_09501401_i_fu_260_reg[9] ;
  input [9:0]\p_0_0_09501401_i_fu_260_reg[9]_0 ;
  input [9:0]\p_0_0_09501401_i_fu_260_reg[9]_1 ;
  input [9:0]\p_0_0_0_0_09141500_i_fu_224_reg[9] ;
  input [9:0]\p_0_0_09491404_i_fu_264_reg[9] ;
  input [9:0]\p_0_0_09491404_i_fu_264_reg[9]_0 ;
  input [9:0]\p_0_0_09491404_i_fu_264_reg[9]_1 ;
  input [9:0]\p_0_0_0949_21434_i_fu_276_reg[9] ;
  input [9:0]\p_0_0_0949_21434_i_fu_276_reg[9]_0 ;
  input [9:0]\p_0_0_0949_21434_i_fu_276_reg[9]_1 ;
  input [9:0]\p_0_1_0_0_09151502_i_fu_228_reg[9] ;
  input [9:0]q1;
  input [9:0]\p_0_0_0949_114961507_i_fu_240_reg[9] ;
  input [9:0]\p_0_0_0949_114961507_i_fu_240_reg[9]_0 ;
  input [9:0]\p_0_0_0950_114941505_i_fu_236_reg[9] ;
  input [9:0]\p_0_0_0950_114941505_i_fu_236_reg[9]_0 ;
  input [10:0]\icmp_ln643_reg_2122_reg[0] ;
  input [10:0]ram_reg_bram_1;
  input cmp203_i_reg_550;
  input [10:0]\icmp_ln633_reg_2118_reg[0] ;
  input \icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0 ;
  input [0:0]\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_0 ;
  input [0:0]\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_1 ;

  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [10:0]address1;
  wire and_ln833_fu_905_p2;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire [0:0]ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_rst_n;
  wire [8:8]ap_sig_allocacmp_z;
  wire \cmp161_i_reg_2138[0]_i_2_n_5 ;
  wire \cmp161_i_reg_2138[0]_i_3_n_5 ;
  wire \cmp161_i_reg_2138[0]_i_4_n_5 ;
  wire \cmp161_i_reg_2138[0]_i_5_n_5 ;
  wire [9:0]\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep ;
  wire [9:0]\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 ;
  wire [9:0]\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 ;
  wire [9:0]\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 ;
  wire [9:0]\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 ;
  wire [9:0]\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 ;
  wire \cmp161_i_reg_2138_reg[0] ;
  wire \cmp161_i_reg_2138_reg[0]_0 ;
  wire cmp203_i_reg_550;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg;
  wire [0:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0;
  wire [0:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1;
  wire icmp_ln633_fu_843_p2;
  wire \icmp_ln633_reg_2118[0]_i_2_n_5 ;
  wire \icmp_ln633_reg_2118[0]_i_3_n_5 ;
  wire \icmp_ln633_reg_2118[0]_i_5_n_5 ;
  wire \icmp_ln633_reg_2118[0]_i_6_n_5 ;
  wire \icmp_ln633_reg_2118[0]_i_7_n_5 ;
  wire [10:0]\icmp_ln633_reg_2118_reg[0] ;
  wire icmp_ln643_reg_2122;
  wire \icmp_ln643_reg_2122[0]_i_10_n_5 ;
  wire \icmp_ln643_reg_2122[0]_i_11_n_5 ;
  wire \icmp_ln643_reg_2122[0]_i_12_n_5 ;
  wire \icmp_ln643_reg_2122[0]_i_13_n_5 ;
  wire \icmp_ln643_reg_2122[0]_i_14_n_5 ;
  wire \icmp_ln643_reg_2122[0]_i_3_n_5 ;
  wire \icmp_ln643_reg_2122[0]_i_4_n_5 ;
  wire \icmp_ln643_reg_2122[0]_i_5_n_5 ;
  wire \icmp_ln643_reg_2122[0]_i_6_n_5 ;
  wire \icmp_ln643_reg_2122[0]_i_7_n_5 ;
  wire \icmp_ln643_reg_2122[0]_i_8_n_5 ;
  wire \icmp_ln643_reg_2122[0]_i_9_n_5 ;
  wire icmp_ln643_reg_2122_pp0_iter1_reg;
  wire [10:0]\icmp_ln643_reg_2122_reg[0] ;
  wire \icmp_ln643_reg_2122_reg[0]_i_2_n_10 ;
  wire \icmp_ln643_reg_2122_reg[0]_i_2_n_11 ;
  wire \icmp_ln643_reg_2122_reg[0]_i_2_n_12 ;
  wire \icmp_ln643_reg_2122_reg[0]_i_2_n_8 ;
  wire \icmp_ln643_reg_2122_reg[0]_i_2_n_9 ;
  wire icmp_ln772_fu_893_p2;
  wire \icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0 ;
  wire [0:0]\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_0 ;
  wire [0:0]\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_1 ;
  wire [9:0]\p_0_0_09481407_i_fu_268_reg[9] ;
  wire [9:0]\p_0_0_09481407_i_fu_268_reg[9]_0 ;
  wire [9:0]\p_0_0_09481407_i_fu_268_reg[9]_1 ;
  wire [9:0]\p_0_0_0948_114981509_i_fu_244_reg[9] ;
  wire [9:0]\p_0_0_0948_114981509_i_fu_244_reg[9]_0 ;
  wire \p_0_0_0948_21437_i_fu_280_reg[0] ;
  wire \p_0_0_0948_21437_i_fu_280_reg[0]_0 ;
  wire [9:0]\p_0_0_0948_21437_i_fu_280_reg[9] ;
  wire [9:0]\p_0_0_0948_21437_i_fu_280_reg[9]_0 ;
  wire [9:0]\p_0_0_0948_21437_i_fu_280_reg[9]_1 ;
  wire [9:0]\p_0_0_09491404_i_fu_264_reg[9] ;
  wire [9:0]\p_0_0_09491404_i_fu_264_reg[9]_0 ;
  wire [9:0]\p_0_0_09491404_i_fu_264_reg[9]_1 ;
  wire [9:0]\p_0_0_0949_114961507_i_fu_240_reg[9] ;
  wire [9:0]\p_0_0_0949_114961507_i_fu_240_reg[9]_0 ;
  wire [9:0]\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] ;
  wire \p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ;
  wire [9:0]\p_0_0_0949_21434_i_fu_276_reg[9] ;
  wire [9:0]\p_0_0_0949_21434_i_fu_276_reg[9]_0 ;
  wire [9:0]\p_0_0_0949_21434_i_fu_276_reg[9]_1 ;
  wire [9:0]\p_0_0_09501401_i_fu_260_reg[9] ;
  wire [9:0]\p_0_0_09501401_i_fu_260_reg[9]_0 ;
  wire [9:0]\p_0_0_09501401_i_fu_260_reg[9]_1 ;
  wire \p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ;
  wire [9:0]\p_0_0_0950_114941505_i_fu_236_reg[9] ;
  wire [9:0]\p_0_0_0950_114941505_i_fu_236_reg[9]_0 ;
  wire [9:0]\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] ;
  wire [9:0]\p_0_0_0950_21431_i_fu_272_reg[9] ;
  wire [9:0]\p_0_0_0950_21431_i_fu_272_reg[9]_0 ;
  wire [9:0]\p_0_0_0950_21431_i_fu_272_reg[9]_1 ;
  wire [9:0]\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] ;
  wire [9:0]\p_0_0_0_0_09081512_i_fu_248_reg[9] ;
  wire [9:0]\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] ;
  wire [9:0]\p_0_0_0_0_09141500_i_fu_224_reg[9] ;
  wire [9:0]\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] ;
  wire \p_0_1_0_0_09151502_i_fu_228_reg[0] ;
  wire [9:0]\p_0_1_0_0_09151502_i_fu_228_reg[9] ;
  wire [9:0]\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] ;
  wire [9:0]\p_0_2_0_0_09101516_i_fu_256_reg[9] ;
  wire [9:0]\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] ;
  wire [9:0]\p_0_2_0_0_09161504_i_fu_232_reg[9] ;
  wire [9:0]q1;
  wire ram_reg_bram_0_i_34_n_5;
  wire ram_reg_bram_0_i_36_n_5;
  wire ram_reg_bram_0_i_37_n_5;
  wire ram_reg_bram_0_i_38_n_5;
  wire [10:0]ram_reg_bram_1;
  wire [7:6]\NLW_icmp_ln643_reg_2122_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln643_reg_2122_reg[0]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln833_reg_2161_pp0_iter4_reg_reg[0]_srl5_i_1 
       (.I0(\cmp161_i_reg_2138[0]_i_2_n_5 ),
        .I1(cmp203_i_reg_550),
        .O(and_ln833_fu_905_p2));
  LUT6 #(
    .INIT(64'hAEAAEEEEAEAAAEAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(SR),
        .I1(Q[1]),
        .I2(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(Q[0]),
        .I1(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[2] [1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_1),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter4_reg_reg_srl4_i_1
       (.I0(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I1(icmp_ln633_fu_843_p2),
        .O(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready));
  LUT5 #(
    .INIT(32'hDDFFDD5D)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \cmp161_i_reg_2138[0]_i_1 
       (.I0(\cmp161_i_reg_2138[0]_i_2_n_5 ),
        .I1(\cmp161_i_reg_2138_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[1] ),
        .O(\cmp161_i_reg_2138_reg[0] ));
  LUT6 #(
    .INIT(64'hAFAFAFAFAFAFAFAE)) 
    \cmp161_i_reg_2138[0]_i_2 
       (.I0(\cmp161_i_reg_2138[0]_i_3_n_5 ),
        .I1(ram_reg_bram_1[5]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_1[4]),
        .I4(ram_reg_bram_1[8]),
        .I5(ram_reg_bram_1[9]),
        .O(\cmp161_i_reg_2138[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFFFE)) 
    \cmp161_i_reg_2138[0]_i_3 
       (.I0(\cmp161_i_reg_2138[0]_i_4_n_5 ),
        .I1(ram_reg_bram_1[2]),
        .I2(ram_reg_bram_1[3]),
        .I3(ram_reg_bram_1[10]),
        .I4(ap_loop_init),
        .I5(\cmp161_i_reg_2138[0]_i_5_n_5 ),
        .O(\cmp161_i_reg_2138[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \cmp161_i_reg_2138[0]_i_4 
       (.I0(ram_reg_bram_1[7]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[6]),
        .O(\cmp161_i_reg_2138[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \cmp161_i_reg_2138[0]_i_5 
       (.I0(ram_reg_bram_1[1]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[0]),
        .O(\cmp161_i_reg_2138[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hFFC4)) 
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_i_1
       (.I0(icmp_ln633_fu_843_p2),
        .I1(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(Q[0]),
        .O(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000000000004004)) 
    \icmp_ln633_reg_2118[0]_i_1 
       (.I0(\icmp_ln633_reg_2118[0]_i_2_n_5 ),
        .I1(\icmp_ln633_reg_2118[0]_i_3_n_5 ),
        .I2(ap_sig_allocacmp_z),
        .I3(\icmp_ln633_reg_2118_reg[0] [8]),
        .I4(\icmp_ln633_reg_2118[0]_i_5_n_5 ),
        .I5(\icmp_ln633_reg_2118[0]_i_6_n_5 ),
        .O(icmp_ln633_fu_843_p2));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \icmp_ln633_reg_2118[0]_i_2 
       (.I0(ram_reg_bram_1[10]),
        .I1(\icmp_ln633_reg_2118_reg[0] [10]),
        .I2(ram_reg_bram_1[9]),
        .I3(ap_loop_init),
        .I4(\icmp_ln633_reg_2118_reg[0] [9]),
        .O(\icmp_ln633_reg_2118[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h00903309)) 
    \icmp_ln633_reg_2118[0]_i_3 
       (.I0(ram_reg_bram_1[7]),
        .I1(\icmp_ln633_reg_2118_reg[0] [7]),
        .I2(ram_reg_bram_1[6]),
        .I3(ap_loop_init),
        .I4(\icmp_ln633_reg_2118_reg[0] [6]),
        .O(\icmp_ln633_reg_2118[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln633_reg_2118[0]_i_4 
       (.I0(ram_reg_bram_1[8]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \icmp_ln633_reg_2118[0]_i_5 
       (.I0(ram_reg_bram_1[5]),
        .I1(\icmp_ln633_reg_2118_reg[0] [5]),
        .I2(ram_reg_bram_1[2]),
        .I3(ap_loop_init),
        .I4(\icmp_ln633_reg_2118_reg[0] [2]),
        .O(\icmp_ln633_reg_2118[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \icmp_ln633_reg_2118[0]_i_6 
       (.I0(\icmp_ln633_reg_2118_reg[0] [0]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[0]),
        .I3(\icmp_ln633_reg_2118_reg[0] [1]),
        .I4(ram_reg_bram_1[1]),
        .I5(\icmp_ln633_reg_2118[0]_i_7_n_5 ),
        .O(\icmp_ln633_reg_2118[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \icmp_ln633_reg_2118[0]_i_7 
       (.I0(ram_reg_bram_1[4]),
        .I1(\icmp_ln633_reg_2118_reg[0] [4]),
        .I2(ram_reg_bram_1[3]),
        .I3(ap_loop_init),
        .I4(\icmp_ln633_reg_2118_reg[0] [3]),
        .O(\icmp_ln633_reg_2118[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln643_reg_2122[0]_i_10 
       (.I0(\icmp_ln643_reg_2122_reg[0] [9]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[9]),
        .I3(ram_reg_bram_1[8]),
        .I4(\icmp_ln643_reg_2122_reg[0] [8]),
        .O(\icmp_ln643_reg_2122[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln643_reg_2122[0]_i_11 
       (.I0(\icmp_ln643_reg_2122_reg[0] [6]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[6]),
        .I3(ram_reg_bram_1[7]),
        .I4(\icmp_ln643_reg_2122_reg[0] [7]),
        .O(\icmp_ln643_reg_2122[0]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln643_reg_2122[0]_i_12 
       (.I0(\icmp_ln643_reg_2122_reg[0] [4]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[4]),
        .I3(ram_reg_bram_1[5]),
        .I4(\icmp_ln643_reg_2122_reg[0] [5]),
        .O(\icmp_ln643_reg_2122[0]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h21004465)) 
    \icmp_ln643_reg_2122[0]_i_13 
       (.I0(\icmp_ln643_reg_2122_reg[0] [3]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[3]),
        .I3(ram_reg_bram_1[2]),
        .I4(\icmp_ln643_reg_2122_reg[0] [2]),
        .O(\icmp_ln643_reg_2122[0]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h11821141)) 
    \icmp_ln643_reg_2122[0]_i_14 
       (.I0(\icmp_ln643_reg_2122_reg[0] [1]),
        .I1(\icmp_ln643_reg_2122_reg[0] [0]),
        .I2(ram_reg_bram_1[0]),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_1[1]),
        .O(\icmp_ln643_reg_2122[0]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \icmp_ln643_reg_2122[0]_i_3 
       (.I0(\icmp_ln643_reg_2122_reg[0] [10]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[10]),
        .O(\icmp_ln643_reg_2122[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    \icmp_ln643_reg_2122[0]_i_4 
       (.I0(ram_reg_bram_1[9]),
        .I1(ram_reg_bram_1[8]),
        .I2(ap_loop_init),
        .I3(\icmp_ln643_reg_2122_reg[0] [8]),
        .I4(\icmp_ln643_reg_2122_reg[0] [9]),
        .O(\icmp_ln643_reg_2122[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    \icmp_ln643_reg_2122[0]_i_5 
       (.I0(ram_reg_bram_1[7]),
        .I1(ram_reg_bram_1[6]),
        .I2(ap_loop_init),
        .I3(\icmp_ln643_reg_2122_reg[0] [6]),
        .I4(\icmp_ln643_reg_2122_reg[0] [7]),
        .O(\icmp_ln643_reg_2122[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    \icmp_ln643_reg_2122[0]_i_6 
       (.I0(ram_reg_bram_1[5]),
        .I1(ram_reg_bram_1[4]),
        .I2(ap_loop_init),
        .I3(\icmp_ln643_reg_2122_reg[0] [4]),
        .I4(\icmp_ln643_reg_2122_reg[0] [5]),
        .O(\icmp_ln643_reg_2122[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    \icmp_ln643_reg_2122[0]_i_7 
       (.I0(ram_reg_bram_1[3]),
        .I1(ram_reg_bram_1[2]),
        .I2(ap_loop_init),
        .I3(\icmp_ln643_reg_2122_reg[0] [2]),
        .I4(\icmp_ln643_reg_2122_reg[0] [3]),
        .O(\icmp_ln643_reg_2122[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hF7F1F500)) 
    \icmp_ln643_reg_2122[0]_i_8 
       (.I0(ram_reg_bram_1[1]),
        .I1(ram_reg_bram_1[0]),
        .I2(ap_loop_init),
        .I3(\icmp_ln643_reg_2122_reg[0] [1]),
        .I4(\icmp_ln643_reg_2122_reg[0] [0]),
        .O(\icmp_ln643_reg_2122[0]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \icmp_ln643_reg_2122[0]_i_9 
       (.I0(ap_loop_init),
        .I1(ram_reg_bram_1[10]),
        .I2(\icmp_ln643_reg_2122_reg[0] [10]),
        .O(\icmp_ln643_reg_2122[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln643_reg_2122_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln643_reg_2122_reg[0]_i_2_CO_UNCONNECTED [7:6],CO,\icmp_ln643_reg_2122_reg[0]_i_2_n_8 ,\icmp_ln643_reg_2122_reg[0]_i_2_n_9 ,\icmp_ln643_reg_2122_reg[0]_i_2_n_10 ,\icmp_ln643_reg_2122_reg[0]_i_2_n_11 ,\icmp_ln643_reg_2122_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,\icmp_ln643_reg_2122[0]_i_3_n_5 ,\icmp_ln643_reg_2122[0]_i_4_n_5 ,\icmp_ln643_reg_2122[0]_i_5_n_5 ,\icmp_ln643_reg_2122[0]_i_6_n_5 ,\icmp_ln643_reg_2122[0]_i_7_n_5 ,\icmp_ln643_reg_2122[0]_i_8_n_5 }),
        .O(\NLW_icmp_ln643_reg_2122_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\icmp_ln643_reg_2122[0]_i_9_n_5 ,\icmp_ln643_reg_2122[0]_i_10_n_5 ,\icmp_ln643_reg_2122[0]_i_11_n_5 ,\icmp_ln643_reg_2122[0]_i_12_n_5 ,\icmp_ln643_reg_2122[0]_i_13_n_5 ,\icmp_ln643_reg_2122[0]_i_14_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h28822828)) 
    \icmp_ln772_reg_2157_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0 ),
        .I1(\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_0 ),
        .I2(\icmp_ln772_reg_2157_pp0_iter3_reg_reg[0]__0_1 ),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_1[0]),
        .O(icmp_ln772_fu_893_p2));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481407_i_fu_268[0]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09481407_i_fu_268_reg[9] [0]),
        .I3(\p_0_0_09481407_i_fu_268_reg[9]_0 [0]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [0]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481407_i_fu_268[1]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09481407_i_fu_268_reg[9] [1]),
        .I3(\p_0_0_09481407_i_fu_268_reg[9]_0 [1]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [1]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 [1]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481407_i_fu_268[2]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09481407_i_fu_268_reg[9] [2]),
        .I3(\p_0_0_09481407_i_fu_268_reg[9]_0 [2]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [2]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 [2]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481407_i_fu_268[3]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09481407_i_fu_268_reg[9] [3]),
        .I3(\p_0_0_09481407_i_fu_268_reg[9]_0 [3]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [3]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 [3]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481407_i_fu_268[4]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09481407_i_fu_268_reg[9] [4]),
        .I3(\p_0_0_09481407_i_fu_268_reg[9]_0 [4]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [4]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 [4]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481407_i_fu_268[5]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09481407_i_fu_268_reg[9] [5]),
        .I3(\p_0_0_09481407_i_fu_268_reg[9]_0 [5]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [5]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 [5]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481407_i_fu_268[6]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09481407_i_fu_268_reg[9] [6]),
        .I3(\p_0_0_09481407_i_fu_268_reg[9]_0 [6]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [6]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 [6]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481407_i_fu_268[7]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09481407_i_fu_268_reg[9] [7]),
        .I3(\p_0_0_09481407_i_fu_268_reg[9]_0 [7]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [7]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 [7]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481407_i_fu_268[8]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09481407_i_fu_268_reg[9] [8]),
        .I3(\p_0_0_09481407_i_fu_268_reg[9]_0 [8]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [8]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 [8]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481407_i_fu_268[9]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09481407_i_fu_268_reg[9] [9]),
        .I3(\p_0_0_09481407_i_fu_268_reg[9]_0 [9]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09481407_i_fu_268_reg[9]_1 [9]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[0]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [0]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_114981509_i_fu_244_reg[9]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[1]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [1]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_114981509_i_fu_244_reg[9]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[2]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [2]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_114981509_i_fu_244_reg[9]_0 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[3]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [3]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_114981509_i_fu_244_reg[9]_0 [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[4]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [4]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_114981509_i_fu_244_reg[9]_0 [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[5]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [5]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_114981509_i_fu_244_reg[9]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[6]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [6]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_114981509_i_fu_244_reg[9]_0 [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[7]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [7]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_114981509_i_fu_244_reg[9]_0 [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[8]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [8]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_114981509_i_fu_244_reg[9]_0 [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114981509_i_fu_244[9]_i_1 
       (.I0(\p_0_0_0948_114981509_i_fu_244_reg[9] [9]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_114981509_i_fu_244_reg[9]_0 [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0948_21437_i_fu_280[0]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9] [0]),
        .I3(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [0]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_1 [0]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep [0]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0948_21437_i_fu_280[1]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9] [1]),
        .I3(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [1]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_1 [1]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep [1]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0948_21437_i_fu_280[2]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9] [2]),
        .I3(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [2]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_1 [2]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep [2]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0948_21437_i_fu_280[3]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9] [3]),
        .I3(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [3]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_1 [3]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep [3]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0948_21437_i_fu_280[4]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9] [4]),
        .I3(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [4]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_1 [4]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep [4]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0948_21437_i_fu_280[5]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9] [5]),
        .I3(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [5]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_1 [5]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep [5]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0948_21437_i_fu_280[6]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9] [6]),
        .I3(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [6]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_1 [6]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep [6]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0948_21437_i_fu_280[7]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9] [7]),
        .I3(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [7]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_1 [7]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep [7]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0948_21437_i_fu_280[8]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9] [8]),
        .I3(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [8]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_1 [8]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep [8]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0948_21437_i_fu_280[9]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9] [9]),
        .I3(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [9]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0948_21437_i_fu_280_reg[9]_1 [9]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep [9]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491404_i_fu_264[0]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09491404_i_fu_264_reg[9] [0]),
        .I3(\p_0_0_09491404_i_fu_264_reg[9]_0 [0]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_1 [0]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 [0]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491404_i_fu_264[1]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09491404_i_fu_264_reg[9] [1]),
        .I3(\p_0_0_09491404_i_fu_264_reg[9]_0 [1]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_1 [1]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 [1]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491404_i_fu_264[2]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09491404_i_fu_264_reg[9] [2]),
        .I3(\p_0_0_09491404_i_fu_264_reg[9]_0 [2]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_1 [2]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 [2]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491404_i_fu_264[3]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09491404_i_fu_264_reg[9] [3]),
        .I3(\p_0_0_09491404_i_fu_264_reg[9]_0 [3]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_1 [3]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 [3]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491404_i_fu_264[4]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09491404_i_fu_264_reg[9] [4]),
        .I3(\p_0_0_09491404_i_fu_264_reg[9]_0 [4]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_1 [4]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 [4]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491404_i_fu_264[5]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09491404_i_fu_264_reg[9] [5]),
        .I3(\p_0_0_09491404_i_fu_264_reg[9]_0 [5]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_1 [5]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 [5]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491404_i_fu_264[6]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09491404_i_fu_264_reg[9] [6]),
        .I3(\p_0_0_09491404_i_fu_264_reg[9]_0 [6]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_1 [6]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 [6]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491404_i_fu_264[7]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09491404_i_fu_264_reg[9] [7]),
        .I3(\p_0_0_09491404_i_fu_264_reg[9]_0 [7]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_1 [7]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 [7]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491404_i_fu_264[8]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09491404_i_fu_264_reg[9] [8]),
        .I3(\p_0_0_09491404_i_fu_264_reg[9]_0 [8]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_1 [8]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 [8]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491404_i_fu_264[9]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09491404_i_fu_264_reg[9] [9]),
        .I3(\p_0_0_09491404_i_fu_264_reg[9]_0 [9]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491404_i_fu_264_reg[9]_1 [9]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_3 [9]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[0]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [0]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0949_114961507_i_fu_240_reg[9]_0 [0]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[1]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [1]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0949_114961507_i_fu_240_reg[9]_0 [1]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[2]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [2]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0949_114961507_i_fu_240_reg[9]_0 [2]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[3]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [3]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0949_114961507_i_fu_240_reg[9]_0 [3]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[4]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [4]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0949_114961507_i_fu_240_reg[9]_0 [4]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[5]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [5]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0949_114961507_i_fu_240_reg[9]_0 [5]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[6]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [6]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0949_114961507_i_fu_240_reg[9]_0 [6]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[7]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [7]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0949_114961507_i_fu_240_reg[9]_0 [7]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[8]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [8]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0949_114961507_i_fu_240_reg[9]_0 [8]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114961507_i_fu_240[9]_i_1 
       (.I0(\p_0_0_0949_114961507_i_fu_240_reg[9] [9]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0949_114961507_i_fu_240_reg[9]_0 [9]),
        .O(\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9] [9]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0949_21434_i_fu_276[0]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[9] [0]),
        .I3(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [0]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_1 [0]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 [0]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0949_21434_i_fu_276[1]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[9] [1]),
        .I3(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [1]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_1 [1]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 [1]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0949_21434_i_fu_276[2]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[9] [2]),
        .I3(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [2]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_1 [2]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 [2]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0949_21434_i_fu_276[3]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[9] [3]),
        .I3(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [3]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_1 [3]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 [3]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0949_21434_i_fu_276[4]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[9] [4]),
        .I3(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [4]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_1 [4]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 [4]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0949_21434_i_fu_276[5]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[9] [5]),
        .I3(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [5]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_1 [5]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 [5]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0949_21434_i_fu_276[6]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[9] [6]),
        .I3(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [6]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_1 [6]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 [6]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0949_21434_i_fu_276[7]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[9] [7]),
        .I3(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [7]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_1 [7]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 [7]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0949_21434_i_fu_276[8]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[9] [8]),
        .I3(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [8]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_1 [8]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 [8]));
  LUT4 #(
    .INIT(16'h0F04)) 
    \p_0_0_0949_21434_i_fu_276[9]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0949_21434_i_fu_276[9]_i_2 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0949_21434_i_fu_276_reg[9] [9]),
        .I3(\p_0_0_0949_21434_i_fu_276_reg[9]_0 [9]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0949_21434_i_fu_276_reg[9]_1 [9]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_4 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_0_0949_21434_i_fu_276[9]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .O(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501401_i_fu_260[0]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09501401_i_fu_260_reg[9] [0]),
        .I3(\p_0_0_09501401_i_fu_260_reg[9]_0 [0]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_1 [0]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 [0]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501401_i_fu_260[1]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09501401_i_fu_260_reg[9] [1]),
        .I3(\p_0_0_09501401_i_fu_260_reg[9]_0 [1]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_1 [1]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 [1]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501401_i_fu_260[2]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09501401_i_fu_260_reg[9] [2]),
        .I3(\p_0_0_09501401_i_fu_260_reg[9]_0 [2]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_1 [2]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 [2]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501401_i_fu_260[3]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09501401_i_fu_260_reg[9] [3]),
        .I3(\p_0_0_09501401_i_fu_260_reg[9]_0 [3]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_1 [3]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 [3]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501401_i_fu_260[4]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09501401_i_fu_260_reg[9] [4]),
        .I3(\p_0_0_09501401_i_fu_260_reg[9]_0 [4]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_1 [4]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 [4]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501401_i_fu_260[5]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09501401_i_fu_260_reg[9] [5]),
        .I3(\p_0_0_09501401_i_fu_260_reg[9]_0 [5]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_1 [5]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 [5]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501401_i_fu_260[6]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09501401_i_fu_260_reg[9] [6]),
        .I3(\p_0_0_09501401_i_fu_260_reg[9]_0 [6]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_1 [6]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 [6]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501401_i_fu_260[7]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09501401_i_fu_260_reg[9] [7]),
        .I3(\p_0_0_09501401_i_fu_260_reg[9]_0 [7]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_1 [7]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 [7]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501401_i_fu_260[8]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09501401_i_fu_260_reg[9] [8]),
        .I3(\p_0_0_09501401_i_fu_260_reg[9]_0 [8]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_1 [8]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 [8]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501401_i_fu_260[9]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_09501401_i_fu_260_reg[9] [9]),
        .I3(\p_0_0_09501401_i_fu_260_reg[9]_0 [9]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_09501401_i_fu_260_reg[9]_1 [9]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_2 [9]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[0]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [0]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_114941505_i_fu_236_reg[9]_0 [0]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[1]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [1]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_114941505_i_fu_236_reg[9]_0 [1]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[2]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [2]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_114941505_i_fu_236_reg[9]_0 [2]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[3]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [3]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_114941505_i_fu_236_reg[9]_0 [3]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[4]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [4]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_114941505_i_fu_236_reg[9]_0 [4]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[5]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [5]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_114941505_i_fu_236_reg[9]_0 [5]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[6]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [6]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_114941505_i_fu_236_reg[9]_0 [6]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[7]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [7]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_114941505_i_fu_236_reg[9]_0 [7]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[8]_i_1 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [8]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_114941505_i_fu_236_reg[9]_0 [8]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [8]));
  LUT5 #(
    .INIT(32'h00FF0008)) 
    \p_0_0_0950_114941505_i_fu_236[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[0] ),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .O(ap_enable_reg_pp0_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114941505_i_fu_236[9]_i_2 
       (.I0(\p_0_0_0950_114941505_i_fu_236_reg[9] [9]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_114941505_i_fu_236_reg[9]_0 [9]),
        .O(\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9] [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_0_0950_114941505_i_fu_236[9]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .O(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0950_21431_i_fu_272[0]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9] [0]),
        .I3(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [0]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_1 [0]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0950_21431_i_fu_272[1]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9] [1]),
        .I3(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [1]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_1 [1]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0950_21431_i_fu_272[2]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9] [2]),
        .I3(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [2]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_1 [2]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0950_21431_i_fu_272[3]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9] [3]),
        .I3(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [3]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_1 [3]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0950_21431_i_fu_272[4]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9] [4]),
        .I3(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [4]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_1 [4]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0950_21431_i_fu_272[5]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9] [5]),
        .I3(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [5]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_1 [5]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0950_21431_i_fu_272[6]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9] [6]),
        .I3(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [6]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_1 [6]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0950_21431_i_fu_272[7]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9] [7]),
        .I3(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [7]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_1 [7]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0950_21431_i_fu_272[8]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9] [8]),
        .I3(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [8]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_1 [8]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_0950_21431_i_fu_272[9]_i_1 
       (.I0(\p_0_0_0948_21437_i_fu_280_reg[0]_0 ),
        .I1(icmp_ln643_reg_2122_pp0_iter1_reg),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9] [9]),
        .I3(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [9]),
        .I4(\p_0_0_0949_21434_i_fu_276[9]_i_3_n_5 ),
        .I5(\p_0_0_0950_21431_i_fu_272_reg[9]_1 [9]),
        .O(\cmp161_i_reg_2138_pp0_iter1_reg_reg[0]_rep_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[0]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [0]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [0]),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[1]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [1]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [1]),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[2]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [2]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [2]),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[3]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [3]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [3]),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[4]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [4]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [4]),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[5]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [5]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [5]),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[6]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [6]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [6]),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[7]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [7]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [7]),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[8]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [8]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [8]),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09081512_i_fu_248[9]_i_1 
       (.I0(\p_0_0_0_0_09081512_i_fu_248_reg[9] [9]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0950_21431_i_fu_272_reg[9]_0 [9]),
        .O(\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[0]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [0]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09501401_i_fu_260_reg[9]_0 [0]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[1]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [1]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09501401_i_fu_260_reg[9]_0 [1]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[2]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [2]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09501401_i_fu_260_reg[9]_0 [2]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[3]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [3]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09501401_i_fu_260_reg[9]_0 [3]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[4]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [4]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09501401_i_fu_260_reg[9]_0 [4]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[5]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [5]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09501401_i_fu_260_reg[9]_0 [5]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[6]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [6]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09501401_i_fu_260_reg[9]_0 [6]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[7]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [7]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09501401_i_fu_260_reg[9]_0 [7]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[8]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [8]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09501401_i_fu_260_reg[9]_0 [8]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141500_i_fu_224[9]_i_1 
       (.I0(\p_0_0_0_0_09141500_i_fu_224_reg[9] [9]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09501401_i_fu_260_reg[9]_0 [9]),
        .O(\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9] [9]));
  LUT5 #(
    .INIT(32'h00FF0008)) 
    \p_0_1_0_0_09091514_i_fu_252[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln643_reg_2122),
        .I2(\p_0_1_0_0_09151502_i_fu_228_reg[0] ),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(ap_loop_init),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[0]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [0]),
        .I1(ap_loop_init),
        .I2(q1[0]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[1]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [1]),
        .I1(ap_loop_init),
        .I2(q1[1]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[2]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [2]),
        .I1(ap_loop_init),
        .I2(q1[2]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[3]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [3]),
        .I1(ap_loop_init),
        .I2(q1[3]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[4]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [4]),
        .I1(ap_loop_init),
        .I2(q1[4]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[5]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [5]),
        .I1(ap_loop_init),
        .I2(q1[5]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[6]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [6]),
        .I1(ap_loop_init),
        .I2(q1[6]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[7]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [7]),
        .I1(ap_loop_init),
        .I2(q1[7]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[8]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [8]),
        .I1(ap_loop_init),
        .I2(q1[8]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151502_i_fu_228[9]_i_1 
       (.I0(\p_0_1_0_0_09151502_i_fu_228_reg[9] [9]),
        .I1(ap_loop_init),
        .I2(q1[9]),
        .O(\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[0]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [0]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [0]),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[1]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [1]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [1]),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[2]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [2]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [2]),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[3]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [3]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [3]),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[4]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [4]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [4]),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[5]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [5]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [5]),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[6]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [6]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [6]),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[7]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [7]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [7]),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[8]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [8]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [8]),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09101516_i_fu_256[9]_i_1 
       (.I0(\p_0_2_0_0_09101516_i_fu_256_reg[9] [9]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_0948_21437_i_fu_280_reg[9]_0 [9]),
        .O(\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[0]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [0]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [0]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[1]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [1]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [1]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[2]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [2]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [2]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[3]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [3]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [3]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[4]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [4]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [4]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[5]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [5]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [5]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[6]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [6]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [6]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [6]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[7]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [7]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [7]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [7]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[8]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [8]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [8]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [8]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161504_i_fu_232[9]_i_1 
       (.I0(\p_0_2_0_0_09161504_i_fu_232_reg[9] [9]),
        .I1(\p_0_0_0950_114941505_i_fu_236[9]_i_3_n_5 ),
        .I2(\p_0_0_09481407_i_fu_268_reg[9]_0 [9]),
        .O(\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9] [9]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    ram_reg_bram_0_i_10__2
       (.I0(ram_reg_bram_1[2]),
        .I1(ram_reg_bram_1[1]),
        .I2(ram_reg_bram_1[0]),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_1[3]),
        .O(address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    ram_reg_bram_0_i_11__0
       (.I0(ram_reg_bram_1[0]),
        .I1(ram_reg_bram_1[1]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_1[2]),
        .O(address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h12)) 
    ram_reg_bram_0_i_12__0
       (.I0(ram_reg_bram_1[0]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[1]),
        .O(address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_13
       (.I0(ap_loop_init),
        .I1(ram_reg_bram_1[0]),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    ram_reg_bram_0_i_34
       (.I0(ram_reg_bram_1[7]),
        .I1(ram_reg_bram_1[5]),
        .I2(ram_reg_bram_0_i_37_n_5),
        .I3(ram_reg_bram_1[6]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_1[8]),
        .O(ram_reg_bram_0_i_34_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_35
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    ram_reg_bram_0_i_36
       (.I0(ram_reg_bram_1[2]),
        .I1(ram_reg_bram_0_i_38_n_5),
        .I2(ram_reg_bram_1[3]),
        .I3(ram_reg_bram_1[4]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_1[5]),
        .O(ram_reg_bram_0_i_36_n_5));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ram_reg_bram_0_i_37
       (.I0(ram_reg_bram_1[4]),
        .I1(ram_reg_bram_1[3]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_1[0]),
        .I4(ram_reg_bram_1[1]),
        .I5(ram_reg_bram_1[2]),
        .O(ram_reg_bram_0_i_37_n_5));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_bram_0_i_38
       (.I0(ram_reg_bram_1[1]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_1[0]),
        .O(ram_reg_bram_0_i_38_n_5));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    ram_reg_bram_0_i_3__3
       (.I0(ram_reg_bram_1[9]),
        .I1(ram_reg_bram_0_i_34_n_5),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_1[10]),
        .O(address1[10]));
  LUT6 #(
    .INIT(64'h0000F7FF00000800)) 
    ram_reg_bram_0_i_4__3
       (.I0(ram_reg_bram_1[8]),
        .I1(ram_reg_bram_1[6]),
        .I2(ram_reg_bram_0_i_36_n_5),
        .I3(ram_reg_bram_1[7]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_1[9]),
        .O(address1[9]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    ram_reg_bram_0_i_5__3
       (.I0(ram_reg_bram_1[7]),
        .I1(ram_reg_bram_1[5]),
        .I2(ram_reg_bram_0_i_37_n_5),
        .I3(ram_reg_bram_1[6]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_1[8]),
        .O(address1[8]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    ram_reg_bram_0_i_6__3
       (.I0(ram_reg_bram_1[6]),
        .I1(ram_reg_bram_0_i_37_n_5),
        .I2(ram_reg_bram_1[5]),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_1[7]),
        .O(address1[7]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    ram_reg_bram_0_i_7__2
       (.I0(ram_reg_bram_1[5]),
        .I1(ram_reg_bram_0_i_37_n_5),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_1[6]),
        .O(address1[6]));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    ram_reg_bram_0_i_8__2
       (.I0(ram_reg_bram_1[2]),
        .I1(ram_reg_bram_0_i_38_n_5),
        .I2(ram_reg_bram_1[3]),
        .I3(ram_reg_bram_1[4]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_1[5]),
        .O(address1[5]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    ram_reg_bram_0_i_9__2
       (.I0(ram_reg_bram_1[3]),
        .I1(ram_reg_bram_1[0]),
        .I2(ram_reg_bram_1[1]),
        .I3(ram_reg_bram_1[2]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_1[4]),
        .O(address1[4]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \x_fu_220[10]_i_1 
       (.I0(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I1(icmp_ln633_fu_843_p2),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(ap_loop_init),
        .O(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \x_fu_220[10]_i_2 
       (.I0(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I1(icmp_ln633_fu_843_p2),
        .I2(\ap_CS_fsm_reg[1] ),
        .O(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1));
endmodule

(* BlockingType = "1" *) (* CeilLog2FDepth = "5" *) (* CeilLog2Stages = "5" *) 
(* DataWidth = "30" *) (* FDEPTH = "18" *) (* NUM_STAGES = "17" *) 
(* NumWrites = "1" *) (* PfAllDoneEnable = "2" *) (* PipeLatency = "17" *) 
(* PipelineII = "1" *) (* hls_module = "yes" *) (* keep_hierarchy = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_frp_fifoout
   (ap_clk,
    ap_rst,
    data_in,
    data_in_vld,
    data_in_last,
    data_out,
    data_out_vld,
    ap_start,
    data_out_read,
    valid,
    num_valid_datasets,
    pf_ready,
    pf_done,
    pf_all_done,
    pf_continue);
  input ap_clk;
  input ap_rst;
  input [29:0]data_in;
  input data_in_vld;
  input data_in_last;
  output [29:0]data_out;
  output data_out_vld;
  input ap_start;
  input data_out_read;
  input [16:0]valid;
  input [5:0]num_valid_datasets;
  output pf_ready;
  output pf_done;
  input pf_all_done;
  input pf_continue;

  wire ap_clk;
  wire ap_rst;
  wire data_cannot_vld5_out;
  wire data_cannot_vld_reg_n_5;
  wire data_done;
  wire data_done0;
  wire data_done_i_1_n_5;
  wire data_done_i_3_n_5;
  wire [29:0]data_in;
  wire data_in_last;
  wire data_in_vld;
  wire [29:0]data_out;
  wire data_out_last_reg_i_1_n_5;
  wire data_out_last_reg_reg_n_5;
  wire data_out_read;
  wire data_out_vld;
  wire data_out_vld_INST_0_i_1_n_5;
  wire fifo_empty;
  wire fifo_empty_i_1_n_5;
  wire fifo_empty_i_2_n_5;
  wire fifo_empty_i_4_n_5;
  wire fifo_empty_i_5_n_5;
  wire fifo_empty_i_6_n_5;
  wire fifo_empty_i_7_n_5;
  wire fifo_full_i_1_n_5;
  wire fifo_full_reg_n_5;
  wire fifo_rdPtr115_out;
  wire \fifo_rdPtr[0]_i_1_n_5 ;
  wire \fifo_rdPtr[1]_i_1_n_5 ;
  wire \fifo_rdPtr[1]_i_2_n_5 ;
  wire \fifo_rdPtr[2]_i_1_n_5 ;
  wire \fifo_rdPtr[3]_i_1_n_5 ;
  wire \fifo_rdPtr[4]_i_1_n_5 ;
  wire \fifo_rdPtr[5]_i_1_n_5 ;
  wire \fifo_rdPtr[5]_i_2_n_5 ;
  wire \fifo_rdPtr[5]_i_3_n_5 ;
  wire \fifo_rdPtr[5]_i_4_n_5 ;
  wire [4:0]fifo_rdPtr_reg;
  wire [5:5]fifo_rdPtr_reg__0;
  wire \fifo_reg[17][0]_srl18_i_2_n_5 ;
  wire \fifo_reg[17][0]_srl18_n_5 ;
  wire \fifo_reg[17][10]_srl18_n_5 ;
  wire \fifo_reg[17][11]_srl18_n_5 ;
  wire \fifo_reg[17][12]_srl18_n_5 ;
  wire \fifo_reg[17][13]_srl18_n_5 ;
  wire \fifo_reg[17][14]_srl18_n_5 ;
  wire \fifo_reg[17][15]_srl18_n_5 ;
  wire \fifo_reg[17][16]_srl18_n_5 ;
  wire \fifo_reg[17][17]_srl18_n_5 ;
  wire \fifo_reg[17][18]_srl18_n_5 ;
  wire \fifo_reg[17][19]_srl18_n_5 ;
  wire \fifo_reg[17][1]_srl18_n_5 ;
  wire \fifo_reg[17][20]_srl18_n_5 ;
  wire \fifo_reg[17][21]_srl18_n_5 ;
  wire \fifo_reg[17][22]_srl18_n_5 ;
  wire \fifo_reg[17][23]_srl18_n_5 ;
  wire \fifo_reg[17][24]_srl18_n_5 ;
  wire \fifo_reg[17][25]_srl18_n_5 ;
  wire \fifo_reg[17][26]_srl18_n_5 ;
  wire \fifo_reg[17][27]_srl18_n_5 ;
  wire \fifo_reg[17][28]_srl18_n_5 ;
  wire \fifo_reg[17][29]_srl18_n_5 ;
  wire \fifo_reg[17][2]_srl18_n_5 ;
  wire \fifo_reg[17][30]_srl18_n_5 ;
  wire \fifo_reg[17][31]_srl18_n_5 ;
  wire \fifo_reg[17][3]_srl18_n_5 ;
  wire \fifo_reg[17][4]_srl18_n_5 ;
  wire \fifo_reg[17][5]_srl18_n_5 ;
  wire \fifo_reg[17][6]_srl18_n_5 ;
  wire \fifo_reg[17][7]_srl18_n_5 ;
  wire \fifo_reg[17][8]_srl18_n_5 ;
  wire \fifo_reg[17][9]_srl18_n_5 ;
  wire [5:0]num_valid_datasets;
  wire p_1_in;
  wire pf_all_done;
  wire pf_continue;
  wire pf_done;
  wire pf_done_INST_0_i_1_n_5;
  wire pf_ready;
  wire pf_ready_INST_0_i_1_n_5;
  wire pf_ready_INST_0_i_2_n_5;
  wire pf_ready_INST_0_i_3_n_5;
  wire pf_ready_INST_0_i_4_n_5;
  wire pf_ready_INST_0_i_5_n_5;
  wire write_enable;
  wire \NLW_fifo_reg[17][0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][10]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][11]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][12]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][13]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][14]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][15]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][16]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][17]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][18]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][19]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][1]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][20]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][21]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][22]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][23]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][24]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][25]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][26]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][27]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][28]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][29]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][2]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][30]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][31]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][3]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][4]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][5]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][6]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][7]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][8]_srl18_Q31_UNCONNECTED ;
  wire \NLW_fifo_reg[17][9]_srl18_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h23332322)) 
    data_cannot_vld_i_1
       (.I0(pf_done_INST_0_i_1_n_5),
        .I1(ap_rst),
        .I2(pf_continue),
        .I3(pf_all_done),
        .I4(data_out_last_reg_reg_n_5),
        .O(data_cannot_vld5_out));
  FDRE data_cannot_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_cannot_vld5_out),
        .Q(data_cannot_vld_reg_n_5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFAFB0A08)) 
    data_done_i_1
       (.I0(data_done0),
        .I1(data_out_vld_INST_0_i_1_n_5),
        .I2(\fifo_reg[17][0]_srl18_i_2_n_5 ),
        .I3(data_out_read),
        .I4(data_done),
        .O(data_done_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBBBFBB)) 
    data_done_i_2
       (.I0(pf_continue),
        .I1(pf_all_done),
        .I2(data_cannot_vld_reg_n_5),
        .I3(data_out_read),
        .I4(data_out_vld_INST_0_i_1_n_5),
        .I5(data_done_i_3_n_5),
        .O(data_done0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h202F2020)) 
    data_done_i_3
       (.I0(data_in_last),
        .I1(data_in_vld),
        .I2(fifo_empty),
        .I3(\fifo_reg[17][30]_srl18_n_5 ),
        .I4(\fifo_reg[17][31]_srl18_n_5 ),
        .O(data_done_i_3_n_5));
  FDRE data_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_done_i_1_n_5),
        .Q(data_done),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[0]_INST_0 
       (.I0(data_in[0]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][0]_srl18_n_5 ),
        .O(data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[10]_INST_0 
       (.I0(data_in[10]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][10]_srl18_n_5 ),
        .O(data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[11]_INST_0 
       (.I0(data_in[11]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][11]_srl18_n_5 ),
        .O(data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[12]_INST_0 
       (.I0(data_in[12]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][12]_srl18_n_5 ),
        .O(data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[13]_INST_0 
       (.I0(data_in[13]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][13]_srl18_n_5 ),
        .O(data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[14]_INST_0 
       (.I0(data_in[14]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][14]_srl18_n_5 ),
        .O(data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[15]_INST_0 
       (.I0(data_in[15]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][15]_srl18_n_5 ),
        .O(data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[16]_INST_0 
       (.I0(data_in[16]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][16]_srl18_n_5 ),
        .O(data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[17]_INST_0 
       (.I0(data_in[17]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][17]_srl18_n_5 ),
        .O(data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[18]_INST_0 
       (.I0(data_in[18]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][18]_srl18_n_5 ),
        .O(data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[19]_INST_0 
       (.I0(data_in[19]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][19]_srl18_n_5 ),
        .O(data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[1]_INST_0 
       (.I0(data_in[1]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][1]_srl18_n_5 ),
        .O(data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[20]_INST_0 
       (.I0(data_in[20]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][20]_srl18_n_5 ),
        .O(data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[21]_INST_0 
       (.I0(data_in[21]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][21]_srl18_n_5 ),
        .O(data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[22]_INST_0 
       (.I0(data_in[22]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][22]_srl18_n_5 ),
        .O(data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[23]_INST_0 
       (.I0(data_in[23]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][23]_srl18_n_5 ),
        .O(data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[24]_INST_0 
       (.I0(data_in[24]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][24]_srl18_n_5 ),
        .O(data_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[25]_INST_0 
       (.I0(data_in[25]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][25]_srl18_n_5 ),
        .O(data_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[26]_INST_0 
       (.I0(data_in[26]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][26]_srl18_n_5 ),
        .O(data_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[27]_INST_0 
       (.I0(data_in[27]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][27]_srl18_n_5 ),
        .O(data_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[28]_INST_0 
       (.I0(data_in[28]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][28]_srl18_n_5 ),
        .O(data_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[29]_INST_0 
       (.I0(data_in[29]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][29]_srl18_n_5 ),
        .O(data_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[2]_INST_0 
       (.I0(data_in[2]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][2]_srl18_n_5 ),
        .O(data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[3]_INST_0 
       (.I0(data_in[3]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][3]_srl18_n_5 ),
        .O(data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[4]_INST_0 
       (.I0(data_in[4]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][4]_srl18_n_5 ),
        .O(data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[5]_INST_0 
       (.I0(data_in[5]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][5]_srl18_n_5 ),
        .O(data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[6]_INST_0 
       (.I0(data_in[6]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][6]_srl18_n_5 ),
        .O(data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_INST_0 
       (.I0(data_in[7]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][7]_srl18_n_5 ),
        .O(data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[8]_INST_0 
       (.I0(data_in[8]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][8]_srl18_n_5 ),
        .O(data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[9]_INST_0 
       (.I0(data_in[9]),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][9]_srl18_n_5 ),
        .O(data_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hBF8A)) 
    data_out_last_reg_i_1
       (.I0(pf_done_INST_0_i_1_n_5),
        .I1(pf_continue),
        .I2(pf_all_done),
        .I3(data_out_last_reg_reg_n_5),
        .O(data_out_last_reg_i_1_n_5));
  FDRE data_out_last_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_out_last_reg_i_1_n_5),
        .Q(data_out_last_reg_reg_n_5),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h31111111)) 
    data_out_vld_INST_0
       (.I0(data_cannot_vld_reg_n_5),
        .I1(data_out_vld_INST_0_i_1_n_5),
        .I2(data_done),
        .I3(pf_continue),
        .I4(pf_all_done),
        .O(data_out_vld));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h47)) 
    data_out_vld_INST_0_i_1
       (.I0(data_in_vld),
        .I1(fifo_empty),
        .I2(\fifo_reg[17][30]_srl18_n_5 ),
        .O(data_out_vld_INST_0_i_1_n_5));
  LUT4 #(
    .INIT(16'h3202)) 
    fifo_empty_i_1
       (.I0(fifo_empty_i_2_n_5),
        .I1(fifo_rdPtr115_out),
        .I2(fifo_empty_i_4_n_5),
        .I3(fifo_empty),
        .O(fifo_empty_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    fifo_empty_i_2
       (.I0(fifo_rdPtr_reg[0]),
        .I1(fifo_rdPtr_reg[4]),
        .I2(fifo_rdPtr_reg__0),
        .I3(fifo_rdPtr_reg[3]),
        .I4(fifo_rdPtr_reg[1]),
        .I5(fifo_rdPtr_reg[2]),
        .O(fifo_empty_i_2_n_5));
  LUT6 #(
    .INIT(64'h00000000FFFFFAEA)) 
    fifo_empty_i_3
       (.I0(fifo_empty_i_5_n_5),
        .I1(data_in_last),
        .I2(\fifo_reg[17][0]_srl18_i_2_n_5 ),
        .I3(data_in_vld),
        .I4(fifo_empty_i_6_n_5),
        .I5(fifo_full_reg_n_5),
        .O(fifo_rdPtr115_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    fifo_empty_i_4
       (.I0(data_out_read),
        .I1(fifo_empty_i_7_n_5),
        .I2(data_in_last),
        .I3(data_in_vld),
        .I4(fifo_empty),
        .I5(\fifo_reg[17][0]_srl18_i_2_n_5 ),
        .O(fifo_empty_i_4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    fifo_empty_i_5
       (.I0(data_out_read),
        .I1(data_in_vld),
        .I2(\fifo_reg[17][31]_srl18_n_5 ),
        .I3(\fifo_reg[17][30]_srl18_n_5 ),
        .O(fifo_empty_i_5_n_5));
  LUT6 #(
    .INIT(64'h00000000D8D888D8)) 
    fifo_empty_i_6
       (.I0(fifo_empty),
        .I1(data_in_vld),
        .I2(data_in_last),
        .I3(\fifo_reg[17][31]_srl18_n_5 ),
        .I4(\fifo_reg[17][30]_srl18_n_5 ),
        .I5(data_out_read),
        .O(fifo_empty_i_6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hB)) 
    fifo_empty_i_7
       (.I0(\fifo_reg[17][30]_srl18_n_5 ),
        .I1(\fifo_reg[17][31]_srl18_n_5 ),
        .O(fifo_empty_i_7_n_5));
  FDSE #(
    .INIT(1'b1)) 
    fifo_empty_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_empty_i_1_n_5),
        .Q(fifo_empty),
        .S(ap_rst));
  LUT5 #(
    .INIT(32'h45400000)) 
    fifo_full_i_1
       (.I0(ap_rst),
        .I1(p_1_in),
        .I2(fifo_rdPtr115_out),
        .I3(fifo_full_reg_n_5),
        .I4(fifo_empty_i_4_n_5),
        .O(fifo_full_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    fifo_full_i_2
       (.I0(fifo_rdPtr_reg[0]),
        .I1(fifo_rdPtr_reg[4]),
        .I2(fifo_rdPtr_reg__0),
        .I3(fifo_rdPtr_reg[3]),
        .I4(fifo_rdPtr_reg[1]),
        .I5(fifo_rdPtr_reg[2]),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    fifo_full_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_full_i_1_n_5),
        .Q(fifo_full_reg_n_5),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_rdPtr[0]_i_1 
       (.I0(fifo_rdPtr_reg[0]),
        .O(\fifo_rdPtr[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAA56555555A9)) 
    \fifo_rdPtr[1]_i_1 
       (.I0(fifo_rdPtr_reg[0]),
        .I1(data_in_last),
        .I2(data_in_vld),
        .I3(fifo_full_reg_n_5),
        .I4(\fifo_rdPtr[1]_i_2_n_5 ),
        .I5(fifo_rdPtr_reg[1]),
        .O(\fifo_rdPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000BBBB0000AFAA)) 
    \fifo_rdPtr[1]_i_2 
       (.I0(data_out_read),
        .I1(data_in_vld),
        .I2(\fifo_reg[17][30]_srl18_n_5 ),
        .I3(\fifo_reg[17][31]_srl18_n_5 ),
        .I4(\fifo_reg[17][0]_srl18_i_2_n_5 ),
        .I5(fifo_empty),
        .O(\fifo_rdPtr[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_rdPtr[2]_i_1 
       (.I0(fifo_rdPtr115_out),
        .I1(fifo_rdPtr_reg[0]),
        .I2(fifo_rdPtr_reg[1]),
        .I3(fifo_rdPtr_reg[2]),
        .O(\fifo_rdPtr[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \fifo_rdPtr[3]_i_1 
       (.I0(fifo_rdPtr_reg[0]),
        .I1(fifo_rdPtr115_out),
        .I2(fifo_rdPtr_reg[1]),
        .I3(fifo_rdPtr_reg[3]),
        .I4(fifo_rdPtr_reg[2]),
        .O(\fifo_rdPtr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \fifo_rdPtr[4]_i_1 
       (.I0(fifo_rdPtr_reg[0]),
        .I1(fifo_rdPtr115_out),
        .I2(fifo_rdPtr_reg[1]),
        .I3(fifo_rdPtr_reg[2]),
        .I4(fifo_rdPtr_reg[4]),
        .I5(fifo_rdPtr_reg[3]),
        .O(\fifo_rdPtr[4]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_rdPtr[5]_i_1 
       (.I0(fifo_rdPtr115_out),
        .I1(fifo_empty_i_4_n_5),
        .O(\fifo_rdPtr[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3FFFC000FEFE0101)) 
    \fifo_rdPtr[5]_i_2 
       (.I0(\fifo_rdPtr[5]_i_3_n_5 ),
        .I1(fifo_rdPtr115_out),
        .I2(fifo_rdPtr_reg[0]),
        .I3(\fifo_rdPtr[5]_i_4_n_5 ),
        .I4(fifo_rdPtr_reg__0),
        .I5(fifo_rdPtr_reg[4]),
        .O(\fifo_rdPtr[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \fifo_rdPtr[5]_i_3 
       (.I0(fifo_rdPtr_reg[2]),
        .I1(fifo_rdPtr_reg[1]),
        .I2(fifo_rdPtr_reg[3]),
        .O(\fifo_rdPtr[5]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_rdPtr[5]_i_4 
       (.I0(fifo_rdPtr_reg[3]),
        .I1(fifo_rdPtr_reg[2]),
        .I2(fifo_rdPtr_reg[1]),
        .O(\fifo_rdPtr[5]_i_4_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_5 ),
        .D(\fifo_rdPtr[0]_i_1_n_5 ),
        .Q(fifo_rdPtr_reg[0]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_5 ),
        .D(\fifo_rdPtr[1]_i_1_n_5 ),
        .Q(fifo_rdPtr_reg[1]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_5 ),
        .D(\fifo_rdPtr[2]_i_1_n_5 ),
        .Q(fifo_rdPtr_reg[2]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_5 ),
        .D(\fifo_rdPtr[3]_i_1_n_5 ),
        .Q(fifo_rdPtr_reg[3]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[4] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_5 ),
        .D(\fifo_rdPtr[4]_i_1_n_5 ),
        .Q(fifo_rdPtr_reg[4]),
        .S(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_rdPtr_reg[5] 
       (.C(ap_clk),
        .CE(\fifo_rdPtr[5]_i_1_n_5 ),
        .D(\fifo_rdPtr[5]_i_2_n_5 ),
        .Q(fifo_rdPtr_reg__0),
        .S(ap_rst));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][0]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][0]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[0]),
        .Q(\fifo_reg[17][0]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][0]_srl18_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'hFC50FCFC)) 
    \fifo_reg[17][0]_srl18_i_1 
       (.I0(data_out_read),
        .I1(data_in_last),
        .I2(data_in_vld),
        .I3(\fifo_reg[17][0]_srl18_i_2_n_5 ),
        .I4(fifo_empty),
        .O(write_enable));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \fifo_reg[17][0]_srl18_i_2 
       (.I0(pf_continue),
        .I1(pf_all_done),
        .I2(data_out_last_reg_reg_n_5),
        .O(\fifo_reg[17][0]_srl18_i_2_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][10]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][10]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[10]),
        .Q(\fifo_reg[17][10]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][10]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][11]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][11]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[11]),
        .Q(\fifo_reg[17][11]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][11]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][12]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][12]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[12]),
        .Q(\fifo_reg[17][12]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][12]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][13]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][13]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[13]),
        .Q(\fifo_reg[17][13]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][13]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][14]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][14]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[14]),
        .Q(\fifo_reg[17][14]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][14]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][15]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][15]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[15]),
        .Q(\fifo_reg[17][15]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][15]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][16]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][16]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[16]),
        .Q(\fifo_reg[17][16]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][16]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][17]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][17]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[17]),
        .Q(\fifo_reg[17][17]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][17]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][18]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][18]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[18]),
        .Q(\fifo_reg[17][18]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][18]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][19]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][19]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[19]),
        .Q(\fifo_reg[17][19]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][19]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][1]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][1]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[1]),
        .Q(\fifo_reg[17][1]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][1]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][20]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][20]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[20]),
        .Q(\fifo_reg[17][20]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][20]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][21]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][21]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[21]),
        .Q(\fifo_reg[17][21]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][21]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][22]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][22]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[22]),
        .Q(\fifo_reg[17][22]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][22]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][23]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][23]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[23]),
        .Q(\fifo_reg[17][23]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][23]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][24]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][24]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[24]),
        .Q(\fifo_reg[17][24]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][24]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][25]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][25]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[25]),
        .Q(\fifo_reg[17][25]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][25]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][26]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][26]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[26]),
        .Q(\fifo_reg[17][26]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][26]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][27]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][27]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[27]),
        .Q(\fifo_reg[17][27]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][27]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][28]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][28]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[28]),
        .Q(\fifo_reg[17][28]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][28]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][29]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][29]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[29]),
        .Q(\fifo_reg[17][29]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][29]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][2]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][2]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[2]),
        .Q(\fifo_reg[17][2]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][2]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][30]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][30]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in_vld),
        .Q(\fifo_reg[17][30]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][30]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][31]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][31]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in_last),
        .Q(\fifo_reg[17][31]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][31]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][3]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][3]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[3]),
        .Q(\fifo_reg[17][3]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][3]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][4]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][4]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[4]),
        .Q(\fifo_reg[17][4]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][4]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][5]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][5]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[5]),
        .Q(\fifo_reg[17][5]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][5]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][6]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][6]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[6]),
        .Q(\fifo_reg[17][6]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][6]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][7]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][7]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[7]),
        .Q(\fifo_reg[17][7]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][7]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][8]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][8]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[8]),
        .Q(\fifo_reg[17][8]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][8]_srl18_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17] " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\\fifo_reg[17][9]_srl18 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \fifo_reg[17][9]_srl18 
       (.A(fifo_rdPtr_reg),
        .CE(write_enable),
        .CLK(ap_clk),
        .D(data_in[9]),
        .Q(\fifo_reg[17][9]_srl18_n_5 ),
        .Q31(\NLW_fifo_reg[17][9]_srl18_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hAECE)) 
    pf_done_INST_0
       (.I0(pf_done_INST_0_i_1_n_5),
        .I1(data_out_last_reg_reg_n_5),
        .I2(pf_all_done),
        .I3(pf_continue),
        .O(pf_done));
  LUT6 #(
    .INIT(64'hAA8CFF8C008C008C)) 
    pf_done_INST_0_i_1
       (.I0(data_out_read),
        .I1(\fifo_reg[17][31]_srl18_n_5 ),
        .I2(\fifo_reg[17][30]_srl18_n_5 ),
        .I3(fifo_empty),
        .I4(data_in_vld),
        .I5(data_in_last),
        .O(pf_done_INST_0_i_1_n_5));
  LUT6 #(
    .INIT(64'h011780007FFF0117)) 
    pf_ready_INST_0
       (.I0(pf_ready_INST_0_i_1_n_5),
        .I1(num_valid_datasets[4]),
        .I2(pf_ready_INST_0_i_2_n_5),
        .I3(pf_ready_INST_0_i_3_n_5),
        .I4(pf_ready_INST_0_i_4_n_5),
        .I5(num_valid_datasets[5]),
        .O(pf_ready));
  LUT6 #(
    .INIT(64'h83FEFE8302808002)) 
    pf_ready_INST_0_i_1
       (.I0(num_valid_datasets[2]),
        .I1(fifo_rdPtr_reg[2]),
        .I2(fifo_rdPtr_reg[1]),
        .I3(fifo_rdPtr_reg[3]),
        .I4(num_valid_datasets[3]),
        .I5(pf_ready_INST_0_i_5_n_5),
        .O(pf_ready_INST_0_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    pf_ready_INST_0_i_2
       (.I0(fifo_rdPtr_reg[3]),
        .I1(fifo_rdPtr_reg[1]),
        .I2(fifo_rdPtr_reg[2]),
        .I3(fifo_rdPtr_reg[4]),
        .O(pf_ready_INST_0_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h8882)) 
    pf_ready_INST_0_i_3
       (.I0(num_valid_datasets[3]),
        .I1(fifo_rdPtr_reg[3]),
        .I2(fifo_rdPtr_reg[1]),
        .I3(fifo_rdPtr_reg[2]),
        .O(pf_ready_INST_0_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    pf_ready_INST_0_i_4
       (.I0(fifo_rdPtr_reg[4]),
        .I1(fifo_rdPtr_reg[2]),
        .I2(fifo_rdPtr_reg[1]),
        .I3(fifo_rdPtr_reg[3]),
        .I4(fifo_rdPtr_reg__0),
        .O(pf_ready_INST_0_i_4_n_5));
  LUT6 #(
    .INIT(64'h0FF0F88F0880F00F)) 
    pf_ready_INST_0_i_5
       (.I0(num_valid_datasets[0]),
        .I1(fifo_rdPtr_reg[0]),
        .I2(num_valid_datasets[2]),
        .I3(fifo_rdPtr_reg[2]),
        .I4(fifo_rdPtr_reg[1]),
        .I5(num_valid_datasets[1]),
        .O(pf_ready_INST_0_i_5_n_5));
endmodule

(* CeilLog2Stages = "5" *) (* ExitLatency = "2" *) (* NUM_STAGES = "17" *) 
(* PipelineII = "1" *) (* PipelineLatency = "17" *) (* hls_module = "yes" *) 
(* keep_hierarchy = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_frp_pipeline_valid
   (ap_clk,
    ap_rst,
    valid_in,
    exitcond,
    valid_out,
    num_valid_datasets);
  input ap_clk;
  input ap_rst;
  input valid_in;
  input exitcond;
  output [16:0]valid_out;
  output [5:0]num_valid_datasets;

  wire ap_clk;
  wire ap_rst;
  wire exitcond;
  wire \genblk1[2].v2_reg0 ;
  wire [5:0]num_valid_datasets;
  wire \nvd_reg[5]_i_2_n_5 ;
  wire \nvd_reg[5]_i_3_n_5 ;
  wire \nvd_reg[5]_i_4_n_5 ;
  wire \nvd_reg[5]_i_5_n_5 ;
  wire \nvd_reg[5]_i_6_n_5 ;
  wire \nvd_reg[5]_i_7_n_5 ;
  wire \nvd_reg[5]_i_8_n_5 ;
  wire \nvd_reg_reg[5]_i_1_n_10 ;
  wire \nvd_reg_reg[5]_i_1_n_11 ;
  wire \nvd_reg_reg[5]_i_1_n_12 ;
  wire \nvd_reg_reg[5]_i_1_n_8 ;
  wire \nvd_reg_reg[5]_i_1_n_9 ;
  wire [5:0]p_0_in;
  wire valid_in;
  wire [16:1]\^valid_out ;
  wire [7:5]\NLW_nvd_reg_reg[5]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_nvd_reg_reg[5]_i_1_O_UNCONNECTED ;

  assign valid_out[16:1] = \^valid_out [16:1];
  assign valid_out[0] = valid_in;
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].v2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(valid_in),
        .Q(\^valid_out [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[10].v2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [10]),
        .Q(\^valid_out [11]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[11].v2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [11]),
        .Q(\^valid_out [12]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[12].v2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [12]),
        .Q(\^valid_out [13]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[13].v2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [13]),
        .Q(\^valid_out [14]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[14].v2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [14]),
        .Q(\^valid_out [15]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[15].v2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [15]),
        .Q(\^valid_out [16]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[1].v2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [1]),
        .Q(\^valid_out [2]),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk1[2].v2[2]_i_1 
       (.I0(\^valid_out [2]),
        .I1(exitcond),
        .O(\genblk1[2].v2_reg0 ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[2].v2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\genblk1[2].v2_reg0 ),
        .Q(\^valid_out [3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[3].v2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [3]),
        .Q(\^valid_out [4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[4].v2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [4]),
        .Q(\^valid_out [5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[5].v2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [5]),
        .Q(\^valid_out [6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[6].v2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [6]),
        .Q(\^valid_out [7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[7].v2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [7]),
        .Q(\^valid_out [8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[8].v2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [8]),
        .Q(\^valid_out [9]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[9].v2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\^valid_out [9]),
        .Q(\^valid_out [10]),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'h70F7)) 
    \nvd_reg[5]_i_2 
       (.I0(exitcond),
        .I1(\^valid_out [2]),
        .I2(valid_in),
        .I3(\^valid_out [16]),
        .O(\nvd_reg[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nvd_reg[5]_i_3 
       (.I0(num_valid_datasets[4]),
        .I1(num_valid_datasets[5]),
        .O(\nvd_reg[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nvd_reg[5]_i_4 
       (.I0(num_valid_datasets[3]),
        .I1(num_valid_datasets[4]),
        .O(\nvd_reg[5]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \nvd_reg[5]_i_5 
       (.I0(num_valid_datasets[2]),
        .I1(num_valid_datasets[3]),
        .O(\nvd_reg[5]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h70F78F08)) 
    \nvd_reg[5]_i_6 
       (.I0(exitcond),
        .I1(\^valid_out [2]),
        .I2(valid_in),
        .I3(\^valid_out [16]),
        .I4(num_valid_datasets[2]),
        .O(\nvd_reg[5]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h70F78F08)) 
    \nvd_reg[5]_i_7 
       (.I0(exitcond),
        .I1(\^valid_out [2]),
        .I2(valid_in),
        .I3(\^valid_out [16]),
        .I4(num_valid_datasets[1]),
        .O(\nvd_reg[5]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \nvd_reg[5]_i_8 
       (.I0(num_valid_datasets[0]),
        .I1(\^valid_out [16]),
        .I2(valid_in),
        .I3(\^valid_out [2]),
        .I4(exitcond),
        .O(\nvd_reg[5]_i_8_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(num_valid_datasets[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(num_valid_datasets[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(num_valid_datasets[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(num_valid_datasets[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(num_valid_datasets[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \nvd_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(num_valid_datasets[5]),
        .R(ap_rst));
  CARRY8 \nvd_reg_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_nvd_reg_reg[5]_i_1_CO_UNCONNECTED [7:5],\nvd_reg_reg[5]_i_1_n_8 ,\nvd_reg_reg[5]_i_1_n_9 ,\nvd_reg_reg[5]_i_1_n_10 ,\nvd_reg_reg[5]_i_1_n_11 ,\nvd_reg_reg[5]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,num_valid_datasets[3:2],\nvd_reg[5]_i_2_n_5 ,num_valid_datasets[1:0]}),
        .O({\NLW_nvd_reg_reg[5]_i_1_O_UNCONNECTED [7:6],p_0_in}),
        .S({1'b0,1'b0,\nvd_reg[5]_i_3_n_5 ,\nvd_reg[5]_i_4_n_5 ,\nvd_reg[5]_i_5_n_5 ,\nvd_reg[5]_i_6_n_5 ,\nvd_reg[5]_i_7_n_5 ,\nvd_reg[5]_i_8_n_5 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
   (D,
    O485,
    ap_clk,
    B,
    P,
    DSP_ALU_INST,
    \add_ln504_2_reg_4302_reg[24] );
  output [12:0]D;
  output [12:0]O485;
  input ap_clk;
  input [13:0]B;
  input [9:0]P;
  input [23:0]DSP_ALU_INST;
  input [24:0]\add_ln504_2_reg_4302_reg[24] ;

  wire [13:0]B;
  wire [12:0]D;
  wire [23:0]DSP_ALU_INST;
  wire [12:0]O485;
  wire [9:0]P;
  wire [24:0]\add_ln504_2_reg_4302_reg[24] ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_18 design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .O485(O485),
        .P(P),
        .\add_ln504_2_reg_4302_reg[24] (\add_ln504_2_reg_4302_reg[24] ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_17
   (P,
    ap_clk,
    B,
    DSP_ALU_INST,
    DSP_ALU_INST_0);
  output [24:0]P;
  input ap_clk;
  input [13:0]B;
  input [9:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;

  wire [13:0]B;
  wire [9:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire [24:0]P;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0 design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_U
       (.B(B),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0
   (P,
    ap_clk,
    B,
    DSP_ALU_INST,
    DSP_ALU_INST_0);
  output [24:0]P;
  input ap_clk;
  input [13:0]B;
  input [9:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;

  wire [13:0]B;
  wire [9:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire [24:0]P;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_18
   (D,
    O485,
    ap_clk,
    B,
    P,
    DSP_ALU_INST,
    \add_ln504_2_reg_4302_reg[24] );
  output [12:0]D;
  output [12:0]O485;
  input ap_clk;
  input [13:0]B;
  input [9:0]P;
  input [23:0]DSP_ALU_INST;
  input [24:0]\add_ln504_2_reg_4302_reg[24] ;

  wire [13:0]B;
  wire [12:0]D;
  wire [23:0]DSP_ALU_INST;
  wire [12:0]O485;
  wire [9:0]P;
  wire [12:0]add_ln504_2_fu_3302_p2__0;
  wire \add_ln504_2_reg_4302[15]_i_10_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_11_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_12_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_13_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_14_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_15_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_16_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_17_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_18_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_3_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_4_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_5_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_6_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_7_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_8_n_5 ;
  wire \add_ln504_2_reg_4302[15]_i_9_n_5 ;
  wire \add_ln504_2_reg_4302[23]_i_2_n_5 ;
  wire \add_ln504_2_reg_4302[23]_i_3_n_5 ;
  wire \add_ln504_2_reg_4302[23]_i_4_n_5 ;
  wire \add_ln504_2_reg_4302[23]_i_5_n_5 ;
  wire \add_ln504_2_reg_4302[23]_i_6_n_5 ;
  wire \add_ln504_2_reg_4302[23]_i_7_n_5 ;
  wire \add_ln504_2_reg_4302[23]_i_8_n_5 ;
  wire \add_ln504_2_reg_4302[23]_i_9_n_5 ;
  wire \add_ln504_2_reg_4302[24]_i_2_n_5 ;
  wire \add_ln504_2_reg_4302[24]_i_3_n_5 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_1_n_10 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_1_n_11 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_1_n_12 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_1_n_5 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_1_n_6 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_1_n_7 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_1_n_8 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_1_n_9 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_2_n_10 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_2_n_11 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_2_n_12 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_2_n_5 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_2_n_6 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_2_n_7 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_2_n_8 ;
  wire \add_ln504_2_reg_4302_reg[15]_i_2_n_9 ;
  wire \add_ln504_2_reg_4302_reg[23]_i_1_n_10 ;
  wire \add_ln504_2_reg_4302_reg[23]_i_1_n_11 ;
  wire \add_ln504_2_reg_4302_reg[23]_i_1_n_12 ;
  wire \add_ln504_2_reg_4302_reg[23]_i_1_n_5 ;
  wire \add_ln504_2_reg_4302_reg[23]_i_1_n_6 ;
  wire \add_ln504_2_reg_4302_reg[23]_i_1_n_7 ;
  wire \add_ln504_2_reg_4302_reg[23]_i_1_n_8 ;
  wire \add_ln504_2_reg_4302_reg[23]_i_1_n_9 ;
  wire [24:0]\add_ln504_2_reg_4302_reg[24] ;
  wire \add_ln504_2_reg_4302_reg[24]_i_1_n_11 ;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \trunc_ln504_1_reg_4308[10]_i_2_n_5 ;
  wire \trunc_ln504_1_reg_4308[10]_i_3_n_5 ;
  wire \trunc_ln504_1_reg_4308[10]_i_4_n_5 ;
  wire \trunc_ln504_1_reg_4308[10]_i_5_n_5 ;
  wire \trunc_ln504_1_reg_4308[10]_i_6_n_5 ;
  wire \trunc_ln504_1_reg_4308[10]_i_7_n_5 ;
  wire \trunc_ln504_1_reg_4308[10]_i_8_n_5 ;
  wire \trunc_ln504_1_reg_4308[10]_i_9_n_5 ;
  wire \trunc_ln504_1_reg_4308[12]_i_2_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_10_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_11_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_12_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_13_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_14_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_15_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_16_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_17_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_3_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_4_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_5_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_6_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_7_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_8_n_5 ;
  wire \trunc_ln504_1_reg_4308[2]_i_9_n_5 ;
  wire \trunc_ln504_1_reg_4308_reg[10]_i_1_n_10 ;
  wire \trunc_ln504_1_reg_4308_reg[10]_i_1_n_11 ;
  wire \trunc_ln504_1_reg_4308_reg[10]_i_1_n_12 ;
  wire \trunc_ln504_1_reg_4308_reg[10]_i_1_n_5 ;
  wire \trunc_ln504_1_reg_4308_reg[10]_i_1_n_6 ;
  wire \trunc_ln504_1_reg_4308_reg[10]_i_1_n_7 ;
  wire \trunc_ln504_1_reg_4308_reg[10]_i_1_n_8 ;
  wire \trunc_ln504_1_reg_4308_reg[10]_i_1_n_9 ;
  wire \trunc_ln504_1_reg_4308_reg[12]_i_1_n_12 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_1_n_10 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_1_n_11 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_1_n_12 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_1_n_5 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_1_n_6 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_1_n_7 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_1_n_8 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_1_n_9 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_2_n_10 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_2_n_11 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_2_n_12 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_2_n_5 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_2_n_6 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_2_n_7 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_2_n_8 ;
  wire \trunc_ln504_1_reg_4308_reg[2]_i_2_n_9 ;
  wire [7:0]\NLW_add_ln504_2_reg_4302_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln504_2_reg_4302_reg[24]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]\NLW_trunc_ln504_1_reg_4308_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_trunc_ln504_1_reg_4308_reg[12]_i_1_O_UNCONNECTED ;
  wire [4:0]\NLW_trunc_ln504_1_reg_4308_reg[2]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln504_1_reg_4308_reg[2]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_10 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln504_2_reg_4302_reg[24] [8]),
        .O(\add_ln504_2_reg_4302[15]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_11 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln504_2_reg_4302_reg[24] [7]),
        .O(\add_ln504_2_reg_4302[15]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_12 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln504_2_reg_4302_reg[24] [6]),
        .O(\add_ln504_2_reg_4302[15]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_13 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln504_2_reg_4302_reg[24] [5]),
        .O(\add_ln504_2_reg_4302[15]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_14 
       (.I0(p_reg_reg_n_106),
        .I1(\add_ln504_2_reg_4302_reg[24] [4]),
        .O(\add_ln504_2_reg_4302[15]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_15 
       (.I0(p_reg_reg_n_107),
        .I1(\add_ln504_2_reg_4302_reg[24] [3]),
        .O(\add_ln504_2_reg_4302[15]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_16 
       (.I0(p_reg_reg_n_108),
        .I1(\add_ln504_2_reg_4302_reg[24] [2]),
        .O(\add_ln504_2_reg_4302[15]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_17 
       (.I0(p_reg_reg_n_109),
        .I1(\add_ln504_2_reg_4302_reg[24] [1]),
        .O(\add_ln504_2_reg_4302[15]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_18 
       (.I0(p_reg_reg_n_110),
        .I1(\add_ln504_2_reg_4302_reg[24] [0]),
        .O(\add_ln504_2_reg_4302[15]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_3 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln504_2_reg_4302_reg[24] [15]),
        .O(\add_ln504_2_reg_4302[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_4 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln504_2_reg_4302_reg[24] [14]),
        .O(\add_ln504_2_reg_4302[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_5 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln504_2_reg_4302_reg[24] [13]),
        .O(\add_ln504_2_reg_4302[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_6 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln504_2_reg_4302_reg[24] [12]),
        .O(\add_ln504_2_reg_4302[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_7 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln504_2_reg_4302_reg[24] [11]),
        .O(\add_ln504_2_reg_4302[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_8 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln504_2_reg_4302_reg[24] [10]),
        .O(\add_ln504_2_reg_4302[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[15]_i_9 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln504_2_reg_4302_reg[24] [9]),
        .O(\add_ln504_2_reg_4302[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[23]_i_2 
       (.I0(p_reg_reg_n_87),
        .I1(\add_ln504_2_reg_4302_reg[24] [23]),
        .O(\add_ln504_2_reg_4302[23]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[23]_i_3 
       (.I0(p_reg_reg_n_88),
        .I1(\add_ln504_2_reg_4302_reg[24] [22]),
        .O(\add_ln504_2_reg_4302[23]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[23]_i_4 
       (.I0(p_reg_reg_n_89),
        .I1(\add_ln504_2_reg_4302_reg[24] [21]),
        .O(\add_ln504_2_reg_4302[23]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[23]_i_5 
       (.I0(p_reg_reg_n_90),
        .I1(\add_ln504_2_reg_4302_reg[24] [20]),
        .O(\add_ln504_2_reg_4302[23]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[23]_i_6 
       (.I0(p_reg_reg_n_91),
        .I1(\add_ln504_2_reg_4302_reg[24] [19]),
        .O(\add_ln504_2_reg_4302[23]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[23]_i_7 
       (.I0(p_reg_reg_n_92),
        .I1(\add_ln504_2_reg_4302_reg[24] [18]),
        .O(\add_ln504_2_reg_4302[23]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[23]_i_8 
       (.I0(p_reg_reg_n_93),
        .I1(\add_ln504_2_reg_4302_reg[24] [17]),
        .O(\add_ln504_2_reg_4302[23]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[23]_i_9 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln504_2_reg_4302_reg[24] [16]),
        .O(\add_ln504_2_reg_4302[23]_i_9_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln504_2_reg_4302[24]_i_2 
       (.I0(p_reg_reg_n_86),
        .O(\add_ln504_2_reg_4302[24]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln504_2_reg_4302[24]_i_3 
       (.I0(p_reg_reg_n_86),
        .I1(\add_ln504_2_reg_4302_reg[24] [24]),
        .O(\add_ln504_2_reg_4302[24]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln504_2_reg_4302[25]_i_1 
       (.I0(\add_ln504_2_reg_4302_reg[24]_i_1_n_11 ),
        .O(D[12]));
  CARRY8 \add_ln504_2_reg_4302_reg[15]_i_1 
       (.CI(\add_ln504_2_reg_4302_reg[15]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln504_2_reg_4302_reg[15]_i_1_n_5 ,\add_ln504_2_reg_4302_reg[15]_i_1_n_6 ,\add_ln504_2_reg_4302_reg[15]_i_1_n_7 ,\add_ln504_2_reg_4302_reg[15]_i_1_n_8 ,\add_ln504_2_reg_4302_reg[15]_i_1_n_9 ,\add_ln504_2_reg_4302_reg[15]_i_1_n_10 ,\add_ln504_2_reg_4302_reg[15]_i_1_n_11 ,\add_ln504_2_reg_4302_reg[15]_i_1_n_12 }),
        .DI({p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102}),
        .O({D[2:0],add_ln504_2_fu_3302_p2__0[12:8]}),
        .S({\add_ln504_2_reg_4302[15]_i_3_n_5 ,\add_ln504_2_reg_4302[15]_i_4_n_5 ,\add_ln504_2_reg_4302[15]_i_5_n_5 ,\add_ln504_2_reg_4302[15]_i_6_n_5 ,\add_ln504_2_reg_4302[15]_i_7_n_5 ,\add_ln504_2_reg_4302[15]_i_8_n_5 ,\add_ln504_2_reg_4302[15]_i_9_n_5 ,\add_ln504_2_reg_4302[15]_i_10_n_5 }));
  CARRY8 \add_ln504_2_reg_4302_reg[15]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln504_2_reg_4302_reg[15]_i_2_n_5 ,\add_ln504_2_reg_4302_reg[15]_i_2_n_6 ,\add_ln504_2_reg_4302_reg[15]_i_2_n_7 ,\add_ln504_2_reg_4302_reg[15]_i_2_n_8 ,\add_ln504_2_reg_4302_reg[15]_i_2_n_9 ,\add_ln504_2_reg_4302_reg[15]_i_2_n_10 ,\add_ln504_2_reg_4302_reg[15]_i_2_n_11 ,\add_ln504_2_reg_4302_reg[15]_i_2_n_12 }),
        .DI({p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .O(add_ln504_2_fu_3302_p2__0[7:0]),
        .S({\add_ln504_2_reg_4302[15]_i_11_n_5 ,\add_ln504_2_reg_4302[15]_i_12_n_5 ,\add_ln504_2_reg_4302[15]_i_13_n_5 ,\add_ln504_2_reg_4302[15]_i_14_n_5 ,\add_ln504_2_reg_4302[15]_i_15_n_5 ,\add_ln504_2_reg_4302[15]_i_16_n_5 ,\add_ln504_2_reg_4302[15]_i_17_n_5 ,\add_ln504_2_reg_4302[15]_i_18_n_5 }));
  CARRY8 \add_ln504_2_reg_4302_reg[23]_i_1 
       (.CI(\add_ln504_2_reg_4302_reg[15]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln504_2_reg_4302_reg[23]_i_1_n_5 ,\add_ln504_2_reg_4302_reg[23]_i_1_n_6 ,\add_ln504_2_reg_4302_reg[23]_i_1_n_7 ,\add_ln504_2_reg_4302_reg[23]_i_1_n_8 ,\add_ln504_2_reg_4302_reg[23]_i_1_n_9 ,\add_ln504_2_reg_4302_reg[23]_i_1_n_10 ,\add_ln504_2_reg_4302_reg[23]_i_1_n_11 ,\add_ln504_2_reg_4302_reg[23]_i_1_n_12 }),
        .DI({p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94}),
        .O(D[10:3]),
        .S({\add_ln504_2_reg_4302[23]_i_2_n_5 ,\add_ln504_2_reg_4302[23]_i_3_n_5 ,\add_ln504_2_reg_4302[23]_i_4_n_5 ,\add_ln504_2_reg_4302[23]_i_5_n_5 ,\add_ln504_2_reg_4302[23]_i_6_n_5 ,\add_ln504_2_reg_4302[23]_i_7_n_5 ,\add_ln504_2_reg_4302[23]_i_8_n_5 ,\add_ln504_2_reg_4302[23]_i_9_n_5 }));
  CARRY8 \add_ln504_2_reg_4302_reg[24]_i_1 
       (.CI(\add_ln504_2_reg_4302_reg[23]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln504_2_reg_4302_reg[24]_i_1_CO_UNCONNECTED [7:2],\add_ln504_2_reg_4302_reg[24]_i_1_n_11 ,\NLW_add_ln504_2_reg_4302_reg[24]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln504_2_reg_4302[24]_i_2_n_5 }),
        .O({\NLW_add_ln504_2_reg_4302_reg[24]_i_1_O_UNCONNECTED [7:1],D[11]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\add_ln504_2_reg_4302[24]_i_3_n_5 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST[23],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[10]_i_2 
       (.I0(D[10]),
        .O(\trunc_ln504_1_reg_4308[10]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[10]_i_3 
       (.I0(D[9]),
        .O(\trunc_ln504_1_reg_4308[10]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[10]_i_4 
       (.I0(D[8]),
        .O(\trunc_ln504_1_reg_4308[10]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[10]_i_5 
       (.I0(D[7]),
        .O(\trunc_ln504_1_reg_4308[10]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[10]_i_6 
       (.I0(D[6]),
        .O(\trunc_ln504_1_reg_4308[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[10]_i_7 
       (.I0(D[5]),
        .O(\trunc_ln504_1_reg_4308[10]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[10]_i_8 
       (.I0(D[4]),
        .O(\trunc_ln504_1_reg_4308[10]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[10]_i_9 
       (.I0(D[3]),
        .O(\trunc_ln504_1_reg_4308[10]_i_9_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[12]_i_2 
       (.I0(D[11]),
        .O(\trunc_ln504_1_reg_4308[12]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_10 
       (.I0(add_ln504_2_fu_3302_p2__0[8]),
        .O(\trunc_ln504_1_reg_4308[2]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_11 
       (.I0(add_ln504_2_fu_3302_p2__0[7]),
        .O(\trunc_ln504_1_reg_4308[2]_i_11_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_12 
       (.I0(add_ln504_2_fu_3302_p2__0[6]),
        .O(\trunc_ln504_1_reg_4308[2]_i_12_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_13 
       (.I0(add_ln504_2_fu_3302_p2__0[5]),
        .O(\trunc_ln504_1_reg_4308[2]_i_13_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_14 
       (.I0(add_ln504_2_fu_3302_p2__0[4]),
        .O(\trunc_ln504_1_reg_4308[2]_i_14_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_15 
       (.I0(add_ln504_2_fu_3302_p2__0[3]),
        .O(\trunc_ln504_1_reg_4308[2]_i_15_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_16 
       (.I0(add_ln504_2_fu_3302_p2__0[2]),
        .O(\trunc_ln504_1_reg_4308[2]_i_16_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_17 
       (.I0(add_ln504_2_fu_3302_p2__0[1]),
        .O(\trunc_ln504_1_reg_4308[2]_i_17_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_3 
       (.I0(D[2]),
        .O(\trunc_ln504_1_reg_4308[2]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_4 
       (.I0(D[1]),
        .O(\trunc_ln504_1_reg_4308[2]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_5 
       (.I0(D[0]),
        .O(\trunc_ln504_1_reg_4308[2]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_6 
       (.I0(add_ln504_2_fu_3302_p2__0[12]),
        .O(\trunc_ln504_1_reg_4308[2]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_7 
       (.I0(add_ln504_2_fu_3302_p2__0[11]),
        .O(\trunc_ln504_1_reg_4308[2]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_8 
       (.I0(add_ln504_2_fu_3302_p2__0[10]),
        .O(\trunc_ln504_1_reg_4308[2]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln504_1_reg_4308[2]_i_9 
       (.I0(add_ln504_2_fu_3302_p2__0[9]),
        .O(\trunc_ln504_1_reg_4308[2]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln504_1_reg_4308_reg[10]_i_1 
       (.CI(\trunc_ln504_1_reg_4308_reg[2]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln504_1_reg_4308_reg[10]_i_1_n_5 ,\trunc_ln504_1_reg_4308_reg[10]_i_1_n_6 ,\trunc_ln504_1_reg_4308_reg[10]_i_1_n_7 ,\trunc_ln504_1_reg_4308_reg[10]_i_1_n_8 ,\trunc_ln504_1_reg_4308_reg[10]_i_1_n_9 ,\trunc_ln504_1_reg_4308_reg[10]_i_1_n_10 ,\trunc_ln504_1_reg_4308_reg[10]_i_1_n_11 ,\trunc_ln504_1_reg_4308_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(O485[10:3]),
        .S({\trunc_ln504_1_reg_4308[10]_i_2_n_5 ,\trunc_ln504_1_reg_4308[10]_i_3_n_5 ,\trunc_ln504_1_reg_4308[10]_i_4_n_5 ,\trunc_ln504_1_reg_4308[10]_i_5_n_5 ,\trunc_ln504_1_reg_4308[10]_i_6_n_5 ,\trunc_ln504_1_reg_4308[10]_i_7_n_5 ,\trunc_ln504_1_reg_4308[10]_i_8_n_5 ,\trunc_ln504_1_reg_4308[10]_i_9_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln504_1_reg_4308_reg[12]_i_1 
       (.CI(\trunc_ln504_1_reg_4308_reg[10]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln504_1_reg_4308_reg[12]_i_1_CO_UNCONNECTED [7:1],\trunc_ln504_1_reg_4308_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln504_1_reg_4308_reg[12]_i_1_O_UNCONNECTED [7:2],O485[12:11]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln504_2_reg_4302_reg[24]_i_1_n_11 ,\trunc_ln504_1_reg_4308[12]_i_2_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln504_1_reg_4308_reg[2]_i_1 
       (.CI(\trunc_ln504_1_reg_4308_reg[2]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln504_1_reg_4308_reg[2]_i_1_n_5 ,\trunc_ln504_1_reg_4308_reg[2]_i_1_n_6 ,\trunc_ln504_1_reg_4308_reg[2]_i_1_n_7 ,\trunc_ln504_1_reg_4308_reg[2]_i_1_n_8 ,\trunc_ln504_1_reg_4308_reg[2]_i_1_n_9 ,\trunc_ln504_1_reg_4308_reg[2]_i_1_n_10 ,\trunc_ln504_1_reg_4308_reg[2]_i_1_n_11 ,\trunc_ln504_1_reg_4308_reg[2]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({O485[2:0],\NLW_trunc_ln504_1_reg_4308_reg[2]_i_1_O_UNCONNECTED [4:0]}),
        .S({\trunc_ln504_1_reg_4308[2]_i_3_n_5 ,\trunc_ln504_1_reg_4308[2]_i_4_n_5 ,\trunc_ln504_1_reg_4308[2]_i_5_n_5 ,\trunc_ln504_1_reg_4308[2]_i_6_n_5 ,\trunc_ln504_1_reg_4308[2]_i_7_n_5 ,\trunc_ln504_1_reg_4308[2]_i_8_n_5 ,\trunc_ln504_1_reg_4308[2]_i_9_n_5 ,\trunc_ln504_1_reg_4308[2]_i_10_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln504_1_reg_4308_reg[2]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln504_1_reg_4308_reg[2]_i_2_n_5 ,\trunc_ln504_1_reg_4308_reg[2]_i_2_n_6 ,\trunc_ln504_1_reg_4308_reg[2]_i_2_n_7 ,\trunc_ln504_1_reg_4308_reg[2]_i_2_n_8 ,\trunc_ln504_1_reg_4308_reg[2]_i_2_n_9 ,\trunc_ln504_1_reg_4308_reg[2]_i_2_n_10 ,\trunc_ln504_1_reg_4308_reg[2]_i_2_n_11 ,\trunc_ln504_1_reg_4308_reg[2]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_trunc_ln504_1_reg_4308_reg[2]_i_2_O_UNCONNECTED [7:0]),
        .S({\trunc_ln504_1_reg_4308[2]_i_11_n_5 ,\trunc_ln504_1_reg_4308[2]_i_12_n_5 ,\trunc_ln504_1_reg_4308[2]_i_13_n_5 ,\trunc_ln504_1_reg_4308[2]_i_14_n_5 ,\trunc_ln504_1_reg_4308[2]_i_15_n_5 ,\trunc_ln504_1_reg_4308[2]_i_16_n_5 ,\trunc_ln504_1_reg_4308[2]_i_17_n_5 ,add_ln504_2_fu_3302_p2__0[0]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_reg_unsigned_short_s
   (Q,
    E,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [10:0]Q;
  input [0:0]E;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_reg_unsigned_short_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_reg_unsigned_short_s_19
   (Q,
    xor_ln188_fu_239_p2,
    cmp10251_fu_233_p2,
    E,
    \d_read_reg_22_reg[10]_0 ,
    ap_clk);
  output [10:0]Q;
  output xor_ln188_fu_239_p2;
  output cmp10251_fu_233_p2;
  input [0:0]E;
  input [10:0]\d_read_reg_22_reg[10]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire cmp10251_fu_233_p2;
  wire [10:0]\d_read_reg_22_reg[10]_0 ;
  wire xor_ln188_fu_239_p2;
  wire \xor_ln188_reg_358[0]_i_2_n_5 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \cmp10251_reg_353[0]_i_1 
       (.I0(\xor_ln188_reg_358[0]_i_2_n_5 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(cmp10251_fu_233_p2));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[10]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \xor_ln188_reg_358[0]_i_1 
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(\xor_ln188_reg_358[0]_i_2_n_5 ),
        .O(xor_ln188_fu_239_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \xor_ln188_reg_358[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\xor_ln188_reg_358[0]_i_2_n_5 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both
   (ack_in_t_reg_0,
    Q,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[9]_1 ,
    ap_rst_n_inv,
    ap_clk,
    s_axis_video_TVALID,
    ack_in_t_reg_1,
    \axi_data_fu_84_reg[0] ,
    \axi_data_fu_84_reg[9] ,
    s_axis_video_TDATA);
  output ack_in_t_reg_0;
  output [0:0]Q;
  output [9:0]\data_p1_reg[9]_0 ;
  output [9:0]\data_p1_reg[9]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axis_video_TVALID;
  input ack_in_t_reg_1;
  input \axi_data_fu_84_reg[0] ;
  input [9:0]\axi_data_fu_84_reg[9] ;
  input [9:0]s_axis_video_TDATA;

  wire [0:0]Q;
  wire ack_in_t_i_1_n_5;
  wire ack_in_t_reg_0;
  wire ack_in_t_reg_1;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \axi_data_fu_84_reg[0] ;
  wire [9:0]\axi_data_fu_84_reg[9] ;
  wire \data_p1[0]_i_1__0_n_5 ;
  wire \data_p1[1]_i_1__0_n_5 ;
  wire \data_p1[2]_i_1__0_n_5 ;
  wire \data_p1[3]_i_1__0_n_5 ;
  wire \data_p1[4]_i_1__0_n_5 ;
  wire \data_p1[5]_i_1__0_n_5 ;
  wire \data_p1[6]_i_1__0_n_5 ;
  wire \data_p1[7]_i_1__0_n_5 ;
  wire \data_p1[8]_i_1__0_n_5 ;
  wire \data_p1[9]_i_2_n_5 ;
  wire [9:0]\data_p1_reg[9]_0 ;
  wire [9:0]\data_p1_reg[9]_1 ;
  wire \data_p2_reg_n_5_[0] ;
  wire \data_p2_reg_n_5_[1] ;
  wire \data_p2_reg_n_5_[2] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [9:0]s_axis_video_TDATA;
  wire s_axis_video_TVALID;
  wire [1:1]state;
  wire \state[0]_i_1_n_5 ;
  wire \state[1]_i_1_n_5 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(s_axis_video_TVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ack_in_t_reg_1),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(ack_in_t_reg_0),
        .I1(s_axis_video_TVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(ack_in_t_reg_1),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFDFF00CF)) 
    ack_in_t_i_1
       (.I0(s_axis_video_TVALID),
        .I1(ack_in_t_reg_1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(ack_in_t_reg_0),
        .O(ack_in_t_i_1_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[0]_i_1 
       (.I0(\data_p1_reg[9]_1 [0]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[9] [0]),
        .O(\data_p1_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[1]_i_1 
       (.I0(\data_p1_reg[9]_1 [1]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[9] [1]),
        .O(\data_p1_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[2]_i_1 
       (.I0(\data_p1_reg[9]_1 [2]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[9] [2]),
        .O(\data_p1_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[3]_i_1 
       (.I0(\data_p1_reg[9]_1 [3]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[9] [3]),
        .O(\data_p1_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[4]_i_1 
       (.I0(\data_p1_reg[9]_1 [4]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[9] [4]),
        .O(\data_p1_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[5]_i_1 
       (.I0(\data_p1_reg[9]_1 [5]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[9] [5]),
        .O(\data_p1_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[6]_i_1 
       (.I0(\data_p1_reg[9]_1 [6]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[9] [6]),
        .O(\data_p1_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[7]_i_1 
       (.I0(\data_p1_reg[9]_1 [7]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[9] [7]),
        .O(\data_p1_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[8]_i_1 
       (.I0(\data_p1_reg[9]_1 [8]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[9] [8]),
        .O(\data_p1_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[9]_i_2 
       (.I0(\data_p1_reg[9]_1 [9]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[9] [9]),
        .O(\data_p1_reg[9]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(s_axis_video_TDATA[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[0] ),
        .O(\data_p1[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(s_axis_video_TDATA[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[1] ),
        .O(\data_p1[1]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(s_axis_video_TDATA[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[2] ),
        .O(\data_p1[2]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(s_axis_video_TDATA[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[3] ),
        .O(\data_p1[3]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(s_axis_video_TDATA[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[4] ),
        .O(\data_p1[4]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(s_axis_video_TDATA[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[5] ),
        .O(\data_p1[5]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(s_axis_video_TDATA[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[6] ),
        .O(\data_p1[6]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(s_axis_video_TDATA[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[7] ),
        .O(\data_p1[7]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(s_axis_video_TDATA[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[8] ),
        .O(\data_p1[8]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[9]_i_1__0 
       (.I0(ack_in_t_reg_1),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_2 
       (.I0(s_axis_video_TDATA[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_5_[9] ),
        .O(\data_p1[9]_i_2_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_1 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_1 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_1 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_1 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_1 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_1 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_1 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_1 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_5 ),
        .Q(\data_p1_reg[9]_1 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_2_n_5 ),
        .Q(\data_p1_reg[9]_1 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[9]_i_1 
       (.I0(ack_in_t_reg_0),
        .I1(s_axis_video_TVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[0]),
        .Q(\data_p2_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[1]),
        .Q(\data_p2_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[2]),
        .Q(\data_p2_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[3]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[4]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[5]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[6]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[7]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[8]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[9]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDFC0DF00)) 
    \state[0]_i_1 
       (.I0(ack_in_t_reg_1),
        .I1(s_axis_video_TVALID),
        .I2(state),
        .I3(Q),
        .I4(ack_in_t_reg_0),
        .O(\state[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1 
       (.I0(ack_in_t_reg_1),
        .I1(Q),
        .I2(state),
        .I3(s_axis_video_TVALID),
        .O(\state[1]_i_1_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_5 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1
   (ack_in_t_reg_0,
    data_p2,
    m_axis_video_TLAST,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    E,
    m_axis_video_TREADY,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]m_axis_video_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input [0:0]E;
  input m_axis_video_TREADY;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;

  wire [0:0]E;
  wire ack_in_t_i_1__4_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__4_n_5 ;
  wire \data_p1[0]_i_2__2_n_5 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(E),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(ack_in_t_reg_0),
        .I1(E),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axis_video_TREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hFFBF0F05)) 
    ack_in_t_i_1__4
       (.I0(state__0[0]),
        .I1(E),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .I4(ack_in_t_reg_0),
        .O(ack_in_t_i_1__4_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__4_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFABFFEF20A80020)) 
    \data_p1[0]_i_1__4 
       (.I0(\data_p1[0]_i_2__2_n_5 ),
        .I1(state__0[0]),
        .I2(E),
        .I3(state__0[1]),
        .I4(m_axis_video_TREADY),
        .I5(m_axis_video_TLAST),
        .O(\data_p1[0]_i_1__4_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_2__2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2),
        .O(\data_p1[0]_i_2__2_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__4_n_5 ),
        .Q(m_axis_video_TLAST),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_2
   (ack_in_t_reg_0,
    data_p2,
    m_axis_video_TUSER,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    E,
    m_axis_video_TREADY,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]m_axis_video_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input [0:0]E;
  input m_axis_video_TREADY;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;

  wire [0:0]E;
  wire ack_in_t_i_1__3_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__3_n_5 ;
  wire \data_p1[0]_i_2__1_n_5 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(E),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(ack_in_t_reg_0),
        .I1(E),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axis_video_TREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hFFBF0F05)) 
    ack_in_t_i_1__3
       (.I0(state__0[0]),
        .I1(E),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .I4(ack_in_t_reg_0),
        .O(ack_in_t_i_1__3_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__3_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFABFFEF20A80020)) 
    \data_p1[0]_i_1__3 
       (.I0(\data_p1[0]_i_2__1_n_5 ),
        .I1(state__0[0]),
        .I2(E),
        .I3(state__0[1]),
        .I4(m_axis_video_TREADY),
        .I5(m_axis_video_TUSER),
        .O(\data_p1[0]_i_1__3_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_2__1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2),
        .O(\data_p1[0]_i_2__1_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__3_n_5 ),
        .Q(m_axis_video_TUSER),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_20
   (s_axis_video_TLAST_int_regslice,
    \data_p1_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    s_axis_video_TVALID,
    \data_p1_reg[0]_1 ,
    \axi_last_fu_88_reg[0] ,
    axi_last_2_reg_126,
    s_axis_video_TLAST);
  output s_axis_video_TLAST_int_regslice;
  output \data_p1_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input s_axis_video_TVALID;
  input \data_p1_reg[0]_1 ;
  input \axi_last_fu_88_reg[0] ;
  input axi_last_2_reg_126;
  input [0:0]s_axis_video_TLAST;

  wire ack_in_t_i_1__1_n_5;
  wire ack_in_t_reg_n_5;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_2_reg_126;
  wire \axi_last_fu_88_reg[0] ;
  wire \data_p1[0]_i_1__2_n_5 ;
  wire \data_p1[0]_i_2__0_n_5 ;
  wire \data_p1_reg[0]_0 ;
  wire \data_p1_reg[0]_1 ;
  wire data_p2;
  wire \data_p2[0]_i_1__1_n_5 ;
  wire [1:0]next__0;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(s_axis_video_TVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[0]_1 ),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h0AF80508)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_axis_video_TVALID),
        .I1(ack_in_t_reg_n_5),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(\data_p1_reg[0]_1 ),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFF73303)) 
    ack_in_t_i_1__1
       (.I0(s_axis_video_TVALID),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[0]_1 ),
        .I4(ack_in_t_reg_n_5),
        .O(ack_in_t_i_1__1_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__1_n_5),
        .Q(ack_in_t_reg_n_5),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_fu_88[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(\axi_last_fu_88_reg[0] ),
        .I2(axi_last_2_reg_126),
        .O(\data_p1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEAFEEFFF2A022000)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p1[0]_i_2__0_n_5 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[0]_1 ),
        .I4(s_axis_video_TVALID),
        .I5(s_axis_video_TLAST_int_regslice),
        .O(\data_p1[0]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__0 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TLAST),
        .O(\data_p1[0]_i_2__0_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__2_n_5 ),
        .Q(s_axis_video_TLAST_int_regslice),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__1 
       (.I0(s_axis_video_TLAST),
        .I1(s_axis_video_TVALID),
        .I2(ack_in_t_reg_n_5),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__1_n_5 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__1_n_5 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_21
   (\data_p1_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    s_axis_video_TVALID,
    \data_p1_reg[0]_1 ,
    s_axis_video_TUSER);
  output \data_p1_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input s_axis_video_TVALID;
  input \data_p1_reg[0]_1 ;
  input [0:0]s_axis_video_TUSER;

  wire ack_in_t_i_1__0_n_5;
  wire ack_in_t_reg_n_5;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__1_n_5 ;
  wire \data_p1[0]_i_2_n_5 ;
  wire \data_p1_reg[0]_0 ;
  wire \data_p1_reg[0]_1 ;
  wire data_p2;
  wire \data_p2[0]_i_1__0_n_5 ;
  wire [1:0]next__0;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(s_axis_video_TVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[0]_1 ),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h0AF80508)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_axis_video_TVALID),
        .I1(ack_in_t_reg_n_5),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(\data_p1_reg[0]_1 ),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFF73303)) 
    ack_in_t_i_1__0
       (.I0(s_axis_video_TVALID),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[0]_1 ),
        .I4(ack_in_t_reg_n_5),
        .O(ack_in_t_i_1__0_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__0_n_5),
        .Q(ack_in_t_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEAFEEFFF2A022000)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p1[0]_i_2_n_5 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[0]_1 ),
        .I4(s_axis_video_TVALID),
        .I5(\data_p1_reg[0]_0 ),
        .O(\data_p1[0]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TUSER),
        .O(\data_p1[0]_i_2_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__1_n_5 ),
        .Q(\data_p1_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__0 
       (.I0(s_axis_video_TUSER),
        .I1(s_axis_video_TVALID),
        .I2(ack_in_t_reg_n_5),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__0_n_5 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__0_n_5 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_demosaic_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized2
   (m_axis_video_TREADY_int_regslice,
    D,
    empty_n_reg,
    m_axis_video_TREADY_0,
    m_axis_video_TVALID,
    m_axis_video_TDATA,
    ap_rst_n_inv,
    ap_clk,
    MultiPixStream2AXIvideo_U0_ap_start,
    Q,
    m_axis_video_TREADY,
    \data_p1_reg[29]_0 ,
    \data_p1_reg[29]_1 ,
    \data_p1_reg[29]_2 ,
    \ap_CS_fsm_reg[3] ,
    E,
    \data_p2_reg[29]_0 );
  output m_axis_video_TREADY_int_regslice;
  output [1:0]D;
  output empty_n_reg;
  output m_axis_video_TREADY_0;
  output m_axis_video_TVALID;
  output [29:0]m_axis_video_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [2:0]Q;
  input m_axis_video_TREADY;
  input [29:0]\data_p1_reg[29]_0 ;
  input \data_p1_reg[29]_1 ;
  input [29:0]\data_p1_reg[29]_2 ;
  input \ap_CS_fsm_reg[3] ;
  input [0:0]E;
  input [29:0]\data_p2_reg[29]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [2:0]Q;
  wire ack_in_t_i_1__2_n_5;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_5 ;
  wire \data_p1[10]_i_1_n_5 ;
  wire \data_p1[11]_i_1_n_5 ;
  wire \data_p1[12]_i_1_n_5 ;
  wire \data_p1[13]_i_1_n_5 ;
  wire \data_p1[14]_i_1_n_5 ;
  wire \data_p1[15]_i_1_n_5 ;
  wire \data_p1[16]_i_1_n_5 ;
  wire \data_p1[17]_i_1_n_5 ;
  wire \data_p1[18]_i_1_n_5 ;
  wire \data_p1[19]_i_1_n_5 ;
  wire \data_p1[1]_i_1_n_5 ;
  wire \data_p1[20]_i_1_n_5 ;
  wire \data_p1[21]_i_1_n_5 ;
  wire \data_p1[22]_i_1_n_5 ;
  wire \data_p1[23]_i_1_n_5 ;
  wire \data_p1[24]_i_1_n_5 ;
  wire \data_p1[25]_i_1_n_5 ;
  wire \data_p1[26]_i_1_n_5 ;
  wire \data_p1[27]_i_1_n_5 ;
  wire \data_p1[28]_i_1_n_5 ;
  wire \data_p1[29]_i_2_n_5 ;
  wire \data_p1[2]_i_1_n_5 ;
  wire \data_p1[3]_i_1_n_5 ;
  wire \data_p1[4]_i_1_n_5 ;
  wire \data_p1[5]_i_1_n_5 ;
  wire \data_p1[6]_i_1_n_5 ;
  wire \data_p1[7]_i_1_n_5 ;
  wire \data_p1[8]_i_1_n_5 ;
  wire \data_p1[9]_i_1_n_5 ;
  wire [29:0]\data_p1_reg[29]_0 ;
  wire \data_p1_reg[29]_1 ;
  wire [29:0]\data_p1_reg[29]_2 ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire \data_p2_reg_n_5_[0] ;
  wire \data_p2_reg_n_5_[10] ;
  wire \data_p2_reg_n_5_[11] ;
  wire \data_p2_reg_n_5_[12] ;
  wire \data_p2_reg_n_5_[13] ;
  wire \data_p2_reg_n_5_[14] ;
  wire \data_p2_reg_n_5_[15] ;
  wire \data_p2_reg_n_5_[16] ;
  wire \data_p2_reg_n_5_[17] ;
  wire \data_p2_reg_n_5_[18] ;
  wire \data_p2_reg_n_5_[19] ;
  wire \data_p2_reg_n_5_[1] ;
  wire \data_p2_reg_n_5_[20] ;
  wire \data_p2_reg_n_5_[21] ;
  wire \data_p2_reg_n_5_[22] ;
  wire \data_p2_reg_n_5_[23] ;
  wire \data_p2_reg_n_5_[24] ;
  wire \data_p2_reg_n_5_[25] ;
  wire \data_p2_reg_n_5_[26] ;
  wire \data_p2_reg_n_5_[27] ;
  wire \data_p2_reg_n_5_[28] ;
  wire \data_p2_reg_n_5_[29] ;
  wire \data_p2_reg_n_5_[2] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire empty_n_reg;
  wire load_p1;
  wire [29:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_0;
  wire m_axis_video_TREADY_int_regslice;
  wire m_axis_video_TVALID;
  wire [1:0]next__0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_5 ;
  wire \state[1]_i_1__0_n_5 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(E),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .O(next__0[0]));
  LUT4 #(
    .INIT(16'h2E12)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(E),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hFDFF00F3)) 
    ack_in_t_i_1__2
       (.I0(E),
        .I1(state__0[0]),
        .I2(m_axis_video_TREADY),
        .I3(state__0[1]),
        .I4(m_axis_video_TREADY_int_regslice),
        .O(ack_in_t_i_1__2_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__2_n_5),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF4FF4444F44F4444)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(Q[0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(Q[2]),
        .I5(m_axis_video_TREADY),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h44444F44FF444444)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(Q[1]),
        .I2(m_axis_video_TREADY),
        .I3(Q[2]),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_5_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [0]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [0]),
        .O(\data_p1[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_5_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [10]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [10]),
        .O(\data_p1[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_5_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [11]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [11]),
        .O(\data_p1[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_5_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [12]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [12]),
        .O(\data_p1[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_5_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [13]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [13]),
        .O(\data_p1[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_5_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [14]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [14]),
        .O(\data_p1[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_5_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [15]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [15]),
        .O(\data_p1[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_5_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [16]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [16]),
        .O(\data_p1[16]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_5_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [17]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [17]),
        .O(\data_p1[17]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_5_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [18]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [18]),
        .O(\data_p1[18]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_5_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [19]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [19]),
        .O(\data_p1[19]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_5_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [1]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [1]),
        .O(\data_p1[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_5_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [20]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [20]),
        .O(\data_p1[20]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_5_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [21]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [21]),
        .O(\data_p1[21]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_5_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [22]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [22]),
        .O(\data_p1[22]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_5_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [23]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [23]),
        .O(\data_p1[23]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_5_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [24]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [24]),
        .O(\data_p1[24]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_5_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [25]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [25]),
        .O(\data_p1[25]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_5_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [26]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [26]),
        .O(\data_p1[26]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_5_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [27]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [27]),
        .O(\data_p1[27]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_5_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [28]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [28]),
        .O(\data_p1[28]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h4E04)) 
    \data_p1[29]_i_1 
       (.I0(state__0[0]),
        .I1(E),
        .I2(state__0[1]),
        .I3(m_axis_video_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[29]_i_2 
       (.I0(\data_p2_reg_n_5_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [29]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [29]),
        .O(\data_p1[29]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_5_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [2]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [2]),
        .O(\data_p1[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_5_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [3]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [3]),
        .O(\data_p1[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_5_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [4]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [4]),
        .O(\data_p1[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_5_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [5]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [5]),
        .O(\data_p1[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_5_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [6]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [6]),
        .O(\data_p1[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_5_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [7]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [7]),
        .O(\data_p1[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_5_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [8]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [8]),
        .O(\data_p1[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_5_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 [9]),
        .I4(\data_p1_reg[29]_1 ),
        .I5(\data_p1_reg[29]_2 [9]),
        .O(\data_p1[9]_i_1_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2_n_5 ),
        .Q(m_axis_video_TDATA[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [0]),
        .Q(\data_p2_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [10]),
        .Q(\data_p2_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [11]),
        .Q(\data_p2_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [12]),
        .Q(\data_p2_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [13]),
        .Q(\data_p2_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [14]),
        .Q(\data_p2_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [15]),
        .Q(\data_p2_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [16]),
        .Q(\data_p2_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [17]),
        .Q(\data_p2_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [18]),
        .Q(\data_p2_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [19]),
        .Q(\data_p2_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [1]),
        .Q(\data_p2_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [20]),
        .Q(\data_p2_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [21]),
        .Q(\data_p2_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [22]),
        .Q(\data_p2_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [23]),
        .Q(\data_p2_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [24]),
        .Q(\data_p2_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [25]),
        .Q(\data_p2_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [26]),
        .Q(\data_p2_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [27]),
        .Q(\data_p2_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [28]),
        .Q(\data_p2_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [29]),
        .Q(\data_p2_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [2]),
        .Q(\data_p2_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [3]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [4]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [5]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [6]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [7]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [8]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [9]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'h8A008200)) 
    full_n_i_2__1
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(Q[2]),
        .I4(m_axis_video_TREADY),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'hC80C)) 
    \int_isr[0]_i_3 
       (.I0(m_axis_video_TREADY),
        .I1(Q[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(m_axis_video_TREADY_0));
  LUT4 #(
    .INIT(16'hFC4C)) 
    \state[0]_i_1__0 
       (.I0(m_axis_video_TREADY),
        .I1(m_axis_video_TVALID),
        .I2(state),
        .I3(E),
        .O(\state[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \state[1]_i_1__0 
       (.I0(state),
        .I1(E),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TVALID),
        .O(\state[1]_i_1__0_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_5 ),
        .Q(m_axis_video_TVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0
   (DebayerRandBatG_U0_ap_start,
    start_for_DebayerRandBatG_U0_full_n,
    empty_n_reg_0,
    full_n_reg_0,
    ap_clk,
    Q,
    bayerPhase_c_empty_n,
    \mOutPtr_reg[0]_0 ,
    DebayerRatBorBatR_U0_ap_start,
    DebayerRandBatG_U0_ap_ready,
    empty_n_reg_1);
  output DebayerRandBatG_U0_ap_start;
  output start_for_DebayerRandBatG_U0_full_n;
  output empty_n_reg_0;
  input full_n_reg_0;
  input ap_clk;
  input [0:0]Q;
  input bayerPhase_c_empty_n;
  input \mOutPtr_reg[0]_0 ;
  input DebayerRatBorBatR_U0_ap_start;
  input DebayerRandBatG_U0_ap_ready;
  input empty_n_reg_1;

  wire DebayerRandBatG_U0_ap_ready;
  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRatBorBatR_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire bayerPhase_c_empty_n;
  wire empty_n_i_1__2_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__2_n_5;
  wire full_n_i_2__0_n_5;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__4_n_5 ;
  wire \mOutPtr[1]_i_1_n_5 ;
  wire \mOutPtr[1]_i_2_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_DebayerRandBatG_U0_full_n;

  LUT6 #(
    .INIT(64'hB0F0FFFFB0F0B0F0)) 
    empty_n_i_1__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(DebayerRandBatG_U0_ap_start),
        .I3(DebayerRandBatG_U0_ap_ready),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(empty_n_reg_1),
        .O(empty_n_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_5),
        .Q(DebayerRandBatG_U0_ap_start),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFBFBFBF0F000000)) 
    full_n_i_1__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(full_n_i_2__0_n_5),
        .I3(DebayerRandBatG_U0_ap_start),
        .I4(DebayerRandBatG_U0_ap_ready),
        .I5(start_for_DebayerRandBatG_U0_full_n),
        .O(full_n_i_1__2_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2
       (.I0(DebayerRandBatG_U0_ap_start),
        .I1(Q),
        .I2(bayerPhase_c_empty_n),
        .O(empty_n_reg_0));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_2__0
       (.I0(start_for_DebayerRandBatG_U0_full_n),
        .I1(DebayerRatBorBatR_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(full_n_i_2__0_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_5),
        .Q(start_for_DebayerRandBatG_U0_full_n),
        .S(full_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__4_n_5 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(DebayerRatBorBatR_U0_ap_start),
        .I2(start_for_DebayerRandBatG_U0_full_n),
        .I3(DebayerRandBatG_U0_ap_start),
        .I4(DebayerRandBatG_U0_ap_ready),
        .O(\mOutPtr[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFF8F00700070FF8F)) 
    \mOutPtr[1]_i_2 
       (.I0(DebayerRandBatG_U0_ap_ready),
        .I1(DebayerRandBatG_U0_ap_start),
        .I2(empty_n_reg_1),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_2_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_5 ),
        .D(\mOutPtr[0]_i_1__4_n_5 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_5 ),
        .D(\mOutPtr[1]_i_2_n_5 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0
   (DebayerRatBorBatR_U0_ap_start,
    start_for_DebayerRatBorBatR_U0_full_n,
    empty_n_reg_0,
    full_n_reg_0,
    ap_clk,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    start_for_ZipperRemoval_U0_full_n,
    Debayer_U0_ap_start,
    empty_n_reg_1,
    empty_n_reg_2,
    start_for_DebayerRandBatG_U0_full_n,
    \mOutPtr_reg[1]_0 );
  output DebayerRatBorBatR_U0_ap_start;
  output start_for_DebayerRatBorBatR_U0_full_n;
  output empty_n_reg_0;
  input full_n_reg_0;
  input ap_clk;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input start_for_ZipperRemoval_U0_full_n;
  input Debayer_U0_ap_start;
  input empty_n_reg_1;
  input empty_n_reg_2;
  input start_for_DebayerRandBatG_U0_full_n;
  input \mOutPtr_reg[1]_0 ;

  wire DebayerRatBorBatR_U0_ap_start;
  wire Debayer_U0_ap_start;
  wire ap_clk;
  wire empty_n_i_1__4_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire full_n_i_1__4_n_5;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire \mOutPtr[1]_i_2__0_n_5 ;
  wire \mOutPtr[1]_i_3__0_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire start_for_DebayerRandBatG_U0_full_n;
  wire start_for_DebayerRatBorBatR_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hBFBFBFFF0000000F)) 
    empty_n_i_1__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr[1]_i_3__0_n_5 ),
        .I3(empty_n_reg_1),
        .I4(start_once_reg),
        .I5(DebayerRatBorBatR_U0_ap_start),
        .O(empty_n_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_5),
        .Q(DebayerRatBorBatR_U0_ap_start),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFF00000)) 
    full_n_i_1__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(empty_n_reg_1),
        .I3(start_once_reg),
        .I4(\mOutPtr[1]_i_3__0_n_5 ),
        .I5(start_for_DebayerRatBorBatR_U0_full_n),
        .O(full_n_i_1__4_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_5),
        .Q(start_for_DebayerRatBorBatR_U0_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'hBBBFFFFF44400000)) 
    \mOutPtr[1]_i_1__0 
       (.I0(start_once_reg),
        .I1(start_for_DebayerRatBorBatR_U0_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_for_ZipperRemoval_U0_full_n),
        .I4(Debayer_U0_ap_start),
        .I5(\mOutPtr[1]_i_3__0_n_5 ),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'hFE0101FE)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr[1]_i_3__0_n_5 ),
        .I1(start_once_reg),
        .I2(empty_n_reg_1),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_2__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \mOutPtr[1]_i_3 
       (.I0(DebayerRatBorBatR_U0_ap_start),
        .I1(empty_n_reg_2),
        .I2(start_for_DebayerRandBatG_U0_full_n),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_3__0 
       (.I0(DebayerRatBorBatR_U0_ap_start),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_3__0_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_5 ),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(mOutPtr[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_5 ),
        .D(\mOutPtr[1]_i_2__0_n_5 ),
        .Q(mOutPtr[1]),
        .R(full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0
   (MultiPixStream2AXIvideo_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    ap_rst_n_inv,
    ap_clk,
    start_once_reg,
    ZipperRemoval_U0_ap_start,
    empty_n_reg_0,
    empty_n_reg_1,
    full_n_reg_0);
  output MultiPixStream2AXIvideo_U0_ap_start;
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input start_once_reg;
  input ZipperRemoval_U0_ap_start;
  input empty_n_reg_0;
  input empty_n_reg_1;
  input full_n_reg_0;

  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire ZipperRemoval_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__10_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__10_n_5;
  wire full_n_reg_0;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__10_n_5 ;
  wire \mOutPtr[1]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_2__2_n_5 ;
  wire p_9_in;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hBF00FFFFBF00BF00)) 
    empty_n_i_1__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(empty_n_reg_0),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(start_once_reg),
        .I5(empty_n_reg_1),
        .O(empty_n_i_1__10_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_5),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    full_n_i_1__10
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(start_once_reg),
        .I3(ZipperRemoval_U0_ap_start),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(full_n_reg_0),
        .O(full_n_i_1__10_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_5),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__10_n_5 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[1]_i_1__2 
       (.I0(start_once_reg),
        .I1(ZipperRemoval_U0_ap_start),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(empty_n_reg_0),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(\mOutPtr[1]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__2 
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_2__2_n_5 ));
  LUT5 #(
    .INIT(32'h00404040)) 
    \mOutPtr[1]_i_3__1 
       (.I0(start_once_reg),
        .I1(ZipperRemoval_U0_ap_start),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(empty_n_reg_0),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__2_n_5 ),
        .D(\mOutPtr[0]_i_1__10_n_5 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__2_n_5 ),
        .D(\mOutPtr[1]_i_2__2_n_5 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0
   (ZipperRemoval_U0_ap_start,
    start_for_ZipperRemoval_U0_full_n,
    empty_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    Debayer_U0_ap_start,
    \mOutPtr_reg[0]_1 ,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    start_once_reg,
    empty_n_reg_1);
  output ZipperRemoval_U0_ap_start;
  output start_for_ZipperRemoval_U0_full_n;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input Debayer_U0_ap_start;
  input \mOutPtr_reg[0]_1 ;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input start_once_reg;
  input empty_n_reg_1;

  wire Debayer_U0_ap_start;
  wire ZipperRemoval_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__7_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__7_n_5;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__9_n_5 ;
  wire \mOutPtr[1]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_2__1_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hFFBF0F00)) 
    empty_n_i_1__7
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(empty_n_reg_1),
        .I4(ZipperRemoval_U0_ap_start),
        .O(empty_n_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_5),
        .Q(ZipperRemoval_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0B0F0F0)) 
    full_n_i_1__7
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(start_for_ZipperRemoval_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(Debayer_U0_ap_start),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(full_n_i_1__7_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_5),
        .Q(start_for_ZipperRemoval_U0_full_n),
        .S(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_ap_idle_i_2
       (.I0(ZipperRemoval_U0_ap_start),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__9_n_5 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \mOutPtr[1]_i_1__1 
       (.I0(start_for_ZipperRemoval_U0_full_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Debayer_U0_ap_start),
        .I3(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr[1]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hFBFF04000400FBFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(Debayer_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_for_ZipperRemoval_U0_full_n),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_2__1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__1_n_5 ),
        .D(\mOutPtr[0]_i_1__9_n_5 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__1_n_5 ),
        .D(\mOutPtr[1]_i_2__1_n_5 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_v_demosaic
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [5:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [5:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [15:0]s_axis_video_TDATA;
  input [1:0]s_axis_video_TKEEP;
  input [1:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [31:0]m_axis_video_TDATA;
  output [3:0]m_axis_video_TKEEP;
  output [3:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire [9:0]AXIvideo2MultiBayer_U0_imgBayer_din;
  wire AXIvideo2MultiBayer_U0_n_7;
  wire AXIvideo2MultiBayer_U0_n_9;
  wire Block_entry_split_proc_U0_ap_continue;
  wire [15:0]Block_entry_split_proc_U0_ap_return;
  wire Block_entry_split_proc_U0_n_6;
  wire CTRL_s_axi_U_n_119;
  wire CTRL_s_axi_U_n_120;
  wire CTRL_s_axi_U_n_121;
  wire CTRL_s_axi_U_n_122;
  wire CTRL_s_axi_U_n_123;
  wire CTRL_s_axi_U_n_124;
  wire CTRL_s_axi_U_n_125;
  wire CTRL_s_axi_U_n_126;
  wire CTRL_s_axi_U_n_127;
  wire CTRL_s_axi_U_n_128;
  wire CTRL_s_axi_U_n_129;
  wire CTRL_s_axi_U_n_130;
  wire CTRL_s_axi_U_n_131;
  wire CTRL_s_axi_U_n_132;
  wire CTRL_s_axi_U_n_133;
  wire CTRL_s_axi_U_n_151;
  wire CTRL_s_axi_U_n_177;
  wire CTRL_s_axi_U_n_61;
  wire CTRL_s_axi_U_n_62;
  wire CTRL_s_axi_U_n_63;
  wire CTRL_s_axi_U_n_64;
  wire CTRL_s_axi_U_n_65;
  wire CTRL_s_axi_U_n_66;
  wire CTRL_s_axi_U_n_67;
  wire CTRL_s_axi_U_n_85;
  wire \DebayerG_U0/ap_CS_fsm_state2 ;
  wire \DebayerG_U0/ap_CS_fsm_state4 ;
  wire \DebayerG_U0/icmp_ln315_fu_286_p2 ;
  wire \DebayerRandBatG_U0/cmp59_i_fu_272_p2 ;
  wire [10:1]\DebayerRandBatG_U0/loopHeight_fu_172_p2 ;
  wire [10:1]\DebayerRandBatG_U0/loopWidth_fu_178_p2 ;
  wire [0:0]\DebayerRandBatG_U0/y_fu_64_reg ;
  wire [10:1]\DebayerRandBatG_U0/y_fu_64_reg__0 ;
  wire [0:0]\DebayerRatBorBatR_U0/y_fu_68_reg ;
  wire [10:1]\DebayerRatBorBatR_U0/y_fu_68_reg__0 ;
  wire Debayer_U0_ap_idle;
  wire Debayer_U0_ap_ready;
  wire Debayer_U0_ap_start;
  wire [29:0]Debayer_U0_imgRgb_din;
  wire Debayer_U0_n_19;
  wire Debayer_U0_n_21;
  wire Debayer_U0_n_22;
  wire Debayer_U0_n_34;
  wire Debayer_U0_n_35;
  wire Debayer_U0_n_38;
  wire Debayer_U0_n_39;
  wire Debayer_U0_n_40;
  wire Debayer_U0_n_42;
  wire Debayer_U0_n_43;
  wire Debayer_U0_n_44;
  wire Debayer_U0_n_45;
  wire Debayer_U0_n_46;
  wire Debayer_U0_n_47;
  wire Debayer_U0_n_48;
  wire Debayer_U0_n_49;
  wire Debayer_U0_n_50;
  wire Debayer_U0_n_51;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_10;
  wire MultiPixStream2AXIvideo_U0_n_11;
  wire MultiPixStream2AXIvideo_U0_n_12;
  wire MultiPixStream2AXIvideo_U0_n_7;
  wire MultiPixStream2AXIvideo_U0_n_8;
  wire [29:0]\SRL_SIG_reg[0]_3 ;
  wire [29:0]\SRL_SIG_reg[0]_4 ;
  wire [29:0]\SRL_SIG_reg[1]_2 ;
  wire [29:0]\SRL_SIG_reg[1]_5 ;
  wire ZipperRemoval_U0_ap_start;
  wire [29:0]ZipperRemoval_U0_imgUnzip_din;
  wire ZipperRemoval_U0_n_10;
  wire ZipperRemoval_U0_n_12;
  wire ZipperRemoval_U0_n_13;
  wire ZipperRemoval_U0_n_15;
  wire ap_clk;
  wire ap_done_reg;
  wire [15:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2MultiBayer_U0_ap_ready;
  wire ap_sync_Block_entry_split_proc_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  wire ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5;
  wire [15:0]bayer_phase;
  wire bayer_phase_assign_channel_U_n_7;
  wire [15:0]bayer_phase_assign_channel_dout;
  wire [15:0]height;
  wire [9:0]imgBayer_dout;
  wire imgBayer_empty_n;
  wire imgBayer_full_n;
  wire [2:0]imgBayer_num_data_valid;
  wire imgRgb_U_n_7;
  wire imgRgb_empty_n;
  wire imgRgb_full_n;
  wire imgUnzip_U_n_67;
  wire [29:0]imgUnzip_dout;
  wire imgUnzip_empty_n;
  wire imgUnzip_full_n;
  wire interrupt;
  wire [10:0]loopHeight_fu_203_p2;
  wire [16:16]loopHeight_fu_248_p2;
  wire [16:1]loopWidth_fu_130_p2;
  wire [10:0]loopWidth_fu_209_p2;
  wire [16:16]loopWidth_fu_258_p2;
  wire [29:0]\^m_axis_video_TDATA ;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire p_9_in;
  wire push;
  wire push_0;
  wire push_1;
  wire \regslice_both_m_axis_video_V_data_V_U/load_p2 ;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [15:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_ZipperRemoval_U0_U_n_7;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;
  wire [15:0]width;
  wire [15:0]y_fu_56_reg;

  assign m_axis_video_TDATA[31] = \<const0> ;
  assign m_axis_video_TDATA[30] = \<const0> ;
  assign m_axis_video_TDATA[29:0] = \^m_axis_video_TDATA [29:0];
  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[3] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer AXIvideo2MultiBayer_U0
       (.D(CTRL_s_axi_U_n_151),
        .Q(AXIvideo2MultiBayer_U0_n_9),
        .ack_in_t_reg(s_axis_video_TREADY),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_AXIvideo2MultiBayer_U0_ap_ready(ap_sync_AXIvideo2MultiBayer_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg(AXIvideo2MultiBayer_U0_n_7),
        .\axi_data_fu_84_reg[9] (AXIvideo2MultiBayer_U0_imgBayer_din),
        .imgBayer_full_n(imgBayer_full_n),
        .push(push),
        .s_axis_video_TDATA(s_axis_video_TDATA[9:0]),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .\trunc_ln145_reg_330_reg[10]_0 (height[10:0]),
        .\trunc_ln146_reg_335_reg[10]_0 (width[10:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_Block_entry_split_proc Block_entry_split_proc_U0
       (.Q(bayer_phase),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Block_entry_split_proc_U0_n_6),
        .ap_done_reg_reg_1(CTRL_s_axi_U_n_85),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[15]_0 (CTRL_s_axi_U_n_119),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\int_isr_reg[1] (ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_CTRL_s_axi CTRL_s_axi_U
       (.Block_entry_split_proc_U0_ap_continue(Block_entry_split_proc_U0_ap_continue),
        .CO(\DebayerRandBatG_U0/cmp59_i_fu_272_p2 ),
        .D({\DebayerRandBatG_U0/loopWidth_fu_178_p2 ,loopWidth_fu_209_p2[0]}),
        .DI(Debayer_U0_n_34),
        .Debayer_U0_ap_idle(Debayer_U0_ap_idle),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(width),
        .S(Debayer_U0_n_35),
        .\ap_CS_fsm[2]_i_2__1 ({y_fu_56_reg[15],y_fu_56_reg[2:0]}),
        .\ap_CS_fsm_reg[0] (CTRL_s_axi_U_n_133),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_AXIvideo2MultiBayer_U0_ap_ready(ap_sync_AXIvideo2MultiBayer_U0_ap_ready),
        .ap_sync_Block_entry_split_proc_U0_ap_ready(ap_sync_Block_entry_split_proc_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg(CTRL_s_axi_U_n_151),
        .ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg(CTRL_s_axi_U_n_119),
        .\cmp59_i_reg_465_reg[0] ({\DebayerRandBatG_U0/y_fu_64_reg__0 ,\DebayerRandBatG_U0/y_fu_64_reg }),
        .\cmp59_i_reg_545_reg[0] ({\DebayerRatBorBatR_U0/y_fu_68_reg__0 ,\DebayerRatBorBatR_U0/y_fu_68_reg }),
        .\icmp_ln228_reg_199_reg[0] (MultiPixStream2AXIvideo_U0_n_8),
        .\icmp_ln228_reg_199_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_7),
        .int_ap_idle_reg_0(start_for_ZipperRemoval_U0_U_n_7),
        .int_ap_idle_reg_1(ZipperRemoval_U0_n_10),
        .int_ap_idle_reg_2(AXIvideo2MultiBayer_U0_n_9),
        .int_ap_start_reg_0(CTRL_s_axi_U_n_85),
        .int_ap_start_reg_1(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .\int_bayer_phase_reg[15]_0 (Block_entry_split_proc_U0_ap_return),
        .\int_bayer_phase_reg[15]_1 (bayer_phase),
        .\int_height_reg[0]_0 (CTRL_s_axi_U_n_120),
        .\int_height_reg[10]_0 ({CTRL_s_axi_U_n_62,CTRL_s_axi_U_n_63}),
        .\int_height_reg[10]_1 (loopHeight_fu_203_p2[10:1]),
        .\int_height_reg[15]_0 (height),
        .\int_height_reg[15]_1 (loopHeight_fu_248_p2),
        .\int_height_reg[15]_2 (CTRL_s_axi_U_n_121),
        .\int_height_reg[1]_0 (CTRL_s_axi_U_n_61),
        .\int_height_reg[9]_0 ({\DebayerRandBatG_U0/loopHeight_fu_172_p2 ,loopHeight_fu_203_p2[0]}),
        .\int_height_reg[9]_1 ({CTRL_s_axi_U_n_64,CTRL_s_axi_U_n_65,CTRL_s_axi_U_n_66,CTRL_s_axi_U_n_67}),
        .\int_isr_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_11),
        .\int_isr_reg[1]_0 (Block_entry_split_proc_U0_n_6),
        .\int_width_reg[11]_0 ({CTRL_s_axi_U_n_130,CTRL_s_axi_U_n_131,CTRL_s_axi_U_n_132}),
        .\int_width_reg[15]_0 (loopWidth_fu_258_p2),
        .\int_width_reg[15]_1 (loopWidth_fu_130_p2),
        .\int_width_reg[1]_0 (CTRL_s_axi_U_n_177),
        .\int_width_reg[8]_0 ({CTRL_s_axi_U_n_122,CTRL_s_axi_U_n_123,CTRL_s_axi_U_n_124,CTRL_s_axi_U_n_125,CTRL_s_axi_U_n_126,CTRL_s_axi_U_n_127,CTRL_s_axi_U_n_128,CTRL_s_axi_U_n_129}),
        .\int_width_reg[8]_1 (loopWidth_fu_209_p2[10:2]),
        .interrupt(interrupt),
        .\loopHeight_reg_535_reg[16] (Debayer_U0_n_19),
        .\loopWidth_reg_540_reg[16] (Debayer_U0_n_21),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR[5:2]),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_Debayer Debayer_U0
       (.CO(\DebayerRandBatG_U0/cmp59_i_fu_272_p2 ),
        .D(loopHeight_fu_248_p2),
        .DI(Debayer_U0_n_34),
        .Debayer_U0_ap_idle(Debayer_U0_ap_idle),
        .Debayer_U0_ap_ready(Debayer_U0_ap_ready),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .E(Debayer_U0_n_38),
        .Q({\DebayerG_U0/ap_CS_fsm_state4 ,\DebayerG_U0/ap_CS_fsm_state2 }),
        .S(Debayer_U0_n_35),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bayer_phase_assign_channel_dout(bayer_phase_assign_channel_dout),
        .\cmp59_i_reg_545_reg[0] ({CTRL_s_axi_U_n_62,CTRL_s_axi_U_n_63}),
        .\cmp59_i_reg_545_reg[0]_0 ({CTRL_s_axi_U_n_64,CTRL_s_axi_U_n_65,CTRL_s_axi_U_n_66,CTRL_s_axi_U_n_67}),
        .\genblk1[0].v2_reg[0] (Debayer_U0_n_39),
        .\genblk1[0].v2_reg[0]_0 (Debayer_U0_n_40),
        .\genblk1[0].v2_reg[0]_1 (imgBayer_num_data_valid),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0 (Debayer_U0_n_42),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_0 (Debayer_U0_n_43),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_1 (Debayer_U0_n_44),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_2 (Debayer_U0_n_45),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_3 (Debayer_U0_n_46),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_4 (Debayer_U0_n_47),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_5 (Debayer_U0_n_48),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_6 (Debayer_U0_n_49),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_7 (Debayer_U0_n_50),
        .\icmp_ln1014_reg_1977_pp0_iter3_reg_reg[0]__0_8 (Debayer_U0_n_51),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .\int_height_reg[15] (Debayer_U0_n_19),
        .\int_width_reg[15] (Debayer_U0_n_21),
        .\loopHeight_reg_377_reg[10] ({\DebayerRandBatG_U0/loopHeight_fu_172_p2 ,loopHeight_fu_203_p2[0]}),
        .\loopHeight_reg_441_reg[10] (loopHeight_fu_203_p2[10:1]),
        .\loopHeight_reg_535_reg[16] (\DebayerG_U0/icmp_ln315_fu_286_p2 ),
        .\loopHeight_reg_535_reg[7] (CTRL_s_axi_U_n_61),
        .\loopWidth_reg_382_reg[10] ({\DebayerRandBatG_U0/loopWidth_fu_178_p2 ,loopWidth_fu_209_p2[0]}),
        .\loopWidth_reg_446_reg[10] (loopWidth_fu_209_p2[10:2]),
        .\loopWidth_reg_540_reg[15] (width),
        .\loopWidth_reg_540_reg[16] (loopWidth_fu_258_p2),
        .\loopWidth_reg_540_reg[7] (CTRL_s_axi_U_n_177),
        .out(imgBayer_dout),
        .\pix_reg_419_pp0_iter3_reg_reg[9] ({Debayer_U0_imgRgb_din[29:20],Debayer_U0_imgRgb_din[9:0]}),
        .push(push_0),
        .push_0(push),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n),
        .start_once_reg_reg_0(Debayer_U0_n_22),
        .\y_fu_64_reg[10] ({\DebayerRandBatG_U0/y_fu_64_reg__0 ,\DebayerRandBatG_U0/y_fu_64_reg }),
        .\y_fu_68_reg[10] ({\DebayerRatBorBatR_U0/y_fu_68_reg__0 ,\DebayerRatBorBatR_U0/y_fu_68_reg }),
        .\zext_ln274_reg_530_reg[15] (height));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.D(loopWidth_fu_209_p2[0]),
        .E(MultiPixStream2AXIvideo_U0_n_12),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(width[10:0]),
        .\ap_CS_fsm_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[29] (\SRL_SIG_reg[1]_5 ),
        .\data_p1_reg[29]_0 (imgUnzip_U_n_67),
        .\data_p1_reg[29]_1 (\SRL_SIG_reg[0]_4 ),
        .\data_p2_reg[29] (imgUnzip_dout),
        .empty_n_reg(MultiPixStream2AXIvideo_U0_n_10),
        .\icmp_ln228_reg_199_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_7),
        .\icmp_ln228_reg_199_reg[0]_1 (CTRL_s_axi_U_n_133),
        .imgUnzip_empty_n(imgUnzip_empty_n),
        .load_p2(\regslice_both_m_axis_video_V_data_V_U/load_p2 ),
        .m_axis_video_TDATA(\^m_axis_video_TDATA ),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_0(MultiPixStream2AXIvideo_U0_n_11),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .push(push_1),
        .\sub_i_i_reg_194_reg[11]_0 ({CTRL_s_axi_U_n_130,CTRL_s_axi_U_n_131,CTRL_s_axi_U_n_132}),
        .\sub_i_i_reg_194_reg[8]_0 ({CTRL_s_axi_U_n_122,CTRL_s_axi_U_n_123,CTRL_s_axi_U_n_124,CTRL_s_axi_U_n_125,CTRL_s_axi_U_n_126,CTRL_s_axi_U_n_127,CTRL_s_axi_U_n_128,CTRL_s_axi_U_n_129}),
        .\trunc_ln221_reg_184_reg[10]_0 (height[10:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_ZipperRemoval ZipperRemoval_U0
       (.D(\SRL_SIG_reg[0]_3 ),
        .E(ZipperRemoval_U0_n_13),
        .Q({y_fu_56_reg[15],y_fu_56_reg[2:0]}),
        .ZipperRemoval_U0_ap_start(ZipperRemoval_U0_ap_start),
        .\ap_CS_fsm[2]_i_2__1_0 (height[14:3]),
        .\ap_CS_fsm_reg[0]_0 (ZipperRemoval_U0_n_10),
        .\ap_CS_fsm_reg[1]_0 (ZipperRemoval_U0_n_15),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ZipperRemoval_U0_n_12),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln1107_fu_229_p2_carry(width),
        .imgRgb_empty_n(imgRgb_empty_n),
        .imgUnzip_full_n(imgUnzip_full_n),
        .\loopWidth_reg_281_reg[16]_0 ({loopWidth_fu_130_p2,loopWidth_fu_209_p2[0]}),
        .\p_0_0_0480_1667_fu_126_reg[0] (imgRgb_U_n_7),
        .\p_0_0_0482_1663_fu_118_reg[9] (\SRL_SIG_reg[1]_2 ),
        .p_9_in(p_9_in),
        .push(push_1),
        .push_0(push_0),
        .\r_s_reg_754_reg[9] (ZipperRemoval_U0_imgUnzip_din),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(CTRL_s_axi_U_n_120),
        .start_once_reg_reg_1(CTRL_s_axi_U_n_121));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_AXIvideo2MultiBayer_U0_ap_ready),
        .Q(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .R(AXIvideo2MultiBayer_U0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_Block_entry_split_proc_U0_ap_ready),
        .Q(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .R(AXIvideo2MultiBayer_U0_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_x bayer_phase_assign_channel_U
       (.Block_entry_split_proc_U0_ap_continue(Block_entry_split_proc_U0_ap_continue),
        .D(Block_entry_split_proc_U0_ap_return),
        .Debayer_U0_ap_ready(Debayer_U0_ap_ready),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .Q(\DebayerG_U0/ap_CS_fsm_state2 ),
        .\SRL_SIG_reg[0][15] (ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .bayer_phase_assign_channel_dout(bayer_phase_assign_channel_dout),
        .empty_n_reg_0(bayer_phase_assign_channel_U_n_7),
        .empty_n_reg_1(Debayer_U0_n_22),
        .\mOutPtr_reg[0]_0 (\DebayerG_U0/icmp_ln315_fu_286_p2 ),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w10_d3_S imgBayer_U
       (.E(Debayer_U0_n_38),
        .Q(\DebayerG_U0/ap_CS_fsm_state4 ),
        .\addr_reg[1]_0 (Debayer_U0_n_39),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(Debayer_U0_n_40),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgBayer_full_n(imgBayer_full_n),
        .in(AXIvideo2MultiBayer_U0_imgBayer_din),
        .\mOutPtr_reg[2]_0 (imgBayer_num_data_valid),
        .out(imgBayer_dout),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x imgRgb_U
       (.D(\SRL_SIG_reg[0]_3 ),
        .E(ZipperRemoval_U0_n_13),
        .Q(\SRL_SIG_reg[1]_2 ),
        .\SRL_SIG_reg[0][10] (Debayer_U0_n_51),
        .\SRL_SIG_reg[0][11] (Debayer_U0_n_50),
        .\SRL_SIG_reg[0][12] (Debayer_U0_n_49),
        .\SRL_SIG_reg[0][13] (Debayer_U0_n_48),
        .\SRL_SIG_reg[0][14] (Debayer_U0_n_47),
        .\SRL_SIG_reg[0][15] (Debayer_U0_n_46),
        .\SRL_SIG_reg[0][16] (Debayer_U0_n_45),
        .\SRL_SIG_reg[0][17] (Debayer_U0_n_44),
        .\SRL_SIG_reg[0][18] (Debayer_U0_n_43),
        .\SRL_SIG_reg[0][19] (Debayer_U0_n_42),
        .\SRL_SIG_reg[0][29] ({Debayer_U0_imgRgb_din[29:20],Debayer_U0_imgRgb_din[9:0]}),
        .\addr_reg[0]_0 (imgRgb_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(ZipperRemoval_U0_n_12),
        .imgRgb_empty_n(imgRgb_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .p_9_in(p_9_in),
        .push(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_0 imgUnzip_U
       (.D(ZipperRemoval_U0_imgUnzip_din),
        .E(MultiPixStream2AXIvideo_U0_n_12),
        .Q(\SRL_SIG_reg[1]_5 ),
        .\SRL_SIG_reg[0][29] (\SRL_SIG_reg[0]_4 ),
        .\SRL_SIG_reg[1][29] (imgUnzip_dout),
        .\addr_reg[0]_0 (imgUnzip_U_n_67),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgUnzip_empty_n(imgUnzip_empty_n),
        .imgUnzip_full_n(imgUnzip_full_n),
        .load_p2(\regslice_both_m_axis_video_V_data_V_U/load_p2 ),
        .push(push_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .ZipperRemoval_U0_ap_start(ZipperRemoval_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(MultiPixStream2AXIvideo_U0_n_11),
        .empty_n_reg_1(start_for_ZipperRemoval_U0_U_n_7),
        .full_n_reg_0(MultiPixStream2AXIvideo_U0_n_10),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0 start_for_ZipperRemoval_U0_U
       (.Debayer_U0_ap_start(Debayer_U0_ap_start),
        .ZipperRemoval_U0_ap_start(ZipperRemoval_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(start_for_ZipperRemoval_U0_U_n_7),
        .empty_n_reg_1(bayer_phase_assign_channel_U_n_7),
        .\mOutPtr_reg[0]_0 (Debayer_U0_n_22),
        .\mOutPtr_reg[0]_1 (ZipperRemoval_U0_n_15),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
