|RamTest
VGA_HS <= VGA1:inst31.horiz_sync_out
CLOCK_50 => VGA1:inst31.inclk0
CLOCK_50 => prescaler:inst0.Clock
CLOCK_50 => RAM:inst2.clk2
CLOCK_50 => KBDS:inst5.clck
SW[0] => prescaler:inst0.pre_set[0]
SW[1] => prescaler:inst0.pre_set[1]
SW[2] => prescaler:inst0.pre_set[2]
SW[3] => prescaler:inst0.pre_set[3]
SW[4] => prescaler:inst0.pre_set[4]
SW[5] => prescaler:inst0.pre_set[5]
SW[6] => prescaler:inst0.pre_set[6]
SW[7] => prescaler:inst0.pre_set[7]
SW[8] => prescaler:inst0.pre_set[8]
SW[9] => prescaler:inst0.pre_set[9]
SW[10] => prescaler:inst0.pre_set[10]
SW[11] => prescaler:inst0.pre_set[11]
SW[12] => prescaler:inst0.pre_set[12]
SW[13] => prescaler:inst0.pre_set[13]
SW[14] => prescaler:inst0.pre_set[14]
SW[15] => prescaler:inst0.pre_set[15]
SW[16] => prescaler:inst0.pre_set[16]
SW[17] => CPU:inst1.reset
SW[17] => RAM:inst2.rst
SW[17] => KBDS:inst5.reset
SRAM_DQ[0] => CPU:inst1.inst[0]
SRAM_DQ[1] => CPU:inst1.inst[1]
SRAM_DQ[2] => CPU:inst1.inst[2]
SRAM_DQ[3] => CPU:inst1.inst[3]
SRAM_DQ[4] => CPU:inst1.inst[4]
SRAM_DQ[5] => CPU:inst1.inst[5]
SRAM_DQ[6] => CPU:inst1.inst[6]
SRAM_DQ[7] => CPU:inst1.inst[7]
SRAM_DQ[8] => CPU:inst1.inst[8]
SRAM_DQ[9] => CPU:inst1.inst[9]
SRAM_DQ[10] => CPU:inst1.inst[10]
SRAM_DQ[11] => CPU:inst1.inst[11]
SRAM_DQ[12] => CPU:inst1.inst[12]
SRAM_DQ[13] => CPU:inst1.inst[13]
SRAM_DQ[14] => CPU:inst1.inst[14]
SRAM_DQ[15] => CPU:inst1.inst[15]
PS2_DAT => KBDS:inst5.ps2d
PS2_CLK => KBDS:inst5.ps2c
VGA_VS <= VGA1:inst31.vert_sync_out
VGA_BLANK <= VGA1:inst31.video_on
VGA_CLK <= VGA1:inst31.pixel_clock
SRAM_UB_N <= <GND>
SRAM_LB_N <= <GND>
SRAM_WE_N <= <VCC>
SRAM_CE_N <= <GND>
SRAM_OE_N <= <GND>
HEX0[0] <= BCD:inst20.Y[0]
HEX0[1] <= BCD:inst20.Y[1]
HEX0[2] <= BCD:inst20.Y[2]
HEX0[3] <= BCD:inst20.Y[3]
HEX0[4] <= BCD:inst20.Y[4]
HEX0[5] <= BCD:inst20.Y[5]
HEX0[6] <= BCD:inst20.Y[6]
HEX1[0] <= BCD:inst100.Y[0]
HEX1[1] <= BCD:inst100.Y[1]
HEX1[2] <= BCD:inst100.Y[2]
HEX1[3] <= BCD:inst100.Y[3]
HEX1[4] <= BCD:inst100.Y[4]
HEX1[5] <= BCD:inst100.Y[5]
HEX1[6] <= BCD:inst100.Y[6]
HEX2[0] <= BCD:inst120.Y[0]
HEX2[1] <= BCD:inst120.Y[1]
HEX2[2] <= BCD:inst120.Y[2]
HEX2[3] <= BCD:inst120.Y[3]
HEX2[4] <= BCD:inst120.Y[4]
HEX2[5] <= BCD:inst120.Y[5]
HEX2[6] <= BCD:inst120.Y[6]
HEX3[0] <= BCD:inst13.Y[0]
HEX3[1] <= BCD:inst13.Y[1]
HEX3[2] <= BCD:inst13.Y[2]
HEX3[3] <= BCD:inst13.Y[3]
HEX3[4] <= BCD:inst13.Y[4]
HEX3[5] <= BCD:inst13.Y[5]
HEX3[6] <= BCD:inst13.Y[6]
HEX4[0] <= BCD:inst14.Y[0]
HEX4[1] <= BCD:inst14.Y[1]
HEX4[2] <= BCD:inst14.Y[2]
HEX4[3] <= BCD:inst14.Y[3]
HEX4[4] <= BCD:inst14.Y[4]
HEX4[5] <= BCD:inst14.Y[5]
HEX4[6] <= BCD:inst14.Y[6]
HEX5[0] <= BCD:inst15.Y[0]
HEX5[1] <= BCD:inst15.Y[1]
HEX5[2] <= BCD:inst15.Y[2]
HEX5[3] <= BCD:inst15.Y[3]
HEX5[4] <= BCD:inst15.Y[4]
HEX5[5] <= BCD:inst15.Y[5]
HEX5[6] <= BCD:inst15.Y[6]
HEX6[0] <= BCD:inst16.Y[0]
HEX6[1] <= BCD:inst16.Y[1]
HEX6[2] <= BCD:inst16.Y[2]
HEX6[3] <= BCD:inst16.Y[3]
HEX6[4] <= BCD:inst16.Y[4]
HEX6[5] <= BCD:inst16.Y[5]
HEX6[6] <= BCD:inst16.Y[6]
HEX7[0] <= BCD:inst17.Y[0]
HEX7[1] <= BCD:inst17.Y[1]
HEX7[2] <= BCD:inst17.Y[2]
HEX7[3] <= BCD:inst17.Y[3]
HEX7[4] <= BCD:inst17.Y[4]
HEX7[5] <= BCD:inst17.Y[5]
HEX7[6] <= BCD:inst17.Y[6]
LEDG[8] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= prescaler:inst0.Clock_RAM
LEDR[1] <= prescaler:inst0.Clock_CPU
SRAM_ADDR[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA1:inst31.blue[0]
VGA_B[1] <= VGA1:inst31.blue[1]
VGA_B[2] <= VGA1:inst31.blue[2]
VGA_B[3] <= VGA1:inst31.blue[3]
VGA_B[4] <= VGA1:inst31.blue[4]
VGA_B[5] <= VGA1:inst31.blue[5]
VGA_B[6] <= VGA1:inst31.blue[6]
VGA_B[7] <= VGA1:inst31.blue[7]
VGA_B[8] <= VGA1:inst31.blue[8]
VGA_B[9] <= VGA1:inst31.blue[9]
VGA_G[0] <= VGA1:inst31.green[0]
VGA_G[1] <= VGA1:inst31.green[1]
VGA_G[2] <= VGA1:inst31.green[2]
VGA_G[3] <= VGA1:inst31.green[3]
VGA_G[4] <= VGA1:inst31.green[4]
VGA_G[5] <= VGA1:inst31.green[5]
VGA_G[6] <= VGA1:inst31.green[6]
VGA_G[7] <= VGA1:inst31.green[7]
VGA_G[8] <= VGA1:inst31.green[8]
VGA_G[9] <= VGA1:inst31.green[9]
VGA_R[0] <= VGA1:inst31.red[0]
VGA_R[1] <= VGA1:inst31.red[1]
VGA_R[2] <= VGA1:inst31.red[2]
VGA_R[3] <= VGA1:inst31.red[3]
VGA_R[4] <= VGA1:inst31.red[4]
VGA_R[5] <= VGA1:inst31.red[5]
VGA_R[6] <= VGA1:inst31.red[6]
VGA_R[7] <= VGA1:inst31.red[7]
VGA_R[8] <= VGA1:inst31.red[8]
VGA_R[9] <= VGA1:inst31.red[9]


|RamTest|VGA1:inst31
red[0] <= ImageGenerator:V3.red
red[1] <= ImageGenerator:V3.red
red[2] <= ImageGenerator:V3.red
red[3] <= ImageGenerator:V3.red
red[4] <= ImageGenerator:V3.red
red[5] <= ImageGenerator:V3.red
red[6] <= ImageGenerator:V3.red
red[7] <= ImageGenerator:V3.red
red[8] <= ImageGenerator:V3.red
red[9] <= ImageGenerator:V3.red
green[0] <= ImageGenerator:V3.green
green[1] <= ImageGenerator:V3.green
green[2] <= ImageGenerator:V3.green
green[3] <= ImageGenerator:V3.green
green[4] <= ImageGenerator:V3.green
green[5] <= ImageGenerator:V3.green
green[6] <= ImageGenerator:V3.green
green[7] <= ImageGenerator:V3.green
green[8] <= ImageGenerator:V3.green
green[9] <= ImageGenerator:V3.green
blue[0] <= ImageGenerator:V3.blue
blue[1] <= ImageGenerator:V3.blue
blue[2] <= ImageGenerator:V3.blue
blue[3] <= ImageGenerator:V3.blue
blue[4] <= ImageGenerator:V3.blue
blue[5] <= ImageGenerator:V3.blue
blue[6] <= ImageGenerator:V3.blue
blue[7] <= ImageGenerator:V3.blue
blue[8] <= ImageGenerator:V3.blue
blue[9] <= ImageGenerator:V3.blue
address[0] <= ImageGenerator:V3.address
address[1] <= ImageGenerator:V3.address
address[2] <= ImageGenerator:V3.address
address[3] <= ImageGenerator:V3.address
address[4] <= ImageGenerator:V3.address
address[5] <= ImageGenerator:V3.address
address[6] <= ImageGenerator:V3.address
address[7] <= ImageGenerator:V3.address
address[8] <= ImageGenerator:V3.address
address[9] <= ImageGenerator:V3.address
address[10] <= ImageGenerator:V3.address
address[11] <= ImageGenerator:V3.address
address[12] <= ImageGenerator:V3.address
horiz_sync_out <= VGA_SYNC:V2.horiz_sync_out
vert_sync_out <= VGA_SYNC:V2.vert_sync_out
video_on <= VGA_SYNC:V2.video_on
pixel_clock <= VGA_SYNC:V2.pixel_clock
inclk0 => inclk0.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1


|RamTest|VGA1:inst31|vga_pll:V1
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|RamTest|VGA1:inst31|vga_pll:V1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|RamTest|VGA1:inst31|VGA_SYNC:V2
pixel_clock_int => vert_sync_out~reg0.CLK
pixel_clock_int => horiz_sync_out~reg0.CLK
pixel_clock_int => pixel_row[0]~reg0.CLK
pixel_clock_int => pixel_row[1]~reg0.CLK
pixel_clock_int => pixel_row[2]~reg0.CLK
pixel_clock_int => pixel_row[3]~reg0.CLK
pixel_clock_int => pixel_row[4]~reg0.CLK
pixel_clock_int => pixel_row[5]~reg0.CLK
pixel_clock_int => pixel_row[6]~reg0.CLK
pixel_clock_int => pixel_row[7]~reg0.CLK
pixel_clock_int => pixel_row[8]~reg0.CLK
pixel_clock_int => pixel_row[9]~reg0.CLK
pixel_clock_int => video_on_v.CLK
pixel_clock_int => pixel_column[0]~reg0.CLK
pixel_clock_int => pixel_column[1]~reg0.CLK
pixel_clock_int => pixel_column[2]~reg0.CLK
pixel_clock_int => pixel_column[3]~reg0.CLK
pixel_clock_int => pixel_column[4]~reg0.CLK
pixel_clock_int => pixel_column[5]~reg0.CLK
pixel_clock_int => pixel_column[6]~reg0.CLK
pixel_clock_int => pixel_column[7]~reg0.CLK
pixel_clock_int => pixel_column[8]~reg0.CLK
pixel_clock_int => pixel_column[9]~reg0.CLK
pixel_clock_int => video_on_h.CLK
pixel_clock_int => vert_sync.CLK
pixel_clock_int => v_count[0].CLK
pixel_clock_int => v_count[1].CLK
pixel_clock_int => v_count[2].CLK
pixel_clock_int => v_count[3].CLK
pixel_clock_int => v_count[4].CLK
pixel_clock_int => v_count[5].CLK
pixel_clock_int => v_count[6].CLK
pixel_clock_int => v_count[7].CLK
pixel_clock_int => v_count[8].CLK
pixel_clock_int => v_count[9].CLK
pixel_clock_int => horiz_sync.CLK
pixel_clock_int => h_count[0].CLK
pixel_clock_int => h_count[1].CLK
pixel_clock_int => h_count[2].CLK
pixel_clock_int => h_count[3].CLK
pixel_clock_int => h_count[4].CLK
pixel_clock_int => h_count[5].CLK
pixel_clock_int => h_count[6].CLK
pixel_clock_int => h_count[7].CLK
pixel_clock_int => h_count[8].CLK
pixel_clock_int => h_count[9].CLK
pixel_clock_int => pixel_clock.DATAIN
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_on <= comb.DB_MAX_OUTPUT_PORT_TYPE
pixel_clock <= pixel_clock_int.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RamTest|VGA1:inst31|ImageGenerator:V3
red[0] <= always0.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= always0.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= always0.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= always0.DB_MAX_OUTPUT_PORT_TYPE
red[4] <= always0.DB_MAX_OUTPUT_PORT_TYPE
red[5] <= always0.DB_MAX_OUTPUT_PORT_TYPE
red[6] <= always0.DB_MAX_OUTPUT_PORT_TYPE
red[7] <= always0.DB_MAX_OUTPUT_PORT_TYPE
red[8] <= always0.DB_MAX_OUTPUT_PORT_TYPE
red[9] <= always0.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
green[4] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
green[5] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
green[6] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
green[7] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
green[8] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
green[9] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
blue[5] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
blue[6] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
blue[7] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
blue[8] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
blue[9] <= green[9].DB_MAX_OUTPUT_PORT_TYPE
address[0] <= columen[4].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= columen[5].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= columen[6].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= columen[7].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= columen[8].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
UBout <= <GND>
LBout <= <GND>
WEout <= <VCC>
OEout <= <GND>
CEout <= <GND>
row[0] => address[5].DATAIN
row[1] => address[6].DATAIN
row[2] => address[7].DATAIN
row[3] => address[8].DATAIN
row[4] => address[9].DATAIN
row[5] => address[10].DATAIN
row[6] => address[11].DATAIN
row[7] => address[12].DATAIN
row[8] => always0.IN0
row[9] => always0.IN1
columen[0] => Mux0.IN19
columen[1] => Mux0.IN18
columen[2] => Mux0.IN17
columen[3] => Mux0.IN16
columen[4] => address[0].DATAIN
columen[5] => address[1].DATAIN
columen[6] => address[2].DATAIN
columen[7] => address[3].DATAIN
columen[8] => address[4].DATAIN
columen[9] => always0.IN1
data[0] => Mux0.IN15
data[1] => Mux0.IN14
data[2] => Mux0.IN13
data[3] => Mux0.IN12
data[4] => Mux0.IN11
data[5] => Mux0.IN10
data[6] => Mux0.IN9
data[7] => Mux0.IN8
data[8] => Mux0.IN7
data[9] => Mux0.IN6
data[10] => Mux0.IN5
data[11] => Mux0.IN4
data[12] => Mux0.IN3
data[13] => Mux0.IN2
data[14] => Mux0.IN1
data[15] => Mux0.IN0


|RamTest|RAM:inst2
Q[0] <= Mux16bit:M2.port0
Q[1] <= Mux16bit:M2.port0
Q[2] <= Mux16bit:M2.port0
Q[3] <= Mux16bit:M2.port0
Q[4] <= Mux16bit:M2.port0
Q[5] <= Mux16bit:M2.port0
Q[6] <= Mux16bit:M2.port0
Q[7] <= Mux16bit:M2.port0
Q[8] <= Mux16bit:M2.port0
Q[9] <= Mux16bit:M2.port0
Q[10] <= Mux16bit:M2.port0
Q[11] <= Mux16bit:M2.port0
Q[12] <= Mux16bit:M2.port0
Q[13] <= Mux16bit:M2.port0
Q[14] <= Mux16bit:M2.port0
Q[15] <= Mux16bit:M2.port0
QVGA[0] <= SCR:S1.port9
QVGA[1] <= SCR:S1.port9
QVGA[2] <= SCR:S1.port9
QVGA[3] <= SCR:S1.port9
QVGA[4] <= SCR:S1.port9
QVGA[5] <= SCR:S1.port9
QVGA[6] <= SCR:S1.port9
QVGA[7] <= SCR:S1.port9
QVGA[8] <= SCR:S1.port9
QVGA[9] <= SCR:S1.port9
QVGA[10] <= SCR:S1.port9
QVGA[11] <= SCR:S1.port9
QVGA[12] <= SCR:S1.port9
QVGA[13] <= SCR:S1.port9
QVGA[14] <= SCR:S1.port9
QVGA[15] <= SCR:S1.port9
data[0] => data[0].IN3
data[1] => data[1].IN3
data[2] => data[2].IN3
data[3] => data[3].IN3
data[4] => data[4].IN3
data[5] => data[5].IN3
data[6] => data[6].IN3
data[7] => data[7].IN3
data[8] => data[8].IN3
data[9] => data[9].IN3
data[10] => data[10].IN3
data[11] => data[11].IN3
data[12] => data[12].IN3
data[13] => data[13].IN3
data[14] => data[14].IN3
data[15] => data[15].IN3
dataKBD[0] => dataKBD[0].IN1
dataKBD[1] => dataKBD[1].IN1
dataKBD[2] => dataKBD[2].IN1
dataKBD[3] => dataKBD[3].IN1
dataKBD[4] => dataKBD[4].IN1
dataKBD[5] => dataKBD[5].IN1
dataKBD[6] => dataKBD[6].IN1
dataKBD[7] => dataKBD[7].IN1
dataKBD[8] => dataKBD[8].IN1
dataKBD[9] => dataKBD[9].IN1
dataKBD[10] => dataKBD[10].IN1
dataKBD[11] => dataKBD[11].IN1
dataKBD[12] => dataKBD[12].IN1
dataKBD[13] => dataKBD[13].IN1
dataKBD[14] => dataKBD[14].IN1
dataKBD[15] => dataKBD[15].IN1
addresM[0] => addresM[0].IN3
addresM[1] => addresM[1].IN3
addresM[2] => addresM[2].IN3
addresM[3] => addresM[3].IN3
addresM[4] => addresM[4].IN2
addresM[5] => addresM[5].IN2
addresM[6] => addresM[6].IN2
addresM[7] => addresM[7].IN2
addresM[8] => addresM[8].IN2
addresM[9] => addresM[9].IN2
addresM[10] => addresM[10].IN2
addresM[11] => addresM[11].IN2
addresM[12] => addresM[12].IN2
addresM[13] => addresM[13].IN3
addresM[14] => addresM[14].IN2
addresM[15] => ~NO_FANOUT~
addressVGA[0] => addressVGA[0].IN1
addressVGA[1] => addressVGA[1].IN1
addressVGA[2] => addressVGA[2].IN1
addressVGA[3] => addressVGA[3].IN1
addressVGA[4] => addressVGA[4].IN1
addressVGA[5] => addressVGA[5].IN1
addressVGA[6] => addressVGA[6].IN1
addressVGA[7] => addressVGA[7].IN1
addressVGA[8] => addressVGA[8].IN1
addressVGA[9] => addressVGA[9].IN1
addressVGA[10] => addressVGA[10].IN1
addressVGA[11] => addressVGA[11].IN1
addressVGA[12] => addressVGA[12].IN1
writeM => ramW.IN1
writeM => scrW.IN1
writeM => kbdW.IN1
writeKBD => writeKBD.IN1
clk1 => clk1.IN3
clk2 => clk2.IN3
rst => rst.IN2


|RamTest|RAM:inst2|DEMUX1bit:D1
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE
y => b.DATAB
y => a.DATAA
select => b.OUTPUTSELECT
select => a.OUTPUTSELECT


|RamTest|RAM:inst2|DEMUX1bit:D2
a <= a.DB_MAX_OUTPUT_PORT_TYPE
b <= b.DB_MAX_OUTPUT_PORT_TYPE
y => b.DATAB
y => a.DATAA
select => b.OUTPUTSELECT
select => a.OUTPUTSELECT


|RamTest|RAM:inst2|RAM16K:R1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
inclock => inclock.IN1
outaclr => outaclr.IN1
outclock => outclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|RamTest|RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component
wren_a => altsyncram_une1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_une1:auto_generated.data_a[0]
data_a[1] => altsyncram_une1:auto_generated.data_a[1]
data_a[2] => altsyncram_une1:auto_generated.data_a[2]
data_a[3] => altsyncram_une1:auto_generated.data_a[3]
data_a[4] => altsyncram_une1:auto_generated.data_a[4]
data_a[5] => altsyncram_une1:auto_generated.data_a[5]
data_a[6] => altsyncram_une1:auto_generated.data_a[6]
data_a[7] => altsyncram_une1:auto_generated.data_a[7]
data_a[8] => altsyncram_une1:auto_generated.data_a[8]
data_a[9] => altsyncram_une1:auto_generated.data_a[9]
data_a[10] => altsyncram_une1:auto_generated.data_a[10]
data_a[11] => altsyncram_une1:auto_generated.data_a[11]
data_a[12] => altsyncram_une1:auto_generated.data_a[12]
data_a[13] => altsyncram_une1:auto_generated.data_a[13]
data_a[14] => altsyncram_une1:auto_generated.data_a[14]
data_a[15] => altsyncram_une1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_une1:auto_generated.address_a[0]
address_a[1] => altsyncram_une1:auto_generated.address_a[1]
address_a[2] => altsyncram_une1:auto_generated.address_a[2]
address_a[3] => altsyncram_une1:auto_generated.address_a[3]
address_a[4] => altsyncram_une1:auto_generated.address_a[4]
address_a[5] => altsyncram_une1:auto_generated.address_a[5]
address_a[6] => altsyncram_une1:auto_generated.address_a[6]
address_a[7] => altsyncram_une1:auto_generated.address_a[7]
address_a[8] => altsyncram_une1:auto_generated.address_a[8]
address_a[9] => altsyncram_une1:auto_generated.address_a[9]
address_a[10] => altsyncram_une1:auto_generated.address_a[10]
address_a[11] => altsyncram_une1:auto_generated.address_a[11]
address_a[12] => altsyncram_une1:auto_generated.address_a[12]
address_a[13] => altsyncram_une1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_une1:auto_generated.clock0
clock1 => altsyncram_une1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_une1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_une1:auto_generated.q_a[0]
q_a[1] <= altsyncram_une1:auto_generated.q_a[1]
q_a[2] <= altsyncram_une1:auto_generated.q_a[2]
q_a[3] <= altsyncram_une1:auto_generated.q_a[3]
q_a[4] <= altsyncram_une1:auto_generated.q_a[4]
q_a[5] <= altsyncram_une1:auto_generated.q_a[5]
q_a[6] <= altsyncram_une1:auto_generated.q_a[6]
q_a[7] <= altsyncram_une1:auto_generated.q_a[7]
q_a[8] <= altsyncram_une1:auto_generated.q_a[8]
q_a[9] <= altsyncram_une1:auto_generated.q_a[9]
q_a[10] <= altsyncram_une1:auto_generated.q_a[10]
q_a[11] <= altsyncram_une1:auto_generated.q_a[11]
q_a[12] <= altsyncram_une1:auto_generated.q_a[12]
q_a[13] <= altsyncram_une1:auto_generated.q_a[13]
q_a[14] <= altsyncram_une1:auto_generated.q_a[14]
q_a[15] <= altsyncram_une1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RamTest|RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
aclr1 => ram_block1a32.CLR1
aclr1 => ram_block1a33.CLR1
aclr1 => ram_block1a34.CLR1
aclr1 => ram_block1a35.CLR1
aclr1 => ram_block1a36.CLR1
aclr1 => ram_block1a37.CLR1
aclr1 => ram_block1a38.CLR1
aclr1 => ram_block1a39.CLR1
aclr1 => ram_block1a40.CLR1
aclr1 => ram_block1a41.CLR1
aclr1 => ram_block1a42.CLR1
aclr1 => ram_block1a43.CLR1
aclr1 => ram_block1a44.CLR1
aclr1 => ram_block1a45.CLR1
aclr1 => ram_block1a46.CLR1
aclr1 => ram_block1a47.CLR1
aclr1 => ram_block1a48.CLR1
aclr1 => ram_block1a49.CLR1
aclr1 => ram_block1a50.CLR1
aclr1 => ram_block1a51.CLR1
aclr1 => ram_block1a52.CLR1
aclr1 => ram_block1a53.CLR1
aclr1 => ram_block1a54.CLR1
aclr1 => ram_block1a55.CLR1
aclr1 => ram_block1a56.CLR1
aclr1 => ram_block1a57.CLR1
aclr1 => ram_block1a58.CLR1
aclr1 => ram_block1a59.CLR1
aclr1 => ram_block1a60.CLR1
aclr1 => ram_block1a61.CLR1
aclr1 => ram_block1a62.CLR1
aclr1 => ram_block1a63.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_4oa:decode3.data[0]
address_a[12] => decode_4oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_4oa:decode3.data[1]
address_a[13] => decode_4oa:deep_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => out_address_reg_a[1].CLK
clock1 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_3kb:mux2.result[0]
q_a[1] <= mux_3kb:mux2.result[1]
q_a[2] <= mux_3kb:mux2.result[2]
q_a[3] <= mux_3kb:mux2.result[3]
q_a[4] <= mux_3kb:mux2.result[4]
q_a[5] <= mux_3kb:mux2.result[5]
q_a[6] <= mux_3kb:mux2.result[6]
q_a[7] <= mux_3kb:mux2.result[7]
q_a[8] <= mux_3kb:mux2.result[8]
q_a[9] <= mux_3kb:mux2.result[9]
q_a[10] <= mux_3kb:mux2.result[10]
q_a[11] <= mux_3kb:mux2.result[11]
q_a[12] <= mux_3kb:mux2.result[12]
q_a[13] <= mux_3kb:mux2.result[13]
q_a[14] <= mux_3kb:mux2.result[14]
q_a[15] <= mux_3kb:mux2.result[15]
wren_a => decode_4oa:decode3.enable


|RamTest|RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated|decode_4oa:decode3
data[0] => w_anode421w[1].IN0
data[0] => w_anode434w[1].IN1
data[0] => w_anode442w[1].IN0
data[0] => w_anode450w[1].IN1
data[1] => w_anode421w[2].IN0
data[1] => w_anode434w[2].IN0
data[1] => w_anode442w[2].IN1
data[1] => w_anode450w[2].IN1
enable => w_anode421w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode442w[1].IN0
enable => w_anode450w[1].IN0
eq[0] <= w_anode421w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode434w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode442w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode450w[2].DB_MAX_OUTPUT_PORT_TYPE


|RamTest|RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated|decode_4oa:deep_decode
data[0] => w_anode421w[1].IN0
data[0] => w_anode434w[1].IN1
data[0] => w_anode442w[1].IN0
data[0] => w_anode450w[1].IN1
data[1] => w_anode421w[2].IN0
data[1] => w_anode434w[2].IN0
data[1] => w_anode442w[2].IN1
data[1] => w_anode450w[2].IN1
enable => w_anode421w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode442w[1].IN0
enable => w_anode450w[1].IN0
eq[0] <= w_anode421w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode434w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode442w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode450w[2].DB_MAX_OUTPUT_PORT_TYPE


|RamTest|RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated|mux_3kb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|RamTest|RAM:inst2|SCR:S1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|RamTest|RAM:inst2|SCR:S1|altsyncram:altsyncram_component
wren_a => altsyncram_9a52:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_9a52:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9a52:auto_generated.data_a[0]
data_a[1] => altsyncram_9a52:auto_generated.data_a[1]
data_a[2] => altsyncram_9a52:auto_generated.data_a[2]
data_a[3] => altsyncram_9a52:auto_generated.data_a[3]
data_a[4] => altsyncram_9a52:auto_generated.data_a[4]
data_a[5] => altsyncram_9a52:auto_generated.data_a[5]
data_a[6] => altsyncram_9a52:auto_generated.data_a[6]
data_a[7] => altsyncram_9a52:auto_generated.data_a[7]
data_a[8] => altsyncram_9a52:auto_generated.data_a[8]
data_a[9] => altsyncram_9a52:auto_generated.data_a[9]
data_a[10] => altsyncram_9a52:auto_generated.data_a[10]
data_a[11] => altsyncram_9a52:auto_generated.data_a[11]
data_a[12] => altsyncram_9a52:auto_generated.data_a[12]
data_a[13] => altsyncram_9a52:auto_generated.data_a[13]
data_a[14] => altsyncram_9a52:auto_generated.data_a[14]
data_a[15] => altsyncram_9a52:auto_generated.data_a[15]
data_b[0] => altsyncram_9a52:auto_generated.data_b[0]
data_b[1] => altsyncram_9a52:auto_generated.data_b[1]
data_b[2] => altsyncram_9a52:auto_generated.data_b[2]
data_b[3] => altsyncram_9a52:auto_generated.data_b[3]
data_b[4] => altsyncram_9a52:auto_generated.data_b[4]
data_b[5] => altsyncram_9a52:auto_generated.data_b[5]
data_b[6] => altsyncram_9a52:auto_generated.data_b[6]
data_b[7] => altsyncram_9a52:auto_generated.data_b[7]
data_b[8] => altsyncram_9a52:auto_generated.data_b[8]
data_b[9] => altsyncram_9a52:auto_generated.data_b[9]
data_b[10] => altsyncram_9a52:auto_generated.data_b[10]
data_b[11] => altsyncram_9a52:auto_generated.data_b[11]
data_b[12] => altsyncram_9a52:auto_generated.data_b[12]
data_b[13] => altsyncram_9a52:auto_generated.data_b[13]
data_b[14] => altsyncram_9a52:auto_generated.data_b[14]
data_b[15] => altsyncram_9a52:auto_generated.data_b[15]
address_a[0] => altsyncram_9a52:auto_generated.address_a[0]
address_a[1] => altsyncram_9a52:auto_generated.address_a[1]
address_a[2] => altsyncram_9a52:auto_generated.address_a[2]
address_a[3] => altsyncram_9a52:auto_generated.address_a[3]
address_a[4] => altsyncram_9a52:auto_generated.address_a[4]
address_a[5] => altsyncram_9a52:auto_generated.address_a[5]
address_a[6] => altsyncram_9a52:auto_generated.address_a[6]
address_a[7] => altsyncram_9a52:auto_generated.address_a[7]
address_a[8] => altsyncram_9a52:auto_generated.address_a[8]
address_a[9] => altsyncram_9a52:auto_generated.address_a[9]
address_a[10] => altsyncram_9a52:auto_generated.address_a[10]
address_a[11] => altsyncram_9a52:auto_generated.address_a[11]
address_a[12] => altsyncram_9a52:auto_generated.address_a[12]
address_b[0] => altsyncram_9a52:auto_generated.address_b[0]
address_b[1] => altsyncram_9a52:auto_generated.address_b[1]
address_b[2] => altsyncram_9a52:auto_generated.address_b[2]
address_b[3] => altsyncram_9a52:auto_generated.address_b[3]
address_b[4] => altsyncram_9a52:auto_generated.address_b[4]
address_b[5] => altsyncram_9a52:auto_generated.address_b[5]
address_b[6] => altsyncram_9a52:auto_generated.address_b[6]
address_b[7] => altsyncram_9a52:auto_generated.address_b[7]
address_b[8] => altsyncram_9a52:auto_generated.address_b[8]
address_b[9] => altsyncram_9a52:auto_generated.address_b[9]
address_b[10] => altsyncram_9a52:auto_generated.address_b[10]
address_b[11] => altsyncram_9a52:auto_generated.address_b[11]
address_b[12] => altsyncram_9a52:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9a52:auto_generated.clock0
clock1 => altsyncram_9a52:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9a52:auto_generated.q_a[0]
q_a[1] <= altsyncram_9a52:auto_generated.q_a[1]
q_a[2] <= altsyncram_9a52:auto_generated.q_a[2]
q_a[3] <= altsyncram_9a52:auto_generated.q_a[3]
q_a[4] <= altsyncram_9a52:auto_generated.q_a[4]
q_a[5] <= altsyncram_9a52:auto_generated.q_a[5]
q_a[6] <= altsyncram_9a52:auto_generated.q_a[6]
q_a[7] <= altsyncram_9a52:auto_generated.q_a[7]
q_a[8] <= altsyncram_9a52:auto_generated.q_a[8]
q_a[9] <= altsyncram_9a52:auto_generated.q_a[9]
q_a[10] <= altsyncram_9a52:auto_generated.q_a[10]
q_a[11] <= altsyncram_9a52:auto_generated.q_a[11]
q_a[12] <= altsyncram_9a52:auto_generated.q_a[12]
q_a[13] <= altsyncram_9a52:auto_generated.q_a[13]
q_a[14] <= altsyncram_9a52:auto_generated.q_a[14]
q_a[15] <= altsyncram_9a52:auto_generated.q_a[15]
q_b[0] <= altsyncram_9a52:auto_generated.q_b[0]
q_b[1] <= altsyncram_9a52:auto_generated.q_b[1]
q_b[2] <= altsyncram_9a52:auto_generated.q_b[2]
q_b[3] <= altsyncram_9a52:auto_generated.q_b[3]
q_b[4] <= altsyncram_9a52:auto_generated.q_b[4]
q_b[5] <= altsyncram_9a52:auto_generated.q_b[5]
q_b[6] <= altsyncram_9a52:auto_generated.q_b[6]
q_b[7] <= altsyncram_9a52:auto_generated.q_b[7]
q_b[8] <= altsyncram_9a52:auto_generated.q_b[8]
q_b[9] <= altsyncram_9a52:auto_generated.q_b[9]
q_b[10] <= altsyncram_9a52:auto_generated.q_b[10]
q_b[11] <= altsyncram_9a52:auto_generated.q_b[11]
q_b[12] <= altsyncram_9a52:auto_generated.q_b[12]
q_b[13] <= altsyncram_9a52:auto_generated.q_b[13]
q_b[14] <= altsyncram_9a52:auto_generated.q_b[14]
q_b[15] <= altsyncram_9a52:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RamTest|RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_1oa:decode2.data[0]
address_a[12] => decode_1oa:decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_1oa:decode3.data[0]
address_b[12] => decode_1oa:decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a17.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a18.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a19.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a20.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a21.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a22.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a23.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a24.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a25.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a26.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a27.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[12] => ram_block1a28.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[13] => ram_block1a29.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[14] => ram_block1a30.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[15] => ram_block1a31.PORTBDATAIN
q_a[0] <= mux_0kb:mux4.result[0]
q_a[1] <= mux_0kb:mux4.result[1]
q_a[2] <= mux_0kb:mux4.result[2]
q_a[3] <= mux_0kb:mux4.result[3]
q_a[4] <= mux_0kb:mux4.result[4]
q_a[5] <= mux_0kb:mux4.result[5]
q_a[6] <= mux_0kb:mux4.result[6]
q_a[7] <= mux_0kb:mux4.result[7]
q_a[8] <= mux_0kb:mux4.result[8]
q_a[9] <= mux_0kb:mux4.result[9]
q_a[10] <= mux_0kb:mux4.result[10]
q_a[11] <= mux_0kb:mux4.result[11]
q_a[12] <= mux_0kb:mux4.result[12]
q_a[13] <= mux_0kb:mux4.result[13]
q_a[14] <= mux_0kb:mux4.result[14]
q_a[15] <= mux_0kb:mux4.result[15]
q_b[0] <= mux_0kb:mux5.result[0]
q_b[1] <= mux_0kb:mux5.result[1]
q_b[2] <= mux_0kb:mux5.result[2]
q_b[3] <= mux_0kb:mux5.result[3]
q_b[4] <= mux_0kb:mux5.result[4]
q_b[5] <= mux_0kb:mux5.result[5]
q_b[6] <= mux_0kb:mux5.result[6]
q_b[7] <= mux_0kb:mux5.result[7]
q_b[8] <= mux_0kb:mux5.result[8]
q_b[9] <= mux_0kb:mux5.result[9]
q_b[10] <= mux_0kb:mux5.result[10]
q_b[11] <= mux_0kb:mux5.result[11]
q_b[12] <= mux_0kb:mux5.result[12]
q_b[13] <= mux_0kb:mux5.result[13]
q_b[14] <= mux_0kb:mux5.result[14]
q_b[15] <= mux_0kb:mux5.result[15]
wren_a => decode_1oa:decode2.enable
wren_b => decode_1oa:decode3.enable


|RamTest|RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated|decode_1oa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|RamTest|RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated|decode_1oa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|RamTest|RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated|decode_1oa:decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|RamTest|RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated|decode_1oa:decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|RamTest|RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated|mux_0kb:mux4
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RamTest|RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated|mux_0kb:mux5
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|RamTest|RAM:inst2|KBD:K1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
inclock => inclock.IN1
out_aclr => out_aclr.IN1
outclock => outclock.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|RamTest|RAM:inst2|KBD:K1|altsyncram:altsyncram_component
wren_a => altsyncram_vba2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_vba2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vba2:auto_generated.data_a[0]
data_a[1] => altsyncram_vba2:auto_generated.data_a[1]
data_a[2] => altsyncram_vba2:auto_generated.data_a[2]
data_a[3] => altsyncram_vba2:auto_generated.data_a[3]
data_a[4] => altsyncram_vba2:auto_generated.data_a[4]
data_a[5] => altsyncram_vba2:auto_generated.data_a[5]
data_a[6] => altsyncram_vba2:auto_generated.data_a[6]
data_a[7] => altsyncram_vba2:auto_generated.data_a[7]
data_a[8] => altsyncram_vba2:auto_generated.data_a[8]
data_a[9] => altsyncram_vba2:auto_generated.data_a[9]
data_a[10] => altsyncram_vba2:auto_generated.data_a[10]
data_a[11] => altsyncram_vba2:auto_generated.data_a[11]
data_a[12] => altsyncram_vba2:auto_generated.data_a[12]
data_a[13] => altsyncram_vba2:auto_generated.data_a[13]
data_a[14] => altsyncram_vba2:auto_generated.data_a[14]
data_a[15] => altsyncram_vba2:auto_generated.data_a[15]
data_b[0] => altsyncram_vba2:auto_generated.data_b[0]
data_b[1] => altsyncram_vba2:auto_generated.data_b[1]
data_b[2] => altsyncram_vba2:auto_generated.data_b[2]
data_b[3] => altsyncram_vba2:auto_generated.data_b[3]
data_b[4] => altsyncram_vba2:auto_generated.data_b[4]
data_b[5] => altsyncram_vba2:auto_generated.data_b[5]
data_b[6] => altsyncram_vba2:auto_generated.data_b[6]
data_b[7] => altsyncram_vba2:auto_generated.data_b[7]
data_b[8] => altsyncram_vba2:auto_generated.data_b[8]
data_b[9] => altsyncram_vba2:auto_generated.data_b[9]
data_b[10] => altsyncram_vba2:auto_generated.data_b[10]
data_b[11] => altsyncram_vba2:auto_generated.data_b[11]
data_b[12] => altsyncram_vba2:auto_generated.data_b[12]
data_b[13] => altsyncram_vba2:auto_generated.data_b[13]
data_b[14] => altsyncram_vba2:auto_generated.data_b[14]
data_b[15] => altsyncram_vba2:auto_generated.data_b[15]
address_a[0] => altsyncram_vba2:auto_generated.address_a[0]
address_a[1] => altsyncram_vba2:auto_generated.address_a[1]
address_a[2] => altsyncram_vba2:auto_generated.address_a[2]
address_a[3] => altsyncram_vba2:auto_generated.address_a[3]
address_b[0] => altsyncram_vba2:auto_generated.address_b[0]
address_b[1] => altsyncram_vba2:auto_generated.address_b[1]
address_b[2] => altsyncram_vba2:auto_generated.address_b[2]
address_b[3] => altsyncram_vba2:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vba2:auto_generated.clock0
clock1 => altsyncram_vba2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_vba2:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vba2:auto_generated.q_a[0]
q_a[1] <= altsyncram_vba2:auto_generated.q_a[1]
q_a[2] <= altsyncram_vba2:auto_generated.q_a[2]
q_a[3] <= altsyncram_vba2:auto_generated.q_a[3]
q_a[4] <= altsyncram_vba2:auto_generated.q_a[4]
q_a[5] <= altsyncram_vba2:auto_generated.q_a[5]
q_a[6] <= altsyncram_vba2:auto_generated.q_a[6]
q_a[7] <= altsyncram_vba2:auto_generated.q_a[7]
q_a[8] <= altsyncram_vba2:auto_generated.q_a[8]
q_a[9] <= altsyncram_vba2:auto_generated.q_a[9]
q_a[10] <= altsyncram_vba2:auto_generated.q_a[10]
q_a[11] <= altsyncram_vba2:auto_generated.q_a[11]
q_a[12] <= altsyncram_vba2:auto_generated.q_a[12]
q_a[13] <= altsyncram_vba2:auto_generated.q_a[13]
q_a[14] <= altsyncram_vba2:auto_generated.q_a[14]
q_a[15] <= altsyncram_vba2:auto_generated.q_a[15]
q_b[0] <= altsyncram_vba2:auto_generated.q_b[0]
q_b[1] <= altsyncram_vba2:auto_generated.q_b[1]
q_b[2] <= altsyncram_vba2:auto_generated.q_b[2]
q_b[3] <= altsyncram_vba2:auto_generated.q_b[3]
q_b[4] <= altsyncram_vba2:auto_generated.q_b[4]
q_b[5] <= altsyncram_vba2:auto_generated.q_b[5]
q_b[6] <= altsyncram_vba2:auto_generated.q_b[6]
q_b[7] <= altsyncram_vba2:auto_generated.q_b[7]
q_b[8] <= altsyncram_vba2:auto_generated.q_b[8]
q_b[9] <= altsyncram_vba2:auto_generated.q_b[9]
q_b[10] <= altsyncram_vba2:auto_generated.q_b[10]
q_b[11] <= altsyncram_vba2:auto_generated.q_b[11]
q_b[12] <= altsyncram_vba2:auto_generated.q_b[12]
q_b[13] <= altsyncram_vba2:auto_generated.q_b[13]
q_b[14] <= altsyncram_vba2:auto_generated.q_b[14]
q_b[15] <= altsyncram_vba2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RamTest|RAM:inst2|KBD:K1|altsyncram:altsyncram_component|altsyncram_vba2:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE


|RamTest|RAM:inst2|Mux16bit:M1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
A[4] => Y.DATAB
A[5] => Y.DATAB
A[6] => Y.DATAB
A[7] => Y.DATAB
A[8] => Y.DATAB
A[9] => Y.DATAB
A[10] => Y.DATAB
A[11] => Y.DATAB
A[12] => Y.DATAB
A[13] => Y.DATAB
A[14] => Y.DATAB
A[15] => Y.DATAB
B[0] => Y.DATAA
B[1] => Y.DATAA
B[2] => Y.DATAA
B[3] => Y.DATAA
B[4] => Y.DATAA
B[5] => Y.DATAA
B[6] => Y.DATAA
B[7] => Y.DATAA
B[8] => Y.DATAA
B[9] => Y.DATAA
B[10] => Y.DATAA
B[11] => Y.DATAA
B[12] => Y.DATAA
B[13] => Y.DATAA
B[14] => Y.DATAA
B[15] => Y.DATAA
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT


|RamTest|RAM:inst2|Mux16bit:M2
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
A[4] => Y.DATAB
A[5] => Y.DATAB
A[6] => Y.DATAB
A[7] => Y.DATAB
A[8] => Y.DATAB
A[9] => Y.DATAB
A[10] => Y.DATAB
A[11] => Y.DATAB
A[12] => Y.DATAB
A[13] => Y.DATAB
A[14] => Y.DATAB
A[15] => Y.DATAB
B[0] => Y.DATAA
B[1] => Y.DATAA
B[2] => Y.DATAA
B[3] => Y.DATAA
B[4] => Y.DATAA
B[5] => Y.DATAA
B[6] => Y.DATAA
B[7] => Y.DATAA
B[8] => Y.DATAA
B[9] => Y.DATAA
B[10] => Y.DATAA
B[11] => Y.DATAA
B[12] => Y.DATAA
B[13] => Y.DATAA
B[14] => Y.DATAA
B[15] => Y.DATAA
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT
sel => Y.OUTPUTSELECT


|RamTest|CPU:inst1
outM[0] <= outM[0].DB_MAX_OUTPUT_PORT_TYPE
outM[1] <= outM[1].DB_MAX_OUTPUT_PORT_TYPE
outM[2] <= outM[2].DB_MAX_OUTPUT_PORT_TYPE
outM[3] <= outM[3].DB_MAX_OUTPUT_PORT_TYPE
outM[4] <= outM[4].DB_MAX_OUTPUT_PORT_TYPE
outM[5] <= outM[5].DB_MAX_OUTPUT_PORT_TYPE
outM[6] <= outM[6].DB_MAX_OUTPUT_PORT_TYPE
outM[7] <= outM[7].DB_MAX_OUTPUT_PORT_TYPE
outM[8] <= outM[8].DB_MAX_OUTPUT_PORT_TYPE
outM[9] <= outM[9].DB_MAX_OUTPUT_PORT_TYPE
outM[10] <= outM[10].DB_MAX_OUTPUT_PORT_TYPE
outM[11] <= outM[11].DB_MAX_OUTPUT_PORT_TYPE
outM[12] <= outM[12].DB_MAX_OUTPUT_PORT_TYPE
outM[13] <= outM[13].DB_MAX_OUTPUT_PORT_TYPE
outM[14] <= outM[14].DB_MAX_OUTPUT_PORT_TYPE
outM[15] <= outM[15].DB_MAX_OUTPUT_PORT_TYPE
addresM[0] <= addresM[0].DB_MAX_OUTPUT_PORT_TYPE
addresM[1] <= addresM[1].DB_MAX_OUTPUT_PORT_TYPE
addresM[2] <= addresM[2].DB_MAX_OUTPUT_PORT_TYPE
addresM[3] <= addresM[3].DB_MAX_OUTPUT_PORT_TYPE
addresM[4] <= addresM[4].DB_MAX_OUTPUT_PORT_TYPE
addresM[5] <= addresM[5].DB_MAX_OUTPUT_PORT_TYPE
addresM[6] <= addresM[6].DB_MAX_OUTPUT_PORT_TYPE
addresM[7] <= addresM[7].DB_MAX_OUTPUT_PORT_TYPE
addresM[8] <= addresM[8].DB_MAX_OUTPUT_PORT_TYPE
addresM[9] <= addresM[9].DB_MAX_OUTPUT_PORT_TYPE
addresM[10] <= addresM[10].DB_MAX_OUTPUT_PORT_TYPE
addresM[11] <= addresM[11].DB_MAX_OUTPUT_PORT_TYPE
addresM[12] <= addresM[12].DB_MAX_OUTPUT_PORT_TYPE
addresM[13] <= addresM[13].DB_MAX_OUTPUT_PORT_TYPE
addresM[14] <= addresM[14].DB_MAX_OUTPUT_PORT_TYPE
addresM[15] <= addresM[15].DB_MAX_OUTPUT_PORT_TYPE
pc[0] <= PC:P1.port0
pc[1] <= PC:P1.port0
pc[2] <= PC:P1.port0
pc[3] <= PC:P1.port0
pc[4] <= PC:P1.port0
pc[5] <= PC:P1.port0
pc[6] <= PC:P1.port0
pc[7] <= PC:P1.port0
pc[8] <= PC:P1.port0
pc[9] <= PC:P1.port0
pc[10] <= PC:P1.port0
pc[11] <= PC:P1.port0
pc[12] <= PC:P1.port0
pc[13] <= PC:P1.port0
pc[14] <= PC:P1.port0
pc[15] <= PC:P1.port0
writeM <= writeM.DB_MAX_OUTPUT_PORT_TYPE
inst[0] => inst[0].IN1
inst[1] => inst[1].IN1
inst[2] => inst[2].IN1
inst[3] => inst[3].IN1
inst[4] => inst[4].IN1
inst[5] => inst[5].IN1
inst[6] => inst[6].IN1
inst[7] => inst[7].IN1
inst[8] => inst[8].IN1
inst[9] => inst[9].IN1
inst[10] => inst[10].IN1
inst[11] => inst[11].IN1
inst[12] => inst[12].IN1
inst[13] => inst[13].IN1
inst[14] => inst[14].IN1
inst[15] => inst[15].IN1
inM[0] => inM[0].IN1
inM[1] => inM[1].IN1
inM[2] => inM[2].IN1
inM[3] => inM[3].IN1
inM[4] => inM[4].IN1
inM[5] => inM[5].IN1
inM[6] => inM[6].IN1
inM[7] => inM[7].IN1
inM[8] => inM[8].IN1
inM[9] => inM[9].IN1
inM[10] => inM[10].IN1
inM[11] => inM[11].IN1
inM[12] => inM[12].IN1
inM[13] => inM[13].IN1
inM[14] => inM[14].IN1
inM[15] => inM[15].IN1
reset => reset.IN3
clk => clk.IN3


|RamTest|CPU:inst1|mux2_1_16bit:M1
Y[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y[12].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y[13].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y[14].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y[0].DATAB
A[1] => Y[1].DATAB
A[2] => Y[2].DATAB
A[3] => Y[3].DATAB
A[4] => Y[4].DATAB
A[5] => Y[5].DATAB
A[6] => Y[6].DATAB
A[7] => Y[7].DATAB
A[8] => Y[8].DATAB
A[9] => Y[9].DATAB
A[10] => Y[10].DATAB
A[11] => Y[11].DATAB
A[12] => Y[12].DATAB
A[13] => Y[13].DATAB
A[14] => Y[14].DATAB
A[15] => Y[15].DATAB
B[0] => Y[0].DATAA
B[1] => Y[1].DATAA
B[2] => Y[2].DATAA
B[3] => Y[3].DATAA
B[4] => Y[4].DATAA
B[5] => Y[5].DATAA
B[6] => Y[6].DATAA
B[7] => Y[7].DATAA
B[8] => Y[8].DATAA
B[9] => Y[9].DATAA
B[10] => Y[10].DATAA
B[11] => Y[11].DATAA
B[12] => Y[12].DATAA
B[13] => Y[13].DATAA
B[14] => Y[14].DATAA
B[15] => Y[15].DATAA
sel => Y[0].OUTPUTSELECT
sel => Y[1].OUTPUTSELECT
sel => Y[2].OUTPUTSELECT
sel => Y[3].OUTPUTSELECT
sel => Y[4].OUTPUTSELECT
sel => Y[5].OUTPUTSELECT
sel => Y[6].OUTPUTSELECT
sel => Y[7].OUTPUTSELECT
sel => Y[8].OUTPUTSELECT
sel => Y[9].OUTPUTSELECT
sel => Y[10].OUTPUTSELECT
sel => Y[11].OUTPUTSELECT
sel => Y[12].OUTPUTSELECT
sel => Y[13].OUTPUTSELECT
sel => Y[14].OUTPUTSELECT
sel => Y[15].OUTPUTSELECT


|RamTest|CPU:inst1|reg16bit:regA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT


|RamTest|CPU:inst1|mux2_1_16bit:M2
Y[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y[12].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y[13].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y[14].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y[0].DATAB
A[1] => Y[1].DATAB
A[2] => Y[2].DATAB
A[3] => Y[3].DATAB
A[4] => Y[4].DATAB
A[5] => Y[5].DATAB
A[6] => Y[6].DATAB
A[7] => Y[7].DATAB
A[8] => Y[8].DATAB
A[9] => Y[9].DATAB
A[10] => Y[10].DATAB
A[11] => Y[11].DATAB
A[12] => Y[12].DATAB
A[13] => Y[13].DATAB
A[14] => Y[14].DATAB
A[15] => Y[15].DATAB
B[0] => Y[0].DATAA
B[1] => Y[1].DATAA
B[2] => Y[2].DATAA
B[3] => Y[3].DATAA
B[4] => Y[4].DATAA
B[5] => Y[5].DATAA
B[6] => Y[6].DATAA
B[7] => Y[7].DATAA
B[8] => Y[8].DATAA
B[9] => Y[9].DATAA
B[10] => Y[10].DATAA
B[11] => Y[11].DATAA
B[12] => Y[12].DATAA
B[13] => Y[13].DATAA
B[14] => Y[14].DATAA
B[15] => Y[15].DATAA
sel => Y[0].OUTPUTSELECT
sel => Y[1].OUTPUTSELECT
sel => Y[2].OUTPUTSELECT
sel => Y[3].OUTPUTSELECT
sel => Y[4].OUTPUTSELECT
sel => Y[5].OUTPUTSELECT
sel => Y[6].OUTPUTSELECT
sel => Y[7].OUTPUTSELECT
sel => Y[8].OUTPUTSELECT
sel => Y[9].OUTPUTSELECT
sel => Y[10].OUTPUTSELECT
sel => Y[11].OUTPUTSELECT
sel => Y[12].OUTPUTSELECT
sel => Y[13].OUTPUTSELECT
sel => Y[14].OUTPUTSELECT
sel => Y[15].OUTPUTSELECT


|RamTest|CPU:inst1|ALU:A1
out[0] <= mux2_1_16bit:m6.port0
out[1] <= mux2_1_16bit:m6.port0
out[2] <= mux2_1_16bit:m6.port0
out[3] <= mux2_1_16bit:m6.port0
out[4] <= mux2_1_16bit:m6.port0
out[5] <= mux2_1_16bit:m6.port0
out[6] <= mux2_1_16bit:m6.port0
out[7] <= mux2_1_16bit:m6.port0
out[8] <= mux2_1_16bit:m6.port0
out[9] <= mux2_1_16bit:m6.port0
out[10] <= mux2_1_16bit:m6.port0
out[11] <= mux2_1_16bit:m6.port0
out[12] <= mux2_1_16bit:m6.port0
out[13] <= mux2_1_16bit:m6.port0
out[14] <= mux2_1_16bit:m6.port0
out[15] <= mux2_1_16bit:m6.port0
zr <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ng <= mux2_1_16bit:m6.port0
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1
zx => zx.IN1
nx => nx.IN1
zy => zy.IN1
ny => ny.IN1
f => f.IN1
no => no.IN1


|RamTest|CPU:inst1|ALU:A1|mux2_1_16bit:m1
Y[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y[12].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y[13].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y[14].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y[0].DATAB
A[1] => Y[1].DATAB
A[2] => Y[2].DATAB
A[3] => Y[3].DATAB
A[4] => Y[4].DATAB
A[5] => Y[5].DATAB
A[6] => Y[6].DATAB
A[7] => Y[7].DATAB
A[8] => Y[8].DATAB
A[9] => Y[9].DATAB
A[10] => Y[10].DATAB
A[11] => Y[11].DATAB
A[12] => Y[12].DATAB
A[13] => Y[13].DATAB
A[14] => Y[14].DATAB
A[15] => Y[15].DATAB
B[0] => Y[0].DATAA
B[1] => Y[1].DATAA
B[2] => Y[2].DATAA
B[3] => Y[3].DATAA
B[4] => Y[4].DATAA
B[5] => Y[5].DATAA
B[6] => Y[6].DATAA
B[7] => Y[7].DATAA
B[8] => Y[8].DATAA
B[9] => Y[9].DATAA
B[10] => Y[10].DATAA
B[11] => Y[11].DATAA
B[12] => Y[12].DATAA
B[13] => Y[13].DATAA
B[14] => Y[14].DATAA
B[15] => Y[15].DATAA
sel => Y[0].OUTPUTSELECT
sel => Y[1].OUTPUTSELECT
sel => Y[2].OUTPUTSELECT
sel => Y[3].OUTPUTSELECT
sel => Y[4].OUTPUTSELECT
sel => Y[5].OUTPUTSELECT
sel => Y[6].OUTPUTSELECT
sel => Y[7].OUTPUTSELECT
sel => Y[8].OUTPUTSELECT
sel => Y[9].OUTPUTSELECT
sel => Y[10].OUTPUTSELECT
sel => Y[11].OUTPUTSELECT
sel => Y[12].OUTPUTSELECT
sel => Y[13].OUTPUTSELECT
sel => Y[14].OUTPUTSELECT
sel => Y[15].OUTPUTSELECT


|RamTest|CPU:inst1|ALU:A1|INV:I1
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN


|RamTest|CPU:inst1|ALU:A1|mux2_1_16bit:m2
Y[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y[12].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y[13].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y[14].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y[0].DATAB
A[1] => Y[1].DATAB
A[2] => Y[2].DATAB
A[3] => Y[3].DATAB
A[4] => Y[4].DATAB
A[5] => Y[5].DATAB
A[6] => Y[6].DATAB
A[7] => Y[7].DATAB
A[8] => Y[8].DATAB
A[9] => Y[9].DATAB
A[10] => Y[10].DATAB
A[11] => Y[11].DATAB
A[12] => Y[12].DATAB
A[13] => Y[13].DATAB
A[14] => Y[14].DATAB
A[15] => Y[15].DATAB
B[0] => Y[0].DATAA
B[1] => Y[1].DATAA
B[2] => Y[2].DATAA
B[3] => Y[3].DATAA
B[4] => Y[4].DATAA
B[5] => Y[5].DATAA
B[6] => Y[6].DATAA
B[7] => Y[7].DATAA
B[8] => Y[8].DATAA
B[9] => Y[9].DATAA
B[10] => Y[10].DATAA
B[11] => Y[11].DATAA
B[12] => Y[12].DATAA
B[13] => Y[13].DATAA
B[14] => Y[14].DATAA
B[15] => Y[15].DATAA
sel => Y[0].OUTPUTSELECT
sel => Y[1].OUTPUTSELECT
sel => Y[2].OUTPUTSELECT
sel => Y[3].OUTPUTSELECT
sel => Y[4].OUTPUTSELECT
sel => Y[5].OUTPUTSELECT
sel => Y[6].OUTPUTSELECT
sel => Y[7].OUTPUTSELECT
sel => Y[8].OUTPUTSELECT
sel => Y[9].OUTPUTSELECT
sel => Y[10].OUTPUTSELECT
sel => Y[11].OUTPUTSELECT
sel => Y[12].OUTPUTSELECT
sel => Y[13].OUTPUTSELECT
sel => Y[14].OUTPUTSELECT
sel => Y[15].OUTPUTSELECT


|RamTest|CPU:inst1|ALU:A1|mux2_1_16bit:m3
Y[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y[12].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y[13].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y[14].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y[0].DATAB
A[1] => Y[1].DATAB
A[2] => Y[2].DATAB
A[3] => Y[3].DATAB
A[4] => Y[4].DATAB
A[5] => Y[5].DATAB
A[6] => Y[6].DATAB
A[7] => Y[7].DATAB
A[8] => Y[8].DATAB
A[9] => Y[9].DATAB
A[10] => Y[10].DATAB
A[11] => Y[11].DATAB
A[12] => Y[12].DATAB
A[13] => Y[13].DATAB
A[14] => Y[14].DATAB
A[15] => Y[15].DATAB
B[0] => Y[0].DATAA
B[1] => Y[1].DATAA
B[2] => Y[2].DATAA
B[3] => Y[3].DATAA
B[4] => Y[4].DATAA
B[5] => Y[5].DATAA
B[6] => Y[6].DATAA
B[7] => Y[7].DATAA
B[8] => Y[8].DATAA
B[9] => Y[9].DATAA
B[10] => Y[10].DATAA
B[11] => Y[11].DATAA
B[12] => Y[12].DATAA
B[13] => Y[13].DATAA
B[14] => Y[14].DATAA
B[15] => Y[15].DATAA
sel => Y[0].OUTPUTSELECT
sel => Y[1].OUTPUTSELECT
sel => Y[2].OUTPUTSELECT
sel => Y[3].OUTPUTSELECT
sel => Y[4].OUTPUTSELECT
sel => Y[5].OUTPUTSELECT
sel => Y[6].OUTPUTSELECT
sel => Y[7].OUTPUTSELECT
sel => Y[8].OUTPUTSELECT
sel => Y[9].OUTPUTSELECT
sel => Y[10].OUTPUTSELECT
sel => Y[11].OUTPUTSELECT
sel => Y[12].OUTPUTSELECT
sel => Y[13].OUTPUTSELECT
sel => Y[14].OUTPUTSELECT
sel => Y[15].OUTPUTSELECT


|RamTest|CPU:inst1|ALU:A1|INV:I2
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN


|RamTest|CPU:inst1|ALU:A1|mux2_1_16bit:m4
Y[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y[12].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y[13].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y[14].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y[0].DATAB
A[1] => Y[1].DATAB
A[2] => Y[2].DATAB
A[3] => Y[3].DATAB
A[4] => Y[4].DATAB
A[5] => Y[5].DATAB
A[6] => Y[6].DATAB
A[7] => Y[7].DATAB
A[8] => Y[8].DATAB
A[9] => Y[9].DATAB
A[10] => Y[10].DATAB
A[11] => Y[11].DATAB
A[12] => Y[12].DATAB
A[13] => Y[13].DATAB
A[14] => Y[14].DATAB
A[15] => Y[15].DATAB
B[0] => Y[0].DATAA
B[1] => Y[1].DATAA
B[2] => Y[2].DATAA
B[3] => Y[3].DATAA
B[4] => Y[4].DATAA
B[5] => Y[5].DATAA
B[6] => Y[6].DATAA
B[7] => Y[7].DATAA
B[8] => Y[8].DATAA
B[9] => Y[9].DATAA
B[10] => Y[10].DATAA
B[11] => Y[11].DATAA
B[12] => Y[12].DATAA
B[13] => Y[13].DATAA
B[14] => Y[14].DATAA
B[15] => Y[15].DATAA
sel => Y[0].OUTPUTSELECT
sel => Y[1].OUTPUTSELECT
sel => Y[2].OUTPUTSELECT
sel => Y[3].OUTPUTSELECT
sel => Y[4].OUTPUTSELECT
sel => Y[5].OUTPUTSELECT
sel => Y[6].OUTPUTSELECT
sel => Y[7].OUTPUTSELECT
sel => Y[8].OUTPUTSELECT
sel => Y[9].OUTPUTSELECT
sel => Y[10].OUTPUTSELECT
sel => Y[11].OUTPUTSELECT
sel => Y[12].OUTPUTSELECT
sel => Y[13].OUTPUTSELECT
sel => Y[14].OUTPUTSELECT
sel => Y[15].OUTPUTSELECT


|RamTest|CPU:inst1|ALU:A1|I_Gate:And1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y.IN0
A[1] => Y.IN0
A[2] => Y.IN0
A[3] => Y.IN0
A[4] => Y.IN0
A[5] => Y.IN0
A[6] => Y.IN0
A[7] => Y.IN0
A[8] => Y.IN0
A[9] => Y.IN0
A[10] => Y.IN0
A[11] => Y.IN0
A[12] => Y.IN0
A[13] => Y.IN0
A[14] => Y.IN0
A[15] => Y.IN0
B[0] => Y.IN1
B[1] => Y.IN1
B[2] => Y.IN1
B[3] => Y.IN1
B[4] => Y.IN1
B[5] => Y.IN1
B[6] => Y.IN1
B[7] => Y.IN1
B[8] => Y.IN1
B[9] => Y.IN1
B[10] => Y.IN1
B[11] => Y.IN1
B[12] => Y.IN1
B[13] => Y.IN1
B[14] => Y.IN1
B[15] => Y.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1
Cout <= FullAdder:F16.port0
S[0] <= FullAdder:F1.port1
S[1] <= FullAdder:F2.port1
S[2] <= FullAdder:F3.port1
S[3] <= FullAdder:F4.port1
S[4] <= FullAdder:F5.port1
S[5] <= FullAdder:F6.port1
S[6] <= FullAdder:F7.port1
S[7] <= FullAdder:F8.port1
S[8] <= FullAdder:F9.port1
S[9] <= FullAdder:F10.port1
S[10] <= FullAdder:F11.port1
S[11] <= FullAdder:F12.port1
S[12] <= FullAdder:F13.port1
S[13] <= FullAdder:F14.port1
S[14] <= FullAdder:F15.port1
S[15] <= FullAdder:F16.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F1
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F2
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F3
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F4
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F5
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F6
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F7
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F8
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F9
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F10
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F11
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F12
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F13
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F14
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F15
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F16
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|ALU:A1|mux2_1_16bit:m5
Y[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y[12].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y[13].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y[14].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y[0].DATAB
A[1] => Y[1].DATAB
A[2] => Y[2].DATAB
A[3] => Y[3].DATAB
A[4] => Y[4].DATAB
A[5] => Y[5].DATAB
A[6] => Y[6].DATAB
A[7] => Y[7].DATAB
A[8] => Y[8].DATAB
A[9] => Y[9].DATAB
A[10] => Y[10].DATAB
A[11] => Y[11].DATAB
A[12] => Y[12].DATAB
A[13] => Y[13].DATAB
A[14] => Y[14].DATAB
A[15] => Y[15].DATAB
B[0] => Y[0].DATAA
B[1] => Y[1].DATAA
B[2] => Y[2].DATAA
B[3] => Y[3].DATAA
B[4] => Y[4].DATAA
B[5] => Y[5].DATAA
B[6] => Y[6].DATAA
B[7] => Y[7].DATAA
B[8] => Y[8].DATAA
B[9] => Y[9].DATAA
B[10] => Y[10].DATAA
B[11] => Y[11].DATAA
B[12] => Y[12].DATAA
B[13] => Y[13].DATAA
B[14] => Y[14].DATAA
B[15] => Y[15].DATAA
sel => Y[0].OUTPUTSELECT
sel => Y[1].OUTPUTSELECT
sel => Y[2].OUTPUTSELECT
sel => Y[3].OUTPUTSELECT
sel => Y[4].OUTPUTSELECT
sel => Y[5].OUTPUTSELECT
sel => Y[6].OUTPUTSELECT
sel => Y[7].OUTPUTSELECT
sel => Y[8].OUTPUTSELECT
sel => Y[9].OUTPUTSELECT
sel => Y[10].OUTPUTSELECT
sel => Y[11].OUTPUTSELECT
sel => Y[12].OUTPUTSELECT
sel => Y[13].OUTPUTSELECT
sel => Y[14].OUTPUTSELECT
sel => Y[15].OUTPUTSELECT


|RamTest|CPU:inst1|ALU:A1|INV:I3
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN


|RamTest|CPU:inst1|ALU:A1|mux2_1_16bit:m6
Y[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y[12].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y[13].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y[14].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y[0].DATAB
A[1] => Y[1].DATAB
A[2] => Y[2].DATAB
A[3] => Y[3].DATAB
A[4] => Y[4].DATAB
A[5] => Y[5].DATAB
A[6] => Y[6].DATAB
A[7] => Y[7].DATAB
A[8] => Y[8].DATAB
A[9] => Y[9].DATAB
A[10] => Y[10].DATAB
A[11] => Y[11].DATAB
A[12] => Y[12].DATAB
A[13] => Y[13].DATAB
A[14] => Y[14].DATAB
A[15] => Y[15].DATAB
B[0] => Y[0].DATAA
B[1] => Y[1].DATAA
B[2] => Y[2].DATAA
B[3] => Y[3].DATAA
B[4] => Y[4].DATAA
B[5] => Y[5].DATAA
B[6] => Y[6].DATAA
B[7] => Y[7].DATAA
B[8] => Y[8].DATAA
B[9] => Y[9].DATAA
B[10] => Y[10].DATAA
B[11] => Y[11].DATAA
B[12] => Y[12].DATAA
B[13] => Y[13].DATAA
B[14] => Y[14].DATAA
B[15] => Y[15].DATAA
sel => Y[0].OUTPUTSELECT
sel => Y[1].OUTPUTSELECT
sel => Y[2].OUTPUTSELECT
sel => Y[3].OUTPUTSELECT
sel => Y[4].OUTPUTSELECT
sel => Y[5].OUTPUTSELECT
sel => Y[6].OUTPUTSELECT
sel => Y[7].OUTPUTSELECT
sel => Y[8].OUTPUTSELECT
sel => Y[9].OUTPUTSELECT
sel => Y[10].OUTPUTSELECT
sel => Y[11].OUTPUTSELECT
sel => Y[12].OUTPUTSELECT
sel => Y[13].OUTPUTSELECT
sel => Y[14].OUTPUTSELECT
sel => Y[15].OUTPUTSELECT


|RamTest|CPU:inst1|reg16bit:regD
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT


|RamTest|CPU:inst1|PC:P1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
inc => inc.IN1
load => load.IN1
reset => reset.IN2
clk => clk.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1
Cout <= FullAdder:F16.port0
S[0] <= FullAdder:F1.port1
S[1] <= FullAdder:F2.port1
S[2] <= FullAdder:F3.port1
S[3] <= FullAdder:F4.port1
S[4] <= FullAdder:F5.port1
S[5] <= FullAdder:F6.port1
S[6] <= FullAdder:F7.port1
S[7] <= FullAdder:F8.port1
S[8] <= FullAdder:F9.port1
S[9] <= FullAdder:F10.port1
S[10] <= FullAdder:F11.port1
S[11] <= FullAdder:F12.port1
S[12] <= FullAdder:F13.port1
S[13] <= FullAdder:F14.port1
S[14] <= FullAdder:F15.port1
S[15] <= FullAdder:F16.port1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F1
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F2
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F3
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F4
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F5
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F6
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F7
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F8
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F9
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F10
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F11
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F12
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F13
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F14
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F15
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F16
Cout <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
A => Mult0.IN0
A => Cout.IN0
B => Mult0.IN1
B => Cout.IN1
Cin => S.IN1
Cin => Mult1.IN1


|RamTest|CPU:inst1|PC:P1|mux2_1_16bit:M1
Y[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y[12].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y[13].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y[14].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y[0].DATAB
A[1] => Y[1].DATAB
A[2] => Y[2].DATAB
A[3] => Y[3].DATAB
A[4] => Y[4].DATAB
A[5] => Y[5].DATAB
A[6] => Y[6].DATAB
A[7] => Y[7].DATAB
A[8] => Y[8].DATAB
A[9] => Y[9].DATAB
A[10] => Y[10].DATAB
A[11] => Y[11].DATAB
A[12] => Y[12].DATAB
A[13] => Y[13].DATAB
A[14] => Y[14].DATAB
A[15] => Y[15].DATAB
B[0] => Y[0].DATAA
B[1] => Y[1].DATAA
B[2] => Y[2].DATAA
B[3] => Y[3].DATAA
B[4] => Y[4].DATAA
B[5] => Y[5].DATAA
B[6] => Y[6].DATAA
B[7] => Y[7].DATAA
B[8] => Y[8].DATAA
B[9] => Y[9].DATAA
B[10] => Y[10].DATAA
B[11] => Y[11].DATAA
B[12] => Y[12].DATAA
B[13] => Y[13].DATAA
B[14] => Y[14].DATAA
B[15] => Y[15].DATAA
sel => Y[0].OUTPUTSELECT
sel => Y[1].OUTPUTSELECT
sel => Y[2].OUTPUTSELECT
sel => Y[3].OUTPUTSELECT
sel => Y[4].OUTPUTSELECT
sel => Y[5].OUTPUTSELECT
sel => Y[6].OUTPUTSELECT
sel => Y[7].OUTPUTSELECT
sel => Y[8].OUTPUTSELECT
sel => Y[9].OUTPUTSELECT
sel => Y[10].OUTPUTSELECT
sel => Y[11].OUTPUTSELECT
sel => Y[12].OUTPUTSELECT
sel => Y[13].OUTPUTSELECT
sel => Y[14].OUTPUTSELECT
sel => Y[15].OUTPUTSELECT


|RamTest|CPU:inst1|PC:P1|mux2_1_16bit:M2
Y[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y[12].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y[13].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y[14].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y[0].DATAB
A[1] => Y[1].DATAB
A[2] => Y[2].DATAB
A[3] => Y[3].DATAB
A[4] => Y[4].DATAB
A[5] => Y[5].DATAB
A[6] => Y[6].DATAB
A[7] => Y[7].DATAB
A[8] => Y[8].DATAB
A[9] => Y[9].DATAB
A[10] => Y[10].DATAB
A[11] => Y[11].DATAB
A[12] => Y[12].DATAB
A[13] => Y[13].DATAB
A[14] => Y[14].DATAB
A[15] => Y[15].DATAB
B[0] => Y[0].DATAA
B[1] => Y[1].DATAA
B[2] => Y[2].DATAA
B[3] => Y[3].DATAA
B[4] => Y[4].DATAA
B[5] => Y[5].DATAA
B[6] => Y[6].DATAA
B[7] => Y[7].DATAA
B[8] => Y[8].DATAA
B[9] => Y[9].DATAA
B[10] => Y[10].DATAA
B[11] => Y[11].DATAA
B[12] => Y[12].DATAA
B[13] => Y[13].DATAA
B[14] => Y[14].DATAA
B[15] => Y[15].DATAA
sel => Y[0].OUTPUTSELECT
sel => Y[1].OUTPUTSELECT
sel => Y[2].OUTPUTSELECT
sel => Y[3].OUTPUTSELECT
sel => Y[4].OUTPUTSELECT
sel => Y[5].OUTPUTSELECT
sel => Y[6].OUTPUTSELECT
sel => Y[7].OUTPUTSELECT
sel => Y[8].OUTPUTSELECT
sel => Y[9].OUTPUTSELECT
sel => Y[10].OUTPUTSELECT
sel => Y[11].OUTPUTSELECT
sel => Y[12].OUTPUTSELECT
sel => Y[13].OUTPUTSELECT
sel => Y[14].OUTPUTSELECT
sel => Y[15].OUTPUTSELECT


|RamTest|CPU:inst1|PC:P1|mux2_1_16bit:M3
Y[0] <= Y[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7].DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8].DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9].DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y[10].DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y[11].DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y[12].DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y[13].DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y[14].DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y[15].DB_MAX_OUTPUT_PORT_TYPE
A[0] => Y[0].DATAB
A[1] => Y[1].DATAB
A[2] => Y[2].DATAB
A[3] => Y[3].DATAB
A[4] => Y[4].DATAB
A[5] => Y[5].DATAB
A[6] => Y[6].DATAB
A[7] => Y[7].DATAB
A[8] => Y[8].DATAB
A[9] => Y[9].DATAB
A[10] => Y[10].DATAB
A[11] => Y[11].DATAB
A[12] => Y[12].DATAB
A[13] => Y[13].DATAB
A[14] => Y[14].DATAB
A[15] => Y[15].DATAB
B[0] => Y[0].DATAA
B[1] => Y[1].DATAA
B[2] => Y[2].DATAA
B[3] => Y[3].DATAA
B[4] => Y[4].DATAA
B[5] => Y[5].DATAA
B[6] => Y[6].DATAA
B[7] => Y[7].DATAA
B[8] => Y[8].DATAA
B[9] => Y[9].DATAA
B[10] => Y[10].DATAA
B[11] => Y[11].DATAA
B[12] => Y[12].DATAA
B[13] => Y[13].DATAA
B[14] => Y[14].DATAA
B[15] => Y[15].DATAA
sel => Y[0].OUTPUTSELECT
sel => Y[1].OUTPUTSELECT
sel => Y[2].OUTPUTSELECT
sel => Y[3].OUTPUTSELECT
sel => Y[4].OUTPUTSELECT
sel => Y[5].OUTPUTSELECT
sel => Y[6].OUTPUTSELECT
sel => Y[7].OUTPUTSELECT
sel => Y[8].OUTPUTSELECT
sel => Y[9].OUTPUTSELECT
sel => Y[10].OUTPUTSELECT
sel => Y[11].OUTPUTSELECT
sel => Y[12].OUTPUTSELECT
sel => Y[13].OUTPUTSELECT
sel => Y[14].OUTPUTSELECT
sel => Y[15].OUTPUTSELECT


|RamTest|CPU:inst1|PC:P1|reg16bit:R1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT
rst => q.OUTPUTSELECT


|RamTest|prescaler:inst0
Clock => Clock_CPU~reg0.CLK
Clock => Clock_RAM~reg0.CLK
Clock => internal_count_CPU[0].CLK
Clock => internal_count_CPU[1].CLK
Clock => internal_count_CPU[2].CLK
Clock => internal_count_CPU[3].CLK
Clock => internal_count_CPU[4].CLK
Clock => internal_count_CPU[5].CLK
Clock => internal_count_CPU[6].CLK
Clock => internal_count_CPU[7].CLK
Clock => internal_count_CPU[8].CLK
Clock => internal_count_CPU[9].CLK
Clock => internal_count_CPU[10].CLK
Clock => internal_count_CPU[11].CLK
Clock => internal_count_CPU[12].CLK
Clock => internal_count_CPU[13].CLK
Clock => internal_count_CPU[14].CLK
Clock => internal_count_CPU[15].CLK
Clock => internal_count_CPU[16].CLK
Clock => internal_count_CPU[17].CLK
Clock => internal_count_CPU[18].CLK
Clock => internal_count_CPU[19].CLK
Clock => internal_count_CPU[20].CLK
Clock => internal_count_CPU[21].CLK
Clock => internal_count_CPU[22].CLK
Clock => internal_count_CPU[23].CLK
Clock => internal_count_CPU[24].CLK
Clock => internal_count_CPU[25].CLK
Clock => internal_count_CPU[26].CLK
Clock => internal_count_CPU[27].CLK
Clock => internal_count_CPU[28].CLK
Clock => internal_count_CPU[29].CLK
Clock => internal_count_CPU[30].CLK
Clock => internal_count_CPU[31].CLK
Clock => internal_count_CPU[32].CLK
Clock => internal_count_RAM[0].CLK
Clock => internal_count_RAM[1].CLK
Clock => internal_count_RAM[2].CLK
Clock => internal_count_RAM[3].CLK
Clock => internal_count_RAM[4].CLK
Clock => internal_count_RAM[5].CLK
Clock => internal_count_RAM[6].CLK
Clock => internal_count_RAM[7].CLK
Clock => internal_count_RAM[8].CLK
Clock => internal_count_RAM[9].CLK
Clock => internal_count_RAM[10].CLK
Clock => internal_count_RAM[11].CLK
Clock => internal_count_RAM[12].CLK
Clock => internal_count_RAM[13].CLK
Clock => internal_count_RAM[14].CLK
Clock => internal_count_RAM[15].CLK
Clock => internal_count_RAM[16].CLK
Clock => internal_count_RAM[17].CLK
Clock => internal_count_RAM[18].CLK
Clock => internal_count_RAM[19].CLK
Clock => internal_count_RAM[20].CLK
Clock => internal_count_RAM[21].CLK
Clock => internal_count_RAM[22].CLK
Clock => internal_count_RAM[23].CLK
Clock => internal_count_RAM[24].CLK
Clock => internal_count_RAM[25].CLK
Clock => internal_count_RAM[26].CLK
Clock => internal_count_RAM[27].CLK
Clock => internal_count_RAM[28].CLK
Clock => internal_count_RAM[29].CLK
Clock => internal_count_RAM[30].CLK
Clock => internal_count_RAM[31].CLK
Clock => internal_count_RAM[32].CLK
pre_set[0] => LessThan0.IN33
pre_set[0] => LessThan1.IN33
pre_set[1] => LessThan0.IN32
pre_set[1] => LessThan1.IN32
pre_set[2] => LessThan0.IN31
pre_set[2] => LessThan1.IN31
pre_set[3] => LessThan0.IN30
pre_set[3] => LessThan1.IN30
pre_set[4] => LessThan0.IN29
pre_set[4] => LessThan1.IN29
pre_set[5] => LessThan0.IN28
pre_set[5] => LessThan1.IN28
pre_set[6] => LessThan0.IN27
pre_set[6] => LessThan1.IN27
pre_set[7] => LessThan0.IN26
pre_set[7] => LessThan1.IN26
pre_set[8] => LessThan0.IN25
pre_set[8] => LessThan1.IN25
pre_set[9] => LessThan0.IN24
pre_set[9] => LessThan1.IN24
pre_set[10] => LessThan0.IN23
pre_set[10] => LessThan1.IN23
pre_set[11] => LessThan0.IN22
pre_set[11] => LessThan1.IN22
pre_set[12] => LessThan0.IN21
pre_set[12] => LessThan1.IN21
pre_set[13] => LessThan0.IN20
pre_set[13] => LessThan1.IN20
pre_set[14] => LessThan0.IN19
pre_set[14] => LessThan1.IN19
pre_set[15] => LessThan0.IN18
pre_set[15] => LessThan1.IN18
pre_set[16] => LessThan0.IN17
pre_set[16] => LessThan1.IN17
Clock_RAM <= Clock_RAM~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clock_CPU <= Clock_CPU~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RamTest|ASCIItoData:inst
A[0] <= B[0].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= B[1].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= B[2].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= B[3].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= B[4].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= B[5].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= B[6].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= B[7].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= <GND>
A[9] <= <GND>
A[10] <= <GND>
A[11] <= <GND>
A[12] <= <GND>
A[13] <= <GND>
A[14] <= <GND>
A[15] <= <GND>
B[0] => A[0].DATAIN
B[1] => A[1].DATAIN
B[2] => A[2].DATAIN
B[3] => A[3].DATAIN
B[4] => A[4].DATAIN
B[5] => A[5].DATAIN
B[6] => A[6].DATAIN
B[7] => A[7].DATAIN


|RamTest|KBDS:inst5
ascii_code[0] <= key2ascii:K2.port1
ascii_code[1] <= key2ascii:K2.port1
ascii_code[2] <= key2ascii:K2.port1
ascii_code[3] <= key2ascii:K2.port1
ascii_code[4] <= key2ascii:K2.port1
ascii_code[5] <= key2ascii:K2.port1
ascii_code[6] <= key2ascii:K2.port1
ascii_code[7] <= key2ascii:K2.port1
clck => clck.IN1
reset => reset.IN1
ps2d => ps2d.IN1
ps2c => ps2c.IN1


|RamTest|KBDS:inst5|kb_code:K1
clk => clk.IN2
reset => reset.IN2
ps2d => ps2d.IN1
ps2c => ps2c.IN1
rd_key_code => rd_key_code.IN1
key_code[0] <= fifo:fifo_key_unit.r_data
key_code[1] <= fifo:fifo_key_unit.r_data
key_code[2] <= fifo:fifo_key_unit.r_data
key_code[3] <= fifo:fifo_key_unit.r_data
key_code[4] <= fifo:fifo_key_unit.r_data
key_code[5] <= fifo:fifo_key_unit.r_data
key_code[6] <= fifo:fifo_key_unit.r_data
key_code[7] <= fifo:fifo_key_unit.r_data
kb_buf_empty <= fifo:fifo_key_unit.empty


|RamTest|KBDS:inst5|kb_code:K1|ps2_rx:ps2_rx_unit
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => b_reg[8].CLK
clk => b_reg[9].CLK
clk => b_reg[10].CLK
clk => n_reg[0].CLK
clk => n_reg[1].CLK
clk => n_reg[2].CLK
clk => n_reg[3].CLK
clk => f_ps2c_reg.CLK
clk => filter_reg[0].CLK
clk => filter_reg[1].CLK
clk => filter_reg[2].CLK
clk => filter_reg[3].CLK
clk => filter_reg[4].CLK
clk => filter_reg[5].CLK
clk => filter_reg[6].CLK
clk => filter_reg[7].CLK
clk => state_reg~1.DATAIN
reset => b_reg[1].ACLR
reset => b_reg[2].ACLR
reset => b_reg[3].ACLR
reset => b_reg[4].ACLR
reset => b_reg[5].ACLR
reset => b_reg[6].ACLR
reset => b_reg[7].ACLR
reset => b_reg[8].ACLR
reset => b_reg[9].ACLR
reset => b_reg[10].ACLR
reset => n_reg[0].ACLR
reset => n_reg[1].ACLR
reset => n_reg[2].ACLR
reset => n_reg[3].ACLR
reset => f_ps2c_reg.ACLR
reset => filter_reg[0].ACLR
reset => filter_reg[1].ACLR
reset => filter_reg[2].ACLR
reset => filter_reg[3].ACLR
reset => filter_reg[4].ACLR
reset => filter_reg[5].ACLR
reset => filter_reg[6].ACLR
reset => filter_reg[7].ACLR
reset => state_reg~3.DATAIN
ps2d => b_next.DATAB
ps2d => b_next.DATAB
ps2c => filter_reg[7].DATAIN
rx_en => always2.IN1
rx_done_tick <= rx_done_tick.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= b_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= b_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= b_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= b_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= b_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= b_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= b_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= b_reg[8].DB_MAX_OUTPUT_PORT_TYPE


|RamTest|KBDS:inst5|kb_code:K1|fifo:fifo_key_unit
clk => array_reg.we_a.CLK
clk => array_reg.waddr_a[0].CLK
clk => array_reg.data_a[7].CLK
clk => array_reg.data_a[6].CLK
clk => array_reg.data_a[5].CLK
clk => array_reg.data_a[4].CLK
clk => array_reg.data_a[3].CLK
clk => array_reg.data_a[2].CLK
clk => array_reg.data_a[1].CLK
clk => array_reg.data_a[0].CLK
clk => empty_reg.CLK
clk => full_reg.CLK
clk => r_ptr_reg[0].CLK
clk => w_ptr_reg[0].CLK
clk => array_reg.CLK0
reset => empty_reg.PRESET
reset => full_reg.ACLR
reset => r_ptr_reg[0].ACLR
reset => w_ptr_reg[0].ACLR
rd => Mux0.IN1
rd => Mux1.IN1
rd => Mux2.IN2
rd => Mux3.IN2
wr => wr_en.IN1
wr => Mux0.IN2
wr => Mux1.IN2
wr => Mux2.IN3
wr => Mux3.IN3
w_data[0] => array_reg.data_a[0].DATAIN
w_data[0] => array_reg.DATAIN
w_data[1] => array_reg.data_a[1].DATAIN
w_data[1] => array_reg.DATAIN1
w_data[2] => array_reg.data_a[2].DATAIN
w_data[2] => array_reg.DATAIN2
w_data[3] => array_reg.data_a[3].DATAIN
w_data[3] => array_reg.DATAIN3
w_data[4] => array_reg.data_a[4].DATAIN
w_data[4] => array_reg.DATAIN4
w_data[5] => array_reg.data_a[5].DATAIN
w_data[5] => array_reg.DATAIN5
w_data[6] => array_reg.data_a[6].DATAIN
w_data[6] => array_reg.DATAIN6
w_data[7] => array_reg.data_a[7].DATAIN
w_data[7] => array_reg.DATAIN7
empty <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
full <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
r_data[0] <= array_reg.DATAOUT
r_data[1] <= array_reg.DATAOUT1
r_data[2] <= array_reg.DATAOUT2
r_data[3] <= array_reg.DATAOUT3
r_data[4] <= array_reg.DATAOUT4
r_data[5] <= array_reg.DATAOUT5
r_data[6] <= array_reg.DATAOUT6
r_data[7] <= array_reg.DATAOUT7


|RamTest|KBDS:inst5|key2ascii:K2
key_code[0] => Decoder0.IN7
key_code[1] => Decoder0.IN6
key_code[2] => Decoder0.IN5
key_code[3] => Decoder0.IN4
key_code[4] => Decoder0.IN3
key_code[5] => Decoder0.IN2
key_code[6] => Decoder0.IN1
key_code[7] => Decoder0.IN0
ascii_code[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[7] <= <GND>


|RamTest|BCD:inst20
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
Y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RamTest|BCD:inst100
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
Y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RamTest|BCD:inst120
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
Y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RamTest|BCD:inst13
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
Y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RamTest|BCD:inst14
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
Y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RamTest|BCD:inst15
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
Y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RamTest|BCD:inst16
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
Y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RamTest|BCD:inst17
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
Y[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


