
---------- Begin Simulation Statistics ----------
final_tick                               2046585334500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 461349                       # Simulator instruction rate (inst/s)
host_mem_usage                               17258524                       # Number of bytes of host memory used
host_op_rate                                   554193                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    68.74                       # Real time elapsed on the host
host_tick_rate                            14480971097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    31711213                       # Number of instructions simulated
sim_ops                                      38092912                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.995362                       # Number of seconds simulated
sim_ticks                                995362310000                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            6                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                4                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              2                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       4                       # DTB read accesses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         2                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkPageSizes::4K            2    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            2                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0              2    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total            2                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                        2                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                    2                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::mean    -0.000009                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0    -1043962020    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::1           9000     -0.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu0.dtb.write_accesses                      2                       # DTB write accesses
system.cpu0.dtb.write_hits                          2                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                           16                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       4                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                               12                       # DTB hits
system.cpu0.itb.inst_accesses                      16                       # ITB inst accesses
system.cpu0.itb.inst_hits                          12                       # ITB inst hits
system.cpu0.itb.inst_misses                         4                       # ITB inst misses
system.cpu0.itb.misses                              4                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkPageSizes::4K            4    100.00%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total            4                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            4                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            8                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples            4                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0              4    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total            4                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                        4                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                    4                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::mean    -0.000009                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0    -1043962520    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::1           9500     -0.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     165                       # number of quiesce instructions executed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu0.num_int_insts                          20                       # number of integer instructions
system.cpu0.num_int_register_reads                 22                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                16                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     70.00%     70.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     20.00%     90.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2     10.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu1.itb.accesses                            1                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       1                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         1                       # ITB inst misses
system.cpu1.itb.misses                              1                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            2                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                        1                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0    -1043953020    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     691                       # number of quiesce instructions executed
system.cpu1.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu1.numCycles                      2102446070                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              2102446048.877580                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                 21.122420                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu1.num_int_insts                           1                       # number of integer instructions
system.cpu1.num_int_register_reads                  1                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         1                       # Class of executed instruction
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                          1                       # Number of instructions committed
system.cpu2.committedOps                            1                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu2.itb.accesses                            1                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       1                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         1                       # ITB inst misses
system.cpu2.itb.misses                              1                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            2                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                        1                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksPending::samples  -1043953020                       # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::0    -1043953020    100.00%    100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::total  -1043953020                       # Table walker pending requests distribution
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     688                       # number of quiesce instructions executed
system.cpu2.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu2.numCycles                      2102446070                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles              2102446048.877580                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          1                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                 21.122420                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    1                       # Number of integer alu accesses
system.cpu2.num_int_insts                           1                       # number of integer instructions
system.cpu2.num_int_register_reads                  1                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1    100.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                         1                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests         2342                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        82334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        187009                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes          815104                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages          199                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs               199                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes             4096                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            1                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  1                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes          341504                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages           83                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                85                       # Number of DMA write transactions.
system.switch_cpus0.Branches                  1144943                       # Number of branches fetched
system.switch_cpus0.committedInsts            5058299                       # Number of instructions committed
system.switch_cpus0.committedOps              6126365                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.accesses              2061887                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries             154                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid          602                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                  2059611                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                   2276                       # DTB misses
system.switch_cpus0.dtb.perms_faults               21                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults           363                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses         1159008                       # DTB read accesses
system.switch_cpus0.dtb.read_hits             1157092                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1916                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkCompletionTime::samples         2136                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 2497482.911985                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean 1673594.401207                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 948022.859171                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-524287          159      7.44%      7.44% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-1.04858e+06          177      8.29%     15.73% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          288     13.48%     29.21% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::2.62144e+06-3.14573e+06         1483     69.43%     98.64% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::3.67002e+06-4.1943e+06           26      1.22%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            1      0.05%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::4.71859e+06-5.24288e+06            1      0.05%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::5.76717e+06-6.29146e+06            1      0.05%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total         2136                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkPageSizes::4K         2076     97.46%     97.46% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::2M           32      1.50%     98.97% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1G           22      1.03%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total         2130                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data         2276                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total         2276                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data         2130                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total         2130                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total         4406                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkWaitTime::samples         2269                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0         2269    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total         2269                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walks             2276                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksLong         2276                       # Table walker walks initiated with long descriptors
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level1           22                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level2           32                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksLongTerminationLevel::Level3         2075                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.dtb.walker.walksPending::samples    831699628                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     1.690250                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0   -574080520    -69.02%    -69.02% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::1   1405780148    169.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total    831699628                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksSquashedBefore            7                       # Table walks squashed before starting
system.switch_cpus0.dtb.write_accesses         902879                       # DTB write accesses
system.switch_cpus0.dtb.write_hits             902519                       # DTB write hits
system.switch_cpus0.dtb.write_misses              360                       # DTB write misses
system.switch_cpus0.idle_fraction            0.694917                       # Percentage of idle cycles
system.switch_cpus0.itb.accesses              5067258                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries             129                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid          602                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                  5058936                       # DTB hits
system.switch_cpus0.itb.inst_accesses         5067258                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits             5058936                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              8322                       # ITB inst misses
system.switch_cpus0.itb.misses                   8322                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkCompletionTime::samples         8292                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 2933175.168837                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean 2804937.881567                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 392100.889061                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-524287           60      0.72%      0.72% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::524288-1.04858e+06          139      1.68%      2.40% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          178      2.15%      4.55% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::2.62144e+06-3.14573e+06         7876     94.98%     99.53% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::3.67002e+06-4.1943e+06           36      0.43%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            3      0.04%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         8292                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkPageSizes::4K         8250     99.49%     99.49% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::2M           42      0.51%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         8292                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst         8322                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total         8322                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         8292                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         8292                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total        16614                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkWaitTime::samples         8322                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0         8322    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total         8322                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walks             8322                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksLong         8322                       # Table walker walks initiated with long descriptors
system.switch_cpus0.itb.walker.walksLongTerminationLevel::Level2           42                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.itb.walker.walksLongTerminationLevel::Level3         8250                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus0.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.305083                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1989312126                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      606904781.142847                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads      1299802                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes      1014948                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts       686930                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             329156                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1382407344.857153                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      5587456                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             5587456                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      7478844                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      4452228                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts            1154398                       # Number of load instructions
system.switch_cpus0.num_mem_refs              2056958                       # number of memory refs
system.switch_cpus0.num_store_insts            902560                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses         5454                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                5454                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads         4707                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes          799                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass          765      0.01%      0.01% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          4045895     66.03%     66.05% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           19444      0.32%     66.36% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv             3649      0.06%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     66.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc           274      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               5      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               4      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               4      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              4      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         1154398     18.84%     85.27% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         902560     14.73%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           6127002                       # Class of executed instruction
system.switch_cpus1.Branches                  2716212                       # Number of branches fetched
system.switch_cpus1.committedInsts           12330529                       # Number of instructions committed
system.switch_cpus1.committedOps             14792816                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.accesses              4838995                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries             206                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid          602                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                  4836683                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                   2312                       # DTB misses
system.switch_cpus1.dtb.perms_faults               36                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults          1651                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses         2717329                       # DTB read accesses
system.switch_cpus1.dtb.read_hits             2715289                       # DTB read hits
system.switch_cpus1.dtb.read_misses              2040                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkCompletionTime::samples         2183                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 2280821.804856                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 1267842.401667                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 1091810.358920                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-262143          241     11.04%     11.04% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::786432-1.04858e+06          325     14.89%     25.93% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::1.83501e+06-2.09715e+06          245     11.22%     37.15% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::2.88358e+06-3.14573e+06         1338     61.29%     98.44% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::3.93216e+06-4.1943e+06           34      1.56%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total         2183                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkPageSizes::4K         2133     97.93%     97.93% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::2M           28      1.29%     99.22% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1G           17      0.78%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total         2178                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data         2312                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total         2312                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data         2178                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total         2178                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total         4490                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkWaitTime::samples         2307                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0         2307    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total         2307                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walks             2312                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksLong         2312                       # Table walker walks initiated with long descriptors
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level1           17                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level2           28                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksLongTerminationLevel::Level3         2133                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.dtb.walker.walksPending::samples    667495476                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     2.353537                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0   -903480020   -135.35%   -135.35% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::1   1570975496    235.35%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total    667495476                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksSquashedBefore            5                       # Table walks squashed before starting
system.switch_cpus1.dtb.write_accesses        2121666                       # DTB write accesses
system.switch_cpus1.dtb.write_hits            2121394                       # DTB write hits
system.switch_cpus1.dtb.write_misses              272                       # DTB write misses
system.switch_cpus1.idle_fraction            0.534568                       # Percentage of idle cycles
system.switch_cpus1.itb.accesses             12357792                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries             191                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid          602                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                 12333706                       # DTB hits
system.switch_cpus1.itb.inst_accesses        12357792                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits            12333706                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             24086                       # ITB inst misses
system.switch_cpus1.itb.misses                  24086                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkCompletionTime::samples        24040                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 2931318.198835                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean 2829288.872167                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 357690.255851                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-524287          136      0.57%      0.57% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-1.04858e+06          288      1.20%      1.76% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          797      3.32%      5.08% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::2.62144e+06-3.14573e+06        22808     94.88%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::3.67002e+06-4.1943e+06            7      0.03%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::4.71859e+06-5.24288e+06            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::5.76717e+06-6.29146e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::6.29146e+06-6.81574e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        24040                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkPageSizes::4K        23400     97.34%     97.34% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::2M          640      2.66%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total        24040                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        24086                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        24086                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst        24040                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total        24040                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        48126                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkWaitTime::samples        24086                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0        24086    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        24086                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walks            24086                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksLong        24086                       # Table walker walks initiated with long descriptors
system.switch_cpus1.itb.walker.walksLongTerminationLevel::Level2          640                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.itb.walker.walksLongTerminationLevel::Level3        23400                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus1.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.465432                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1990724600                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      926546335.260435                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads      2849648                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      2583429                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      1580850                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             929387                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1064178264.739565                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     13656848                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            13656848                       # number of integer instructions
system.switch_cpus1.num_int_register_reads     18248295                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     10941809                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts            2712332                       # Number of load instructions
system.switch_cpus1.num_mem_refs              4833736                       # number of memory refs
system.switch_cpus1.num_store_insts           2121404                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses        52976                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts               52976                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads        51701                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes         1303                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         3378      0.02%      0.02% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          9876976     66.75%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           68022      0.46%     67.24% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            12655      0.09%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc          1208      0.01%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               5      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               4      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               4      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              4      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     67.33% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         2712332     18.33%     85.66% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        2121404     14.34%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          14795992                       # Class of executed instruction
system.switch_cpus2.Branches                  3168557                       # Number of branches fetched
system.switch_cpus2.committedInsts           14322367                       # Number of instructions committed
system.switch_cpus2.committedOps             17173709                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.accesses              5697311                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries             483                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid          602                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                  5692365                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                   4946                       # DTB misses
system.switch_cpus2.dtb.perms_faults               54                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults          1759                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses         3227930                       # DTB read accesses
system.switch_cpus2.dtb.read_hits             3223445                       # DTB read hits
system.switch_cpus2.dtb.read_misses              4485                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkCompletionTime::samples         4911                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean 2749186.214620                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean 2480767.372436                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev 616397.670154                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-524287           80      1.63%      1.63% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-1.04858e+06          162      3.30%      4.93% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          748     15.23%     20.16% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::2.62144e+06-3.14573e+06         3874     78.88%     99.04% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::3.67002e+06-4.1943e+06           41      0.83%     99.88% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            2      0.04%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::4.71859e+06-5.24288e+06            3      0.06%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::5.76717e+06-6.29146e+06            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total         4911                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkPageSizes::4K         4748     97.72%     97.72% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::2M           29      0.60%     98.31% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1G           82      1.69%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total         4859                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data         4946                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total         4946                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data         4859                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total         4859                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total         9805                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkWaitTime::samples         4894                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0         4894    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total         4894                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walks             4946                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksLong         4946                       # Table walker walks initiated with long descriptors
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level1           82                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level2           29                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksLongTerminationLevel::Level3         4748                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.dtb.walker.walksPending::samples -19952036580                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.981199                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     0.135823                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0   -375126020      1.88%      1.88% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::1 -19576910560     98.12%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total -19952036580                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksSquashedBefore           52                       # Table walks squashed before starting
system.switch_cpus2.dtb.write_accesses        2469381                       # DTB write accesses
system.switch_cpus2.dtb.write_hits            2468920                       # DTB write hits
system.switch_cpus2.dtb.write_misses              461                       # DTB write misses
system.switch_cpus2.idle_fraction            0.375462                       # Percentage of idle cycles
system.switch_cpus2.itb.accesses             14356214                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries             448                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid             16                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid          602                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                 14325678                       # DTB hits
system.switch_cpus2.itb.inst_accesses        14356214                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits            14325678                       # ITB inst hits
system.switch_cpus2.itb.inst_misses             30536                       # ITB inst misses
system.switch_cpus2.itb.misses                  30536                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkCompletionTime::samples        30523                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 2970858.631196                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean 2943204.606629                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 223955.405161                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-524287           38      0.12%      0.12% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::524288-1.04858e+06           91      0.30%      0.42% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::1.57286e+06-2.09715e+06          789      2.58%      3.01% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::2.62144e+06-3.14573e+06        29562     96.85%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::3.67002e+06-4.1943e+06           38      0.12%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::4.1943e+06-4.71859e+06            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::4.71859e+06-5.24288e+06            3      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::6.29146e+06-6.81574e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total        30523                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkPageSizes::4K        29810     97.66%     97.66% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::2M          713      2.34%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total        30523                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst        30536                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total        30536                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst        30523                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total        30523                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total        61059                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkWaitTime::samples        30536                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0        30536    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total        30536                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walks            30536                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksLong        30536                       # Table walker walks initiated with long descriptors
system.switch_cpus2.itb.walker.walksLongTerminationLevel::Level2          713                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.itb.walker.walksLongTerminationLevel::Level3        29810                       # Level at which table walker walks with long descriptors terminate
system.switch_cpus2.itb.walker.walksPending::samples  -1043952520                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0  -1043952520    100.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  -1043952520                       # Table walker pending requests distribution
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.624538                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1989636816                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1242604226.543785                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads      3262922                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      2881977                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      1832663                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1076715                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      747032589.456215                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     15853532                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            15853532                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     21076674                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     12659589                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            3219017                       # Number of load instructions
system.switch_cpus2.num_mem_refs              5687932                       # number of memory refs
system.switch_cpus2.num_store_insts           2468915                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses        57840                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts               57840                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads        56388                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes         1468                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass         3711      0.02%      0.02% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         11380085     66.25%     66.27% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           86874      0.51%     66.78% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            17159      0.10%     66.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     66.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     66.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     66.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     66.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     66.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     66.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc          1259      0.01%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     66.89% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         3219017     18.74%     85.63% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        2468915     14.37%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          17177020                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       606366                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          112                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       877750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1665                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2085152                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1777                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                5448                       # Transaction distribution
system.membus.trans_dist::ReadResp              55608                       # Transaction distribution
system.membus.trans_dist::WriteReq               3801                       # Transaction distribution
system.membus.trans_dist::WriteResp              3801                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44516                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27410                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8804                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23639                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23449                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         50160                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32391                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        36601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        36601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        11186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       221647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       240145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 276746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1155584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1155584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        22372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6253568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6280170                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7435754                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             8981                       # Total snoops (count)
system.membus.snoopTraffic                     150848                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            124319                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.018967                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.136410                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  121961     98.10%     98.10% # Request fanout histogram
system.membus.snoop_fanout::1                    2358      1.90%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              124319                       # Request fanout histogram
system.membus.reqLayer7.occupancy           366183854                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6502500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             8769500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          413254500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1207147                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide          18309                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18309                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide         18309                       # number of overall misses
system.iocache.overall_misses::total            18309                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide   2375205325                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2375205325                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide   2375205325                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2375205325                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide        18309                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18309                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide        18309                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18309                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 129728.839642                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129728.839642                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 129728.839642                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129728.839642                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3079                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs   109.964286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18056                       # number of writebacks
system.iocache.writebacks::total                18056                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide        18309                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18309                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide        18309                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18309                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide   1458403266                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1458403266                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide   1458403266                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1458403266                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 79654.992954                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 79654.992954                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 79654.992954                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 79654.992954                       # average overall mshr miss latency
system.iocache.replacements                     18292                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide           237                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              237                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide    264280331                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    264280331                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide          237                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            237                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 1115106.881857                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 1115106.881857                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide          237                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide    252430331                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total    252430331                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 1065106.881857                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 1065106.881857                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide        18072                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18072                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide   2110924994                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2110924994                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide        18072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18072                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 116806.385237                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116806.385237                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide        18072                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18072                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide   1205972935                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1205972935                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 66731.570108                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66731.570108                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse               12.633687                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18309                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18309                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         1260636709000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide    12.633687                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide     0.789605                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.789605                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               164781                       # Number of tag accesses
system.iocache.tags.data_accesses              164781                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions         1376                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          688                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 543198399.917151                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 4746922994.360533                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          615     89.39%     89.39% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           72     10.47%     99.85% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.15%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value 109007629000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          688                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::ON 621079386357                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 373720499143                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF    562424500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions          330                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          165                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 4192087549.472727                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 8225895287.278277                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows           11      6.67%      6.67% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          154     93.33%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value  43887633000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          165                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::ON 297958916837                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 691694445663                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF   5708947500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1383                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          691                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 770027681.209841                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 7696845896.736914                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          348     50.36%     50.36% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          341     49.35%     99.71% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::5e+10-1e+11            1      0.14%     99.86% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.14%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value 184861640500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          691                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::ON 462710757284                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 532089127716                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF    562425000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             220947                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1183595                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3801                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       124525                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       827046                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean           13011                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          111726                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           12897                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            95                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          12992                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            49029                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           49029                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        828582                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       134069                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq        20608                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        20085                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        20085                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       381932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       251212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        49233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        12085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       891313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       173230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       142014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        11864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1210955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       214225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       181400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        27789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3547252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     16284800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      7113020                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       194392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        42896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     38018304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4516004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       563168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        40168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     51656448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      5887498                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       724016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       106448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              125147162                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           88905                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3098984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1344349                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.474276                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.714399                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 882191     65.62%     65.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 286746     21.33%     86.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 175390     13.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     22      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1344349                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2096491549                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         605790378                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy         14483499                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy         90904481                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           6845994                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          71622983                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         118660476                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         191225471                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           6717000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          24924493                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          76913475                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           428338                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         445958901                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         102633985                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  995362300000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.switch_cpus2.inst     13921856                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13921856                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     13921856                       # number of overall hits
system.cpu2.icache.overall_hits::total       13921856                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       403822                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        403823                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       403822                       # number of overall misses
system.cpu2.icache.overall_misses::total       403823                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst 412413427500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 412413427500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst 412413427500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 412413427500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     14325678                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14325679                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     14325678                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14325679                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.028189                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.028189                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.028189                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.028189                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 1021275.283417                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1021272.754400                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 1021275.283417                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1021272.754400                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       403311                       # number of writebacks
system.cpu2.icache.writebacks::total           403311                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       403822                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       403822                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       403822                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       403822                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst 412009605500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 412009605500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst 412009605500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 412009605500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.028189                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.028189                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.028189                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.028189                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 1020275.283417                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1020275.283417                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 1020275.283417                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1020275.283417                       # average overall mshr miss latency
system.cpu2.icache.replacements                403311                       # number of replacements
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     13921856                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13921856                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       403822                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       403823                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst 412413427500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 412413427500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     14325678                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14325679                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.028189                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.028189                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 1021275.283417                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1021272.754400                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       403822                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       403822                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst 412009605500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 412009605500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.028189                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.028189                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 1020275.283417                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1020275.283417                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          248.271220                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14325679                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           403823                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            35.475144                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     1051223034500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.002364                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   248.268856                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000005                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.484900                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.484905                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          109                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29055181                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29055181                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.switch_cpus2.data      5501611                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5501611                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data      5532830                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5532830                       # number of overall hits
system.cpu2.dcache.demand_misses::.switch_cpus2.data        70017                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70017                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data        73813                       # number of overall misses
system.cpu2.dcache.overall_misses::total        73813                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  75482475500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  75482475500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  75482475500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  75482475500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.switch_cpus2.data      5571628                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5571628                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data      5606643                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5606643                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.012567                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012567                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.013165                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013165                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 1078059.264179                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 1078059.264179                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 1022617.635105                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 1022617.635105                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        33593                       # number of writebacks
system.cpu2.dcache.writebacks::total            33593                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data            5                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data            5                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        70012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data        73808                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        73808                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         3972                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         3972                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  75408662000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  75408662000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  77759387000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  77759387000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data   4605619000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   4605619000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.012566                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012566                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.013164                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013164                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 1077081.957379                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 1077081.957379                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 1053536.025905                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 1053536.025905                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 1159521.399799                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 1159521.399799                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                 60791                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data      3099921                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3099921                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data        47513                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        47513                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  47282963000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  47282963000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data      3147434                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3147434                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.015096                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015096                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 995158.440848                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 995158.440848                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data            4                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data        47509                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        47509                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         2241                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         2241                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  47231691500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  47231691500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data   4605619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total   4605619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.015095                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015095                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 994163.032268                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 994163.032268                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 2055162.427488                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 2055162.427488                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      2400683                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2400683                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16076                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16076                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16761196500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16761196500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      2416759                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2416759                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.006652                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006652                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 1042622.325205                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 1042622.325205                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16075                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16075                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         1731                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1731                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  16745082500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16745082500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.006651                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006651                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 1041684.758942                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 1041684.758942                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data          248                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          248                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data          514                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          514                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data          762                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          762                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.674541                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.674541                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data          514                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          514                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data    759326500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    759326500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.674541                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.674541                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 1477288.910506                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 1477288.910506                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.switch_cpus2.data        30971                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total        30971                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.switch_cpus2.data         3282                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total         3282                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.switch_cpus2.data        34253                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total        34253                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.switch_cpus2.data     0.095816                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.095816                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.switch_cpus2.data         3282                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total         3282                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus2.data   1591398500                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total   1591398500                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus2.data     0.095816                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.095816                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus2.data 484886.806825                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total 484886.806825                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.switch_cpus2.data         1007                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total         1007                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.switch_cpus2.data         6428                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total         6428                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.switch_cpus2.data  11438316000                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total  11438316000                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.switch_cpus2.data         7435                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total         7435                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.switch_cpus2.data     0.864560                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.864560                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.switch_cpus2.data 1779451.773491                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 1779451.773491                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_misses::.switch_cpus2.data         6428                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total         6428                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus2.data  11431888000                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total  11431888000                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus2.data     0.864560                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.864560                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus2.data 1778451.773491                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total 1778451.773491                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data        35287                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        35287                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data         3468                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3468                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data   1877550500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1877550500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data        38755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        38755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.089485                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.089485                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 541392.877739                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 541392.877739                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data         3192                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         3192                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          276                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          276                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    296516000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    296516000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.007122                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.007122                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 1074333.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 1074333.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data        38676                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        38676                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data           39                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     17175000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     17175000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data        38715                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        38715                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.001007                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001007                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data 440384.615385                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 440384.615385                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data           39                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           39                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     17136000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     17136000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.001007                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001007                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data 439384.615385                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 439384.615385                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_miss_latency::.switch_cpus2.data    105299000                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total    105299000                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.switch_cpus2.data         4224                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total         4224                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus2.data     99145098                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total     99145098                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 23471.850852                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total 23471.850852                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          445.509542                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5685674                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            68670                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            82.797058                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     1051246490500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   445.509542                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.435068                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.435068                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          695                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          596                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.678711                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11445344                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11445344                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  995362300000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           11                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      4931459                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4931470                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           11                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      4931459                       # number of overall hits
system.cpu0.icache.overall_hits::total        4931470                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       127477                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        127482                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       127477                       # number of overall misses
system.cpu0.icache.overall_misses::total       127482                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst 133232258000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 133232258000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst 133232258000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 133232258000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           16                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      5058936                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5058952                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           16                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      5058936                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5058952                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.312500                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.025198                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.025199                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.312500                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.025198                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.025199                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 1045147.422672                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1045106.430712                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 1045147.422672                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1045106.430712                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       126970                       # number of writebacks
system.cpu0.icache.writebacks::total           126970                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       127477                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       127477                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       127477                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       127477                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst 133104781000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 133104781000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst 133104781000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 133104781000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.025198                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.025198                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.025198                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.025198                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 1044147.422672                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1044147.422672                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 1044147.422672                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1044147.422672                       # average overall mshr miss latency
system.cpu0.icache.replacements                126970                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           11                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      4931459                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4931470                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       127477                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       127482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst 133232258000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 133232258000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      5058936                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5058952                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.312500                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.025198                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.025199                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 1045147.422672                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1045106.430712                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       127477                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       127477                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst 133104781000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 133104781000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.025198                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.025198                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 1044147.422672                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1044147.422672                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          248.588730                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5058952                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           127482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            39.683657                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1051223025000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.007202                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   248.581527                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000014                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.485511                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.485525                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10245386                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10245386                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data      1913366                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1913370                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data      1929870                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1929874                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data        83925                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         83927                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data        85780                       # number of overall misses
system.cpu0.dcache.overall_misses::total        85782                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 126723539000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 126723539000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 126723539000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 126723539000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data      1997291                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1997297                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data      2015650                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2015656                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.333333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.042019                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.042020                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.333333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.042557                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.042558                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 1509961.739648                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 1509925.756908                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 1477308.685008                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 1477274.241682                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        39939                       # number of writebacks
system.cpu0.dcache.writebacks::total            39939                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data        83925                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        83925                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data        85780                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        85780                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         2792                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         2792                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 126639614000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 126639614000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 127950939500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 127950939500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data   3468608000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3468608000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.042019                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042019                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.042557                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042557                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 1508961.739648                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 1508961.739648                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 1491617.387503                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 1491617.387503                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 1242338.108883                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 1242338.108883                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                 75827                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data      1069532                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1069534                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data        48315                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        48317                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  68203681500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  68203681500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data      1117847                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1117851                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.043221                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043223                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 1411646.103695                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 1411587.671006                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data        48315                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        48315                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data         1640                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         1640                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  68155366500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  68155366500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data   3468608000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   3468608000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.043221                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.043221                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 1410646.103695                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 1410646.103695                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 2115004.878049                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 2115004.878049                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       838975                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        838977                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        26876                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        26876                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  43610344500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  43610344500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       865851                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       865853                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.031040                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.031040                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 1622650.115345                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 1622650.115345                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        26876                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        26876                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         1152                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         1152                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  43583468500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  43583468500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.031040                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.031040                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 1621650.115345                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 1621650.115345                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          138                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          138                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          242                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          242                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data          380                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          380                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.636842                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.636842                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          242                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          242                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data    338372000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    338372000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.636842                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.636842                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 1398231.404959                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 1398231.404959                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.switch_cpus0.data        16366                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total        16366                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.switch_cpus0.data         1613                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total         1613                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.switch_cpus0.data        17979                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total        17979                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.switch_cpus0.data     0.089716                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.089716                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.switch_cpus0.data         1613                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total         1613                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus0.data    972953500                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total    972953500                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus0.data     0.089716                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.089716                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus0.data 603194.978301                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total 603194.978301                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.WriteLineReq_hits::.switch_cpus0.data         4859                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total         4859                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.switch_cpus0.data         8734                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total         8734                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_miss_latency::.switch_cpus0.data  14909513000                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::total  14909513000                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_accesses::.switch_cpus0.data        13593                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total        13593                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.switch_cpus0.data     0.642537                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.642537                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_miss_latency::.switch_cpus0.data 1707065.834669                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 1707065.834669                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_mshr_misses::.switch_cpus0.data         8734                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::total         8734                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus0.data  14900779000                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  14900779000                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus0.data     0.642537                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.642537                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus0.data 1706065.834669                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 1706065.834669                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data        17658                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17658                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data         1588                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1588                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data   1067746000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1067746000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data        19246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.082511                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.082511                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 672384.130982                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 672384.130982                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         1487                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1487                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    103681500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    103681500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.005248                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005248                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 1026549.504950                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 1026549.504950                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data        19192                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        19192                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           22                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data      7103500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7103500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data        19214                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        19214                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.001145                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001145                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 322886.363636                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 322886.363636                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           22                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data      7081500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7081500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.001145                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001145                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 321886.363636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 321886.363636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.CleanSharedReq_miss_latency::.switch_cpus0.data     85702000                       # number of CleanSharedReq miss cycles
system.cpu0.dcache.CleanSharedReq_miss_latency::total     85702000                       # number of CleanSharedReq miss cycles
system.cpu0.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus0.data          inf                       # average CleanSharedReq miss latency
system.cpu0.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu0.dcache.CleanSharedReq_mshr_misses::.switch_cpus0.data         2688                       # number of CleanSharedReq MSHR misses
system.cpu0.dcache.CleanSharedReq_mshr_misses::total         2688                       # number of CleanSharedReq MSHR misses
system.cpu0.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus0.data     81764107                       # number of CleanSharedReq MSHR miss cycles
system.cpu0.dcache.CleanSharedReq_mshr_miss_latency::total     81764107                       # number of CleanSharedReq MSHR miss cycles
system.cpu0.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus0.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu0.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu0.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 30418.194568                       # average CleanSharedReq mshr miss latency
system.cpu0.dcache.CleanSharedReq_avg_mshr_miss_latency::total 30418.194568                       # average CleanSharedReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          460.114393                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2055733                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            82011                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.066552                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1051223025500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.014617                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   460.099776                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000014                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.449316                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.449330                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          919                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          879                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.897461                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4195619                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4195619                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1051223024500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON          10000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  995362300000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.switch_cpus1.inst     12036430                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12036430                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     12036430                       # number of overall hits
system.cpu1.icache.overall_hits::total       12036430                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       297276                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        297277                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       297276                       # number of overall misses
system.cpu1.icache.overall_misses::total       297277                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst 303681725500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 303681725500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst 303681725500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 303681725500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     12333706                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12333707                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     12333706                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12333707                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.024103                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.024103                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.024103                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.024103                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 1021548.074853                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1021544.638502                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 1021548.074853                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1021544.638502                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       296765                       # number of writebacks
system.cpu1.icache.writebacks::total           296765                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       297276                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       297276                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       297276                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       297276                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst 303384449500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 303384449500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst 303384449500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 303384449500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.024103                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.024103                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.024103                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.024103                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 1020548.074853                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1020548.074853                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 1020548.074853                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1020548.074853                       # average overall mshr miss latency
system.cpu1.icache.replacements                296765                       # number of replacements
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     12036430                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12036430                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       297276                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       297277                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst 303681725500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 303681725500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            1                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     12333706                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12333707                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.024103                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.024103                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 1021548.074853                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1021544.638502                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       297276                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       297276                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst 303384449500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 303384449500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.024103                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.024103                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 1020548.074853                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1020548.074853                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          247.610574                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12333707                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           297277                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            41.488938                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1051223034500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.005296                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   247.605278                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000010                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.483604                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.483614                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24964691                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24964691                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data      4665552                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4665552                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data      4694581                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4694581                       # number of overall hits
system.cpu1.dcache.demand_misses::.switch_cpus1.data        53042                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         53042                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        55720                       # number of overall misses
system.cpu1.dcache.overall_misses::total        55720                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  60545519500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  60545519500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  60545519500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  60545519500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.switch_cpus1.data      4718594                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4718594                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data      4750301                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4750301                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.011241                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011241                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.011730                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011730                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 1141463.736284                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 1141463.736284                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 1086603.006102                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 1086603.006102                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        24533                       # number of writebacks
system.cpu1.dcache.writebacks::total            24533                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        53042                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53042                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        55720                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        55720                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         2485                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         2485                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  60492477500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  60492477500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  61949487000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61949487000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data   3184399000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total   3184399000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.011241                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011241                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.011730                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011730                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 1140463.736284                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 1140463.736284                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 1111799.838478                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 1111799.838478                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 1281448.289738                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 1281448.289738                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                 45447                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data      2610410                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2610410                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data        36500                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        36500                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  39286139000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39286139000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data      2646910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2646910                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.013790                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013790                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 1076332.575342                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 1076332.575342                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        36500                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36500                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data         1567                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total         1567                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  39249639000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  39249639000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data   3184399000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total   3184399000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013790                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013790                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 1075332.575342                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 1075332.575342                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 2032162.731334                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 2032162.731334                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      2054764                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2054764                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        11619                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        11619                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  13428175000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13428175000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      2066383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2066383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.005623                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005623                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 1155708.322575                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 1155708.322575                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        11619                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11619                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          918                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          918                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  13416556000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13416556000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.005623                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005623                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 1154708.322575                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 1154708.322575                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data           86                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           86                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data          217                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          217                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data          303                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          303                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.716172                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.716172                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data          217                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          217                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data    339026500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    339026500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.716172                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.716172                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 1562334.101382                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 1562334.101382                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.switch_cpus1.data        28943                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total        28943                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.switch_cpus1.data         2461                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total         2461                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.switch_cpus1.data        31404                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total        31404                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.switch_cpus1.data     0.078366                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.078366                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.switch_cpus1.data         2461                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total         2461                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus1.data   1117983000                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total   1117983000                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus1.data     0.078366                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.078366                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus1.data 454279.967493                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total 454279.967493                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.WriteLineReq_hits::.switch_cpus1.data          378                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total          378                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.switch_cpus1.data         4923                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total         4923                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_miss_latency::.switch_cpus1.data   7831205500                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_miss_latency::total   7831205500                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_accesses::.switch_cpus1.data         5301                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total         5301                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.switch_cpus1.data     0.928693                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.928693                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_miss_latency::.switch_cpus1.data 1590738.472476                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 1590738.472476                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_mshr_misses::.switch_cpus1.data         4923                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_misses::total         4923                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus1.data   7826282500                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total   7826282500                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus1.data     0.928693                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.928693                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus1.data 1589738.472476                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 1589738.472476                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        32540                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        32540                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         2565                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2565                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data   1271085500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1271085500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        35105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.073067                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.073067                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 495549.902534                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 495549.902534                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data         2409                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2409                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          156                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          156                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    165722500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    165722500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.004444                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004444                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 1062323.717949                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 1062323.717949                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        35024                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        35024                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           34                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     19189500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     19189500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        35058                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35058                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.000970                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000970                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data 564397.058824                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 564397.058824                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           34                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           34                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     19155500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     19155500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.000970                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000970                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data 563397.058824                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 563397.058824                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_miss_latency::.switch_cpus1.data    299140000                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_miss_latency::total    299140000                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::.switch_cpus1.data          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_mshr_misses::.switch_cpus1.data        13696                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_misses::total        13696                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::.switch_cpus1.data    307053913                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::total    307053913                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::.switch_cpus1.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 22419.240143                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::total 22419.240143                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          412.368213                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4823281                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            51561                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            93.545141                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1051246497500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   412.368213                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.402703                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.402703                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          799                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9719881                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9719881                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.dtb.walker             2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker             6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker             3                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst       122653                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data        25667                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.dtb.walker         5319                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.itb.walker        24249                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst       292744                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data        32148                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.dtb.walker         4984                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.itb.walker        70384                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       397601                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data        45268                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.dtb.walker        13251                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.itb.walker        90447                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1124727                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker            6                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker            3                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst       122653                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data        25667                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.dtb.walker         5319                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.itb.walker        24249                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst       292744                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data        32148                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.dtb.walker         4984                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.itb.walker        70384                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       397601                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data        45268                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.dtb.walker        13251                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.itb.walker        90447                       # number of overall hits
system.l2.overall_hits::total                 1124727                       # number of overall hits
system.l2.demand_misses::.cpu0.inst                 5                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         4822                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data        41312                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.itb.walker           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         4526                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data         8946                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.dtb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.itb.walker            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         6219                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data         8627                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.dtb.walker           55                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.itb.walker           52                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74701                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst                5                       # number of overall misses
system.l2.overall_misses::.cpu0.data                2                       # number of overall misses
system.l2.overall_misses::.cpu0.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::.cpu0.itb.walker            6                       # number of overall misses
system.l2.overall_misses::.cpu1.inst                1                       # number of overall misses
system.l2.overall_misses::.cpu1.itb.walker            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         4822                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data        41312                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.itb.walker           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         4526                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data         8946                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.dtb.walker           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.itb.walker            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         6219                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data         8627                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.dtb.walker           55                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.itb.walker           52                       # number of overall misses
system.l2.overall_misses::total                 74701                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst   9950810000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  85450647000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.dtb.walker     76614500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.itb.walker     78998000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst   9339990000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  18454382000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.dtb.walker     76394000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.itb.walker     18814500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst  12829994500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  17800484499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.dtb.walker    114035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.itb.walker    107870000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     154299034499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst   9950810000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  85450647000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.dtb.walker     76614500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.itb.walker     78998000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst   9339990000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  18454382000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.dtb.walker     76394000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.itb.walker     18814500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst  12829994500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  17800484499                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.dtb.walker    114035500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.itb.walker    107870000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    154299034499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst               5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data               2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst       127475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        66979                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.dtb.walker         5356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.itb.walker        24287                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst       297270                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data        41094                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.dtb.walker         5021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.itb.walker        70393                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       403820                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data        53895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.dtb.walker        13306                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.itb.walker        90499                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1199428                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst              5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data              2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst       127475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        66979                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.dtb.walker         5356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.itb.walker        24287                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst       297270                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data        41094                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.dtb.walker         5021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.itb.walker        70393                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       403820                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data        53895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.dtb.walker        13306                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.itb.walker        90499                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1199428                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.itb.walker            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.037827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.616790                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.dtb.walker     0.006908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.itb.walker     0.001565                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.015225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.217696                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.dtb.walker     0.007369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.itb.walker     0.000128                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.015400                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.160071                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.dtb.walker     0.004133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.itb.walker     0.000575                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062281                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.itb.walker            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.037827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.616790                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.dtb.walker     0.006908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.itb.walker     0.001565                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.015225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.217696                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.dtb.walker     0.007369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.itb.walker     0.000128                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.015400                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.160071                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.dtb.walker     0.004133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.itb.walker     0.000575                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062281                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 2063627.125674                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 2068421.935515                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.dtb.walker 2070662.162162                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.itb.walker 2078894.736842                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 2063630.136986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 2062864.073329                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.dtb.walker 2064702.702703                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.itb.walker      2090500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 2063031.757517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 2063345.832734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.dtb.walker 2073372.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.itb.walker 2074423.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 2065555.139811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 2063627.125674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 2068421.935515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.dtb.walker 2070662.162162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.itb.walker 2078894.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 2063630.136986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 2062864.073329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.dtb.walker 2064702.702703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.itb.walker      2090500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 2063031.757517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 2063345.832734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.dtb.walker 2073372.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.itb.walker 2074423.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 2065555.139811                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26460                       # number of writebacks
system.l2.writebacks::total                     26460                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.dtb.walker            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.itb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst           87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.itb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 222                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.dtb.walker            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.itb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst           87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.itb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                222                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst         4803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data        41310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.dtb.walker           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.itb.walker           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst         4453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data         8928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.dtb.walker           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.itb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         6132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data         8621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.dtb.walker           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.itb.walker           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74458                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         4803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data        41310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.dtb.walker           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.itb.walker           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst         4453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data         8928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.dtb.walker           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.itb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         6132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data         8621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.dtb.walker           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.itb.walker           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74458                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data         2792                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         2485                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         3972                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9249                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst   5110839500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  44137122000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.dtb.walker     39614500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.itb.walker     38650500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst   4737180000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data   9488610500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.dtb.walker     33023500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.itb.walker      4268500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst   6522253500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data   9167091000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.dtb.walker     57972500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.itb.walker     52673500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  79389299500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst   5110839500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  44137122000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.dtb.walker     39614500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.itb.walker     38650500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst   4737180000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data   9488610500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.dtb.walker     33023500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.itb.walker      4268500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst   6522253500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data   9167091000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.dtb.walker     57972500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.itb.walker     52673500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  79389299500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data   1824434000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data   1613466000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data   2358973500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   5796873500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.037678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.616760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.dtb.walker     0.006908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.itb.walker     0.001482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.014980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.217258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.dtb.walker     0.006174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.itb.walker     0.000057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.015185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.159959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.dtb.walker     0.004058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.itb.walker     0.000541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062078                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.037678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.616760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.dtb.walker     0.006908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.itb.walker     0.001482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.014980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.217258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.dtb.walker     0.006174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.itb.walker     0.000057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.015185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.159959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.dtb.walker     0.004058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.itb.walker     0.000541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.062078                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 1064093.170935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 1068436.746550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 1070662.162162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.itb.walker      1073625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 1063817.651022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 1062792.394713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 1065274.193548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.itb.walker      1067125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 1063642.123288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 1063344.275606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 1073564.814815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.itb.walker 1074969.387755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 1066229.276908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 1064093.170935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 1068436.746550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 1070662.162162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.itb.walker      1073625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 1063817.651022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 1062792.394713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 1065274.193548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.itb.walker      1067125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 1063642.123288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 1063344.275606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 1073564.814815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.itb.walker 1074969.387755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 1066229.276908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 653450.573066                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 649282.092555                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 593900.679758                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 626756.784517                       # average overall mshr uncacheable latency
system.l2.replacements                          54186                       # number of replacements
system.l2.ReadReq_hits::.cpu0.dtb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu0.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu2.itb.walker            3                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus0.dtb.walker         5319                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus0.itb.walker        24249                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus1.dtb.walker         4984                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus1.itb.walker        70384                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus2.dtb.walker        13251                       # number of ReadReq hits
system.l2.ReadReq_hits::.switch_cpus2.itb.walker        90447                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  208645                       # number of ReadReq hits
system.l2.ReadReq_misses::.cpu0.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu0.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu1.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus0.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus0.itb.walker           38                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus1.dtb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus1.itb.walker            9                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus2.dtb.walker           55                       # number of ReadReq misses
system.l2.ReadReq_misses::.switch_cpus2.itb.walker           52                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   241                       # number of ReadReq misses
system.l2.ReadReq_miss_latency::.switch_cpus0.dtb.walker     76614500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus0.itb.walker     78998000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus1.dtb.walker     76394000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus1.itb.walker     18814500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus2.dtb.walker    114035500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::.switch_cpus2.itb.walker    107870000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       472726500                       # number of ReadReq miss cycles
system.l2.ReadReq_accesses::.cpu0.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu0.itb.walker           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu1.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu2.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus0.dtb.walker         5356                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus0.itb.walker        24287                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus1.dtb.walker         5021                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus1.itb.walker        70393                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus2.dtb.walker        13306                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.switch_cpus2.itb.walker        90499                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              208886                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu0.itb.walker     0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu1.itb.walker            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus0.dtb.walker     0.006908                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus0.itb.walker     0.001565                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus1.dtb.walker     0.007369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus1.itb.walker     0.000128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus2.dtb.walker     0.004133                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.switch_cpus2.itb.walker     0.000575                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.001154                       # miss rate for ReadReq accesses
system.l2.ReadReq_avg_miss_latency::.switch_cpus0.dtb.walker 2070662.162162                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus0.itb.walker 2078894.736842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus1.dtb.walker 2064702.702703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus1.itb.walker      2090500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus2.dtb.walker 2073372.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::.switch_cpus2.itb.walker 2074423.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 1961520.746888                       # average ReadReq miss latency
system.l2.ReadReq_mshr_hits::.switch_cpus0.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus1.dtb.walker            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus1.itb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus2.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::.switch_cpus2.itb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_misses::.switch_cpus0.dtb.walker           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus0.itb.walker           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus1.dtb.walker           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus1.itb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus2.dtb.walker           54                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::.switch_cpus2.itb.walker           49                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              211                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data         1640                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data         1567                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         2241                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         5448                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_miss_latency::.switch_cpus0.dtb.walker     39614500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus0.itb.walker     38650500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus1.dtb.walker     33023500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus1.itb.walker      4268500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus2.dtb.walker     57972500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::.switch_cpus2.itb.walker     52673500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    226203000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data   1824434000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data   1613466000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data   2358973500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   5796873500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::.switch_cpus0.dtb.walker     0.006908                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus0.itb.walker     0.001482                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus1.dtb.walker     0.006174                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus1.itb.walker     0.000057                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus2.dtb.walker     0.004058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::.switch_cpus2.itb.walker     0.000541                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.001010                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 1070662.162162                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus0.itb.walker      1073625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 1065274.193548                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus1.itb.walker      1067125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus2.dtb.walker 1073564.814815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::.switch_cpus2.itb.walker 1074969.387755                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 1072052.132701                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 1112459.756098                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 1029652.839821                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 1052643.239625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 1064036.986050                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         1152                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          918                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         1731                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3801                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        98065                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            98065                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        98065                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        98065                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       436282                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           436282                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       436282                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       436282                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks          13011                       # number of WriteClean hits
system.l2.WriteClean_hits::total                13011                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks        13011                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total            13011                       # number of WriteClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          297                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           297                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         1151                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         1980                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         2069                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5200                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          271                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          613                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data          496                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1380                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data    470129000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data   1109036000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data    847964500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   2427129500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         1422                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         2593                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data         2565                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6580                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.190577                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.236406                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.193372                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.209726                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data 1734793.357934                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data 1809194.127243                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 1709605.846774                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 1758789.492754                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          271                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          613                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data          496                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1380                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data    273472500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data    618605500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data    500683500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1392761500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.190577                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.236406                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.193372                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.209726                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 1009123.616236                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 1009144.371941                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 1009442.540323                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 1009247.463768                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data      4018000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data     14063500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data      6027500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     24109000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.583333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.214286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.387097                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data      2009000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data 2009071.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data 2009166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 2009083.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      2018000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      7063500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data      3027500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     12109000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.583333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.214286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.387097                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data      1009000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 1009071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 1009166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 1009083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         6117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         4596                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         7863                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18576                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        17736                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data         3250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         3570                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24556                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  36684724000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   6692350500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   7357198499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   50734272999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        23853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         7846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        11433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.743554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.414224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.312254                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.569322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 2068376.409562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 2059184.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 2060839.915686                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 2066064.220516                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        17736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data         3250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         3570                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  18948724000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   3442350500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3787198000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26178272500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.743554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.414224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.312254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.569322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 1068376.409562                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 1059184.769231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 1060839.775910                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 1066064.200195                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu2.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst       122653                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst       292744                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       397601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             812999                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         4822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         4526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         6219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15573                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst   9950810000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst   9339990000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst  12829994500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  32120794500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst       127475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst       297270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       403820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         828572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.037827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.015225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.015400                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018795                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 2063627.125674                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 2063630.136986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 2063031.757517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 2062595.164708                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           179                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         4803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst         4453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         6132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        15388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst   5110839500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst   4737180000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst   6522253500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16370273000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.037678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.014980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.015185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018572                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 1064093.170935                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 1063817.651022                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 1063642.123288                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 1063833.701586                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data        19550                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data        27552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        37405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             84507                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus0.data        23576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data         5696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data         5057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           34331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  48765923000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  11762031500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  10443286000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  70971240500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus0.data        43126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data        33248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data        42462                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        118838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.546677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.171319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.119095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.288889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 2068456.184255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 2064963.395365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 2065114.890251                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 2067264.003379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data        23574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data         5678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data         5051                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        34303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  25188398000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   6046260000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   5379893000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36614551000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.546631                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.170777                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.118953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.288653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 1068482.141342                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 1064857.344135                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 1065114.432786                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 1067386.263592                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus0.data         2501                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.switch_cpus1.data         1640                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.switch_cpus2.data         1325                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5466                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus0.data         6165                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus1.data         3075                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus2.data         5026                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           14266                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus0.data    972496000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.switch_cpus1.data    399743500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.switch_cpus2.data    894098500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total   2266338000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus0.data         8666                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus1.data         4715                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus2.data         6351                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         19732                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus0.data     0.711401                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus1.data     0.652174                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus2.data     0.791371                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.722988                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus0.data 157744.687753                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus1.data 129997.886179                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus2.data 177894.647831                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 158862.890789                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.switch_cpus0.data         6165                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus1.data         3075                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus2.data         5026                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        14266                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus0.data   6219966500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus1.data   3102597500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus2.data   5070363000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total  14392927000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus0.data     0.711401                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus1.data     0.652174                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus2.data     0.791371                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.722988                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus0.data 1008915.896188                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus1.data 1008974.796748                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus2.data 1008826.701154                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 1008897.168092                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29506.353695                       # Cycle average of tags in use
system.l2.tags.total_refs                     1819047                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93321                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.492365                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1051223025000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4704.976890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.707972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.068052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker     0.615193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker     1.326832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker     3.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst  2336.576759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 13132.083692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.dtb.walker    25.441397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.itb.walker    31.812268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst  1924.718123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  2871.608183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.dtb.walker    15.352171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.itb.walker     3.009543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  2111.539443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  2299.755751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.dtb.walker    24.303303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.itb.walker    17.458123                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.143584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.071307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.400759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.dtb.walker     0.000776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.itb.walker     0.000971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.058738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.087635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.dtb.walker     0.000469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.itb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.064439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.070183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.dtb.walker     0.000742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.itb.walker     0.000533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.900462                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           134                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32407                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30902                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.004089                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.988983                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14756329                       # Number of tag accesses
system.l2.tags.data_accesses                 14756329                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       307392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data      2478848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.dtb.walker         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.itb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst       284992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data       546880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.dtb.walker         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       392448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data       534720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.dtb.walker         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.itb.walker         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4560128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       307392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst       284992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       392448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        985216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2849024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2849024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         4803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data        38732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.dtb.walker           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.itb.walker           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst         4453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         8545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.dtb.walker           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         6132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data         8355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.dtb.walker           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.itb.walker           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               71252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44516                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44516                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst              321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data              129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dtb.walker          257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.itb.walker          386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst               64                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.itb.walker          193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       308824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      2490398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.dtb.walker         2379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.itb.walker         2315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       286320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data       549428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.dtb.walker         1993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.itb.walker          257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       394277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data       537211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.dtb.walker         3472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.itb.walker         3151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4581375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst          321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst           64                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       308824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       286320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       394277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           989806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2862298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2862298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2862298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst             321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data             129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dtb.walker          257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.itb.walker          386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst              64                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.itb.walker          193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       308824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      2490398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.dtb.walker         2379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.itb.walker         2315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       286320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data       549428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.dtb.walker         1993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.itb.walker          257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       394277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data       537211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.dtb.walker         3472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.itb.walker         3151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              7443673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      4803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     38536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.dtb.walker::samples        37.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.itb.walker::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      4453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      8545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.dtb.walker::samples        31.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.itb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      6132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples      8351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.dtb.walker::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.itb.walker::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.515996232500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1778                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1778                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              429424                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43275                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       71231                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44516                       # Number of write requests accepted
system.mem_ctrls.readBursts                     71231                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44516                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    200                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2011                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1255375750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  355155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2587207000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17673.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36423.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    23128                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33761                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 71231                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44516                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   70804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     38                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        58638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.088884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.484122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   154.126998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33981     57.95%     57.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20672     35.25%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1570      2.68%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          519      0.89%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          289      0.49%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          218      0.37%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          126      0.21%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          164      0.28%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1099      1.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        58638                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.949381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.739737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1775     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.11%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1778                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      25.028121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.960290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     17.486977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1402     78.85%     78.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            33      1.86%     80.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            17      0.96%     81.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             4      0.22%     81.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           100      5.62%     87.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            16      0.90%     88.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             8      0.45%     88.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             9      0.51%     89.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             7      0.39%     89.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             4      0.22%     89.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.06%     90.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            12      0.67%     90.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            78      4.39%     95.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            27      1.52%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75            21      1.18%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            18      1.01%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             8      0.45%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.06%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.11%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            2      0.11%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            4      0.22%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            2      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1778                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4545984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2848000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4558784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2849024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         4.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  995358254000                       # Total gap between requests
system.mem_ctrls.avgGap                    8599430.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       307392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data      2466304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.dtb.walker         2368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.itb.walker         2304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst       284992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data       546880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.dtb.walker         1984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.itb.walker          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       392448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data       534464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.dtb.walker         3456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.itb.walker         3136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2848000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 308824.231048089394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 2477795.246235514060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.dtb.walker 2379.033218567418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.itb.walker 2314.735023471001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 286319.862764343561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 549428.077098880778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.dtb.walker 1993.244047988918                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.itb.walker 257.192780385667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 394276.532331227208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 536954.227250175900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.dtb.walker 3472.102535206502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.itb.walker 3150.611559724418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2861269.681790543254                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         4803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data        38732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.dtb.walker           37                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.itb.walker           36                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst         4453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data         8545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.dtb.walker           31                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.itb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         6132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data         8355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.dtb.walker           54                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.itb.walker           49                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        44516                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    158960000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data   1496188000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.dtb.walker      1459500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.itb.walker      1535500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    146097250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data    292475250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.dtb.walker      1056750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.itb.walker       143750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    200138000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data    284714750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.dtb.walker      2289500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.itb.walker      2148750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21661076962250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     33095.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     38629.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.dtb.walker     39445.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.itb.walker     42652.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     32808.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     34227.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.dtb.walker     34088.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.itb.walker     35937.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32638.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     34077.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.dtb.walker     42398.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.itb.walker     43852.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 486590820.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            207981060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            110540760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           252042000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          117220320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     78572504400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53306257500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     337328089920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       469894635960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        472.084015                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 876416307999                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33237100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85708892001                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            210722820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            111990450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           255119340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          115069680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     78572504400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      54176837880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     336594580320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       470036824890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        472.226867                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 874499382000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33237100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  87625818000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2046585334500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2059                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2059                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19906                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19906                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         6968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side        36618                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total        36618                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   43930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         3886                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4230                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side      1162088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total      1162088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1166318                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               307000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18738000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5478000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy             6195500                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy            94381325                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
