lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fmul_32ns_32ns_32_3_max_dsp_1
lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fdiv_32ns_32ns_32_9_no_dsp_1
lenet5_fexp_32ns_32ns_32_8_full_dsp_1
lenet5_sparsemux_13_3_32_1_1
lenet5_urem_10ns_4ns_3_14_1
lenet5_mul_13ns_15ns_27_1_1
lenet5_mac_muladd_10ns_3ns_10ns_13_4_1
lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fmul_32ns_32ns_32_3_max_dsp_1
lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W
lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W
CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3
CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL
CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3
CONVOLUTION_LAYER_1
lenet5
