--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Instruccion_top.twx Instruccion_top.ncd -o
Instruccion_top.twr Instruccion_top.pcf -ucf Instruccion_top.ucf

Design file:              Instruccion_top.ncd
Physical constraint file: Instruccion_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
A<0>        |    0.556(R)|      FAST  |    1.008(R)|      SLOW  |clk_BUFGP         |   0.000|
A<1>        |    0.882(R)|      FAST  |    0.792(R)|      SLOW  |clk_BUFGP         |   0.000|
A<2>        |   -0.356(R)|      FAST  |    2.237(R)|      SLOW  |clk_BUFGP         |   0.000|
A<3>        |    0.030(R)|      FAST  |    1.623(R)|      SLOW  |clk_BUFGP         |   0.000|
A<4>        |    1.340(R)|      FAST  |    0.036(R)|      SLOW  |clk_BUFGP         |   0.000|
A<5>        |    0.172(R)|      FAST  |    1.664(R)|      SLOW  |clk_BUFGP         |   0.000|
A<6>        |    0.148(R)|      FAST  |    1.538(R)|      SLOW  |clk_BUFGP         |   0.000|
A<7>        |   -0.197(R)|      FAST  |    1.961(R)|      SLOW  |clk_BUFGP         |   0.000|
B<0>        |    0.127(R)|      FAST  |    1.524(R)|      SLOW  |clk_BUFGP         |   0.000|
B<1>        |   -0.049(R)|      FAST  |    1.752(R)|      SLOW  |clk_BUFGP         |   0.000|
B<2>        |   -0.338(R)|      FAST  |    2.222(R)|      SLOW  |clk_BUFGP         |   0.000|
B<3>        |   -0.438(R)|      FAST  |    2.376(R)|      SLOW  |clk_BUFGP         |   0.000|
B<4>        |   -0.600(R)|      FAST  |    2.487(R)|      SLOW  |clk_BUFGP         |   0.000|
B<5>        |   -0.199(R)|      FAST  |    1.988(R)|      SLOW  |clk_BUFGP         |   0.000|
B<6>        |   -0.520(R)|      FAST  |    2.349(R)|      SLOW  |clk_BUFGP         |   0.000|
B<7>        |   -0.180(R)|      FAST  |    1.987(R)|      SLOW  |clk_BUFGP         |   0.000|
S<0>        |    0.749(R)|      FAST  |    1.518(R)|      SLOW  |clk_BUFGP         |   0.000|
S<1>        |    0.626(R)|      FAST  |    1.835(R)|      SLOW  |clk_BUFGP         |   0.000|
S<2>        |    0.807(R)|      FAST  |    1.461(R)|      SLOW  |clk_BUFGP         |   0.000|
clr         |   -0.088(R)|      FAST  |    2.098(R)|      SLOW  |clk_BUFGP         |   0.000|
inicio      |   -0.343(R)|      FAST  |    2.258(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
F<0>        |         9.131(R)|      SLOW  |         3.322(R)|      FAST  |clk_BUFGP         |   0.000|
F<1>        |         9.115(R)|      SLOW  |         3.321(R)|      FAST  |clk_BUFGP         |   0.000|
F<2>        |         9.339(R)|      SLOW  |         3.457(R)|      FAST  |clk_BUFGP         |   0.000|
F<3>        |         9.098(R)|      SLOW  |         3.327(R)|      FAST  |clk_BUFGP         |   0.000|
F<4>        |         9.122(R)|      SLOW  |         3.340(R)|      FAST  |clk_BUFGP         |   0.000|
F<5>        |         9.439(R)|      SLOW  |         3.505(R)|      FAST  |clk_BUFGP         |   0.000|
F<6>        |         9.249(R)|      SLOW  |         3.434(R)|      FAST  |clk_BUFGP         |   0.000|
F<7>        |         9.446(R)|      SLOW  |         3.511(R)|      FAST  |clk_BUFGP         |   0.000|
Z           |        12.338(R)|      SLOW  |         3.885(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.232|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
S<0>           |Z              |   10.286|
S<1>           |Z              |    9.695|
S<2>           |Z              |   10.199|
---------------+---------------+---------+


Analysis completed Tue Nov 15 18:40:40 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4998 MB



