Andrew W. Appel , Lal George, Optimal spilling for CISC machines with few registers, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, p.243-253, June 2001, Snowbird, Utah, USA[doi>10.1145/378795.378854]
ARM. 1998. Document no. arm ddi 0084d, ARM Ltd. ARM7TDMI-S data sheet.
Oren Avissar , Rajeev Barua , Dave Stewart, An optimal memory allocation scheme for scratch-pad-based embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.1 n.1, p.6-26, November 2002[doi>10.1145/581888.581891]
Berry, M., Chen, D., Koss, P., Kuck, D., Lo, S., Pang, Y., Pointer, L., Roloff, R., Sameh, A., Clementi, E., Chin, S., Schneider, D., Fox, G., Messina, P., Walker, D., Hsiung, C., Schwarzmeier, J., Lue, K., Orszag, S., Seidl, F., Johnson, O., and Goodrum, R. 1988. The perfect club benchmarks: Effective performance evaluation of supercomputers. Int. J. Supercomput. Appl. 3, 5--40.
Benoit Boissinot , Alain Darte , Fabrice Rastello , Benoit Dupont de Dinechin , Christophe Guillon, Revisiting Out-of-SSA Translation for Correctness, Code Quality and Efficiency, Proceedings of the 7th annual IEEE/ACM International Symposium on Code Generation and Optimization, p.114-125, March 22-25, 2009[doi>10.1109/CGO.2009.19]
Bouchez, F., Darte, A., Guillon, C., and Rastello, F. 2006a. Register allocation: What does the np-completeness proof of Chaitin et al. really prove&quest; In Proceedings of the Annual Workshop on Duplicating, Deconstructing and Debugging (WDDD'06).
Florent Bouchez , Alain Darte , Christophe Guillon , Fabrice Rastello, Register allocation: what does the NP-completeness proof of Chaitin et al. really prove? or revisiting register allocation: why and how, Proceedings of the 19th international conference on Languages and compilers for parallel computing, November 02-04, 2006, New Orleans, LA, USA
Florent Bouchez , Alain Darte , Fabrice Rastello, On the Complexity of Register Coalescing, Proceedings of the International Symposium on Code Generation and Optimization, p.102-114, March 11-14, 2007[doi>10.1109/CGO.2007.26]
Florent Bouchez , Alain Darte , Fabrice Rastello, Advanced conservative and optimistic register coalescing, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450095.1450119]
Matthias Braun , Sebastian Hack, Register Spilling and Live-Range Splitting for SSA-Form Programs, Proceedings of the 18th International Conference on Compiler Construction: Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2009, p.174-189, March 22-29, 2009, York, UK[doi>10.1007/978-3-642-00722-4_13]
P. Brisk , F. Dabiri , R. Jafari , M. Sarrafzadeh, Optimal register sharing for high-level synthesis of SSA form programs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.5, p.772-779, November 2006[doi>10.1109/TCAD.2006.870409]
Burns, M., Prier, G., Mirkovic, J., and Reiher, P. 2003. Implementing address assurance in the intel ixp. Western Network Processors Conference.
Lin Chen, Optimal parallel time bounds for the maximum clique problem on intervals, Information Processing Letters, v.42 n.4, p.197-201, June 19, 1992[doi>10.1016/0020-0190(92)90239-R]
Boubacar Diouf , Ozcan Ozturk , Albert Cohen, Optimizing local memory allocation and assignment through a decoupled approach, Proceedings of the 22nd international conference on Languages and Compilers for Parallel Computing, p.408-415, October 08-10, 2009, Newark, DE[doi>10.1007/978-3-642-13374-9_29]
Angel Dominguez , Nghi Nguyen , Rajeev K. Barua, Recursive function data allocation to scratch-pad memory, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289897]
Janet Fabri, Automatic storage optimization, Proceedings of the 1979 SIGPLAN symposium on Compiler construction, p.83-91, August 06-10, 1979, Denver, Colorado, USA[doi>10.1145/800229.806957]
Martin Charles Golumbic, Algorithmic Graph Theory and Perfect Graphs (Annals of Discrete Mathematics, Vol 57), North-Holland Publishing Co., Amsterdam, The Netherlands, 2004
Hack, S., Grund, D., and Goos, G. 2005. Towards register allocation for programs in ssa-form. Tech. rep. 2005-27, Universität Karlsruhe.
Sebastian Hack , Daniel Grund , Gerhard Goos, Register allocation for programs in SSA-Form, Proceedings of the 15th international conference on Compiler Construction, March 30-31, 2006, Vienna, Austria[doi>10.1007/11688839_20]
Instruments, T. 1997. TMS370Cx7x 8-Bit Microcontroller. Texas Instruments.
Ilya Issenin , Erik Brockmeyer , Miguel Miranda , Nikil Dutt, DRDU: A data reuse analysis technique for efficient scratch-pad memory management, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.2, p.15-es, April 2007[doi>10.1145/1230800.1230807]
J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
M. Kandemir , J. Ramanujam , J. Irwin , N. Vijaykrishnan , I. Kadayif , A. Parikh, Dynamic management of scratch-pad memory space, Proceedings of the 38th annual Design Automation Conference, p.690-695, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379049]
Lee, C. G. 1998. UTDSP benchmarks. http://www.eecg.toronto.edu/~corinna/DSP/infrastructure/UTDSP.html
Jonathan K. Lee , Jens Palsberg , Fernando Magno Quintão Pereira, Aliased register allocation for straight-line programs is NP-complete, Theoretical Computer Science, v.407 n.1-3, p.258-273, November, 2008[doi>10.1016/j.tcs.2008.05.025]
Lian Li , Hui Feng , Jingling Xue, Compiler-directed scratchpad memory management via graph coloring, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.3, p.1-17, September 2009[doi>10.1145/1582710.1582711]
Lian Li , Lin Gao , Jingling Xue, Memory Coloring: A Compiler Approach for Scratchpad Memory Management, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.329-338, September 17-21, 2005[doi>10.1109/PACT.2005.27]
Lian Li , Jingling Xue , Jens Knoop, Scratchpad memory allocation for data aggregates via interval coloring in superperfect graphs, ACM Transactions on Embedded Computing Systems (TECS), v.10 n.2, p.1-42, December 2010[doi>10.1145/1880050.1880064]
Motorola. 1998. M-CORE: MMC2001 Reference Manual. Motorola Corporation.
NVIDIA. 2008. NVIDIA unified architecture GeForce 8800 GT. http://www.nvidia.com/page/geforce8.html.
Fernando Magno Pereira , Jens Palsberg, SSA Elimination after Register Allocation, Proceedings of the 18th International Conference on Compiler Construction: Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2009, p.158-173, March 22-29, 2009, York, UK[doi>10.1007/978-3-642-00722-4_12]
Fernando Magno Quintão Pereira , Jens Palsberg, Register allocation via coloring of chordal graphs, Proceedings of the Third Asian conference on Programming Languages and Systems, November 02-05, 2005, Tsukuba, Japan[doi>10.1007/11575467_21]
Fernando Magno Quintão Pereira , Jens Palsberg, Register allocation by puzzle solving, ACM SIGPLAN Notices, v.43 n.6, June 2008[doi>10.1145/1379022.1375609]
Pouchet, L. N. 2012. Polybench/c, the polyhedral benchmark suite. http://www.cse.ohio-state.edu/~pouchet/software/polybench/
Anita Saha , Madhumangal Pal , Tapan K. Pal, Selection of programme slots of television channels for giving advertisement: A graph theoretic approach, Information Sciences: an International Journal, v.177 n.12, p.2480-2492, June, 2007[doi>10.1016/j.ins.2007.01.015]
Vivek Sarkar , Rajkishore Barik, Extended linear scan: an alternate foundation for global register allocation, Proceedings of the 16th international conference on Compiler construction, March 26-30, 2007, Braga, Portugal
Jan Sjödin , Carl von Platen, Storage allocation for embedded processors, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502221]
S. Steinke , L. Wehmeyer , B. Lee , P. Marwedel, Assigning Program and Data Objects to Scratchpad for Energy Reduction, Proceedings of the conference on Design, automation and test in Europe, p.409, March 04-08, 2002
Sumesh Udayakumaran , Rajeev Barua, Compiler-decided dynamic memory allocation for scratch-pad based embedded systems, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951747]
Sumesh Udayakumaran , Angel Dominguez , Rajeev Barua, Dynamic allocation for scratch-pad memory using compile-time decisions, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.472-511, May 2006[doi>10.1145/1151074.1151085]
