
projet vf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001aaa8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002550  0801ac38  0801ac38  0002ac38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d188  0801d188  00030308  2**0
                  CONTENTS
  4 .ARM          00000008  0801d188  0801d188  0002d188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d190  0801d190  00030308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d190  0801d190  0002d190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801d194  0801d194  0002d194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000308  20000000  0801d198  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000238c  20000308  0801d4a0  00030308  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002694  0801d4a0  00032694  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030308  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030338  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002cacc  00000000  00000000  0003037b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006260  00000000  00000000  0005ce47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002310  00000000  00000000  000630a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001af4  00000000  00000000  000653b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00009501  00000000  00000000  00066eac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00030377  00000000  00000000  000703ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8bc7  00000000  00000000  000a0724  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000ae34  00000000  00000000  001892ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00194120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000308 	.word	0x20000308
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801ac20 	.word	0x0801ac20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000030c 	.word	0x2000030c
 80001cc:	0801ac20 	.word	0x0801ac20

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ff6:	463b      	mov	r3, r7
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
 8001002:	611a      	str	r2, [r3, #16]
 8001004:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001006:	4b38      	ldr	r3, [pc, #224]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001008:	4a38      	ldr	r2, [pc, #224]	; (80010ec <MX_ADC1_Init+0xfc>)
 800100a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800100c:	4b36      	ldr	r3, [pc, #216]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800100e:	2200      	movs	r2, #0
 8001010:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001012:	4b35      	ldr	r3, [pc, #212]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001014:	2200      	movs	r2, #0
 8001016:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001018:	4b33      	ldr	r3, [pc, #204]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800101a:	2200      	movs	r2, #0
 800101c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800101e:	4b32      	ldr	r3, [pc, #200]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001020:	2201      	movs	r2, #1
 8001022:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001024:	4b30      	ldr	r3, [pc, #192]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001026:	2204      	movs	r2, #4
 8001028:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800102a:	4b2f      	ldr	r3, [pc, #188]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800102c:	2200      	movs	r2, #0
 800102e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001030:	4b2d      	ldr	r3, [pc, #180]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001032:	2201      	movs	r2, #1
 8001034:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8001036:	4b2c      	ldr	r3, [pc, #176]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001038:	2203      	movs	r2, #3
 800103a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800103c:	4b2a      	ldr	r3, [pc, #168]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800103e:	2200      	movs	r2, #0
 8001040:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8001044:	4b28      	ldr	r3, [pc, #160]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001046:	f44f 62d8 	mov.w	r2, #1728	; 0x6c0
 800104a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800104c:	4b26      	ldr	r3, [pc, #152]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800104e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001052:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001054:	4b24      	ldr	r3, [pc, #144]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001056:	2200      	movs	r2, #0
 8001058:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800105c:	4b22      	ldr	r3, [pc, #136]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800105e:	2200      	movs	r2, #0
 8001060:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001062:	4b21      	ldr	r3, [pc, #132]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001064:	2200      	movs	r2, #0
 8001066:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800106a:	481f      	ldr	r0, [pc, #124]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800106c:	f005 fafc 	bl	8006668 <HAL_ADC_Init>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001076:	f000 fd10 	bl	8001a9a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800107a:	4b1d      	ldr	r3, [pc, #116]	; (80010f0 <MX_ADC1_Init+0x100>)
 800107c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800107e:	2306      	movs	r3, #6
 8001080:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001082:	2307      	movs	r3, #7
 8001084:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001086:	237f      	movs	r3, #127	; 0x7f
 8001088:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800108a:	2304      	movs	r3, #4
 800108c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800108e:	2300      	movs	r3, #0
 8001090:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001092:	463b      	mov	r3, r7
 8001094:	4619      	mov	r1, r3
 8001096:	4814      	ldr	r0, [pc, #80]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001098:	f005 fe7e 	bl	8006d98 <HAL_ADC_ConfigChannel>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80010a2:	f000 fcfa 	bl	8001a9a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80010a6:	4b13      	ldr	r3, [pc, #76]	; (80010f4 <MX_ADC1_Init+0x104>)
 80010a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80010aa:	230c      	movs	r3, #12
 80010ac:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ae:	463b      	mov	r3, r7
 80010b0:	4619      	mov	r1, r3
 80010b2:	480d      	ldr	r0, [pc, #52]	; (80010e8 <MX_ADC1_Init+0xf8>)
 80010b4:	f005 fe70 	bl	8006d98 <HAL_ADC_ConfigChannel>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80010be:	f000 fcec 	bl	8001a9a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80010c2:	4b0d      	ldr	r3, [pc, #52]	; (80010f8 <MX_ADC1_Init+0x108>)
 80010c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80010c6:	2312      	movs	r3, #18
 80010c8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ca:	463b      	mov	r3, r7
 80010cc:	4619      	mov	r1, r3
 80010ce:	4806      	ldr	r0, [pc, #24]	; (80010e8 <MX_ADC1_Init+0xf8>)
 80010d0:	f005 fe62 	bl	8006d98 <HAL_ADC_ConfigChannel>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80010da:	f000 fcde 	bl	8001a9a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010de:	bf00      	nop
 80010e0:	3718      	adds	r7, #24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20000324 	.word	0x20000324
 80010ec:	50040000 	.word	0x50040000
 80010f0:	80000001 	.word	0x80000001
 80010f4:	c7520000 	.word	0xc7520000
 80010f8:	25b00200 	.word	0x25b00200

080010fc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08a      	sub	sp, #40	; 0x28
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
 8001112:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a2f      	ldr	r2, [pc, #188]	; (80011d8 <HAL_ADC_MspInit+0xdc>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d157      	bne.n	80011ce <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800111e:	4b2f      	ldr	r3, [pc, #188]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001122:	4a2e      	ldr	r2, [pc, #184]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 8001124:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001128:	64d3      	str	r3, [r2, #76]	; 0x4c
 800112a:	4b2c      	ldr	r3, [pc, #176]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800112e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001132:	613b      	str	r3, [r7, #16]
 8001134:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001136:	4b29      	ldr	r3, [pc, #164]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800113a:	4a28      	ldr	r2, [pc, #160]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001142:	4b26      	ldr	r3, [pc, #152]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 8001144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800114e:	2310      	movs	r3, #16
 8001150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001152:	230b      	movs	r3, #11
 8001154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115a:	f107 0314 	add.w	r3, r7, #20
 800115e:	4619      	mov	r1, r3
 8001160:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001164:	f006 feda 	bl	8007f1c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001168:	4b1d      	ldr	r3, [pc, #116]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 800116a:	4a1e      	ldr	r2, [pc, #120]	; (80011e4 <HAL_ADC_MspInit+0xe8>)
 800116c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800116e:	4b1c      	ldr	r3, [pc, #112]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001170:	2200      	movs	r2, #0
 8001172:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001174:	4b1a      	ldr	r3, [pc, #104]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800117a:	4b19      	ldr	r3, [pc, #100]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 800117c:	2200      	movs	r2, #0
 800117e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001180:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001182:	2280      	movs	r2, #128	; 0x80
 8001184:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001186:	4b16      	ldr	r3, [pc, #88]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001188:	f44f 7280 	mov.w	r2, #256	; 0x100
 800118c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800118e:	4b14      	ldr	r3, [pc, #80]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001190:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001194:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001196:	4b12      	ldr	r3, [pc, #72]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001198:	2200      	movs	r2, #0
 800119a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800119c:	4b10      	ldr	r3, [pc, #64]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 800119e:	2200      	movs	r2, #0
 80011a0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011a2:	480f      	ldr	r0, [pc, #60]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 80011a4:	f006 fc38 	bl	8007a18 <HAL_DMA_Init>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 80011ae:	f000 fc74 	bl	8001a9a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a0a      	ldr	r2, [pc, #40]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 80011b6:	64da      	str	r2, [r3, #76]	; 0x4c
 80011b8:	4a09      	ldr	r2, [pc, #36]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80011be:	2200      	movs	r2, #0
 80011c0:	2100      	movs	r1, #0
 80011c2:	2012      	movs	r0, #18
 80011c4:	f006 fbf1 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80011c8:	2012      	movs	r0, #18
 80011ca:	f006 fc0a 	bl	80079e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011ce:	bf00      	nop
 80011d0:	3728      	adds	r7, #40	; 0x28
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	50040000 	.word	0x50040000
 80011dc:	40021000 	.word	0x40021000
 80011e0:	20000388 	.word	0x20000388
 80011e4:	40020008 	.word	0x40020008

080011e8 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80011e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]

	if(hadc->Instance==ADC1){
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a54      	ldr	r2, [pc, #336]	; (8001348 <HAL_ADC_ConvCpltCallback+0x160>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	f040 8091 	bne.w	8001320 <HAL_ADC_ConvCpltCallback+0x138>
		vrefint=(float) ((4095.0*1.212)/rawdata[0]);
 80011fe:	4b53      	ldr	r3, [pc, #332]	; (800134c <HAL_ADC_ConvCpltCallback+0x164>)
 8001200:	881b      	ldrh	r3, [r3, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff f98e 	bl	8000524 <__aeabi_i2d>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	a14a      	add	r1, pc, #296	; (adr r1, 8001338 <HAL_ADC_ConvCpltCallback+0x150>)
 800120e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001212:	f7ff fb1b 	bl	800084c <__aeabi_ddiv>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4610      	mov	r0, r2
 800121c:	4619      	mov	r1, r3
 800121e:	f7ff fce3 	bl	8000be8 <__aeabi_d2f>
 8001222:	4603      	mov	r3, r0
 8001224:	4a4a      	ldr	r2, [pc, #296]	; (8001350 <HAL_ADC_ConvCpltCallback+0x168>)
 8001226:	6013      	str	r3, [r2, #0]
//		vtemp=(float) ((vrefint*rawdata[1])/4095.0);
		temp=(float) (((100.0)/(tscal2-tscal1))*(rawdata[1]*(vrefint/3.0)-tscal1))+30.0;
 8001228:	4b4a      	ldr	r3, [pc, #296]	; (8001354 <HAL_ADC_ConvCpltCallback+0x16c>)
 800122a:	ed93 7a00 	vldr	s14, [r3]
 800122e:	4b4a      	ldr	r3, [pc, #296]	; (8001358 <HAL_ADC_ConvCpltCallback+0x170>)
 8001230:	edd3 7a00 	vldr	s15, [r3]
 8001234:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001238:	ee17 0a90 	vmov	r0, s15
 800123c:	f7ff f984 	bl	8000548 <__aeabi_f2d>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	f04f 0000 	mov.w	r0, #0
 8001248:	4944      	ldr	r1, [pc, #272]	; (800135c <HAL_ADC_ConvCpltCallback+0x174>)
 800124a:	f7ff faff 	bl	800084c <__aeabi_ddiv>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	4690      	mov	r8, r2
 8001254:	4699      	mov	r9, r3
 8001256:	4b3d      	ldr	r3, [pc, #244]	; (800134c <HAL_ADC_ConvCpltCallback+0x164>)
 8001258:	885b      	ldrh	r3, [r3, #2]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff f962 	bl	8000524 <__aeabi_i2d>
 8001260:	4604      	mov	r4, r0
 8001262:	460d      	mov	r5, r1
 8001264:	4b3a      	ldr	r3, [pc, #232]	; (8001350 <HAL_ADC_ConvCpltCallback+0x168>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f96d 	bl	8000548 <__aeabi_f2d>
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	4b3b      	ldr	r3, [pc, #236]	; (8001360 <HAL_ADC_ConvCpltCallback+0x178>)
 8001274:	f7ff faea 	bl	800084c <__aeabi_ddiv>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4620      	mov	r0, r4
 800127e:	4629      	mov	r1, r5
 8001280:	f7ff f9ba 	bl	80005f8 <__aeabi_dmul>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	4614      	mov	r4, r2
 800128a:	461d      	mov	r5, r3
 800128c:	4b32      	ldr	r3, [pc, #200]	; (8001358 <HAL_ADC_ConvCpltCallback+0x170>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff f959 	bl	8000548 <__aeabi_f2d>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4620      	mov	r0, r4
 800129c:	4629      	mov	r1, r5
 800129e:	f7fe fff3 	bl	8000288 <__aeabi_dsub>
 80012a2:	4602      	mov	r2, r0
 80012a4:	460b      	mov	r3, r1
 80012a6:	4640      	mov	r0, r8
 80012a8:	4649      	mov	r1, r9
 80012aa:	f7ff f9a5 	bl	80005f8 <__aeabi_dmul>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4610      	mov	r0, r2
 80012b4:	4619      	mov	r1, r3
 80012b6:	f7ff fc97 	bl	8000be8 <__aeabi_d2f>
 80012ba:	ee07 0a10 	vmov	s14, r0
 80012be:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 80012c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012c6:	4b27      	ldr	r3, [pc, #156]	; (8001364 <HAL_ADC_ConvCpltCallback+0x17c>)
 80012c8:	edc3 7a00 	vstr	s15, [r3]
		vbat=(float) 2*(rawdata[2]/4095.0)*vrefint;
 80012cc:	4b1f      	ldr	r3, [pc, #124]	; (800134c <HAL_ADC_ConvCpltCallback+0x164>)
 80012ce:	889b      	ldrh	r3, [r3, #4]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f927 	bl	8000524 <__aeabi_i2d>
 80012d6:	a31a      	add	r3, pc, #104	; (adr r3, 8001340 <HAL_ADC_ConvCpltCallback+0x158>)
 80012d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012dc:	f7ff fab6 	bl	800084c <__aeabi_ddiv>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	4610      	mov	r0, r2
 80012e6:	4619      	mov	r1, r3
 80012e8:	4602      	mov	r2, r0
 80012ea:	460b      	mov	r3, r1
 80012ec:	f7fe ffce 	bl	800028c <__adddf3>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4614      	mov	r4, r2
 80012f6:	461d      	mov	r5, r3
 80012f8:	4b15      	ldr	r3, [pc, #84]	; (8001350 <HAL_ADC_ConvCpltCallback+0x168>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff f923 	bl	8000548 <__aeabi_f2d>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	4620      	mov	r0, r4
 8001308:	4629      	mov	r1, r5
 800130a:	f7ff f975 	bl	80005f8 <__aeabi_dmul>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	4610      	mov	r0, r2
 8001314:	4619      	mov	r1, r3
 8001316:	f7ff fc67 	bl	8000be8 <__aeabi_d2f>
 800131a:	4603      	mov	r3, r0
 800131c:	4a12      	ldr	r2, [pc, #72]	; (8001368 <HAL_ADC_ConvCpltCallback+0x180>)
 800131e:	6013      	str	r3, [r2, #0]

	}
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 8001320:	2203      	movs	r2, #3
 8001322:	490a      	ldr	r1, [pc, #40]	; (800134c <HAL_ADC_ConvCpltCallback+0x164>)
 8001324:	4811      	ldr	r0, [pc, #68]	; (800136c <HAL_ADC_ConvCpltCallback+0x184>)
 8001326:	f005 fae1 	bl	80068ec <HAL_ADC_Start_DMA>



}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001334:	f3af 8000 	nop.w
 8001338:	d70a3d70 	.word	0xd70a3d70
 800133c:	40b36323 	.word	0x40b36323
 8001340:	00000000 	.word	0x00000000
 8001344:	40affe00 	.word	0x40affe00
 8001348:	50040000 	.word	0x50040000
 800134c:	20000730 	.word	0x20000730
 8001350:	2000073c 	.word	0x2000073c
 8001354:	20000000 	.word	0x20000000
 8001358:	20000004 	.word	0x20000004
 800135c:	40590000 	.word	0x40590000
 8001360:	40080000 	.word	0x40080000
 8001364:	20000738 	.word	0x20000738
 8001368:	20000740 	.word	0x20000740
 800136c:	20000324 	.word	0x20000324

08001370 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001376:	4b1e      	ldr	r3, [pc, #120]	; (80013f0 <MX_DMA_Init+0x80>)
 8001378:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800137a:	4a1d      	ldr	r2, [pc, #116]	; (80013f0 <MX_DMA_Init+0x80>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6493      	str	r3, [r2, #72]	; 0x48
 8001382:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <MX_DMA_Init+0x80>)
 8001384:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800138e:	4b18      	ldr	r3, [pc, #96]	; (80013f0 <MX_DMA_Init+0x80>)
 8001390:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001392:	4a17      	ldr	r2, [pc, #92]	; (80013f0 <MX_DMA_Init+0x80>)
 8001394:	f043 0302 	orr.w	r3, r3, #2
 8001398:	6493      	str	r3, [r2, #72]	; 0x48
 800139a:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <MX_DMA_Init+0x80>)
 800139c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	603b      	str	r3, [r7, #0]
 80013a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80013a6:	2200      	movs	r2, #0
 80013a8:	2100      	movs	r1, #0
 80013aa:	200b      	movs	r0, #11
 80013ac:	f006 fafd 	bl	80079aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80013b0:	200b      	movs	r0, #11
 80013b2:	f006 fb16 	bl	80079e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2100      	movs	r1, #0
 80013ba:	200c      	movs	r0, #12
 80013bc:	f006 faf5 	bl	80079aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80013c0:	200c      	movs	r0, #12
 80013c2:	f006 fb0e 	bl	80079e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2100      	movs	r1, #0
 80013ca:	200d      	movs	r0, #13
 80013cc:	f006 faed 	bl	80079aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80013d0:	200d      	movs	r0, #13
 80013d2:	f006 fb06 	bl	80079e2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 0, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2100      	movs	r1, #0
 80013da:	2045      	movs	r0, #69	; 0x45
 80013dc:	f006 fae5 	bl	80079aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 80013e0:	2045      	movs	r0, #69	; 0x45
 80013e2:	f006 fafe 	bl	80079e2 <HAL_NVIC_EnableIRQ>

}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40021000 	.word	0x40021000

080013f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b088      	sub	sp, #32
 80013f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fa:	f107 030c 	add.w	r3, r7, #12
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
 8001408:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800140a:	4b38      	ldr	r3, [pc, #224]	; (80014ec <MX_GPIO_Init+0xf8>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140e:	4a37      	ldr	r2, [pc, #220]	; (80014ec <MX_GPIO_Init+0xf8>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001416:	4b35      	ldr	r3, [pc, #212]	; (80014ec <MX_GPIO_Init+0xf8>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	60bb      	str	r3, [r7, #8]
 8001420:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001422:	4b32      	ldr	r3, [pc, #200]	; (80014ec <MX_GPIO_Init+0xf8>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001426:	4a31      	ldr	r2, [pc, #196]	; (80014ec <MX_GPIO_Init+0xf8>)
 8001428:	f043 0302 	orr.w	r3, r3, #2
 800142c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800142e:	4b2f      	ldr	r3, [pc, #188]	; (80014ec <MX_GPIO_Init+0xf8>)
 8001430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	607b      	str	r3, [r7, #4]
 8001438:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	2102      	movs	r1, #2
 800143e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001442:	f006 feed 	bl	8008220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_RESET);
 8001446:	2200      	movs	r2, #0
 8001448:	2101      	movs	r1, #1
 800144a:	4829      	ldr	r0, [pc, #164]	; (80014f0 <MX_GPIO_Init+0xfc>)
 800144c:	f006 fee8 	bl	8008220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001450:	2302      	movs	r3, #2
 8001452:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001454:	2301      	movs	r3, #1
 8001456:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145c:	2300      	movs	r3, #0
 800145e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	4619      	mov	r1, r3
 8001466:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800146a:	f006 fd57 	bl	8007f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 800146e:	2301      	movs	r3, #1
 8001470:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001472:	2301      	movs	r3, #1
 8001474:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147a:	2300      	movs	r3, #0
 800147c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 800147e:	f107 030c 	add.w	r3, r7, #12
 8001482:	4619      	mov	r1, r3
 8001484:	481a      	ldr	r0, [pc, #104]	; (80014f0 <MX_GPIO_Init+0xfc>)
 8001486:	f006 fd49 	bl	8007f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800148a:	2302      	movs	r3, #2
 800148c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800148e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001498:	f107 030c 	add.w	r3, r7, #12
 800149c:	4619      	mov	r1, r3
 800149e:	4814      	ldr	r0, [pc, #80]	; (80014f0 <MX_GPIO_Init+0xfc>)
 80014a0:	f006 fd3c 	bl	8007f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80014a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80014aa:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80014ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b4:	f107 030c 	add.w	r3, r7, #12
 80014b8:	4619      	mov	r1, r3
 80014ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014be:	f006 fd2d 	bl	8007f1c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2101      	movs	r1, #1
 80014c6:	2007      	movs	r0, #7
 80014c8:	f006 fa6f 	bl	80079aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80014cc:	2007      	movs	r0, #7
 80014ce:	f006 fa88 	bl	80079e2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2102      	movs	r1, #2
 80014d6:	2017      	movs	r0, #23
 80014d8:	f006 fa67 	bl	80079aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80014dc:	2017      	movs	r0, #23
 80014de:	f006 fa80 	bl	80079e2 <HAL_NVIC_EnableIRQ>

}
 80014e2:	bf00      	nop
 80014e4:	3720      	adds	r7, #32
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40021000 	.word	0x40021000
 80014f0:	48000400 	.word	0x48000400

080014f4 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014f8:	4b1b      	ldr	r3, [pc, #108]	; (8001568 <MX_I2C1_Init+0x74>)
 80014fa:	4a1c      	ldr	r2, [pc, #112]	; (800156c <MX_I2C1_Init+0x78>)
 80014fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00202538;
 80014fe:	4b1a      	ldr	r3, [pc, #104]	; (8001568 <MX_I2C1_Init+0x74>)
 8001500:	4a1b      	ldr	r2, [pc, #108]	; (8001570 <MX_I2C1_Init+0x7c>)
 8001502:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001504:	4b18      	ldr	r3, [pc, #96]	; (8001568 <MX_I2C1_Init+0x74>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800150a:	4b17      	ldr	r3, [pc, #92]	; (8001568 <MX_I2C1_Init+0x74>)
 800150c:	2201      	movs	r2, #1
 800150e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001510:	4b15      	ldr	r3, [pc, #84]	; (8001568 <MX_I2C1_Init+0x74>)
 8001512:	2200      	movs	r2, #0
 8001514:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001516:	4b14      	ldr	r3, [pc, #80]	; (8001568 <MX_I2C1_Init+0x74>)
 8001518:	2200      	movs	r2, #0
 800151a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800151c:	4b12      	ldr	r3, [pc, #72]	; (8001568 <MX_I2C1_Init+0x74>)
 800151e:	2200      	movs	r2, #0
 8001520:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001522:	4b11      	ldr	r3, [pc, #68]	; (8001568 <MX_I2C1_Init+0x74>)
 8001524:	2200      	movs	r2, #0
 8001526:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001528:	4b0f      	ldr	r3, [pc, #60]	; (8001568 <MX_I2C1_Init+0x74>)
 800152a:	2200      	movs	r2, #0
 800152c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800152e:	480e      	ldr	r0, [pc, #56]	; (8001568 <MX_I2C1_Init+0x74>)
 8001530:	f006 fea6 	bl	8008280 <HAL_I2C_Init>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800153a:	f000 faae 	bl	8001a9a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800153e:	2100      	movs	r1, #0
 8001540:	4809      	ldr	r0, [pc, #36]	; (8001568 <MX_I2C1_Init+0x74>)
 8001542:	f007 fab1 	bl	8008aa8 <HAL_I2CEx_ConfigAnalogFilter>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800154c:	f000 faa5 	bl	8001a9a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001550:	2100      	movs	r1, #0
 8001552:	4805      	ldr	r0, [pc, #20]	; (8001568 <MX_I2C1_Init+0x74>)
 8001554:	f007 faf3 	bl	8008b3e <HAL_I2CEx_ConfigDigitalFilter>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800155e:	f000 fa9c 	bl	8001a9a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	200003d0 	.word	0x200003d0
 800156c:	40005400 	.word	0x40005400
 8001570:	00202538 	.word	0x00202538

08001574 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001578:	4b1d      	ldr	r3, [pc, #116]	; (80015f0 <MX_I2C3_Init+0x7c>)
 800157a:	4a1e      	ldr	r2, [pc, #120]	; (80015f4 <MX_I2C3_Init+0x80>)
 800157c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00100618;
 800157e:	4b1c      	ldr	r3, [pc, #112]	; (80015f0 <MX_I2C3_Init+0x7c>)
 8001580:	4a1d      	ldr	r2, [pc, #116]	; (80015f8 <MX_I2C3_Init+0x84>)
 8001582:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001584:	4b1a      	ldr	r3, [pc, #104]	; (80015f0 <MX_I2C3_Init+0x7c>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800158a:	4b19      	ldr	r3, [pc, #100]	; (80015f0 <MX_I2C3_Init+0x7c>)
 800158c:	2201      	movs	r2, #1
 800158e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001590:	4b17      	ldr	r3, [pc, #92]	; (80015f0 <MX_I2C3_Init+0x7c>)
 8001592:	2200      	movs	r2, #0
 8001594:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001596:	4b16      	ldr	r3, [pc, #88]	; (80015f0 <MX_I2C3_Init+0x7c>)
 8001598:	2200      	movs	r2, #0
 800159a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800159c:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <MX_I2C3_Init+0x7c>)
 800159e:	2200      	movs	r2, #0
 80015a0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015a2:	4b13      	ldr	r3, [pc, #76]	; (80015f0 <MX_I2C3_Init+0x7c>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015a8:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <MX_I2C3_Init+0x7c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80015ae:	4810      	ldr	r0, [pc, #64]	; (80015f0 <MX_I2C3_Init+0x7c>)
 80015b0:	f006 fe66 	bl	8008280 <HAL_I2C_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80015ba:	f000 fa6e 	bl	8001a9a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015be:	2100      	movs	r1, #0
 80015c0:	480b      	ldr	r0, [pc, #44]	; (80015f0 <MX_I2C3_Init+0x7c>)
 80015c2:	f007 fa71 	bl	8008aa8 <HAL_I2CEx_ConfigAnalogFilter>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80015cc:	f000 fa65 	bl	8001a9a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80015d0:	2100      	movs	r1, #0
 80015d2:	4807      	ldr	r0, [pc, #28]	; (80015f0 <MX_I2C3_Init+0x7c>)
 80015d4:	f007 fab3 	bl	8008b3e <HAL_I2CEx_ConfigDigitalFilter>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80015de:	f000 fa5c 	bl	8001a9a <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C3);
 80015e2:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80015e6:	f007 faf7 	bl	8008bd8 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000424 	.word	0x20000424
 80015f4:	40005c00 	.word	0x40005c00
 80015f8:	00100618 	.word	0x00100618

080015fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b0a2      	sub	sp, #136	; 0x88
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001604:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001614:	f107 0320 	add.w	r3, r7, #32
 8001618:	2254      	movs	r2, #84	; 0x54
 800161a:	2100      	movs	r1, #0
 800161c:	4618      	mov	r0, r3
 800161e:	f015 f804 	bl	801662a <memset>
  if(i2cHandle->Instance==I2C1)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a50      	ldr	r2, [pc, #320]	; (8001768 <HAL_I2C_MspInit+0x16c>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d13a      	bne.n	80016a2 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800162c:	2340      	movs	r3, #64	; 0x40
 800162e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001630:	2300      	movs	r3, #0
 8001632:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001634:	f107 0320 	add.w	r3, r7, #32
 8001638:	4618      	mov	r0, r3
 800163a:	f009 ff17 	bl	800b46c <HAL_RCCEx_PeriphCLKConfig>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001644:	f000 fa29 	bl	8001a9a <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001648:	4b48      	ldr	r3, [pc, #288]	; (800176c <HAL_I2C_MspInit+0x170>)
 800164a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800164c:	4a47      	ldr	r2, [pc, #284]	; (800176c <HAL_I2C_MspInit+0x170>)
 800164e:	f043 0301 	orr.w	r3, r3, #1
 8001652:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001654:	4b45      	ldr	r3, [pc, #276]	; (800176c <HAL_I2C_MspInit+0x170>)
 8001656:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001658:	f003 0301 	and.w	r3, r3, #1
 800165c:	61fb      	str	r3, [r7, #28]
 800165e:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001660:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001664:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001666:	2312      	movs	r3, #18
 8001668:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166a:	2300      	movs	r3, #0
 800166c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800166e:	2303      	movs	r3, #3
 8001670:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001674:	2304      	movs	r3, #4
 8001676:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800167e:	4619      	mov	r1, r3
 8001680:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001684:	f006 fc4a 	bl	8007f1c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001688:	4b38      	ldr	r3, [pc, #224]	; (800176c <HAL_I2C_MspInit+0x170>)
 800168a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800168c:	4a37      	ldr	r2, [pc, #220]	; (800176c <HAL_I2C_MspInit+0x170>)
 800168e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001692:	6593      	str	r3, [r2, #88]	; 0x58
 8001694:	4b35      	ldr	r3, [pc, #212]	; (800176c <HAL_I2C_MspInit+0x170>)
 8001696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001698:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800169c:	61bb      	str	r3, [r7, #24]
 800169e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80016a0:	e05d      	b.n	800175e <HAL_I2C_MspInit+0x162>
  else if(i2cHandle->Instance==I2C3)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a32      	ldr	r2, [pc, #200]	; (8001770 <HAL_I2C_MspInit+0x174>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d158      	bne.n	800175e <HAL_I2C_MspInit+0x162>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80016ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016b0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_SYSCLK;
 80016b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016b6:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016b8:	f107 0320 	add.w	r3, r7, #32
 80016bc:	4618      	mov	r0, r3
 80016be:	f009 fed5 	bl	800b46c <HAL_RCCEx_PeriphCLKConfig>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 80016c8:	f000 f9e7 	bl	8001a9a <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016cc:	4b27      	ldr	r3, [pc, #156]	; (800176c <HAL_I2C_MspInit+0x170>)
 80016ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d0:	4a26      	ldr	r2, [pc, #152]	; (800176c <HAL_I2C_MspInit+0x170>)
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016d8:	4b24      	ldr	r3, [pc, #144]	; (800176c <HAL_I2C_MspInit+0x170>)
 80016da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016dc:	f003 0301 	and.w	r3, r3, #1
 80016e0:	617b      	str	r3, [r7, #20]
 80016e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e4:	4b21      	ldr	r3, [pc, #132]	; (800176c <HAL_I2C_MspInit+0x170>)
 80016e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e8:	4a20      	ldr	r2, [pc, #128]	; (800176c <HAL_I2C_MspInit+0x170>)
 80016ea:	f043 0302 	orr.w	r3, r3, #2
 80016ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016f0:	4b1e      	ldr	r3, [pc, #120]	; (800176c <HAL_I2C_MspInit+0x170>)
 80016f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	613b      	str	r3, [r7, #16]
 80016fa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016fc:	2380      	movs	r3, #128	; 0x80
 80016fe:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001700:	2312      	movs	r3, #18
 8001702:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001708:	2303      	movs	r3, #3
 800170a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800170e:	2304      	movs	r3, #4
 8001710:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001714:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001718:	4619      	mov	r1, r3
 800171a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800171e:	f006 fbfd 	bl	8007f1c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001722:	2310      	movs	r3, #16
 8001724:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001726:	2312      	movs	r3, #18
 8001728:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172a:	2300      	movs	r3, #0
 800172c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172e:	2303      	movs	r3, #3
 8001730:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001734:	2304      	movs	r3, #4
 8001736:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800173e:	4619      	mov	r1, r3
 8001740:	480c      	ldr	r0, [pc, #48]	; (8001774 <HAL_I2C_MspInit+0x178>)
 8001742:	f006 fbeb 	bl	8007f1c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001746:	4b09      	ldr	r3, [pc, #36]	; (800176c <HAL_I2C_MspInit+0x170>)
 8001748:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800174a:	4a08      	ldr	r2, [pc, #32]	; (800176c <HAL_I2C_MspInit+0x170>)
 800174c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001750:	6593      	str	r3, [r2, #88]	; 0x58
 8001752:	4b06      	ldr	r3, [pc, #24]	; (800176c <HAL_I2C_MspInit+0x170>)
 8001754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001756:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fb      	ldr	r3, [r7, #12]
}
 800175e:	bf00      	nop
 8001760:	3788      	adds	r7, #136	; 0x88
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40005400 	.word	0x40005400
 800176c:	40021000 	.word	0x40021000
 8001770:	40005c00 	.word	0x40005c00
 8001774:	48000400 	.word	0x48000400

08001778 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//lors d'un appuie sur un bouton, le systeme s'interrompt afin d'arriver dans cette fonction redefinie avec en parametre d'entre , le bouton sur lequel l'on a appuiyé
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_8){
 8001782:	88fb      	ldrh	r3, [r7, #6]
 8001784:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001788:	d130      	bne.n	80017ec <HAL_GPIO_EXTI_Callback+0x74>

		if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_8)== GPIO_PIN_RESET){
 800178a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800178e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001792:	f006 fd2d 	bl	80081f0 <HAL_GPIO_ReadPin>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d109      	bne.n	80017b0 <HAL_GPIO_EXTI_Callback+0x38>

					boutonAtime=0;
 800179c:	4b2e      	ldr	r3, [pc, #184]	; (8001858 <HAL_GPIO_EXTI_Callback+0xe0>)
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
					tbtn1=HAL_GetTick();
 80017a2:	f004 fd57 	bl	8006254 <HAL_GetTick>
 80017a6:	4603      	mov	r3, r0
 80017a8:	461a      	mov	r2, r3
 80017aa:	4b2c      	ldr	r3, [pc, #176]	; (800185c <HAL_GPIO_EXTI_Callback+0xe4>)
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	e010      	b.n	80017d2 <HAL_GPIO_EXTI_Callback+0x5a>


				}
				else{
					BTN_A++;
 80017b0:	4b2b      	ldr	r3, [pc, #172]	; (8001860 <HAL_GPIO_EXTI_Callback+0xe8>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	3301      	adds	r3, #1
 80017b6:	4a2a      	ldr	r2, [pc, #168]	; (8001860 <HAL_GPIO_EXTI_Callback+0xe8>)
 80017b8:	6013      	str	r3, [r2, #0]

					boutonAtime=HAL_GetTick()-tbtn1;
 80017ba:	f004 fd4b 	bl	8006254 <HAL_GetTick>
 80017be:	4603      	mov	r3, r0
 80017c0:	4a26      	ldr	r2, [pc, #152]	; (800185c <HAL_GPIO_EXTI_Callback+0xe4>)
 80017c2:	6812      	ldr	r2, [r2, #0]
 80017c4:	1a9b      	subs	r3, r3, r2
 80017c6:	461a      	mov	r2, r3
 80017c8:	4b23      	ldr	r3, [pc, #140]	; (8001858 <HAL_GPIO_EXTI_Callback+0xe0>)
 80017ca:	601a      	str	r2, [r3, #0]
					tbtn1=0;
 80017cc:	4b23      	ldr	r3, [pc, #140]	; (800185c <HAL_GPIO_EXTI_Callback+0xe4>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]


				}

				if(boutonAtime>=400){
 80017d2:	4b21      	ldr	r3, [pc, #132]	; (8001858 <HAL_GPIO_EXTI_Callback+0xe0>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80017da:	db07      	blt.n	80017ec <HAL_GPIO_EXTI_Callback+0x74>
					BTN_A_LONG++;
 80017dc:	4b21      	ldr	r3, [pc, #132]	; (8001864 <HAL_GPIO_EXTI_Callback+0xec>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	3301      	adds	r3, #1
 80017e2:	4a20      	ldr	r2, [pc, #128]	; (8001864 <HAL_GPIO_EXTI_Callback+0xec>)
 80017e4:	6013      	str	r3, [r2, #0]
					BTN_A=0;
 80017e6:	4b1e      	ldr	r3, [pc, #120]	; (8001860 <HAL_GPIO_EXTI_Callback+0xe8>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
				}

	}
	if(GPIO_Pin==GPIO_PIN_1){
 80017ec:	88fb      	ldrh	r3, [r7, #6]
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d12e      	bne.n	8001850 <HAL_GPIO_EXTI_Callback+0xd8>

		if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_1)== GPIO_PIN_RESET){
 80017f2:	2102      	movs	r1, #2
 80017f4:	481c      	ldr	r0, [pc, #112]	; (8001868 <HAL_GPIO_EXTI_Callback+0xf0>)
 80017f6:	f006 fcfb 	bl	80081f0 <HAL_GPIO_ReadPin>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d109      	bne.n	8001814 <HAL_GPIO_EXTI_Callback+0x9c>

			boutonBtime=0;
 8001800:	4b1a      	ldr	r3, [pc, #104]	; (800186c <HAL_GPIO_EXTI_Callback+0xf4>)
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
			tbtn2=HAL_GetTick();
 8001806:	f004 fd25 	bl	8006254 <HAL_GetTick>
 800180a:	4603      	mov	r3, r0
 800180c:	461a      	mov	r2, r3
 800180e:	4b18      	ldr	r3, [pc, #96]	; (8001870 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	e010      	b.n	8001836 <HAL_GPIO_EXTI_Callback+0xbe>


		}
		else{
			BTN_B++;
 8001814:	4b17      	ldr	r3, [pc, #92]	; (8001874 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	3301      	adds	r3, #1
 800181a:	4a16      	ldr	r2, [pc, #88]	; (8001874 <HAL_GPIO_EXTI_Callback+0xfc>)
 800181c:	6013      	str	r3, [r2, #0]

			boutonBtime=HAL_GetTick()-tbtn2;
 800181e:	f004 fd19 	bl	8006254 <HAL_GetTick>
 8001822:	4603      	mov	r3, r0
 8001824:	4a12      	ldr	r2, [pc, #72]	; (8001870 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001826:	6812      	ldr	r2, [r2, #0]
 8001828:	1a9b      	subs	r3, r3, r2
 800182a:	461a      	mov	r2, r3
 800182c:	4b0f      	ldr	r3, [pc, #60]	; (800186c <HAL_GPIO_EXTI_Callback+0xf4>)
 800182e:	601a      	str	r2, [r3, #0]
			tbtn2=0;
 8001830:	4b0f      	ldr	r3, [pc, #60]	; (8001870 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]


		}

		if(boutonBtime>=400){
 8001836:	4b0d      	ldr	r3, [pc, #52]	; (800186c <HAL_GPIO_EXTI_Callback+0xf4>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800183e:	db07      	blt.n	8001850 <HAL_GPIO_EXTI_Callback+0xd8>
			BTN_B_LONG++;
 8001840:	4b0d      	ldr	r3, [pc, #52]	; (8001878 <HAL_GPIO_EXTI_Callback+0x100>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	3301      	adds	r3, #1
 8001846:	4a0c      	ldr	r2, [pc, #48]	; (8001878 <HAL_GPIO_EXTI_Callback+0x100>)
 8001848:	6013      	str	r3, [r2, #0]
			BTN_B=0;
 800184a:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <HAL_GPIO_EXTI_Callback+0xfc>)
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
		}



	}
}
 8001850:	bf00      	nop
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20000b3c 	.word	0x20000b3c
 800185c:	20000b44 	.word	0x20000b44
 8001860:	20000708 	.word	0x20000708
 8001864:	20000b50 	.word	0x20000b50
 8001868:	48000400 	.word	0x48000400
 800186c:	20000b40 	.word	0x20000b40
 8001870:	20000b48 	.word	0x20000b48
 8001874:	2000070c 	.word	0x2000070c
 8001878:	20000b4c 	.word	0x20000b4c

0800187c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001882:	f004 fc7e 	bl	8006182 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001886:	f000 f887 	bl	8001998 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800188a:	f000 f8d8 	bl	8001a3e <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800188e:	f7ff fdb1 	bl	80013f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001892:	f7ff fd6d 	bl	8001370 <MX_DMA_Init>
  MX_I2C3_Init();
 8001896:	f7ff fe6d 	bl	8001574 <MX_I2C3_Init>
  MX_LPUART1_UART_Init();
 800189a:	f004 faaf 	bl	8005dfc <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 800189e:	f7ff fba7 	bl	8000ff0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80018a2:	f003 ffa5 	bl	80057f0 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80018a6:	f012 f991 	bl	8013bcc <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 80018aa:	f7ff fe23 	bl	80014f4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80018ae:	f004 fad1 	bl	8005e54 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80018b2:	f000 fd8d 	bl	80023d0 <MX_SPI1_Init>
  MX_TIM7_Init();
 80018b6:	f004 f81f 	bl	80058f8 <MX_TIM7_Init>
  MX_TIM6_Init();
 80018ba:	f003 ffe7 	bl	800588c <MX_TIM6_Init>
  MX_TIM15_Init();
 80018be:	f004 f853 	bl	8005968 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */



	ssd1306_Init();
 80018c2:	f001 f885 	bl	80029d0 <ssd1306_Init>

	HAL_Delay(100);
 80018c6:	2064      	movs	r0, #100	; 0x64
 80018c8:	f004 fcd0 	bl	800626c <HAL_Delay>
	ssd1306_Fill(Black);
 80018cc:	2000      	movs	r0, #0
 80018ce:	f001 f8e9 	bl	8002aa4 <ssd1306_Fill>

	ssd1306_DrawBitmap(32, 32, startimg, 64, 64, White);
 80018d2:	2301      	movs	r3, #1
 80018d4:	9301      	str	r3, [sp, #4]
 80018d6:	2340      	movs	r3, #64	; 0x40
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	2340      	movs	r3, #64	; 0x40
 80018dc:	4a20      	ldr	r2, [pc, #128]	; (8001960 <main+0xe4>)
 80018de:	2120      	movs	r1, #32
 80018e0:	2020      	movs	r0, #32
 80018e2:	f001 fbb1 	bl	8003048 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 80018e6:	f001 f8f5 	bl	8002ad4 <ssd1306_UpdateScreen>


	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 80018ea:	2203      	movs	r2, #3
 80018ec:	491d      	ldr	r1, [pc, #116]	; (8001964 <main+0xe8>)
 80018ee:	481e      	ldr	r0, [pc, #120]	; (8001968 <main+0xec>)
 80018f0:	f004 fffc 	bl	80068ec <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim2);
 80018f4:	481d      	ldr	r0, [pc, #116]	; (800196c <main+0xf0>)
 80018f6:	f00b f9c3 	bl	800cc80 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim15);
 80018fa:	481d      	ldr	r0, [pc, #116]	; (8001970 <main+0xf4>)
 80018fc:	f00b fa0c 	bl	800cd18 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim6);
 8001900:	481c      	ldr	r0, [pc, #112]	; (8001974 <main+0xf8>)
 8001902:	f00b fa09 	bl	800cd18 <HAL_TIM_Base_Start_IT>

	HAL_UART_Abort(&hlpuart1);
 8001906:	481c      	ldr	r0, [pc, #112]	; (8001978 <main+0xfc>)
 8001908:	f00b fea2 	bl	800d650 <HAL_UART_Abort>
	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);
 800190c:	2240      	movs	r2, #64	; 0x40
 800190e:	491b      	ldr	r1, [pc, #108]	; (800197c <main+0x100>)
 8001910:	4819      	ldr	r0, [pc, #100]	; (8001978 <main+0xfc>)
 8001912:	f00b fe51 	bl	800d5b8 <HAL_UART_Receive_DMA>

	memset(flashread,'1',256);
 8001916:	f44f 7280 	mov.w	r2, #256	; 0x100
 800191a:	2131      	movs	r1, #49	; 0x31
 800191c:	4818      	ldr	r0, [pc, #96]	; (8001980 <main+0x104>)
 800191e:	f014 fe84 	bl	801662a <memset>
	memset(flashwrite,'\0',256);
 8001922:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001926:	2100      	movs	r1, #0
 8001928:	4816      	ldr	r0, [pc, #88]	; (8001984 <main+0x108>)
 800192a:	f014 fe7e 	bl	801662a <memset>
	memset((uint8_t *)bufferscreen ,'\0',50);
 800192e:	2232      	movs	r2, #50	; 0x32
 8001930:	2100      	movs	r1, #0
 8001932:	4815      	ldr	r0, [pc, #84]	; (8001988 <main+0x10c>)
 8001934:	f014 fe79 	bl	801662a <memset>

	SPIF_Init(&hspif1, &hspi1, GPIOB, GPIO_PIN_0);
 8001938:	2301      	movs	r3, #1
 800193a:	4a14      	ldr	r2, [pc, #80]	; (800198c <main+0x110>)
 800193c:	4914      	ldr	r1, [pc, #80]	; (8001990 <main+0x114>)
 800193e:	4815      	ldr	r0, [pc, #84]	; (8001994 <main+0x118>)
 8001940:	f012 f82b 	bl	801399a <SPIF_Init>



	getindex();
 8001944:	f000 ff10 	bl	8002768 <getindex>

	ssd1306_Fill(Black);
 8001948:	2000      	movs	r0, #0
 800194a:	f001 f8ab 	bl	8002aa4 <ssd1306_Fill>

	HAL_Delay(700);
 800194e:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8001952:	f004 fc8b 	bl	800626c <HAL_Delay>
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		statemachine();
 8001956:	f001 fe4b 	bl	80035f0 <statemachine>
		ssd1306_UpdateScreen();
 800195a:	f001 f8bb 	bl	8002ad4 <ssd1306_UpdateScreen>
		statemachine();
 800195e:	e7fa      	b.n	8001956 <main+0xda>
 8001960:	0801af10 	.word	0x0801af10
 8001964:	20000730 	.word	0x20000730
 8001968:	20000324 	.word	0x20000324
 800196c:	200010c4 	.word	0x200010c4
 8001970:	200011a8 	.word	0x200011a8
 8001974:	20001110 	.word	0x20001110
 8001978:	200011f4 	.word	0x200011f4
 800197c:	20000484 	.word	0x20000484
 8001980:	20000844 	.word	0x20000844
 8001984:	20000744 	.word	0x20000744
 8001988:	20000968 	.word	0x20000968
 800198c:	48000400 	.word	0x48000400
 8001990:	20000bc4 	.word	0x20000bc4
 8001994:	20000710 	.word	0x20000710

08001998 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b096      	sub	sp, #88	; 0x58
 800199c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800199e:	f107 0314 	add.w	r3, r7, #20
 80019a2:	2244      	movs	r2, #68	; 0x44
 80019a4:	2100      	movs	r1, #0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f014 fe3f 	bl	801662a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019ac:	463b      	mov	r3, r7
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	605a      	str	r2, [r3, #4]
 80019b4:	609a      	str	r2, [r3, #8]
 80019b6:	60da      	str	r2, [r3, #12]
 80019b8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80019ba:	f44f 7000 	mov.w	r0, #512	; 0x200
 80019be:	f008 feb7 	bl	800a730 <HAL_PWREx_ControlVoltageScaling>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80019c8:	f000 f867 	bl	8001a9a <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80019cc:	2310      	movs	r3, #16
 80019ce:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80019d0:	2301      	movs	r3, #1
 80019d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80019d8:	2360      	movs	r3, #96	; 0x60
 80019da:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019dc:	2302      	movs	r3, #2
 80019de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80019e0:	2301      	movs	r3, #1
 80019e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80019e4:	2301      	movs	r3, #1
 80019e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 80019e8:	2314      	movs	r3, #20
 80019ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80019ec:	2307      	movs	r3, #7
 80019ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80019f0:	2302      	movs	r3, #2
 80019f2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80019f4:	2302      	movs	r3, #2
 80019f6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019f8:	f107 0314 	add.w	r3, r7, #20
 80019fc:	4618      	mov	r0, r3
 80019fe:	f008 fefd 	bl	800a7fc <HAL_RCC_OscConfig>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001a08:	f000 f847 	bl	8001a9a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a0c:	230f      	movs	r3, #15
 8001a0e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a10:	2303      	movs	r3, #3
 8001a12:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a14:	2300      	movs	r3, #0
 8001a16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a18:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001a1c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a22:	463b      	mov	r3, r7
 8001a24:	2102      	movs	r1, #2
 8001a26:	4618      	mov	r0, r3
 8001a28:	f009 fafc 	bl	800b024 <HAL_RCC_ClockConfig>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001a32:	f000 f832 	bl	8001a9a <Error_Handler>
  }
}
 8001a36:	bf00      	nop
 8001a38:	3758      	adds	r7, #88	; 0x58
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b096      	sub	sp, #88	; 0x58
 8001a42:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a44:	1d3b      	adds	r3, r7, #4
 8001a46:	2254      	movs	r2, #84	; 0x54
 8001a48:	2100      	movs	r1, #0
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f014 fded 	bl	801662a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 8001a50:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001a54:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001a56:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001a5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001a5c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001a60:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001a62:	2301      	movs	r3, #1
 8001a64:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001a66:	2301      	movs	r3, #1
 8001a68:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001a6a:	2318      	movs	r3, #24
 8001a6c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001a6e:	2307      	movs	r3, #7
 8001a70:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001a72:	2302      	movs	r3, #2
 8001a74:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001a76:	2302      	movs	r3, #2
 8001a78:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8001a7a:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8001a7e:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a80:	1d3b      	adds	r3, r7, #4
 8001a82:	4618      	mov	r0, r3
 8001a84:	f009 fcf2 	bl	800b46c <HAL_RCCEx_PeriphCLKConfig>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <PeriphCommonClock_Config+0x54>
  {
    Error_Handler();
 8001a8e:	f000 f804 	bl	8001a9a <Error_Handler>
  }
}
 8001a92:	bf00      	nop
 8001a94:	3758      	adds	r7, #88	; 0x58
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a9e:	b672      	cpsid	i
}
 8001aa0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001aa2:	e7fe      	b.n	8001aa2 <Error_Handler+0x8>

08001aa4 <gps_checksum>:
//on a une fonction de decodage par typme de trame interressante, puis une fonction nmea_parse servant à mettre à jour la structure de donnée avec lesdonnées presentes dans le databuffer, qui lui se met à jour tout seul.

char *data[15];

int gps_checksum(char *nmea_data)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
    //if you point a string with less than 5 characters the function will read outside of scope and crash the mcu.
    if(strlen(nmea_data) < 5) return 0;
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f7fe fbdf 	bl	8000270 <strlen>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b04      	cmp	r3, #4
 8001ab6:	d801      	bhi.n	8001abc <gps_checksum+0x18>
 8001ab8:	2300      	movs	r3, #0
 8001aba:	e038      	b.n	8001b2e <gps_checksum+0x8a>
    char recv_crc[2];
    recv_crc[0] = nmea_data[strlen(nmea_data) - 4];
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7fe fbd7 	bl	8000270 <strlen>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	3b04      	subs	r3, #4
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	4413      	add	r3, r2
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	723b      	strb	r3, [r7, #8]
    recv_crc[1] = nmea_data[strlen(nmea_data) - 3];
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f7fe fbce 	bl	8000270 <strlen>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	3b03      	subs	r3, #3
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	4413      	add	r3, r2
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	727b      	strb	r3, [r7, #9]
    int crc = 0;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]
    int i;

    //exclude the CRLF plus CRC with an * from the end
    for (i = 0; i < strlen(nmea_data) - 5; i ++) {
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	613b      	str	r3, [r7, #16]
 8001ae8:	e00a      	b.n	8001b00 <gps_checksum+0x5c>
        crc ^= nmea_data[i];
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	687a      	ldr	r2, [r7, #4]
 8001aee:	4413      	add	r3, r2
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	461a      	mov	r2, r3
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	4053      	eors	r3, r2
 8001af8:	617b      	str	r3, [r7, #20]
    for (i = 0; i < strlen(nmea_data) - 5; i ++) {
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	3301      	adds	r3, #1
 8001afe:	613b      	str	r3, [r7, #16]
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f7fe fbb5 	bl	8000270 <strlen>
 8001b06:	4603      	mov	r3, r0
 8001b08:	1f5a      	subs	r2, r3, #5
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d8ec      	bhi.n	8001aea <gps_checksum+0x46>
    }
    int receivedHash = strtol(recv_crc, NULL, 16);
 8001b10:	f107 0308 	add.w	r3, r7, #8
 8001b14:	2210      	movs	r2, #16
 8001b16:	2100      	movs	r1, #0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f013 fdad 	bl	8015678 <strtol>
 8001b1e:	60f8      	str	r0, [r7, #12]
    if (crc == receivedHash) {
 8001b20:	697a      	ldr	r2, [r7, #20]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d101      	bne.n	8001b2c <gps_checksum+0x88>
        return 1;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e000      	b.n	8001b2e <gps_checksum+0x8a>
    }
    else{
        return 0;
 8001b2c:	2300      	movs	r3, #0
    }
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
	...

08001b38 <nmea_GPGGA>:

int nmea_GPGGA(GPS *gps_data, char*inputString){
 8001b38:	b590      	push	{r4, r7, lr}
 8001b3a:	b0b7      	sub	sp, #220	; 0xdc
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 8001b42:	2300      	movs	r3, #0
 8001b44:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    memset(values, 0, sizeof(values));
 8001b48:	f107 0320 	add.w	r3, r7, #32
 8001b4c:	2264      	movs	r2, #100	; 0x64
 8001b4e:	2100      	movs	r1, #0
 8001b50:	4618      	mov	r0, r3
 8001b52:	f014 fd6a 	bl	801662a <memset>
    char *marker = strtok(inputString, ",");
 8001b56:	49c2      	ldr	r1, [pc, #776]	; (8001e60 <nmea_GPGGA+0x328>)
 8001b58:	6838      	ldr	r0, [r7, #0]
 8001b5a:	f014 fd81 	bl	8016660 <strtok>
 8001b5e:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    while (marker != NULL) {
 8001b62:	e027      	b.n	8001bb4 <nmea_GPGGA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8001b64:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 8001b68:	f7fe fb82 	bl	8000270 <strlen>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	1c5a      	adds	r2, r3, #1
 8001b70:	f8d7 40d4 	ldr.w	r4, [r7, #212]	; 0xd4
 8001b74:	1c63      	adds	r3, r4, #1
 8001b76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001b7a:	4610      	mov	r0, r2
 8001b7c:	f012 fdc2 	bl	8014704 <malloc>
 8001b80:	4603      	mov	r3, r0
 8001b82:	461a      	mov	r2, r3
 8001b84:	00a3      	lsls	r3, r4, #2
 8001b86:	33d8      	adds	r3, #216	; 0xd8
 8001b88:	443b      	add	r3, r7
 8001b8a:	f843 2cb8 	str.w	r2, [r3, #-184]
        strcpy(values[counter - 1], marker);
 8001b8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001b92:	3b01      	subs	r3, #1
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	33d8      	adds	r3, #216	; 0xd8
 8001b98:	443b      	add	r3, r7
 8001b9a:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8001b9e:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f014 fe55 	bl	8016852 <strcpy>
        marker = strtok(NULL, ",");
 8001ba8:	49ad      	ldr	r1, [pc, #692]	; (8001e60 <nmea_GPGGA+0x328>)
 8001baa:	2000      	movs	r0, #0
 8001bac:	f014 fd58 	bl	8016660 <strtok>
 8001bb0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    while (marker != NULL) {
 8001bb4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d1d3      	bne.n	8001b64 <nmea_GPGGA+0x2c>
    }
    char lonSide = values[5][0];
 8001bbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
    char latSide = values[3][0];
 8001bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
    strcpy(gps_data->lastMeasure, values[1]);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	332c      	adds	r3, #44	; 0x2c
 8001bd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bd2:	4611      	mov	r1, r2
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f014 fe3c 	bl	8016852 <strcpy>
    if(latSide == 'S' || latSide == 'N'){
 8001bda:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001bde:	2b53      	cmp	r3, #83	; 0x53
 8001be0:	d004      	beq.n	8001bec <nmea_GPGGA+0xb4>
 8001be2:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001be6:	2b4e      	cmp	r3, #78	; 0x4e
 8001be8:	f040 8159 	bne.w	8001e9e <nmea_GPGGA+0x366>
        char lat_d[2];
        char lat_m[7];
        for (int z = 0; z < 2; z++) lat_d[z] = values[2][z];
 8001bec:	2300      	movs	r3, #0
 8001bee:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001bf2:	e010      	b.n	8001c16 <nmea_GPGGA+0xde>
 8001bf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001bf6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001bfa:	4413      	add	r3, r2
 8001bfc:	7819      	ldrb	r1, [r3, #0]
 8001bfe:	f107 021c 	add.w	r2, r7, #28
 8001c02:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c06:	4413      	add	r3, r2
 8001c08:	460a      	mov	r2, r1
 8001c0a:	701a      	strb	r2, [r3, #0]
 8001c0c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c10:	3301      	adds	r3, #1
 8001c12:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001c16:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	ddea      	ble.n	8001bf4 <nmea_GPGGA+0xbc>
        for (int z = 0; z < 6; z++) lat_m[z] = values[2][z + 2];
 8001c1e:	2300      	movs	r3, #0
 8001c20:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001c24:	e011      	b.n	8001c4a <nmea_GPGGA+0x112>
 8001c26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c28:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c2c:	3302      	adds	r3, #2
 8001c2e:	4413      	add	r3, r2
 8001c30:	7819      	ldrb	r1, [r3, #0]
 8001c32:	f107 0214 	add.w	r2, r7, #20
 8001c36:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c3a:	4413      	add	r3, r2
 8001c3c:	460a      	mov	r2, r1
 8001c3e:	701a      	strb	r2, [r3, #0]
 8001c40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c44:	3301      	adds	r3, #1
 8001c46:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001c4a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c4e:	2b05      	cmp	r3, #5
 8001c50:	dde9      	ble.n	8001c26 <nmea_GPGGA+0xee>

        int lat_deg_strtol = strtol(lat_d, NULL, 10);
 8001c52:	f107 031c 	add.w	r3, r7, #28
 8001c56:	220a      	movs	r2, #10
 8001c58:	2100      	movs	r1, #0
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f013 fd0c 	bl	8015678 <strtol>
 8001c60:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
        float lat_min_strtof = strtof(lat_m, NULL);
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	2100      	movs	r1, #0
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f013 fc1a 	bl	80154a4 <strtof>
 8001c70:	ed87 0a2b 	vstr	s0, [r7, #172]	; 0xac
        double lat_deg = lat_deg_strtol + lat_min_strtof / 60;
 8001c74:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001c78:	ee07 3a90 	vmov	s15, r3
 8001c7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c80:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 8001c84:	ed9f 6a77 	vldr	s12, [pc, #476]	; 8001e64 <nmea_GPGGA+0x32c>
 8001c88:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001c8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c90:	ee17 0a90 	vmov	r0, s15
 8001c94:	f7fe fc58 	bl	8000548 <__aeabi_f2d>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0

        char lon_d[3];
        char lon_m[7];

        for (int z = 0; z < 3; z++) lon_d[z] = values[4][z];
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001ca6:	e010      	b.n	8001cca <nmea_GPGGA+0x192>
 8001ca8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001caa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001cae:	4413      	add	r3, r2
 8001cb0:	7819      	ldrb	r1, [r3, #0]
 8001cb2:	f107 0210 	add.w	r2, r7, #16
 8001cb6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001cba:	4413      	add	r3, r2
 8001cbc:	460a      	mov	r2, r1
 8001cbe:	701a      	strb	r2, [r3, #0]
 8001cc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001cca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	ddea      	ble.n	8001ca8 <nmea_GPGGA+0x170>
        for (int z = 0; z < 6; z++) lon_m[z] = values[4][z + 3];
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001cd8:	e011      	b.n	8001cfe <nmea_GPGGA+0x1c6>
 8001cda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001cdc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001ce0:	3303      	adds	r3, #3
 8001ce2:	4413      	add	r3, r2
 8001ce4:	7819      	ldrb	r1, [r3, #0]
 8001ce6:	f107 0208 	add.w	r2, r7, #8
 8001cea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001cee:	4413      	add	r3, r2
 8001cf0:	460a      	mov	r2, r1
 8001cf2:	701a      	strb	r2, [r3, #0]
 8001cf4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001cfe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001d02:	2b05      	cmp	r3, #5
 8001d04:	dde9      	ble.n	8001cda <nmea_GPGGA+0x1a2>

        int lon_deg_strtol = strtol(lon_d, NULL, 10);
 8001d06:	f107 0310 	add.w	r3, r7, #16
 8001d0a:	220a      	movs	r2, #10
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f013 fcb2 	bl	8015678 <strtol>
 8001d14:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        float lon_min_strtof = strtof(lon_m, NULL);
 8001d18:	f107 0308 	add.w	r3, r7, #8
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f013 fbc0 	bl	80154a4 <strtof>
 8001d24:	ed87 0a26 	vstr	s0, [r7, #152]	; 0x98
        double lon_deg = lon_deg_strtol + lon_min_strtof / 60;
 8001d28:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001d2c:	ee07 3a90 	vmov	s15, r3
 8001d30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d34:	edd7 6a26 	vldr	s13, [r7, #152]	; 0x98
 8001d38:	ed9f 6a4a 	vldr	s12, [pc, #296]	; 8001e64 <nmea_GPGGA+0x32c>
 8001d3c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d44:	ee17 0a90 	vmov	r0, s15
 8001d48:	f7fe fbfe 	bl	8000548 <__aeabi_f2d>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90

        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 8001d54:	f04f 0200 	mov.w	r2, #0
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8001d60:	f7fe feb2 	bl	8000ac8 <__aeabi_dcmpeq>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d176      	bne.n	8001e58 <nmea_GPGGA+0x320>
 8001d6a:	f04f 0200 	mov.w	r2, #0
 8001d6e:	f04f 0300 	mov.w	r3, #0
 8001d72:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8001d76:	f7fe fea7 	bl	8000ac8 <__aeabi_dcmpeq>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d16b      	bne.n	8001e58 <nmea_GPGGA+0x320>
 8001d80:	f04f 0200 	mov.w	r2, #0
 8001d84:	4b38      	ldr	r3, [pc, #224]	; (8001e68 <nmea_GPGGA+0x330>)
 8001d86:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8001d8a:	f7fe fea7 	bl	8000adc <__aeabi_dcmplt>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d061      	beq.n	8001e58 <nmea_GPGGA+0x320>
 8001d94:	f04f 0200 	mov.w	r2, #0
 8001d98:	4b34      	ldr	r3, [pc, #208]	; (8001e6c <nmea_GPGGA+0x334>)
 8001d9a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8001d9e:	f7fe fe9d 	bl	8000adc <__aeabi_dcmplt>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d057      	beq.n	8001e58 <nmea_GPGGA+0x320>
            gps_data->latitude = lat_deg;
 8001da8:	6879      	ldr	r1, [r7, #4]
 8001daa:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8001dae:	e9c1 2300 	strd	r2, r3, [r1]
            gps_data->latSide = latSide;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	f897 20b6 	ldrb.w	r2, [r7, #182]	; 0xb6
 8001db8:	721a      	strb	r2, [r3, #8]
            gps_data->longitude = lon_deg;
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8001dc0:	e9c1 2304 	strd	r2, r3, [r1, #16]
            gps_data->lonSide = lonSide;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f897 20b7 	ldrb.w	r2, [r7, #183]	; 0xb7
 8001dca:	761a      	strb	r2, [r3, #24]
            float altitude = strtof(values[9], NULL);
 8001dcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001dce:	2100      	movs	r1, #0
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f013 fb67 	bl	80154a4 <strtof>
 8001dd6:	ed87 0a23 	vstr	s0, [r7, #140]	; 0x8c
            gps_data->altitude = altitude!=0 ? altitude : gps_data->altitude;
 8001dda:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001dde:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001de2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de6:	d102      	bne.n	8001dee <nmea_GPGGA+0x2b6>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	69db      	ldr	r3, [r3, #28]
 8001dec:	e001      	b.n	8001df2 <nmea_GPGGA+0x2ba>
 8001dee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	61d3      	str	r3, [r2, #28]
            gps_data->satelliteCount = strtol(values[7], NULL, 10);
 8001df6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001df8:	220a      	movs	r2, #10
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f013 fc3b 	bl	8015678 <strtol>
 8001e02:	4602      	mov	r2, r0
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	625a      	str	r2, [r3, #36]	; 0x24

            int fixQuality = strtol(values[6], NULL, 10);
 8001e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e0a:	220a      	movs	r2, #10
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f013 fc32 	bl	8015678 <strtol>
 8001e14:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
            gps_data->fix = fixQuality > 0 ? 1 : 0;
 8001e18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	bfcc      	ite	gt
 8001e20:	2301      	movgt	r3, #1
 8001e22:	2300      	movle	r3, #0
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	461a      	mov	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	629a      	str	r2, [r3, #40]	; 0x28

            float hdop = strtof(values[8], NULL);
 8001e2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e2e:	2100      	movs	r1, #0
 8001e30:	4618      	mov	r0, r3
 8001e32:	f013 fb37 	bl	80154a4 <strtof>
 8001e36:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
            gps_data->hdop = hdop!=0 ? hdop : gps_data->hdop;
 8001e3a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001e3e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e46:	d102      	bne.n	8001e4e <nmea_GPGGA+0x316>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	e001      	b.n	8001e52 <nmea_GPGGA+0x31a>
 8001e4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	6213      	str	r3, [r2, #32]
        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 8001e56:	e022      	b.n	8001e9e <nmea_GPGGA+0x366>
        }
        else {
            for(int i=0; i<counter; i++) free(values[i]);
 8001e58:	2300      	movs	r3, #0
 8001e5a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001e5e:	e016      	b.n	8001e8e <nmea_GPGGA+0x356>
 8001e60:	0801ac38 	.word	0x0801ac38
 8001e64:	42700000 	.word	0x42700000
 8001e68:	40568000 	.word	0x40568000
 8001e6c:	40668000 	.word	0x40668000
 8001e70:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	33d8      	adds	r3, #216	; 0xd8
 8001e78:	443b      	add	r3, r7
 8001e7a:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f012 fc48 	bl	8014714 <free>
 8001e84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001e88:	3301      	adds	r3, #1
 8001e8a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001e8e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001e92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001e96:	429a      	cmp	r2, r3
 8001e98:	dbea      	blt.n	8001e70 <nmea_GPGGA+0x338>
            return 0;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	e019      	b.n	8001ed2 <nmea_GPGGA+0x39a>
        }

    }

    for(int i=0; i<counter; i++) free(values[i]);
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001ea4:	e00e      	b.n	8001ec4 <nmea_GPGGA+0x38c>
 8001ea6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	33d8      	adds	r3, #216	; 0xd8
 8001eae:	443b      	add	r3, r7
 8001eb0:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f012 fc2d 	bl	8014714 <free>
 8001eba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001ec4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001ec8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	dbea      	blt.n	8001ea6 <nmea_GPGGA+0x36e>
    return 1;
 8001ed0:	2301      	movs	r3, #1
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	37dc      	adds	r7, #220	; 0xdc
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd90      	pop	{r4, r7, pc}
 8001eda:	bf00      	nop

08001edc <nmea_GPGSA>:


int nmea_GPGSA(GPS *gps_data, char*inputString){
 8001edc:	b590      	push	{r4, r7, lr}
 8001ede:	b0a3      	sub	sp, #140	; 0x8c
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    memset(values, 0, sizeof(values));
 8001eec:	f107 030c 	add.w	r3, r7, #12
 8001ef0:	2264      	movs	r2, #100	; 0x64
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f014 fb98 	bl	801662a <memset>
    char *marker = strtok(inputString, ",");
 8001efa:	493b      	ldr	r1, [pc, #236]	; (8001fe8 <nmea_GPGSA+0x10c>)
 8001efc:	6838      	ldr	r0, [r7, #0]
 8001efe:	f014 fbaf 	bl	8016660 <strtok>
 8001f02:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
    while (marker != NULL) {
 8001f06:	e027      	b.n	8001f58 <nmea_GPGSA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8001f08:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8001f0c:	f7fe f9b0 	bl	8000270 <strlen>
 8001f10:	4603      	mov	r3, r0
 8001f12:	1c5a      	adds	r2, r3, #1
 8001f14:	f8d7 4084 	ldr.w	r4, [r7, #132]	; 0x84
 8001f18:	1c63      	adds	r3, r4, #1
 8001f1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001f1e:	4610      	mov	r0, r2
 8001f20:	f012 fbf0 	bl	8014704 <malloc>
 8001f24:	4603      	mov	r3, r0
 8001f26:	461a      	mov	r2, r3
 8001f28:	00a3      	lsls	r3, r4, #2
 8001f2a:	3388      	adds	r3, #136	; 0x88
 8001f2c:	443b      	add	r3, r7
 8001f2e:	f843 2c7c 	str.w	r2, [r3, #-124]
        strcpy(values[counter - 1], marker);
 8001f32:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f36:	3b01      	subs	r3, #1
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	3388      	adds	r3, #136	; 0x88
 8001f3c:	443b      	add	r3, r7
 8001f3e:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8001f42:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8001f46:	4618      	mov	r0, r3
 8001f48:	f014 fc83 	bl	8016852 <strcpy>
        marker = strtok(NULL, ",");
 8001f4c:	4926      	ldr	r1, [pc, #152]	; (8001fe8 <nmea_GPGSA+0x10c>)
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f014 fb86 	bl	8016660 <strtok>
 8001f54:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
    while (marker != NULL) {
 8001f58:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1d3      	bne.n	8001f08 <nmea_GPGSA+0x2c>
    }
    int fix = strtol(values[2], NULL, 10);
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	220a      	movs	r2, #10
 8001f64:	2100      	movs	r1, #0
 8001f66:	4618      	mov	r0, r3
 8001f68:	f013 fb86 	bl	8015678 <strtol>
 8001f6c:	6738      	str	r0, [r7, #112]	; 0x70
    gps_data->fix = fix > 1 ? 1 : 0;
 8001f6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	bfcc      	ite	gt
 8001f74:	2301      	movgt	r3, #1
 8001f76:	2300      	movle	r3, #0
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	629a      	str	r2, [r3, #40]	; 0x28
    int satelliteCount = 0;
 8001f80:	2300      	movs	r3, #0
 8001f82:	67fb      	str	r3, [r7, #124]	; 0x7c
    for(int i=3; i<15; i++){
 8001f84:	2303      	movs	r3, #3
 8001f86:	67bb      	str	r3, [r7, #120]	; 0x78
 8001f88:	e00e      	b.n	8001fa8 <nmea_GPGSA+0xcc>
        if(values[i][0] != '\0'){
 8001f8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	3388      	adds	r3, #136	; 0x88
 8001f90:	443b      	add	r3, r7
 8001f92:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d002      	beq.n	8001fa2 <nmea_GPGSA+0xc6>
            satelliteCount++;
 8001f9c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	67fb      	str	r3, [r7, #124]	; 0x7c
    for(int i=3; i<15; i++){
 8001fa2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	67bb      	str	r3, [r7, #120]	; 0x78
 8001fa8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001faa:	2b0e      	cmp	r3, #14
 8001fac:	dded      	ble.n	8001f8a <nmea_GPGSA+0xae>
        }
    }
    gps_data->satelliteCount = satelliteCount;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001fb2:	625a      	str	r2, [r3, #36]	; 0x24
    for(int i=0; i<counter; i++) free(values[i]);
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	677b      	str	r3, [r7, #116]	; 0x74
 8001fb8:	e00b      	b.n	8001fd2 <nmea_GPGSA+0xf6>
 8001fba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	3388      	adds	r3, #136	; 0x88
 8001fc0:	443b      	add	r3, r7
 8001fc2:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f012 fba4 	bl	8014714 <free>
 8001fcc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fce:	3301      	adds	r3, #1
 8001fd0:	677b      	str	r3, [r7, #116]	; 0x74
 8001fd2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001fd4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	dbee      	blt.n	8001fba <nmea_GPGSA+0xde>
    return 1;
 8001fdc:	2301      	movs	r3, #1
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	378c      	adds	r7, #140	; 0x8c
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd90      	pop	{r4, r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	0801ac38 	.word	0x0801ac38
 8001fec:	00000000 	.word	0x00000000

08001ff0 <nmea_GNRMC>:



int nmea_GNRMC(GPS *gps_data, char*inputString){
 8001ff0:	b590      	push	{r4, r7, lr}
 8001ff2:	b0a1      	sub	sp, #132	; 0x84
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	67fb      	str	r3, [r7, #124]	; 0x7c
    memset(values, 0, sizeof(values));
 8001ffe:	f107 030c 	add.w	r3, r7, #12
 8002002:	2264      	movs	r2, #100	; 0x64
 8002004:	2100      	movs	r1, #0
 8002006:	4618      	mov	r0, r3
 8002008:	f014 fb0f 	bl	801662a <memset>
    char *marker = strtok(inputString, ",");
 800200c:	4930      	ldr	r1, [pc, #192]	; (80020d0 <nmea_GNRMC+0xe0>)
 800200e:	6838      	ldr	r0, [r7, #0]
 8002010:	f014 fb26 	bl	8016660 <strtok>
 8002014:	67b8      	str	r0, [r7, #120]	; 0x78
    while (marker != NULL) {
 8002016:	e021      	b.n	800205c <nmea_GNRMC+0x6c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8002018:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800201a:	f7fe f929 	bl	8000270 <strlen>
 800201e:	4603      	mov	r3, r0
 8002020:	1c5a      	adds	r2, r3, #1
 8002022:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
 8002024:	1c63      	adds	r3, r4, #1
 8002026:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002028:	4610      	mov	r0, r2
 800202a:	f012 fb6b 	bl	8014704 <malloc>
 800202e:	4603      	mov	r3, r0
 8002030:	461a      	mov	r2, r3
 8002032:	00a3      	lsls	r3, r4, #2
 8002034:	3380      	adds	r3, #128	; 0x80
 8002036:	443b      	add	r3, r7
 8002038:	f843 2c74 	str.w	r2, [r3, #-116]
        strcpy(values[counter - 1], marker);
 800203c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800203e:	3b01      	subs	r3, #1
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	3380      	adds	r3, #128	; 0x80
 8002044:	443b      	add	r3, r7
 8002046:	f853 3c74 	ldr.w	r3, [r3, #-116]
 800204a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800204c:	4618      	mov	r0, r3
 800204e:	f014 fc00 	bl	8016852 <strcpy>
        marker = strtok(NULL, ",");
 8002052:	491f      	ldr	r1, [pc, #124]	; (80020d0 <nmea_GNRMC+0xe0>)
 8002054:	2000      	movs	r0, #0
 8002056:	f014 fb03 	bl	8016660 <strtok>
 800205a:	67b8      	str	r0, [r7, #120]	; 0x78
    while (marker != NULL) {
 800205c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1da      	bne.n	8002018 <nmea_GNRMC+0x28>
    }
    float speed = strtof(values[7], NULL);
 8002062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002064:	2100      	movs	r1, #0
 8002066:	4618      	mov	r0, r3
 8002068:	f013 fa1c 	bl	80154a4 <strtof>
 800206c:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
    gps_data->speed=speed/(1.944);
 8002070:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002072:	f7fe fa69 	bl	8000548 <__aeabi_f2d>
 8002076:	a314      	add	r3, pc, #80	; (adr r3, 80020c8 <nmea_GNRMC+0xd8>)
 8002078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207c:	f7fe fbe6 	bl	800084c <__aeabi_ddiv>
 8002080:	4602      	mov	r2, r0
 8002082:	460b      	mov	r3, r1
 8002084:	4610      	mov	r0, r2
 8002086:	4619      	mov	r1, r3
 8002088:	f7fe fdae 	bl	8000be8 <__aeabi_d2f>
 800208c:	4602      	mov	r2, r0
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	639a      	str	r2, [r3, #56]	; 0x38


    for(int i=0; i<counter; i++) free(values[i]);
 8002092:	2300      	movs	r3, #0
 8002094:	677b      	str	r3, [r7, #116]	; 0x74
 8002096:	e00b      	b.n	80020b0 <nmea_GNRMC+0xc0>
 8002098:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	3380      	adds	r3, #128	; 0x80
 800209e:	443b      	add	r3, r7
 80020a0:	f853 3c74 	ldr.w	r3, [r3, #-116]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f012 fb35 	bl	8014714 <free>
 80020aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020ac:	3301      	adds	r3, #1
 80020ae:	677b      	str	r3, [r7, #116]	; 0x74
 80020b0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80020b2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80020b4:	429a      	cmp	r2, r3
 80020b6:	dbef      	blt.n	8002098 <nmea_GNRMC+0xa8>
    return 1;
 80020b8:	2301      	movs	r3, #1
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3784      	adds	r7, #132	; 0x84
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd90      	pop	{r4, r7, pc}
 80020c2:	bf00      	nop
 80020c4:	f3af 8000 	nop.w
 80020c8:	be76c8b4 	.word	0xbe76c8b4
 80020cc:	3fff1a9f 	.word	0x3fff1a9f
 80020d0:	0801ac38 	.word	0x0801ac38

080020d4 <nmea_parse>:



void nmea_parse(GPS *gps_data, uint8_t *buffer){
 80020d4:	b590      	push	{r4, r7, lr}
 80020d6:	b087      	sub	sp, #28
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
    memset(data, 0, sizeof(data));
 80020de:	223c      	movs	r2, #60	; 0x3c
 80020e0:	2100      	movs	r1, #0
 80020e2:	484e      	ldr	r0, [pc, #312]	; (800221c <nmea_parse+0x148>)
 80020e4:	f014 faa1 	bl	801662a <memset>
    char * token = strtok(buffer, "$");
 80020e8:	494d      	ldr	r1, [pc, #308]	; (8002220 <nmea_parse+0x14c>)
 80020ea:	6838      	ldr	r0, [r7, #0]
 80020ec:	f014 fab8 	bl	8016660 <strtok>
 80020f0:	6178      	str	r0, [r7, #20]
    int cnt = 0;
 80020f2:	2300      	movs	r3, #0
 80020f4:	613b      	str	r3, [r7, #16]
    while(token !=NULL){
 80020f6:	e01d      	b.n	8002134 <nmea_parse+0x60>
        data[cnt++] = malloc(strlen(token)+1); //free later!!!!!
 80020f8:	6978      	ldr	r0, [r7, #20]
 80020fa:	f7fe f8b9 	bl	8000270 <strlen>
 80020fe:	4603      	mov	r3, r0
 8002100:	1c5a      	adds	r2, r3, #1
 8002102:	693c      	ldr	r4, [r7, #16]
 8002104:	1c63      	adds	r3, r4, #1
 8002106:	613b      	str	r3, [r7, #16]
 8002108:	4610      	mov	r0, r2
 800210a:	f012 fafb 	bl	8014704 <malloc>
 800210e:	4603      	mov	r3, r0
 8002110:	461a      	mov	r2, r3
 8002112:	4b42      	ldr	r3, [pc, #264]	; (800221c <nmea_parse+0x148>)
 8002114:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        strcpy(data[cnt-1], token);
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	3b01      	subs	r3, #1
 800211c:	4a3f      	ldr	r2, [pc, #252]	; (800221c <nmea_parse+0x148>)
 800211e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002122:	6979      	ldr	r1, [r7, #20]
 8002124:	4618      	mov	r0, r3
 8002126:	f014 fb94 	bl	8016852 <strcpy>
        token = strtok(NULL, "$");
 800212a:	493d      	ldr	r1, [pc, #244]	; (8002220 <nmea_parse+0x14c>)
 800212c:	2000      	movs	r0, #0
 800212e:	f014 fa97 	bl	8016660 <strtok>
 8002132:	6178      	str	r0, [r7, #20]
    while(token !=NULL){
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1de      	bne.n	80020f8 <nmea_parse+0x24>
    }
    for(int i = 0; i<cnt; i++){
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	e052      	b.n	80021e6 <nmea_parse+0x112>
       if(strstr(data[i], "\r\n")!=NULL && gps_checksum(data[i])){
 8002140:	4a36      	ldr	r2, [pc, #216]	; (800221c <nmea_parse+0x148>)
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002148:	4936      	ldr	r1, [pc, #216]	; (8002224 <nmea_parse+0x150>)
 800214a:	4618      	mov	r0, r3
 800214c:	f014 fae4 	bl	8016718 <strstr>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d044      	beq.n	80021e0 <nmea_parse+0x10c>
 8002156:	4a31      	ldr	r2, [pc, #196]	; (800221c <nmea_parse+0x148>)
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff fca0 	bl	8001aa4 <gps_checksum>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d03a      	beq.n	80021e0 <nmea_parse+0x10c>
           if(strstr(data[i], "GNRMC")!=NULL){
 800216a:	4a2c      	ldr	r2, [pc, #176]	; (800221c <nmea_parse+0x148>)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002172:	492d      	ldr	r1, [pc, #180]	; (8002228 <nmea_parse+0x154>)
 8002174:	4618      	mov	r0, r3
 8002176:	f014 facf 	bl	8016718 <strstr>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d008      	beq.n	8002192 <nmea_parse+0xbe>
               nmea_GNRMC(gps_data, data[i]);
 8002180:	4a26      	ldr	r2, [pc, #152]	; (800221c <nmea_parse+0x148>)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002188:	4619      	mov	r1, r3
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f7ff ff30 	bl	8001ff0 <nmea_GNRMC>
 8002190:	e026      	b.n	80021e0 <nmea_parse+0x10c>
           }
           else if(strstr(data[i], "GNGSA")!=NULL){
 8002192:	4a22      	ldr	r2, [pc, #136]	; (800221c <nmea_parse+0x148>)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800219a:	4924      	ldr	r1, [pc, #144]	; (800222c <nmea_parse+0x158>)
 800219c:	4618      	mov	r0, r3
 800219e:	f014 fabb 	bl	8016718 <strstr>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d008      	beq.n	80021ba <nmea_parse+0xe6>
               nmea_GPGSA(gps_data, data[i]);
 80021a8:	4a1c      	ldr	r2, [pc, #112]	; (800221c <nmea_parse+0x148>)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021b0:	4619      	mov	r1, r3
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7ff fe92 	bl	8001edc <nmea_GPGSA>
 80021b8:	e012      	b.n	80021e0 <nmea_parse+0x10c>
           }
           else if(strstr(data[i], "GNGGA")!=NULL){
 80021ba:	4a18      	ldr	r2, [pc, #96]	; (800221c <nmea_parse+0x148>)
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021c2:	491b      	ldr	r1, [pc, #108]	; (8002230 <nmea_parse+0x15c>)
 80021c4:	4618      	mov	r0, r3
 80021c6:	f014 faa7 	bl	8016718 <strstr>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d007      	beq.n	80021e0 <nmea_parse+0x10c>
               nmea_GPGGA(gps_data, data[i]);
 80021d0:	4a12      	ldr	r2, [pc, #72]	; (800221c <nmea_parse+0x148>)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021d8:	4619      	mov	r1, r3
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7ff fcac 	bl	8001b38 <nmea_GPGGA>
    for(int i = 0; i<cnt; i++){
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	3301      	adds	r3, #1
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	68fa      	ldr	r2, [r7, #12]
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	dba8      	blt.n	8002140 <nmea_parse+0x6c>
           }
       }

    }
    for(int i = 0; i<cnt; i++) free(data[i]);
 80021ee:	2300      	movs	r3, #0
 80021f0:	60bb      	str	r3, [r7, #8]
 80021f2:	e009      	b.n	8002208 <nmea_parse+0x134>
 80021f4:	4a09      	ldr	r2, [pc, #36]	; (800221c <nmea_parse+0x148>)
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f012 fa89 	bl	8014714 <free>
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	3301      	adds	r3, #1
 8002206:	60bb      	str	r3, [r7, #8]
 8002208:	68ba      	ldr	r2, [r7, #8]
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	429a      	cmp	r2, r3
 800220e:	dbf1      	blt.n	80021f4 <nmea_parse+0x120>


}
 8002210:	bf00      	nop
 8002212:	bf00      	nop
 8002214:	371c      	adds	r7, #28
 8002216:	46bd      	mov	sp, r7
 8002218:	bd90      	pop	{r4, r7, pc}
 800221a:	bf00      	nop
 800221c:	20000b54 	.word	0x20000b54
 8002220:	0801ac3c 	.word	0x0801ac3c
 8002224:	0801ac40 	.word	0x0801ac40
 8002228:	0801ac44 	.word	0x0801ac44
 800222c:	0801ac4c 	.word	0x0801ac4c
 8002230:	0801ac54 	.word	0x0801ac54
 8002234:	00000000 	.word	0x00000000

08002238 <distancecalc>:

}



double distancecalc(double lat1, double lat2, double long1, double long2){
 8002238:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800223c:	b08a      	sub	sp, #40	; 0x28
 800223e:	af00      	add	r7, sp, #0
 8002240:	ed87 0b06 	vstr	d0, [r7, #24]
 8002244:	ed87 1b04 	vstr	d1, [r7, #16]
 8002248:	ed87 2b02 	vstr	d2, [r7, #8]
 800224c:	ed87 3b00 	vstr	d3, [r7]
	double distance=0;
 8002250:	f04f 0200 	mov.w	r2, #0
 8002254:	f04f 0300 	mov.w	r3, #0
 8002258:	e9c7 2308 	strd	r2, r3, [r7, #32]
	distance=(double) 6371000*acosl(fmin(1,sinl(lat1*(M_PI/180))*sinl(lat2*(M_PI/180))+cosl(lat1*(M_PI/180))*cosl(lat2*(M_PI/180))*cosl((long2-long1)*(M_PI/180))));
 800225c:	a358      	add	r3, pc, #352	; (adr r3, 80023c0 <distancecalc+0x188>)
 800225e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002262:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002266:	f7fe f9c7 	bl	80005f8 <__aeabi_dmul>
 800226a:	4602      	mov	r2, r0
 800226c:	460b      	mov	r3, r1
 800226e:	ec43 2b17 	vmov	d7, r2, r3
 8002272:	eeb0 0a47 	vmov.f32	s0, s14
 8002276:	eef0 0a67 	vmov.f32	s1, s15
 800227a:	f017 f884 	bl	8019386 <sinl>
 800227e:	ec55 4b10 	vmov	r4, r5, d0
 8002282:	a34f      	add	r3, pc, #316	; (adr r3, 80023c0 <distancecalc+0x188>)
 8002284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002288:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800228c:	f7fe f9b4 	bl	80005f8 <__aeabi_dmul>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	ec43 2b17 	vmov	d7, r2, r3
 8002298:	eeb0 0a47 	vmov.f32	s0, s14
 800229c:	eef0 0a67 	vmov.f32	s1, s15
 80022a0:	f017 f871 	bl	8019386 <sinl>
 80022a4:	ec53 2b10 	vmov	r2, r3, d0
 80022a8:	4620      	mov	r0, r4
 80022aa:	4629      	mov	r1, r5
 80022ac:	f7fe f9a4 	bl	80005f8 <__aeabi_dmul>
 80022b0:	4602      	mov	r2, r0
 80022b2:	460b      	mov	r3, r1
 80022b4:	4614      	mov	r4, r2
 80022b6:	461d      	mov	r5, r3
 80022b8:	a341      	add	r3, pc, #260	; (adr r3, 80023c0 <distancecalc+0x188>)
 80022ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022be:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80022c2:	f7fe f999 	bl	80005f8 <__aeabi_dmul>
 80022c6:	4602      	mov	r2, r0
 80022c8:	460b      	mov	r3, r1
 80022ca:	ec43 2b17 	vmov	d7, r2, r3
 80022ce:	eeb0 0a47 	vmov.f32	s0, s14
 80022d2:	eef0 0a67 	vmov.f32	s1, s15
 80022d6:	f017 f854 	bl	8019382 <cosl>
 80022da:	ec59 8b10 	vmov	r8, r9, d0
 80022de:	a338      	add	r3, pc, #224	; (adr r3, 80023c0 <distancecalc+0x188>)
 80022e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022e8:	f7fe f986 	bl	80005f8 <__aeabi_dmul>
 80022ec:	4602      	mov	r2, r0
 80022ee:	460b      	mov	r3, r1
 80022f0:	ec43 2b17 	vmov	d7, r2, r3
 80022f4:	eeb0 0a47 	vmov.f32	s0, s14
 80022f8:	eef0 0a67 	vmov.f32	s1, s15
 80022fc:	f017 f841 	bl	8019382 <cosl>
 8002300:	ec53 2b10 	vmov	r2, r3, d0
 8002304:	4640      	mov	r0, r8
 8002306:	4649      	mov	r1, r9
 8002308:	f7fe f976 	bl	80005f8 <__aeabi_dmul>
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	4690      	mov	r8, r2
 8002312:	4699      	mov	r9, r3
 8002314:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002318:	e9d7 0100 	ldrd	r0, r1, [r7]
 800231c:	f7fd ffb4 	bl	8000288 <__aeabi_dsub>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	4610      	mov	r0, r2
 8002326:	4619      	mov	r1, r3
 8002328:	a325      	add	r3, pc, #148	; (adr r3, 80023c0 <distancecalc+0x188>)
 800232a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800232e:	f7fe f963 	bl	80005f8 <__aeabi_dmul>
 8002332:	4602      	mov	r2, r0
 8002334:	460b      	mov	r3, r1
 8002336:	ec43 2b17 	vmov	d7, r2, r3
 800233a:	eeb0 0a47 	vmov.f32	s0, s14
 800233e:	eef0 0a67 	vmov.f32	s1, s15
 8002342:	f017 f81e 	bl	8019382 <cosl>
 8002346:	ec53 2b10 	vmov	r2, r3, d0
 800234a:	4640      	mov	r0, r8
 800234c:	4649      	mov	r1, r9
 800234e:	f7fe f953 	bl	80005f8 <__aeabi_dmul>
 8002352:	4602      	mov	r2, r0
 8002354:	460b      	mov	r3, r1
 8002356:	4620      	mov	r0, r4
 8002358:	4629      	mov	r1, r5
 800235a:	f7fd ff97 	bl	800028c <__adddf3>
 800235e:	4602      	mov	r2, r0
 8002360:	460b      	mov	r3, r1
 8002362:	ec43 2b17 	vmov	d7, r2, r3
 8002366:	eeb0 1a47 	vmov.f32	s2, s14
 800236a:	eef0 1a67 	vmov.f32	s3, s15
 800236e:	ed9f 0b12 	vldr	d0, [pc, #72]	; 80023b8 <distancecalc+0x180>
 8002372:	f016 ffa7 	bl	80192c4 <fmin>
 8002376:	eeb0 7a40 	vmov.f32	s14, s0
 800237a:	eef0 7a60 	vmov.f32	s15, s1
 800237e:	eeb0 0a47 	vmov.f32	s0, s14
 8002382:	eef0 0a67 	vmov.f32	s1, s15
 8002386:	f017 f800 	bl	801938a <acosl>
 800238a:	ec51 0b10 	vmov	r0, r1, d0
 800238e:	a30e      	add	r3, pc, #56	; (adr r3, 80023c8 <distancecalc+0x190>)
 8002390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002394:	f7fe f930 	bl	80005f8 <__aeabi_dmul>
 8002398:	4602      	mov	r2, r0
 800239a:	460b      	mov	r3, r1
 800239c:	e9c7 2308 	strd	r2, r3, [r7, #32]

	return distance;
 80023a0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80023a4:	ec43 2b17 	vmov	d7, r2, r3
}
 80023a8:	eeb0 0a47 	vmov.f32	s0, s14
 80023ac:	eef0 0a67 	vmov.f32	s1, s15
 80023b0:	3728      	adds	r7, #40	; 0x28
 80023b2:	46bd      	mov	sp, r7
 80023b4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80023b8:	00000000 	.word	0x00000000
 80023bc:	3ff00000 	.word	0x3ff00000
 80023c0:	a2529d39 	.word	0xa2529d39
 80023c4:	3f91df46 	.word	0x3f91df46
 80023c8:	00000000 	.word	0x00000000
 80023cc:	41584dae 	.word	0x41584dae

080023d0 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80023d4:	4b1b      	ldr	r3, [pc, #108]	; (8002444 <MX_SPI1_Init+0x74>)
 80023d6:	4a1c      	ldr	r2, [pc, #112]	; (8002448 <MX_SPI1_Init+0x78>)
 80023d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023da:	4b1a      	ldr	r3, [pc, #104]	; (8002444 <MX_SPI1_Init+0x74>)
 80023dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80023e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023e2:	4b18      	ldr	r3, [pc, #96]	; (8002444 <MX_SPI1_Init+0x74>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023e8:	4b16      	ldr	r3, [pc, #88]	; (8002444 <MX_SPI1_Init+0x74>)
 80023ea:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80023ee:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023f0:	4b14      	ldr	r3, [pc, #80]	; (8002444 <MX_SPI1_Init+0x74>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023f6:	4b13      	ldr	r3, [pc, #76]	; (8002444 <MX_SPI1_Init+0x74>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80023fc:	4b11      	ldr	r3, [pc, #68]	; (8002444 <MX_SPI1_Init+0x74>)
 80023fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002402:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002404:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <MX_SPI1_Init+0x74>)
 8002406:	2210      	movs	r2, #16
 8002408:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800240a:	4b0e      	ldr	r3, [pc, #56]	; (8002444 <MX_SPI1_Init+0x74>)
 800240c:	2200      	movs	r2, #0
 800240e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002410:	4b0c      	ldr	r3, [pc, #48]	; (8002444 <MX_SPI1_Init+0x74>)
 8002412:	2200      	movs	r2, #0
 8002414:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002416:	4b0b      	ldr	r3, [pc, #44]	; (8002444 <MX_SPI1_Init+0x74>)
 8002418:	2200      	movs	r2, #0
 800241a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800241c:	4b09      	ldr	r3, [pc, #36]	; (8002444 <MX_SPI1_Init+0x74>)
 800241e:	2207      	movs	r2, #7
 8002420:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002422:	4b08      	ldr	r3, [pc, #32]	; (8002444 <MX_SPI1_Init+0x74>)
 8002424:	2200      	movs	r2, #0
 8002426:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002428:	4b06      	ldr	r3, [pc, #24]	; (8002444 <MX_SPI1_Init+0x74>)
 800242a:	2208      	movs	r2, #8
 800242c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800242e:	4805      	ldr	r0, [pc, #20]	; (8002444 <MX_SPI1_Init+0x74>)
 8002430:	f009 fb04 	bl	800ba3c <HAL_SPI_Init>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800243a:	f7ff fb2e 	bl	8001a9a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	20000bc4 	.word	0x20000bc4
 8002448:	40013000 	.word	0x40013000

0800244c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b08a      	sub	sp, #40	; 0x28
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002454:	f107 0314 	add.w	r3, r7, #20
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	605a      	str	r2, [r3, #4]
 800245e:	609a      	str	r2, [r3, #8]
 8002460:	60da      	str	r2, [r3, #12]
 8002462:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a53      	ldr	r2, [pc, #332]	; (80025b8 <HAL_SPI_MspInit+0x16c>)
 800246a:	4293      	cmp	r3, r2
 800246c:	f040 809f 	bne.w	80025ae <HAL_SPI_MspInit+0x162>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002470:	4b52      	ldr	r3, [pc, #328]	; (80025bc <HAL_SPI_MspInit+0x170>)
 8002472:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002474:	4a51      	ldr	r2, [pc, #324]	; (80025bc <HAL_SPI_MspInit+0x170>)
 8002476:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800247a:	6613      	str	r3, [r2, #96]	; 0x60
 800247c:	4b4f      	ldr	r3, [pc, #316]	; (80025bc <HAL_SPI_MspInit+0x170>)
 800247e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002480:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002484:	613b      	str	r3, [r7, #16]
 8002486:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002488:	4b4c      	ldr	r3, [pc, #304]	; (80025bc <HAL_SPI_MspInit+0x170>)
 800248a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800248c:	4a4b      	ldr	r2, [pc, #300]	; (80025bc <HAL_SPI_MspInit+0x170>)
 800248e:	f043 0301 	orr.w	r3, r3, #1
 8002492:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002494:	4b49      	ldr	r3, [pc, #292]	; (80025bc <HAL_SPI_MspInit+0x170>)
 8002496:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a0:	4b46      	ldr	r3, [pc, #280]	; (80025bc <HAL_SPI_MspInit+0x170>)
 80024a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024a4:	4a45      	ldr	r2, [pc, #276]	; (80025bc <HAL_SPI_MspInit+0x170>)
 80024a6:	f043 0302 	orr.w	r3, r3, #2
 80024aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024ac:	4b43      	ldr	r3, [pc, #268]	; (80025bc <HAL_SPI_MspInit+0x170>)
 80024ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024b0:	f003 0302 	and.w	r3, r3, #2
 80024b4:	60bb      	str	r3, [r7, #8]
 80024b6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80024b8:	2360      	movs	r3, #96	; 0x60
 80024ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024bc:	2302      	movs	r3, #2
 80024be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c0:	2300      	movs	r3, #0
 80024c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c4:	2303      	movs	r3, #3
 80024c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024c8:	2305      	movs	r3, #5
 80024ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024cc:	f107 0314 	add.w	r3, r7, #20
 80024d0:	4619      	mov	r1, r3
 80024d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024d6:	f005 fd21 	bl	8007f1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80024da:	2320      	movs	r3, #32
 80024dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024de:	2302      	movs	r3, #2
 80024e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e2:	2300      	movs	r3, #0
 80024e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e6:	2303      	movs	r3, #3
 80024e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024ea:	2305      	movs	r3, #5
 80024ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ee:	f107 0314 	add.w	r3, r7, #20
 80024f2:	4619      	mov	r1, r3
 80024f4:	4832      	ldr	r0, [pc, #200]	; (80025c0 <HAL_SPI_MspInit+0x174>)
 80024f6:	f005 fd11 	bl	8007f1c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80024fa:	4b32      	ldr	r3, [pc, #200]	; (80025c4 <HAL_SPI_MspInit+0x178>)
 80024fc:	4a32      	ldr	r2, [pc, #200]	; (80025c8 <HAL_SPI_MspInit+0x17c>)
 80024fe:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8002500:	4b30      	ldr	r3, [pc, #192]	; (80025c4 <HAL_SPI_MspInit+0x178>)
 8002502:	2201      	movs	r2, #1
 8002504:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002506:	4b2f      	ldr	r3, [pc, #188]	; (80025c4 <HAL_SPI_MspInit+0x178>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800250c:	4b2d      	ldr	r3, [pc, #180]	; (80025c4 <HAL_SPI_MspInit+0x178>)
 800250e:	2200      	movs	r2, #0
 8002510:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002512:	4b2c      	ldr	r3, [pc, #176]	; (80025c4 <HAL_SPI_MspInit+0x178>)
 8002514:	2280      	movs	r2, #128	; 0x80
 8002516:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002518:	4b2a      	ldr	r3, [pc, #168]	; (80025c4 <HAL_SPI_MspInit+0x178>)
 800251a:	2200      	movs	r2, #0
 800251c:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800251e:	4b29      	ldr	r3, [pc, #164]	; (80025c4 <HAL_SPI_MspInit+0x178>)
 8002520:	2200      	movs	r2, #0
 8002522:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002524:	4b27      	ldr	r3, [pc, #156]	; (80025c4 <HAL_SPI_MspInit+0x178>)
 8002526:	2200      	movs	r2, #0
 8002528:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800252a:	4b26      	ldr	r3, [pc, #152]	; (80025c4 <HAL_SPI_MspInit+0x178>)
 800252c:	2200      	movs	r2, #0
 800252e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002530:	4824      	ldr	r0, [pc, #144]	; (80025c4 <HAL_SPI_MspInit+0x178>)
 8002532:	f005 fa71 	bl	8007a18 <HAL_DMA_Init>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <HAL_SPI_MspInit+0xf4>
    {
      Error_Handler();
 800253c:	f7ff faad 	bl	8001a9a <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a20      	ldr	r2, [pc, #128]	; (80025c4 <HAL_SPI_MspInit+0x178>)
 8002544:	659a      	str	r2, [r3, #88]	; 0x58
 8002546:	4a1f      	ldr	r2, [pc, #124]	; (80025c4 <HAL_SPI_MspInit+0x178>)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800254c:	4b1f      	ldr	r3, [pc, #124]	; (80025cc <HAL_SPI_MspInit+0x180>)
 800254e:	4a20      	ldr	r2, [pc, #128]	; (80025d0 <HAL_SPI_MspInit+0x184>)
 8002550:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8002552:	4b1e      	ldr	r3, [pc, #120]	; (80025cc <HAL_SPI_MspInit+0x180>)
 8002554:	2201      	movs	r2, #1
 8002556:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002558:	4b1c      	ldr	r3, [pc, #112]	; (80025cc <HAL_SPI_MspInit+0x180>)
 800255a:	2210      	movs	r2, #16
 800255c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800255e:	4b1b      	ldr	r3, [pc, #108]	; (80025cc <HAL_SPI_MspInit+0x180>)
 8002560:	2200      	movs	r2, #0
 8002562:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002564:	4b19      	ldr	r3, [pc, #100]	; (80025cc <HAL_SPI_MspInit+0x180>)
 8002566:	2280      	movs	r2, #128	; 0x80
 8002568:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800256a:	4b18      	ldr	r3, [pc, #96]	; (80025cc <HAL_SPI_MspInit+0x180>)
 800256c:	2200      	movs	r2, #0
 800256e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002570:	4b16      	ldr	r3, [pc, #88]	; (80025cc <HAL_SPI_MspInit+0x180>)
 8002572:	2200      	movs	r2, #0
 8002574:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002576:	4b15      	ldr	r3, [pc, #84]	; (80025cc <HAL_SPI_MspInit+0x180>)
 8002578:	2200      	movs	r2, #0
 800257a:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800257c:	4b13      	ldr	r3, [pc, #76]	; (80025cc <HAL_SPI_MspInit+0x180>)
 800257e:	2200      	movs	r2, #0
 8002580:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002582:	4812      	ldr	r0, [pc, #72]	; (80025cc <HAL_SPI_MspInit+0x180>)
 8002584:	f005 fa48 	bl	8007a18 <HAL_DMA_Init>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <HAL_SPI_MspInit+0x146>
    {
      Error_Handler();
 800258e:	f7ff fa84 	bl	8001a9a <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a0d      	ldr	r2, [pc, #52]	; (80025cc <HAL_SPI_MspInit+0x180>)
 8002596:	655a      	str	r2, [r3, #84]	; 0x54
 8002598:	4a0c      	ldr	r2, [pc, #48]	; (80025cc <HAL_SPI_MspInit+0x180>)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800259e:	2200      	movs	r2, #0
 80025a0:	2100      	movs	r1, #0
 80025a2:	2023      	movs	r0, #35	; 0x23
 80025a4:	f005 fa01 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80025a8:	2023      	movs	r0, #35	; 0x23
 80025aa:	f005 fa1a 	bl	80079e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80025ae:	bf00      	nop
 80025b0:	3728      	adds	r7, #40	; 0x28
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40013000 	.word	0x40013000
 80025bc:	40021000 	.word	0x40021000
 80025c0:	48000400 	.word	0x48000400
 80025c4:	20000c28 	.word	0x20000c28
 80025c8:	4002001c 	.word	0x4002001c
 80025cc:	20000c70 	.word	0x20000c70
 80025d0:	40020030 	.word	0x40020030
 80025d4:	00000000 	.word	0x00000000

080025d8 <csvframe>:
  /* USER CODE END SPI1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int csvframe(uint8_t* buffer,float temp,float vbat,GPS * gpsdata,int otherval1,float otherval2){
 80025d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025dc:	ed2d 8b02 	vpush	{d8}
 80025e0:	b0a7      	sub	sp, #156	; 0x9c
 80025e2:	af16      	add	r7, sp, #88	; 0x58
 80025e4:	6378      	str	r0, [r7, #52]	; 0x34
 80025e6:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
 80025ea:	edc7 0a0b 	vstr	s1, [r7, #44]	; 0x2c
 80025ee:	62b9      	str	r1, [r7, #40]	; 0x28
 80025f0:	627a      	str	r2, [r7, #36]	; 0x24
 80025f2:	ed87 1a08 	vstr	s2, [r7, #32]
	int framesize=0;
 80025f6:	2300      	movs	r3, #0
 80025f8:	63fb      	str	r3, [r7, #60]	; 0x3c
	framesize=snprintf((char *)buffer,256, "%0.2f,%0.3f,%0.2f,%0.7f,%0.7f,%0.2f,%d,%0.2f,%d-%02d-%02dT%02d:%02d:%02d.00+02:00\n\r",temp,vbat,(gpsdata->speed)*3.6,gpsdata->latitude,gpsdata->longitude,gpsdata->altitude,otherval1,otherval2,ANNEE,MOIS,JOURS,HR,MINUTE,SEC);
 80025fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025fc:	f7fd ffa4 	bl	8000548 <__aeabi_f2d>
 8002600:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002604:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002606:	f7fd ff9f 	bl	8000548 <__aeabi_f2d>
 800260a:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800260e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002612:	4618      	mov	r0, r3
 8002614:	f7fd ff98 	bl	8000548 <__aeabi_f2d>
 8002618:	a332      	add	r3, pc, #200	; (adr r3, 80026e4 <csvframe+0x10c>)
 800261a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800261e:	f7fd ffeb 	bl	80005f8 <__aeabi_dmul>
 8002622:	4602      	mov	r2, r0
 8002624:	460b      	mov	r3, r1
 8002626:	ec43 2b18 	vmov	d8, r2, r3
 800262a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800262c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002632:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
 8002636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002638:	69db      	ldr	r3, [r3, #28]
 800263a:	4618      	mov	r0, r3
 800263c:	f7fd ff84 	bl	8000548 <__aeabi_f2d>
 8002640:	4682      	mov	sl, r0
 8002642:	468b      	mov	fp, r1
 8002644:	6a38      	ldr	r0, [r7, #32]
 8002646:	f7fd ff7f 	bl	8000548 <__aeabi_f2d>
 800264a:	4b1f      	ldr	r3, [pc, #124]	; (80026c8 <csvframe+0xf0>)
 800264c:	881b      	ldrh	r3, [r3, #0]
 800264e:	60fb      	str	r3, [r7, #12]
 8002650:	4b1e      	ldr	r3, [pc, #120]	; (80026cc <csvframe+0xf4>)
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	60bb      	str	r3, [r7, #8]
 8002656:	4b1e      	ldr	r3, [pc, #120]	; (80026d0 <csvframe+0xf8>)
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	607b      	str	r3, [r7, #4]
 800265c:	4b1d      	ldr	r3, [pc, #116]	; (80026d4 <csvframe+0xfc>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	461e      	mov	r6, r3
 8002662:	4b1d      	ldr	r3, [pc, #116]	; (80026d8 <csvframe+0x100>)
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	461a      	mov	r2, r3
 8002668:	4b1c      	ldr	r3, [pc, #112]	; (80026dc <csvframe+0x104>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	9315      	str	r3, [sp, #84]	; 0x54
 800266e:	9214      	str	r2, [sp, #80]	; 0x50
 8002670:	9613      	str	r6, [sp, #76]	; 0x4c
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	9212      	str	r2, [sp, #72]	; 0x48
 8002676:	68ba      	ldr	r2, [r7, #8]
 8002678:	9211      	str	r2, [sp, #68]	; 0x44
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	9310      	str	r3, [sp, #64]	; 0x40
 800267e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8002682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002684:	930c      	str	r3, [sp, #48]	; 0x30
 8002686:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800268a:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800268e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8002692:	ed8d 8b04 	vstr	d8, [sp, #16]
 8002696:	ed97 7b04 	vldr	d7, [r7, #16]
 800269a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800269e:	ed97 7b06 	vldr	d7, [r7, #24]
 80026a2:	ed8d 7b00 	vstr	d7, [sp]
 80026a6:	4a0e      	ldr	r2, [pc, #56]	; (80026e0 <csvframe+0x108>)
 80026a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026ac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80026ae:	f013 ff25 	bl	80164fc <sniprintf>
 80026b2:	63f8      	str	r0, [r7, #60]	; 0x3c
	return framesize;
 80026b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3744      	adds	r7, #68	; 0x44
 80026ba:	46bd      	mov	sp, r7
 80026bc:	ecbd 8b02 	vpop	{d8}
 80026c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026c4:	f3af 8000 	nop.w
 80026c8:	2000000a 	.word	0x2000000a
 80026cc:	20000009 	.word	0x20000009
 80026d0:	20000008 	.word	0x20000008
 80026d4:	20000b35 	.word	0x20000b35
 80026d8:	20000b36 	.word	0x20000b36
 80026dc:	20000b34 	.word	0x20000b34
 80026e0:	0801ac5c 	.word	0x0801ac5c
 80026e4:	cccccccd 	.word	0xcccccccd
 80026e8:	400ccccc 	.word	0x400ccccc

080026ec <storeindex>:


void storeindex(void){
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b09c      	sub	sp, #112	; 0x70
 80026f0:	af02      	add	r7, sp, #8
	int writepage=MAX_WRITE_PAGE+1;
 80026f2:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 80026f6:	667b      	str	r3, [r7, #100]	; 0x64
	uint8_t writebuffer[100];
	memset((uint8_t*)writebuffer,'\0',100);
 80026f8:	463b      	mov	r3, r7
 80026fa:	2264      	movs	r2, #100	; 0x64
 80026fc:	2100      	movs	r1, #0
 80026fe:	4618      	mov	r0, r3
 8002700:	f013 ff93 	bl	801662a <memset>
	snprintf((char *)writebuffer,100, "%d$%d$",pageoffset,pagenumber);
 8002704:	4b14      	ldr	r3, [pc, #80]	; (8002758 <storeindex+0x6c>)
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	4b14      	ldr	r3, [pc, #80]	; (800275c <storeindex+0x70>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4638      	mov	r0, r7
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	4613      	mov	r3, r2
 8002712:	4a13      	ldr	r2, [pc, #76]	; (8002760 <storeindex+0x74>)
 8002714:	2164      	movs	r1, #100	; 0x64
 8002716:	f013 fef1 	bl	80164fc <sniprintf>
	SPIF_EraseSector(&hspif1, (int)floor((writepage)/16));
 800271a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800271c:	2b00      	cmp	r3, #0
 800271e:	da00      	bge.n	8002722 <storeindex+0x36>
 8002720:	330f      	adds	r3, #15
 8002722:	111b      	asrs	r3, r3, #4
 8002724:	4618      	mov	r0, r3
 8002726:	f7fd fefd 	bl	8000524 <__aeabi_i2d>
 800272a:	4602      	mov	r2, r0
 800272c:	460b      	mov	r3, r1
 800272e:	4610      	mov	r0, r2
 8002730:	4619      	mov	r1, r3
 8002732:	f7fe fa11 	bl	8000b58 <__aeabi_d2iz>
 8002736:	4603      	mov	r3, r0
 8002738:	4619      	mov	r1, r3
 800273a:	480a      	ldr	r0, [pc, #40]	; (8002764 <storeindex+0x78>)
 800273c:	f011 f979 	bl	8013a32 <SPIF_EraseSector>
	SPIF_WritePage(&hspif1,writepage, (uint8_t *)writebuffer, 100,0);
 8002740:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8002742:	463a      	mov	r2, r7
 8002744:	2300      	movs	r3, #0
 8002746:	9300      	str	r3, [sp, #0]
 8002748:	2364      	movs	r3, #100	; 0x64
 800274a:	4806      	ldr	r0, [pc, #24]	; (8002764 <storeindex+0x78>)
 800274c:	f011 f9f4 	bl	8013b38 <SPIF_WritePage>

}
 8002750:	bf00      	nop
 8002752:	3768      	adds	r7, #104	; 0x68
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	20000944 	.word	0x20000944
 800275c:	20000948 	.word	0x20000948
 8002760:	0801acb0 	.word	0x0801acb0
 8002764:	20000710 	.word	0x20000710

08002768 <getindex>:

void getindex(void){
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af02      	add	r7, sp, #8
	int readpage=MAX_WRITE_PAGE+1;
 800276e:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8002772:	607b      	str	r3, [r7, #4]
	SPIF_ReadPage(&hspif1, readpage, (uint8_t *)indexbuffer, 50, 0);
 8002774:	6879      	ldr	r1, [r7, #4]
 8002776:	2300      	movs	r3, #0
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	2332      	movs	r3, #50	; 0x32
 800277c:	4a2b      	ldr	r2, [pc, #172]	; (800282c <getindex+0xc4>)
 800277e:	482c      	ldr	r0, [pc, #176]	; (8002830 <getindex+0xc8>)
 8002780:	f011 f9f8 	bl	8013b74 <SPIF_ReadPage>
	memset(numbuf1,'$',10);
 8002784:	220a      	movs	r2, #10
 8002786:	2124      	movs	r1, #36	; 0x24
 8002788:	482a      	ldr	r0, [pc, #168]	; (8002834 <getindex+0xcc>)
 800278a:	f013 ff4e 	bl	801662a <memset>
	memset(numbuf2,'$',10);
 800278e:	220a      	movs	r2, #10
 8002790:	2124      	movs	r1, #36	; 0x24
 8002792:	4829      	ldr	r0, [pc, #164]	; (8002838 <getindex+0xd0>)
 8002794:	f013 ff49 	bl	801662a <memset>
	int cnt=0;
 8002798:	2300      	movs	r3, #0
 800279a:	60fb      	str	r3, [r7, #12]
	if((indexbuffer[0]&0x0F)<10 ){
 800279c:	4b23      	ldr	r3, [pc, #140]	; (800282c <getindex+0xc4>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	f003 030f 	and.w	r3, r3, #15
 80027a4:	2b09      	cmp	r3, #9
 80027a6:	dc3a      	bgt.n	800281e <getindex+0xb6>
	while(indexbuffer[cnt]!='$'){
 80027a8:	e00b      	b.n	80027c2 <getindex+0x5a>

			  numbuf1[cnt]=indexbuffer[cnt];
 80027aa:	4a20      	ldr	r2, [pc, #128]	; (800282c <getindex+0xc4>)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	4413      	add	r3, r2
 80027b0:	7819      	ldrb	r1, [r3, #0]
 80027b2:	4a20      	ldr	r2, [pc, #128]	; (8002834 <getindex+0xcc>)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	4413      	add	r3, r2
 80027b8:	460a      	mov	r2, r1
 80027ba:	701a      	strb	r2, [r3, #0]
			  cnt++;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	3301      	adds	r3, #1
 80027c0:	60fb      	str	r3, [r7, #12]
	while(indexbuffer[cnt]!='$'){
 80027c2:	4a1a      	ldr	r2, [pc, #104]	; (800282c <getindex+0xc4>)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4413      	add	r3, r2
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	2b24      	cmp	r3, #36	; 0x24
 80027cc:	d1ed      	bne.n	80027aa <getindex+0x42>
		  }
		  cnt++;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	3301      	adds	r3, #1
 80027d2:	60fb      	str	r3, [r7, #12]
		  int cnt1=0;
 80027d4:	2300      	movs	r3, #0
 80027d6:	60bb      	str	r3, [r7, #8]
		  while(indexbuffer[cnt]!='$'){
 80027d8:	e00e      	b.n	80027f8 <getindex+0x90>

		  		  numbuf2[cnt1]=indexbuffer[cnt];
 80027da:	4a14      	ldr	r2, [pc, #80]	; (800282c <getindex+0xc4>)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	4413      	add	r3, r2
 80027e0:	7819      	ldrb	r1, [r3, #0]
 80027e2:	4a15      	ldr	r2, [pc, #84]	; (8002838 <getindex+0xd0>)
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	4413      	add	r3, r2
 80027e8:	460a      	mov	r2, r1
 80027ea:	701a      	strb	r2, [r3, #0]
		  		  cnt1++;
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	3301      	adds	r3, #1
 80027f0:	60bb      	str	r3, [r7, #8]
		  		  cnt++;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	3301      	adds	r3, #1
 80027f6:	60fb      	str	r3, [r7, #12]
		  while(indexbuffer[cnt]!='$'){
 80027f8:	4a0c      	ldr	r2, [pc, #48]	; (800282c <getindex+0xc4>)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	4413      	add	r3, r2
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	2b24      	cmp	r3, #36	; 0x24
 8002802:	d1ea      	bne.n	80027da <getindex+0x72>
		  	  }

		 pageoffset=atoi((char *)numbuf1);
 8002804:	480b      	ldr	r0, [pc, #44]	; (8002834 <getindex+0xcc>)
 8002806:	f011 ff79 	bl	80146fc <atoi>
 800280a:	4603      	mov	r3, r0
 800280c:	4a0b      	ldr	r2, [pc, #44]	; (800283c <getindex+0xd4>)
 800280e:	6013      	str	r3, [r2, #0]
		 pagenumber=atoi((char *)numbuf2);
 8002810:	4809      	ldr	r0, [pc, #36]	; (8002838 <getindex+0xd0>)
 8002812:	f011 ff73 	bl	80146fc <atoi>
 8002816:	4603      	mov	r3, r0
 8002818:	4a09      	ldr	r2, [pc, #36]	; (8002840 <getindex+0xd8>)
 800281a:	6013      	str	r3, [r2, #0]
	}
	else{
		storeindex();
	}

}
 800281c:	e001      	b.n	8002822 <getindex+0xba>
		storeindex();
 800281e:	f7ff ff65 	bl	80026ec <storeindex>
}
 8002822:	bf00      	nop
 8002824:	3710      	adds	r7, #16
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20000b90 	.word	0x20000b90
 8002830:	20000710 	.word	0x20000710
 8002834:	20000950 	.word	0x20000950
 8002838:	2000095c 	.word	0x2000095c
 800283c:	20000944 	.word	0x20000944
 8002840:	20000948 	.word	0x20000948

08002844 <writebuffertoflash>:

void writebuffertoflash(uint8_t * buffer,int bufferlenght){
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af02      	add	r7, sp, #8
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
	if((pagenumber+1)%16==0){
 800284e:	4b3f      	ldr	r3, [pc, #252]	; (800294c <writebuffertoflash+0x108>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	3301      	adds	r3, #1
 8002854:	f003 030f 	and.w	r3, r3, #15
 8002858:	2b00      	cmp	r3, #0
 800285a:	d11b      	bne.n	8002894 <writebuffertoflash+0x50>
		if(sectoreraseen==0){
 800285c:	4b3c      	ldr	r3, [pc, #240]	; (8002950 <writebuffertoflash+0x10c>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d117      	bne.n	8002894 <writebuffertoflash+0x50>
		SPIF_EraseSector(&hspif1, (int)floor((pagenumber+1)/16));
 8002864:	4b39      	ldr	r3, [pc, #228]	; (800294c <writebuffertoflash+0x108>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	3301      	adds	r3, #1
 800286a:	2b00      	cmp	r3, #0
 800286c:	da00      	bge.n	8002870 <writebuffertoflash+0x2c>
 800286e:	330f      	adds	r3, #15
 8002870:	111b      	asrs	r3, r3, #4
 8002872:	4618      	mov	r0, r3
 8002874:	f7fd fe56 	bl	8000524 <__aeabi_i2d>
 8002878:	4602      	mov	r2, r0
 800287a:	460b      	mov	r3, r1
 800287c:	4610      	mov	r0, r2
 800287e:	4619      	mov	r1, r3
 8002880:	f7fe f96a 	bl	8000b58 <__aeabi_d2iz>
 8002884:	4603      	mov	r3, r0
 8002886:	4619      	mov	r1, r3
 8002888:	4832      	ldr	r0, [pc, #200]	; (8002954 <writebuffertoflash+0x110>)
 800288a:	f011 f8d2 	bl	8013a32 <SPIF_EraseSector>
		sectoreraseen=1;
 800288e:	4b30      	ldr	r3, [pc, #192]	; (8002950 <writebuffertoflash+0x10c>)
 8002890:	2201      	movs	r2, #1
 8002892:	601a      	str	r2, [r3, #0]
		}

		  }
	if(bufferlenght+pageoffset<256){
 8002894:	4b30      	ldr	r3, [pc, #192]	; (8002958 <writebuffertoflash+0x114>)
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	4413      	add	r3, r2
 800289c:	2bff      	cmp	r3, #255	; 0xff
 800289e:	dc11      	bgt.n	80028c4 <writebuffertoflash+0x80>
		SPIF_WritePage(&hspif1,pagenumber, (uint8_t *)buffer, bufferlenght,pageoffset);
 80028a0:	4b2a      	ldr	r3, [pc, #168]	; (800294c <writebuffertoflash+0x108>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4619      	mov	r1, r3
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	4a2b      	ldr	r2, [pc, #172]	; (8002958 <writebuffertoflash+0x114>)
 80028aa:	6812      	ldr	r2, [r2, #0]
 80028ac:	9200      	str	r2, [sp, #0]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	4828      	ldr	r0, [pc, #160]	; (8002954 <writebuffertoflash+0x110>)
 80028b2:	f011 f941 	bl	8013b38 <SPIF_WritePage>
		pageoffset=pageoffset+bufferlenght;
 80028b6:	4b28      	ldr	r3, [pc, #160]	; (8002958 <writebuffertoflash+0x114>)
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	4413      	add	r3, r2
 80028be:	4a26      	ldr	r2, [pc, #152]	; (8002958 <writebuffertoflash+0x114>)
 80028c0:	6013      	str	r3, [r2, #0]
 80028c2:	e03c      	b.n	800293e <writebuffertoflash+0xfa>
	}
	else{
		SPIF_WritePage(&hspif1,pagenumber, (uint8_t *)buffer, 256-pageoffset,pageoffset);
 80028c4:	4b21      	ldr	r3, [pc, #132]	; (800294c <writebuffertoflash+0x108>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4619      	mov	r1, r3
 80028ca:	4b23      	ldr	r3, [pc, #140]	; (8002958 <writebuffertoflash+0x114>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80028d2:	461a      	mov	r2, r3
 80028d4:	4b20      	ldr	r3, [pc, #128]	; (8002958 <writebuffertoflash+0x114>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	4613      	mov	r3, r2
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	481d      	ldr	r0, [pc, #116]	; (8002954 <writebuffertoflash+0x110>)
 80028e0:	f011 f92a 	bl	8013b38 <SPIF_WritePage>
		HAL_Delay(100);
 80028e4:	2064      	movs	r0, #100	; 0x64
 80028e6:	f003 fcc1 	bl	800626c <HAL_Delay>
		SPIF_WritePage(&hspif1,pagenumber+1, (uint8_t *)buffer+(256-pageoffset), bufferlenght-(256-pageoffset),0);
 80028ea:	4b18      	ldr	r3, [pc, #96]	; (800294c <writebuffertoflash+0x108>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	3301      	adds	r3, #1
 80028f0:	4618      	mov	r0, r3
 80028f2:	4b19      	ldr	r3, [pc, #100]	; (8002958 <writebuffertoflash+0x114>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80028fa:	461a      	mov	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	1899      	adds	r1, r3, r2
 8002900:	4b15      	ldr	r3, [pc, #84]	; (8002958 <writebuffertoflash+0x114>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8002908:	683a      	ldr	r2, [r7, #0]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	461a      	mov	r2, r3
 800290e:	2300      	movs	r3, #0
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	4613      	mov	r3, r2
 8002914:	460a      	mov	r2, r1
 8002916:	4601      	mov	r1, r0
 8002918:	480e      	ldr	r0, [pc, #56]	; (8002954 <writebuffertoflash+0x110>)
 800291a:	f011 f90d 	bl	8013b38 <SPIF_WritePage>
		pagenumber=pagenumber+1;
 800291e:	4b0b      	ldr	r3, [pc, #44]	; (800294c <writebuffertoflash+0x108>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	3301      	adds	r3, #1
 8002924:	4a09      	ldr	r2, [pc, #36]	; (800294c <writebuffertoflash+0x108>)
 8002926:	6013      	str	r3, [r2, #0]
		sectoreraseen=0;
 8002928:	4b09      	ldr	r3, [pc, #36]	; (8002950 <writebuffertoflash+0x10c>)
 800292a:	2200      	movs	r2, #0
 800292c:	601a      	str	r2, [r3, #0]
		pageoffset=(bufferlenght-(256-pageoffset));
 800292e:	4b0a      	ldr	r3, [pc, #40]	; (8002958 <writebuffertoflash+0x114>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	4a07      	ldr	r2, [pc, #28]	; (8002958 <writebuffertoflash+0x114>)
 800293c:	6013      	str	r3, [r2, #0]
	}
	storeindex();
 800293e:	f7ff fed5 	bl	80026ec <storeindex>

}
 8002942:	bf00      	nop
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	20000948 	.word	0x20000948
 8002950:	2000094c 	.word	0x2000094c
 8002954:	20000710 	.word	0x20000710
 8002958:	20000944 	.word	0x20000944

0800295c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

extern uint8_t bufferscreen[50];

void ssd1306_Reset(void) {
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
	...

0800296c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800296c:	b580      	push	{r7, lr}
 800296e:	b086      	sub	sp, #24
 8002970:	af04      	add	r7, sp, #16
 8002972:	4603      	mov	r3, r0
 8002974:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002976:	f04f 33ff 	mov.w	r3, #4294967295
 800297a:	9302      	str	r3, [sp, #8]
 800297c:	2301      	movs	r3, #1
 800297e:	9301      	str	r3, [sp, #4]
 8002980:	1dfb      	adds	r3, r7, #7
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	2301      	movs	r3, #1
 8002986:	2200      	movs	r2, #0
 8002988:	2178      	movs	r1, #120	; 0x78
 800298a:	4803      	ldr	r0, [pc, #12]	; (8002998 <ssd1306_WriteCommand+0x2c>)
 800298c:	f005 fd14 	bl	80083b8 <HAL_I2C_Mem_Write>
}
 8002990:	bf00      	nop
 8002992:	3708      	adds	r7, #8
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	20000424 	.word	0x20000424

0800299c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800299c:	b580      	push	{r7, lr}
 800299e:	b086      	sub	sp, #24
 80029a0:	af04      	add	r7, sp, #16
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	f04f 32ff 	mov.w	r2, #4294967295
 80029ae:	9202      	str	r2, [sp, #8]
 80029b0:	9301      	str	r3, [sp, #4]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	9300      	str	r3, [sp, #0]
 80029b6:	2301      	movs	r3, #1
 80029b8:	2240      	movs	r2, #64	; 0x40
 80029ba:	2178      	movs	r1, #120	; 0x78
 80029bc:	4803      	ldr	r0, [pc, #12]	; (80029cc <ssd1306_WriteData+0x30>)
 80029be:	f005 fcfb 	bl	80083b8 <HAL_I2C_Mem_Write>
}
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20000424 	.word	0x20000424

080029d0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80029d4:	f7ff ffc2 	bl	800295c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80029d8:	2064      	movs	r0, #100	; 0x64
 80029da:	f003 fc47 	bl	800626c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80029de:	2000      	movs	r0, #0
 80029e0:	f000 fba0 	bl	8003124 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80029e4:	2020      	movs	r0, #32
 80029e6:	f7ff ffc1 	bl	800296c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80029ea:	2000      	movs	r0, #0
 80029ec:	f7ff ffbe 	bl	800296c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80029f0:	20b0      	movs	r0, #176	; 0xb0
 80029f2:	f7ff ffbb 	bl	800296c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80029f6:	20c8      	movs	r0, #200	; 0xc8
 80029f8:	f7ff ffb8 	bl	800296c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80029fc:	2000      	movs	r0, #0
 80029fe:	f7ff ffb5 	bl	800296c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002a02:	2010      	movs	r0, #16
 8002a04:	f7ff ffb2 	bl	800296c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002a08:	2040      	movs	r0, #64	; 0x40
 8002a0a:	f7ff ffaf 	bl	800296c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002a0e:	20ff      	movs	r0, #255	; 0xff
 8002a10:	f000 fb75 	bl	80030fe <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002a14:	20a1      	movs	r0, #161	; 0xa1
 8002a16:	f7ff ffa9 	bl	800296c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002a1a:	20a6      	movs	r0, #166	; 0xa6
 8002a1c:	f7ff ffa6 	bl	800296c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002a20:	20a8      	movs	r0, #168	; 0xa8
 8002a22:	f7ff ffa3 	bl	800296c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002a26:	203f      	movs	r0, #63	; 0x3f
 8002a28:	f7ff ffa0 	bl	800296c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002a2c:	20a4      	movs	r0, #164	; 0xa4
 8002a2e:	f7ff ff9d 	bl	800296c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002a32:	20d3      	movs	r0, #211	; 0xd3
 8002a34:	f7ff ff9a 	bl	800296c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002a38:	2000      	movs	r0, #0
 8002a3a:	f7ff ff97 	bl	800296c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002a3e:	20d5      	movs	r0, #213	; 0xd5
 8002a40:	f7ff ff94 	bl	800296c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002a44:	20f0      	movs	r0, #240	; 0xf0
 8002a46:	f7ff ff91 	bl	800296c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002a4a:	20d9      	movs	r0, #217	; 0xd9
 8002a4c:	f7ff ff8e 	bl	800296c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002a50:	2022      	movs	r0, #34	; 0x22
 8002a52:	f7ff ff8b 	bl	800296c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002a56:	20da      	movs	r0, #218	; 0xda
 8002a58:	f7ff ff88 	bl	800296c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002a5c:	2012      	movs	r0, #18
 8002a5e:	f7ff ff85 	bl	800296c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002a62:	20db      	movs	r0, #219	; 0xdb
 8002a64:	f7ff ff82 	bl	800296c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002a68:	2020      	movs	r0, #32
 8002a6a:	f7ff ff7f 	bl	800296c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002a6e:	208d      	movs	r0, #141	; 0x8d
 8002a70:	f7ff ff7c 	bl	800296c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002a74:	2014      	movs	r0, #20
 8002a76:	f7ff ff79 	bl	800296c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002a7a:	2001      	movs	r0, #1
 8002a7c:	f000 fb52 	bl	8003124 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002a80:	2000      	movs	r0, #0
 8002a82:	f000 f80f 	bl	8002aa4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002a86:	f000 f825 	bl	8002ad4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002a8a:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <ssd1306_Init+0xd0>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002a90:	4b03      	ldr	r3, [pc, #12]	; (8002aa0 <ssd1306_Init+0xd0>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002a96:	4b02      	ldr	r3, [pc, #8]	; (8002aa0 <ssd1306_Init+0xd0>)
 8002a98:	2201      	movs	r2, #1
 8002a9a:	711a      	strb	r2, [r3, #4]
}
 8002a9c:	bf00      	nop
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	200010b8 	.word	0x200010b8

08002aa4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002aae:	79fb      	ldrb	r3, [r7, #7]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d101      	bne.n	8002ab8 <ssd1306_Fill+0x14>
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	e000      	b.n	8002aba <ssd1306_Fill+0x16>
 8002ab8:	23ff      	movs	r3, #255	; 0xff
 8002aba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002abe:	4619      	mov	r1, r3
 8002ac0:	4803      	ldr	r0, [pc, #12]	; (8002ad0 <ssd1306_Fill+0x2c>)
 8002ac2:	f013 fdb2 	bl	801662a <memset>
}
 8002ac6:	bf00      	nop
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	20000cb8 	.word	0x20000cb8

08002ad4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002ada:	2300      	movs	r3, #0
 8002adc:	71fb      	strb	r3, [r7, #7]
 8002ade:	e016      	b.n	8002b0e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002ae0:	79fb      	ldrb	r3, [r7, #7]
 8002ae2:	3b50      	subs	r3, #80	; 0x50
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff ff40 	bl	800296c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002aec:	2000      	movs	r0, #0
 8002aee:	f7ff ff3d 	bl	800296c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002af2:	2010      	movs	r0, #16
 8002af4:	f7ff ff3a 	bl	800296c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002af8:	79fb      	ldrb	r3, [r7, #7]
 8002afa:	01db      	lsls	r3, r3, #7
 8002afc:	4a08      	ldr	r2, [pc, #32]	; (8002b20 <ssd1306_UpdateScreen+0x4c>)
 8002afe:	4413      	add	r3, r2
 8002b00:	2180      	movs	r1, #128	; 0x80
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7ff ff4a 	bl	800299c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002b08:	79fb      	ldrb	r3, [r7, #7]
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	71fb      	strb	r3, [r7, #7]
 8002b0e:	79fb      	ldrb	r3, [r7, #7]
 8002b10:	2b07      	cmp	r3, #7
 8002b12:	d9e5      	bls.n	8002ae0 <ssd1306_UpdateScreen+0xc>
    }
}
 8002b14:	bf00      	nop
 8002b16:	bf00      	nop
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20000cb8 	.word	0x20000cb8

08002b24 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	71fb      	strb	r3, [r7, #7]
 8002b2e:	460b      	mov	r3, r1
 8002b30:	71bb      	strb	r3, [r7, #6]
 8002b32:	4613      	mov	r3, r2
 8002b34:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	db3d      	blt.n	8002bba <ssd1306_DrawPixel+0x96>
 8002b3e:	79bb      	ldrb	r3, [r7, #6]
 8002b40:	2b3f      	cmp	r3, #63	; 0x3f
 8002b42:	d83a      	bhi.n	8002bba <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002b44:	797b      	ldrb	r3, [r7, #5]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d11a      	bne.n	8002b80 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002b4a:	79fa      	ldrb	r2, [r7, #7]
 8002b4c:	79bb      	ldrb	r3, [r7, #6]
 8002b4e:	08db      	lsrs	r3, r3, #3
 8002b50:	b2d8      	uxtb	r0, r3
 8002b52:	4603      	mov	r3, r0
 8002b54:	01db      	lsls	r3, r3, #7
 8002b56:	4413      	add	r3, r2
 8002b58:	4a1b      	ldr	r2, [pc, #108]	; (8002bc8 <ssd1306_DrawPixel+0xa4>)
 8002b5a:	5cd3      	ldrb	r3, [r2, r3]
 8002b5c:	b25a      	sxtb	r2, r3
 8002b5e:	79bb      	ldrb	r3, [r7, #6]
 8002b60:	f003 0307 	and.w	r3, r3, #7
 8002b64:	2101      	movs	r1, #1
 8002b66:	fa01 f303 	lsl.w	r3, r1, r3
 8002b6a:	b25b      	sxtb	r3, r3
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	b259      	sxtb	r1, r3
 8002b70:	79fa      	ldrb	r2, [r7, #7]
 8002b72:	4603      	mov	r3, r0
 8002b74:	01db      	lsls	r3, r3, #7
 8002b76:	4413      	add	r3, r2
 8002b78:	b2c9      	uxtb	r1, r1
 8002b7a:	4a13      	ldr	r2, [pc, #76]	; (8002bc8 <ssd1306_DrawPixel+0xa4>)
 8002b7c:	54d1      	strb	r1, [r2, r3]
 8002b7e:	e01d      	b.n	8002bbc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002b80:	79fa      	ldrb	r2, [r7, #7]
 8002b82:	79bb      	ldrb	r3, [r7, #6]
 8002b84:	08db      	lsrs	r3, r3, #3
 8002b86:	b2d8      	uxtb	r0, r3
 8002b88:	4603      	mov	r3, r0
 8002b8a:	01db      	lsls	r3, r3, #7
 8002b8c:	4413      	add	r3, r2
 8002b8e:	4a0e      	ldr	r2, [pc, #56]	; (8002bc8 <ssd1306_DrawPixel+0xa4>)
 8002b90:	5cd3      	ldrb	r3, [r2, r3]
 8002b92:	b25a      	sxtb	r2, r3
 8002b94:	79bb      	ldrb	r3, [r7, #6]
 8002b96:	f003 0307 	and.w	r3, r3, #7
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba0:	b25b      	sxtb	r3, r3
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	b25b      	sxtb	r3, r3
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	b259      	sxtb	r1, r3
 8002baa:	79fa      	ldrb	r2, [r7, #7]
 8002bac:	4603      	mov	r3, r0
 8002bae:	01db      	lsls	r3, r3, #7
 8002bb0:	4413      	add	r3, r2
 8002bb2:	b2c9      	uxtb	r1, r1
 8002bb4:	4a04      	ldr	r2, [pc, #16]	; (8002bc8 <ssd1306_DrawPixel+0xa4>)
 8002bb6:	54d1      	strb	r1, [r2, r3]
 8002bb8:	e000      	b.n	8002bbc <ssd1306_DrawPixel+0x98>
        return;
 8002bba:	bf00      	nop
    }
}
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	20000cb8 	.word	0x20000cb8

08002bcc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002bcc:	b590      	push	{r4, r7, lr}
 8002bce:	b089      	sub	sp, #36	; 0x24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	4604      	mov	r4, r0
 8002bd4:	1d38      	adds	r0, r7, #4
 8002bd6:	e880 0006 	stmia.w	r0, {r1, r2}
 8002bda:	461a      	mov	r2, r3
 8002bdc:	4623      	mov	r3, r4
 8002bde:	73fb      	strb	r3, [r7, #15]
 8002be0:	4613      	mov	r3, r2
 8002be2:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002be4:	7bfb      	ldrb	r3, [r7, #15]
 8002be6:	2b1f      	cmp	r3, #31
 8002be8:	d902      	bls.n	8002bf0 <ssd1306_WriteChar+0x24>
 8002bea:	7bfb      	ldrb	r3, [r7, #15]
 8002bec:	2b7e      	cmp	r3, #126	; 0x7e
 8002bee:	d901      	bls.n	8002bf4 <ssd1306_WriteChar+0x28>
        return 0;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	e06d      	b.n	8002cd0 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002bf4:	4b38      	ldr	r3, [pc, #224]	; (8002cd8 <ssd1306_WriteChar+0x10c>)
 8002bf6:	881b      	ldrh	r3, [r3, #0]
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	793b      	ldrb	r3, [r7, #4]
 8002bfc:	4413      	add	r3, r2
 8002bfe:	2b80      	cmp	r3, #128	; 0x80
 8002c00:	dc06      	bgt.n	8002c10 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002c02:	4b35      	ldr	r3, [pc, #212]	; (8002cd8 <ssd1306_WriteChar+0x10c>)
 8002c04:	885b      	ldrh	r3, [r3, #2]
 8002c06:	461a      	mov	r2, r3
 8002c08:	797b      	ldrb	r3, [r7, #5]
 8002c0a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002c0c:	2b40      	cmp	r3, #64	; 0x40
 8002c0e:	dd01      	ble.n	8002c14 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002c10:	2300      	movs	r3, #0
 8002c12:	e05d      	b.n	8002cd0 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002c14:	2300      	movs	r3, #0
 8002c16:	61fb      	str	r3, [r7, #28]
 8002c18:	e04c      	b.n	8002cb4 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002c1a:	68ba      	ldr	r2, [r7, #8]
 8002c1c:	7bfb      	ldrb	r3, [r7, #15]
 8002c1e:	3b20      	subs	r3, #32
 8002c20:	7979      	ldrb	r1, [r7, #5]
 8002c22:	fb01 f303 	mul.w	r3, r1, r3
 8002c26:	4619      	mov	r1, r3
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	440b      	add	r3, r1
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	4413      	add	r3, r2
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002c34:	2300      	movs	r3, #0
 8002c36:	61bb      	str	r3, [r7, #24]
 8002c38:	e034      	b.n	8002ca4 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002c3a:	697a      	ldr	r2, [r7, #20]
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d012      	beq.n	8002c70 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002c4a:	4b23      	ldr	r3, [pc, #140]	; (8002cd8 <ssd1306_WriteChar+0x10c>)
 8002c4c:	881b      	ldrh	r3, [r3, #0]
 8002c4e:	b2da      	uxtb	r2, r3
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	4413      	add	r3, r2
 8002c56:	b2d8      	uxtb	r0, r3
 8002c58:	4b1f      	ldr	r3, [pc, #124]	; (8002cd8 <ssd1306_WriteChar+0x10c>)
 8002c5a:	885b      	ldrh	r3, [r3, #2]
 8002c5c:	b2da      	uxtb	r2, r3
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	4413      	add	r3, r2
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	7bba      	ldrb	r2, [r7, #14]
 8002c68:	4619      	mov	r1, r3
 8002c6a:	f7ff ff5b 	bl	8002b24 <ssd1306_DrawPixel>
 8002c6e:	e016      	b.n	8002c9e <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002c70:	4b19      	ldr	r3, [pc, #100]	; (8002cd8 <ssd1306_WriteChar+0x10c>)
 8002c72:	881b      	ldrh	r3, [r3, #0]
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	4413      	add	r3, r2
 8002c7c:	b2d8      	uxtb	r0, r3
 8002c7e:	4b16      	ldr	r3, [pc, #88]	; (8002cd8 <ssd1306_WriteChar+0x10c>)
 8002c80:	885b      	ldrh	r3, [r3, #2]
 8002c82:	b2da      	uxtb	r2, r3
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	4413      	add	r3, r2
 8002c8a:	b2d9      	uxtb	r1, r3
 8002c8c:	7bbb      	ldrb	r3, [r7, #14]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	bf0c      	ite	eq
 8002c92:	2301      	moveq	r3, #1
 8002c94:	2300      	movne	r3, #0
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	461a      	mov	r2, r3
 8002c9a:	f7ff ff43 	bl	8002b24 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	61bb      	str	r3, [r7, #24]
 8002ca4:	793b      	ldrb	r3, [r7, #4]
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d3c5      	bcc.n	8002c3a <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	61fb      	str	r3, [r7, #28]
 8002cb4:	797b      	ldrb	r3, [r7, #5]
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d3ad      	bcc.n	8002c1a <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002cbe:	4b06      	ldr	r3, [pc, #24]	; (8002cd8 <ssd1306_WriteChar+0x10c>)
 8002cc0:	881a      	ldrh	r2, [r3, #0]
 8002cc2:	793b      	ldrb	r3, [r7, #4]
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	4413      	add	r3, r2
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	4b03      	ldr	r3, [pc, #12]	; (8002cd8 <ssd1306_WriteChar+0x10c>)
 8002ccc:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3724      	adds	r7, #36	; 0x24
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd90      	pop	{r4, r7, pc}
 8002cd8:	200010b8 	.word	0x200010b8

08002cdc <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	1d38      	adds	r0, r7, #4
 8002ce6:	e880 0006 	stmia.w	r0, {r1, r2}
 8002cea:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8002cec:	e012      	b.n	8002d14 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	7818      	ldrb	r0, [r3, #0]
 8002cf2:	78fb      	ldrb	r3, [r7, #3]
 8002cf4:	1d3a      	adds	r2, r7, #4
 8002cf6:	ca06      	ldmia	r2, {r1, r2}
 8002cf8:	f7ff ff68 	bl	8002bcc <ssd1306_WriteChar>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	461a      	mov	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d002      	beq.n	8002d0e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	e008      	b.n	8002d20 <ssd1306_WriteString+0x44>
        }
        str++;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	3301      	adds	r3, #1
 8002d12:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d1e8      	bne.n	8002cee <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	781b      	ldrb	r3, [r3, #0]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3710      	adds	r7, #16
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	460a      	mov	r2, r1
 8002d32:	71fb      	strb	r3, [r7, #7]
 8002d34:	4613      	mov	r3, r2
 8002d36:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	4b05      	ldr	r3, [pc, #20]	; (8002d54 <ssd1306_SetCursor+0x2c>)
 8002d3e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002d40:	79bb      	ldrb	r3, [r7, #6]
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	4b03      	ldr	r3, [pc, #12]	; (8002d54 <ssd1306_SetCursor+0x2c>)
 8002d46:	805a      	strh	r2, [r3, #2]
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr
 8002d54:	200010b8 	.word	0x200010b8

08002d58 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002d58:	b590      	push	{r4, r7, lr}
 8002d5a:	b089      	sub	sp, #36	; 0x24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	4604      	mov	r4, r0
 8002d60:	4608      	mov	r0, r1
 8002d62:	4611      	mov	r1, r2
 8002d64:	461a      	mov	r2, r3
 8002d66:	4623      	mov	r3, r4
 8002d68:	71fb      	strb	r3, [r7, #7]
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	71bb      	strb	r3, [r7, #6]
 8002d6e:	460b      	mov	r3, r1
 8002d70:	717b      	strb	r3, [r7, #5]
 8002d72:	4613      	mov	r3, r2
 8002d74:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8002d76:	797a      	ldrb	r2, [r7, #5]
 8002d78:	79fb      	ldrb	r3, [r7, #7]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	bfb8      	it	lt
 8002d80:	425b      	neglt	r3, r3
 8002d82:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8002d84:	793a      	ldrb	r2, [r7, #4]
 8002d86:	79bb      	ldrb	r3, [r7, #6]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	bfb8      	it	lt
 8002d8e:	425b      	neglt	r3, r3
 8002d90:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002d92:	79fa      	ldrb	r2, [r7, #7]
 8002d94:	797b      	ldrb	r3, [r7, #5]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d201      	bcs.n	8002d9e <ssd1306_Line+0x46>
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e001      	b.n	8002da2 <ssd1306_Line+0x4a>
 8002d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002da2:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002da4:	79ba      	ldrb	r2, [r7, #6]
 8002da6:	793b      	ldrb	r3, [r7, #4]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d201      	bcs.n	8002db0 <ssd1306_Line+0x58>
 8002dac:	2301      	movs	r3, #1
 8002dae:	e001      	b.n	8002db4 <ssd1306_Line+0x5c>
 8002db0:	f04f 33ff 	mov.w	r3, #4294967295
 8002db4:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8002dbe:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002dc2:	7939      	ldrb	r1, [r7, #4]
 8002dc4:	797b      	ldrb	r3, [r7, #5]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff feac 	bl	8002b24 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8002dcc:	e024      	b.n	8002e18 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8002dce:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002dd2:	79b9      	ldrb	r1, [r7, #6]
 8002dd4:	79fb      	ldrb	r3, [r7, #7]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7ff fea4 	bl	8002b24 <ssd1306_DrawPixel>
        error2 = error * 2;
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	425b      	negs	r3, r3
 8002de6:	68ba      	ldr	r2, [r7, #8]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	dd08      	ble.n	8002dfe <ssd1306_Line+0xa6>
            error -= deltaY;
 8002dec:	69fa      	ldr	r2, [r7, #28]
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	b2da      	uxtb	r2, r3
 8002df8:	79fb      	ldrb	r3, [r7, #7]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	da08      	bge.n	8002e18 <ssd1306_Line+0xc0>
            error += deltaX;
 8002e06:	69fa      	ldr	r2, [r7, #28]
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	b2da      	uxtb	r2, r3
 8002e12:	79bb      	ldrb	r3, [r7, #6]
 8002e14:	4413      	add	r3, r2
 8002e16:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8002e18:	79fa      	ldrb	r2, [r7, #7]
 8002e1a:	797b      	ldrb	r3, [r7, #5]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d1d6      	bne.n	8002dce <ssd1306_Line+0x76>
 8002e20:	79ba      	ldrb	r2, [r7, #6]
 8002e22:	793b      	ldrb	r3, [r7, #4]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d1d2      	bne.n	8002dce <ssd1306_Line+0x76>
        }
    }
    return;
 8002e28:	bf00      	nop
}
 8002e2a:	3724      	adds	r7, #36	; 0x24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd90      	pop	{r4, r7, pc}

08002e30 <ssd1306_DrawCircle>:
    ssd1306_Line(x,y,xp2,yp2,color);
    return;
}

/* Draw circle by Bresenhem's algorithm */
void ssd1306_DrawCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 8002e30:	b590      	push	{r4, r7, lr}
 8002e32:	b087      	sub	sp, #28
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	4604      	mov	r4, r0
 8002e38:	4608      	mov	r0, r1
 8002e3a:	4611      	mov	r1, r2
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	4623      	mov	r3, r4
 8002e40:	71fb      	strb	r3, [r7, #7]
 8002e42:	4603      	mov	r3, r0
 8002e44:	71bb      	strb	r3, [r7, #6]
 8002e46:	460b      	mov	r3, r1
 8002e48:	717b      	strb	r3, [r7, #5]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 8002e4e:	797b      	ldrb	r3, [r7, #5]
 8002e50:	425b      	negs	r3, r3
 8002e52:	617b      	str	r3, [r7, #20]
    int32_t y = 0;
 8002e54:	2300      	movs	r3, #0
 8002e56:	613b      	str	r3, [r7, #16]
    int32_t err = 2 - 2 * par_r;
 8002e58:	797b      	ldrb	r3, [r7, #5]
 8002e5a:	f1c3 0301 	rsb	r3, r3, #1
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	60fb      	str	r3, [r7, #12]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 8002e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	db65      	blt.n	8002f36 <ssd1306_DrawCircle+0x106>
 8002e6a:	79bb      	ldrb	r3, [r7, #6]
 8002e6c:	2b3f      	cmp	r3, #63	; 0x3f
 8002e6e:	d862      	bhi.n	8002f36 <ssd1306_DrawCircle+0x106>
        return;
    }

    do {
        ssd1306_DrawPixel(par_x - x, par_y + y, par_color);
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	79fa      	ldrb	r2, [r7, #7]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	b2d8      	uxtb	r0, r3
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	b2da      	uxtb	r2, r3
 8002e7e:	79bb      	ldrb	r3, [r7, #6]
 8002e80:	4413      	add	r3, r2
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	793a      	ldrb	r2, [r7, #4]
 8002e86:	4619      	mov	r1, r3
 8002e88:	f7ff fe4c 	bl	8002b24 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y + y, par_color);
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	b2da      	uxtb	r2, r3
 8002e90:	79fb      	ldrb	r3, [r7, #7]
 8002e92:	4413      	add	r3, r2
 8002e94:	b2d8      	uxtb	r0, r3
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	b2da      	uxtb	r2, r3
 8002e9a:	79bb      	ldrb	r3, [r7, #6]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	793a      	ldrb	r2, [r7, #4]
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	f7ff fe3e 	bl	8002b24 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y - y, par_color);
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	b2da      	uxtb	r2, r3
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	4413      	add	r3, r2
 8002eb0:	b2d8      	uxtb	r0, r3
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	79ba      	ldrb	r2, [r7, #6]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	793a      	ldrb	r2, [r7, #4]
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	f7ff fe30 	bl	8002b24 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x - x, par_y - y, par_color);
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	79fa      	ldrb	r2, [r7, #7]
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	b2d8      	uxtb	r0, r3
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	79ba      	ldrb	r2, [r7, #6]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	793a      	ldrb	r2, [r7, #4]
 8002eda:	4619      	mov	r1, r3
 8002edc:	f7ff fe22 	bl	8002b24 <ssd1306_DrawPixel>
        e2 = err;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	60bb      	str	r3, [r7, #8]

        if (e2 <= y) {
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	dc13      	bgt.n	8002f14 <ssd1306_DrawCircle+0xe4>
            y++;
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	3301      	adds	r3, #1
 8002ef0:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	68fa      	ldr	r2, [r7, #12]
 8002efa:	4413      	add	r3, r2
 8002efc:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	425b      	negs	r3, r3
 8002f02:	693a      	ldr	r2, [r7, #16]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d105      	bne.n	8002f14 <ssd1306_DrawCircle+0xe4>
 8002f08:	68ba      	ldr	r2, [r7, #8]
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	dc01      	bgt.n	8002f14 <ssd1306_DrawCircle+0xe4>
                e2 = 0;
 8002f10:	2300      	movs	r3, #0
 8002f12:	60bb      	str	r3, [r7, #8]
            }
        }

        if (e2 > x) {
 8002f14:	68ba      	ldr	r2, [r7, #8]
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	dd08      	ble.n	8002f2e <ssd1306_DrawCircle+0xfe>
            x++;
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	3301      	adds	r3, #1
 8002f20:	617b      	str	r3, [r7, #20]
            err = err + (x * 2 + 1);
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	3301      	adds	r3, #1
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	60fb      	str	r3, [r7, #12]
        }
    } while (x <= 0);
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	dd9d      	ble.n	8002e70 <ssd1306_DrawCircle+0x40>

    return;
 8002f34:	e000      	b.n	8002f38 <ssd1306_DrawCircle+0x108>
        return;
 8002f36:	bf00      	nop
}
 8002f38:	371c      	adds	r7, #28
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd90      	pop	{r4, r7, pc}

08002f3e <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002f3e:	b590      	push	{r4, r7, lr}
 8002f40:	b085      	sub	sp, #20
 8002f42:	af02      	add	r7, sp, #8
 8002f44:	4604      	mov	r4, r0
 8002f46:	4608      	mov	r0, r1
 8002f48:	4611      	mov	r1, r2
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	4623      	mov	r3, r4
 8002f4e:	71fb      	strb	r3, [r7, #7]
 8002f50:	4603      	mov	r3, r0
 8002f52:	71bb      	strb	r3, [r7, #6]
 8002f54:	460b      	mov	r3, r1
 8002f56:	717b      	strb	r3, [r7, #5]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8002f5c:	79bc      	ldrb	r4, [r7, #6]
 8002f5e:	797a      	ldrb	r2, [r7, #5]
 8002f60:	79b9      	ldrb	r1, [r7, #6]
 8002f62:	79f8      	ldrb	r0, [r7, #7]
 8002f64:	7e3b      	ldrb	r3, [r7, #24]
 8002f66:	9300      	str	r3, [sp, #0]
 8002f68:	4623      	mov	r3, r4
 8002f6a:	f7ff fef5 	bl	8002d58 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8002f6e:	793c      	ldrb	r4, [r7, #4]
 8002f70:	797a      	ldrb	r2, [r7, #5]
 8002f72:	79b9      	ldrb	r1, [r7, #6]
 8002f74:	7978      	ldrb	r0, [r7, #5]
 8002f76:	7e3b      	ldrb	r3, [r7, #24]
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	4623      	mov	r3, r4
 8002f7c:	f7ff feec 	bl	8002d58 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8002f80:	793c      	ldrb	r4, [r7, #4]
 8002f82:	79fa      	ldrb	r2, [r7, #7]
 8002f84:	7939      	ldrb	r1, [r7, #4]
 8002f86:	7978      	ldrb	r0, [r7, #5]
 8002f88:	7e3b      	ldrb	r3, [r7, #24]
 8002f8a:	9300      	str	r3, [sp, #0]
 8002f8c:	4623      	mov	r3, r4
 8002f8e:	f7ff fee3 	bl	8002d58 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8002f92:	79bc      	ldrb	r4, [r7, #6]
 8002f94:	79fa      	ldrb	r2, [r7, #7]
 8002f96:	7939      	ldrb	r1, [r7, #4]
 8002f98:	79f8      	ldrb	r0, [r7, #7]
 8002f9a:	7e3b      	ldrb	r3, [r7, #24]
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	4623      	mov	r3, r4
 8002fa0:	f7ff feda 	bl	8002d58 <ssd1306_Line>

    return;
 8002fa4:	bf00      	nop
}
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd90      	pop	{r4, r7, pc}

08002fac <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002fac:	b590      	push	{r4, r7, lr}
 8002fae:	b085      	sub	sp, #20
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	4604      	mov	r4, r0
 8002fb4:	4608      	mov	r0, r1
 8002fb6:	4611      	mov	r1, r2
 8002fb8:	461a      	mov	r2, r3
 8002fba:	4623      	mov	r3, r4
 8002fbc:	71fb      	strb	r3, [r7, #7]
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	71bb      	strb	r3, [r7, #6]
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	717b      	strb	r3, [r7, #5]
 8002fc6:	4613      	mov	r3, r2
 8002fc8:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8002fca:	79fa      	ldrb	r2, [r7, #7]
 8002fcc:	797b      	ldrb	r3, [r7, #5]
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	bf28      	it	cs
 8002fd2:	4613      	movcs	r3, r2
 8002fd4:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8002fd6:	797a      	ldrb	r2, [r7, #5]
 8002fd8:	79fb      	ldrb	r3, [r7, #7]
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	bf38      	it	cc
 8002fde:	4613      	movcc	r3, r2
 8002fe0:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8002fe2:	79ba      	ldrb	r2, [r7, #6]
 8002fe4:	793b      	ldrb	r3, [r7, #4]
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	bf28      	it	cs
 8002fea:	4613      	movcs	r3, r2
 8002fec:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8002fee:	793a      	ldrb	r2, [r7, #4]
 8002ff0:	79bb      	ldrb	r3, [r7, #6]
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	bf38      	it	cc
 8002ff6:	4613      	movcc	r3, r2
 8002ff8:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002ffa:	7afb      	ldrb	r3, [r7, #11]
 8002ffc:	73fb      	strb	r3, [r7, #15]
 8002ffe:	e017      	b.n	8003030 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8003000:	7b7b      	ldrb	r3, [r7, #13]
 8003002:	73bb      	strb	r3, [r7, #14]
 8003004:	e009      	b.n	800301a <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8003006:	f897 2020 	ldrb.w	r2, [r7, #32]
 800300a:	7bf9      	ldrb	r1, [r7, #15]
 800300c:	7bbb      	ldrb	r3, [r7, #14]
 800300e:	4618      	mov	r0, r3
 8003010:	f7ff fd88 	bl	8002b24 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8003014:	7bbb      	ldrb	r3, [r7, #14]
 8003016:	3301      	adds	r3, #1
 8003018:	73bb      	strb	r3, [r7, #14]
 800301a:	7bba      	ldrb	r2, [r7, #14]
 800301c:	7b3b      	ldrb	r3, [r7, #12]
 800301e:	429a      	cmp	r2, r3
 8003020:	d803      	bhi.n	800302a <ssd1306_FillRectangle+0x7e>
 8003022:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003026:	2b00      	cmp	r3, #0
 8003028:	daed      	bge.n	8003006 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 800302a:	7bfb      	ldrb	r3, [r7, #15]
 800302c:	3301      	adds	r3, #1
 800302e:	73fb      	strb	r3, [r7, #15]
 8003030:	7bfa      	ldrb	r2, [r7, #15]
 8003032:	7abb      	ldrb	r3, [r7, #10]
 8003034:	429a      	cmp	r2, r3
 8003036:	d803      	bhi.n	8003040 <ssd1306_FillRectangle+0x94>
 8003038:	7bfb      	ldrb	r3, [r7, #15]
 800303a:	2b3f      	cmp	r3, #63	; 0x3f
 800303c:	d9e0      	bls.n	8003000 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 800303e:	bf00      	nop
 8003040:	bf00      	nop
}
 8003042:	3714      	adds	r7, #20
 8003044:	46bd      	mov	sp, r7
 8003046:	bd90      	pop	{r4, r7, pc}

08003048 <ssd1306_DrawBitmap>:

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	603a      	str	r2, [r7, #0]
 8003050:	461a      	mov	r2, r3
 8003052:	4603      	mov	r3, r0
 8003054:	71fb      	strb	r3, [r7, #7]
 8003056:	460b      	mov	r3, r1
 8003058:	71bb      	strb	r3, [r7, #6]
 800305a:	4613      	mov	r3, r2
 800305c:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 800305e:	797b      	ldrb	r3, [r7, #5]
 8003060:	3307      	adds	r3, #7
 8003062:	2b00      	cmp	r3, #0
 8003064:	da00      	bge.n	8003068 <ssd1306_DrawBitmap+0x20>
 8003066:	3307      	adds	r3, #7
 8003068:	10db      	asrs	r3, r3, #3
 800306a:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 800306c:	2300      	movs	r3, #0
 800306e:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003074:	2b00      	cmp	r3, #0
 8003076:	db3e      	blt.n	80030f6 <ssd1306_DrawBitmap+0xae>
 8003078:	79bb      	ldrb	r3, [r7, #6]
 800307a:	2b3f      	cmp	r3, #63	; 0x3f
 800307c:	d83b      	bhi.n	80030f6 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 800307e:	2300      	movs	r3, #0
 8003080:	73bb      	strb	r3, [r7, #14]
 8003082:	e033      	b.n	80030ec <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8003084:	2300      	movs	r3, #0
 8003086:	737b      	strb	r3, [r7, #13]
 8003088:	e026      	b.n	80030d8 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 800308a:	7b7b      	ldrb	r3, [r7, #13]
 800308c:	f003 0307 	and.w	r3, r3, #7
 8003090:	2b00      	cmp	r3, #0
 8003092:	d003      	beq.n	800309c <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8003094:	7bfb      	ldrb	r3, [r7, #15]
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	73fb      	strb	r3, [r7, #15]
 800309a:	e00d      	b.n	80030b8 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 800309c:	7bbb      	ldrb	r3, [r7, #14]
 800309e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80030a2:	fb02 f303 	mul.w	r3, r2, r3
 80030a6:	7b7a      	ldrb	r2, [r7, #13]
 80030a8:	08d2      	lsrs	r2, r2, #3
 80030aa:	b2d2      	uxtb	r2, r2
 80030ac:	4413      	add	r3, r2
 80030ae:	461a      	mov	r2, r3
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	4413      	add	r3, r2
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 80030b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	da08      	bge.n	80030d2 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 80030c0:	79fa      	ldrb	r2, [r7, #7]
 80030c2:	7b7b      	ldrb	r3, [r7, #13]
 80030c4:	4413      	add	r3, r2
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	7f3a      	ldrb	r2, [r7, #28]
 80030ca:	79b9      	ldrb	r1, [r7, #6]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff fd29 	bl	8002b24 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 80030d2:	7b7b      	ldrb	r3, [r7, #13]
 80030d4:	3301      	adds	r3, #1
 80030d6:	737b      	strb	r3, [r7, #13]
 80030d8:	7b7a      	ldrb	r2, [r7, #13]
 80030da:	797b      	ldrb	r3, [r7, #5]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d3d4      	bcc.n	800308a <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 80030e0:	7bbb      	ldrb	r3, [r7, #14]
 80030e2:	3301      	adds	r3, #1
 80030e4:	73bb      	strb	r3, [r7, #14]
 80030e6:	79bb      	ldrb	r3, [r7, #6]
 80030e8:	3301      	adds	r3, #1
 80030ea:	71bb      	strb	r3, [r7, #6]
 80030ec:	7bba      	ldrb	r2, [r7, #14]
 80030ee:	7e3b      	ldrb	r3, [r7, #24]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d3c7      	bcc.n	8003084 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 80030f4:	e000      	b.n	80030f8 <ssd1306_DrawBitmap+0xb0>
        return;
 80030f6:	bf00      	nop
}
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 80030fe:	b580      	push	{r7, lr}
 8003100:	b084      	sub	sp, #16
 8003102:	af00      	add	r7, sp, #0
 8003104:	4603      	mov	r3, r0
 8003106:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003108:	2381      	movs	r3, #129	; 0x81
 800310a:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800310c:	7bfb      	ldrb	r3, [r7, #15]
 800310e:	4618      	mov	r0, r3
 8003110:	f7ff fc2c 	bl	800296c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	4618      	mov	r0, r3
 8003118:	f7ff fc28 	bl	800296c <ssd1306_WriteCommand>
}
 800311c:	bf00      	nop
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	4603      	mov	r3, r0
 800312c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800312e:	79fb      	ldrb	r3, [r7, #7]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d005      	beq.n	8003140 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003134:	23af      	movs	r3, #175	; 0xaf
 8003136:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003138:	4b08      	ldr	r3, [pc, #32]	; (800315c <ssd1306_SetDisplayOn+0x38>)
 800313a:	2201      	movs	r2, #1
 800313c:	715a      	strb	r2, [r3, #5]
 800313e:	e004      	b.n	800314a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003140:	23ae      	movs	r3, #174	; 0xae
 8003142:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003144:	4b05      	ldr	r3, [pc, #20]	; (800315c <ssd1306_SetDisplayOn+0x38>)
 8003146:	2200      	movs	r2, #0
 8003148:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800314a:	7bfb      	ldrb	r3, [r7, #15]
 800314c:	4618      	mov	r0, r3
 800314e:	f7ff fc0d 	bl	800296c <ssd1306_WriteCommand>
}
 8003152:	bf00      	nop
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	200010b8 	.word	0x200010b8

08003160 <batterygauge>:



}

void batterygauge(float vbat,int x, int y,int currentsquare){
 8003160:	b590      	push	{r4, r7, lr}
 8003162:	b087      	sub	sp, #28
 8003164:	af02      	add	r7, sp, #8
 8003166:	ed87 0a03 	vstr	s0, [r7, #12]
 800316a:	60b8      	str	r0, [r7, #8]
 800316c:	6079      	str	r1, [r7, #4]
 800316e:	603a      	str	r2, [r7, #0]
	ssd1306_Line(x+15,y+1,x+15,y+5, White);
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	b2db      	uxtb	r3, r3
 8003174:	330f      	adds	r3, #15
 8003176:	b2d8      	uxtb	r0, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	b2db      	uxtb	r3, r3
 800317c:	3301      	adds	r3, #1
 800317e:	b2d9      	uxtb	r1, r3
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	b2db      	uxtb	r3, r3
 8003184:	330f      	adds	r3, #15
 8003186:	b2da      	uxtb	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	b2db      	uxtb	r3, r3
 800318c:	3305      	adds	r3, #5
 800318e:	b2db      	uxtb	r3, r3
 8003190:	2401      	movs	r4, #1
 8003192:	9400      	str	r4, [sp, #0]
 8003194:	f7ff fde0 	bl	8002d58 <ssd1306_Line>
	ssd1306_Line(x+16,y+1,x+16,y+5, White);
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	b2db      	uxtb	r3, r3
 800319c:	3310      	adds	r3, #16
 800319e:	b2d8      	uxtb	r0, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	3301      	adds	r3, #1
 80031a6:	b2d9      	uxtb	r1, r3
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	3310      	adds	r3, #16
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	3305      	adds	r3, #5
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	2401      	movs	r4, #1
 80031ba:	9400      	str	r4, [sp, #0]
 80031bc:	f7ff fdcc 	bl	8002d58 <ssd1306_Line>
	ssd1306_DrawRectangle(x, y, x+14, y+6, White);
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	b2d8      	uxtb	r0, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	b2d9      	uxtb	r1, r3
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	330e      	adds	r3, #14
 80031ce:	b2da      	uxtb	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	3306      	adds	r3, #6
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	2401      	movs	r4, #1
 80031da:	9400      	str	r4, [sp, #0]
 80031dc:	f7ff feaf 	bl	8002f3e <ssd1306_DrawRectangle>
	if(vbat<=3.7){
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f7fd f9b1 	bl	8000548 <__aeabi_f2d>
 80031e6:	a396      	add	r3, pc, #600	; (adr r3, 8003440 <batterygauge+0x2e0>)
 80031e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ec:	f7fd fc80 	bl	8000af0 <__aeabi_dcmple>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d02a      	beq.n	800324c <batterygauge+0xec>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	3302      	adds	r3, #2
 80031fc:	b2d8      	uxtb	r0, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	b2db      	uxtb	r3, r3
 8003202:	3302      	adds	r3, #2
 8003204:	b2d9      	uxtb	r1, r3
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	b2db      	uxtb	r3, r3
 800320a:	3303      	adds	r3, #3
 800320c:	b2da      	uxtb	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	b2db      	uxtb	r3, r3
 8003212:	3304      	adds	r3, #4
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2401      	movs	r4, #1
 8003218:	9400      	str	r4, [sp, #0]
 800321a:	f7ff fe90 	bl	8002f3e <ssd1306_DrawRectangle>
		if(currentsquare==1){
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d113      	bne.n	800324c <batterygauge+0xec>
			ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	b2db      	uxtb	r3, r3
 8003228:	3302      	adds	r3, #2
 800322a:	b2d8      	uxtb	r0, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	b2db      	uxtb	r3, r3
 8003230:	3302      	adds	r3, #2
 8003232:	b2d9      	uxtb	r1, r3
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	b2db      	uxtb	r3, r3
 8003238:	3303      	adds	r3, #3
 800323a:	b2da      	uxtb	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	b2db      	uxtb	r3, r3
 8003240:	3304      	adds	r3, #4
 8003242:	b2db      	uxtb	r3, r3
 8003244:	2401      	movs	r4, #1
 8003246:	9400      	str	r4, [sp, #0]
 8003248:	f7ff fe79 	bl	8002f3e <ssd1306_DrawRectangle>
		}
		else{

		}
	}
	if(vbat>3.7 && vbat<= 3.9){
 800324c:	68f8      	ldr	r0, [r7, #12]
 800324e:	f7fd f97b 	bl	8000548 <__aeabi_f2d>
 8003252:	a37b      	add	r3, pc, #492	; (adr r3, 8003440 <batterygauge+0x2e0>)
 8003254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003258:	f7fd fc5e 	bl	8000b18 <__aeabi_dcmpgt>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d035      	beq.n	80032ce <batterygauge+0x16e>
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f7fd f970 	bl	8000548 <__aeabi_f2d>
 8003268:	a377      	add	r3, pc, #476	; (adr r3, 8003448 <batterygauge+0x2e8>)
 800326a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326e:	f7fd fc3f 	bl	8000af0 <__aeabi_dcmple>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d02a      	beq.n	80032ce <batterygauge+0x16e>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	b2db      	uxtb	r3, r3
 800327c:	3302      	adds	r3, #2
 800327e:	b2d8      	uxtb	r0, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	b2db      	uxtb	r3, r3
 8003284:	3302      	adds	r3, #2
 8003286:	b2d9      	uxtb	r1, r3
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	b2db      	uxtb	r3, r3
 800328c:	3303      	adds	r3, #3
 800328e:	b2da      	uxtb	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	b2db      	uxtb	r3, r3
 8003294:	3304      	adds	r3, #4
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2401      	movs	r4, #1
 800329a:	9400      	str	r4, [sp, #0]
 800329c:	f7ff fe4f 	bl	8002f3e <ssd1306_DrawRectangle>
		if(currentsquare==1){
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d113      	bne.n	80032ce <batterygauge+0x16e>
			ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	3305      	adds	r3, #5
 80032ac:	b2d8      	uxtb	r0, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	3302      	adds	r3, #2
 80032b4:	b2d9      	uxtb	r1, r3
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	3306      	adds	r3, #6
 80032bc:	b2da      	uxtb	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	3304      	adds	r3, #4
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2401      	movs	r4, #1
 80032c8:	9400      	str	r4, [sp, #0]
 80032ca:	f7ff fe38 	bl	8002f3e <ssd1306_DrawRectangle>
				else{

				}

	}
	if(vbat>3.9 && vbat<=4.1){
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	f7fd f93a 	bl	8000548 <__aeabi_f2d>
 80032d4:	a35c      	add	r3, pc, #368	; (adr r3, 8003448 <batterygauge+0x2e8>)
 80032d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032da:	f7fd fc1d 	bl	8000b18 <__aeabi_dcmpgt>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d049      	beq.n	8003378 <batterygauge+0x218>
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f7fd f92f 	bl	8000548 <__aeabi_f2d>
 80032ea:	a359      	add	r3, pc, #356	; (adr r3, 8003450 <batterygauge+0x2f0>)
 80032ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032f0:	f7fd fbfe 	bl	8000af0 <__aeabi_dcmple>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d03e      	beq.n	8003378 <batterygauge+0x218>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	3302      	adds	r3, #2
 8003300:	b2d8      	uxtb	r0, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	b2db      	uxtb	r3, r3
 8003306:	3302      	adds	r3, #2
 8003308:	b2d9      	uxtb	r1, r3
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	b2db      	uxtb	r3, r3
 800330e:	3303      	adds	r3, #3
 8003310:	b2da      	uxtb	r2, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	b2db      	uxtb	r3, r3
 8003316:	3304      	adds	r3, #4
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2401      	movs	r4, #1
 800331c:	9400      	str	r4, [sp, #0]
 800331e:	f7ff fe0e 	bl	8002f3e <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	b2db      	uxtb	r3, r3
 8003326:	3305      	adds	r3, #5
 8003328:	b2d8      	uxtb	r0, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	b2db      	uxtb	r3, r3
 800332e:	3302      	adds	r3, #2
 8003330:	b2d9      	uxtb	r1, r3
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	b2db      	uxtb	r3, r3
 8003336:	3306      	adds	r3, #6
 8003338:	b2da      	uxtb	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	3304      	adds	r3, #4
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2401      	movs	r4, #1
 8003344:	9400      	str	r4, [sp, #0]
 8003346:	f7ff fdfa 	bl	8002f3e <ssd1306_DrawRectangle>

		if(currentsquare==1){
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	2b01      	cmp	r3, #1
 800334e:	d113      	bne.n	8003378 <batterygauge+0x218>
			ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	b2db      	uxtb	r3, r3
 8003354:	3308      	adds	r3, #8
 8003356:	b2d8      	uxtb	r0, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	b2db      	uxtb	r3, r3
 800335c:	3302      	adds	r3, #2
 800335e:	b2d9      	uxtb	r1, r3
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	b2db      	uxtb	r3, r3
 8003364:	3309      	adds	r3, #9
 8003366:	b2da      	uxtb	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	b2db      	uxtb	r3, r3
 800336c:	3304      	adds	r3, #4
 800336e:	b2db      	uxtb	r3, r3
 8003370:	2401      	movs	r4, #1
 8003372:	9400      	str	r4, [sp, #0]
 8003374:	f7ff fde3 	bl	8002f3e <ssd1306_DrawRectangle>
				else{

				}
	}

	if(vbat>4.1){
 8003378:	68f8      	ldr	r0, [r7, #12]
 800337a:	f7fd f8e5 	bl	8000548 <__aeabi_f2d>
 800337e:	a334      	add	r3, pc, #208	; (adr r3, 8003450 <batterygauge+0x2f0>)
 8003380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003384:	f7fd fbc8 	bl	8000b18 <__aeabi_dcmpgt>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d100      	bne.n	8003390 <batterygauge+0x230>
	}




}
 800338e:	e052      	b.n	8003436 <batterygauge+0x2d6>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	b2db      	uxtb	r3, r3
 8003394:	3302      	adds	r3, #2
 8003396:	b2d8      	uxtb	r0, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	b2db      	uxtb	r3, r3
 800339c:	3302      	adds	r3, #2
 800339e:	b2d9      	uxtb	r1, r3
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	3303      	adds	r3, #3
 80033a6:	b2da      	uxtb	r2, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	3304      	adds	r3, #4
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	2401      	movs	r4, #1
 80033b2:	9400      	str	r4, [sp, #0]
 80033b4:	f7ff fdc3 	bl	8002f3e <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	3305      	adds	r3, #5
 80033be:	b2d8      	uxtb	r0, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	3302      	adds	r3, #2
 80033c6:	b2d9      	uxtb	r1, r3
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	3306      	adds	r3, #6
 80033ce:	b2da      	uxtb	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	3304      	adds	r3, #4
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2401      	movs	r4, #1
 80033da:	9400      	str	r4, [sp, #0]
 80033dc:	f7ff fdaf 	bl	8002f3e <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	3308      	adds	r3, #8
 80033e6:	b2d8      	uxtb	r0, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	3302      	adds	r3, #2
 80033ee:	b2d9      	uxtb	r1, r3
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	3309      	adds	r3, #9
 80033f6:	b2da      	uxtb	r2, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	3304      	adds	r3, #4
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2401      	movs	r4, #1
 8003402:	9400      	str	r4, [sp, #0]
 8003404:	f7ff fd9b 	bl	8002f3e <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d113      	bne.n	8003436 <batterygauge+0x2d6>
			ssd1306_DrawRectangle(x+11, y+2, x+12, y+4, White);
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	b2db      	uxtb	r3, r3
 8003412:	330b      	adds	r3, #11
 8003414:	b2d8      	uxtb	r0, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	b2db      	uxtb	r3, r3
 800341a:	3302      	adds	r3, #2
 800341c:	b2d9      	uxtb	r1, r3
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	b2db      	uxtb	r3, r3
 8003422:	330c      	adds	r3, #12
 8003424:	b2da      	uxtb	r2, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	b2db      	uxtb	r3, r3
 800342a:	3304      	adds	r3, #4
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2401      	movs	r4, #1
 8003430:	9400      	str	r4, [sp, #0]
 8003432:	f7ff fd84 	bl	8002f3e <ssd1306_DrawRectangle>
}
 8003436:	bf00      	nop
 8003438:	3714      	adds	r7, #20
 800343a:	46bd      	mov	sp, r7
 800343c:	bd90      	pop	{r4, r7, pc}
 800343e:	bf00      	nop
 8003440:	9999999a 	.word	0x9999999a
 8003444:	400d9999 	.word	0x400d9999
 8003448:	33333333 	.word	0x33333333
 800344c:	400f3333 	.word	0x400f3333
 8003450:	66666666 	.word	0x66666666
 8003454:	40106666 	.word	0x40106666

08003458 <percentage>:

void percentage(float percent){
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af02      	add	r7, sp, #8
 800345e:	ed87 0a01 	vstr	s0, [r7, #4]
	ssd1306_FillRectangle(32, 40, floor(0.64*percent+32), 56, White);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f7fd f870 	bl	8000548 <__aeabi_f2d>
 8003468:	a329      	add	r3, pc, #164	; (adr r3, 8003510 <percentage+0xb8>)
 800346a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346e:	f7fd f8c3 	bl	80005f8 <__aeabi_dmul>
 8003472:	4602      	mov	r2, r0
 8003474:	460b      	mov	r3, r1
 8003476:	4610      	mov	r0, r2
 8003478:	4619      	mov	r1, r3
 800347a:	f04f 0200 	mov.w	r2, #0
 800347e:	4b20      	ldr	r3, [pc, #128]	; (8003500 <percentage+0xa8>)
 8003480:	f7fc ff04 	bl	800028c <__adddf3>
 8003484:	4602      	mov	r2, r0
 8003486:	460b      	mov	r3, r1
 8003488:	ec43 2b17 	vmov	d7, r2, r3
 800348c:	eeb0 0a47 	vmov.f32	s0, s14
 8003490:	eef0 0a67 	vmov.f32	s1, s15
 8003494:	f015 ff7c 	bl	8019390 <floor>
 8003498:	ec53 2b10 	vmov	r2, r3, d0
 800349c:	4610      	mov	r0, r2
 800349e:	4619      	mov	r1, r3
 80034a0:	f7fd fb82 	bl	8000ba8 <__aeabi_d2uiz>
 80034a4:	4603      	mov	r3, r0
 80034a6:	b2da      	uxtb	r2, r3
 80034a8:	2301      	movs	r3, #1
 80034aa:	9300      	str	r3, [sp, #0]
 80034ac:	2338      	movs	r3, #56	; 0x38
 80034ae:	2128      	movs	r1, #40	; 0x28
 80034b0:	2020      	movs	r0, #32
 80034b2:	f7ff fd7b 	bl	8002fac <ssd1306_FillRectangle>
	ssd1306_DrawRectangle(32, 40, 95, 56, White);
 80034b6:	2301      	movs	r3, #1
 80034b8:	9300      	str	r3, [sp, #0]
 80034ba:	2338      	movs	r3, #56	; 0x38
 80034bc:	225f      	movs	r2, #95	; 0x5f
 80034be:	2128      	movs	r1, #40	; 0x28
 80034c0:	2020      	movs	r0, #32
 80034c2:	f7ff fd3c 	bl	8002f3e <ssd1306_DrawRectangle>
	snprintf((char  *)bufferscreen,20,"%0.2f %%",(float) percent);
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f7fd f83e 	bl	8000548 <__aeabi_f2d>
 80034cc:	4602      	mov	r2, r0
 80034ce:	460b      	mov	r3, r1
 80034d0:	e9cd 2300 	strd	r2, r3, [sp]
 80034d4:	4a0b      	ldr	r2, [pc, #44]	; (8003504 <percentage+0xac>)
 80034d6:	2114      	movs	r1, #20
 80034d8:	480b      	ldr	r0, [pc, #44]	; (8003508 <percentage+0xb0>)
 80034da:	f013 f80f 	bl	80164fc <sniprintf>
	ssd1306_SetCursor(45,44);
 80034de:	212c      	movs	r1, #44	; 0x2c
 80034e0:	202d      	movs	r0, #45	; 0x2d
 80034e2:	f7ff fc21 	bl	8002d28 <ssd1306_SetCursor>
	ssd1306_WriteString((char  *)bufferscreen,Font_6x8,White);
 80034e6:	4a09      	ldr	r2, [pc, #36]	; (800350c <percentage+0xb4>)
 80034e8:	2301      	movs	r3, #1
 80034ea:	ca06      	ldmia	r2, {r1, r2}
 80034ec:	4806      	ldr	r0, [pc, #24]	; (8003508 <percentage+0xb0>)
 80034ee:	f7ff fbf5 	bl	8002cdc <ssd1306_WriteString>


}
 80034f2:	bf00      	nop
 80034f4:	3708      	adds	r7, #8
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	f3af 8000 	nop.w
 8003500:	40400000 	.word	0x40400000
 8003504:	0801acb8 	.word	0x0801acb8
 8003508:	20000968 	.word	0x20000968
 800350c:	2000000c 	.word	0x2000000c
 8003510:	47ae147b 	.word	0x47ae147b
 8003514:	3fe47ae1 	.word	0x3fe47ae1

08003518 <scrollText>:


uint16_t scrollText(uint8_t *text,FontDef Font,uint8_t x,uint8_t y,uint8_t widthonscreen,uint16_t offset) {
 8003518:	b580      	push	{r7, lr}
 800351a:	b088      	sub	sp, #32
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	1d38      	adds	r0, r7, #4
 8003522:	e880 0006 	stmia.w	r0, {r1, r2}
 8003526:	70fb      	strb	r3, [r7, #3]
    uint8_t text_len = strlen((char *)text);
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f7fc fea1 	bl	8000270 <strlen>
 800352e:	4603      	mov	r3, r0
 8003530:	77bb      	strb	r3, [r7, #30]
    uint16_t text_width = text_len * Font.FontWidth;
 8003532:	7fbb      	ldrb	r3, [r7, #30]
 8003534:	b29a      	uxth	r2, r3
 8003536:	793b      	ldrb	r3, [r7, #4]
 8003538:	b29b      	uxth	r3, r3
 800353a:	fb12 f303 	smulbb	r3, r2, r3
 800353e:	83bb      	strh	r3, [r7, #28]

        for (uint8_t i = x; i < widthonscreen; x++) {
 8003540:	78fb      	ldrb	r3, [r7, #3]
 8003542:	76fb      	strb	r3, [r7, #27]
 8003544:	e016      	b.n	8003574 <scrollText+0x5c>
            for (uint8_t j = y; y < Font.FontHeight; y++) {
 8003546:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800354a:	74fb      	strb	r3, [r7, #19]
 800354c:	e00a      	b.n	8003564 <scrollText+0x4c>
                ssd1306_DrawPixel(i, j, Black);
 800354e:	7cf9      	ldrb	r1, [r7, #19]
 8003550:	7efb      	ldrb	r3, [r7, #27]
 8003552:	2200      	movs	r2, #0
 8003554:	4618      	mov	r0, r3
 8003556:	f7ff fae5 	bl	8002b24 <ssd1306_DrawPixel>
            for (uint8_t j = y; y < Font.FontHeight; y++) {
 800355a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800355e:	3301      	adds	r3, #1
 8003560:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8003564:	797b      	ldrb	r3, [r7, #5]
 8003566:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800356a:	429a      	cmp	r2, r3
 800356c:	d3ef      	bcc.n	800354e <scrollText+0x36>
        for (uint8_t i = x; i < widthonscreen; x++) {
 800356e:	78fb      	ldrb	r3, [r7, #3]
 8003570:	3301      	adds	r3, #1
 8003572:	70fb      	strb	r3, [r7, #3]
 8003574:	7efa      	ldrb	r2, [r7, #27]
 8003576:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800357a:	429a      	cmp	r2, r3
 800357c:	d3e3      	bcc.n	8003546 <scrollText+0x2e>
            }
        }



        for (uint8_t i = 0; i < text_len; i++) {
 800357e:	2300      	movs	r3, #0
 8003580:	77fb      	strb	r3, [r7, #31]
 8003582:	e02a      	b.n	80035da <scrollText+0xc2>
            int32_t char_x = x+widthonscreen + (i * Font.FontWidth) - offset;
 8003584:	78fa      	ldrb	r2, [r7, #3]
 8003586:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800358a:	441a      	add	r2, r3
 800358c:	7ffb      	ldrb	r3, [r7, #31]
 800358e:	7939      	ldrb	r1, [r7, #4]
 8003590:	fb01 f303 	mul.w	r3, r1, r3
 8003594:	441a      	add	r2, r3
 8003596:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	617b      	str	r3, [r7, #20]

            if (char_x >= x && char_x < x+widthonscreen) {
 800359c:	78fb      	ldrb	r3, [r7, #3]
 800359e:	697a      	ldr	r2, [r7, #20]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	db17      	blt.n	80035d4 <scrollText+0xbc>
 80035a4:	78fa      	ldrb	r2, [r7, #3]
 80035a6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80035aa:	4413      	add	r3, r2
 80035ac:	697a      	ldr	r2, [r7, #20]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	da10      	bge.n	80035d4 <scrollText+0xbc>
                ssd1306_SetCursor(char_x, y);
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80035ba:	4611      	mov	r1, r2
 80035bc:	4618      	mov	r0, r3
 80035be:	f7ff fbb3 	bl	8002d28 <ssd1306_SetCursor>
                ssd1306_WriteChar(text[i], Font, White);
 80035c2:	7ffb      	ldrb	r3, [r7, #31]
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	4413      	add	r3, r2
 80035c8:	7818      	ldrb	r0, [r3, #0]
 80035ca:	2301      	movs	r3, #1
 80035cc:	1d3a      	adds	r2, r7, #4
 80035ce:	ca06      	ldmia	r2, {r1, r2}
 80035d0:	f7ff fafc 	bl	8002bcc <ssd1306_WriteChar>
        for (uint8_t i = 0; i < text_len; i++) {
 80035d4:	7ffb      	ldrb	r3, [r7, #31]
 80035d6:	3301      	adds	r3, #1
 80035d8:	77fb      	strb	r3, [r7, #31]
 80035da:	7ffa      	ldrb	r2, [r7, #31]
 80035dc:	7fbb      	ldrb	r3, [r7, #30]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d3d0      	bcc.n	8003584 <scrollText+0x6c>
        }
        }
        return text_width;
 80035e2:	8bbb      	ldrh	r3, [r7, #28]
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3720      	adds	r7, #32
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	0000      	movs	r0, r0
	...

080035f0 <statemachine>:





void statemachine(void){
 80035f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035f2:	ed2d 8b02 	vpush	{d8}
 80035f6:	b08b      	sub	sp, #44	; 0x2c
 80035f8:	af04      	add	r7, sp, #16
	switch(state){
 80035fa:	4bb7      	ldr	r3, [pc, #732]	; (80038d8 <statemachine+0x2e8>)
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	2b07      	cmp	r3, #7
 8003600:	f201 871c 	bhi.w	800543c <statemachine+0x1e4c>
 8003604:	a201      	add	r2, pc, #4	; (adr r2, 800360c <statemachine+0x1c>)
 8003606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800360a:	bf00      	nop
 800360c:	0800362d 	.word	0x0800362d
 8003610:	08003a2b 	.word	0x08003a2b
 8003614:	08003e93 	.word	0x08003e93
 8003618:	08004505 	.word	0x08004505
 800361c:	080045ef 	.word	0x080045ef
 8003620:	08004859 	.word	0x08004859
 8003624:	08004e13 	.word	0x08004e13
 8003628:	08005311 	.word	0x08005311
	 case STATE_SPEED:
				 ssd1306_Fill(Black);
 800362c:	2000      	movs	r0, #0
 800362e:	f7ff fa39 	bl	8002aa4 <ssd1306_Fill>
				 ssd1306_SetCursor(32, 32);
 8003632:	2120      	movs	r1, #32
 8003634:	2020      	movs	r0, #32
 8003636:	f7ff fb77 	bl	8002d28 <ssd1306_SetCursor>
				 nmea_parse(&myData, DataBuffer);
 800363a:	49a8      	ldr	r1, [pc, #672]	; (80038dc <statemachine+0x2ec>)
 800363c:	48a8      	ldr	r0, [pc, #672]	; (80038e0 <statemachine+0x2f0>)
 800363e:	f7fe fd49 	bl	80020d4 <nmea_parse>
				 if(myData.speed>=vitmax){
 8003642:	4ba7      	ldr	r3, [pc, #668]	; (80038e0 <statemachine+0x2f0>)
 8003644:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8003648:	4ba6      	ldr	r3, [pc, #664]	; (80038e4 <statemachine+0x2f4>)
 800364a:	edd3 7a00 	vldr	s15, [r3]
 800364e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003656:	db03      	blt.n	8003660 <statemachine+0x70>
									 vitmax=myData.speed;
 8003658:	4ba1      	ldr	r3, [pc, #644]	; (80038e0 <statemachine+0x2f0>)
 800365a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800365c:	4aa1      	ldr	r2, [pc, #644]	; (80038e4 <statemachine+0x2f4>)
 800365e:	6013      	str	r3, [r2, #0]
								 }
								 float pace=0;
 8003660:	f04f 0300 	mov.w	r3, #0
 8003664:	617b      	str	r3, [r7, #20]
								 float sec=0;
 8003666:	f04f 0300 	mov.w	r3, #0
 800366a:	613b      	str	r3, [r7, #16]
								 if (myData.speed!=0){
 800366c:	4b9c      	ldr	r3, [pc, #624]	; (80038e0 <statemachine+0x2f0>)
 800366e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003672:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800367a:	d032      	beq.n	80036e2 <statemachine+0xf2>
									 pace=1000/(60*myData.speed);
 800367c:	4b98      	ldr	r3, [pc, #608]	; (80038e0 <statemachine+0x2f0>)
 800367e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003682:	ed9f 7a99 	vldr	s14, [pc, #612]	; 80038e8 <statemachine+0x2f8>
 8003686:	ee27 7a87 	vmul.f32	s14, s15, s14
 800368a:	eddf 6a98 	vldr	s13, [pc, #608]	; 80038ec <statemachine+0x2fc>
 800368e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003692:	edc7 7a05 	vstr	s15, [r7, #20]
									 sec=(pace-floor(pace))*60;
 8003696:	6978      	ldr	r0, [r7, #20]
 8003698:	f7fc ff56 	bl	8000548 <__aeabi_f2d>
 800369c:	4604      	mov	r4, r0
 800369e:	460d      	mov	r5, r1
 80036a0:	6978      	ldr	r0, [r7, #20]
 80036a2:	f7fc ff51 	bl	8000548 <__aeabi_f2d>
 80036a6:	4602      	mov	r2, r0
 80036a8:	460b      	mov	r3, r1
 80036aa:	ec43 2b10 	vmov	d0, r2, r3
 80036ae:	f015 fe6f 	bl	8019390 <floor>
 80036b2:	ec53 2b10 	vmov	r2, r3, d0
 80036b6:	4620      	mov	r0, r4
 80036b8:	4629      	mov	r1, r5
 80036ba:	f7fc fde5 	bl	8000288 <__aeabi_dsub>
 80036be:	4602      	mov	r2, r0
 80036c0:	460b      	mov	r3, r1
 80036c2:	4610      	mov	r0, r2
 80036c4:	4619      	mov	r1, r3
 80036c6:	f04f 0200 	mov.w	r2, #0
 80036ca:	4b89      	ldr	r3, [pc, #548]	; (80038f0 <statemachine+0x300>)
 80036cc:	f7fc ff94 	bl	80005f8 <__aeabi_dmul>
 80036d0:	4602      	mov	r2, r0
 80036d2:	460b      	mov	r3, r1
 80036d4:	4610      	mov	r0, r2
 80036d6:	4619      	mov	r1, r3
 80036d8:	f7fd fa86 	bl	8000be8 <__aeabi_d2f>
 80036dc:	4603      	mov	r3, r0
 80036de:	613b      	str	r3, [r7, #16]
 80036e0:	e001      	b.n	80036e6 <statemachine+0xf6>
								 }
								 else {
									 pace=9999;
 80036e2:	4b84      	ldr	r3, [pc, #528]	; (80038f4 <statemachine+0x304>)
 80036e4:	617b      	str	r3, [r7, #20]
								 }


				  switch(spdstate){
 80036e6:	4b84      	ldr	r3, [pc, #528]	; (80038f8 <statemachine+0x308>)
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	f000 8116 	beq.w	800391c <statemachine+0x32c>
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	f300 8153 	bgt.w	800399c <statemachine+0x3ac>
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d003      	beq.n	8003702 <statemachine+0x112>
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	f000 8082 	beq.w	8003804 <statemachine+0x214>
 8003700:	e14c      	b.n	800399c <statemachine+0x3ac>


				 case STATE_SUMMARY:

						snprintf((char *)bufferscreen,15, "MaxV=%.1f",vitmax*3.6);
 8003702:	4b78      	ldr	r3, [pc, #480]	; (80038e4 <statemachine+0x2f4>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4618      	mov	r0, r3
 8003708:	f7fc ff1e 	bl	8000548 <__aeabi_f2d>
 800370c:	a36e      	add	r3, pc, #440	; (adr r3, 80038c8 <statemachine+0x2d8>)
 800370e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003712:	f7fc ff71 	bl	80005f8 <__aeabi_dmul>
 8003716:	4602      	mov	r2, r0
 8003718:	460b      	mov	r3, r1
 800371a:	e9cd 2300 	strd	r2, r3, [sp]
 800371e:	4a77      	ldr	r2, [pc, #476]	; (80038fc <statemachine+0x30c>)
 8003720:	210f      	movs	r1, #15
 8003722:	4877      	ldr	r0, [pc, #476]	; (8003900 <statemachine+0x310>)
 8003724:	f012 feea 	bl	80164fc <sniprintf>
						ssd1306_SetCursor(32, 32);
 8003728:	2120      	movs	r1, #32
 800372a:	2020      	movs	r0, #32
 800372c:	f7ff fafc 	bl	8002d28 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003730:	4a74      	ldr	r2, [pc, #464]	; (8003904 <statemachine+0x314>)
 8003732:	2301      	movs	r3, #1
 8003734:	ca06      	ldmia	r2, {r1, r2}
 8003736:	4872      	ldr	r0, [pc, #456]	; (8003900 <statemachine+0x310>)
 8003738:	f7ff fad0 	bl	8002cdc <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "V=%0.1f",(myData.speed)*3.6);
 800373c:	4b68      	ldr	r3, [pc, #416]	; (80038e0 <statemachine+0x2f0>)
 800373e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003740:	4618      	mov	r0, r3
 8003742:	f7fc ff01 	bl	8000548 <__aeabi_f2d>
 8003746:	a360      	add	r3, pc, #384	; (adr r3, 80038c8 <statemachine+0x2d8>)
 8003748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374c:	f7fc ff54 	bl	80005f8 <__aeabi_dmul>
 8003750:	4602      	mov	r2, r0
 8003752:	460b      	mov	r3, r1
 8003754:	e9cd 2300 	strd	r2, r3, [sp]
 8003758:	4a6b      	ldr	r2, [pc, #428]	; (8003908 <statemachine+0x318>)
 800375a:	210f      	movs	r1, #15
 800375c:	4868      	ldr	r0, [pc, #416]	; (8003900 <statemachine+0x310>)
 800375e:	f012 fecd 	bl	80164fc <sniprintf>
						ssd1306_SetCursor(32, 42);
 8003762:	212a      	movs	r1, #42	; 0x2a
 8003764:	2020      	movs	r0, #32
 8003766:	f7ff fadf 	bl	8002d28 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 800376a:	4a66      	ldr	r2, [pc, #408]	; (8003904 <statemachine+0x314>)
 800376c:	2301      	movs	r3, #1
 800376e:	ca06      	ldmia	r2, {r1, r2}
 8003770:	4863      	ldr	r0, [pc, #396]	; (8003900 <statemachine+0x310>)
 8003772:	f7ff fab3 	bl	8002cdc <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "p=%0.0fmin%0.0f s",floor(pace),floor(sec));
 8003776:	6978      	ldr	r0, [r7, #20]
 8003778:	f7fc fee6 	bl	8000548 <__aeabi_f2d>
 800377c:	4602      	mov	r2, r0
 800377e:	460b      	mov	r3, r1
 8003780:	ec43 2b10 	vmov	d0, r2, r3
 8003784:	f015 fe04 	bl	8019390 <floor>
 8003788:	eeb0 8a40 	vmov.f32	s16, s0
 800378c:	eef0 8a60 	vmov.f32	s17, s1
 8003790:	6938      	ldr	r0, [r7, #16]
 8003792:	f7fc fed9 	bl	8000548 <__aeabi_f2d>
 8003796:	4602      	mov	r2, r0
 8003798:	460b      	mov	r3, r1
 800379a:	ec43 2b10 	vmov	d0, r2, r3
 800379e:	f015 fdf7 	bl	8019390 <floor>
 80037a2:	eeb0 7a40 	vmov.f32	s14, s0
 80037a6:	eef0 7a60 	vmov.f32	s15, s1
 80037aa:	ed8d 7b02 	vstr	d7, [sp, #8]
 80037ae:	ed8d 8b00 	vstr	d8, [sp]
 80037b2:	4a56      	ldr	r2, [pc, #344]	; (800390c <statemachine+0x31c>)
 80037b4:	210f      	movs	r1, #15
 80037b6:	4852      	ldr	r0, [pc, #328]	; (8003900 <statemachine+0x310>)
 80037b8:	f012 fea0 	bl	80164fc <sniprintf>
						ssd1306_SetCursor(32, 52);
 80037bc:	2134      	movs	r1, #52	; 0x34
 80037be:	2020      	movs	r0, #32
 80037c0:	f7ff fab2 	bl	8002d28 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80037c4:	4a4f      	ldr	r2, [pc, #316]	; (8003904 <statemachine+0x314>)
 80037c6:	2301      	movs	r3, #1
 80037c8:	ca06      	ldmia	r2, {r1, r2}
 80037ca:	484d      	ldr	r0, [pc, #308]	; (8003900 <statemachine+0x310>)
 80037cc:	f7ff fa86 	bl	8002cdc <ssd1306_WriteString>



					 if(BTN_B>=1){
 80037d0:	4b4f      	ldr	r3, [pc, #316]	; (8003910 <statemachine+0x320>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	dd08      	ble.n	80037ea <statemachine+0x1fa>
								spdstate++;
 80037d8:	4b47      	ldr	r3, [pc, #284]	; (80038f8 <statemachine+0x308>)
 80037da:	781b      	ldrb	r3, [r3, #0]
 80037dc:	3301      	adds	r3, #1
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	4b45      	ldr	r3, [pc, #276]	; (80038f8 <statemachine+0x308>)
 80037e2:	701a      	strb	r2, [r3, #0]
								BTN_B=0;
 80037e4:	4b4a      	ldr	r3, [pc, #296]	; (8003910 <statemachine+0x320>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	601a      	str	r2, [r3, #0]
					 					 				  	}
					 if(BTN_B_LONG>=1){
 80037ea:	4b4a      	ldr	r3, [pc, #296]	; (8003914 <statemachine+0x324>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f340 80cf 	ble.w	8003992 <statemachine+0x3a2>
							  vitmax=0;
 80037f4:	4b3b      	ldr	r3, [pc, #236]	; (80038e4 <statemachine+0x2f4>)
 80037f6:	f04f 0200 	mov.w	r2, #0
 80037fa:	601a      	str	r2, [r3, #0]
							BTN_B_LONG=0;
 80037fc:	4b45      	ldr	r3, [pc, #276]	; (8003914 <statemachine+0x324>)
 80037fe:	2200      	movs	r2, #0
 8003800:	601a      	str	r2, [r3, #0]
						}



					 break;
 8003802:	e0c6      	b.n	8003992 <statemachine+0x3a2>
				 case STATE_COMPTEUR:


						snprintf((char *)bufferscreen,15, "V=%0.1f",(myData.speed)*3.6);
 8003804:	4b36      	ldr	r3, [pc, #216]	; (80038e0 <statemachine+0x2f0>)
 8003806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003808:	4618      	mov	r0, r3
 800380a:	f7fc fe9d 	bl	8000548 <__aeabi_f2d>
 800380e:	a32e      	add	r3, pc, #184	; (adr r3, 80038c8 <statemachine+0x2d8>)
 8003810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003814:	f7fc fef0 	bl	80005f8 <__aeabi_dmul>
 8003818:	4602      	mov	r2, r0
 800381a:	460b      	mov	r3, r1
 800381c:	e9cd 2300 	strd	r2, r3, [sp]
 8003820:	4a39      	ldr	r2, [pc, #228]	; (8003908 <statemachine+0x318>)
 8003822:	210f      	movs	r1, #15
 8003824:	4836      	ldr	r0, [pc, #216]	; (8003900 <statemachine+0x310>)
 8003826:	f012 fe69 	bl	80164fc <sniprintf>
						ssd1306_SetCursor(32, 54);
 800382a:	2136      	movs	r1, #54	; 0x36
 800382c:	2020      	movs	r0, #32
 800382e:	f7ff fa7b 	bl	8002d28 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003832:	4a34      	ldr	r2, [pc, #208]	; (8003904 <statemachine+0x314>)
 8003834:	2301      	movs	r3, #1
 8003836:	ca06      	ldmia	r2, {r1, r2}
 8003838:	4831      	ldr	r0, [pc, #196]	; (8003900 <statemachine+0x310>)
 800383a:	f7ff fa4f 	bl	8002cdc <ssd1306_WriteString>
						ssd1306_DrawRectangle(32, 38, 95, 53, White);
 800383e:	2301      	movs	r3, #1
 8003840:	9300      	str	r3, [sp, #0]
 8003842:	2335      	movs	r3, #53	; 0x35
 8003844:	225f      	movs	r2, #95	; 0x5f
 8003846:	2126      	movs	r1, #38	; 0x26
 8003848:	2020      	movs	r0, #32
 800384a:	f7ff fb78 	bl	8002f3e <ssd1306_DrawRectangle>
						ssd1306_FillRectangle(32, 38,(int) floor(32+(myData.speed*0.63)), 53, White);
 800384e:	4b24      	ldr	r3, [pc, #144]	; (80038e0 <statemachine+0x2f0>)
 8003850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003852:	4618      	mov	r0, r3
 8003854:	f7fc fe78 	bl	8000548 <__aeabi_f2d>
 8003858:	a31d      	add	r3, pc, #116	; (adr r3, 80038d0 <statemachine+0x2e0>)
 800385a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800385e:	f7fc fecb 	bl	80005f8 <__aeabi_dmul>
 8003862:	4602      	mov	r2, r0
 8003864:	460b      	mov	r3, r1
 8003866:	4610      	mov	r0, r2
 8003868:	4619      	mov	r1, r3
 800386a:	f04f 0200 	mov.w	r2, #0
 800386e:	4b2a      	ldr	r3, [pc, #168]	; (8003918 <statemachine+0x328>)
 8003870:	f7fc fd0c 	bl	800028c <__adddf3>
 8003874:	4602      	mov	r2, r0
 8003876:	460b      	mov	r3, r1
 8003878:	ec43 2b17 	vmov	d7, r2, r3
 800387c:	eeb0 0a47 	vmov.f32	s0, s14
 8003880:	eef0 0a67 	vmov.f32	s1, s15
 8003884:	f015 fd84 	bl	8019390 <floor>
 8003888:	ec53 2b10 	vmov	r2, r3, d0
 800388c:	4610      	mov	r0, r2
 800388e:	4619      	mov	r1, r3
 8003890:	f7fd f962 	bl	8000b58 <__aeabi_d2iz>
 8003894:	4603      	mov	r3, r0
 8003896:	b2da      	uxtb	r2, r3
 8003898:	2301      	movs	r3, #1
 800389a:	9300      	str	r3, [sp, #0]
 800389c:	2335      	movs	r3, #53	; 0x35
 800389e:	2126      	movs	r1, #38	; 0x26
 80038a0:	2020      	movs	r0, #32
 80038a2:	f7ff fb83 	bl	8002fac <ssd1306_FillRectangle>



					 if(BTN_B>=1){
 80038a6:	4b1a      	ldr	r3, [pc, #104]	; (8003910 <statemachine+0x320>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	dd73      	ble.n	8003996 <statemachine+0x3a6>
							spdstate++;
 80038ae:	4b12      	ldr	r3, [pc, #72]	; (80038f8 <statemachine+0x308>)
 80038b0:	781b      	ldrb	r3, [r3, #0]
 80038b2:	3301      	adds	r3, #1
 80038b4:	b2da      	uxtb	r2, r3
 80038b6:	4b10      	ldr	r3, [pc, #64]	; (80038f8 <statemachine+0x308>)
 80038b8:	701a      	strb	r2, [r3, #0]
							BTN_B=0;
 80038ba:	4b15      	ldr	r3, [pc, #84]	; (8003910 <statemachine+0x320>)
 80038bc:	2200      	movs	r2, #0
 80038be:	601a      	str	r2, [r3, #0]
					 				  	}
					 break;
 80038c0:	e069      	b.n	8003996 <statemachine+0x3a6>
 80038c2:	bf00      	nop
 80038c4:	f3af 8000 	nop.w
 80038c8:	cccccccd 	.word	0xcccccccd
 80038cc:	400ccccc 	.word	0x400ccccc
 80038d0:	c28f5c29 	.word	0xc28f5c29
 80038d4:	3fe428f5 	.word	0x3fe428f5
 80038d8:	20000478 	.word	0x20000478
 80038dc:	200004c4 	.word	0x200004c4
 80038e0:	200006c8 	.word	0x200006c8
 80038e4:	20000ae0 	.word	0x20000ae0
 80038e8:	42700000 	.word	0x42700000
 80038ec:	447a0000 	.word	0x447a0000
 80038f0:	404e0000 	.word	0x404e0000
 80038f4:	461c3c00 	.word	0x461c3c00
 80038f8:	2000047a 	.word	0x2000047a
 80038fc:	0801acc4 	.word	0x0801acc4
 8003900:	20000968 	.word	0x20000968
 8003904:	2000000c 	.word	0x2000000c
 8003908:	0801acd0 	.word	0x0801acd0
 800390c:	0801acd8 	.word	0x0801acd8
 8003910:	2000070c 	.word	0x2000070c
 8003914:	20000b4c 	.word	0x20000b4c
 8003918:	40400000 	.word	0x40400000
				 case STATE_GRAPH:


						ssd1306_SetCursor(32, 32);
 800391c:	2120      	movs	r1, #32
 800391e:	2020      	movs	r0, #32
 8003920:	f7ff fa02 	bl	8002d28 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "%0.1f",(myData.speed)*3.6);
 8003924:	4b7a      	ldr	r3, [pc, #488]	; (8003b10 <statemachine+0x520>)
 8003926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003928:	4618      	mov	r0, r3
 800392a:	f7fc fe0d 	bl	8000548 <__aeabi_f2d>
 800392e:	a376      	add	r3, pc, #472	; (adr r3, 8003b08 <statemachine+0x518>)
 8003930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003934:	f7fc fe60 	bl	80005f8 <__aeabi_dmul>
 8003938:	4602      	mov	r2, r0
 800393a:	460b      	mov	r3, r1
 800393c:	e9cd 2300 	strd	r2, r3, [sp]
 8003940:	4a74      	ldr	r2, [pc, #464]	; (8003b14 <statemachine+0x524>)
 8003942:	210f      	movs	r1, #15
 8003944:	4874      	ldr	r0, [pc, #464]	; (8003b18 <statemachine+0x528>)
 8003946:	f012 fdd9 	bl	80164fc <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_11x18, White);
 800394a:	4a74      	ldr	r2, [pc, #464]	; (8003b1c <statemachine+0x52c>)
 800394c:	2301      	movs	r3, #1
 800394e:	ca06      	ldmia	r2, {r1, r2}
 8003950:	4871      	ldr	r0, [pc, #452]	; (8003b18 <statemachine+0x528>)
 8003952:	f7ff f9c3 	bl	8002cdc <ssd1306_WriteString>
						batterygauge(vbat,35, 54,1);
 8003956:	4b72      	ldr	r3, [pc, #456]	; (8003b20 <statemachine+0x530>)
 8003958:	edd3 7a00 	vldr	s15, [r3]
 800395c:	2201      	movs	r2, #1
 800395e:	2136      	movs	r1, #54	; 0x36
 8003960:	2023      	movs	r0, #35	; 0x23
 8003962:	eeb0 0a67 	vmov.f32	s0, s15
 8003966:	f7ff fbfb 	bl	8003160 <batterygauge>

					 if(BTN_B>=1){
 800396a:	4b6e      	ldr	r3, [pc, #440]	; (8003b24 <statemachine+0x534>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	dd13      	ble.n	800399a <statemachine+0x3aa>
							spdstate--;
 8003972:	4b6d      	ldr	r3, [pc, #436]	; (8003b28 <statemachine+0x538>)
 8003974:	781b      	ldrb	r3, [r3, #0]
 8003976:	3b01      	subs	r3, #1
 8003978:	b2da      	uxtb	r2, r3
 800397a:	4b6b      	ldr	r3, [pc, #428]	; (8003b28 <statemachine+0x538>)
 800397c:	701a      	strb	r2, [r3, #0]
							spdstate--;
 800397e:	4b6a      	ldr	r3, [pc, #424]	; (8003b28 <statemachine+0x538>)
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	3b01      	subs	r3, #1
 8003984:	b2da      	uxtb	r2, r3
 8003986:	4b68      	ldr	r3, [pc, #416]	; (8003b28 <statemachine+0x538>)
 8003988:	701a      	strb	r2, [r3, #0]
							BTN_B=0;
 800398a:	4b66      	ldr	r3, [pc, #408]	; (8003b24 <statemachine+0x534>)
 800398c:	2200      	movs	r2, #0
 800398e:	601a      	str	r2, [r3, #0]


					 					 				  	}
					 break;
 8003990:	e003      	b.n	800399a <statemachine+0x3aa>
					 break;
 8003992:	bf00      	nop
 8003994:	e002      	b.n	800399c <statemachine+0x3ac>
					 break;
 8003996:	bf00      	nop
 8003998:	e000      	b.n	800399c <statemachine+0x3ac>
					 break;
 800399a:	bf00      	nop


				 }
				 	if(BTN_A>=1){
 800399c:	4b63      	ldr	r3, [pc, #396]	; (8003b2c <statemachine+0x53c>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	dd0b      	ble.n	80039bc <statemachine+0x3cc>
				 					state++;
 80039a4:	4b62      	ldr	r3, [pc, #392]	; (8003b30 <statemachine+0x540>)
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	3301      	adds	r3, #1
 80039aa:	b2da      	uxtb	r2, r3
 80039ac:	4b60      	ldr	r3, [pc, #384]	; (8003b30 <statemachine+0x540>)
 80039ae:	701a      	strb	r2, [r3, #0]
				 					BTN_A=0;
 80039b0:	4b5e      	ldr	r3, [pc, #376]	; (8003b2c <statemachine+0x53c>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	601a      	str	r2, [r3, #0]
				 					BTN_B=0;
 80039b6:	4b5b      	ldr	r3, [pc, #364]	; (8003b24 <statemachine+0x534>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	601a      	str	r2, [r3, #0]
				  	}
				 	 if(BTN_A_LONG>=1){
 80039bc:	4b5d      	ldr	r3, [pc, #372]	; (8003b34 <statemachine+0x544>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	f341 852b 	ble.w	800541c <statemachine+0x1e2c>
				 						 				 									state++;
 80039c6:	4b5a      	ldr	r3, [pc, #360]	; (8003b30 <statemachine+0x540>)
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	3301      	adds	r3, #1
 80039cc:	b2da      	uxtb	r2, r3
 80039ce:	4b58      	ldr	r3, [pc, #352]	; (8003b30 <statemachine+0x540>)
 80039d0:	701a      	strb	r2, [r3, #0]
				 						 				 									state++;
 80039d2:	4b57      	ldr	r3, [pc, #348]	; (8003b30 <statemachine+0x540>)
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	3301      	adds	r3, #1
 80039d8:	b2da      	uxtb	r2, r3
 80039da:	4b55      	ldr	r3, [pc, #340]	; (8003b30 <statemachine+0x540>)
 80039dc:	701a      	strb	r2, [r3, #0]
				 						 				 									state++;
 80039de:	4b54      	ldr	r3, [pc, #336]	; (8003b30 <statemachine+0x540>)
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	3301      	adds	r3, #1
 80039e4:	b2da      	uxtb	r2, r3
 80039e6:	4b52      	ldr	r3, [pc, #328]	; (8003b30 <statemachine+0x540>)
 80039e8:	701a      	strb	r2, [r3, #0]
				 						 				 									state++;
 80039ea:	4b51      	ldr	r3, [pc, #324]	; (8003b30 <statemachine+0x540>)
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	3301      	adds	r3, #1
 80039f0:	b2da      	uxtb	r2, r3
 80039f2:	4b4f      	ldr	r3, [pc, #316]	; (8003b30 <statemachine+0x540>)
 80039f4:	701a      	strb	r2, [r3, #0]
				 						 				 									state++;
 80039f6:	4b4e      	ldr	r3, [pc, #312]	; (8003b30 <statemachine+0x540>)
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	3301      	adds	r3, #1
 80039fc:	b2da      	uxtb	r2, r3
 80039fe:	4b4c      	ldr	r3, [pc, #304]	; (8003b30 <statemachine+0x540>)
 8003a00:	701a      	strb	r2, [r3, #0]
				 						 				 									state++;
 8003a02:	4b4b      	ldr	r3, [pc, #300]	; (8003b30 <statemachine+0x540>)
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	3301      	adds	r3, #1
 8003a08:	b2da      	uxtb	r2, r3
 8003a0a:	4b49      	ldr	r3, [pc, #292]	; (8003b30 <statemachine+0x540>)
 8003a0c:	701a      	strb	r2, [r3, #0]
				 						 				 									state++;
 8003a0e:	4b48      	ldr	r3, [pc, #288]	; (8003b30 <statemachine+0x540>)
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	3301      	adds	r3, #1
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	4b46      	ldr	r3, [pc, #280]	; (8003b30 <statemachine+0x540>)
 8003a18:	701a      	strb	r2, [r3, #0]
				 						 				 									  			 	BTN_A_LONG=0;
 8003a1a:	4b46      	ldr	r3, [pc, #280]	; (8003b34 <statemachine+0x544>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	601a      	str	r2, [r3, #0]
				 						 				 									  			 	BTN_B=0;
 8003a20:	4b40      	ldr	r3, [pc, #256]	; (8003b24 <statemachine+0x534>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	601a      	str	r2, [r3, #0]
				 						 				 									  	}
				  break;
 8003a26:	f001 bcf9 	b.w	800541c <statemachine+0x1e2c>


	case STATE_POS:
			  ssd1306_Fill(Black);
 8003a2a:	2000      	movs	r0, #0
 8003a2c:	f7ff f83a 	bl	8002aa4 <ssd1306_Fill>
			  nmea_parse(&myData, DataBuffer);
 8003a30:	4941      	ldr	r1, [pc, #260]	; (8003b38 <statemachine+0x548>)
 8003a32:	4837      	ldr	r0, [pc, #220]	; (8003b10 <statemachine+0x520>)
 8003a34:	f7fe fb4e 	bl	80020d4 <nmea_parse>
			  switch(posstate){
 8003a38:	4b40      	ldr	r3, [pc, #256]	; (8003b3c <statemachine+0x54c>)
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	2b03      	cmp	r3, #3
 8003a3e:	f200 8202 	bhi.w	8003e46 <statemachine+0x856>
 8003a42:	a201      	add	r2, pc, #4	; (adr r2, 8003a48 <statemachine+0x458>)
 8003a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a48:	08003a59 	.word	0x08003a59
 8003a4c:	08003b51 	.word	0x08003b51
 8003a50:	08003c0f 	.word	0x08003c0f
 8003a54:	08003ccd 	.word	0x08003ccd

			  case STATE_SUMMARY1:

						ssd1306_SetCursor(32, 32);
 8003a58:	2120      	movs	r1, #32
 8003a5a:	2020      	movs	r0, #32
 8003a5c:	f7ff f964 	bl	8002d28 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "Latitude:");
 8003a60:	4a37      	ldr	r2, [pc, #220]	; (8003b40 <statemachine+0x550>)
 8003a62:	210f      	movs	r1, #15
 8003a64:	482c      	ldr	r0, [pc, #176]	; (8003b18 <statemachine+0x528>)
 8003a66:	f012 fd49 	bl	80164fc <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003a6a:	4a36      	ldr	r2, [pc, #216]	; (8003b44 <statemachine+0x554>)
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	ca06      	ldmia	r2, {r1, r2}
 8003a70:	4829      	ldr	r0, [pc, #164]	; (8003b18 <statemachine+0x528>)
 8003a72:	f7ff f933 	bl	8002cdc <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",myData.latitude);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003a76:	4b26      	ldr	r3, [pc, #152]	; (8003b10 <statemachine+0x520>)
 8003a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a7c:	e9cd 2300 	strd	r2, r3, [sp]
 8003a80:	4a31      	ldr	r2, [pc, #196]	; (8003b48 <statemachine+0x558>)
 8003a82:	210f      	movs	r1, #15
 8003a84:	4824      	ldr	r0, [pc, #144]	; (8003b18 <statemachine+0x528>)
 8003a86:	f012 fd39 	bl	80164fc <sniprintf>
						ssd1306_SetCursor(32, 40);
 8003a8a:	2128      	movs	r1, #40	; 0x28
 8003a8c:	2020      	movs	r0, #32
 8003a8e:	f7ff f94b 	bl	8002d28 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003a92:	4a2c      	ldr	r2, [pc, #176]	; (8003b44 <statemachine+0x554>)
 8003a94:	2301      	movs	r3, #1
 8003a96:	ca06      	ldmia	r2, {r1, r2}
 8003a98:	481f      	ldr	r0, [pc, #124]	; (8003b18 <statemachine+0x528>)
 8003a9a:	f7ff f91f 	bl	8002cdc <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "Longitude:");
 8003a9e:	4a2b      	ldr	r2, [pc, #172]	; (8003b4c <statemachine+0x55c>)
 8003aa0:	210f      	movs	r1, #15
 8003aa2:	481d      	ldr	r0, [pc, #116]	; (8003b18 <statemachine+0x528>)
 8003aa4:	f012 fd2a 	bl	80164fc <sniprintf>
						ssd1306_SetCursor(32, 48);
 8003aa8:	2130      	movs	r1, #48	; 0x30
 8003aaa:	2020      	movs	r0, #32
 8003aac:	f7ff f93c 	bl	8002d28 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003ab0:	4a24      	ldr	r2, [pc, #144]	; (8003b44 <statemachine+0x554>)
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	ca06      	ldmia	r2, {r1, r2}
 8003ab6:	4818      	ldr	r0, [pc, #96]	; (8003b18 <statemachine+0x528>)
 8003ab8:	f7ff f910 	bl	8002cdc <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",myData.longitude);
 8003abc:	4b14      	ldr	r3, [pc, #80]	; (8003b10 <statemachine+0x520>)
 8003abe:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003ac2:	e9cd 2300 	strd	r2, r3, [sp]
 8003ac6:	4a20      	ldr	r2, [pc, #128]	; (8003b48 <statemachine+0x558>)
 8003ac8:	210f      	movs	r1, #15
 8003aca:	4813      	ldr	r0, [pc, #76]	; (8003b18 <statemachine+0x528>)
 8003acc:	f012 fd16 	bl	80164fc <sniprintf>
						ssd1306_SetCursor(32, 56);
 8003ad0:	2138      	movs	r1, #56	; 0x38
 8003ad2:	2020      	movs	r0, #32
 8003ad4:	f7ff f928 	bl	8002d28 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003ad8:	4a1a      	ldr	r2, [pc, #104]	; (8003b44 <statemachine+0x554>)
 8003ada:	2301      	movs	r3, #1
 8003adc:	ca06      	ldmia	r2, {r1, r2}
 8003ade:	480e      	ldr	r0, [pc, #56]	; (8003b18 <statemachine+0x528>)
 8003ae0:	f7ff f8fc 	bl	8002cdc <ssd1306_WriteString>
				  if(BTN_B>=1){
 8003ae4:	4b0f      	ldr	r3, [pc, #60]	; (8003b24 <statemachine+0x534>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	f340 817e 	ble.w	8003dea <statemachine+0x7fa>
					  posstate++;
 8003aee:	4b13      	ldr	r3, [pc, #76]	; (8003b3c <statemachine+0x54c>)
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	3301      	adds	r3, #1
 8003af4:	b2da      	uxtb	r2, r3
 8003af6:	4b11      	ldr	r3, [pc, #68]	; (8003b3c <statemachine+0x54c>)
 8003af8:	701a      	strb	r2, [r3, #0]
					  BTN_B=0;
 8003afa:	4b0a      	ldr	r3, [pc, #40]	; (8003b24 <statemachine+0x534>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	601a      	str	r2, [r3, #0]





				  break;
 8003b00:	e173      	b.n	8003dea <statemachine+0x7fa>
 8003b02:	bf00      	nop
 8003b04:	f3af 8000 	nop.w
 8003b08:	cccccccd 	.word	0xcccccccd
 8003b0c:	400ccccc 	.word	0x400ccccc
 8003b10:	200006c8 	.word	0x200006c8
 8003b14:	0801acec 	.word	0x0801acec
 8003b18:	20000968 	.word	0x20000968
 8003b1c:	2000001c 	.word	0x2000001c
 8003b20:	20000740 	.word	0x20000740
 8003b24:	2000070c 	.word	0x2000070c
 8003b28:	2000047a 	.word	0x2000047a
 8003b2c:	20000708 	.word	0x20000708
 8003b30:	20000478 	.word	0x20000478
 8003b34:	20000b50 	.word	0x20000b50
 8003b38:	200004c4 	.word	0x200004c4
 8003b3c:	2000047b 	.word	0x2000047b
 8003b40:	0801acf4 	.word	0x0801acf4
 8003b44:	2000000c 	.word	0x2000000c
 8003b48:	0801ad00 	.word	0x0801ad00
 8003b4c:	0801ad08 	.word	0x0801ad08
			  case STATE_LAT:
						ssd1306_SetCursor(32, 32);
 8003b50:	2120      	movs	r1, #32
 8003b52:	2020      	movs	r0, #32
 8003b54:	f7ff f8e8 	bl	8002d28 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "LatSide:");
 8003b58:	4aa9      	ldr	r2, [pc, #676]	; (8003e00 <statemachine+0x810>)
 8003b5a:	210f      	movs	r1, #15
 8003b5c:	48a9      	ldr	r0, [pc, #676]	; (8003e04 <statemachine+0x814>)
 8003b5e:	f012 fccd 	bl	80164fc <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003b62:	4aa9      	ldr	r2, [pc, #676]	; (8003e08 <statemachine+0x818>)
 8003b64:	2301      	movs	r3, #1
 8003b66:	ca06      	ldmia	r2, {r1, r2}
 8003b68:	48a6      	ldr	r0, [pc, #664]	; (8003e04 <statemachine+0x814>)
 8003b6a:	f7ff f8b7 	bl	8002cdc <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%c",myData.latSide);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003b6e:	4ba7      	ldr	r3, [pc, #668]	; (8003e0c <statemachine+0x81c>)
 8003b70:	7a1b      	ldrb	r3, [r3, #8]
 8003b72:	4aa7      	ldr	r2, [pc, #668]	; (8003e10 <statemachine+0x820>)
 8003b74:	210f      	movs	r1, #15
 8003b76:	48a3      	ldr	r0, [pc, #652]	; (8003e04 <statemachine+0x814>)
 8003b78:	f012 fcc0 	bl	80164fc <sniprintf>
						ssd1306_SetCursor(32, 40);
 8003b7c:	2128      	movs	r1, #40	; 0x28
 8003b7e:	2020      	movs	r0, #32
 8003b80:	f7ff f8d2 	bl	8002d28 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003b84:	4aa0      	ldr	r2, [pc, #640]	; (8003e08 <statemachine+0x818>)
 8003b86:	2301      	movs	r3, #1
 8003b88:	ca06      	ldmia	r2, {r1, r2}
 8003b8a:	489e      	ldr	r0, [pc, #632]	; (8003e04 <statemachine+0x814>)
 8003b8c:	f7ff f8a6 	bl	8002cdc <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "Latitude:");
 8003b90:	4aa0      	ldr	r2, [pc, #640]	; (8003e14 <statemachine+0x824>)
 8003b92:	210f      	movs	r1, #15
 8003b94:	489b      	ldr	r0, [pc, #620]	; (8003e04 <statemachine+0x814>)
 8003b96:	f012 fcb1 	bl	80164fc <sniprintf>
						ssd1306_SetCursor(32, 48);
 8003b9a:	2130      	movs	r1, #48	; 0x30
 8003b9c:	2020      	movs	r0, #32
 8003b9e:	f7ff f8c3 	bl	8002d28 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003ba2:	4a99      	ldr	r2, [pc, #612]	; (8003e08 <statemachine+0x818>)
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	ca06      	ldmia	r2, {r1, r2}
 8003ba8:	4896      	ldr	r0, [pc, #600]	; (8003e04 <statemachine+0x814>)
 8003baa:	f7ff f897 	bl	8002cdc <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",myData.latitude);
 8003bae:	4b97      	ldr	r3, [pc, #604]	; (8003e0c <statemachine+0x81c>)
 8003bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bb4:	e9cd 2300 	strd	r2, r3, [sp]
 8003bb8:	4a97      	ldr	r2, [pc, #604]	; (8003e18 <statemachine+0x828>)
 8003bba:	210f      	movs	r1, #15
 8003bbc:	4891      	ldr	r0, [pc, #580]	; (8003e04 <statemachine+0x814>)
 8003bbe:	f012 fc9d 	bl	80164fc <sniprintf>
						ssd1306_SetCursor(32, 56);
 8003bc2:	2138      	movs	r1, #56	; 0x38
 8003bc4:	2020      	movs	r0, #32
 8003bc6:	f7ff f8af 	bl	8002d28 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003bca:	4a8f      	ldr	r2, [pc, #572]	; (8003e08 <statemachine+0x818>)
 8003bcc:	2301      	movs	r3, #1
 8003bce:	ca06      	ldmia	r2, {r1, r2}
 8003bd0:	488c      	ldr	r0, [pc, #560]	; (8003e04 <statemachine+0x814>)
 8003bd2:	f7ff f883 	bl	8002cdc <ssd1306_WriteString>


				  if(BTN_B>=1){
 8003bd6:	4b91      	ldr	r3, [pc, #580]	; (8003e1c <statemachine+0x82c>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	dd08      	ble.n	8003bf0 <statemachine+0x600>
				  					  posstate++;
 8003bde:	4b90      	ldr	r3, [pc, #576]	; (8003e20 <statemachine+0x830>)
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	3301      	adds	r3, #1
 8003be4:	b2da      	uxtb	r2, r3
 8003be6:	4b8e      	ldr	r3, [pc, #568]	; (8003e20 <statemachine+0x830>)
 8003be8:	701a      	strb	r2, [r3, #0]
				  					  BTN_B=0;
 8003bea:	4b8c      	ldr	r3, [pc, #560]	; (8003e1c <statemachine+0x82c>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8003bf0:	4b8c      	ldr	r3, [pc, #560]	; (8003e24 <statemachine+0x834>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f340 80fa 	ble.w	8003dee <statemachine+0x7fe>
									  posstate--;
 8003bfa:	4b89      	ldr	r3, [pc, #548]	; (8003e20 <statemachine+0x830>)
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	b2da      	uxtb	r2, r3
 8003c02:	4b87      	ldr	r3, [pc, #540]	; (8003e20 <statemachine+0x830>)
 8003c04:	701a      	strb	r2, [r3, #0]
									BTN_B_LONG=0;
 8003c06:	4b87      	ldr	r3, [pc, #540]	; (8003e24 <statemachine+0x834>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	601a      	str	r2, [r3, #0]
								}



				  break;
 8003c0c:	e0ef      	b.n	8003dee <statemachine+0x7fe>
			  case STATE_LONG:

					ssd1306_SetCursor(32, 32);
 8003c0e:	2120      	movs	r1, #32
 8003c10:	2020      	movs	r0, #32
 8003c12:	f7ff f889 	bl	8002d28 <ssd1306_SetCursor>
					snprintf((char *)bufferscreen,15, "LonSide:");
 8003c16:	4a84      	ldr	r2, [pc, #528]	; (8003e28 <statemachine+0x838>)
 8003c18:	210f      	movs	r1, #15
 8003c1a:	487a      	ldr	r0, [pc, #488]	; (8003e04 <statemachine+0x814>)
 8003c1c:	f012 fc6e 	bl	80164fc <sniprintf>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c20:	4a79      	ldr	r2, [pc, #484]	; (8003e08 <statemachine+0x818>)
 8003c22:	2301      	movs	r3, #1
 8003c24:	ca06      	ldmia	r2, {r1, r2}
 8003c26:	4877      	ldr	r0, [pc, #476]	; (8003e04 <statemachine+0x814>)
 8003c28:	f7ff f858 	bl	8002cdc <ssd1306_WriteString>
					snprintf((char *)bufferscreen,15, "%c",myData.lonSide);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003c2c:	4b77      	ldr	r3, [pc, #476]	; (8003e0c <statemachine+0x81c>)
 8003c2e:	7e1b      	ldrb	r3, [r3, #24]
 8003c30:	4a77      	ldr	r2, [pc, #476]	; (8003e10 <statemachine+0x820>)
 8003c32:	210f      	movs	r1, #15
 8003c34:	4873      	ldr	r0, [pc, #460]	; (8003e04 <statemachine+0x814>)
 8003c36:	f012 fc61 	bl	80164fc <sniprintf>
					ssd1306_SetCursor(32, 40);
 8003c3a:	2128      	movs	r1, #40	; 0x28
 8003c3c:	2020      	movs	r0, #32
 8003c3e:	f7ff f873 	bl	8002d28 <ssd1306_SetCursor>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c42:	4a71      	ldr	r2, [pc, #452]	; (8003e08 <statemachine+0x818>)
 8003c44:	2301      	movs	r3, #1
 8003c46:	ca06      	ldmia	r2, {r1, r2}
 8003c48:	486e      	ldr	r0, [pc, #440]	; (8003e04 <statemachine+0x814>)
 8003c4a:	f7ff f847 	bl	8002cdc <ssd1306_WriteString>
					snprintf((char *)bufferscreen,15, "Longitude:");
 8003c4e:	4a77      	ldr	r2, [pc, #476]	; (8003e2c <statemachine+0x83c>)
 8003c50:	210f      	movs	r1, #15
 8003c52:	486c      	ldr	r0, [pc, #432]	; (8003e04 <statemachine+0x814>)
 8003c54:	f012 fc52 	bl	80164fc <sniprintf>
					ssd1306_SetCursor(32, 48);
 8003c58:	2130      	movs	r1, #48	; 0x30
 8003c5a:	2020      	movs	r0, #32
 8003c5c:	f7ff f864 	bl	8002d28 <ssd1306_SetCursor>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c60:	4a69      	ldr	r2, [pc, #420]	; (8003e08 <statemachine+0x818>)
 8003c62:	2301      	movs	r3, #1
 8003c64:	ca06      	ldmia	r2, {r1, r2}
 8003c66:	4867      	ldr	r0, [pc, #412]	; (8003e04 <statemachine+0x814>)
 8003c68:	f7ff f838 	bl	8002cdc <ssd1306_WriteString>
					snprintf((char *)bufferscreen,15, "%0.7f",myData.longitude);
 8003c6c:	4b67      	ldr	r3, [pc, #412]	; (8003e0c <statemachine+0x81c>)
 8003c6e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003c72:	e9cd 2300 	strd	r2, r3, [sp]
 8003c76:	4a68      	ldr	r2, [pc, #416]	; (8003e18 <statemachine+0x828>)
 8003c78:	210f      	movs	r1, #15
 8003c7a:	4862      	ldr	r0, [pc, #392]	; (8003e04 <statemachine+0x814>)
 8003c7c:	f012 fc3e 	bl	80164fc <sniprintf>
					ssd1306_SetCursor(32, 56);
 8003c80:	2138      	movs	r1, #56	; 0x38
 8003c82:	2020      	movs	r0, #32
 8003c84:	f7ff f850 	bl	8002d28 <ssd1306_SetCursor>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003c88:	4a5f      	ldr	r2, [pc, #380]	; (8003e08 <statemachine+0x818>)
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	ca06      	ldmia	r2, {r1, r2}
 8003c8e:	485d      	ldr	r0, [pc, #372]	; (8003e04 <statemachine+0x814>)
 8003c90:	f7ff f824 	bl	8002cdc <ssd1306_WriteString>

				  if(BTN_B>=1){
 8003c94:	4b61      	ldr	r3, [pc, #388]	; (8003e1c <statemachine+0x82c>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	dd08      	ble.n	8003cae <statemachine+0x6be>
				  					  posstate++;
 8003c9c:	4b60      	ldr	r3, [pc, #384]	; (8003e20 <statemachine+0x830>)
 8003c9e:	781b      	ldrb	r3, [r3, #0]
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	b2da      	uxtb	r2, r3
 8003ca4:	4b5e      	ldr	r3, [pc, #376]	; (8003e20 <statemachine+0x830>)
 8003ca6:	701a      	strb	r2, [r3, #0]
				  					  BTN_B=0;
 8003ca8:	4b5c      	ldr	r3, [pc, #368]	; (8003e1c <statemachine+0x82c>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8003cae:	4b5d      	ldr	r3, [pc, #372]	; (8003e24 <statemachine+0x834>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	f340 809d 	ble.w	8003df2 <statemachine+0x802>
									  posstate--;
 8003cb8:	4b59      	ldr	r3, [pc, #356]	; (8003e20 <statemachine+0x830>)
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	b2da      	uxtb	r2, r3
 8003cc0:	4b57      	ldr	r3, [pc, #348]	; (8003e20 <statemachine+0x830>)
 8003cc2:	701a      	strb	r2, [r3, #0]
									BTN_B_LONG=0;
 8003cc4:	4b57      	ldr	r3, [pc, #348]	; (8003e24 <statemachine+0x834>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	601a      	str	r2, [r3, #0]
								}

				  break;
 8003cca:	e092      	b.n	8003df2 <statemachine+0x802>
			  case STATE_ALT:


				  						ssd1306_SetCursor(32, 32);
 8003ccc:	2120      	movs	r1, #32
 8003cce:	2020      	movs	r0, #32
 8003cd0:	f7ff f82a 	bl	8002d28 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "altitude:");
 8003cd4:	4a56      	ldr	r2, [pc, #344]	; (8003e30 <statemachine+0x840>)
 8003cd6:	210f      	movs	r1, #15
 8003cd8:	484a      	ldr	r0, [pc, #296]	; (8003e04 <statemachine+0x814>)
 8003cda:	f012 fc0f 	bl	80164fc <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003cde:	4a4a      	ldr	r2, [pc, #296]	; (8003e08 <statemachine+0x818>)
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	ca06      	ldmia	r2, {r1, r2}
 8003ce4:	4847      	ldr	r0, [pc, #284]	; (8003e04 <statemachine+0x814>)
 8003ce6:	f7fe fff9 	bl	8002cdc <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.1f m",myData.altitude);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003cea:	4b48      	ldr	r3, [pc, #288]	; (8003e0c <statemachine+0x81c>)
 8003cec:	69db      	ldr	r3, [r3, #28]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7fc fc2a 	bl	8000548 <__aeabi_f2d>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	e9cd 2300 	strd	r2, r3, [sp]
 8003cfc:	4a4d      	ldr	r2, [pc, #308]	; (8003e34 <statemachine+0x844>)
 8003cfe:	210f      	movs	r1, #15
 8003d00:	4840      	ldr	r0, [pc, #256]	; (8003e04 <statemachine+0x814>)
 8003d02:	f012 fbfb 	bl	80164fc <sniprintf>
				  						ssd1306_SetCursor(32, 40);
 8003d06:	2128      	movs	r1, #40	; 0x28
 8003d08:	2020      	movs	r0, #32
 8003d0a:	f7ff f80d 	bl	8002d28 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003d0e:	4a3e      	ldr	r2, [pc, #248]	; (8003e08 <statemachine+0x818>)
 8003d10:	2301      	movs	r3, #1
 8003d12:	ca06      	ldmia	r2, {r1, r2}
 8003d14:	483b      	ldr	r0, [pc, #236]	; (8003e04 <statemachine+0x814>)
 8003d16:	f7fe ffe1 	bl	8002cdc <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "Pressure:");
 8003d1a:	4a47      	ldr	r2, [pc, #284]	; (8003e38 <statemachine+0x848>)
 8003d1c:	210f      	movs	r1, #15
 8003d1e:	4839      	ldr	r0, [pc, #228]	; (8003e04 <statemachine+0x814>)
 8003d20:	f012 fbec 	bl	80164fc <sniprintf>
				  						ssd1306_SetCursor(32, 48);
 8003d24:	2130      	movs	r1, #48	; 0x30
 8003d26:	2020      	movs	r0, #32
 8003d28:	f7fe fffe 	bl	8002d28 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003d2c:	4a36      	ldr	r2, [pc, #216]	; (8003e08 <statemachine+0x818>)
 8003d2e:	2301      	movs	r3, #1
 8003d30:	ca06      	ldmia	r2, {r1, r2}
 8003d32:	4834      	ldr	r0, [pc, #208]	; (8003e04 <statemachine+0x814>)
 8003d34:	f7fe ffd2 	bl	8002cdc <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.1fhpa",1000*expf((-0.0001148)*(myData.altitude)));
 8003d38:	4b34      	ldr	r3, [pc, #208]	; (8003e0c <statemachine+0x81c>)
 8003d3a:	69db      	ldr	r3, [r3, #28]
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7fc fc03 	bl	8000548 <__aeabi_f2d>
 8003d42:	a32d      	add	r3, pc, #180	; (adr r3, 8003df8 <statemachine+0x808>)
 8003d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d48:	f7fc fc56 	bl	80005f8 <__aeabi_dmul>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	460b      	mov	r3, r1
 8003d50:	4610      	mov	r0, r2
 8003d52:	4619      	mov	r1, r3
 8003d54:	f7fc ff48 	bl	8000be8 <__aeabi_d2f>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	ee00 3a10 	vmov	s0, r3
 8003d5e:	f015 fa7b 	bl	8019258 <expf>
 8003d62:	eef0 7a40 	vmov.f32	s15, s0
 8003d66:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8003e3c <statemachine+0x84c>
 8003d6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d6e:	ee17 0a90 	vmov	r0, s15
 8003d72:	f7fc fbe9 	bl	8000548 <__aeabi_f2d>
 8003d76:	4602      	mov	r2, r0
 8003d78:	460b      	mov	r3, r1
 8003d7a:	e9cd 2300 	strd	r2, r3, [sp]
 8003d7e:	4a30      	ldr	r2, [pc, #192]	; (8003e40 <statemachine+0x850>)
 8003d80:	210f      	movs	r1, #15
 8003d82:	4820      	ldr	r0, [pc, #128]	; (8003e04 <statemachine+0x814>)
 8003d84:	f012 fbba 	bl	80164fc <sniprintf>
				  						ssd1306_SetCursor(32, 56);
 8003d88:	2138      	movs	r1, #56	; 0x38
 8003d8a:	2020      	movs	r0, #32
 8003d8c:	f7fe ffcc 	bl	8002d28 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003d90:	4a1d      	ldr	r2, [pc, #116]	; (8003e08 <statemachine+0x818>)
 8003d92:	2301      	movs	r3, #1
 8003d94:	ca06      	ldmia	r2, {r1, r2}
 8003d96:	481b      	ldr	r0, [pc, #108]	; (8003e04 <statemachine+0x814>)
 8003d98:	f7fe ffa0 	bl	8002cdc <ssd1306_WriteString>

				  if(BTN_B>=1){
 8003d9c:	4b1f      	ldr	r3, [pc, #124]	; (8003e1c <statemachine+0x82c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	dd14      	ble.n	8003dce <statemachine+0x7de>
				  					posstate--;
 8003da4:	4b1e      	ldr	r3, [pc, #120]	; (8003e20 <statemachine+0x830>)
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	3b01      	subs	r3, #1
 8003daa:	b2da      	uxtb	r2, r3
 8003dac:	4b1c      	ldr	r3, [pc, #112]	; (8003e20 <statemachine+0x830>)
 8003dae:	701a      	strb	r2, [r3, #0]
				  					posstate--;
 8003db0:	4b1b      	ldr	r3, [pc, #108]	; (8003e20 <statemachine+0x830>)
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	3b01      	subs	r3, #1
 8003db6:	b2da      	uxtb	r2, r3
 8003db8:	4b19      	ldr	r3, [pc, #100]	; (8003e20 <statemachine+0x830>)
 8003dba:	701a      	strb	r2, [r3, #0]
				  					posstate--;
 8003dbc:	4b18      	ldr	r3, [pc, #96]	; (8003e20 <statemachine+0x830>)
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	3b01      	subs	r3, #1
 8003dc2:	b2da      	uxtb	r2, r3
 8003dc4:	4b16      	ldr	r3, [pc, #88]	; (8003e20 <statemachine+0x830>)
 8003dc6:	701a      	strb	r2, [r3, #0]
				  					BTN_B=0;
 8003dc8:	4b14      	ldr	r3, [pc, #80]	; (8003e1c <statemachine+0x82c>)
 8003dca:	2200      	movs	r2, #0
 8003dcc:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8003dce:	4b15      	ldr	r3, [pc, #84]	; (8003e24 <statemachine+0x834>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	dd36      	ble.n	8003e44 <statemachine+0x854>
					  posstate--;
 8003dd6:	4b12      	ldr	r3, [pc, #72]	; (8003e20 <statemachine+0x830>)
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	b2da      	uxtb	r2, r3
 8003dde:	4b10      	ldr	r3, [pc, #64]	; (8003e20 <statemachine+0x830>)
 8003de0:	701a      	strb	r2, [r3, #0]
					BTN_B_LONG=0;
 8003de2:	4b10      	ldr	r3, [pc, #64]	; (8003e24 <statemachine+0x834>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	601a      	str	r2, [r3, #0]
				}
				  break;
 8003de8:	e02c      	b.n	8003e44 <statemachine+0x854>
				  break;
 8003dea:	bf00      	nop
 8003dec:	e02b      	b.n	8003e46 <statemachine+0x856>
				  break;
 8003dee:	bf00      	nop
 8003df0:	e029      	b.n	8003e46 <statemachine+0x856>
				  break;
 8003df2:	bf00      	nop
 8003df4:	e027      	b.n	8003e46 <statemachine+0x856>
 8003df6:	bf00      	nop
 8003df8:	fb798882 	.word	0xfb798882
 8003dfc:	bf1e1818 	.word	0xbf1e1818
 8003e00:	0801ad14 	.word	0x0801ad14
 8003e04:	20000968 	.word	0x20000968
 8003e08:	2000000c 	.word	0x2000000c
 8003e0c:	200006c8 	.word	0x200006c8
 8003e10:	0801ad20 	.word	0x0801ad20
 8003e14:	0801acf4 	.word	0x0801acf4
 8003e18:	0801ad00 	.word	0x0801ad00
 8003e1c:	2000070c 	.word	0x2000070c
 8003e20:	2000047b 	.word	0x2000047b
 8003e24:	20000b4c 	.word	0x20000b4c
 8003e28:	0801ad24 	.word	0x0801ad24
 8003e2c:	0801ad08 	.word	0x0801ad08
 8003e30:	0801ad30 	.word	0x0801ad30
 8003e34:	0801ad3c 	.word	0x0801ad3c
 8003e38:	0801ad44 	.word	0x0801ad44
 8003e3c:	447a0000 	.word	0x447a0000
 8003e40:	0801ad50 	.word	0x0801ad50
				  break;
 8003e44:	bf00      	nop
			  }

					if(BTN_A>=1){
 8003e46:	4b5d      	ldr	r3, [pc, #372]	; (8003fbc <statemachine+0x9cc>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	dd0b      	ble.n	8003e66 <statemachine+0x876>
							state++;
 8003e4e:	4b5c      	ldr	r3, [pc, #368]	; (8003fc0 <statemachine+0x9d0>)
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	3301      	adds	r3, #1
 8003e54:	b2da      	uxtb	r2, r3
 8003e56:	4b5a      	ldr	r3, [pc, #360]	; (8003fc0 <statemachine+0x9d0>)
 8003e58:	701a      	strb	r2, [r3, #0]
							BTN_A=0;
 8003e5a:	4b58      	ldr	r3, [pc, #352]	; (8003fbc <statemachine+0x9cc>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	601a      	str	r2, [r3, #0]
							BTN_B=0;
 8003e60:	4b58      	ldr	r3, [pc, #352]	; (8003fc4 <statemachine+0x9d4>)
 8003e62:	2200      	movs	r2, #0
 8003e64:	601a      	str	r2, [r3, #0]


						}
					if(BTN_A_LONG>=1){
 8003e66:	4b58      	ldr	r3, [pc, #352]	; (8003fc8 <statemachine+0x9d8>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	f341 82d8 	ble.w	8005420 <statemachine+0x1e30>
									 									 									  			 	state--;
 8003e70:	4b53      	ldr	r3, [pc, #332]	; (8003fc0 <statemachine+0x9d0>)
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	3b01      	subs	r3, #1
 8003e76:	b2da      	uxtb	r2, r3
 8003e78:	4b51      	ldr	r3, [pc, #324]	; (8003fc0 <statemachine+0x9d0>)
 8003e7a:	701a      	strb	r2, [r3, #0]
									 									 									  			 	BTN_A=0;
 8003e7c:	4b4f      	ldr	r3, [pc, #316]	; (8003fbc <statemachine+0x9cc>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_B=0;
 8003e82:	4b50      	ldr	r3, [pc, #320]	; (8003fc4 <statemachine+0x9d4>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_A_LONG=0;
 8003e88:	4b4f      	ldr	r3, [pc, #316]	; (8003fc8 <statemachine+0x9d8>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	601a      	str	r2, [r3, #0]
									 									 									  	}
			  break;
 8003e8e:	f001 bac7 	b.w	8005420 <statemachine+0x1e30>

		  case STATE_HEURE:
			  ssd1306_Fill(Black);
 8003e92:	2000      	movs	r0, #0
 8003e94:	f7fe fe06 	bl	8002aa4 <ssd1306_Fill>
			  nmea_parse(&myData, DataBuffer);
 8003e98:	494c      	ldr	r1, [pc, #304]	; (8003fcc <statemachine+0x9dc>)
 8003e9a:	484d      	ldr	r0, [pc, #308]	; (8003fd0 <statemachine+0x9e0>)
 8003e9c:	f7fe f91a 	bl	80020d4 <nmea_parse>
			  if(settimeen==0){
 8003ea0:	4b4c      	ldr	r3, [pc, #304]	; (8003fd4 <statemachine+0x9e4>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d141      	bne.n	8003f2c <statemachine+0x93c>

							settimeen=1;
 8003ea8:	4b4a      	ldr	r3, [pc, #296]	; (8003fd4 <statemachine+0x9e4>)
 8003eaa:	2201      	movs	r2, #1
 8003eac:	601a      	str	r2, [r3, #0]
							HR=(myData.lastMeasure[0]&0x0f)*10+(myData.lastMeasure[1]&0x0f);
 8003eae:	4b48      	ldr	r3, [pc, #288]	; (8003fd0 <statemachine+0x9e0>)
 8003eb0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003eb4:	f003 030f 	and.w	r3, r3, #15
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	461a      	mov	r2, r3
 8003ebc:	0092      	lsls	r2, r2, #2
 8003ebe:	4413      	add	r3, r2
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	b2da      	uxtb	r2, r3
 8003ec4:	4b42      	ldr	r3, [pc, #264]	; (8003fd0 <statemachine+0x9e0>)
 8003ec6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8003eca:	f003 030f 	and.w	r3, r3, #15
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	4413      	add	r3, r2
 8003ed2:	b2da      	uxtb	r2, r3
 8003ed4:	4b40      	ldr	r3, [pc, #256]	; (8003fd8 <statemachine+0x9e8>)
 8003ed6:	701a      	strb	r2, [r3, #0]
							MINUTE=(myData.lastMeasure[2]&0x0f)*10+(myData.lastMeasure[3]&0x0f);
 8003ed8:	4b3d      	ldr	r3, [pc, #244]	; (8003fd0 <statemachine+0x9e0>)
 8003eda:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8003ede:	f003 030f 	and.w	r3, r3, #15
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	0092      	lsls	r2, r2, #2
 8003ee8:	4413      	add	r3, r2
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	b2da      	uxtb	r2, r3
 8003eee:	4b38      	ldr	r3, [pc, #224]	; (8003fd0 <statemachine+0x9e0>)
 8003ef0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8003ef4:	f003 030f 	and.w	r3, r3, #15
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	4413      	add	r3, r2
 8003efc:	b2da      	uxtb	r2, r3
 8003efe:	4b37      	ldr	r3, [pc, #220]	; (8003fdc <statemachine+0x9ec>)
 8003f00:	701a      	strb	r2, [r3, #0]
							SEC=(myData.lastMeasure[4]&0x0f)*10+(myData.lastMeasure[5]&0x0f);
 8003f02:	4b33      	ldr	r3, [pc, #204]	; (8003fd0 <statemachine+0x9e0>)
 8003f04:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f08:	f003 030f 	and.w	r3, r3, #15
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	461a      	mov	r2, r3
 8003f10:	0092      	lsls	r2, r2, #2
 8003f12:	4413      	add	r3, r2
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	b2da      	uxtb	r2, r3
 8003f18:	4b2d      	ldr	r3, [pc, #180]	; (8003fd0 <statemachine+0x9e0>)
 8003f1a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003f1e:	f003 030f 	and.w	r3, r3, #15
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	4413      	add	r3, r2
 8003f26:	b2da      	uxtb	r2, r3
 8003f28:	4b2d      	ldr	r3, [pc, #180]	; (8003fe0 <statemachine+0x9f0>)
 8003f2a:	701a      	strb	r2, [r3, #0]


					  }


				  ssd1306_SetCursor(32, 32);
 8003f2c:	2120      	movs	r1, #32
 8003f2e:	2020      	movs	r0, #32
 8003f30:	f7fe fefa 	bl	8002d28 <ssd1306_SetCursor>
				  ssd1306_WriteString("hr GMT:", Font_6x8, White);
 8003f34:	4a2b      	ldr	r2, [pc, #172]	; (8003fe4 <statemachine+0x9f4>)
 8003f36:	2301      	movs	r3, #1
 8003f38:	ca06      	ldmia	r2, {r1, r2}
 8003f3a:	482b      	ldr	r0, [pc, #172]	; (8003fe8 <statemachine+0x9f8>)
 8003f3c:	f7fe fece 	bl	8002cdc <ssd1306_WriteString>




				  switch(hrstate){
 8003f40:	4b2a      	ldr	r3, [pc, #168]	; (8003fec <statemachine+0x9fc>)
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d002      	beq.n	8003f4e <statemachine+0x95e>
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d059      	beq.n	8004000 <statemachine+0xa10>
 8003f4c:	e295      	b.n	800447a <statemachine+0xe8a>
				  case STATE_DIGIT:
					 ssd1306_SetCursor(32, 42);
 8003f4e:	212a      	movs	r1, #42	; 0x2a
 8003f50:	2020      	movs	r0, #32
 8003f52:	f7fe fee9 	bl	8002d28 <ssd1306_SetCursor>
					 snprintf((char *)bufferscreen,15, "%02d:%02d",HR,MINUTE);
 8003f56:	4b20      	ldr	r3, [pc, #128]	; (8003fd8 <statemachine+0x9e8>)
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	4b1f      	ldr	r3, [pc, #124]	; (8003fdc <statemachine+0x9ec>)
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	9300      	str	r3, [sp, #0]
 8003f62:	4613      	mov	r3, r2
 8003f64:	4a22      	ldr	r2, [pc, #136]	; (8003ff0 <statemachine+0xa00>)
 8003f66:	210f      	movs	r1, #15
 8003f68:	4822      	ldr	r0, [pc, #136]	; (8003ff4 <statemachine+0xa04>)
 8003f6a:	f012 fac7 	bl	80164fc <sniprintf>
					ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003f6e:	4a22      	ldr	r2, [pc, #136]	; (8003ff8 <statemachine+0xa08>)
 8003f70:	2301      	movs	r3, #1
 8003f72:	ca06      	ldmia	r2, {r1, r2}
 8003f74:	481f      	ldr	r0, [pc, #124]	; (8003ff4 <statemachine+0xa04>)
 8003f76:	f7fe feb1 	bl	8002cdc <ssd1306_WriteString>
					ssd1306_SetCursor(32, 50);
 8003f7a:	2132      	movs	r1, #50	; 0x32
 8003f7c:	2020      	movs	r0, #32
 8003f7e:	f7fe fed3 	bl	8002d28 <ssd1306_SetCursor>
					snprintf((char *)bufferscreen,15, "%02d sec",SEC);
 8003f82:	4b17      	ldr	r3, [pc, #92]	; (8003fe0 <statemachine+0x9f0>)
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	4a1d      	ldr	r2, [pc, #116]	; (8003ffc <statemachine+0xa0c>)
 8003f88:	210f      	movs	r1, #15
 8003f8a:	481a      	ldr	r0, [pc, #104]	; (8003ff4 <statemachine+0xa04>)
 8003f8c:	f012 fab6 	bl	80164fc <sniprintf>
					ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003f90:	4a14      	ldr	r2, [pc, #80]	; (8003fe4 <statemachine+0x9f4>)
 8003f92:	2301      	movs	r3, #1
 8003f94:	ca06      	ldmia	r2, {r1, r2}
 8003f96:	4817      	ldr	r0, [pc, #92]	; (8003ff4 <statemachine+0xa04>)
 8003f98:	f7fe fea0 	bl	8002cdc <ssd1306_WriteString>
					if(BTN_B>=1){
 8003f9c:	4b09      	ldr	r3, [pc, #36]	; (8003fc4 <statemachine+0x9d4>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	f340 8267 	ble.w	8004474 <statemachine+0xe84>
												hrstate++;
 8003fa6:	4b11      	ldr	r3, [pc, #68]	; (8003fec <statemachine+0x9fc>)
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	3301      	adds	r3, #1
 8003fac:	b2da      	uxtb	r2, r3
 8003fae:	4b0f      	ldr	r3, [pc, #60]	; (8003fec <statemachine+0x9fc>)
 8003fb0:	701a      	strb	r2, [r3, #0]
												BTN_B=0;
 8003fb2:	4b04      	ldr	r3, [pc, #16]	; (8003fc4 <statemachine+0x9d4>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	601a      	str	r2, [r3, #0]
											}




					  break;
 8003fb8:	e25c      	b.n	8004474 <statemachine+0xe84>
 8003fba:	bf00      	nop
 8003fbc:	20000708 	.word	0x20000708
 8003fc0:	20000478 	.word	0x20000478
 8003fc4:	2000070c 	.word	0x2000070c
 8003fc8:	20000b50 	.word	0x20000b50
 8003fcc:	200004c4 	.word	0x200004c4
 8003fd0:	200006c8 	.word	0x200006c8
 8003fd4:	20000b38 	.word	0x20000b38
 8003fd8:	20000b35 	.word	0x20000b35
 8003fdc:	20000b36 	.word	0x20000b36
 8003fe0:	20000b34 	.word	0x20000b34
 8003fe4:	2000000c 	.word	0x2000000c
 8003fe8:	0801ad5c 	.word	0x0801ad5c
 8003fec:	20000479 	.word	0x20000479
 8003ff0:	0801ad64 	.word	0x0801ad64
 8003ff4:	20000968 	.word	0x20000968
 8003ff8:	20000014 	.word	0x20000014
 8003ffc:	0801ad70 	.word	0x0801ad70
				  case STATE_OLD:
					  if(HR>12){
 8004000:	4b91      	ldr	r3, [pc, #580]	; (8004248 <statemachine+0xc58>)
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	2b0c      	cmp	r3, #12
 8004006:	d905      	bls.n	8004014 <statemachine+0xa24>
						  HR=HR-12;
 8004008:	4b8f      	ldr	r3, [pc, #572]	; (8004248 <statemachine+0xc58>)
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	3b0c      	subs	r3, #12
 800400e:	b2da      	uxtb	r2, r3
 8004010:	4b8d      	ldr	r3, [pc, #564]	; (8004248 <statemachine+0xc58>)
 8004012:	701a      	strb	r2, [r3, #0]
					  }
					  ssd1306_DrawCircle(64, 48, 12, White);
 8004014:	2301      	movs	r3, #1
 8004016:	220c      	movs	r2, #12
 8004018:	2130      	movs	r1, #48	; 0x30
 800401a:	2040      	movs	r0, #64	; 0x40
 800401c:	f7fe ff08 	bl	8002e30 <ssd1306_DrawCircle>
					  ssd1306_Line(64,48,64+floor(6*cos((3-HR)*M_PI/6)),48-floor(6*sin((3-HR)*M_PI/6)),White);
 8004020:	4b89      	ldr	r3, [pc, #548]	; (8004248 <statemachine+0xc58>)
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	f1c3 0303 	rsb	r3, r3, #3
 8004028:	4618      	mov	r0, r3
 800402a:	f7fc fa7b 	bl	8000524 <__aeabi_i2d>
 800402e:	a384      	add	r3, pc, #528	; (adr r3, 8004240 <statemachine+0xc50>)
 8004030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004034:	f7fc fae0 	bl	80005f8 <__aeabi_dmul>
 8004038:	4602      	mov	r2, r0
 800403a:	460b      	mov	r3, r1
 800403c:	4610      	mov	r0, r2
 800403e:	4619      	mov	r1, r3
 8004040:	f04f 0200 	mov.w	r2, #0
 8004044:	4b81      	ldr	r3, [pc, #516]	; (800424c <statemachine+0xc5c>)
 8004046:	f7fc fc01 	bl	800084c <__aeabi_ddiv>
 800404a:	4602      	mov	r2, r0
 800404c:	460b      	mov	r3, r1
 800404e:	ec43 2b17 	vmov	d7, r2, r3
 8004052:	eeb0 0a47 	vmov.f32	s0, s14
 8004056:	eef0 0a67 	vmov.f32	s1, s15
 800405a:	f015 f851 	bl	8019100 <cos>
 800405e:	ec51 0b10 	vmov	r0, r1, d0
 8004062:	f04f 0200 	mov.w	r2, #0
 8004066:	4b79      	ldr	r3, [pc, #484]	; (800424c <statemachine+0xc5c>)
 8004068:	f7fc fac6 	bl	80005f8 <__aeabi_dmul>
 800406c:	4602      	mov	r2, r0
 800406e:	460b      	mov	r3, r1
 8004070:	ec43 2b17 	vmov	d7, r2, r3
 8004074:	eeb0 0a47 	vmov.f32	s0, s14
 8004078:	eef0 0a67 	vmov.f32	s1, s15
 800407c:	f015 f988 	bl	8019390 <floor>
 8004080:	ec51 0b10 	vmov	r0, r1, d0
 8004084:	f04f 0200 	mov.w	r2, #0
 8004088:	4b71      	ldr	r3, [pc, #452]	; (8004250 <statemachine+0xc60>)
 800408a:	f7fc f8ff 	bl	800028c <__adddf3>
 800408e:	4602      	mov	r2, r0
 8004090:	460b      	mov	r3, r1
 8004092:	4610      	mov	r0, r2
 8004094:	4619      	mov	r1, r3
 8004096:	f7fc fd87 	bl	8000ba8 <__aeabi_d2uiz>
 800409a:	4603      	mov	r3, r0
 800409c:	b2dc      	uxtb	r4, r3
 800409e:	4b6a      	ldr	r3, [pc, #424]	; (8004248 <statemachine+0xc58>)
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	f1c3 0303 	rsb	r3, r3, #3
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7fc fa3c 	bl	8000524 <__aeabi_i2d>
 80040ac:	a364      	add	r3, pc, #400	; (adr r3, 8004240 <statemachine+0xc50>)
 80040ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b2:	f7fc faa1 	bl	80005f8 <__aeabi_dmul>
 80040b6:	4602      	mov	r2, r0
 80040b8:	460b      	mov	r3, r1
 80040ba:	4610      	mov	r0, r2
 80040bc:	4619      	mov	r1, r3
 80040be:	f04f 0200 	mov.w	r2, #0
 80040c2:	4b62      	ldr	r3, [pc, #392]	; (800424c <statemachine+0xc5c>)
 80040c4:	f7fc fbc2 	bl	800084c <__aeabi_ddiv>
 80040c8:	4602      	mov	r2, r0
 80040ca:	460b      	mov	r3, r1
 80040cc:	ec43 2b17 	vmov	d7, r2, r3
 80040d0:	eeb0 0a47 	vmov.f32	s0, s14
 80040d4:	eef0 0a67 	vmov.f32	s1, s15
 80040d8:	f015 f866 	bl	80191a8 <sin>
 80040dc:	ec51 0b10 	vmov	r0, r1, d0
 80040e0:	f04f 0200 	mov.w	r2, #0
 80040e4:	4b59      	ldr	r3, [pc, #356]	; (800424c <statemachine+0xc5c>)
 80040e6:	f7fc fa87 	bl	80005f8 <__aeabi_dmul>
 80040ea:	4602      	mov	r2, r0
 80040ec:	460b      	mov	r3, r1
 80040ee:	ec43 2b17 	vmov	d7, r2, r3
 80040f2:	eeb0 0a47 	vmov.f32	s0, s14
 80040f6:	eef0 0a67 	vmov.f32	s1, s15
 80040fa:	f015 f949 	bl	8019390 <floor>
 80040fe:	ec53 2b10 	vmov	r2, r3, d0
 8004102:	f04f 0000 	mov.w	r0, #0
 8004106:	4953      	ldr	r1, [pc, #332]	; (8004254 <statemachine+0xc64>)
 8004108:	f7fc f8be 	bl	8000288 <__aeabi_dsub>
 800410c:	4602      	mov	r2, r0
 800410e:	460b      	mov	r3, r1
 8004110:	4610      	mov	r0, r2
 8004112:	4619      	mov	r1, r3
 8004114:	f7fc fd48 	bl	8000ba8 <__aeabi_d2uiz>
 8004118:	4603      	mov	r3, r0
 800411a:	b2db      	uxtb	r3, r3
 800411c:	2201      	movs	r2, #1
 800411e:	9200      	str	r2, [sp, #0]
 8004120:	4622      	mov	r2, r4
 8004122:	2130      	movs	r1, #48	; 0x30
 8004124:	2040      	movs	r0, #64	; 0x40
 8004126:	f7fe fe17 	bl	8002d58 <ssd1306_Line>
					  ssd1306_Line(64,48,64+floor(12*cos((15-MINUTE)*M_PI/30)),48-floor(12*sin((15-MINUTE)*M_PI/30)),White);
 800412a:	4b4b      	ldr	r3, [pc, #300]	; (8004258 <statemachine+0xc68>)
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	f1c3 030f 	rsb	r3, r3, #15
 8004132:	4618      	mov	r0, r3
 8004134:	f7fc f9f6 	bl	8000524 <__aeabi_i2d>
 8004138:	a341      	add	r3, pc, #260	; (adr r3, 8004240 <statemachine+0xc50>)
 800413a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800413e:	f7fc fa5b 	bl	80005f8 <__aeabi_dmul>
 8004142:	4602      	mov	r2, r0
 8004144:	460b      	mov	r3, r1
 8004146:	4610      	mov	r0, r2
 8004148:	4619      	mov	r1, r3
 800414a:	f04f 0200 	mov.w	r2, #0
 800414e:	4b43      	ldr	r3, [pc, #268]	; (800425c <statemachine+0xc6c>)
 8004150:	f7fc fb7c 	bl	800084c <__aeabi_ddiv>
 8004154:	4602      	mov	r2, r0
 8004156:	460b      	mov	r3, r1
 8004158:	ec43 2b17 	vmov	d7, r2, r3
 800415c:	eeb0 0a47 	vmov.f32	s0, s14
 8004160:	eef0 0a67 	vmov.f32	s1, s15
 8004164:	f014 ffcc 	bl	8019100 <cos>
 8004168:	ec51 0b10 	vmov	r0, r1, d0
 800416c:	f04f 0200 	mov.w	r2, #0
 8004170:	4b3b      	ldr	r3, [pc, #236]	; (8004260 <statemachine+0xc70>)
 8004172:	f7fc fa41 	bl	80005f8 <__aeabi_dmul>
 8004176:	4602      	mov	r2, r0
 8004178:	460b      	mov	r3, r1
 800417a:	ec43 2b17 	vmov	d7, r2, r3
 800417e:	eeb0 0a47 	vmov.f32	s0, s14
 8004182:	eef0 0a67 	vmov.f32	s1, s15
 8004186:	f015 f903 	bl	8019390 <floor>
 800418a:	ec51 0b10 	vmov	r0, r1, d0
 800418e:	f04f 0200 	mov.w	r2, #0
 8004192:	4b2f      	ldr	r3, [pc, #188]	; (8004250 <statemachine+0xc60>)
 8004194:	f7fc f87a 	bl	800028c <__adddf3>
 8004198:	4602      	mov	r2, r0
 800419a:	460b      	mov	r3, r1
 800419c:	4610      	mov	r0, r2
 800419e:	4619      	mov	r1, r3
 80041a0:	f7fc fd02 	bl	8000ba8 <__aeabi_d2uiz>
 80041a4:	4603      	mov	r3, r0
 80041a6:	b2dc      	uxtb	r4, r3
 80041a8:	4b2b      	ldr	r3, [pc, #172]	; (8004258 <statemachine+0xc68>)
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	f1c3 030f 	rsb	r3, r3, #15
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7fc f9b7 	bl	8000524 <__aeabi_i2d>
 80041b6:	a322      	add	r3, pc, #136	; (adr r3, 8004240 <statemachine+0xc50>)
 80041b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041bc:	f7fc fa1c 	bl	80005f8 <__aeabi_dmul>
 80041c0:	4602      	mov	r2, r0
 80041c2:	460b      	mov	r3, r1
 80041c4:	4610      	mov	r0, r2
 80041c6:	4619      	mov	r1, r3
 80041c8:	f04f 0200 	mov.w	r2, #0
 80041cc:	4b23      	ldr	r3, [pc, #140]	; (800425c <statemachine+0xc6c>)
 80041ce:	f7fc fb3d 	bl	800084c <__aeabi_ddiv>
 80041d2:	4602      	mov	r2, r0
 80041d4:	460b      	mov	r3, r1
 80041d6:	ec43 2b17 	vmov	d7, r2, r3
 80041da:	eeb0 0a47 	vmov.f32	s0, s14
 80041de:	eef0 0a67 	vmov.f32	s1, s15
 80041e2:	f014 ffe1 	bl	80191a8 <sin>
 80041e6:	ec51 0b10 	vmov	r0, r1, d0
 80041ea:	f04f 0200 	mov.w	r2, #0
 80041ee:	4b1c      	ldr	r3, [pc, #112]	; (8004260 <statemachine+0xc70>)
 80041f0:	f7fc fa02 	bl	80005f8 <__aeabi_dmul>
 80041f4:	4602      	mov	r2, r0
 80041f6:	460b      	mov	r3, r1
 80041f8:	ec43 2b17 	vmov	d7, r2, r3
 80041fc:	eeb0 0a47 	vmov.f32	s0, s14
 8004200:	eef0 0a67 	vmov.f32	s1, s15
 8004204:	f015 f8c4 	bl	8019390 <floor>
 8004208:	ec53 2b10 	vmov	r2, r3, d0
 800420c:	f04f 0000 	mov.w	r0, #0
 8004210:	4910      	ldr	r1, [pc, #64]	; (8004254 <statemachine+0xc64>)
 8004212:	f7fc f839 	bl	8000288 <__aeabi_dsub>
 8004216:	4602      	mov	r2, r0
 8004218:	460b      	mov	r3, r1
 800421a:	4610      	mov	r0, r2
 800421c:	4619      	mov	r1, r3
 800421e:	f7fc fcc3 	bl	8000ba8 <__aeabi_d2uiz>
 8004222:	4603      	mov	r3, r0
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2201      	movs	r2, #1
 8004228:	9200      	str	r2, [sp, #0]
 800422a:	4622      	mov	r2, r4
 800422c:	2130      	movs	r1, #48	; 0x30
 800422e:	2040      	movs	r0, #64	; 0x40
 8004230:	f7fe fd92 	bl	8002d58 <ssd1306_Line>
					  for(int i=0;i<=12;i++){
 8004234:	2300      	movs	r3, #0
 8004236:	60fb      	str	r3, [r7, #12]
 8004238:	e10a      	b.n	8004450 <statemachine+0xe60>
 800423a:	bf00      	nop
 800423c:	f3af 8000 	nop.w
 8004240:	54442d18 	.word	0x54442d18
 8004244:	400921fb 	.word	0x400921fb
 8004248:	20000b35 	.word	0x20000b35
 800424c:	40180000 	.word	0x40180000
 8004250:	40500000 	.word	0x40500000
 8004254:	40480000 	.word	0x40480000
 8004258:	20000b36 	.word	0x20000b36
 800425c:	403e0000 	.word	0x403e0000
 8004260:	40280000 	.word	0x40280000
						  ssd1306_Line(64+floor(10*cos((i)*M_PI/6)),48+floor(10*sin((i)*M_PI/6)),64+floor(12*cos((i)*M_PI/6)),48+floor(12*sin((i)*M_PI/6)),White);
 8004264:	68f8      	ldr	r0, [r7, #12]
 8004266:	f7fc f95d 	bl	8000524 <__aeabi_i2d>
 800426a:	a399      	add	r3, pc, #612	; (adr r3, 80044d0 <statemachine+0xee0>)
 800426c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004270:	f7fc f9c2 	bl	80005f8 <__aeabi_dmul>
 8004274:	4602      	mov	r2, r0
 8004276:	460b      	mov	r3, r1
 8004278:	4610      	mov	r0, r2
 800427a:	4619      	mov	r1, r3
 800427c:	f04f 0200 	mov.w	r2, #0
 8004280:	4b95      	ldr	r3, [pc, #596]	; (80044d8 <statemachine+0xee8>)
 8004282:	f7fc fae3 	bl	800084c <__aeabi_ddiv>
 8004286:	4602      	mov	r2, r0
 8004288:	460b      	mov	r3, r1
 800428a:	ec43 2b17 	vmov	d7, r2, r3
 800428e:	eeb0 0a47 	vmov.f32	s0, s14
 8004292:	eef0 0a67 	vmov.f32	s1, s15
 8004296:	f014 ff33 	bl	8019100 <cos>
 800429a:	ec51 0b10 	vmov	r0, r1, d0
 800429e:	f04f 0200 	mov.w	r2, #0
 80042a2:	4b8e      	ldr	r3, [pc, #568]	; (80044dc <statemachine+0xeec>)
 80042a4:	f7fc f9a8 	bl	80005f8 <__aeabi_dmul>
 80042a8:	4602      	mov	r2, r0
 80042aa:	460b      	mov	r3, r1
 80042ac:	ec43 2b17 	vmov	d7, r2, r3
 80042b0:	eeb0 0a47 	vmov.f32	s0, s14
 80042b4:	eef0 0a67 	vmov.f32	s1, s15
 80042b8:	f015 f86a 	bl	8019390 <floor>
 80042bc:	ec51 0b10 	vmov	r0, r1, d0
 80042c0:	f04f 0200 	mov.w	r2, #0
 80042c4:	4b86      	ldr	r3, [pc, #536]	; (80044e0 <statemachine+0xef0>)
 80042c6:	f7fb ffe1 	bl	800028c <__adddf3>
 80042ca:	4602      	mov	r2, r0
 80042cc:	460b      	mov	r3, r1
 80042ce:	4610      	mov	r0, r2
 80042d0:	4619      	mov	r1, r3
 80042d2:	f7fc fc69 	bl	8000ba8 <__aeabi_d2uiz>
 80042d6:	4603      	mov	r3, r0
 80042d8:	b2dc      	uxtb	r4, r3
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f7fc f922 	bl	8000524 <__aeabi_i2d>
 80042e0:	a37b      	add	r3, pc, #492	; (adr r3, 80044d0 <statemachine+0xee0>)
 80042e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e6:	f7fc f987 	bl	80005f8 <__aeabi_dmul>
 80042ea:	4602      	mov	r2, r0
 80042ec:	460b      	mov	r3, r1
 80042ee:	4610      	mov	r0, r2
 80042f0:	4619      	mov	r1, r3
 80042f2:	f04f 0200 	mov.w	r2, #0
 80042f6:	4b78      	ldr	r3, [pc, #480]	; (80044d8 <statemachine+0xee8>)
 80042f8:	f7fc faa8 	bl	800084c <__aeabi_ddiv>
 80042fc:	4602      	mov	r2, r0
 80042fe:	460b      	mov	r3, r1
 8004300:	ec43 2b17 	vmov	d7, r2, r3
 8004304:	eeb0 0a47 	vmov.f32	s0, s14
 8004308:	eef0 0a67 	vmov.f32	s1, s15
 800430c:	f014 ff4c 	bl	80191a8 <sin>
 8004310:	ec51 0b10 	vmov	r0, r1, d0
 8004314:	f04f 0200 	mov.w	r2, #0
 8004318:	4b70      	ldr	r3, [pc, #448]	; (80044dc <statemachine+0xeec>)
 800431a:	f7fc f96d 	bl	80005f8 <__aeabi_dmul>
 800431e:	4602      	mov	r2, r0
 8004320:	460b      	mov	r3, r1
 8004322:	ec43 2b17 	vmov	d7, r2, r3
 8004326:	eeb0 0a47 	vmov.f32	s0, s14
 800432a:	eef0 0a67 	vmov.f32	s1, s15
 800432e:	f015 f82f 	bl	8019390 <floor>
 8004332:	ec51 0b10 	vmov	r0, r1, d0
 8004336:	f04f 0200 	mov.w	r2, #0
 800433a:	4b6a      	ldr	r3, [pc, #424]	; (80044e4 <statemachine+0xef4>)
 800433c:	f7fb ffa6 	bl	800028c <__adddf3>
 8004340:	4602      	mov	r2, r0
 8004342:	460b      	mov	r3, r1
 8004344:	4610      	mov	r0, r2
 8004346:	4619      	mov	r1, r3
 8004348:	f7fc fc2e 	bl	8000ba8 <__aeabi_d2uiz>
 800434c:	4603      	mov	r3, r0
 800434e:	b2dd      	uxtb	r5, r3
 8004350:	68f8      	ldr	r0, [r7, #12]
 8004352:	f7fc f8e7 	bl	8000524 <__aeabi_i2d>
 8004356:	a35e      	add	r3, pc, #376	; (adr r3, 80044d0 <statemachine+0xee0>)
 8004358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800435c:	f7fc f94c 	bl	80005f8 <__aeabi_dmul>
 8004360:	4602      	mov	r2, r0
 8004362:	460b      	mov	r3, r1
 8004364:	4610      	mov	r0, r2
 8004366:	4619      	mov	r1, r3
 8004368:	f04f 0200 	mov.w	r2, #0
 800436c:	4b5a      	ldr	r3, [pc, #360]	; (80044d8 <statemachine+0xee8>)
 800436e:	f7fc fa6d 	bl	800084c <__aeabi_ddiv>
 8004372:	4602      	mov	r2, r0
 8004374:	460b      	mov	r3, r1
 8004376:	ec43 2b17 	vmov	d7, r2, r3
 800437a:	eeb0 0a47 	vmov.f32	s0, s14
 800437e:	eef0 0a67 	vmov.f32	s1, s15
 8004382:	f014 febd 	bl	8019100 <cos>
 8004386:	ec51 0b10 	vmov	r0, r1, d0
 800438a:	f04f 0200 	mov.w	r2, #0
 800438e:	4b56      	ldr	r3, [pc, #344]	; (80044e8 <statemachine+0xef8>)
 8004390:	f7fc f932 	bl	80005f8 <__aeabi_dmul>
 8004394:	4602      	mov	r2, r0
 8004396:	460b      	mov	r3, r1
 8004398:	ec43 2b17 	vmov	d7, r2, r3
 800439c:	eeb0 0a47 	vmov.f32	s0, s14
 80043a0:	eef0 0a67 	vmov.f32	s1, s15
 80043a4:	f014 fff4 	bl	8019390 <floor>
 80043a8:	ec51 0b10 	vmov	r0, r1, d0
 80043ac:	f04f 0200 	mov.w	r2, #0
 80043b0:	4b4b      	ldr	r3, [pc, #300]	; (80044e0 <statemachine+0xef0>)
 80043b2:	f7fb ff6b 	bl	800028c <__adddf3>
 80043b6:	4602      	mov	r2, r0
 80043b8:	460b      	mov	r3, r1
 80043ba:	4610      	mov	r0, r2
 80043bc:	4619      	mov	r1, r3
 80043be:	f7fc fbf3 	bl	8000ba8 <__aeabi_d2uiz>
 80043c2:	4603      	mov	r3, r0
 80043c4:	b2de      	uxtb	r6, r3
 80043c6:	68f8      	ldr	r0, [r7, #12]
 80043c8:	f7fc f8ac 	bl	8000524 <__aeabi_i2d>
 80043cc:	a340      	add	r3, pc, #256	; (adr r3, 80044d0 <statemachine+0xee0>)
 80043ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d2:	f7fc f911 	bl	80005f8 <__aeabi_dmul>
 80043d6:	4602      	mov	r2, r0
 80043d8:	460b      	mov	r3, r1
 80043da:	4610      	mov	r0, r2
 80043dc:	4619      	mov	r1, r3
 80043de:	f04f 0200 	mov.w	r2, #0
 80043e2:	4b3d      	ldr	r3, [pc, #244]	; (80044d8 <statemachine+0xee8>)
 80043e4:	f7fc fa32 	bl	800084c <__aeabi_ddiv>
 80043e8:	4602      	mov	r2, r0
 80043ea:	460b      	mov	r3, r1
 80043ec:	ec43 2b17 	vmov	d7, r2, r3
 80043f0:	eeb0 0a47 	vmov.f32	s0, s14
 80043f4:	eef0 0a67 	vmov.f32	s1, s15
 80043f8:	f014 fed6 	bl	80191a8 <sin>
 80043fc:	ec51 0b10 	vmov	r0, r1, d0
 8004400:	f04f 0200 	mov.w	r2, #0
 8004404:	4b38      	ldr	r3, [pc, #224]	; (80044e8 <statemachine+0xef8>)
 8004406:	f7fc f8f7 	bl	80005f8 <__aeabi_dmul>
 800440a:	4602      	mov	r2, r0
 800440c:	460b      	mov	r3, r1
 800440e:	ec43 2b17 	vmov	d7, r2, r3
 8004412:	eeb0 0a47 	vmov.f32	s0, s14
 8004416:	eef0 0a67 	vmov.f32	s1, s15
 800441a:	f014 ffb9 	bl	8019390 <floor>
 800441e:	ec51 0b10 	vmov	r0, r1, d0
 8004422:	f04f 0200 	mov.w	r2, #0
 8004426:	4b2f      	ldr	r3, [pc, #188]	; (80044e4 <statemachine+0xef4>)
 8004428:	f7fb ff30 	bl	800028c <__adddf3>
 800442c:	4602      	mov	r2, r0
 800442e:	460b      	mov	r3, r1
 8004430:	4610      	mov	r0, r2
 8004432:	4619      	mov	r1, r3
 8004434:	f7fc fbb8 	bl	8000ba8 <__aeabi_d2uiz>
 8004438:	4603      	mov	r3, r0
 800443a:	b2db      	uxtb	r3, r3
 800443c:	2201      	movs	r2, #1
 800443e:	9200      	str	r2, [sp, #0]
 8004440:	4632      	mov	r2, r6
 8004442:	4629      	mov	r1, r5
 8004444:	4620      	mov	r0, r4
 8004446:	f7fe fc87 	bl	8002d58 <ssd1306_Line>
					  for(int i=0;i<=12;i++){
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	3301      	adds	r3, #1
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2b0c      	cmp	r3, #12
 8004454:	f77f af06 	ble.w	8004264 <statemachine+0xc74>
					  }
					  if(BTN_B>=1){
 8004458:	4b24      	ldr	r3, [pc, #144]	; (80044ec <statemachine+0xefc>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2b00      	cmp	r3, #0
 800445e:	dd0b      	ble.n	8004478 <statemachine+0xe88>
					  	hrstate--;
 8004460:	4b23      	ldr	r3, [pc, #140]	; (80044f0 <statemachine+0xf00>)
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	3b01      	subs	r3, #1
 8004466:	b2da      	uxtb	r2, r3
 8004468:	4b21      	ldr	r3, [pc, #132]	; (80044f0 <statemachine+0xf00>)
 800446a:	701a      	strb	r2, [r3, #0]
					  	BTN_B=0;
 800446c:	4b1f      	ldr	r3, [pc, #124]	; (80044ec <statemachine+0xefc>)
 800446e:	2200      	movs	r2, #0
 8004470:	601a      	str	r2, [r3, #0]
					  }


					  break;
 8004472:	e001      	b.n	8004478 <statemachine+0xe88>
					  break;
 8004474:	bf00      	nop
 8004476:	e000      	b.n	800447a <statemachine+0xe8a>
					  break;
 8004478:	bf00      	nop

				  }

				  if(BTN_A>=1){
 800447a:	4b1e      	ldr	r3, [pc, #120]	; (80044f4 <statemachine+0xf04>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2b00      	cmp	r3, #0
 8004480:	dd0e      	ble.n	80044a0 <statemachine+0xeb0>
			  		state++;
 8004482:	4b1d      	ldr	r3, [pc, #116]	; (80044f8 <statemachine+0xf08>)
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	3301      	adds	r3, #1
 8004488:	b2da      	uxtb	r2, r3
 800448a:	4b1b      	ldr	r3, [pc, #108]	; (80044f8 <statemachine+0xf08>)
 800448c:	701a      	strb	r2, [r3, #0]
			  		BTN_A=0;
 800448e:	4b19      	ldr	r3, [pc, #100]	; (80044f4 <statemachine+0xf04>)
 8004490:	2200      	movs	r2, #0
 8004492:	601a      	str	r2, [r3, #0]
			  		BTN_B=0;
 8004494:	4b15      	ldr	r3, [pc, #84]	; (80044ec <statemachine+0xefc>)
 8004496:	2200      	movs	r2, #0
 8004498:	601a      	str	r2, [r3, #0]
			  		settimeen=0;
 800449a:	4b18      	ldr	r3, [pc, #96]	; (80044fc <statemachine+0xf0c>)
 800449c:	2200      	movs	r2, #0
 800449e:	601a      	str	r2, [r3, #0]
			  		}
				  if(BTN_A_LONG>=1){
 80044a0:	4b17      	ldr	r3, [pc, #92]	; (8004500 <statemachine+0xf10>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	f340 87bd 	ble.w	8005424 <statemachine+0x1e34>
				  									 									 									  			 	state--;
 80044aa:	4b13      	ldr	r3, [pc, #76]	; (80044f8 <statemachine+0xf08>)
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	3b01      	subs	r3, #1
 80044b0:	b2da      	uxtb	r2, r3
 80044b2:	4b11      	ldr	r3, [pc, #68]	; (80044f8 <statemachine+0xf08>)
 80044b4:	701a      	strb	r2, [r3, #0]
				  									 									 									  			 	BTN_A=0;
 80044b6:	4b0f      	ldr	r3, [pc, #60]	; (80044f4 <statemachine+0xf04>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	601a      	str	r2, [r3, #0]
				  									 									 									  			 	BTN_B=0;
 80044bc:	4b0b      	ldr	r3, [pc, #44]	; (80044ec <statemachine+0xefc>)
 80044be:	2200      	movs	r2, #0
 80044c0:	601a      	str	r2, [r3, #0]
				  									 									 									  			 	BTN_A_LONG=0;
 80044c2:	4b0f      	ldr	r3, [pc, #60]	; (8004500 <statemachine+0xf10>)
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]





			  break;
 80044c8:	f000 bfac 	b.w	8005424 <statemachine+0x1e34>
 80044cc:	f3af 8000 	nop.w
 80044d0:	54442d18 	.word	0x54442d18
 80044d4:	400921fb 	.word	0x400921fb
 80044d8:	40180000 	.word	0x40180000
 80044dc:	40240000 	.word	0x40240000
 80044e0:	40500000 	.word	0x40500000
 80044e4:	40480000 	.word	0x40480000
 80044e8:	40280000 	.word	0x40280000
 80044ec:	2000070c 	.word	0x2000070c
 80044f0:	20000479 	.word	0x20000479
 80044f4:	20000708 	.word	0x20000708
 80044f8:	20000478 	.word	0x20000478
 80044fc:	20000b38 	.word	0x20000b38
 8004500:	20000b50 	.word	0x20000b50
		  case STATE_INFO:
			  ssd1306_Fill(Black);
 8004504:	2000      	movs	r0, #0
 8004506:	f7fe facd 	bl	8002aa4 <ssd1306_Fill>
			  nmea_parse(&myData, DataBuffer);
 800450a:	497a      	ldr	r1, [pc, #488]	; (80046f4 <statemachine+0x1104>)
 800450c:	487a      	ldr	r0, [pc, #488]	; (80046f8 <statemachine+0x1108>)
 800450e:	f7fd fde1 	bl	80020d4 <nmea_parse>
			snprintf((char *)bufferscreen,15, "hdop=%.1f",myData.hdop);//sert a	connaitre la qualitée du fix si proche de 1 voir inférieur alors le fix est tres bon
 8004512:	4b79      	ldr	r3, [pc, #484]	; (80046f8 <statemachine+0x1108>)
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	4618      	mov	r0, r3
 8004518:	f7fc f816 	bl	8000548 <__aeabi_f2d>
 800451c:	4602      	mov	r2, r0
 800451e:	460b      	mov	r3, r1
 8004520:	e9cd 2300 	strd	r2, r3, [sp]
 8004524:	4a75      	ldr	r2, [pc, #468]	; (80046fc <statemachine+0x110c>)
 8004526:	210f      	movs	r1, #15
 8004528:	4875      	ldr	r0, [pc, #468]	; (8004700 <statemachine+0x1110>)
 800452a:	f011 ffe7 	bl	80164fc <sniprintf>
			ssd1306_SetCursor(32, 32);
 800452e:	2120      	movs	r1, #32
 8004530:	2020      	movs	r0, #32
 8004532:	f7fe fbf9 	bl	8002d28 <ssd1306_SetCursor>
			ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8004536:	4a73      	ldr	r2, [pc, #460]	; (8004704 <statemachine+0x1114>)
 8004538:	2301      	movs	r3, #1
 800453a:	ca06      	ldmia	r2, {r1, r2}
 800453c:	4870      	ldr	r0, [pc, #448]	; (8004700 <statemachine+0x1110>)
 800453e:	f7fe fbcd 	bl	8002cdc <ssd1306_WriteString>
			snprintf((char *)bufferscreen,20, "v=%0.2fV",vbat);
 8004542:	4b71      	ldr	r3, [pc, #452]	; (8004708 <statemachine+0x1118>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4618      	mov	r0, r3
 8004548:	f7fb fffe 	bl	8000548 <__aeabi_f2d>
 800454c:	4602      	mov	r2, r0
 800454e:	460b      	mov	r3, r1
 8004550:	e9cd 2300 	strd	r2, r3, [sp]
 8004554:	4a6d      	ldr	r2, [pc, #436]	; (800470c <statemachine+0x111c>)
 8004556:	2114      	movs	r1, #20
 8004558:	4869      	ldr	r0, [pc, #420]	; (8004700 <statemachine+0x1110>)
 800455a:	f011 ffcf 	bl	80164fc <sniprintf>
			ssd1306_SetCursor(32, 42);
 800455e:	212a      	movs	r1, #42	; 0x2a
 8004560:	2020      	movs	r0, #32
 8004562:	f7fe fbe1 	bl	8002d28 <ssd1306_SetCursor>
			ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8004566:	4a67      	ldr	r2, [pc, #412]	; (8004704 <statemachine+0x1114>)
 8004568:	2301      	movs	r3, #1
 800456a:	ca06      	ldmia	r2, {r1, r2}
 800456c:	4864      	ldr	r0, [pc, #400]	; (8004700 <statemachine+0x1110>)
 800456e:	f7fe fbb5 	bl	8002cdc <ssd1306_WriteString>
			ssd1306_SetCursor(32, 50);
 8004572:	2132      	movs	r1, #50	; 0x32
 8004574:	2020      	movs	r0, #32
 8004576:	f7fe fbd7 	bl	8002d28 <ssd1306_SetCursor>
			snprintf((char *)bufferscreen,15,  "T=%0.2fC",temp);
 800457a:	4b65      	ldr	r3, [pc, #404]	; (8004710 <statemachine+0x1120>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4618      	mov	r0, r3
 8004580:	f7fb ffe2 	bl	8000548 <__aeabi_f2d>
 8004584:	4602      	mov	r2, r0
 8004586:	460b      	mov	r3, r1
 8004588:	e9cd 2300 	strd	r2, r3, [sp]
 800458c:	4a61      	ldr	r2, [pc, #388]	; (8004714 <statemachine+0x1124>)
 800458e:	210f      	movs	r1, #15
 8004590:	485b      	ldr	r0, [pc, #364]	; (8004700 <statemachine+0x1110>)
 8004592:	f011 ffb3 	bl	80164fc <sniprintf>
			ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8004596:	4a5b      	ldr	r2, [pc, #364]	; (8004704 <statemachine+0x1114>)
 8004598:	2301      	movs	r3, #1
 800459a:	ca06      	ldmia	r2, {r1, r2}
 800459c:	4858      	ldr	r0, [pc, #352]	; (8004700 <statemachine+0x1110>)
 800459e:	f7fe fb9d 	bl	8002cdc <ssd1306_WriteString>

			  if(BTN_A>=1){
 80045a2:	4b5d      	ldr	r3, [pc, #372]	; (8004718 <statemachine+0x1128>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	dd0b      	ble.n	80045c2 <statemachine+0xfd2>
			  		state++;
 80045aa:	4b5c      	ldr	r3, [pc, #368]	; (800471c <statemachine+0x112c>)
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	3301      	adds	r3, #1
 80045b0:	b2da      	uxtb	r2, r3
 80045b2:	4b5a      	ldr	r3, [pc, #360]	; (800471c <statemachine+0x112c>)
 80045b4:	701a      	strb	r2, [r3, #0]
			  		BTN_A=0;
 80045b6:	4b58      	ldr	r3, [pc, #352]	; (8004718 <statemachine+0x1128>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	601a      	str	r2, [r3, #0]
			  		BTN_B=0;
 80045bc:	4b58      	ldr	r3, [pc, #352]	; (8004720 <statemachine+0x1130>)
 80045be:	2200      	movs	r2, #0
 80045c0:	601a      	str	r2, [r3, #0]
			  		}
			  if(BTN_A_LONG>=1){
 80045c2:	4b58      	ldr	r3, [pc, #352]	; (8004724 <statemachine+0x1134>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	f340 872e 	ble.w	8005428 <statemachine+0x1e38>
			  				 									 									  			 	state--;
 80045cc:	4b53      	ldr	r3, [pc, #332]	; (800471c <statemachine+0x112c>)
 80045ce:	781b      	ldrb	r3, [r3, #0]
 80045d0:	3b01      	subs	r3, #1
 80045d2:	b2da      	uxtb	r2, r3
 80045d4:	4b51      	ldr	r3, [pc, #324]	; (800471c <statemachine+0x112c>)
 80045d6:	701a      	strb	r2, [r3, #0]
			  				 									 									  			 	BTN_A=0;
 80045d8:	4b4f      	ldr	r3, [pc, #316]	; (8004718 <statemachine+0x1128>)
 80045da:	2200      	movs	r2, #0
 80045dc:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_B=0;
 80045de:	4b50      	ldr	r3, [pc, #320]	; (8004720 <statemachine+0x1130>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_A_LONG=0;
 80045e4:	4b4f      	ldr	r3, [pc, #316]	; (8004724 <statemachine+0x1134>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	601a      	str	r2, [r3, #0]
			  				 									 									  	}
			  break;
 80045ea:	f000 bf1d 	b.w	8005428 <statemachine+0x1e38>

		  case STATE_CHRONOMETER:

			  ssd1306_Fill(Black);
 80045ee:	2000      	movs	r0, #0
 80045f0:	f7fe fa58 	bl	8002aa4 <ssd1306_Fill>
			  ssd1306_SetCursor(32, 32);
 80045f4:	2120      	movs	r1, #32
 80045f6:	2020      	movs	r0, #32
 80045f8:	f7fe fb96 	bl	8002d28 <ssd1306_SetCursor>
			  ssd1306_WriteString("chrono", Font_6x8, White);
 80045fc:	4a41      	ldr	r2, [pc, #260]	; (8004704 <statemachine+0x1114>)
 80045fe:	2301      	movs	r3, #1
 8004600:	ca06      	ldmia	r2, {r1, r2}
 8004602:	4849      	ldr	r0, [pc, #292]	; (8004728 <statemachine+0x1138>)
 8004604:	f7fe fb6a 	bl	8002cdc <ssd1306_WriteString>
			  ssd1306_SetCursor(32, 40);
 8004608:	2128      	movs	r1, #40	; 0x28
 800460a:	2020      	movs	r0, #32
 800460c:	f7fe fb8c 	bl	8002d28 <ssd1306_SetCursor>

			  switch(chronostate){
 8004610:	4b46      	ldr	r3, [pc, #280]	; (800472c <statemachine+0x113c>)
 8004612:	781b      	ldrb	r3, [r3, #0]
 8004614:	2b02      	cmp	r3, #2
 8004616:	d03c      	beq.n	8004692 <statemachine+0x10a2>
 8004618:	2b02      	cmp	r3, #2
 800461a:	f300 8098 	bgt.w	800474e <statemachine+0x115e>
 800461e:	2b00      	cmp	r3, #0
 8004620:	d002      	beq.n	8004628 <statemachine+0x1038>
 8004622:	2b01      	cmp	r3, #1
 8004624:	d01d      	beq.n	8004662 <statemachine+0x1072>
 8004626:	e092      	b.n	800474e <statemachine+0x115e>
			  case STATE_RESET:
				  min=0;
 8004628:	4b41      	ldr	r3, [pc, #260]	; (8004730 <statemachine+0x1140>)
 800462a:	f04f 0200 	mov.w	r2, #0
 800462e:	601a      	str	r2, [r3, #0]
				  seconde=0;
 8004630:	4b40      	ldr	r3, [pc, #256]	; (8004734 <statemachine+0x1144>)
 8004632:	f04f 0200 	mov.w	r2, #0
 8004636:	601a      	str	r2, [r3, #0]
				  calctime=0;
 8004638:	4b3f      	ldr	r3, [pc, #252]	; (8004738 <statemachine+0x1148>)
 800463a:	2200      	movs	r2, #0
 800463c:	601a      	str	r2, [r3, #0]

				  	 if(BTN_B>=1){
 800463e:	4b38      	ldr	r3, [pc, #224]	; (8004720 <statemachine+0x1130>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2b00      	cmp	r3, #0
 8004644:	dd51      	ble.n	80046ea <statemachine+0x10fa>
				  		chronostate++;
 8004646:	4b39      	ldr	r3, [pc, #228]	; (800472c <statemachine+0x113c>)
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	3301      	adds	r3, #1
 800464c:	b2da      	uxtb	r2, r3
 800464e:	4b37      	ldr	r3, [pc, #220]	; (800472c <statemachine+0x113c>)
 8004650:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 8004652:	4b33      	ldr	r3, [pc, #204]	; (8004720 <statemachine+0x1130>)
 8004654:	2200      	movs	r2, #0
 8004656:	601a      	str	r2, [r3, #0]
				  		starttime=uwTick;
 8004658:	4b38      	ldr	r3, [pc, #224]	; (800473c <statemachine+0x114c>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a38      	ldr	r2, [pc, #224]	; (8004740 <statemachine+0x1150>)
 800465e:	6013      	str	r3, [r2, #0]

				  }


				  break;
 8004660:	e043      	b.n	80046ea <statemachine+0x10fa>
			  case STATE_RUN:
				  calctime=uwTick-starttime+timehandler;
 8004662:	4b36      	ldr	r3, [pc, #216]	; (800473c <statemachine+0x114c>)
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	4b36      	ldr	r3, [pc, #216]	; (8004740 <statemachine+0x1150>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	1ad2      	subs	r2, r2, r3
 800466c:	4b35      	ldr	r3, [pc, #212]	; (8004744 <statemachine+0x1154>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4413      	add	r3, r2
 8004672:	4a31      	ldr	r2, [pc, #196]	; (8004738 <statemachine+0x1148>)
 8004674:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 8004676:	4b2a      	ldr	r3, [pc, #168]	; (8004720 <statemachine+0x1130>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2b00      	cmp	r3, #0
 800467c:	dd37      	ble.n	80046ee <statemachine+0x10fe>
				  		chronostate++;
 800467e:	4b2b      	ldr	r3, [pc, #172]	; (800472c <statemachine+0x113c>)
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	3301      	adds	r3, #1
 8004684:	b2da      	uxtb	r2, r3
 8004686:	4b29      	ldr	r3, [pc, #164]	; (800472c <statemachine+0x113c>)
 8004688:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 800468a:	4b25      	ldr	r3, [pc, #148]	; (8004720 <statemachine+0x1130>)
 800468c:	2200      	movs	r2, #0
 800468e:	601a      	str	r2, [r3, #0]
			  }


				  break;
 8004690:	e02d      	b.n	80046ee <statemachine+0x10fe>
			  case STATE_PAUSE:
				  timehandler=calctime;
 8004692:	4b29      	ldr	r3, [pc, #164]	; (8004738 <statemachine+0x1148>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a2b      	ldr	r2, [pc, #172]	; (8004744 <statemachine+0x1154>)
 8004698:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 800469a:	4b21      	ldr	r3, [pc, #132]	; (8004720 <statemachine+0x1130>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	dd0c      	ble.n	80046bc <statemachine+0x10cc>
				  			chronostate--;
 80046a2:	4b22      	ldr	r3, [pc, #136]	; (800472c <statemachine+0x113c>)
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	3b01      	subs	r3, #1
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	4b20      	ldr	r3, [pc, #128]	; (800472c <statemachine+0x113c>)
 80046ac:	701a      	strb	r2, [r3, #0]
				  			BTN_B=0;
 80046ae:	4b1c      	ldr	r3, [pc, #112]	; (8004720 <statemachine+0x1130>)
 80046b0:	2200      	movs	r2, #0
 80046b2:	601a      	str	r2, [r3, #0]
				  			starttime=uwTick;
 80046b4:	4b21      	ldr	r3, [pc, #132]	; (800473c <statemachine+0x114c>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a21      	ldr	r2, [pc, #132]	; (8004740 <statemachine+0x1150>)
 80046ba:	6013      	str	r3, [r2, #0]

			 }
				  if(BTN_B_LONG>=1){
 80046bc:	4b22      	ldr	r3, [pc, #136]	; (8004748 <statemachine+0x1158>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	dd43      	ble.n	800474c <statemachine+0x115c>
				  				  	chronostate--;
 80046c4:	4b19      	ldr	r3, [pc, #100]	; (800472c <statemachine+0x113c>)
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	3b01      	subs	r3, #1
 80046ca:	b2da      	uxtb	r2, r3
 80046cc:	4b17      	ldr	r3, [pc, #92]	; (800472c <statemachine+0x113c>)
 80046ce:	701a      	strb	r2, [r3, #0]
				  				  	chronostate--;
 80046d0:	4b16      	ldr	r3, [pc, #88]	; (800472c <statemachine+0x113c>)
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	3b01      	subs	r3, #1
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	4b14      	ldr	r3, [pc, #80]	; (800472c <statemachine+0x113c>)
 80046da:	701a      	strb	r2, [r3, #0]
				  				  	BTN_B_LONG=0;
 80046dc:	4b1a      	ldr	r3, [pc, #104]	; (8004748 <statemachine+0x1158>)
 80046de:	2200      	movs	r2, #0
 80046e0:	601a      	str	r2, [r3, #0]
				  				  	timehandler=0;
 80046e2:	4b18      	ldr	r3, [pc, #96]	; (8004744 <statemachine+0x1154>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	601a      	str	r2, [r3, #0]
				  			 }


				  break;
 80046e8:	e030      	b.n	800474c <statemachine+0x115c>
				  break;
 80046ea:	bf00      	nop
 80046ec:	e02f      	b.n	800474e <statemachine+0x115e>
				  break;
 80046ee:	bf00      	nop
 80046f0:	e02d      	b.n	800474e <statemachine+0x115e>
 80046f2:	bf00      	nop
 80046f4:	200004c4 	.word	0x200004c4
 80046f8:	200006c8 	.word	0x200006c8
 80046fc:	0801ad7c 	.word	0x0801ad7c
 8004700:	20000968 	.word	0x20000968
 8004704:	2000000c 	.word	0x2000000c
 8004708:	20000740 	.word	0x20000740
 800470c:	0801ad88 	.word	0x0801ad88
 8004710:	20000738 	.word	0x20000738
 8004714:	0801ad94 	.word	0x0801ad94
 8004718:	20000708 	.word	0x20000708
 800471c:	20000478 	.word	0x20000478
 8004720:	2000070c 	.word	0x2000070c
 8004724:	20000b50 	.word	0x20000b50
 8004728:	0801ada0 	.word	0x0801ada0
 800472c:	2000047c 	.word	0x2000047c
 8004730:	20000ae8 	.word	0x20000ae8
 8004734:	20000ae4 	.word	0x20000ae4
 8004738:	20000af0 	.word	0x20000af0
 800473c:	2000134c 	.word	0x2000134c
 8004740:	20000aec 	.word	0x20000aec
 8004744:	20000af4 	.word	0x20000af4
 8004748:	20000b4c 	.word	0x20000b4c
				  break;
 800474c:	bf00      	nop
			  }

			  min=floor((float) calctime/60000);
 800474e:	4ba4      	ldr	r3, [pc, #656]	; (80049e0 <statemachine+0x13f0>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	ee07 3a90 	vmov	s15, r3
 8004756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800475a:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 80049e4 <statemachine+0x13f4>
 800475e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004762:	ee16 0a90 	vmov	r0, s13
 8004766:	f7fb feef 	bl	8000548 <__aeabi_f2d>
 800476a:	4602      	mov	r2, r0
 800476c:	460b      	mov	r3, r1
 800476e:	ec43 2b10 	vmov	d0, r2, r3
 8004772:	f014 fe0d 	bl	8019390 <floor>
 8004776:	ec53 2b10 	vmov	r2, r3, d0
 800477a:	4610      	mov	r0, r2
 800477c:	4619      	mov	r1, r3
 800477e:	f7fc fa33 	bl	8000be8 <__aeabi_d2f>
 8004782:	4603      	mov	r3, r0
 8004784:	4a98      	ldr	r2, [pc, #608]	; (80049e8 <statemachine+0x13f8>)
 8004786:	6013      	str	r3, [r2, #0]
			  seconde=(float) ((calctime-(min*60000))/1000);
 8004788:	4b95      	ldr	r3, [pc, #596]	; (80049e0 <statemachine+0x13f0>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	ee07 3a90 	vmov	s15, r3
 8004790:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004794:	4b94      	ldr	r3, [pc, #592]	; (80049e8 <statemachine+0x13f8>)
 8004796:	edd3 7a00 	vldr	s15, [r3]
 800479a:	eddf 6a92 	vldr	s13, [pc, #584]	; 80049e4 <statemachine+0x13f4>
 800479e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80047a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80047a6:	eddf 6a91 	vldr	s13, [pc, #580]	; 80049ec <statemachine+0x13fc>
 80047aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047ae:	4b90      	ldr	r3, [pc, #576]	; (80049f0 <statemachine+0x1400>)
 80047b0:	edc3 7a00 	vstr	s15, [r3]
			  snprintf((char *)bufferscreen,15, "%0.0fmin",min);
 80047b4:	4b8c      	ldr	r3, [pc, #560]	; (80049e8 <statemachine+0x13f8>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4618      	mov	r0, r3
 80047ba:	f7fb fec5 	bl	8000548 <__aeabi_f2d>
 80047be:	4602      	mov	r2, r0
 80047c0:	460b      	mov	r3, r1
 80047c2:	e9cd 2300 	strd	r2, r3, [sp]
 80047c6:	4a8b      	ldr	r2, [pc, #556]	; (80049f4 <statemachine+0x1404>)
 80047c8:	210f      	movs	r1, #15
 80047ca:	488b      	ldr	r0, [pc, #556]	; (80049f8 <statemachine+0x1408>)
 80047cc:	f011 fe96 	bl	80164fc <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80047d0:	4a8a      	ldr	r2, [pc, #552]	; (80049fc <statemachine+0x140c>)
 80047d2:	2301      	movs	r3, #1
 80047d4:	ca06      	ldmia	r2, {r1, r2}
 80047d6:	4888      	ldr	r0, [pc, #544]	; (80049f8 <statemachine+0x1408>)
 80047d8:	f7fe fa80 	bl	8002cdc <ssd1306_WriteString>
			  ssd1306_SetCursor(32, 50);
 80047dc:	2132      	movs	r1, #50	; 0x32
 80047de:	2020      	movs	r0, #32
 80047e0:	f7fe faa2 	bl	8002d28 <ssd1306_SetCursor>
			  snprintf((char *)bufferscreen,15, "%0.3fs",seconde);
 80047e4:	4b82      	ldr	r3, [pc, #520]	; (80049f0 <statemachine+0x1400>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f7fb fead 	bl	8000548 <__aeabi_f2d>
 80047ee:	4602      	mov	r2, r0
 80047f0:	460b      	mov	r3, r1
 80047f2:	e9cd 2300 	strd	r2, r3, [sp]
 80047f6:	4a82      	ldr	r2, [pc, #520]	; (8004a00 <statemachine+0x1410>)
 80047f8:	210f      	movs	r1, #15
 80047fa:	487f      	ldr	r0, [pc, #508]	; (80049f8 <statemachine+0x1408>)
 80047fc:	f011 fe7e 	bl	80164fc <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8004800:	4a7e      	ldr	r2, [pc, #504]	; (80049fc <statemachine+0x140c>)
 8004802:	2301      	movs	r3, #1
 8004804:	ca06      	ldmia	r2, {r1, r2}
 8004806:	487c      	ldr	r0, [pc, #496]	; (80049f8 <statemachine+0x1408>)
 8004808:	f7fe fa68 	bl	8002cdc <ssd1306_WriteString>


			  if(BTN_A>=1){
 800480c:	4b7d      	ldr	r3, [pc, #500]	; (8004a04 <statemachine+0x1414>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2b00      	cmp	r3, #0
 8004812:	dd0b      	ble.n	800482c <statemachine+0x123c>
			 	state++;
 8004814:	4b7c      	ldr	r3, [pc, #496]	; (8004a08 <statemachine+0x1418>)
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	3301      	adds	r3, #1
 800481a:	b2da      	uxtb	r2, r3
 800481c:	4b7a      	ldr	r3, [pc, #488]	; (8004a08 <statemachine+0x1418>)
 800481e:	701a      	strb	r2, [r3, #0]
			 	BTN_A=0;
 8004820:	4b78      	ldr	r3, [pc, #480]	; (8004a04 <statemachine+0x1414>)
 8004822:	2200      	movs	r2, #0
 8004824:	601a      	str	r2, [r3, #0]
			 	BTN_B=0;
 8004826:	4b79      	ldr	r3, [pc, #484]	; (8004a0c <statemachine+0x141c>)
 8004828:	2200      	movs	r2, #0
 800482a:	601a      	str	r2, [r3, #0]


	}
			  if(BTN_A_LONG>=1){
 800482c:	4b78      	ldr	r3, [pc, #480]	; (8004a10 <statemachine+0x1420>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	f340 85fb 	ble.w	800542c <statemachine+0x1e3c>
			  				 									 									  			 	state--;
 8004836:	4b74      	ldr	r3, [pc, #464]	; (8004a08 <statemachine+0x1418>)
 8004838:	781b      	ldrb	r3, [r3, #0]
 800483a:	3b01      	subs	r3, #1
 800483c:	b2da      	uxtb	r2, r3
 800483e:	4b72      	ldr	r3, [pc, #456]	; (8004a08 <statemachine+0x1418>)
 8004840:	701a      	strb	r2, [r3, #0]
			  				 									 									  			 	BTN_A=0;
 8004842:	4b70      	ldr	r3, [pc, #448]	; (8004a04 <statemachine+0x1414>)
 8004844:	2200      	movs	r2, #0
 8004846:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_B=0;
 8004848:	4b70      	ldr	r3, [pc, #448]	; (8004a0c <statemachine+0x141c>)
 800484a:	2200      	movs	r2, #0
 800484c:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_A_LONG=0;
 800484e:	4b70      	ldr	r3, [pc, #448]	; (8004a10 <statemachine+0x1420>)
 8004850:	2200      	movs	r2, #0
 8004852:	601a      	str	r2, [r3, #0]
			  				 									 									  	}
			  break;
 8004854:	f000 bdea 	b.w	800542c <statemachine+0x1e3c>


			  case STATE_BALISE:
				  ssd1306_Fill(Black);
 8004858:	2000      	movs	r0, #0
 800485a:	f7fe f923 	bl	8002aa4 <ssd1306_Fill>

				  if(settimeen==0){
 800485e:	4b6d      	ldr	r3, [pc, #436]	; (8004a14 <statemachine+0x1424>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d145      	bne.n	80048f2 <statemachine+0x1302>

					  if(myData.fix==1){
 8004866:	4b6c      	ldr	r3, [pc, #432]	; (8004a18 <statemachine+0x1428>)
 8004868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800486a:	2b01      	cmp	r3, #1
 800486c:	d141      	bne.n	80048f2 <statemachine+0x1302>
						settimeen=1;
 800486e:	4b69      	ldr	r3, [pc, #420]	; (8004a14 <statemachine+0x1424>)
 8004870:	2201      	movs	r2, #1
 8004872:	601a      	str	r2, [r3, #0]
						HR=(myData.lastMeasure[0]&0x0f)*10+(myData.lastMeasure[1]&0x0f);
 8004874:	4b68      	ldr	r3, [pc, #416]	; (8004a18 <statemachine+0x1428>)
 8004876:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800487a:	f003 030f 	and.w	r3, r3, #15
 800487e:	b2db      	uxtb	r3, r3
 8004880:	461a      	mov	r2, r3
 8004882:	0092      	lsls	r2, r2, #2
 8004884:	4413      	add	r3, r2
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	b2da      	uxtb	r2, r3
 800488a:	4b63      	ldr	r3, [pc, #396]	; (8004a18 <statemachine+0x1428>)
 800488c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8004890:	f003 030f 	and.w	r3, r3, #15
 8004894:	b2db      	uxtb	r3, r3
 8004896:	4413      	add	r3, r2
 8004898:	b2da      	uxtb	r2, r3
 800489a:	4b60      	ldr	r3, [pc, #384]	; (8004a1c <statemachine+0x142c>)
 800489c:	701a      	strb	r2, [r3, #0]
						MINUTE=(myData.lastMeasure[2]&0x0f)*10+(myData.lastMeasure[3]&0x0f);
 800489e:	4b5e      	ldr	r3, [pc, #376]	; (8004a18 <statemachine+0x1428>)
 80048a0:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80048a4:	f003 030f 	and.w	r3, r3, #15
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	461a      	mov	r2, r3
 80048ac:	0092      	lsls	r2, r2, #2
 80048ae:	4413      	add	r3, r2
 80048b0:	005b      	lsls	r3, r3, #1
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	4b58      	ldr	r3, [pc, #352]	; (8004a18 <statemachine+0x1428>)
 80048b6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80048ba:	f003 030f 	and.w	r3, r3, #15
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	4413      	add	r3, r2
 80048c2:	b2da      	uxtb	r2, r3
 80048c4:	4b56      	ldr	r3, [pc, #344]	; (8004a20 <statemachine+0x1430>)
 80048c6:	701a      	strb	r2, [r3, #0]
						SEC=(myData.lastMeasure[4]&0x0f)*10+(myData.lastMeasure[5]&0x0f);
 80048c8:	4b53      	ldr	r3, [pc, #332]	; (8004a18 <statemachine+0x1428>)
 80048ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80048ce:	f003 030f 	and.w	r3, r3, #15
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	461a      	mov	r2, r3
 80048d6:	0092      	lsls	r2, r2, #2
 80048d8:	4413      	add	r3, r2
 80048da:	005b      	lsls	r3, r3, #1
 80048dc:	b2da      	uxtb	r2, r3
 80048de:	4b4e      	ldr	r3, [pc, #312]	; (8004a18 <statemachine+0x1428>)
 80048e0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80048e4:	f003 030f 	and.w	r3, r3, #15
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	4413      	add	r3, r2
 80048ec:	b2da      	uxtb	r2, r3
 80048ee:	4b4d      	ldr	r3, [pc, #308]	; (8004a24 <statemachine+0x1434>)
 80048f0:	701a      	strb	r2, [r3, #0]





				  switch(balisestate){
 80048f2:	4b4d      	ldr	r3, [pc, #308]	; (8004a28 <statemachine+0x1438>)
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	f000 8236 	beq.w	8004d68 <statemachine+0x1778>
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	f300 8597 	bgt.w	8005430 <statemachine+0x1e40>
 8004902:	2b00      	cmp	r3, #0
 8004904:	d004      	beq.n	8004910 <statemachine+0x1320>
 8004906:	2b01      	cmp	r3, #1
 8004908:	f000 809e 	beq.w	8004a48 <statemachine+0x1458>
					  				 									 									  	}

				  }


				  break;
 800490c:	f000 bd90 	b.w	8005430 <statemachine+0x1e40>
					  ssd1306_SetCursor(32,32);
 8004910:	2120      	movs	r1, #32
 8004912:	2020      	movs	r0, #32
 8004914:	f7fe fa08 	bl	8002d28 <ssd1306_SetCursor>
					  ssd1306_WriteString("Tracker",Font_6x8,White);
 8004918:	4a44      	ldr	r2, [pc, #272]	; (8004a2c <statemachine+0x143c>)
 800491a:	2301      	movs	r3, #1
 800491c:	ca06      	ldmia	r2, {r1, r2}
 800491e:	4844      	ldr	r0, [pc, #272]	; (8004a30 <statemachine+0x1440>)
 8004920:	f7fe f9dc 	bl	8002cdc <ssd1306_WriteString>
					  snprintf((char *)bufferscreen,50, "off=%d",pageoffset);
 8004924:	4b43      	ldr	r3, [pc, #268]	; (8004a34 <statemachine+0x1444>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a43      	ldr	r2, [pc, #268]	; (8004a38 <statemachine+0x1448>)
 800492a:	2132      	movs	r1, #50	; 0x32
 800492c:	4832      	ldr	r0, [pc, #200]	; (80049f8 <statemachine+0x1408>)
 800492e:	f011 fde5 	bl	80164fc <sniprintf>
					  ssd1306_SetCursor(32,40);
 8004932:	2128      	movs	r1, #40	; 0x28
 8004934:	2020      	movs	r0, #32
 8004936:	f7fe f9f7 	bl	8002d28 <ssd1306_SetCursor>
					  ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 800493a:	4a3c      	ldr	r2, [pc, #240]	; (8004a2c <statemachine+0x143c>)
 800493c:	2301      	movs	r3, #1
 800493e:	ca06      	ldmia	r2, {r1, r2}
 8004940:	482d      	ldr	r0, [pc, #180]	; (80049f8 <statemachine+0x1408>)
 8004942:	f7fe f9cb 	bl	8002cdc <ssd1306_WriteString>
					  snprintf((char *)bufferscreen,50, "page=%d",pagenumber);
 8004946:	4b3d      	ldr	r3, [pc, #244]	; (8004a3c <statemachine+0x144c>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a3d      	ldr	r2, [pc, #244]	; (8004a40 <statemachine+0x1450>)
 800494c:	2132      	movs	r1, #50	; 0x32
 800494e:	482a      	ldr	r0, [pc, #168]	; (80049f8 <statemachine+0x1408>)
 8004950:	f011 fdd4 	bl	80164fc <sniprintf>
					  ssd1306_SetCursor(32,48);
 8004954:	2130      	movs	r1, #48	; 0x30
 8004956:	2020      	movs	r0, #32
 8004958:	f7fe f9e6 	bl	8002d28 <ssd1306_SetCursor>
					  ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 800495c:	4a33      	ldr	r2, [pc, #204]	; (8004a2c <statemachine+0x143c>)
 800495e:	2301      	movs	r3, #1
 8004960:	ca06      	ldmia	r2, {r1, r2}
 8004962:	4825      	ldr	r0, [pc, #148]	; (80049f8 <statemachine+0x1408>)
 8004964:	f7fe f9ba 	bl	8002cdc <ssd1306_WriteString>
					  if(BTN_B>=1){
 8004968:	4b28      	ldr	r3, [pc, #160]	; (8004a0c <statemachine+0x141c>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	dd0e      	ble.n	800498e <statemachine+0x139e>
						balisestate++;
 8004970:	4b2d      	ldr	r3, [pc, #180]	; (8004a28 <statemachine+0x1438>)
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	3301      	adds	r3, #1
 8004976:	b2da      	uxtb	r2, r3
 8004978:	4b2b      	ldr	r3, [pc, #172]	; (8004a28 <statemachine+0x1438>)
 800497a:	701a      	strb	r2, [r3, #0]
						BTN_B=0;
 800497c:	4b23      	ldr	r3, [pc, #140]	; (8004a0c <statemachine+0x141c>)
 800497e:	2200      	movs	r2, #0
 8004980:	601a      	str	r2, [r3, #0]
						BTN_A=0;
 8004982:	4b20      	ldr	r3, [pc, #128]	; (8004a04 <statemachine+0x1414>)
 8004984:	2200      	movs	r2, #0
 8004986:	601a      	str	r2, [r3, #0]
						HAL_TIM_Base_Start_IT(&htim7);
 8004988:	482e      	ldr	r0, [pc, #184]	; (8004a44 <statemachine+0x1454>)
 800498a:	f008 f9c5 	bl	800cd18 <HAL_TIM_Base_Start_IT>
					  if(BTN_A>=1){
 800498e:	4b1d      	ldr	r3, [pc, #116]	; (8004a04 <statemachine+0x1414>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2b00      	cmp	r3, #0
 8004994:	dd0e      	ble.n	80049b4 <statemachine+0x13c4>
					  				  			 	state++;
 8004996:	4b1c      	ldr	r3, [pc, #112]	; (8004a08 <statemachine+0x1418>)
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	3301      	adds	r3, #1
 800499c:	b2da      	uxtb	r2, r3
 800499e:	4b1a      	ldr	r3, [pc, #104]	; (8004a08 <statemachine+0x1418>)
 80049a0:	701a      	strb	r2, [r3, #0]
					  				  			 	BTN_A=0;
 80049a2:	4b18      	ldr	r3, [pc, #96]	; (8004a04 <statemachine+0x1414>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	601a      	str	r2, [r3, #0]
					  				  			 	BTN_B=0;
 80049a8:	4b18      	ldr	r3, [pc, #96]	; (8004a0c <statemachine+0x141c>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	601a      	str	r2, [r3, #0]
					  				  			 	settimeen=0;
 80049ae:	4b19      	ldr	r3, [pc, #100]	; (8004a14 <statemachine+0x1424>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	601a      	str	r2, [r3, #0]
					  if(BTN_A_LONG>=1){
 80049b4:	4b16      	ldr	r3, [pc, #88]	; (8004a10 <statemachine+0x1420>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	f340 8226 	ble.w	8004e0a <statemachine+0x181a>
					  				 									 									  			 	state--;
 80049be:	4b12      	ldr	r3, [pc, #72]	; (8004a08 <statemachine+0x1418>)
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	3b01      	subs	r3, #1
 80049c4:	b2da      	uxtb	r2, r3
 80049c6:	4b10      	ldr	r3, [pc, #64]	; (8004a08 <statemachine+0x1418>)
 80049c8:	701a      	strb	r2, [r3, #0]
					  				 									 									  			 	BTN_A=0;
 80049ca:	4b0e      	ldr	r3, [pc, #56]	; (8004a04 <statemachine+0x1414>)
 80049cc:	2200      	movs	r2, #0
 80049ce:	601a      	str	r2, [r3, #0]
					  				 									 									  			 	BTN_B=0;
 80049d0:	4b0e      	ldr	r3, [pc, #56]	; (8004a0c <statemachine+0x141c>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	601a      	str	r2, [r3, #0]
					  				 									 									  			 	BTN_A_LONG=0;
 80049d6:	4b0e      	ldr	r3, [pc, #56]	; (8004a10 <statemachine+0x1420>)
 80049d8:	2200      	movs	r2, #0
 80049da:	601a      	str	r2, [r3, #0]
					  break;
 80049dc:	e215      	b.n	8004e0a <statemachine+0x181a>
 80049de:	bf00      	nop
 80049e0:	20000af0 	.word	0x20000af0
 80049e4:	476a6000 	.word	0x476a6000
 80049e8:	20000ae8 	.word	0x20000ae8
 80049ec:	447a0000 	.word	0x447a0000
 80049f0:	20000ae4 	.word	0x20000ae4
 80049f4:	0801ada8 	.word	0x0801ada8
 80049f8:	20000968 	.word	0x20000968
 80049fc:	20000014 	.word	0x20000014
 8004a00:	0801adb4 	.word	0x0801adb4
 8004a04:	20000708 	.word	0x20000708
 8004a08:	20000478 	.word	0x20000478
 8004a0c:	2000070c 	.word	0x2000070c
 8004a10:	20000b50 	.word	0x20000b50
 8004a14:	20000b38 	.word	0x20000b38
 8004a18:	200006c8 	.word	0x200006c8
 8004a1c:	20000b35 	.word	0x20000b35
 8004a20:	20000b36 	.word	0x20000b36
 8004a24:	20000b34 	.word	0x20000b34
 8004a28:	2000047e 	.word	0x2000047e
 8004a2c:	2000000c 	.word	0x2000000c
 8004a30:	0801adbc 	.word	0x0801adbc
 8004a34:	20000944 	.word	0x20000944
 8004a38:	0801adc4 	.word	0x0801adc4
 8004a3c:	20000948 	.word	0x20000948
 8004a40:	0801adcc 	.word	0x0801adcc
 8004a44:	2000115c 	.word	0x2000115c
					  erasetime=HAL_GetTick();
 8004a48:	f001 fc04 	bl	8006254 <HAL_GetTick>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	461a      	mov	r2, r3
 8004a50:	4bab      	ldr	r3, [pc, #684]	; (8004d00 <statemachine+0x1710>)
 8004a52:	601a      	str	r2, [r3, #0]
					  if(pagenumber+1>=MAX_WRITE_PAGE){
 8004a54:	4bab      	ldr	r3, [pc, #684]	; (8004d04 <statemachine+0x1714>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f246 32fd 	movw	r2, #25597	; 0x63fd
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	dd05      	ble.n	8004a6c <statemachine+0x147c>
						  HAL_TIM_Base_Stop_IT(&htim7);
 8004a60:	48a9      	ldr	r0, [pc, #676]	; (8004d08 <statemachine+0x1718>)
 8004a62:	f008 f9ad 	bl	800cdc0 <HAL_TIM_Base_Stop_IT>
						  balisestate=2;
 8004a66:	4ba9      	ldr	r3, [pc, #676]	; (8004d0c <statemachine+0x171c>)
 8004a68:	2202      	movs	r2, #2
 8004a6a:	701a      	strb	r2, [r3, #0]
					  if(enablewrite==1){
 8004a6c:	4ba8      	ldr	r3, [pc, #672]	; (8004d10 <statemachine+0x1720>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	f040 80b0 	bne.w	8004bd6 <statemachine+0x15e6>
						  oldlat=myData.latitude;
 8004a76:	4ba7      	ldr	r3, [pc, #668]	; (8004d14 <statemachine+0x1724>)
 8004a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a7c:	49a6      	ldr	r1, [pc, #664]	; (8004d18 <statemachine+0x1728>)
 8004a7e:	e9c1 2300 	strd	r2, r3, [r1]
						  oldlong=myData.longitude;
 8004a82:	4ba4      	ldr	r3, [pc, #656]	; (8004d14 <statemachine+0x1724>)
 8004a84:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004a88:	49a4      	ldr	r1, [pc, #656]	; (8004d1c <statemachine+0x172c>)
 8004a8a:	e9c1 2300 	strd	r2, r3, [r1]
						  nmea_parse(&myData, DataBuffer);
 8004a8e:	49a4      	ldr	r1, [pc, #656]	; (8004d20 <statemachine+0x1730>)
 8004a90:	48a0      	ldr	r0, [pc, #640]	; (8004d14 <statemachine+0x1724>)
 8004a92:	f7fd fb1f 	bl	80020d4 <nmea_parse>
						  if(distancecalc(oldlat, myData.latitude,oldlong, myData.longitude) > 139.0){//correspond à 500kmh pendant 1sec
 8004a96:	4ba0      	ldr	r3, [pc, #640]	; (8004d18 <statemachine+0x1728>)
 8004a98:	ed93 7b00 	vldr	d7, [r3]
 8004a9c:	4b9d      	ldr	r3, [pc, #628]	; (8004d14 <statemachine+0x1724>)
 8004a9e:	ed93 6b00 	vldr	d6, [r3]
 8004aa2:	4b9e      	ldr	r3, [pc, #632]	; (8004d1c <statemachine+0x172c>)
 8004aa4:	ed93 5b00 	vldr	d5, [r3]
 8004aa8:	4b9a      	ldr	r3, [pc, #616]	; (8004d14 <statemachine+0x1724>)
 8004aaa:	ed93 4b04 	vldr	d4, [r3, #16]
 8004aae:	eeb0 3a44 	vmov.f32	s6, s8
 8004ab2:	eef0 3a64 	vmov.f32	s7, s9
 8004ab6:	eeb0 2a45 	vmov.f32	s4, s10
 8004aba:	eef0 2a65 	vmov.f32	s5, s11
 8004abe:	eeb0 1a46 	vmov.f32	s2, s12
 8004ac2:	eef0 1a66 	vmov.f32	s3, s13
 8004ac6:	eeb0 0a47 	vmov.f32	s0, s14
 8004aca:	eef0 0a67 	vmov.f32	s1, s15
 8004ace:	f7fd fbb3 	bl	8002238 <distancecalc>
 8004ad2:	ec51 0b10 	vmov	r0, r1, d0
 8004ad6:	a388      	add	r3, pc, #544	; (adr r3, 8004cf8 <statemachine+0x1708>)
 8004ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004adc:	f7fc f81c 	bl	8000b18 <__aeabi_dcmpgt>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d02b      	beq.n	8004b3e <statemachine+0x154e>
							  myData.latitude=oldlat;
 8004ae6:	4b8c      	ldr	r3, [pc, #560]	; (8004d18 <statemachine+0x1728>)
 8004ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aec:	4989      	ldr	r1, [pc, #548]	; (8004d14 <statemachine+0x1724>)
 8004aee:	e9c1 2300 	strd	r2, r3, [r1]
							  myData.longitude=oldlong;
 8004af2:	4b8a      	ldr	r3, [pc, #552]	; (8004d1c <statemachine+0x172c>)
 8004af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af8:	4986      	ldr	r1, [pc, #536]	; (8004d14 <statemachine+0x1724>)
 8004afa:	e9c1 2304 	strd	r2, r3, [r1, #16]
							  flashbufferlen=csvframe((uint8_t *)flashwrite,temp,vbat,&myData,myData.satelliteCount,myData.hdop);
 8004afe:	4b89      	ldr	r3, [pc, #548]	; (8004d24 <statemachine+0x1734>)
 8004b00:	edd3 7a00 	vldr	s15, [r3]
 8004b04:	4b88      	ldr	r3, [pc, #544]	; (8004d28 <statemachine+0x1738>)
 8004b06:	ed93 7a00 	vldr	s14, [r3]
 8004b0a:	4b82      	ldr	r3, [pc, #520]	; (8004d14 <statemachine+0x1724>)
 8004b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0e:	4a81      	ldr	r2, [pc, #516]	; (8004d14 <statemachine+0x1724>)
 8004b10:	edd2 6a08 	vldr	s13, [r2, #32]
 8004b14:	eeb0 1a66 	vmov.f32	s2, s13
 8004b18:	461a      	mov	r2, r3
 8004b1a:	497e      	ldr	r1, [pc, #504]	; (8004d14 <statemachine+0x1724>)
 8004b1c:	eef0 0a47 	vmov.f32	s1, s14
 8004b20:	eeb0 0a67 	vmov.f32	s0, s15
 8004b24:	4881      	ldr	r0, [pc, #516]	; (8004d2c <statemachine+0x173c>)
 8004b26:	f7fd fd57 	bl	80025d8 <csvframe>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	4a80      	ldr	r2, [pc, #512]	; (8004d30 <statemachine+0x1740>)
 8004b2e:	6013      	str	r3, [r2, #0]
							  writebuffertoflash((uint8_t*)flashwrite,flashbufferlen);
 8004b30:	4b7f      	ldr	r3, [pc, #508]	; (8004d30 <statemachine+0x1740>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4619      	mov	r1, r3
 8004b36:	487d      	ldr	r0, [pc, #500]	; (8004d2c <statemachine+0x173c>)
 8004b38:	f7fd fe84 	bl	8002844 <writebuffertoflash>
 8004b3c:	e048      	b.n	8004bd0 <statemachine+0x15e0>
							  distanceparcouru=distanceparcouru + distancecalc(oldlat, myData.latitude,oldlong, myData.longitude);
 8004b3e:	4b76      	ldr	r3, [pc, #472]	; (8004d18 <statemachine+0x1728>)
 8004b40:	ed93 7b00 	vldr	d7, [r3]
 8004b44:	4b73      	ldr	r3, [pc, #460]	; (8004d14 <statemachine+0x1724>)
 8004b46:	ed93 6b00 	vldr	d6, [r3]
 8004b4a:	4b74      	ldr	r3, [pc, #464]	; (8004d1c <statemachine+0x172c>)
 8004b4c:	ed93 5b00 	vldr	d5, [r3]
 8004b50:	4b70      	ldr	r3, [pc, #448]	; (8004d14 <statemachine+0x1724>)
 8004b52:	ed93 4b04 	vldr	d4, [r3, #16]
 8004b56:	eeb0 3a44 	vmov.f32	s6, s8
 8004b5a:	eef0 3a64 	vmov.f32	s7, s9
 8004b5e:	eeb0 2a45 	vmov.f32	s4, s10
 8004b62:	eef0 2a65 	vmov.f32	s5, s11
 8004b66:	eeb0 1a46 	vmov.f32	s2, s12
 8004b6a:	eef0 1a66 	vmov.f32	s3, s13
 8004b6e:	eeb0 0a47 	vmov.f32	s0, s14
 8004b72:	eef0 0a67 	vmov.f32	s1, s15
 8004b76:	f7fd fb5f 	bl	8002238 <distancecalc>
 8004b7a:	ec51 0b10 	vmov	r0, r1, d0
 8004b7e:	4b6d      	ldr	r3, [pc, #436]	; (8004d34 <statemachine+0x1744>)
 8004b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b84:	f7fb fb82 	bl	800028c <__adddf3>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	4969      	ldr	r1, [pc, #420]	; (8004d34 <statemachine+0x1744>)
 8004b8e:	e9c1 2300 	strd	r2, r3, [r1]
							  flashbufferlen=csvframe((uint8_t *)flashwrite,temp,vbat,&myData,myData.satelliteCount,myData.hdop);
 8004b92:	4b64      	ldr	r3, [pc, #400]	; (8004d24 <statemachine+0x1734>)
 8004b94:	edd3 7a00 	vldr	s15, [r3]
 8004b98:	4b63      	ldr	r3, [pc, #396]	; (8004d28 <statemachine+0x1738>)
 8004b9a:	ed93 7a00 	vldr	s14, [r3]
 8004b9e:	4b5d      	ldr	r3, [pc, #372]	; (8004d14 <statemachine+0x1724>)
 8004ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba2:	4a5c      	ldr	r2, [pc, #368]	; (8004d14 <statemachine+0x1724>)
 8004ba4:	edd2 6a08 	vldr	s13, [r2, #32]
 8004ba8:	eeb0 1a66 	vmov.f32	s2, s13
 8004bac:	461a      	mov	r2, r3
 8004bae:	4959      	ldr	r1, [pc, #356]	; (8004d14 <statemachine+0x1724>)
 8004bb0:	eef0 0a47 	vmov.f32	s1, s14
 8004bb4:	eeb0 0a67 	vmov.f32	s0, s15
 8004bb8:	485c      	ldr	r0, [pc, #368]	; (8004d2c <statemachine+0x173c>)
 8004bba:	f7fd fd0d 	bl	80025d8 <csvframe>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	4a5b      	ldr	r2, [pc, #364]	; (8004d30 <statemachine+0x1740>)
 8004bc2:	6013      	str	r3, [r2, #0]
							  writebuffertoflash((uint8_t*)flashwrite,flashbufferlen);
 8004bc4:	4b5a      	ldr	r3, [pc, #360]	; (8004d30 <statemachine+0x1740>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4619      	mov	r1, r3
 8004bca:	4858      	ldr	r0, [pc, #352]	; (8004d2c <statemachine+0x173c>)
 8004bcc:	f7fd fe3a 	bl	8002844 <writebuffertoflash>
						  enablewrite=0;
 8004bd0:	4b4f      	ldr	r3, [pc, #316]	; (8004d10 <statemachine+0x1720>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	601a      	str	r2, [r3, #0]
					  if(doubledonnee==0){
 8004bd6:	4b58      	ldr	r3, [pc, #352]	; (8004d38 <statemachine+0x1748>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d111      	bne.n	8004c02 <statemachine+0x1612>
					 	ssd1306_SetCursor(32,32);
 8004bde:	2120      	movs	r1, #32
 8004be0:	2020      	movs	r0, #32
 8004be2:	f7fe f8a1 	bl	8002d28 <ssd1306_SetCursor>
					 	snprintf((char *)bufferscreen,50,"p=%d",pagenumber);
 8004be6:	4b47      	ldr	r3, [pc, #284]	; (8004d04 <statemachine+0x1714>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a54      	ldr	r2, [pc, #336]	; (8004d3c <statemachine+0x174c>)
 8004bec:	2132      	movs	r1, #50	; 0x32
 8004bee:	4854      	ldr	r0, [pc, #336]	; (8004d40 <statemachine+0x1750>)
 8004bf0:	f011 fc84 	bl	80164fc <sniprintf>
					 	ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8004bf4:	4a53      	ldr	r2, [pc, #332]	; (8004d44 <statemachine+0x1754>)
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	ca06      	ldmia	r2, {r1, r2}
 8004bfa:	4851      	ldr	r0, [pc, #324]	; (8004d40 <statemachine+0x1750>)
 8004bfc:	f7fe f86e 	bl	8002cdc <ssd1306_WriteString>
 8004c00:	e013      	b.n	8004c2a <statemachine+0x163a>
					 	ssd1306_SetCursor(32,32);
 8004c02:	2120      	movs	r1, #32
 8004c04:	2020      	movs	r0, #32
 8004c06:	f7fe f88f 	bl	8002d28 <ssd1306_SetCursor>
					 	snprintf((char  *)bufferscreen,50,"d=%0.1lfm",distanceparcouru);
 8004c0a:	4b4a      	ldr	r3, [pc, #296]	; (8004d34 <statemachine+0x1744>)
 8004c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c10:	e9cd 2300 	strd	r2, r3, [sp]
 8004c14:	4a4c      	ldr	r2, [pc, #304]	; (8004d48 <statemachine+0x1758>)
 8004c16:	2132      	movs	r1, #50	; 0x32
 8004c18:	4849      	ldr	r0, [pc, #292]	; (8004d40 <statemachine+0x1750>)
 8004c1a:	f011 fc6f 	bl	80164fc <sniprintf>
					 	ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8004c1e:	4a49      	ldr	r2, [pc, #292]	; (8004d44 <statemachine+0x1754>)
 8004c20:	2301      	movs	r3, #1
 8004c22:	ca06      	ldmia	r2, {r1, r2}
 8004c24:	4846      	ldr	r0, [pc, #280]	; (8004d40 <statemachine+0x1750>)
 8004c26:	f7fe f859 	bl	8002cdc <ssd1306_WriteString>
					 	ssd1306_SetCursor(32,42);
 8004c2a:	212a      	movs	r1, #42	; 0x2a
 8004c2c:	2020      	movs	r0, #32
 8004c2e:	f7fe f87b 	bl	8002d28 <ssd1306_SetCursor>
					 	snprintf((char  *)bufferscreen,50, "sat=%d",myData.satelliteCount);
 8004c32:	4b38      	ldr	r3, [pc, #224]	; (8004d14 <statemachine+0x1724>)
 8004c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c36:	4a45      	ldr	r2, [pc, #276]	; (8004d4c <statemachine+0x175c>)
 8004c38:	2132      	movs	r1, #50	; 0x32
 8004c3a:	4841      	ldr	r0, [pc, #260]	; (8004d40 <statemachine+0x1750>)
 8004c3c:	f011 fc5e 	bl	80164fc <sniprintf>
					 	ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8004c40:	4a43      	ldr	r2, [pc, #268]	; (8004d50 <statemachine+0x1760>)
 8004c42:	2301      	movs	r3, #1
 8004c44:	ca06      	ldmia	r2, {r1, r2}
 8004c46:	483e      	ldr	r0, [pc, #248]	; (8004d40 <statemachine+0x1750>)
 8004c48:	f7fe f848 	bl	8002cdc <ssd1306_WriteString>
					 	batterygauge(vbat,34, 50,1);
 8004c4c:	4b36      	ldr	r3, [pc, #216]	; (8004d28 <statemachine+0x1738>)
 8004c4e:	edd3 7a00 	vldr	s15, [r3]
 8004c52:	2201      	movs	r2, #1
 8004c54:	2132      	movs	r1, #50	; 0x32
 8004c56:	2022      	movs	r0, #34	; 0x22
 8004c58:	eeb0 0a67 	vmov.f32	s0, s15
 8004c5c:	f7fe fa80 	bl	8003160 <batterygauge>
					 	ssd1306_SetCursor(60,50);
 8004c60:	2132      	movs	r1, #50	; 0x32
 8004c62:	203c      	movs	r0, #60	; 0x3c
 8004c64:	f7fe f860 	bl	8002d28 <ssd1306_SetCursor>
					 	snprintf((char  *)bufferscreen,50, "%0.2fV",vbat);
 8004c68:	4b2f      	ldr	r3, [pc, #188]	; (8004d28 <statemachine+0x1738>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f7fb fc6b 	bl	8000548 <__aeabi_f2d>
 8004c72:	4602      	mov	r2, r0
 8004c74:	460b      	mov	r3, r1
 8004c76:	e9cd 2300 	strd	r2, r3, [sp]
 8004c7a:	4a36      	ldr	r2, [pc, #216]	; (8004d54 <statemachine+0x1764>)
 8004c7c:	2132      	movs	r1, #50	; 0x32
 8004c7e:	4830      	ldr	r0, [pc, #192]	; (8004d40 <statemachine+0x1750>)
 8004c80:	f011 fc3c 	bl	80164fc <sniprintf>
					 	if(cptdoubledonnee==3){
 8004c84:	4b34      	ldr	r3, [pc, #208]	; (8004d58 <statemachine+0x1768>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	2b03      	cmp	r3, #3
 8004c8a:	d108      	bne.n	8004c9e <statemachine+0x16ae>
					 	  		doubledonnee=1-doubledonnee;
 8004c8c:	4b2a      	ldr	r3, [pc, #168]	; (8004d38 <statemachine+0x1748>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f1c3 0301 	rsb	r3, r3, #1
 8004c94:	4a28      	ldr	r2, [pc, #160]	; (8004d38 <statemachine+0x1748>)
 8004c96:	6013      	str	r3, [r2, #0]
					 	  		cptdoubledonnee=0;
 8004c98:	4b2f      	ldr	r3, [pc, #188]	; (8004d58 <statemachine+0x1768>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	601a      	str	r2, [r3, #0]
					 	erasetime=HAL_GetTick()-erasetime;
 8004c9e:	f001 fad9 	bl	8006254 <HAL_GetTick>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	4a16      	ldr	r2, [pc, #88]	; (8004d00 <statemachine+0x1710>)
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	1a9b      	subs	r3, r3, r2
 8004caa:	461a      	mov	r2, r3
 8004cac:	4b14      	ldr	r3, [pc, #80]	; (8004d00 <statemachine+0x1710>)
 8004cae:	601a      	str	r2, [r3, #0]
					  if(BTN_B>=1){
 8004cb0:	4b2a      	ldr	r3, [pc, #168]	; (8004d5c <statemachine+0x176c>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	dd0e      	ble.n	8004cd6 <statemachine+0x16e6>
					  						  balisestate--;
 8004cb8:	4b14      	ldr	r3, [pc, #80]	; (8004d0c <statemachine+0x171c>)
 8004cba:	781b      	ldrb	r3, [r3, #0]
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	b2da      	uxtb	r2, r3
 8004cc0:	4b12      	ldr	r3, [pc, #72]	; (8004d0c <statemachine+0x171c>)
 8004cc2:	701a      	strb	r2, [r3, #0]
					  						  BTN_B=0;
 8004cc4:	4b25      	ldr	r3, [pc, #148]	; (8004d5c <statemachine+0x176c>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	601a      	str	r2, [r3, #0]
					  						  BTN_A=0;
 8004cca:	4b25      	ldr	r3, [pc, #148]	; (8004d60 <statemachine+0x1770>)
 8004ccc:	2200      	movs	r2, #0
 8004cce:	601a      	str	r2, [r3, #0]
					  						  HAL_TIM_Base_Stop_IT(&htim7);
 8004cd0:	480d      	ldr	r0, [pc, #52]	; (8004d08 <statemachine+0x1718>)
 8004cd2:	f008 f875 	bl	800cdc0 <HAL_TIM_Base_Stop_IT>
					  if(BTN_B_LONG>=1){
 8004cd6:	4b23      	ldr	r3, [pc, #140]	; (8004d64 <statemachine+0x1774>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f340 8097 	ble.w	8004e0e <statemachine+0x181e>
						distanceparcouru=0;
 8004ce0:	4914      	ldr	r1, [pc, #80]	; (8004d34 <statemachine+0x1744>)
 8004ce2:	f04f 0200 	mov.w	r2, #0
 8004ce6:	f04f 0300 	mov.w	r3, #0
 8004cea:	e9c1 2300 	strd	r2, r3, [r1]
					  	BTN_B_LONG=0;
 8004cee:	4b1d      	ldr	r3, [pc, #116]	; (8004d64 <statemachine+0x1774>)
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	601a      	str	r2, [r3, #0]
					  break;
 8004cf4:	e08b      	b.n	8004e0e <statemachine+0x181e>
 8004cf6:	bf00      	nop
 8004cf8:	00000000 	.word	0x00000000
 8004cfc:	40616000 	.word	0x40616000
 8004d00:	20000afc 	.word	0x20000afc
 8004d04:	20000948 	.word	0x20000948
 8004d08:	2000115c 	.word	0x2000115c
 8004d0c:	2000047e 	.word	0x2000047e
 8004d10:	20000b30 	.word	0x20000b30
 8004d14:	200006c8 	.word	0x200006c8
 8004d18:	20000b20 	.word	0x20000b20
 8004d1c:	20000b28 	.word	0x20000b28
 8004d20:	200004c4 	.word	0x200004c4
 8004d24:	20000738 	.word	0x20000738
 8004d28:	20000740 	.word	0x20000740
 8004d2c:	20000744 	.word	0x20000744
 8004d30:	20000af8 	.word	0x20000af8
 8004d34:	20000b18 	.word	0x20000b18
 8004d38:	20000b0c 	.word	0x20000b0c
 8004d3c:	0801add4 	.word	0x0801add4
 8004d40:	20000968 	.word	0x20000968
 8004d44:	20000014 	.word	0x20000014
 8004d48:	0801addc 	.word	0x0801addc
 8004d4c:	0801ade8 	.word	0x0801ade8
 8004d50:	2000000c 	.word	0x2000000c
 8004d54:	0801adf0 	.word	0x0801adf0
 8004d58:	20000b10 	.word	0x20000b10
 8004d5c:	2000070c 	.word	0x2000070c
 8004d60:	20000708 	.word	0x20000708
 8004d64:	20000b4c 	.word	0x20000b4c
					  ssd1306_SetCursor(32,32);
 8004d68:	2120      	movs	r1, #32
 8004d6a:	2020      	movs	r0, #32
 8004d6c:	f7fd ffdc 	bl	8002d28 <ssd1306_SetCursor>
					  ssd1306_WriteString("fin de",Font_6x8,White);
 8004d70:	4aa0      	ldr	r2, [pc, #640]	; (8004ff4 <statemachine+0x1a04>)
 8004d72:	2301      	movs	r3, #1
 8004d74:	ca06      	ldmia	r2, {r1, r2}
 8004d76:	48a0      	ldr	r0, [pc, #640]	; (8004ff8 <statemachine+0x1a08>)
 8004d78:	f7fd ffb0 	bl	8002cdc <ssd1306_WriteString>
					  ssd1306_SetCursor(32,40);
 8004d7c:	2128      	movs	r1, #40	; 0x28
 8004d7e:	2020      	movs	r0, #32
 8004d80:	f7fd ffd2 	bl	8002d28 <ssd1306_SetCursor>
					  ssd1306_WriteString("memoire",Font_6x8,White);
 8004d84:	4a9b      	ldr	r2, [pc, #620]	; (8004ff4 <statemachine+0x1a04>)
 8004d86:	2301      	movs	r3, #1
 8004d88:	ca06      	ldmia	r2, {r1, r2}
 8004d8a:	489c      	ldr	r0, [pc, #624]	; (8004ffc <statemachine+0x1a0c>)
 8004d8c:	f7fd ffa6 	bl	8002cdc <ssd1306_WriteString>
					  ssd1306_SetCursor(32,48);
 8004d90:	2130      	movs	r1, #48	; 0x30
 8004d92:	2020      	movs	r0, #32
 8004d94:	f7fd ffc8 	bl	8002d28 <ssd1306_SetCursor>
					  snprintf((char *)bufferscreen,50,"%d,%d",pageoffset,pagenumber);
 8004d98:	4b99      	ldr	r3, [pc, #612]	; (8005000 <statemachine+0x1a10>)
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	4b99      	ldr	r3, [pc, #612]	; (8005004 <statemachine+0x1a14>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	9300      	str	r3, [sp, #0]
 8004da2:	4613      	mov	r3, r2
 8004da4:	4a98      	ldr	r2, [pc, #608]	; (8005008 <statemachine+0x1a18>)
 8004da6:	2132      	movs	r1, #50	; 0x32
 8004da8:	4898      	ldr	r0, [pc, #608]	; (800500c <statemachine+0x1a1c>)
 8004daa:	f011 fba7 	bl	80164fc <sniprintf>
					  ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8004dae:	4a91      	ldr	r2, [pc, #580]	; (8004ff4 <statemachine+0x1a04>)
 8004db0:	2301      	movs	r3, #1
 8004db2:	ca06      	ldmia	r2, {r1, r2}
 8004db4:	4895      	ldr	r0, [pc, #596]	; (800500c <statemachine+0x1a1c>)
 8004db6:	f7fd ff91 	bl	8002cdc <ssd1306_WriteString>
					  if(BTN_A>=1){
 8004dba:	4b95      	ldr	r3, [pc, #596]	; (8005010 <statemachine+0x1a20>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	dd0e      	ble.n	8004de0 <statemachine+0x17f0>
					  				  			 	state++;
 8004dc2:	4b94      	ldr	r3, [pc, #592]	; (8005014 <statemachine+0x1a24>)
 8004dc4:	781b      	ldrb	r3, [r3, #0]
 8004dc6:	3301      	adds	r3, #1
 8004dc8:	b2da      	uxtb	r2, r3
 8004dca:	4b92      	ldr	r3, [pc, #584]	; (8005014 <statemachine+0x1a24>)
 8004dcc:	701a      	strb	r2, [r3, #0]
					  				  			 	BTN_A=0;
 8004dce:	4b90      	ldr	r3, [pc, #576]	; (8005010 <statemachine+0x1a20>)
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	601a      	str	r2, [r3, #0]
					  				  			 	BTN_B=0;
 8004dd4:	4b90      	ldr	r3, [pc, #576]	; (8005018 <statemachine+0x1a28>)
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	601a      	str	r2, [r3, #0]
					  				  			settimeen=0;
 8004dda:	4b90      	ldr	r3, [pc, #576]	; (800501c <statemachine+0x1a2c>)
 8004ddc:	2200      	movs	r2, #0
 8004dde:	601a      	str	r2, [r3, #0]
					  if(BTN_A_LONG>=1){
 8004de0:	4b8f      	ldr	r3, [pc, #572]	; (8005020 <statemachine+0x1a30>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	f340 8323 	ble.w	8005430 <statemachine+0x1e40>
					  				 									 									  			 	state--;
 8004dea:	4b8a      	ldr	r3, [pc, #552]	; (8005014 <statemachine+0x1a24>)
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	3b01      	subs	r3, #1
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	4b88      	ldr	r3, [pc, #544]	; (8005014 <statemachine+0x1a24>)
 8004df4:	701a      	strb	r2, [r3, #0]
					  				 									 									  			 	BTN_A=0;
 8004df6:	4b86      	ldr	r3, [pc, #536]	; (8005010 <statemachine+0x1a20>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	601a      	str	r2, [r3, #0]
					  				 									 									  			 	BTN_B=0;
 8004dfc:	4b86      	ldr	r3, [pc, #536]	; (8005018 <statemachine+0x1a28>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	601a      	str	r2, [r3, #0]
					  				 									 									  			 	BTN_A_LONG=0;
 8004e02:	4b87      	ldr	r3, [pc, #540]	; (8005020 <statemachine+0x1a30>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	601a      	str	r2, [r3, #0]
				  break;
 8004e08:	e312      	b.n	8005430 <statemachine+0x1e40>
					  break;
 8004e0a:	bf00      	nop
 8004e0c:	e310      	b.n	8005430 <statemachine+0x1e40>
					  break;
 8004e0e:	bf00      	nop
				  break;
 8004e10:	e30e      	b.n	8005430 <statemachine+0x1e40>


			  case STATE_USB:
				  ssd1306_Fill(Black);
 8004e12:	2000      	movs	r0, #0
 8004e14:	f7fd fe46 	bl	8002aa4 <ssd1306_Fill>
				  ssd1306_SetCursor(32,32);
 8004e18:	2120      	movs	r1, #32
 8004e1a:	2020      	movs	r0, #32
 8004e1c:	f7fd ff84 	bl	8002d28 <ssd1306_SetCursor>
				  ssd1306_WriteString("usb",Font_6x8,White);
 8004e20:	4a74      	ldr	r2, [pc, #464]	; (8004ff4 <statemachine+0x1a04>)
 8004e22:	2301      	movs	r3, #1
 8004e24:	ca06      	ldmia	r2, {r1, r2}
 8004e26:	487f      	ldr	r0, [pc, #508]	; (8005024 <statemachine+0x1a34>)
 8004e28:	f7fd ff58 	bl	8002cdc <ssd1306_WriteString>
				  switch(usbstate){
 8004e2c:	4b7e      	ldr	r3, [pc, #504]	; (8005028 <statemachine+0x1a38>)
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	f000 8161 	beq.w	80050f8 <statemachine+0x1b08>
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	f300 82fc 	bgt.w	8005434 <statemachine+0x1e44>
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d002      	beq.n	8004e46 <statemachine+0x1856>
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d042      	beq.n	8004eca <statemachine+0x18da>
				 									 									  			 	BTN_B=0;
				 									 									  			 	BTN_A_LONG=0;
				 									 									  	}
				 					 break;
				 				  }
				  break;
 8004e44:	e2f6      	b.n	8005434 <statemachine+0x1e44>
				 					  ssd1306_SetCursor(32,40);
 8004e46:	2128      	movs	r1, #40	; 0x28
 8004e48:	2020      	movs	r0, #32
 8004e4a:	f7fd ff6d 	bl	8002d28 <ssd1306_SetCursor>
				 					  ssd1306_WriteString("do nothing",Font_6x8,White);
 8004e4e:	4a69      	ldr	r2, [pc, #420]	; (8004ff4 <statemachine+0x1a04>)
 8004e50:	2301      	movs	r3, #1
 8004e52:	ca06      	ldmia	r2, {r1, r2}
 8004e54:	4875      	ldr	r0, [pc, #468]	; (800502c <statemachine+0x1a3c>)
 8004e56:	f7fd ff41 	bl	8002cdc <ssd1306_WriteString>
				 					  usbtransmiten=0;
 8004e5a:	4b75      	ldr	r3, [pc, #468]	; (8005030 <statemachine+0x1a40>)
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	601a      	str	r2, [r3, #0]
				 					  if(BTN_B>=1){
 8004e60:	4b6d      	ldr	r3, [pc, #436]	; (8005018 <statemachine+0x1a28>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	dd0b      	ble.n	8004e80 <statemachine+0x1890>
				 						  usbstate++;
 8004e68:	4b6f      	ldr	r3, [pc, #444]	; (8005028 <statemachine+0x1a38>)
 8004e6a:	781b      	ldrb	r3, [r3, #0]
 8004e6c:	3301      	adds	r3, #1
 8004e6e:	b2da      	uxtb	r2, r3
 8004e70:	4b6d      	ldr	r3, [pc, #436]	; (8005028 <statemachine+0x1a38>)
 8004e72:	701a      	strb	r2, [r3, #0]
				 						  BTN_B=0;
 8004e74:	4b68      	ldr	r3, [pc, #416]	; (8005018 <statemachine+0x1a28>)
 8004e76:	2200      	movs	r2, #0
 8004e78:	601a      	str	r2, [r3, #0]
				 						  BTN_A=0;
 8004e7a:	4b65      	ldr	r3, [pc, #404]	; (8005010 <statemachine+0x1a20>)
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	601a      	str	r2, [r3, #0]
				 					 if(BTN_A>=1){
 8004e80:	4b63      	ldr	r3, [pc, #396]	; (8005010 <statemachine+0x1a20>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	dd0b      	ble.n	8004ea0 <statemachine+0x18b0>
				 						 state++;
 8004e88:	4b62      	ldr	r3, [pc, #392]	; (8005014 <statemachine+0x1a24>)
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	3301      	adds	r3, #1
 8004e8e:	b2da      	uxtb	r2, r3
 8004e90:	4b60      	ldr	r3, [pc, #384]	; (8005014 <statemachine+0x1a24>)
 8004e92:	701a      	strb	r2, [r3, #0]
				 									  			 	BTN_A=0;
 8004e94:	4b5e      	ldr	r3, [pc, #376]	; (8005010 <statemachine+0x1a20>)
 8004e96:	2200      	movs	r2, #0
 8004e98:	601a      	str	r2, [r3, #0]
				 									  			 	BTN_B=0;
 8004e9a:	4b5f      	ldr	r3, [pc, #380]	; (8005018 <statemachine+0x1a28>)
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	601a      	str	r2, [r3, #0]
				 					if(BTN_A_LONG>=1){
 8004ea0:	4b5f      	ldr	r3, [pc, #380]	; (8005020 <statemachine+0x1a30>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	f340 8204 	ble.w	80052b2 <statemachine+0x1cc2>
				 									 									 									  			 	state--;
 8004eaa:	4b5a      	ldr	r3, [pc, #360]	; (8005014 <statemachine+0x1a24>)
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	b2da      	uxtb	r2, r3
 8004eb2:	4b58      	ldr	r3, [pc, #352]	; (8005014 <statemachine+0x1a24>)
 8004eb4:	701a      	strb	r2, [r3, #0]
				 									 									 									  			 	BTN_A=0;
 8004eb6:	4b56      	ldr	r3, [pc, #344]	; (8005010 <statemachine+0x1a20>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	601a      	str	r2, [r3, #0]
				 									 									 									  			 	BTN_B=0;
 8004ebc:	4b56      	ldr	r3, [pc, #344]	; (8005018 <statemachine+0x1a28>)
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	601a      	str	r2, [r3, #0]
				 									 									 									  			 	BTN_A_LONG=0;
 8004ec2:	4b57      	ldr	r3, [pc, #348]	; (8005020 <statemachine+0x1a30>)
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	601a      	str	r2, [r3, #0]
				 					  break;
 8004ec8:	e1f3      	b.n	80052b2 <statemachine+0x1cc2>
				 					 ssd1306_SetCursor(32,40);
 8004eca:	2128      	movs	r1, #40	; 0x28
 8004ecc:	2020      	movs	r0, #32
 8004ece:	f7fd ff2b 	bl	8002d28 <ssd1306_SetCursor>
				 					ssd1306_WriteString("Push A",Font_6x8,White);
 8004ed2:	4a48      	ldr	r2, [pc, #288]	; (8004ff4 <statemachine+0x1a04>)
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	ca06      	ldmia	r2, {r1, r2}
 8004ed8:	4856      	ldr	r0, [pc, #344]	; (8005034 <statemachine+0x1a44>)
 8004eda:	f7fd feff 	bl	8002cdc <ssd1306_WriteString>
				 					ssd1306_SetCursor(32,48);
 8004ede:	2130      	movs	r1, #48	; 0x30
 8004ee0:	2020      	movs	r0, #32
 8004ee2:	f7fd ff21 	bl	8002d28 <ssd1306_SetCursor>
				 					ssd1306_WriteString("to erase",Font_6x8,White);
 8004ee6:	4a43      	ldr	r2, [pc, #268]	; (8004ff4 <statemachine+0x1a04>)
 8004ee8:	2301      	movs	r3, #1
 8004eea:	ca06      	ldmia	r2, {r1, r2}
 8004eec:	4852      	ldr	r0, [pc, #328]	; (8005038 <statemachine+0x1a48>)
 8004eee:	f7fd fef5 	bl	8002cdc <ssd1306_WriteString>
				 					if(erasedisplay==1){
 8004ef2:	4b52      	ldr	r3, [pc, #328]	; (800503c <statemachine+0x1a4c>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d137      	bne.n	8004f6a <statemachine+0x197a>
					 					 ssd1306_Fill(Black);
 8004efa:	2000      	movs	r0, #0
 8004efc:	f7fd fdd2 	bl	8002aa4 <ssd1306_Fill>
					 					 ssd1306_SetCursor(32,32);
 8004f00:	2120      	movs	r1, #32
 8004f02:	2020      	movs	r0, #32
 8004f04:	f7fd ff10 	bl	8002d28 <ssd1306_SetCursor>
					 					ssd1306_WriteString("usb",Font_6x8,White);
 8004f08:	4a3a      	ldr	r2, [pc, #232]	; (8004ff4 <statemachine+0x1a04>)
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	ca06      	ldmia	r2, {r1, r2}
 8004f0e:	4845      	ldr	r0, [pc, #276]	; (8005024 <statemachine+0x1a34>)
 8004f10:	f7fd fee4 	bl	8002cdc <ssd1306_WriteString>
					 					ssd1306_SetCursor(32,40);
 8004f14:	2128      	movs	r1, #40	; 0x28
 8004f16:	2020      	movs	r0, #32
 8004f18:	f7fd ff06 	bl	8002d28 <ssd1306_SetCursor>
					 					ssd1306_WriteString("FIN",Font_7x10,White);
 8004f1c:	4a48      	ldr	r2, [pc, #288]	; (8005040 <statemachine+0x1a50>)
 8004f1e:	2301      	movs	r3, #1
 8004f20:	ca06      	ldmia	r2, {r1, r2}
 8004f22:	4848      	ldr	r0, [pc, #288]	; (8005044 <statemachine+0x1a54>)
 8004f24:	f7fd feda 	bl	8002cdc <ssd1306_WriteString>
					 					ssd1306_SetCursor(32,56);
 8004f28:	2138      	movs	r1, #56	; 0x38
 8004f2a:	2020      	movs	r0, #32
 8004f2c:	f7fd fefc 	bl	8002d28 <ssd1306_SetCursor>
				 						snprintf((char  *)bufferscreen,50,"t=%0.2f",(float)erasetime/1000);
 8004f30:	4b45      	ldr	r3, [pc, #276]	; (8005048 <statemachine+0x1a58>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	ee07 3a90 	vmov	s15, r3
 8004f38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f3c:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800504c <statemachine+0x1a5c>
 8004f40:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004f44:	ee16 0a90 	vmov	r0, s13
 8004f48:	f7fb fafe 	bl	8000548 <__aeabi_f2d>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	460b      	mov	r3, r1
 8004f50:	e9cd 2300 	strd	r2, r3, [sp]
 8004f54:	4a3e      	ldr	r2, [pc, #248]	; (8005050 <statemachine+0x1a60>)
 8004f56:	2132      	movs	r1, #50	; 0x32
 8004f58:	482c      	ldr	r0, [pc, #176]	; (800500c <statemachine+0x1a1c>)
 8004f5a:	f011 facf 	bl	80164fc <sniprintf>
				 						ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8004f5e:	4a25      	ldr	r2, [pc, #148]	; (8004ff4 <statemachine+0x1a04>)
 8004f60:	2301      	movs	r3, #1
 8004f62:	ca06      	ldmia	r2, {r1, r2}
 8004f64:	4829      	ldr	r0, [pc, #164]	; (800500c <statemachine+0x1a1c>)
 8004f66:	f7fd feb9 	bl	8002cdc <ssd1306_WriteString>
				 					if(BTN_A>=1){
 8004f6a:	4b29      	ldr	r3, [pc, #164]	; (8005010 <statemachine+0x1a20>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	f340 80b0 	ble.w	80050d4 <statemachine+0x1ae4>
				 						erasetime=HAL_GetTick();
 8004f74:	f001 f96e 	bl	8006254 <HAL_GetTick>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	4b32      	ldr	r3, [pc, #200]	; (8005048 <statemachine+0x1a58>)
 8004f7e:	601a      	str	r2, [r3, #0]
				 						for(int i=0;i<=(int)floor((pagenumber)/16);i++){
 8004f80:	2300      	movs	r3, #0
 8004f82:	60bb      	str	r3, [r7, #8]
 8004f84:	e073      	b.n	800506e <statemachine+0x1a7e>
				 							ssd1306_Fill(Black);
 8004f86:	2000      	movs	r0, #0
 8004f88:	f7fd fd8c 	bl	8002aa4 <ssd1306_Fill>
				 							ssd1306_SetCursor(32,32);
 8004f8c:	2120      	movs	r1, #32
 8004f8e:	2020      	movs	r0, #32
 8004f90:	f7fd feca 	bl	8002d28 <ssd1306_SetCursor>
				 							ssd1306_WriteString("usb",Font_6x8,White);
 8004f94:	4a17      	ldr	r2, [pc, #92]	; (8004ff4 <statemachine+0x1a04>)
 8004f96:	2301      	movs	r3, #1
 8004f98:	ca06      	ldmia	r2, {r1, r2}
 8004f9a:	4822      	ldr	r0, [pc, #136]	; (8005024 <statemachine+0x1a34>)
 8004f9c:	f7fd fe9e 	bl	8002cdc <ssd1306_WriteString>
				 							SPIF_EraseSector(&hspif1,i);
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	482b      	ldr	r0, [pc, #172]	; (8005054 <statemachine+0x1a64>)
 8004fa6:	f00e fd44 	bl	8013a32 <SPIF_EraseSector>
				 							if(i>=1){
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	dd55      	ble.n	800505c <statemachine+0x1a6c>
				 							percentage((float) (i*100)/((int)floor((pagenumber)/16)));
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	2264      	movs	r2, #100	; 0x64
 8004fb4:	fb02 f303 	mul.w	r3, r2, r3
 8004fb8:	ee07 3a90 	vmov	s15, r3
 8004fbc:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8004fc0:	4b10      	ldr	r3, [pc, #64]	; (8005004 <statemachine+0x1a14>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	da00      	bge.n	8004fca <statemachine+0x19da>
 8004fc8:	330f      	adds	r3, #15
 8004fca:	111b      	asrs	r3, r3, #4
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f7fb faa9 	bl	8000524 <__aeabi_i2d>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	4610      	mov	r0, r2
 8004fd8:	4619      	mov	r1, r3
 8004fda:	f7fb fdbd 	bl	8000b58 <__aeabi_d2iz>
 8004fde:	ee07 0a90 	vmov	s15, r0
 8004fe2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fe6:	ee88 7a27 	vdiv.f32	s14, s16, s15
 8004fea:	eeb0 0a47 	vmov.f32	s0, s14
 8004fee:	f7fe fa33 	bl	8003458 <percentage>
 8004ff2:	e037      	b.n	8005064 <statemachine+0x1a74>
 8004ff4:	2000000c 	.word	0x2000000c
 8004ff8:	0801adf8 	.word	0x0801adf8
 8004ffc:	0801ae00 	.word	0x0801ae00
 8005000:	20000944 	.word	0x20000944
 8005004:	20000948 	.word	0x20000948
 8005008:	0801ae08 	.word	0x0801ae08
 800500c:	20000968 	.word	0x20000968
 8005010:	20000708 	.word	0x20000708
 8005014:	20000478 	.word	0x20000478
 8005018:	2000070c 	.word	0x2000070c
 800501c:	20000b38 	.word	0x20000b38
 8005020:	20000b50 	.word	0x20000b50
 8005024:	0801ae10 	.word	0x0801ae10
 8005028:	2000047d 	.word	0x2000047d
 800502c:	0801ae14 	.word	0x0801ae14
 8005030:	20000b04 	.word	0x20000b04
 8005034:	0801ae20 	.word	0x0801ae20
 8005038:	0801ae28 	.word	0x0801ae28
 800503c:	20000b00 	.word	0x20000b00
 8005040:	20000014 	.word	0x20000014
 8005044:	0801ae34 	.word	0x0801ae34
 8005048:	20000afc 	.word	0x20000afc
 800504c:	447a0000 	.word	0x447a0000
 8005050:	0801ae38 	.word	0x0801ae38
 8005054:	20000710 	.word	0x20000710
 8005058:	00000000 	.word	0x00000000
				 								percentage((float) 0);
 800505c:	ed1f 0a02 	vldr	s0, [pc, #-8]	; 8005058 <statemachine+0x1a68>
 8005060:	f7fe f9fa 	bl	8003458 <percentage>
				 							ssd1306_UpdateScreen();
 8005064:	f7fd fd36 	bl	8002ad4 <ssd1306_UpdateScreen>
				 						for(int i=0;i<=(int)floor((pagenumber)/16);i++){
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	3301      	adds	r3, #1
 800506c:	60bb      	str	r3, [r7, #8]
 800506e:	4b94      	ldr	r3, [pc, #592]	; (80052c0 <statemachine+0x1cd0>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	2b00      	cmp	r3, #0
 8005074:	da00      	bge.n	8005078 <statemachine+0x1a88>
 8005076:	330f      	adds	r3, #15
 8005078:	111b      	asrs	r3, r3, #4
 800507a:	4618      	mov	r0, r3
 800507c:	f7fb fa52 	bl	8000524 <__aeabi_i2d>
 8005080:	4602      	mov	r2, r0
 8005082:	460b      	mov	r3, r1
 8005084:	4610      	mov	r0, r2
 8005086:	4619      	mov	r1, r3
 8005088:	f7fb fd66 	bl	8000b58 <__aeabi_d2iz>
 800508c:	4602      	mov	r2, r0
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	4293      	cmp	r3, r2
 8005092:	f77f af78 	ble.w	8004f86 <statemachine+0x1996>
				 						SPIF_EraseSector(&hspif1, (int)floor((MAX_WRITE_PAGE+1)/16));
 8005096:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 800509a:	488a      	ldr	r0, [pc, #552]	; (80052c4 <statemachine+0x1cd4>)
 800509c:	f00e fcc9 	bl	8013a32 <SPIF_EraseSector>
				 						erasetime=HAL_GetTick()-erasetime;
 80050a0:	f001 f8d8 	bl	8006254 <HAL_GetTick>
 80050a4:	4603      	mov	r3, r0
 80050a6:	4a88      	ldr	r2, [pc, #544]	; (80052c8 <statemachine+0x1cd8>)
 80050a8:	6812      	ldr	r2, [r2, #0]
 80050aa:	1a9b      	subs	r3, r3, r2
 80050ac:	461a      	mov	r2, r3
 80050ae:	4b86      	ldr	r3, [pc, #536]	; (80052c8 <statemachine+0x1cd8>)
 80050b0:	601a      	str	r2, [r3, #0]
				 						erasedisplay=1;
 80050b2:	4b86      	ldr	r3, [pc, #536]	; (80052cc <statemachine+0x1cdc>)
 80050b4:	2201      	movs	r2, #1
 80050b6:	601a      	str	r2, [r3, #0]
				 						pageoffset=0;
 80050b8:	4b85      	ldr	r3, [pc, #532]	; (80052d0 <statemachine+0x1ce0>)
 80050ba:	2200      	movs	r2, #0
 80050bc:	601a      	str	r2, [r3, #0]
				 						pagenumber=0;
 80050be:	4b80      	ldr	r3, [pc, #512]	; (80052c0 <statemachine+0x1cd0>)
 80050c0:	2200      	movs	r2, #0
 80050c2:	601a      	str	r2, [r3, #0]
				 						storeindex();
 80050c4:	f7fd fb12 	bl	80026ec <storeindex>
				 						BTN_A=0;
 80050c8:	4b82      	ldr	r3, [pc, #520]	; (80052d4 <statemachine+0x1ce4>)
 80050ca:	2200      	movs	r2, #0
 80050cc:	601a      	str	r2, [r3, #0]
				 						BTN_B=0;
 80050ce:	4b82      	ldr	r3, [pc, #520]	; (80052d8 <statemachine+0x1ce8>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	601a      	str	r2, [r3, #0]
				 					if(BTN_B>=1){
 80050d4:	4b80      	ldr	r3, [pc, #512]	; (80052d8 <statemachine+0x1ce8>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	f340 80ec 	ble.w	80052b6 <statemachine+0x1cc6>
					 						usbstate++;
 80050de:	4b7f      	ldr	r3, [pc, #508]	; (80052dc <statemachine+0x1cec>)
 80050e0:	781b      	ldrb	r3, [r3, #0]
 80050e2:	3301      	adds	r3, #1
 80050e4:	b2da      	uxtb	r2, r3
 80050e6:	4b7d      	ldr	r3, [pc, #500]	; (80052dc <statemachine+0x1cec>)
 80050e8:	701a      	strb	r2, [r3, #0]
					 						  BTN_B=0;
 80050ea:	4b7b      	ldr	r3, [pc, #492]	; (80052d8 <statemachine+0x1ce8>)
 80050ec:	2200      	movs	r2, #0
 80050ee:	601a      	str	r2, [r3, #0]
					 						  BTN_A=0;
 80050f0:	4b78      	ldr	r3, [pc, #480]	; (80052d4 <statemachine+0x1ce4>)
 80050f2:	2200      	movs	r2, #0
 80050f4:	601a      	str	r2, [r3, #0]
				 			  break;
 80050f6:	e0de      	b.n	80052b6 <statemachine+0x1cc6>
				 					ssd1306_Fill(Black);
 80050f8:	2000      	movs	r0, #0
 80050fa:	f7fd fcd3 	bl	8002aa4 <ssd1306_Fill>
				 					ssd1306_SetCursor(32,40);
 80050fe:	2128      	movs	r1, #40	; 0x28
 8005100:	2020      	movs	r0, #32
 8005102:	f7fd fe11 	bl	8002d28 <ssd1306_SetCursor>
				 					ssd1306_WriteString("write",Font_6x8,White);
 8005106:	4a76      	ldr	r2, [pc, #472]	; (80052e0 <statemachine+0x1cf0>)
 8005108:	2301      	movs	r3, #1
 800510a:	ca06      	ldmia	r2, {r1, r2}
 800510c:	4875      	ldr	r0, [pc, #468]	; (80052e4 <statemachine+0x1cf4>)
 800510e:	f7fd fde5 	bl	8002cdc <ssd1306_WriteString>
				 					if(pagenumber>0){
 8005112:	4b6b      	ldr	r3, [pc, #428]	; (80052c0 <statemachine+0x1cd0>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	dd7a      	ble.n	8005210 <statemachine+0x1c20>
				 					int i=0;
 800511a:	2300      	movs	r3, #0
 800511c:	607b      	str	r3, [r7, #4]
				 					if(usbtransmiten==0){
 800511e:	4b72      	ldr	r3, [pc, #456]	; (80052e8 <statemachine+0x1cf8>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d162      	bne.n	80051ec <statemachine+0x1bfc>
				 						while(i<pagenumber){
 8005126:	e036      	b.n	8005196 <statemachine+0x1ba6>
				 							ssd1306_Fill(Black);
 8005128:	2000      	movs	r0, #0
 800512a:	f7fd fcbb 	bl	8002aa4 <ssd1306_Fill>
				 							ssd1306_SetCursor(32,32);
 800512e:	2120      	movs	r1, #32
 8005130:	2020      	movs	r0, #32
 8005132:	f7fd fdf9 	bl	8002d28 <ssd1306_SetCursor>
				 							ssd1306_WriteString("write",Font_6x8,White);
 8005136:	4a6a      	ldr	r2, [pc, #424]	; (80052e0 <statemachine+0x1cf0>)
 8005138:	2301      	movs	r3, #1
 800513a:	ca06      	ldmia	r2, {r1, r2}
 800513c:	4869      	ldr	r0, [pc, #420]	; (80052e4 <statemachine+0x1cf4>)
 800513e:	f7fd fdcd 	bl	8002cdc <ssd1306_WriteString>
				 							SPIF_ReadPage(&hspif1,i, (uint8_t  *)flashread, 256, 0);
 8005142:	6879      	ldr	r1, [r7, #4]
 8005144:	2300      	movs	r3, #0
 8005146:	9300      	str	r3, [sp, #0]
 8005148:	f44f 7380 	mov.w	r3, #256	; 0x100
 800514c:	4a67      	ldr	r2, [pc, #412]	; (80052ec <statemachine+0x1cfc>)
 800514e:	485d      	ldr	r0, [pc, #372]	; (80052c4 <statemachine+0x1cd4>)
 8005150:	f00e fd10 	bl	8013b74 <SPIF_ReadPage>
				 							CDC_Transmit_FS((char  * )flashread,256);
 8005154:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005158:	4864      	ldr	r0, [pc, #400]	; (80052ec <statemachine+0x1cfc>)
 800515a:	f00e fdf5 	bl	8013d48 <CDC_Transmit_FS>
				 							percentage((float) (i*100)/pagenumber);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2264      	movs	r2, #100	; 0x64
 8005162:	fb02 f303 	mul.w	r3, r2, r3
 8005166:	ee07 3a90 	vmov	s15, r3
 800516a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800516e:	4b54      	ldr	r3, [pc, #336]	; (80052c0 <statemachine+0x1cd0>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	ee07 3a90 	vmov	s15, r3
 8005176:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800517a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800517e:	eeb0 0a66 	vmov.f32	s0, s13
 8005182:	f7fe f969 	bl	8003458 <percentage>
				 							ssd1306_UpdateScreen();
 8005186:	f7fd fca5 	bl	8002ad4 <ssd1306_UpdateScreen>
				 							HAL_Delay(125);
 800518a:	207d      	movs	r0, #125	; 0x7d
 800518c:	f001 f86e 	bl	800626c <HAL_Delay>
				 							i++;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	3301      	adds	r3, #1
 8005194:	607b      	str	r3, [r7, #4]
				 						while(i<pagenumber){
 8005196:	4b4a      	ldr	r3, [pc, #296]	; (80052c0 <statemachine+0x1cd0>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	429a      	cmp	r2, r3
 800519e:	dbc3      	blt.n	8005128 <statemachine+0x1b38>
				 						SPIF_ReadPage(&hspif1,pagenumber, (uint8_t   *)flashread, pageoffset, 0);
 80051a0:	4b47      	ldr	r3, [pc, #284]	; (80052c0 <statemachine+0x1cd0>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4619      	mov	r1, r3
 80051a6:	4b4a      	ldr	r3, [pc, #296]	; (80052d0 <statemachine+0x1ce0>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	461a      	mov	r2, r3
 80051ac:	2300      	movs	r3, #0
 80051ae:	9300      	str	r3, [sp, #0]
 80051b0:	4613      	mov	r3, r2
 80051b2:	4a4e      	ldr	r2, [pc, #312]	; (80052ec <statemachine+0x1cfc>)
 80051b4:	4843      	ldr	r0, [pc, #268]	; (80052c4 <statemachine+0x1cd4>)
 80051b6:	f00e fcdd 	bl	8013b74 <SPIF_ReadPage>
				 						CDC_Transmit_FS((uint8_t   * )flashread,pageoffset);
 80051ba:	4b45      	ldr	r3, [pc, #276]	; (80052d0 <statemachine+0x1ce0>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4619      	mov	r1, r3
 80051c0:	484a      	ldr	r0, [pc, #296]	; (80052ec <statemachine+0x1cfc>)
 80051c2:	f00e fdc1 	bl	8013d48 <CDC_Transmit_FS>
				 						HAL_Delay(125);
 80051c6:	207d      	movs	r0, #125	; 0x7d
 80051c8:	f001 f850 	bl	800626c <HAL_Delay>
				 						int taillefin=0;
 80051cc:	2300      	movs	r3, #0
 80051ce:	603b      	str	r3, [r7, #0]
										taillefin = snprintf((char  *)usbbuffer,64,"kawakobeme\n\r");
 80051d0:	4a47      	ldr	r2, [pc, #284]	; (80052f0 <statemachine+0x1d00>)
 80051d2:	2140      	movs	r1, #64	; 0x40
 80051d4:	4847      	ldr	r0, [pc, #284]	; (80052f4 <statemachine+0x1d04>)
 80051d6:	f011 f991 	bl	80164fc <sniprintf>
 80051da:	6038      	str	r0, [r7, #0]
				 						CDC_Transmit_FS((char  *)usbbuffer,taillefin);
 80051dc:	6839      	ldr	r1, [r7, #0]
 80051de:	4845      	ldr	r0, [pc, #276]	; (80052f4 <statemachine+0x1d04>)
 80051e0:	f00e fdb2 	bl	8013d48 <CDC_Transmit_FS>
				 						usbtransmiten=1;
 80051e4:	4b40      	ldr	r3, [pc, #256]	; (80052e8 <statemachine+0x1cf8>)
 80051e6:	2201      	movs	r2, #1
 80051e8:	601a      	str	r2, [r3, #0]
 80051ea:	e003      	b.n	80051f4 <statemachine+0x1c04>
				 						usbpercent=1;
 80051ec:	4b42      	ldr	r3, [pc, #264]	; (80052f8 <statemachine+0x1d08>)
 80051ee:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80051f2:	601a      	str	r2, [r3, #0]
				 					ssd1306_Fill(Black);
 80051f4:	2000      	movs	r0, #0
 80051f6:	f7fd fc55 	bl	8002aa4 <ssd1306_Fill>
				 					ssd1306_SetCursor(32,45);
 80051fa:	212d      	movs	r1, #45	; 0x2d
 80051fc:	2020      	movs	r0, #32
 80051fe:	f7fd fd93 	bl	8002d28 <ssd1306_SetCursor>
				 					ssd1306_WriteString("finish",Font_7x10,White);
 8005202:	4a3e      	ldr	r2, [pc, #248]	; (80052fc <statemachine+0x1d0c>)
 8005204:	2301      	movs	r3, #1
 8005206:	ca06      	ldmia	r2, {r1, r2}
 8005208:	483d      	ldr	r0, [pc, #244]	; (8005300 <statemachine+0x1d10>)
 800520a:	f7fd fd67 	bl	8002cdc <ssd1306_WriteString>
 800520e:	e016      	b.n	800523e <statemachine+0x1c4e>
				 							ssd1306_Fill(Black);
 8005210:	2000      	movs	r0, #0
 8005212:	f7fd fc47 	bl	8002aa4 <ssd1306_Fill>
				 							ssd1306_SetCursor(32,40);
 8005216:	2128      	movs	r1, #40	; 0x28
 8005218:	2020      	movs	r0, #32
 800521a:	f7fd fd85 	bl	8002d28 <ssd1306_SetCursor>
				 							ssd1306_WriteString("write",Font_6x8,White);
 800521e:	4a30      	ldr	r2, [pc, #192]	; (80052e0 <statemachine+0x1cf0>)
 8005220:	2301      	movs	r3, #1
 8005222:	ca06      	ldmia	r2, {r1, r2}
 8005224:	482f      	ldr	r0, [pc, #188]	; (80052e4 <statemachine+0x1cf4>)
 8005226:	f7fd fd59 	bl	8002cdc <ssd1306_WriteString>
				 							ssd1306_SetCursor(32,48);
 800522a:	2130      	movs	r1, #48	; 0x30
 800522c:	2020      	movs	r0, #32
 800522e:	f7fd fd7b 	bl	8002d28 <ssd1306_SetCursor>
				 							ssd1306_WriteString("nothing",Font_6x8,White);
 8005232:	4a2b      	ldr	r2, [pc, #172]	; (80052e0 <statemachine+0x1cf0>)
 8005234:	2301      	movs	r3, #1
 8005236:	ca06      	ldmia	r2, {r1, r2}
 8005238:	4832      	ldr	r0, [pc, #200]	; (8005304 <statemachine+0x1d14>)
 800523a:	f7fd fd4f 	bl	8002cdc <ssd1306_WriteString>
				 					if(BTN_B>=1){
 800523e:	4b26      	ldr	r3, [pc, #152]	; (80052d8 <statemachine+0x1ce8>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2b00      	cmp	r3, #0
 8005244:	dd11      	ble.n	800526a <statemachine+0x1c7a>
				 									 						usbstate--;
 8005246:	4b25      	ldr	r3, [pc, #148]	; (80052dc <statemachine+0x1cec>)
 8005248:	781b      	ldrb	r3, [r3, #0]
 800524a:	3b01      	subs	r3, #1
 800524c:	b2da      	uxtb	r2, r3
 800524e:	4b23      	ldr	r3, [pc, #140]	; (80052dc <statemachine+0x1cec>)
 8005250:	701a      	strb	r2, [r3, #0]
				 									 						usbstate--;
 8005252:	4b22      	ldr	r3, [pc, #136]	; (80052dc <statemachine+0x1cec>)
 8005254:	781b      	ldrb	r3, [r3, #0]
 8005256:	3b01      	subs	r3, #1
 8005258:	b2da      	uxtb	r2, r3
 800525a:	4b20      	ldr	r3, [pc, #128]	; (80052dc <statemachine+0x1cec>)
 800525c:	701a      	strb	r2, [r3, #0]
				 									 						  BTN_B=0;
 800525e:	4b1e      	ldr	r3, [pc, #120]	; (80052d8 <statemachine+0x1ce8>)
 8005260:	2200      	movs	r2, #0
 8005262:	601a      	str	r2, [r3, #0]
				 									 						  BTN_A=0;
 8005264:	4b1b      	ldr	r3, [pc, #108]	; (80052d4 <statemachine+0x1ce4>)
 8005266:	2200      	movs	r2, #0
 8005268:	601a      	str	r2, [r3, #0]
				 					 if(BTN_A>=1){
 800526a:	4b1a      	ldr	r3, [pc, #104]	; (80052d4 <statemachine+0x1ce4>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2b00      	cmp	r3, #0
 8005270:	dd0b      	ble.n	800528a <statemachine+0x1c9a>
				 									  			 	state++;
 8005272:	4b25      	ldr	r3, [pc, #148]	; (8005308 <statemachine+0x1d18>)
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	3301      	adds	r3, #1
 8005278:	b2da      	uxtb	r2, r3
 800527a:	4b23      	ldr	r3, [pc, #140]	; (8005308 <statemachine+0x1d18>)
 800527c:	701a      	strb	r2, [r3, #0]
				 									  			 	BTN_A=0;
 800527e:	4b15      	ldr	r3, [pc, #84]	; (80052d4 <statemachine+0x1ce4>)
 8005280:	2200      	movs	r2, #0
 8005282:	601a      	str	r2, [r3, #0]
				 									  			 	BTN_B=0;
 8005284:	4b14      	ldr	r3, [pc, #80]	; (80052d8 <statemachine+0x1ce8>)
 8005286:	2200      	movs	r2, #0
 8005288:	601a      	str	r2, [r3, #0]
				 					if(BTN_A_LONG>=1){
 800528a:	4b20      	ldr	r3, [pc, #128]	; (800530c <statemachine+0x1d1c>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2b00      	cmp	r3, #0
 8005290:	dd13      	ble.n	80052ba <statemachine+0x1cca>
				 									 									  			 	state--;
 8005292:	4b1d      	ldr	r3, [pc, #116]	; (8005308 <statemachine+0x1d18>)
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	3b01      	subs	r3, #1
 8005298:	b2da      	uxtb	r2, r3
 800529a:	4b1b      	ldr	r3, [pc, #108]	; (8005308 <statemachine+0x1d18>)
 800529c:	701a      	strb	r2, [r3, #0]
				 									 									  			 	BTN_A=0;
 800529e:	4b0d      	ldr	r3, [pc, #52]	; (80052d4 <statemachine+0x1ce4>)
 80052a0:	2200      	movs	r2, #0
 80052a2:	601a      	str	r2, [r3, #0]
				 									 									  			 	BTN_B=0;
 80052a4:	4b0c      	ldr	r3, [pc, #48]	; (80052d8 <statemachine+0x1ce8>)
 80052a6:	2200      	movs	r2, #0
 80052a8:	601a      	str	r2, [r3, #0]
				 									 									  			 	BTN_A_LONG=0;
 80052aa:	4b18      	ldr	r3, [pc, #96]	; (800530c <statemachine+0x1d1c>)
 80052ac:	2200      	movs	r2, #0
 80052ae:	601a      	str	r2, [r3, #0]
				 					 break;
 80052b0:	e003      	b.n	80052ba <statemachine+0x1cca>
				 					  break;
 80052b2:	bf00      	nop
 80052b4:	e0be      	b.n	8005434 <statemachine+0x1e44>
				 			  break;
 80052b6:	bf00      	nop
 80052b8:	e0bc      	b.n	8005434 <statemachine+0x1e44>
				 					 break;
 80052ba:	bf00      	nop
				  break;
 80052bc:	e0ba      	b.n	8005434 <statemachine+0x1e44>
 80052be:	bf00      	nop
 80052c0:	20000948 	.word	0x20000948
 80052c4:	20000710 	.word	0x20000710
 80052c8:	20000afc 	.word	0x20000afc
 80052cc:	20000b00 	.word	0x20000b00
 80052d0:	20000944 	.word	0x20000944
 80052d4:	20000708 	.word	0x20000708
 80052d8:	2000070c 	.word	0x2000070c
 80052dc:	2000047d 	.word	0x2000047d
 80052e0:	2000000c 	.word	0x2000000c
 80052e4:	0801ae40 	.word	0x0801ae40
 80052e8:	20000b04 	.word	0x20000b04
 80052ec:	20000844 	.word	0x20000844
 80052f0:	0801ae48 	.word	0x0801ae48
 80052f4:	20000a9c 	.word	0x20000a9c
 80052f8:	20000b08 	.word	0x20000b08
 80052fc:	20000014 	.word	0x20000014
 8005300:	0801ae58 	.word	0x0801ae58
 8005304:	0801ae60 	.word	0x0801ae60
 8005308:	20000478 	.word	0x20000478
 800530c:	20000b50 	.word	0x20000b50

				  case STATE_TEST:
					  ssd1306_Fill(Black);
 8005310:	2000      	movs	r0, #0
 8005312:	f7fd fbc7 	bl	8002aa4 <ssd1306_Fill>
					  ssd1306_SetCursor(32,32);
 8005316:	2120      	movs	r1, #32
 8005318:	2020      	movs	r0, #32
 800531a:	f7fd fd05 	bl	8002d28 <ssd1306_SetCursor>
					  ssd1306_WriteString("test",Font_6x8,White);
 800531e:	4a4a      	ldr	r2, [pc, #296]	; (8005448 <statemachine+0x1e58>)
 8005320:	2301      	movs	r3, #1
 8005322:	ca06      	ldmia	r2, {r1, r2}
 8005324:	4849      	ldr	r0, [pc, #292]	; (800544c <statemachine+0x1e5c>)
 8005326:	f7fd fcd9 	bl	8002cdc <ssd1306_WriteString>
					  memcpy((char  *)longbufferscreen,"ceci est un text plutot long, qui ne s'arrette toujours pas et pourtant il s'affiche complet",sizeof("ceci est un text plutot long, qui ne s'arrette toujours pas et pourtant il s'affiche complet"));
 800532a:	225d      	movs	r2, #93	; 0x5d
 800532c:	4948      	ldr	r1, [pc, #288]	; (8005450 <statemachine+0x1e60>)
 800532e:	4849      	ldr	r0, [pc, #292]	; (8005454 <statemachine+0x1e64>)
 8005330:	f011 fa97 	bl	8016862 <memcpy>
					  scrolltextmax=scrollText(longbufferscreen,Font_7x10,32,40,32,offsetforscroltext);
 8005334:	4b48      	ldr	r3, [pc, #288]	; (8005458 <statemachine+0x1e68>)
 8005336:	881b      	ldrh	r3, [r3, #0]
 8005338:	4a48      	ldr	r2, [pc, #288]	; (800545c <statemachine+0x1e6c>)
 800533a:	9302      	str	r3, [sp, #8]
 800533c:	2320      	movs	r3, #32
 800533e:	9301      	str	r3, [sp, #4]
 8005340:	2328      	movs	r3, #40	; 0x28
 8005342:	9300      	str	r3, [sp, #0]
 8005344:	2320      	movs	r3, #32
 8005346:	ca06      	ldmia	r2, {r1, r2}
 8005348:	4842      	ldr	r0, [pc, #264]	; (8005454 <statemachine+0x1e64>)
 800534a:	f7fe f8e5 	bl	8003518 <scrollText>
 800534e:	4603      	mov	r3, r0
 8005350:	461a      	mov	r2, r3
 8005352:	4b43      	ldr	r3, [pc, #268]	; (8005460 <statemachine+0x1e70>)
 8005354:	801a      	strh	r2, [r3, #0]
					  ssd1306_SetCursor(32,55);
 8005356:	2137      	movs	r1, #55	; 0x37
 8005358:	2020      	movs	r0, #32
 800535a:	f7fd fce5 	bl	8002d28 <ssd1306_SetCursor>
					  snprintf((char *)bufferscreen,50,"%d",offsetforscroltext);
 800535e:	4b3e      	ldr	r3, [pc, #248]	; (8005458 <statemachine+0x1e68>)
 8005360:	881b      	ldrh	r3, [r3, #0]
 8005362:	4a40      	ldr	r2, [pc, #256]	; (8005464 <statemachine+0x1e74>)
 8005364:	2132      	movs	r1, #50	; 0x32
 8005366:	4840      	ldr	r0, [pc, #256]	; (8005468 <statemachine+0x1e78>)
 8005368:	f011 f8c8 	bl	80164fc <sniprintf>
					  ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 800536c:	4a36      	ldr	r2, [pc, #216]	; (8005448 <statemachine+0x1e58>)
 800536e:	2301      	movs	r3, #1
 8005370:	ca06      	ldmia	r2, {r1, r2}
 8005372:	483d      	ldr	r0, [pc, #244]	; (8005468 <statemachine+0x1e78>)
 8005374:	f7fd fcb2 	bl	8002cdc <ssd1306_WriteString>


					  if(offsetforscroltext>=scrolltextmax+16){
 8005378:	4b39      	ldr	r3, [pc, #228]	; (8005460 <statemachine+0x1e70>)
 800537a:	881b      	ldrh	r3, [r3, #0]
 800537c:	330f      	adds	r3, #15
 800537e:	4a36      	ldr	r2, [pc, #216]	; (8005458 <statemachine+0x1e68>)
 8005380:	8812      	ldrh	r2, [r2, #0]
 8005382:	4293      	cmp	r3, r2
 8005384:	da02      	bge.n	800538c <statemachine+0x1d9c>
					  	  offsetforscroltext=0;
 8005386:	4b34      	ldr	r3, [pc, #208]	; (8005458 <statemachine+0x1e68>)
 8005388:	2200      	movs	r2, #0
 800538a:	801a      	strh	r2, [r3, #0]





					  if(BTN_A>=1){
 800538c:	4b37      	ldr	r3, [pc, #220]	; (800546c <statemachine+0x1e7c>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2b00      	cmp	r3, #0
 8005392:	dd2f      	ble.n	80053f4 <statemachine+0x1e04>
					 				 									state--;
 8005394:	4b36      	ldr	r3, [pc, #216]	; (8005470 <statemachine+0x1e80>)
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	3b01      	subs	r3, #1
 800539a:	b2da      	uxtb	r2, r3
 800539c:	4b34      	ldr	r3, [pc, #208]	; (8005470 <statemachine+0x1e80>)
 800539e:	701a      	strb	r2, [r3, #0]
					 				 									state--;
 80053a0:	4b33      	ldr	r3, [pc, #204]	; (8005470 <statemachine+0x1e80>)
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	3b01      	subs	r3, #1
 80053a6:	b2da      	uxtb	r2, r3
 80053a8:	4b31      	ldr	r3, [pc, #196]	; (8005470 <statemachine+0x1e80>)
 80053aa:	701a      	strb	r2, [r3, #0]
					 				 									state--;
 80053ac:	4b30      	ldr	r3, [pc, #192]	; (8005470 <statemachine+0x1e80>)
 80053ae:	781b      	ldrb	r3, [r3, #0]
 80053b0:	3b01      	subs	r3, #1
 80053b2:	b2da      	uxtb	r2, r3
 80053b4:	4b2e      	ldr	r3, [pc, #184]	; (8005470 <statemachine+0x1e80>)
 80053b6:	701a      	strb	r2, [r3, #0]
					 				 									state--;
 80053b8:	4b2d      	ldr	r3, [pc, #180]	; (8005470 <statemachine+0x1e80>)
 80053ba:	781b      	ldrb	r3, [r3, #0]
 80053bc:	3b01      	subs	r3, #1
 80053be:	b2da      	uxtb	r2, r3
 80053c0:	4b2b      	ldr	r3, [pc, #172]	; (8005470 <statemachine+0x1e80>)
 80053c2:	701a      	strb	r2, [r3, #0]
					 				 									state--;
 80053c4:	4b2a      	ldr	r3, [pc, #168]	; (8005470 <statemachine+0x1e80>)
 80053c6:	781b      	ldrb	r3, [r3, #0]
 80053c8:	3b01      	subs	r3, #1
 80053ca:	b2da      	uxtb	r2, r3
 80053cc:	4b28      	ldr	r3, [pc, #160]	; (8005470 <statemachine+0x1e80>)
 80053ce:	701a      	strb	r2, [r3, #0]
					 				 									state--;
 80053d0:	4b27      	ldr	r3, [pc, #156]	; (8005470 <statemachine+0x1e80>)
 80053d2:	781b      	ldrb	r3, [r3, #0]
 80053d4:	3b01      	subs	r3, #1
 80053d6:	b2da      	uxtb	r2, r3
 80053d8:	4b25      	ldr	r3, [pc, #148]	; (8005470 <statemachine+0x1e80>)
 80053da:	701a      	strb	r2, [r3, #0]
					 				 									state--;
 80053dc:	4b24      	ldr	r3, [pc, #144]	; (8005470 <statemachine+0x1e80>)
 80053de:	781b      	ldrb	r3, [r3, #0]
 80053e0:	3b01      	subs	r3, #1
 80053e2:	b2da      	uxtb	r2, r3
 80053e4:	4b22      	ldr	r3, [pc, #136]	; (8005470 <statemachine+0x1e80>)
 80053e6:	701a      	strb	r2, [r3, #0]
					 				 									  			 	BTN_A=0;
 80053e8:	4b20      	ldr	r3, [pc, #128]	; (800546c <statemachine+0x1e7c>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	601a      	str	r2, [r3, #0]
					 				 									  			 	BTN_B=0;
 80053ee:	4b21      	ldr	r3, [pc, #132]	; (8005474 <statemachine+0x1e84>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	601a      	str	r2, [r3, #0]
					 				 									  	}
					  if(BTN_A_LONG>=1){
 80053f4:	4b20      	ldr	r3, [pc, #128]	; (8005478 <statemachine+0x1e88>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	dd1d      	ble.n	8005438 <statemachine+0x1e48>
					  				 									 									  			 	state--;
 80053fc:	4b1c      	ldr	r3, [pc, #112]	; (8005470 <statemachine+0x1e80>)
 80053fe:	781b      	ldrb	r3, [r3, #0]
 8005400:	3b01      	subs	r3, #1
 8005402:	b2da      	uxtb	r2, r3
 8005404:	4b1a      	ldr	r3, [pc, #104]	; (8005470 <statemachine+0x1e80>)
 8005406:	701a      	strb	r2, [r3, #0]
					  				 									 									  			 	BTN_A=0;
 8005408:	4b18      	ldr	r3, [pc, #96]	; (800546c <statemachine+0x1e7c>)
 800540a:	2200      	movs	r2, #0
 800540c:	601a      	str	r2, [r3, #0]
					  				 									 									  			 	BTN_B=0;
 800540e:	4b19      	ldr	r3, [pc, #100]	; (8005474 <statemachine+0x1e84>)
 8005410:	2200      	movs	r2, #0
 8005412:	601a      	str	r2, [r3, #0]
					  				 									 									  			 	BTN_A_LONG=0;
 8005414:	4b18      	ldr	r3, [pc, #96]	; (8005478 <statemachine+0x1e88>)
 8005416:	2200      	movs	r2, #0
 8005418:	601a      	str	r2, [r3, #0]
					  				 									 									  	}



					  break;
 800541a:	e00d      	b.n	8005438 <statemachine+0x1e48>
				  break;
 800541c:	bf00      	nop
 800541e:	e00c      	b.n	800543a <statemachine+0x1e4a>
			  break;
 8005420:	bf00      	nop
 8005422:	e00a      	b.n	800543a <statemachine+0x1e4a>
			  break;
 8005424:	bf00      	nop
 8005426:	e008      	b.n	800543a <statemachine+0x1e4a>
			  break;
 8005428:	bf00      	nop
 800542a:	e006      	b.n	800543a <statemachine+0x1e4a>
			  break;
 800542c:	bf00      	nop
 800542e:	e004      	b.n	800543a <statemachine+0x1e4a>
				  break;
 8005430:	bf00      	nop
 8005432:	e002      	b.n	800543a <statemachine+0x1e4a>
				  break;
 8005434:	bf00      	nop
 8005436:	e000      	b.n	800543a <statemachine+0x1e4a>
					  break;
 8005438:	bf00      	nop
	}
return ;
 800543a:	bf00      	nop
 800543c:	bf00      	nop
}
 800543e:	371c      	adds	r7, #28
 8005440:	46bd      	mov	sp, r7
 8005442:	ecbd 8b02 	vpop	{d8}
 8005446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005448:	2000000c 	.word	0x2000000c
 800544c:	0801ae68 	.word	0x0801ae68
 8005450:	0801ae70 	.word	0x0801ae70
 8005454:	2000099c 	.word	0x2000099c
 8005458:	20000adc 	.word	0x20000adc
 800545c:	20000014 	.word	0x20000014
 8005460:	20000ade 	.word	0x20000ade
 8005464:	0801aed0 	.word	0x0801aed0
 8005468:	20000968 	.word	0x20000968
 800546c:	20000708 	.word	0x20000708
 8005470:	20000478 	.word	0x20000478
 8005474:	2000070c 	.word	0x2000070c
 8005478:	20000b50 	.word	0x20000b50

0800547c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005482:	4b0f      	ldr	r3, [pc, #60]	; (80054c0 <HAL_MspInit+0x44>)
 8005484:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005486:	4a0e      	ldr	r2, [pc, #56]	; (80054c0 <HAL_MspInit+0x44>)
 8005488:	f043 0301 	orr.w	r3, r3, #1
 800548c:	6613      	str	r3, [r2, #96]	; 0x60
 800548e:	4b0c      	ldr	r3, [pc, #48]	; (80054c0 <HAL_MspInit+0x44>)
 8005490:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005492:	f003 0301 	and.w	r3, r3, #1
 8005496:	607b      	str	r3, [r7, #4]
 8005498:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800549a:	4b09      	ldr	r3, [pc, #36]	; (80054c0 <HAL_MspInit+0x44>)
 800549c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800549e:	4a08      	ldr	r2, [pc, #32]	; (80054c0 <HAL_MspInit+0x44>)
 80054a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054a4:	6593      	str	r3, [r2, #88]	; 0x58
 80054a6:	4b06      	ldr	r3, [pc, #24]	; (80054c0 <HAL_MspInit+0x44>)
 80054a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ae:	603b      	str	r3, [r7, #0]
 80054b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80054b2:	bf00      	nop
 80054b4:	370c      	adds	r7, #12
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	40021000 	.word	0x40021000

080054c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80054c4:	b480      	push	{r7}
 80054c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80054c8:	e7fe      	b.n	80054c8 <NMI_Handler+0x4>

080054ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80054ca:	b480      	push	{r7}
 80054cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80054ce:	e7fe      	b.n	80054ce <HardFault_Handler+0x4>

080054d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80054d0:	b480      	push	{r7}
 80054d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80054d4:	e7fe      	b.n	80054d4 <MemManage_Handler+0x4>

080054d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80054d6:	b480      	push	{r7}
 80054d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80054da:	e7fe      	b.n	80054da <BusFault_Handler+0x4>

080054dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80054dc:	b480      	push	{r7}
 80054de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80054e0:	e7fe      	b.n	80054e0 <UsageFault_Handler+0x4>

080054e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80054e2:	b480      	push	{r7}
 80054e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80054e6:	bf00      	nop
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80054f0:	b480      	push	{r7}
 80054f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80054f4:	bf00      	nop
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr

080054fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80054fe:	b480      	push	{r7}
 8005500:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005502:	bf00      	nop
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005510:	f000 fe8c 	bl	800622c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005514:	bf00      	nop
 8005516:	bd80      	pop	{r7, pc}

08005518 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800551c:	2002      	movs	r0, #2
 800551e:	f002 fe97 	bl	8008250 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005522:	bf00      	nop
 8005524:	bd80      	pop	{r7, pc}
	...

08005528 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800552c:	4802      	ldr	r0, [pc, #8]	; (8005538 <DMA1_Channel1_IRQHandler+0x10>)
 800552e:	f002 fc0a 	bl	8007d46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005532:	bf00      	nop
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	20000388 	.word	0x20000388

0800553c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8005540:	4802      	ldr	r0, [pc, #8]	; (800554c <DMA1_Channel2_IRQHandler+0x10>)
 8005542:	f002 fc00 	bl	8007d46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005546:	bf00      	nop
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	20000c28 	.word	0x20000c28

08005550 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8005554:	4802      	ldr	r0, [pc, #8]	; (8005560 <DMA1_Channel3_IRQHandler+0x10>)
 8005556:	f002 fbf6 	bl	8007d46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800555a:	bf00      	nop
 800555c:	bd80      	pop	{r7, pc}
 800555e:	bf00      	nop
 8005560:	20000c70 	.word	0x20000c70

08005564 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005568:	4802      	ldr	r0, [pc, #8]	; (8005574 <ADC1_IRQHandler+0x10>)
 800556a:	f001 fa43 	bl	80069f4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 800556e:	bf00      	nop
 8005570:	bd80      	pop	{r7, pc}
 8005572:	bf00      	nop
 8005574:	20000324 	.word	0x20000324

08005578 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800557c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005580:	f002 fe66 	bl	8008250 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005584:	bf00      	nop
 8005586:	bd80      	pop	{r7, pc}

08005588 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 800558c:	4803      	ldr	r0, [pc, #12]	; (800559c <TIM1_BRK_TIM15_IRQHandler+0x14>)
 800558e:	f007 fc46 	bl	800ce1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */
  updatedate();
 8005592:	f000 faab 	bl	8005aec <updatedate>

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8005596:	bf00      	nop
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	200011a8 	.word	0x200011a8

080055a0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80055a4:	4802      	ldr	r0, [pc, #8]	; (80055b0 <SPI1_IRQHandler+0x10>)
 80055a6:	f006 fec1 	bl	800c32c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80055aa:	bf00      	nop
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	20000bc4 	.word	0x20000bc4

080055b4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80055b8:	4805      	ldr	r0, [pc, #20]	; (80055d0 <TIM6_DAC_IRQHandler+0x1c>)
 80055ba:	f007 fc30 	bl	800ce1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  offsetforscroltext++;
 80055be:	4b05      	ldr	r3, [pc, #20]	; (80055d4 <TIM6_DAC_IRQHandler+0x20>)
 80055c0:	881b      	ldrh	r3, [r3, #0]
 80055c2:	3301      	adds	r3, #1
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	4b03      	ldr	r3, [pc, #12]	; (80055d4 <TIM6_DAC_IRQHandler+0x20>)
 80055c8:	801a      	strh	r2, [r3, #0]



  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80055ca:	bf00      	nop
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	20001110 	.word	0x20001110
 80055d4:	20000adc 	.word	0x20000adc

080055d8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  	cptdoubledonnee+=1;
 80055dc:	4b06      	ldr	r3, [pc, #24]	; (80055f8 <TIM7_IRQHandler+0x20>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	3301      	adds	r3, #1
 80055e2:	4a05      	ldr	r2, [pc, #20]	; (80055f8 <TIM7_IRQHandler+0x20>)
 80055e4:	6013      	str	r3, [r2, #0]
  	enablewrite=1;
 80055e6:	4b05      	ldr	r3, [pc, #20]	; (80055fc <TIM7_IRQHandler+0x24>)
 80055e8:	2201      	movs	r2, #1
 80055ea:	601a      	str	r2, [r3, #0]



  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80055ec:	4804      	ldr	r0, [pc, #16]	; (8005600 <TIM7_IRQHandler+0x28>)
 80055ee:	f007 fc16 	bl	800ce1e <HAL_TIM_IRQHandler>




  /* USER CODE END TIM7_IRQn 1 */
}
 80055f2:	bf00      	nop
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	20000b10 	.word	0x20000b10
 80055fc:	20000b30 	.word	0x20000b30
 8005600:	2000115c 	.word	0x2000115c

08005604 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8005608:	4802      	ldr	r0, [pc, #8]	; (8005614 <USB_IRQHandler+0x10>)
 800560a:	f003 fc2d 	bl	8008e68 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 800560e:	bf00      	nop
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	20002030 	.word	0x20002030

08005618 <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart_rx);
 800561c:	4802      	ldr	r0, [pc, #8]	; (8005628 <DMA2_Channel7_IRQHandler+0x10>)
 800561e:	f002 fb92 	bl	8007d46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 8005622:	bf00      	nop
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	20001304 	.word	0x20001304

0800562c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8005630:	4802      	ldr	r0, [pc, #8]	; (800563c <LPUART1_IRQHandler+0x10>)
 8005632:	f008 f909 	bl	800d848 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8005636:	bf00      	nop
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	200011f4 	.word	0x200011f4

08005640 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005640:	b480      	push	{r7}
 8005642:	af00      	add	r7, sp, #0
  return 1;
 8005644:	2301      	movs	r3, #1
}
 8005646:	4618      	mov	r0, r3
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <_kill>:

int _kill(int pid, int sig)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800565a:	f011 f8cd 	bl	80167f8 <__errno>
 800565e:	4603      	mov	r3, r0
 8005660:	2216      	movs	r2, #22
 8005662:	601a      	str	r2, [r3, #0]
  return -1;
 8005664:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005668:	4618      	mov	r0, r3
 800566a:	3708      	adds	r7, #8
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <_exit>:

void _exit (int status)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b082      	sub	sp, #8
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005678:	f04f 31ff 	mov.w	r1, #4294967295
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f7ff ffe7 	bl	8005650 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005682:	e7fe      	b.n	8005682 <_exit+0x12>

08005684 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b086      	sub	sp, #24
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005690:	2300      	movs	r3, #0
 8005692:	617b      	str	r3, [r7, #20]
 8005694:	e00a      	b.n	80056ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005696:	f3af 8000 	nop.w
 800569a:	4601      	mov	r1, r0
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	1c5a      	adds	r2, r3, #1
 80056a0:	60ba      	str	r2, [r7, #8]
 80056a2:	b2ca      	uxtb	r2, r1
 80056a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	3301      	adds	r3, #1
 80056aa:	617b      	str	r3, [r7, #20]
 80056ac:	697a      	ldr	r2, [r7, #20]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	dbf0      	blt.n	8005696 <_read+0x12>
  }

  return len;
 80056b4:	687b      	ldr	r3, [r7, #4]
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3718      	adds	r7, #24
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}

080056be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80056be:	b580      	push	{r7, lr}
 80056c0:	b086      	sub	sp, #24
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	60f8      	str	r0, [r7, #12]
 80056c6:	60b9      	str	r1, [r7, #8]
 80056c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056ca:	2300      	movs	r3, #0
 80056cc:	617b      	str	r3, [r7, #20]
 80056ce:	e009      	b.n	80056e4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	1c5a      	adds	r2, r3, #1
 80056d4:	60ba      	str	r2, [r7, #8]
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	4618      	mov	r0, r3
 80056da:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	3301      	adds	r3, #1
 80056e2:	617b      	str	r3, [r7, #20]
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	dbf1      	blt.n	80056d0 <_write+0x12>
  }
  return len;
 80056ec:	687b      	ldr	r3, [r7, #4]
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3718      	adds	r7, #24
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <_close>:

int _close(int file)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b083      	sub	sp, #12
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80056fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005702:	4618      	mov	r0, r3
 8005704:	370c      	adds	r7, #12
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr

0800570e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800570e:	b480      	push	{r7}
 8005710:	b083      	sub	sp, #12
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
 8005716:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800571e:	605a      	str	r2, [r3, #4]
  return 0;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	370c      	adds	r7, #12
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr

0800572e <_isatty>:

int _isatty(int file)
{
 800572e:	b480      	push	{r7}
 8005730:	b083      	sub	sp, #12
 8005732:	af00      	add	r7, sp, #0
 8005734:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005736:	2301      	movs	r3, #1
}
 8005738:	4618      	mov	r0, r3
 800573a:	370c      	adds	r7, #12
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005744:	b480      	push	{r7}
 8005746:	b085      	sub	sp, #20
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005750:	2300      	movs	r3, #0
}
 8005752:	4618      	mov	r0, r3
 8005754:	3714      	adds	r7, #20
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
	...

08005760 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b086      	sub	sp, #24
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005768:	4a14      	ldr	r2, [pc, #80]	; (80057bc <_sbrk+0x5c>)
 800576a:	4b15      	ldr	r3, [pc, #84]	; (80057c0 <_sbrk+0x60>)
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005774:	4b13      	ldr	r3, [pc, #76]	; (80057c4 <_sbrk+0x64>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d102      	bne.n	8005782 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800577c:	4b11      	ldr	r3, [pc, #68]	; (80057c4 <_sbrk+0x64>)
 800577e:	4a12      	ldr	r2, [pc, #72]	; (80057c8 <_sbrk+0x68>)
 8005780:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005782:	4b10      	ldr	r3, [pc, #64]	; (80057c4 <_sbrk+0x64>)
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4413      	add	r3, r2
 800578a:	693a      	ldr	r2, [r7, #16]
 800578c:	429a      	cmp	r2, r3
 800578e:	d207      	bcs.n	80057a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005790:	f011 f832 	bl	80167f8 <__errno>
 8005794:	4603      	mov	r3, r0
 8005796:	220c      	movs	r2, #12
 8005798:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800579a:	f04f 33ff 	mov.w	r3, #4294967295
 800579e:	e009      	b.n	80057b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80057a0:	4b08      	ldr	r3, [pc, #32]	; (80057c4 <_sbrk+0x64>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80057a6:	4b07      	ldr	r3, [pc, #28]	; (80057c4 <_sbrk+0x64>)
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4413      	add	r3, r2
 80057ae:	4a05      	ldr	r2, [pc, #20]	; (80057c4 <_sbrk+0x64>)
 80057b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80057b2:	68fb      	ldr	r3, [r7, #12]
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	3718      	adds	r7, #24
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}
 80057bc:	20010000 	.word	0x20010000
 80057c0:	00000400 	.word	0x00000400
 80057c4:	200010c0 	.word	0x200010c0
 80057c8:	20002698 	.word	0x20002698

080057cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80057cc:	b480      	push	{r7}
 80057ce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80057d0:	4b06      	ldr	r3, [pc, #24]	; (80057ec <SystemInit+0x20>)
 80057d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057d6:	4a05      	ldr	r2, [pc, #20]	; (80057ec <SystemInit+0x20>)
 80057d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80057dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80057e0:	bf00      	nop
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr
 80057ea:	bf00      	nop
 80057ec:	e000ed00 	.word	0xe000ed00

080057f0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b088      	sub	sp, #32
 80057f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80057f6:	f107 0310 	add.w	r3, r7, #16
 80057fa:	2200      	movs	r2, #0
 80057fc:	601a      	str	r2, [r3, #0]
 80057fe:	605a      	str	r2, [r3, #4]
 8005800:	609a      	str	r2, [r3, #8]
 8005802:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005804:	1d3b      	adds	r3, r7, #4
 8005806:	2200      	movs	r2, #0
 8005808:	601a      	str	r2, [r3, #0]
 800580a:	605a      	str	r2, [r3, #4]
 800580c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800580e:	4b1e      	ldr	r3, [pc, #120]	; (8005888 <MX_TIM2_Init+0x98>)
 8005810:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005814:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 400-1;
 8005816:	4b1c      	ldr	r3, [pc, #112]	; (8005888 <MX_TIM2_Init+0x98>)
 8005818:	f240 128f 	movw	r2, #399	; 0x18f
 800581c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800581e:	4b1a      	ldr	r3, [pc, #104]	; (8005888 <MX_TIM2_Init+0x98>)
 8005820:	2200      	movs	r2, #0
 8005822:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8005824:	4b18      	ldr	r3, [pc, #96]	; (8005888 <MX_TIM2_Init+0x98>)
 8005826:	f242 720f 	movw	r2, #9999	; 0x270f
 800582a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800582c:	4b16      	ldr	r3, [pc, #88]	; (8005888 <MX_TIM2_Init+0x98>)
 800582e:	2200      	movs	r2, #0
 8005830:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005832:	4b15      	ldr	r3, [pc, #84]	; (8005888 <MX_TIM2_Init+0x98>)
 8005834:	2200      	movs	r2, #0
 8005836:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005838:	4813      	ldr	r0, [pc, #76]	; (8005888 <MX_TIM2_Init+0x98>)
 800583a:	f007 f9c9 	bl	800cbd0 <HAL_TIM_Base_Init>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d001      	beq.n	8005848 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8005844:	f7fc f929 	bl	8001a9a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005848:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800584c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800584e:	f107 0310 	add.w	r3, r7, #16
 8005852:	4619      	mov	r1, r3
 8005854:	480c      	ldr	r0, [pc, #48]	; (8005888 <MX_TIM2_Init+0x98>)
 8005856:	f007 fbe4 	bl	800d022 <HAL_TIM_ConfigClockSource>
 800585a:	4603      	mov	r3, r0
 800585c:	2b00      	cmp	r3, #0
 800585e:	d001      	beq.n	8005864 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8005860:	f7fc f91b 	bl	8001a9a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005864:	2320      	movs	r3, #32
 8005866:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005868:	2300      	movs	r3, #0
 800586a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800586c:	1d3b      	adds	r3, r7, #4
 800586e:	4619      	mov	r1, r3
 8005870:	4805      	ldr	r0, [pc, #20]	; (8005888 <MX_TIM2_Init+0x98>)
 8005872:	f007 fdcf 	bl	800d414 <HAL_TIMEx_MasterConfigSynchronization>
 8005876:	4603      	mov	r3, r0
 8005878:	2b00      	cmp	r3, #0
 800587a:	d001      	beq.n	8005880 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800587c:	f7fc f90d 	bl	8001a9a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005880:	bf00      	nop
 8005882:	3720      	adds	r7, #32
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}
 8005888:	200010c4 	.word	0x200010c4

0800588c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005892:	1d3b      	adds	r3, r7, #4
 8005894:	2200      	movs	r2, #0
 8005896:	601a      	str	r2, [r3, #0]
 8005898:	605a      	str	r2, [r3, #4]
 800589a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800589c:	4b14      	ldr	r3, [pc, #80]	; (80058f0 <MX_TIM6_Init+0x64>)
 800589e:	4a15      	ldr	r2, [pc, #84]	; (80058f4 <MX_TIM6_Init+0x68>)
 80058a0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1999;
 80058a2:	4b13      	ldr	r3, [pc, #76]	; (80058f0 <MX_TIM6_Init+0x64>)
 80058a4:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80058a8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058aa:	4b11      	ldr	r3, [pc, #68]	; (80058f0 <MX_TIM6_Init+0x64>)
 80058ac:	2200      	movs	r2, #0
 80058ae:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 249;
 80058b0:	4b0f      	ldr	r3, [pc, #60]	; (80058f0 <MX_TIM6_Init+0x64>)
 80058b2:	22f9      	movs	r2, #249	; 0xf9
 80058b4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80058b6:	4b0e      	ldr	r3, [pc, #56]	; (80058f0 <MX_TIM6_Init+0x64>)
 80058b8:	2200      	movs	r2, #0
 80058ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80058bc:	480c      	ldr	r0, [pc, #48]	; (80058f0 <MX_TIM6_Init+0x64>)
 80058be:	f007 f987 	bl	800cbd0 <HAL_TIM_Base_Init>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d001      	beq.n	80058cc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80058c8:	f7fc f8e7 	bl	8001a9a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80058cc:	2300      	movs	r3, #0
 80058ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80058d0:	2300      	movs	r3, #0
 80058d2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80058d4:	1d3b      	adds	r3, r7, #4
 80058d6:	4619      	mov	r1, r3
 80058d8:	4805      	ldr	r0, [pc, #20]	; (80058f0 <MX_TIM6_Init+0x64>)
 80058da:	f007 fd9b 	bl	800d414 <HAL_TIMEx_MasterConfigSynchronization>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d001      	beq.n	80058e8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80058e4:	f7fc f8d9 	bl	8001a9a <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80058e8:	bf00      	nop
 80058ea:	3710      	adds	r7, #16
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	20001110 	.word	0x20001110
 80058f4:	40001000 	.word	0x40001000

080058f8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b084      	sub	sp, #16
 80058fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80058fe:	1d3b      	adds	r3, r7, #4
 8005900:	2200      	movs	r2, #0
 8005902:	601a      	str	r2, [r3, #0]
 8005904:	605a      	str	r2, [r3, #4]
 8005906:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005908:	4b15      	ldr	r3, [pc, #84]	; (8005960 <MX_TIM7_Init+0x68>)
 800590a:	4a16      	ldr	r2, [pc, #88]	; (8005964 <MX_TIM7_Init+0x6c>)
 800590c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 20000-1;
 800590e:	4b14      	ldr	r3, [pc, #80]	; (8005960 <MX_TIM7_Init+0x68>)
 8005910:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8005914:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005916:	4b12      	ldr	r3, [pc, #72]	; (8005960 <MX_TIM7_Init+0x68>)
 8005918:	2200      	movs	r2, #0
 800591a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 800591c:	4b10      	ldr	r3, [pc, #64]	; (8005960 <MX_TIM7_Init+0x68>)
 800591e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005922:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005924:	4b0e      	ldr	r3, [pc, #56]	; (8005960 <MX_TIM7_Init+0x68>)
 8005926:	2200      	movs	r2, #0
 8005928:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800592a:	480d      	ldr	r0, [pc, #52]	; (8005960 <MX_TIM7_Init+0x68>)
 800592c:	f007 f950 	bl	800cbd0 <HAL_TIM_Base_Init>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d001      	beq.n	800593a <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8005936:	f7fc f8b0 	bl	8001a9a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800593a:	2300      	movs	r3, #0
 800593c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800593e:	2300      	movs	r3, #0
 8005940:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005942:	1d3b      	adds	r3, r7, #4
 8005944:	4619      	mov	r1, r3
 8005946:	4806      	ldr	r0, [pc, #24]	; (8005960 <MX_TIM7_Init+0x68>)
 8005948:	f007 fd64 	bl	800d414 <HAL_TIMEx_MasterConfigSynchronization>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d001      	beq.n	8005956 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8005952:	f7fc f8a2 	bl	8001a9a <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005956:	bf00      	nop
 8005958:	3710      	adds	r7, #16
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	2000115c 	.word	0x2000115c
 8005964:	40001400 	.word	0x40001400

08005968 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b088      	sub	sp, #32
 800596c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800596e:	f107 0310 	add.w	r3, r7, #16
 8005972:	2200      	movs	r2, #0
 8005974:	601a      	str	r2, [r3, #0]
 8005976:	605a      	str	r2, [r3, #4]
 8005978:	609a      	str	r2, [r3, #8]
 800597a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800597c:	1d3b      	adds	r3, r7, #4
 800597e:	2200      	movs	r2, #0
 8005980:	601a      	str	r2, [r3, #0]
 8005982:	605a      	str	r2, [r3, #4]
 8005984:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8005986:	4b1f      	ldr	r3, [pc, #124]	; (8005a04 <MX_TIM15_Init+0x9c>)
 8005988:	4a1f      	ldr	r2, [pc, #124]	; (8005a08 <MX_TIM15_Init+0xa0>)
 800598a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 39999;
 800598c:	4b1d      	ldr	r3, [pc, #116]	; (8005a04 <MX_TIM15_Init+0x9c>)
 800598e:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8005992:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005994:	4b1b      	ldr	r3, [pc, #108]	; (8005a04 <MX_TIM15_Init+0x9c>)
 8005996:	2200      	movs	r2, #0
 8005998:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 800599a:	4b1a      	ldr	r3, [pc, #104]	; (8005a04 <MX_TIM15_Init+0x9c>)
 800599c:	f240 32e7 	movw	r2, #999	; 0x3e7
 80059a0:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80059a2:	4b18      	ldr	r3, [pc, #96]	; (8005a04 <MX_TIM15_Init+0x9c>)
 80059a4:	2200      	movs	r2, #0
 80059a6:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80059a8:	4b16      	ldr	r3, [pc, #88]	; (8005a04 <MX_TIM15_Init+0x9c>)
 80059aa:	2200      	movs	r2, #0
 80059ac:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80059ae:	4b15      	ldr	r3, [pc, #84]	; (8005a04 <MX_TIM15_Init+0x9c>)
 80059b0:	2200      	movs	r2, #0
 80059b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80059b4:	4813      	ldr	r0, [pc, #76]	; (8005a04 <MX_TIM15_Init+0x9c>)
 80059b6:	f007 f90b 	bl	800cbd0 <HAL_TIM_Base_Init>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d001      	beq.n	80059c4 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 80059c0:	f7fc f86b 	bl	8001a9a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80059c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80059ca:	f107 0310 	add.w	r3, r7, #16
 80059ce:	4619      	mov	r1, r3
 80059d0:	480c      	ldr	r0, [pc, #48]	; (8005a04 <MX_TIM15_Init+0x9c>)
 80059d2:	f007 fb26 	bl	800d022 <HAL_TIM_ConfigClockSource>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d001      	beq.n	80059e0 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 80059dc:	f7fc f85d 	bl	8001a9a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059e0:	2300      	movs	r3, #0
 80059e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059e4:	2300      	movs	r3, #0
 80059e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80059e8:	1d3b      	adds	r3, r7, #4
 80059ea:	4619      	mov	r1, r3
 80059ec:	4805      	ldr	r0, [pc, #20]	; (8005a04 <MX_TIM15_Init+0x9c>)
 80059ee:	f007 fd11 	bl	800d414 <HAL_TIMEx_MasterConfigSynchronization>
 80059f2:	4603      	mov	r3, r0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d001      	beq.n	80059fc <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 80059f8:	f7fc f84f 	bl	8001a9a <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80059fc:	bf00      	nop
 80059fe:	3720      	adds	r7, #32
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}
 8005a04:	200011a8 	.word	0x200011a8
 8005a08:	40014000 	.word	0x40014000

08005a0c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b086      	sub	sp, #24
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a1c:	d10c      	bne.n	8005a38 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005a1e:	4b2f      	ldr	r3, [pc, #188]	; (8005adc <HAL_TIM_Base_MspInit+0xd0>)
 8005a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a22:	4a2e      	ldr	r2, [pc, #184]	; (8005adc <HAL_TIM_Base_MspInit+0xd0>)
 8005a24:	f043 0301 	orr.w	r3, r3, #1
 8005a28:	6593      	str	r3, [r2, #88]	; 0x58
 8005a2a:	4b2c      	ldr	r3, [pc, #176]	; (8005adc <HAL_TIM_Base_MspInit+0xd0>)
 8005a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a2e:	f003 0301 	and.w	r3, r3, #1
 8005a32:	617b      	str	r3, [r7, #20]
 8005a34:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8005a36:	e04c      	b.n	8005ad2 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM6)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a28      	ldr	r2, [pc, #160]	; (8005ae0 <HAL_TIM_Base_MspInit+0xd4>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d114      	bne.n	8005a6c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005a42:	4b26      	ldr	r3, [pc, #152]	; (8005adc <HAL_TIM_Base_MspInit+0xd0>)
 8005a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a46:	4a25      	ldr	r2, [pc, #148]	; (8005adc <HAL_TIM_Base_MspInit+0xd0>)
 8005a48:	f043 0310 	orr.w	r3, r3, #16
 8005a4c:	6593      	str	r3, [r2, #88]	; 0x58
 8005a4e:	4b23      	ldr	r3, [pc, #140]	; (8005adc <HAL_TIM_Base_MspInit+0xd0>)
 8005a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a52:	f003 0310 	and.w	r3, r3, #16
 8005a56:	613b      	str	r3, [r7, #16]
 8005a58:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 4, 0);
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	2104      	movs	r1, #4
 8005a5e:	2036      	movs	r0, #54	; 0x36
 8005a60:	f001 ffa3 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005a64:	2036      	movs	r0, #54	; 0x36
 8005a66:	f001 ffbc 	bl	80079e2 <HAL_NVIC_EnableIRQ>
}
 8005a6a:	e032      	b.n	8005ad2 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM7)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a1c      	ldr	r2, [pc, #112]	; (8005ae4 <HAL_TIM_Base_MspInit+0xd8>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d114      	bne.n	8005aa0 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005a76:	4b19      	ldr	r3, [pc, #100]	; (8005adc <HAL_TIM_Base_MspInit+0xd0>)
 8005a78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a7a:	4a18      	ldr	r2, [pc, #96]	; (8005adc <HAL_TIM_Base_MspInit+0xd0>)
 8005a7c:	f043 0320 	orr.w	r3, r3, #32
 8005a80:	6593      	str	r3, [r2, #88]	; 0x58
 8005a82:	4b16      	ldr	r3, [pc, #88]	; (8005adc <HAL_TIM_Base_MspInit+0xd0>)
 8005a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a86:	f003 0320 	and.w	r3, r3, #32
 8005a8a:	60fb      	str	r3, [r7, #12]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005a8e:	2200      	movs	r2, #0
 8005a90:	2100      	movs	r1, #0
 8005a92:	2037      	movs	r0, #55	; 0x37
 8005a94:	f001 ff89 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005a98:	2037      	movs	r0, #55	; 0x37
 8005a9a:	f001 ffa2 	bl	80079e2 <HAL_NVIC_EnableIRQ>
}
 8005a9e:	e018      	b.n	8005ad2 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM15)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a10      	ldr	r2, [pc, #64]	; (8005ae8 <HAL_TIM_Base_MspInit+0xdc>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d113      	bne.n	8005ad2 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8005aaa:	4b0c      	ldr	r3, [pc, #48]	; (8005adc <HAL_TIM_Base_MspInit+0xd0>)
 8005aac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005aae:	4a0b      	ldr	r2, [pc, #44]	; (8005adc <HAL_TIM_Base_MspInit+0xd0>)
 8005ab0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ab4:	6613      	str	r3, [r2, #96]	; 0x60
 8005ab6:	4b09      	ldr	r3, [pc, #36]	; (8005adc <HAL_TIM_Base_MspInit+0xd0>)
 8005ab8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005aba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005abe:	60bb      	str	r3, [r7, #8]
 8005ac0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	2100      	movs	r1, #0
 8005ac6:	2018      	movs	r0, #24
 8005ac8:	f001 ff6f 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8005acc:	2018      	movs	r0, #24
 8005ace:	f001 ff88 	bl	80079e2 <HAL_NVIC_EnableIRQ>
}
 8005ad2:	bf00      	nop
 8005ad4:	3718      	adds	r7, #24
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	40021000 	.word	0x40021000
 8005ae0:	40001000 	.word	0x40001000
 8005ae4:	40001400 	.word	0x40001400
 8005ae8:	40014000 	.word	0x40014000

08005aec <updatedate>:
  /* USER CODE END TIM15_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void updatedate(void){
 8005aec:	b480      	push	{r7}
 8005aee:	af00      	add	r7, sp, #0

	SEC+=1;
 8005af0:	4b98      	ldr	r3, [pc, #608]	; (8005d54 <updatedate+0x268>)
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	3301      	adds	r3, #1
 8005af6:	b2da      	uxtb	r2, r3
 8005af8:	4b96      	ldr	r3, [pc, #600]	; (8005d54 <updatedate+0x268>)
 8005afa:	701a      	strb	r2, [r3, #0]
	if(SEC>59){
 8005afc:	4b95      	ldr	r3, [pc, #596]	; (8005d54 <updatedate+0x268>)
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	2b3b      	cmp	r3, #59	; 0x3b
 8005b02:	d908      	bls.n	8005b16 <updatedate+0x2a>
		SEC=0;
 8005b04:	4b93      	ldr	r3, [pc, #588]	; (8005d54 <updatedate+0x268>)
 8005b06:	2200      	movs	r2, #0
 8005b08:	701a      	strb	r2, [r3, #0]
		MINUTE+=1;
 8005b0a:	4b93      	ldr	r3, [pc, #588]	; (8005d58 <updatedate+0x26c>)
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	3301      	adds	r3, #1
 8005b10:	b2da      	uxtb	r2, r3
 8005b12:	4b91      	ldr	r3, [pc, #580]	; (8005d58 <updatedate+0x26c>)
 8005b14:	701a      	strb	r2, [r3, #0]
	}

	if(MINUTE>59){
 8005b16:	4b90      	ldr	r3, [pc, #576]	; (8005d58 <updatedate+0x26c>)
 8005b18:	781b      	ldrb	r3, [r3, #0]
 8005b1a:	2b3b      	cmp	r3, #59	; 0x3b
 8005b1c:	d908      	bls.n	8005b30 <updatedate+0x44>

		MINUTE=0;
 8005b1e:	4b8e      	ldr	r3, [pc, #568]	; (8005d58 <updatedate+0x26c>)
 8005b20:	2200      	movs	r2, #0
 8005b22:	701a      	strb	r2, [r3, #0]
		HR+=1;
 8005b24:	4b8d      	ldr	r3, [pc, #564]	; (8005d5c <updatedate+0x270>)
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	3301      	adds	r3, #1
 8005b2a:	b2da      	uxtb	r2, r3
 8005b2c:	4b8b      	ldr	r3, [pc, #556]	; (8005d5c <updatedate+0x270>)
 8005b2e:	701a      	strb	r2, [r3, #0]
	}
	if(HR>=24){
 8005b30:	4b8a      	ldr	r3, [pc, #552]	; (8005d5c <updatedate+0x270>)
 8005b32:	781b      	ldrb	r3, [r3, #0]
 8005b34:	2b17      	cmp	r3, #23
 8005b36:	d908      	bls.n	8005b4a <updatedate+0x5e>
		HR=0;
 8005b38:	4b88      	ldr	r3, [pc, #544]	; (8005d5c <updatedate+0x270>)
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	701a      	strb	r2, [r3, #0]
		JOURS+=1;
 8005b3e:	4b88      	ldr	r3, [pc, #544]	; (8005d60 <updatedate+0x274>)
 8005b40:	781b      	ldrb	r3, [r3, #0]
 8005b42:	3301      	adds	r3, #1
 8005b44:	b2da      	uxtb	r2, r3
 8005b46:	4b86      	ldr	r3, [pc, #536]	; (8005d60 <updatedate+0x274>)
 8005b48:	701a      	strb	r2, [r3, #0]
	}
	switch (mois){
 8005b4a:	4b86      	ldr	r3, [pc, #536]	; (8005d64 <updatedate+0x278>)
 8005b4c:	781b      	ldrb	r3, [r3, #0]
 8005b4e:	2b0b      	cmp	r3, #11
 8005b50:	f200 8137 	bhi.w	8005dc2 <updatedate+0x2d6>
 8005b54:	a201      	add	r2, pc, #4	; (adr r2, 8005b5c <updatedate+0x70>)
 8005b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b5a:	bf00      	nop
 8005b5c:	08005b8d 	.word	0x08005b8d
 8005b60:	08005bb7 	.word	0x08005bb7
 8005b64:	08005be1 	.word	0x08005be1
 8005b68:	08005c0b 	.word	0x08005c0b
 8005b6c:	08005c35 	.word	0x08005c35
 8005b70:	08005c5f 	.word	0x08005c5f
 8005b74:	08005c89 	.word	0x08005c89
 8005b78:	08005cb3 	.word	0x08005cb3
 8005b7c:	08005cdb 	.word	0x08005cdb
 8005b80:	08005d03 	.word	0x08005d03
 8005b84:	08005d2b 	.word	0x08005d2b
 8005b88:	08005d6d 	.word	0x08005d6d

	case JANVIER:
		if(JOURS>31){
 8005b8c:	4b74      	ldr	r3, [pc, #464]	; (8005d60 <updatedate+0x274>)
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	2b1f      	cmp	r3, #31
 8005b92:	f240 80ff 	bls.w	8005d94 <updatedate+0x2a8>
			JOURS=1;
 8005b96:	4b72      	ldr	r3, [pc, #456]	; (8005d60 <updatedate+0x274>)
 8005b98:	2201      	movs	r2, #1
 8005b9a:	701a      	strb	r2, [r3, #0]
			mois++;
 8005b9c:	4b71      	ldr	r3, [pc, #452]	; (8005d64 <updatedate+0x278>)
 8005b9e:	781b      	ldrb	r3, [r3, #0]
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	4b6f      	ldr	r3, [pc, #444]	; (8005d64 <updatedate+0x278>)
 8005ba6:	701a      	strb	r2, [r3, #0]
			MOIS++;
 8005ba8:	4b6f      	ldr	r3, [pc, #444]	; (8005d68 <updatedate+0x27c>)
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	3301      	adds	r3, #1
 8005bae:	b2da      	uxtb	r2, r3
 8005bb0:	4b6d      	ldr	r3, [pc, #436]	; (8005d68 <updatedate+0x27c>)
 8005bb2:	701a      	strb	r2, [r3, #0]
		}

		break;
 8005bb4:	e0ee      	b.n	8005d94 <updatedate+0x2a8>
	case FEVRIER:
		if(JOURS>29){
 8005bb6:	4b6a      	ldr	r3, [pc, #424]	; (8005d60 <updatedate+0x274>)
 8005bb8:	781b      	ldrb	r3, [r3, #0]
 8005bba:	2b1d      	cmp	r3, #29
 8005bbc:	f240 80ec 	bls.w	8005d98 <updatedate+0x2ac>
					JOURS=1;
 8005bc0:	4b67      	ldr	r3, [pc, #412]	; (8005d60 <updatedate+0x274>)
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	701a      	strb	r2, [r3, #0]
					mois++;
 8005bc6:	4b67      	ldr	r3, [pc, #412]	; (8005d64 <updatedate+0x278>)
 8005bc8:	781b      	ldrb	r3, [r3, #0]
 8005bca:	3301      	adds	r3, #1
 8005bcc:	b2da      	uxtb	r2, r3
 8005bce:	4b65      	ldr	r3, [pc, #404]	; (8005d64 <updatedate+0x278>)
 8005bd0:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005bd2:	4b65      	ldr	r3, [pc, #404]	; (8005d68 <updatedate+0x27c>)
 8005bd4:	781b      	ldrb	r3, [r3, #0]
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	b2da      	uxtb	r2, r3
 8005bda:	4b63      	ldr	r3, [pc, #396]	; (8005d68 <updatedate+0x27c>)
 8005bdc:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005bde:	e0db      	b.n	8005d98 <updatedate+0x2ac>
	case MARS:
		if(JOURS>31){
 8005be0:	4b5f      	ldr	r3, [pc, #380]	; (8005d60 <updatedate+0x274>)
 8005be2:	781b      	ldrb	r3, [r3, #0]
 8005be4:	2b1f      	cmp	r3, #31
 8005be6:	f240 80d9 	bls.w	8005d9c <updatedate+0x2b0>
					JOURS=1;
 8005bea:	4b5d      	ldr	r3, [pc, #372]	; (8005d60 <updatedate+0x274>)
 8005bec:	2201      	movs	r2, #1
 8005bee:	701a      	strb	r2, [r3, #0]
					mois++;
 8005bf0:	4b5c      	ldr	r3, [pc, #368]	; (8005d64 <updatedate+0x278>)
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	3301      	adds	r3, #1
 8005bf6:	b2da      	uxtb	r2, r3
 8005bf8:	4b5a      	ldr	r3, [pc, #360]	; (8005d64 <updatedate+0x278>)
 8005bfa:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005bfc:	4b5a      	ldr	r3, [pc, #360]	; (8005d68 <updatedate+0x27c>)
 8005bfe:	781b      	ldrb	r3, [r3, #0]
 8005c00:	3301      	adds	r3, #1
 8005c02:	b2da      	uxtb	r2, r3
 8005c04:	4b58      	ldr	r3, [pc, #352]	; (8005d68 <updatedate+0x27c>)
 8005c06:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005c08:	e0c8      	b.n	8005d9c <updatedate+0x2b0>
	case AVRIL:
		if(JOURS>30){
 8005c0a:	4b55      	ldr	r3, [pc, #340]	; (8005d60 <updatedate+0x274>)
 8005c0c:	781b      	ldrb	r3, [r3, #0]
 8005c0e:	2b1e      	cmp	r3, #30
 8005c10:	f240 80c6 	bls.w	8005da0 <updatedate+0x2b4>
					JOURS=1;
 8005c14:	4b52      	ldr	r3, [pc, #328]	; (8005d60 <updatedate+0x274>)
 8005c16:	2201      	movs	r2, #1
 8005c18:	701a      	strb	r2, [r3, #0]
					mois++;
 8005c1a:	4b52      	ldr	r3, [pc, #328]	; (8005d64 <updatedate+0x278>)
 8005c1c:	781b      	ldrb	r3, [r3, #0]
 8005c1e:	3301      	adds	r3, #1
 8005c20:	b2da      	uxtb	r2, r3
 8005c22:	4b50      	ldr	r3, [pc, #320]	; (8005d64 <updatedate+0x278>)
 8005c24:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005c26:	4b50      	ldr	r3, [pc, #320]	; (8005d68 <updatedate+0x27c>)
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	3301      	adds	r3, #1
 8005c2c:	b2da      	uxtb	r2, r3
 8005c2e:	4b4e      	ldr	r3, [pc, #312]	; (8005d68 <updatedate+0x27c>)
 8005c30:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005c32:	e0b5      	b.n	8005da0 <updatedate+0x2b4>
	case MAI:
		if(JOURS>31){
 8005c34:	4b4a      	ldr	r3, [pc, #296]	; (8005d60 <updatedate+0x274>)
 8005c36:	781b      	ldrb	r3, [r3, #0]
 8005c38:	2b1f      	cmp	r3, #31
 8005c3a:	f240 80b3 	bls.w	8005da4 <updatedate+0x2b8>
					JOURS=1;
 8005c3e:	4b48      	ldr	r3, [pc, #288]	; (8005d60 <updatedate+0x274>)
 8005c40:	2201      	movs	r2, #1
 8005c42:	701a      	strb	r2, [r3, #0]
					mois++;
 8005c44:	4b47      	ldr	r3, [pc, #284]	; (8005d64 <updatedate+0x278>)
 8005c46:	781b      	ldrb	r3, [r3, #0]
 8005c48:	3301      	adds	r3, #1
 8005c4a:	b2da      	uxtb	r2, r3
 8005c4c:	4b45      	ldr	r3, [pc, #276]	; (8005d64 <updatedate+0x278>)
 8005c4e:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005c50:	4b45      	ldr	r3, [pc, #276]	; (8005d68 <updatedate+0x27c>)
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	3301      	adds	r3, #1
 8005c56:	b2da      	uxtb	r2, r3
 8005c58:	4b43      	ldr	r3, [pc, #268]	; (8005d68 <updatedate+0x27c>)
 8005c5a:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005c5c:	e0a2      	b.n	8005da4 <updatedate+0x2b8>
	case JUIN:
		if(JOURS>30){
 8005c5e:	4b40      	ldr	r3, [pc, #256]	; (8005d60 <updatedate+0x274>)
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	2b1e      	cmp	r3, #30
 8005c64:	f240 80a0 	bls.w	8005da8 <updatedate+0x2bc>
					JOURS=1;
 8005c68:	4b3d      	ldr	r3, [pc, #244]	; (8005d60 <updatedate+0x274>)
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	701a      	strb	r2, [r3, #0]
					mois++;
 8005c6e:	4b3d      	ldr	r3, [pc, #244]	; (8005d64 <updatedate+0x278>)
 8005c70:	781b      	ldrb	r3, [r3, #0]
 8005c72:	3301      	adds	r3, #1
 8005c74:	b2da      	uxtb	r2, r3
 8005c76:	4b3b      	ldr	r3, [pc, #236]	; (8005d64 <updatedate+0x278>)
 8005c78:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005c7a:	4b3b      	ldr	r3, [pc, #236]	; (8005d68 <updatedate+0x27c>)
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	3301      	adds	r3, #1
 8005c80:	b2da      	uxtb	r2, r3
 8005c82:	4b39      	ldr	r3, [pc, #228]	; (8005d68 <updatedate+0x27c>)
 8005c84:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005c86:	e08f      	b.n	8005da8 <updatedate+0x2bc>
	case JUILLET:
		if(JOURS>31){
 8005c88:	4b35      	ldr	r3, [pc, #212]	; (8005d60 <updatedate+0x274>)
 8005c8a:	781b      	ldrb	r3, [r3, #0]
 8005c8c:	2b1f      	cmp	r3, #31
 8005c8e:	f240 808d 	bls.w	8005dac <updatedate+0x2c0>
					JOURS=1;
 8005c92:	4b33      	ldr	r3, [pc, #204]	; (8005d60 <updatedate+0x274>)
 8005c94:	2201      	movs	r2, #1
 8005c96:	701a      	strb	r2, [r3, #0]
					mois++;
 8005c98:	4b32      	ldr	r3, [pc, #200]	; (8005d64 <updatedate+0x278>)
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	b2da      	uxtb	r2, r3
 8005ca0:	4b30      	ldr	r3, [pc, #192]	; (8005d64 <updatedate+0x278>)
 8005ca2:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005ca4:	4b30      	ldr	r3, [pc, #192]	; (8005d68 <updatedate+0x27c>)
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	b2da      	uxtb	r2, r3
 8005cac:	4b2e      	ldr	r3, [pc, #184]	; (8005d68 <updatedate+0x27c>)
 8005cae:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005cb0:	e07c      	b.n	8005dac <updatedate+0x2c0>
	case AOUT:
		if(JOURS>31){
 8005cb2:	4b2b      	ldr	r3, [pc, #172]	; (8005d60 <updatedate+0x274>)
 8005cb4:	781b      	ldrb	r3, [r3, #0]
 8005cb6:	2b1f      	cmp	r3, #31
 8005cb8:	d97a      	bls.n	8005db0 <updatedate+0x2c4>
					JOURS=1;
 8005cba:	4b29      	ldr	r3, [pc, #164]	; (8005d60 <updatedate+0x274>)
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	701a      	strb	r2, [r3, #0]
					mois++;
 8005cc0:	4b28      	ldr	r3, [pc, #160]	; (8005d64 <updatedate+0x278>)
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	3301      	adds	r3, #1
 8005cc6:	b2da      	uxtb	r2, r3
 8005cc8:	4b26      	ldr	r3, [pc, #152]	; (8005d64 <updatedate+0x278>)
 8005cca:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005ccc:	4b26      	ldr	r3, [pc, #152]	; (8005d68 <updatedate+0x27c>)
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	b2da      	uxtb	r2, r3
 8005cd4:	4b24      	ldr	r3, [pc, #144]	; (8005d68 <updatedate+0x27c>)
 8005cd6:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005cd8:	e06a      	b.n	8005db0 <updatedate+0x2c4>
	case SEPTEMBRE:
		if(JOURS>30){
 8005cda:	4b21      	ldr	r3, [pc, #132]	; (8005d60 <updatedate+0x274>)
 8005cdc:	781b      	ldrb	r3, [r3, #0]
 8005cde:	2b1e      	cmp	r3, #30
 8005ce0:	d968      	bls.n	8005db4 <updatedate+0x2c8>
					JOURS=1;
 8005ce2:	4b1f      	ldr	r3, [pc, #124]	; (8005d60 <updatedate+0x274>)
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	701a      	strb	r2, [r3, #0]
					mois++;
 8005ce8:	4b1e      	ldr	r3, [pc, #120]	; (8005d64 <updatedate+0x278>)
 8005cea:	781b      	ldrb	r3, [r3, #0]
 8005cec:	3301      	adds	r3, #1
 8005cee:	b2da      	uxtb	r2, r3
 8005cf0:	4b1c      	ldr	r3, [pc, #112]	; (8005d64 <updatedate+0x278>)
 8005cf2:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005cf4:	4b1c      	ldr	r3, [pc, #112]	; (8005d68 <updatedate+0x27c>)
 8005cf6:	781b      	ldrb	r3, [r3, #0]
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	b2da      	uxtb	r2, r3
 8005cfc:	4b1a      	ldr	r3, [pc, #104]	; (8005d68 <updatedate+0x27c>)
 8005cfe:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005d00:	e058      	b.n	8005db4 <updatedate+0x2c8>
	case OCTOBRE:
		if(JOURS>31){
 8005d02:	4b17      	ldr	r3, [pc, #92]	; (8005d60 <updatedate+0x274>)
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	2b1f      	cmp	r3, #31
 8005d08:	d956      	bls.n	8005db8 <updatedate+0x2cc>
					JOURS=1;
 8005d0a:	4b15      	ldr	r3, [pc, #84]	; (8005d60 <updatedate+0x274>)
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	701a      	strb	r2, [r3, #0]
					mois++;
 8005d10:	4b14      	ldr	r3, [pc, #80]	; (8005d64 <updatedate+0x278>)
 8005d12:	781b      	ldrb	r3, [r3, #0]
 8005d14:	3301      	adds	r3, #1
 8005d16:	b2da      	uxtb	r2, r3
 8005d18:	4b12      	ldr	r3, [pc, #72]	; (8005d64 <updatedate+0x278>)
 8005d1a:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005d1c:	4b12      	ldr	r3, [pc, #72]	; (8005d68 <updatedate+0x27c>)
 8005d1e:	781b      	ldrb	r3, [r3, #0]
 8005d20:	3301      	adds	r3, #1
 8005d22:	b2da      	uxtb	r2, r3
 8005d24:	4b10      	ldr	r3, [pc, #64]	; (8005d68 <updatedate+0x27c>)
 8005d26:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005d28:	e046      	b.n	8005db8 <updatedate+0x2cc>
	case NOVEMBRE:
		if(JOURS>30){
 8005d2a:	4b0d      	ldr	r3, [pc, #52]	; (8005d60 <updatedate+0x274>)
 8005d2c:	781b      	ldrb	r3, [r3, #0]
 8005d2e:	2b1e      	cmp	r3, #30
 8005d30:	d944      	bls.n	8005dbc <updatedate+0x2d0>
					JOURS=1;
 8005d32:	4b0b      	ldr	r3, [pc, #44]	; (8005d60 <updatedate+0x274>)
 8005d34:	2201      	movs	r2, #1
 8005d36:	701a      	strb	r2, [r3, #0]
					mois++;
 8005d38:	4b0a      	ldr	r3, [pc, #40]	; (8005d64 <updatedate+0x278>)
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	3301      	adds	r3, #1
 8005d3e:	b2da      	uxtb	r2, r3
 8005d40:	4b08      	ldr	r3, [pc, #32]	; (8005d64 <updatedate+0x278>)
 8005d42:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005d44:	4b08      	ldr	r3, [pc, #32]	; (8005d68 <updatedate+0x27c>)
 8005d46:	781b      	ldrb	r3, [r3, #0]
 8005d48:	3301      	adds	r3, #1
 8005d4a:	b2da      	uxtb	r2, r3
 8005d4c:	4b06      	ldr	r3, [pc, #24]	; (8005d68 <updatedate+0x27c>)
 8005d4e:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005d50:	e034      	b.n	8005dbc <updatedate+0x2d0>
 8005d52:	bf00      	nop
 8005d54:	20000b34 	.word	0x20000b34
 8005d58:	20000b36 	.word	0x20000b36
 8005d5c:	20000b35 	.word	0x20000b35
 8005d60:	20000008 	.word	0x20000008
 8005d64:	20000b37 	.word	0x20000b37
 8005d68:	20000009 	.word	0x20000009
	case DECEMBRE:
		if(JOURS>31){
 8005d6c:	4b1f      	ldr	r3, [pc, #124]	; (8005dec <updatedate+0x300>)
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	2b1f      	cmp	r3, #31
 8005d72:	d925      	bls.n	8005dc0 <updatedate+0x2d4>
					JOURS=1;
 8005d74:	4b1d      	ldr	r3, [pc, #116]	; (8005dec <updatedate+0x300>)
 8005d76:	2201      	movs	r2, #1
 8005d78:	701a      	strb	r2, [r3, #0]
					mois++;
 8005d7a:	4b1d      	ldr	r3, [pc, #116]	; (8005df0 <updatedate+0x304>)
 8005d7c:	781b      	ldrb	r3, [r3, #0]
 8005d7e:	3301      	adds	r3, #1
 8005d80:	b2da      	uxtb	r2, r3
 8005d82:	4b1b      	ldr	r3, [pc, #108]	; (8005df0 <updatedate+0x304>)
 8005d84:	701a      	strb	r2, [r3, #0]
					MOIS++;
 8005d86:	4b1b      	ldr	r3, [pc, #108]	; (8005df4 <updatedate+0x308>)
 8005d88:	781b      	ldrb	r3, [r3, #0]
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	b2da      	uxtb	r2, r3
 8005d8e:	4b19      	ldr	r3, [pc, #100]	; (8005df4 <updatedate+0x308>)
 8005d90:	701a      	strb	r2, [r3, #0]
				}
		break;
 8005d92:	e015      	b.n	8005dc0 <updatedate+0x2d4>
		break;
 8005d94:	bf00      	nop
 8005d96:	e014      	b.n	8005dc2 <updatedate+0x2d6>
		break;
 8005d98:	bf00      	nop
 8005d9a:	e012      	b.n	8005dc2 <updatedate+0x2d6>
		break;
 8005d9c:	bf00      	nop
 8005d9e:	e010      	b.n	8005dc2 <updatedate+0x2d6>
		break;
 8005da0:	bf00      	nop
 8005da2:	e00e      	b.n	8005dc2 <updatedate+0x2d6>
		break;
 8005da4:	bf00      	nop
 8005da6:	e00c      	b.n	8005dc2 <updatedate+0x2d6>
		break;
 8005da8:	bf00      	nop
 8005daa:	e00a      	b.n	8005dc2 <updatedate+0x2d6>
		break;
 8005dac:	bf00      	nop
 8005dae:	e008      	b.n	8005dc2 <updatedate+0x2d6>
		break;
 8005db0:	bf00      	nop
 8005db2:	e006      	b.n	8005dc2 <updatedate+0x2d6>
		break;
 8005db4:	bf00      	nop
 8005db6:	e004      	b.n	8005dc2 <updatedate+0x2d6>
		break;
 8005db8:	bf00      	nop
 8005dba:	e002      	b.n	8005dc2 <updatedate+0x2d6>
		break;
 8005dbc:	bf00      	nop
 8005dbe:	e000      	b.n	8005dc2 <updatedate+0x2d6>
		break;
 8005dc0:	bf00      	nop

	}

	if(MOIS>12){
 8005dc2:	4b0c      	ldr	r3, [pc, #48]	; (8005df4 <updatedate+0x308>)
 8005dc4:	781b      	ldrb	r3, [r3, #0]
 8005dc6:	2b0c      	cmp	r3, #12
 8005dc8:	d90b      	bls.n	8005de2 <updatedate+0x2f6>
		mois=JANVIER;
 8005dca:	4b09      	ldr	r3, [pc, #36]	; (8005df0 <updatedate+0x304>)
 8005dcc:	2200      	movs	r2, #0
 8005dce:	701a      	strb	r2, [r3, #0]
		MOIS=1;
 8005dd0:	4b08      	ldr	r3, [pc, #32]	; (8005df4 <updatedate+0x308>)
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	701a      	strb	r2, [r3, #0]
		ANNEE++;
 8005dd6:	4b08      	ldr	r3, [pc, #32]	; (8005df8 <updatedate+0x30c>)
 8005dd8:	881b      	ldrh	r3, [r3, #0]
 8005dda:	3301      	adds	r3, #1
 8005ddc:	b29a      	uxth	r2, r3
 8005dde:	4b06      	ldr	r3, [pc, #24]	; (8005df8 <updatedate+0x30c>)
 8005de0:	801a      	strh	r2, [r3, #0]
	}
}
 8005de2:	bf00      	nop
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr
 8005dec:	20000008 	.word	0x20000008
 8005df0:	20000b37 	.word	0x20000b37
 8005df4:	20000009 	.word	0x20000009
 8005df8:	2000000a 	.word	0x2000000a

08005dfc <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8005e00:	4b12      	ldr	r3, [pc, #72]	; (8005e4c <MX_LPUART1_UART_Init+0x50>)
 8005e02:	4a13      	ldr	r2, [pc, #76]	; (8005e50 <MX_LPUART1_UART_Init+0x54>)
 8005e04:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8005e06:	4b11      	ldr	r3, [pc, #68]	; (8005e4c <MX_LPUART1_UART_Init+0x50>)
 8005e08:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8005e0c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005e0e:	4b0f      	ldr	r3, [pc, #60]	; (8005e4c <MX_LPUART1_UART_Init+0x50>)
 8005e10:	2200      	movs	r2, #0
 8005e12:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8005e14:	4b0d      	ldr	r3, [pc, #52]	; (8005e4c <MX_LPUART1_UART_Init+0x50>)
 8005e16:	2200      	movs	r2, #0
 8005e18:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8005e1a:	4b0c      	ldr	r3, [pc, #48]	; (8005e4c <MX_LPUART1_UART_Init+0x50>)
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005e20:	4b0a      	ldr	r3, [pc, #40]	; (8005e4c <MX_LPUART1_UART_Init+0x50>)
 8005e22:	220c      	movs	r2, #12
 8005e24:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e26:	4b09      	ldr	r3, [pc, #36]	; (8005e4c <MX_LPUART1_UART_Init+0x50>)
 8005e28:	2200      	movs	r2, #0
 8005e2a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005e2c:	4b07      	ldr	r3, [pc, #28]	; (8005e4c <MX_LPUART1_UART_Init+0x50>)
 8005e2e:	2200      	movs	r2, #0
 8005e30:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005e32:	4b06      	ldr	r3, [pc, #24]	; (8005e4c <MX_LPUART1_UART_Init+0x50>)
 8005e34:	2200      	movs	r2, #0
 8005e36:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8005e38:	4804      	ldr	r0, [pc, #16]	; (8005e4c <MX_LPUART1_UART_Init+0x50>)
 8005e3a:	f007 fb6f 	bl	800d51c <HAL_UART_Init>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d001      	beq.n	8005e48 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8005e44:	f7fb fe29 	bl	8001a9a <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8005e48:	bf00      	nop
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	200011f4 	.word	0x200011f4
 8005e50:	40008000 	.word	0x40008000

08005e54 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005e58:	4b14      	ldr	r3, [pc, #80]	; (8005eac <MX_USART1_UART_Init+0x58>)
 8005e5a:	4a15      	ldr	r2, [pc, #84]	; (8005eb0 <MX_USART1_UART_Init+0x5c>)
 8005e5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005e5e:	4b13      	ldr	r3, [pc, #76]	; (8005eac <MX_USART1_UART_Init+0x58>)
 8005e60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005e64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005e66:	4b11      	ldr	r3, [pc, #68]	; (8005eac <MX_USART1_UART_Init+0x58>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005e6c:	4b0f      	ldr	r3, [pc, #60]	; (8005eac <MX_USART1_UART_Init+0x58>)
 8005e6e:	2200      	movs	r2, #0
 8005e70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005e72:	4b0e      	ldr	r3, [pc, #56]	; (8005eac <MX_USART1_UART_Init+0x58>)
 8005e74:	2200      	movs	r2, #0
 8005e76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005e78:	4b0c      	ldr	r3, [pc, #48]	; (8005eac <MX_USART1_UART_Init+0x58>)
 8005e7a:	220c      	movs	r2, #12
 8005e7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e7e:	4b0b      	ldr	r3, [pc, #44]	; (8005eac <MX_USART1_UART_Init+0x58>)
 8005e80:	2200      	movs	r2, #0
 8005e82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005e84:	4b09      	ldr	r3, [pc, #36]	; (8005eac <MX_USART1_UART_Init+0x58>)
 8005e86:	2200      	movs	r2, #0
 8005e88:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005e8a:	4b08      	ldr	r3, [pc, #32]	; (8005eac <MX_USART1_UART_Init+0x58>)
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005e90:	4b06      	ldr	r3, [pc, #24]	; (8005eac <MX_USART1_UART_Init+0x58>)
 8005e92:	2200      	movs	r2, #0
 8005e94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005e96:	4805      	ldr	r0, [pc, #20]	; (8005eac <MX_USART1_UART_Init+0x58>)
 8005e98:	f007 fb40 	bl	800d51c <HAL_UART_Init>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d001      	beq.n	8005ea6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8005ea2:	f7fb fdfa 	bl	8001a9a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005ea6:	bf00      	nop
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	2000127c 	.word	0x2000127c
 8005eb0:	40013800 	.word	0x40013800

08005eb4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b0a0      	sub	sp, #128	; 0x80
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ebc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	601a      	str	r2, [r3, #0]
 8005ec4:	605a      	str	r2, [r3, #4]
 8005ec6:	609a      	str	r2, [r3, #8]
 8005ec8:	60da      	str	r2, [r3, #12]
 8005eca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005ecc:	f107 0318 	add.w	r3, r7, #24
 8005ed0:	2254      	movs	r2, #84	; 0x54
 8005ed2:	2100      	movs	r1, #0
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f010 fba8 	bl	801662a <memset>
  if(uartHandle->Instance==LPUART1)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a55      	ldr	r2, [pc, #340]	; (8006034 <HAL_UART_MspInit+0x180>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d168      	bne.n	8005fb6 <HAL_UART_MspInit+0x102>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8005ee4:	2320      	movs	r3, #32
 8005ee6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005eec:	f107 0318 	add.w	r3, r7, #24
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f005 fabb 	bl	800b46c <HAL_RCCEx_PeriphCLKConfig>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d001      	beq.n	8005f00 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005efc:	f7fb fdcd 	bl	8001a9a <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005f00:	4b4d      	ldr	r3, [pc, #308]	; (8006038 <HAL_UART_MspInit+0x184>)
 8005f02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f04:	4a4c      	ldr	r2, [pc, #304]	; (8006038 <HAL_UART_MspInit+0x184>)
 8005f06:	f043 0301 	orr.w	r3, r3, #1
 8005f0a:	65d3      	str	r3, [r2, #92]	; 0x5c
 8005f0c:	4b4a      	ldr	r3, [pc, #296]	; (8006038 <HAL_UART_MspInit+0x184>)
 8005f0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f10:	f003 0301 	and.w	r3, r3, #1
 8005f14:	617b      	str	r3, [r7, #20]
 8005f16:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f18:	4b47      	ldr	r3, [pc, #284]	; (8006038 <HAL_UART_MspInit+0x184>)
 8005f1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f1c:	4a46      	ldr	r2, [pc, #280]	; (8006038 <HAL_UART_MspInit+0x184>)
 8005f1e:	f043 0301 	orr.w	r3, r3, #1
 8005f22:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f24:	4b44      	ldr	r3, [pc, #272]	; (8006038 <HAL_UART_MspInit+0x184>)
 8005f26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f28:	f003 0301 	and.w	r3, r3, #1
 8005f2c:	613b      	str	r3, [r7, #16]
 8005f2e:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005f30:	230c      	movs	r3, #12
 8005f32:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f34:	2302      	movs	r3, #2
 8005f36:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8005f40:	2308      	movs	r3, #8
 8005f42:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f44:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005f48:	4619      	mov	r1, r3
 8005f4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005f4e:	f001 ffe5 	bl	8007f1c <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART_RX Init */
    hdma_lpuart_rx.Instance = DMA2_Channel7;
 8005f52:	4b3a      	ldr	r3, [pc, #232]	; (800603c <HAL_UART_MspInit+0x188>)
 8005f54:	4a3a      	ldr	r2, [pc, #232]	; (8006040 <HAL_UART_MspInit+0x18c>)
 8005f56:	601a      	str	r2, [r3, #0]
    hdma_lpuart_rx.Init.Request = DMA_REQUEST_4;
 8005f58:	4b38      	ldr	r3, [pc, #224]	; (800603c <HAL_UART_MspInit+0x188>)
 8005f5a:	2204      	movs	r2, #4
 8005f5c:	605a      	str	r2, [r3, #4]
    hdma_lpuart_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005f5e:	4b37      	ldr	r3, [pc, #220]	; (800603c <HAL_UART_MspInit+0x188>)
 8005f60:	2200      	movs	r2, #0
 8005f62:	609a      	str	r2, [r3, #8]
    hdma_lpuart_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f64:	4b35      	ldr	r3, [pc, #212]	; (800603c <HAL_UART_MspInit+0x188>)
 8005f66:	2200      	movs	r2, #0
 8005f68:	60da      	str	r2, [r3, #12]
    hdma_lpuart_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005f6a:	4b34      	ldr	r3, [pc, #208]	; (800603c <HAL_UART_MspInit+0x188>)
 8005f6c:	2280      	movs	r2, #128	; 0x80
 8005f6e:	611a      	str	r2, [r3, #16]
    hdma_lpuart_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005f70:	4b32      	ldr	r3, [pc, #200]	; (800603c <HAL_UART_MspInit+0x188>)
 8005f72:	2200      	movs	r2, #0
 8005f74:	615a      	str	r2, [r3, #20]
    hdma_lpuart_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005f76:	4b31      	ldr	r3, [pc, #196]	; (800603c <HAL_UART_MspInit+0x188>)
 8005f78:	2200      	movs	r2, #0
 8005f7a:	619a      	str	r2, [r3, #24]
    hdma_lpuart_rx.Init.Mode = DMA_NORMAL;
 8005f7c:	4b2f      	ldr	r3, [pc, #188]	; (800603c <HAL_UART_MspInit+0x188>)
 8005f7e:	2200      	movs	r2, #0
 8005f80:	61da      	str	r2, [r3, #28]
    hdma_lpuart_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005f82:	4b2e      	ldr	r3, [pc, #184]	; (800603c <HAL_UART_MspInit+0x188>)
 8005f84:	2200      	movs	r2, #0
 8005f86:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart_rx) != HAL_OK)
 8005f88:	482c      	ldr	r0, [pc, #176]	; (800603c <HAL_UART_MspInit+0x188>)
 8005f8a:	f001 fd45 	bl	8007a18 <HAL_DMA_Init>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d001      	beq.n	8005f98 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 8005f94:	f7fb fd81 	bl	8001a9a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart_rx);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a28      	ldr	r2, [pc, #160]	; (800603c <HAL_UART_MspInit+0x188>)
 8005f9c:	675a      	str	r2, [r3, #116]	; 0x74
 8005f9e:	4a27      	ldr	r2, [pc, #156]	; (800603c <HAL_UART_MspInit+0x188>)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	2100      	movs	r1, #0
 8005fa8:	2046      	movs	r0, #70	; 0x46
 8005faa:	f001 fcfe 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8005fae:	2046      	movs	r0, #70	; 0x46
 8005fb0:	f001 fd17 	bl	80079e2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8005fb4:	e03a      	b.n	800602c <HAL_UART_MspInit+0x178>
  else if(uartHandle->Instance==USART1)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a22      	ldr	r2, [pc, #136]	; (8006044 <HAL_UART_MspInit+0x190>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d135      	bne.n	800602c <HAL_UART_MspInit+0x178>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005fc8:	f107 0318 	add.w	r3, r7, #24
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f005 fa4d 	bl	800b46c <HAL_RCCEx_PeriphCLKConfig>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d001      	beq.n	8005fdc <HAL_UART_MspInit+0x128>
      Error_Handler();
 8005fd8:	f7fb fd5f 	bl	8001a9a <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005fdc:	4b16      	ldr	r3, [pc, #88]	; (8006038 <HAL_UART_MspInit+0x184>)
 8005fde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fe0:	4a15      	ldr	r2, [pc, #84]	; (8006038 <HAL_UART_MspInit+0x184>)
 8005fe2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005fe6:	6613      	str	r3, [r2, #96]	; 0x60
 8005fe8:	4b13      	ldr	r3, [pc, #76]	; (8006038 <HAL_UART_MspInit+0x184>)
 8005fea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ff0:	60fb      	str	r3, [r7, #12]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ff4:	4b10      	ldr	r3, [pc, #64]	; (8006038 <HAL_UART_MspInit+0x184>)
 8005ff6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ff8:	4a0f      	ldr	r2, [pc, #60]	; (8006038 <HAL_UART_MspInit+0x184>)
 8005ffa:	f043 0302 	orr.w	r3, r3, #2
 8005ffe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006000:	4b0d      	ldr	r3, [pc, #52]	; (8006038 <HAL_UART_MspInit+0x184>)
 8006002:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006004:	f003 0302 	and.w	r3, r3, #2
 8006008:	60bb      	str	r3, [r7, #8]
 800600a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800600c:	23c0      	movs	r3, #192	; 0xc0
 800600e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006010:	2302      	movs	r3, #2
 8006012:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006014:	2300      	movs	r3, #0
 8006016:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006018:	2303      	movs	r3, #3
 800601a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800601c:	2307      	movs	r3, #7
 800601e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006020:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006024:	4619      	mov	r1, r3
 8006026:	4808      	ldr	r0, [pc, #32]	; (8006048 <HAL_UART_MspInit+0x194>)
 8006028:	f001 ff78 	bl	8007f1c <HAL_GPIO_Init>
}
 800602c:	bf00      	nop
 800602e:	3780      	adds	r7, #128	; 0x80
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}
 8006034:	40008000 	.word	0x40008000
 8006038:	40021000 	.word	0x40021000
 800603c:	20001304 	.word	0x20001304
 8006040:	40020480 	.word	0x40020480
 8006044:	40013800 	.word	0x40013800
 8006048:	48000400 	.word	0x48000400

0800604c <HAL_UART_RxCpltCallback>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800604c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800604e:	b085      	sub	sp, #20
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
	oldPos = newPos; //keep track of the last position in the buffer
 8006054:	4b30      	ldr	r3, [pc, #192]	; (8006118 <HAL_UART_RxCpltCallback+0xcc>)
 8006056:	881a      	ldrh	r2, [r3, #0]
 8006058:	4b30      	ldr	r3, [pc, #192]	; (800611c <HAL_UART_RxCpltCallback+0xd0>)
 800605a:	801a      	strh	r2, [r3, #0]
			if(oldPos + 64 > DataBuffer_SIZE){ //if the buffer is full, parse it, then reset the buffer
 800605c:	4b2f      	ldr	r3, [pc, #188]	; (800611c <HAL_UART_RxCpltCallback+0xd0>)
 800605e:	881b      	ldrh	r3, [r3, #0]
 8006060:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8006064:	d922      	bls.n	80060ac <HAL_UART_RxCpltCallback+0x60>

				uint16_t datatocopy = DataBuffer_SIZE-oldPos;  // find out how much space is left in the main buffer
 8006066:	4b2d      	ldr	r3, [pc, #180]	; (800611c <HAL_UART_RxCpltCallback+0xd0>)
 8006068:	881b      	ldrh	r3, [r3, #0]
 800606a:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800606e:	81fb      	strh	r3, [r7, #14]
				memcpy ((uint8_t *)DataBuffer+oldPos, RxBuffer, datatocopy);  // copy data in that remaining space
 8006070:	4b2a      	ldr	r3, [pc, #168]	; (800611c <HAL_UART_RxCpltCallback+0xd0>)
 8006072:	881b      	ldrh	r3, [r3, #0]
 8006074:	461a      	mov	r2, r3
 8006076:	4b2a      	ldr	r3, [pc, #168]	; (8006120 <HAL_UART_RxCpltCallback+0xd4>)
 8006078:	4413      	add	r3, r2
 800607a:	89fa      	ldrh	r2, [r7, #14]
 800607c:	4929      	ldr	r1, [pc, #164]	; (8006124 <HAL_UART_RxCpltCallback+0xd8>)
 800607e:	4618      	mov	r0, r3
 8006080:	f010 fbef 	bl	8016862 <memcpy>

				oldPos = 0;  // point to the start of the buffer
 8006084:	4b25      	ldr	r3, [pc, #148]	; (800611c <HAL_UART_RxCpltCallback+0xd0>)
 8006086:	2200      	movs	r2, #0
 8006088:	801a      	strh	r2, [r3, #0]
				memcpy ((uint8_t *)DataBuffer, (uint8_t *)RxBuffer+datatocopy, (64-datatocopy));  // copy the remaining data
 800608a:	89fb      	ldrh	r3, [r7, #14]
 800608c:	4a25      	ldr	r2, [pc, #148]	; (8006124 <HAL_UART_RxCpltCallback+0xd8>)
 800608e:	1899      	adds	r1, r3, r2
 8006090:	89fb      	ldrh	r3, [r7, #14]
 8006092:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006096:	461a      	mov	r2, r3
 8006098:	4821      	ldr	r0, [pc, #132]	; (8006120 <HAL_UART_RxCpltCallback+0xd4>)
 800609a:	f010 fbe2 	bl	8016862 <memcpy>
				newPos = (64-datatocopy);  // update the position
 800609e:	89fb      	ldrh	r3, [r7, #14]
 80060a0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80060a4:	b29a      	uxth	r2, r3
 80060a6:	4b1c      	ldr	r3, [pc, #112]	; (8006118 <HAL_UART_RxCpltCallback+0xcc>)
 80060a8:	801a      	strh	r2, [r3, #0]
 80060aa:	e01e      	b.n	80060ea <HAL_UART_RxCpltCallback+0x9e>
			}
			else{
				memcpy((uint8_t *)DataBuffer+oldPos, RxBuffer, 64); //copy received data to the buffer
 80060ac:	4b1b      	ldr	r3, [pc, #108]	; (800611c <HAL_UART_RxCpltCallback+0xd0>)
 80060ae:	881b      	ldrh	r3, [r3, #0]
 80060b0:	461a      	mov	r2, r3
 80060b2:	4b1b      	ldr	r3, [pc, #108]	; (8006120 <HAL_UART_RxCpltCallback+0xd4>)
 80060b4:	441a      	add	r2, r3
 80060b6:	4b1b      	ldr	r3, [pc, #108]	; (8006124 <HAL_UART_RxCpltCallback+0xd8>)
 80060b8:	4610      	mov	r0, r2
 80060ba:	f103 0440 	add.w	r4, r3, #64	; 0x40
 80060be:	4602      	mov	r2, r0
 80060c0:	4619      	mov	r1, r3
 80060c2:	f8d1 c000 	ldr.w	ip, [r1]
 80060c6:	684e      	ldr	r6, [r1, #4]
 80060c8:	688d      	ldr	r5, [r1, #8]
 80060ca:	68c9      	ldr	r1, [r1, #12]
 80060cc:	f8c2 c000 	str.w	ip, [r2]
 80060d0:	6056      	str	r6, [r2, #4]
 80060d2:	6095      	str	r5, [r2, #8]
 80060d4:	60d1      	str	r1, [r2, #12]
 80060d6:	3310      	adds	r3, #16
 80060d8:	3010      	adds	r0, #16
 80060da:	42a3      	cmp	r3, r4
 80060dc:	d1ef      	bne.n	80060be <HAL_UART_RxCpltCallback+0x72>
				newPos = 64+oldPos; //update buffer position
 80060de:	4b0f      	ldr	r3, [pc, #60]	; (800611c <HAL_UART_RxCpltCallback+0xd0>)
 80060e0:	881b      	ldrh	r3, [r3, #0]
 80060e2:	3340      	adds	r3, #64	; 0x40
 80060e4:	b29a      	uxth	r2, r3
 80060e6:	4b0c      	ldr	r3, [pc, #48]	; (8006118 <HAL_UART_RxCpltCallback+0xcc>)
 80060e8:	801a      	strh	r2, [r3, #0]

			}
			HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);//on recoit par dma à nouveau 64 caractères
 80060ea:	2240      	movs	r2, #64	; 0x40
 80060ec:	490d      	ldr	r1, [pc, #52]	; (8006124 <HAL_UART_RxCpltCallback+0xd8>)
 80060ee:	480e      	ldr	r0, [pc, #56]	; (8006128 <HAL_UART_RxCpltCallback+0xdc>)
 80060f0:	f007 fa62 	bl	800d5b8 <HAL_UART_Receive_DMA>
			__HAL_DMA_DISABLE_IT(&hdma_lpuart_rx, DMA_IT_HT);//on desactive l'interruption afin de ne pas être interrompu tout le temps
 80060f4:	4b0d      	ldr	r3, [pc, #52]	; (800612c <HAL_UART_RxCpltCallback+0xe0>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	4b0c      	ldr	r3, [pc, #48]	; (800612c <HAL_UART_RxCpltCallback+0xe0>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0204 	bic.w	r2, r2, #4
 8006102:	601a      	str	r2, [r3, #0]

	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);//l'appel de cette fonction réactive l'intérruption.
 8006104:	2240      	movs	r2, #64	; 0x40
 8006106:	4907      	ldr	r1, [pc, #28]	; (8006124 <HAL_UART_RxCpltCallback+0xd8>)
 8006108:	4807      	ldr	r0, [pc, #28]	; (8006128 <HAL_UART_RxCpltCallback+0xdc>)
 800610a:	f007 fa55 	bl	800d5b8 <HAL_UART_Receive_DMA>
}
 800610e:	bf00      	nop
 8006110:	3714      	adds	r7, #20
 8006112:	46bd      	mov	sp, r7
 8006114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006116:	bf00      	nop
 8006118:	20000482 	.word	0x20000482
 800611c:	20000480 	.word	0x20000480
 8006120:	200004c4 	.word	0x200004c4
 8006124:	20000484 	.word	0x20000484
 8006128:	200011f4 	.word	0x200011f4
 800612c:	20001304 	.word	0x20001304

08006130 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8006130:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006168 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006134:	f7ff fb4a 	bl	80057cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006138:	480c      	ldr	r0, [pc, #48]	; (800616c <LoopForever+0x6>)
  ldr r1, =_edata
 800613a:	490d      	ldr	r1, [pc, #52]	; (8006170 <LoopForever+0xa>)
  ldr r2, =_sidata
 800613c:	4a0d      	ldr	r2, [pc, #52]	; (8006174 <LoopForever+0xe>)
  movs r3, #0
 800613e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006140:	e002      	b.n	8006148 <LoopCopyDataInit>

08006142 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006142:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006144:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006146:	3304      	adds	r3, #4

08006148 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006148:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800614a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800614c:	d3f9      	bcc.n	8006142 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800614e:	4a0a      	ldr	r2, [pc, #40]	; (8006178 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006150:	4c0a      	ldr	r4, [pc, #40]	; (800617c <LoopForever+0x16>)
  movs r3, #0
 8006152:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006154:	e001      	b.n	800615a <LoopFillZerobss>

08006156 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006156:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006158:	3204      	adds	r2, #4

0800615a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800615a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800615c:	d3fb      	bcc.n	8006156 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800615e:	f010 fb51 	bl	8016804 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006162:	f7fb fb8b 	bl	800187c <main>

08006166 <LoopForever>:

LoopForever:
    b LoopForever
 8006166:	e7fe      	b.n	8006166 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8006168:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800616c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006170:	20000308 	.word	0x20000308
  ldr r2, =_sidata
 8006174:	0801d198 	.word	0x0801d198
  ldr r2, =_sbss
 8006178:	20000308 	.word	0x20000308
  ldr r4, =_ebss
 800617c:	20002694 	.word	0x20002694

08006180 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006180:	e7fe      	b.n	8006180 <CAN1_RX0_IRQHandler>

08006182 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006182:	b580      	push	{r7, lr}
 8006184:	b082      	sub	sp, #8
 8006186:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006188:	2300      	movs	r3, #0
 800618a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800618c:	2003      	movs	r0, #3
 800618e:	f001 fc01 	bl	8007994 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006192:	200f      	movs	r0, #15
 8006194:	f000 f80e 	bl	80061b4 <HAL_InitTick>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d002      	beq.n	80061a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	71fb      	strb	r3, [r7, #7]
 80061a2:	e001      	b.n	80061a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80061a4:	f7ff f96a 	bl	800547c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80061a8:	79fb      	ldrb	r3, [r7, #7]
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3708      	adds	r7, #8
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
	...

080061b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80061bc:	2300      	movs	r3, #0
 80061be:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80061c0:	4b17      	ldr	r3, [pc, #92]	; (8006220 <HAL_InitTick+0x6c>)
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d023      	beq.n	8006210 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80061c8:	4b16      	ldr	r3, [pc, #88]	; (8006224 <HAL_InitTick+0x70>)
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	4b14      	ldr	r3, [pc, #80]	; (8006220 <HAL_InitTick+0x6c>)
 80061ce:	781b      	ldrb	r3, [r3, #0]
 80061d0:	4619      	mov	r1, r3
 80061d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80061d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80061da:	fbb2 f3f3 	udiv	r3, r2, r3
 80061de:	4618      	mov	r0, r3
 80061e0:	f001 fc0d 	bl	80079fe <HAL_SYSTICK_Config>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10f      	bne.n	800620a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2b0f      	cmp	r3, #15
 80061ee:	d809      	bhi.n	8006204 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80061f0:	2200      	movs	r2, #0
 80061f2:	6879      	ldr	r1, [r7, #4]
 80061f4:	f04f 30ff 	mov.w	r0, #4294967295
 80061f8:	f001 fbd7 	bl	80079aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80061fc:	4a0a      	ldr	r2, [pc, #40]	; (8006228 <HAL_InitTick+0x74>)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6013      	str	r3, [r2, #0]
 8006202:	e007      	b.n	8006214 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8006204:	2301      	movs	r3, #1
 8006206:	73fb      	strb	r3, [r7, #15]
 8006208:	e004      	b.n	8006214 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	73fb      	strb	r3, [r7, #15]
 800620e:	e001      	b.n	8006214 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006214:	7bfb      	ldrb	r3, [r7, #15]
}
 8006216:	4618      	mov	r0, r3
 8006218:	3710      	adds	r7, #16
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}
 800621e:	bf00      	nop
 8006220:	2000002c 	.word	0x2000002c
 8006224:	20000024 	.word	0x20000024
 8006228:	20000028 	.word	0x20000028

0800622c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800622c:	b480      	push	{r7}
 800622e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006230:	4b06      	ldr	r3, [pc, #24]	; (800624c <HAL_IncTick+0x20>)
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	461a      	mov	r2, r3
 8006236:	4b06      	ldr	r3, [pc, #24]	; (8006250 <HAL_IncTick+0x24>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4413      	add	r3, r2
 800623c:	4a04      	ldr	r2, [pc, #16]	; (8006250 <HAL_IncTick+0x24>)
 800623e:	6013      	str	r3, [r2, #0]
}
 8006240:	bf00      	nop
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop
 800624c:	2000002c 	.word	0x2000002c
 8006250:	2000134c 	.word	0x2000134c

08006254 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006254:	b480      	push	{r7}
 8006256:	af00      	add	r7, sp, #0
  return uwTick;
 8006258:	4b03      	ldr	r3, [pc, #12]	; (8006268 <HAL_GetTick+0x14>)
 800625a:	681b      	ldr	r3, [r3, #0]
}
 800625c:	4618      	mov	r0, r3
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr
 8006266:	bf00      	nop
 8006268:	2000134c 	.word	0x2000134c

0800626c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006274:	f7ff ffee 	bl	8006254 <HAL_GetTick>
 8006278:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006284:	d005      	beq.n	8006292 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8006286:	4b0a      	ldr	r3, [pc, #40]	; (80062b0 <HAL_Delay+0x44>)
 8006288:	781b      	ldrb	r3, [r3, #0]
 800628a:	461a      	mov	r2, r3
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	4413      	add	r3, r2
 8006290:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006292:	bf00      	nop
 8006294:	f7ff ffde 	bl	8006254 <HAL_GetTick>
 8006298:	4602      	mov	r2, r0
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	1ad3      	subs	r3, r2, r3
 800629e:	68fa      	ldr	r2, [r7, #12]
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d8f7      	bhi.n	8006294 <HAL_Delay+0x28>
  {
  }
}
 80062a4:	bf00      	nop
 80062a6:	bf00      	nop
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	2000002c 	.word	0x2000002c

080062b4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b083      	sub	sp, #12
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	431a      	orrs	r2, r3
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	609a      	str	r2, [r3, #8]
}
 80062ce:	bf00      	nop
 80062d0:	370c      	adds	r7, #12
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr

080062da <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80062da:	b480      	push	{r7}
 80062dc:	b083      	sub	sp, #12
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
 80062e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	431a      	orrs	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	609a      	str	r2, [r3, #8]
}
 80062f4:	bf00      	nop
 80062f6:	370c      	adds	r7, #12
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr

08006300 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8006310:	4618      	mov	r0, r3
 8006312:	370c      	adds	r7, #12
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr

0800631c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800631c:	b480      	push	{r7}
 800631e:	b087      	sub	sp, #28
 8006320:	af00      	add	r7, sp, #0
 8006322:	60f8      	str	r0, [r7, #12]
 8006324:	60b9      	str	r1, [r7, #8]
 8006326:	607a      	str	r2, [r7, #4]
 8006328:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	3360      	adds	r3, #96	; 0x60
 800632e:	461a      	mov	r2, r3
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	4413      	add	r3, r2
 8006336:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	4b08      	ldr	r3, [pc, #32]	; (8006360 <LL_ADC_SetOffset+0x44>)
 800633e:	4013      	ands	r3, r2
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8006346:	683a      	ldr	r2, [r7, #0]
 8006348:	430a      	orrs	r2, r1
 800634a:	4313      	orrs	r3, r2
 800634c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006354:	bf00      	nop
 8006356:	371c      	adds	r7, #28
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr
 8006360:	03fff000 	.word	0x03fff000

08006364 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006364:	b480      	push	{r7}
 8006366:	b085      	sub	sp, #20
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
 800636c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	3360      	adds	r3, #96	; 0x60
 8006372:	461a      	mov	r2, r3
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	009b      	lsls	r3, r3, #2
 8006378:	4413      	add	r3, r2
 800637a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8006384:	4618      	mov	r0, r3
 8006386:	3714      	adds	r7, #20
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006390:	b480      	push	{r7}
 8006392:	b087      	sub	sp, #28
 8006394:	af00      	add	r7, sp, #0
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	60b9      	str	r1, [r7, #8]
 800639a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	3360      	adds	r3, #96	; 0x60
 80063a0:	461a      	mov	r2, r3
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	009b      	lsls	r3, r3, #2
 80063a6:	4413      	add	r3, r2
 80063a8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	431a      	orrs	r2, r3
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80063ba:	bf00      	nop
 80063bc:	371c      	adds	r7, #28
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr

080063c6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80063c6:	b480      	push	{r7}
 80063c8:	b083      	sub	sp, #12
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d101      	bne.n	80063de <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80063da:	2301      	movs	r3, #1
 80063dc:	e000      	b.n	80063e0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80063de:	2300      	movs	r3, #0
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	370c      	adds	r7, #12
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b087      	sub	sp, #28
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	3330      	adds	r3, #48	; 0x30
 80063fc:	461a      	mov	r2, r3
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	0a1b      	lsrs	r3, r3, #8
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	f003 030c 	and.w	r3, r3, #12
 8006408:	4413      	add	r3, r2
 800640a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	f003 031f 	and.w	r3, r3, #31
 8006416:	211f      	movs	r1, #31
 8006418:	fa01 f303 	lsl.w	r3, r1, r3
 800641c:	43db      	mvns	r3, r3
 800641e:	401a      	ands	r2, r3
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	0e9b      	lsrs	r3, r3, #26
 8006424:	f003 011f 	and.w	r1, r3, #31
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	f003 031f 	and.w	r3, r3, #31
 800642e:	fa01 f303 	lsl.w	r3, r1, r3
 8006432:	431a      	orrs	r2, r3
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006438:	bf00      	nop
 800643a:	371c      	adds	r7, #28
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr

08006444 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006444:	b480      	push	{r7}
 8006446:	b083      	sub	sp, #12
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006450:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006454:	2b00      	cmp	r3, #0
 8006456:	d101      	bne.n	800645c <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8006458:	2301      	movs	r3, #1
 800645a:	e000      	b.n	800645e <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	370c      	adds	r7, #12
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr

0800646a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800646a:	b480      	push	{r7}
 800646c:	b087      	sub	sp, #28
 800646e:	af00      	add	r7, sp, #0
 8006470:	60f8      	str	r0, [r7, #12]
 8006472:	60b9      	str	r1, [r7, #8]
 8006474:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	3314      	adds	r3, #20
 800647a:	461a      	mov	r2, r3
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	0e5b      	lsrs	r3, r3, #25
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	f003 0304 	and.w	r3, r3, #4
 8006486:	4413      	add	r3, r2
 8006488:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	0d1b      	lsrs	r3, r3, #20
 8006492:	f003 031f 	and.w	r3, r3, #31
 8006496:	2107      	movs	r1, #7
 8006498:	fa01 f303 	lsl.w	r3, r1, r3
 800649c:	43db      	mvns	r3, r3
 800649e:	401a      	ands	r2, r3
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	0d1b      	lsrs	r3, r3, #20
 80064a4:	f003 031f 	and.w	r3, r3, #31
 80064a8:	6879      	ldr	r1, [r7, #4]
 80064aa:	fa01 f303 	lsl.w	r3, r1, r3
 80064ae:	431a      	orrs	r2, r3
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80064b4:	bf00      	nop
 80064b6:	371c      	adds	r7, #28
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b085      	sub	sp, #20
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064d8:	43db      	mvns	r3, r3
 80064da:	401a      	ands	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f003 0318 	and.w	r3, r3, #24
 80064e2:	4908      	ldr	r1, [pc, #32]	; (8006504 <LL_ADC_SetChannelSingleDiff+0x44>)
 80064e4:	40d9      	lsrs	r1, r3
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	400b      	ands	r3, r1
 80064ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064ee:	431a      	orrs	r2, r3
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80064f6:	bf00      	nop
 80064f8:	3714      	adds	r7, #20
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	0007ffff 	.word	0x0007ffff

08006508 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006508:	b480      	push	{r7}
 800650a:	b083      	sub	sp, #12
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8006518:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800651c:	687a      	ldr	r2, [r7, #4]
 800651e:	6093      	str	r3, [r2, #8]
}
 8006520:	bf00      	nop
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800653c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006540:	d101      	bne.n	8006546 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006542:	2301      	movs	r3, #1
 8006544:	e000      	b.n	8006548 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006546:	2300      	movs	r3, #0
}
 8006548:	4618      	mov	r0, r3
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8006564:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006568:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800658c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006590:	d101      	bne.n	8006596 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006592:	2301      	movs	r3, #1
 8006594:	e000      	b.n	8006598 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006596:	2300      	movs	r3, #0
}
 8006598:	4618      	mov	r0, r3
 800659a:	370c      	adds	r7, #12
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80065b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80065b8:	f043 0201 	orr.w	r2, r3, #1
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b083      	sub	sp, #12
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	f003 0301 	and.w	r3, r3, #1
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d101      	bne.n	80065e4 <LL_ADC_IsEnabled+0x18>
 80065e0:	2301      	movs	r3, #1
 80065e2:	e000      	b.n	80065e6 <LL_ADC_IsEnabled+0x1a>
 80065e4:	2300      	movs	r3, #0
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	370c      	adds	r7, #12
 80065ea:	46bd      	mov	sp, r7
 80065ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f0:	4770      	bx	lr

080065f2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80065f2:	b480      	push	{r7}
 80065f4:	b083      	sub	sp, #12
 80065f6:	af00      	add	r7, sp, #0
 80065f8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006602:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006606:	f043 0204 	orr.w	r2, r3, #4
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800660e:	bf00      	nop
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr

0800661a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800661a:	b480      	push	{r7}
 800661c:	b083      	sub	sp, #12
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	f003 0304 	and.w	r3, r3, #4
 800662a:	2b04      	cmp	r3, #4
 800662c:	d101      	bne.n	8006632 <LL_ADC_REG_IsConversionOngoing+0x18>
 800662e:	2301      	movs	r3, #1
 8006630:	e000      	b.n	8006634 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006632:	2300      	movs	r3, #0
}
 8006634:	4618      	mov	r0, r3
 8006636:	370c      	adds	r7, #12
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr

08006640 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006640:	b480      	push	{r7}
 8006642:	b083      	sub	sp, #12
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	f003 0308 	and.w	r3, r3, #8
 8006650:	2b08      	cmp	r3, #8
 8006652:	d101      	bne.n	8006658 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006654:	2301      	movs	r3, #1
 8006656:	e000      	b.n	800665a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	370c      	adds	r7, #12
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
	...

08006668 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b088      	sub	sp, #32
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006670:	2300      	movs	r3, #0
 8006672:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006674:	2300      	movs	r3, #0
 8006676:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d101      	bne.n	8006682 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e126      	b.n	80068d0 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	691b      	ldr	r3, [r3, #16]
 8006686:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800668c:	2b00      	cmp	r3, #0
 800668e:	d109      	bne.n	80066a4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f7fa fd33 	bl	80010fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2200      	movs	r2, #0
 80066a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4618      	mov	r0, r3
 80066aa:	f7ff ff3f 	bl	800652c <LL_ADC_IsDeepPowerDownEnabled>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d004      	beq.n	80066be <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4618      	mov	r0, r3
 80066ba:	f7ff ff25 	bl	8006508 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4618      	mov	r0, r3
 80066c4:	f7ff ff5a 	bl	800657c <LL_ADC_IsInternalRegulatorEnabled>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d115      	bne.n	80066fa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4618      	mov	r0, r3
 80066d4:	f7ff ff3e 	bl	8006554 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80066d8:	4b7f      	ldr	r3, [pc, #508]	; (80068d8 <HAL_ADC_Init+0x270>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	099b      	lsrs	r3, r3, #6
 80066de:	4a7f      	ldr	r2, [pc, #508]	; (80068dc <HAL_ADC_Init+0x274>)
 80066e0:	fba2 2303 	umull	r2, r3, r2, r3
 80066e4:	099b      	lsrs	r3, r3, #6
 80066e6:	3301      	adds	r3, #1
 80066e8:	005b      	lsls	r3, r3, #1
 80066ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80066ec:	e002      	b.n	80066f4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	3b01      	subs	r3, #1
 80066f2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d1f9      	bne.n	80066ee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4618      	mov	r0, r3
 8006700:	f7ff ff3c 	bl	800657c <LL_ADC_IsInternalRegulatorEnabled>
 8006704:	4603      	mov	r3, r0
 8006706:	2b00      	cmp	r3, #0
 8006708:	d10d      	bne.n	8006726 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800670e:	f043 0210 	orr.w	r2, r3, #16
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800671a:	f043 0201 	orr.w	r2, r3, #1
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4618      	mov	r0, r3
 800672c:	f7ff ff75 	bl	800661a <LL_ADC_REG_IsConversionOngoing>
 8006730:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006736:	f003 0310 	and.w	r3, r3, #16
 800673a:	2b00      	cmp	r3, #0
 800673c:	f040 80bf 	bne.w	80068be <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	2b00      	cmp	r3, #0
 8006744:	f040 80bb 	bne.w	80068be <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800674c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006750:	f043 0202 	orr.w	r2, r3, #2
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4618      	mov	r0, r3
 800675e:	f7ff ff35 	bl	80065cc <LL_ADC_IsEnabled>
 8006762:	4603      	mov	r3, r0
 8006764:	2b00      	cmp	r3, #0
 8006766:	d10b      	bne.n	8006780 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006768:	485d      	ldr	r0, [pc, #372]	; (80068e0 <HAL_ADC_Init+0x278>)
 800676a:	f7ff ff2f 	bl	80065cc <LL_ADC_IsEnabled>
 800676e:	4603      	mov	r3, r0
 8006770:	2b00      	cmp	r3, #0
 8006772:	d105      	bne.n	8006780 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	4619      	mov	r1, r3
 800677a:	485a      	ldr	r0, [pc, #360]	; (80068e4 <HAL_ADC_Init+0x27c>)
 800677c:	f7ff fd9a 	bl	80062b4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	7e5b      	ldrb	r3, [r3, #25]
 8006784:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800678a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006790:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006796:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800679e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80067a0:	4313      	orrs	r3, r2
 80067a2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	d106      	bne.n	80067bc <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b2:	3b01      	subs	r3, #1
 80067b4:	045b      	lsls	r3, r3, #17
 80067b6:	69ba      	ldr	r2, [r7, #24]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d009      	beq.n	80067d8 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067c8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067d0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80067d2:	69ba      	ldr	r2, [r7, #24]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68da      	ldr	r2, [r3, #12]
 80067de:	4b42      	ldr	r3, [pc, #264]	; (80068e8 <HAL_ADC_Init+0x280>)
 80067e0:	4013      	ands	r3, r2
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	6812      	ldr	r2, [r2, #0]
 80067e6:	69b9      	ldr	r1, [r7, #24]
 80067e8:	430b      	orrs	r3, r1
 80067ea:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4618      	mov	r0, r3
 80067f2:	f7ff ff25 	bl	8006640 <LL_ADC_INJ_IsConversionOngoing>
 80067f6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d13d      	bne.n	800687a <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d13a      	bne.n	800687a <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006808:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006810:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006812:	4313      	orrs	r3, r2
 8006814:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006820:	f023 0302 	bic.w	r3, r3, #2
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	6812      	ldr	r2, [r2, #0]
 8006828:	69b9      	ldr	r1, [r7, #24]
 800682a:	430b      	orrs	r3, r1
 800682c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006834:	2b01      	cmp	r3, #1
 8006836:	d118      	bne.n	800686a <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006842:	f023 0304 	bic.w	r3, r3, #4
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800684a:	687a      	ldr	r2, [r7, #4]
 800684c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800684e:	4311      	orrs	r1, r2
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006854:	4311      	orrs	r1, r2
 8006856:	687a      	ldr	r2, [r7, #4]
 8006858:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800685a:	430a      	orrs	r2, r1
 800685c:	431a      	orrs	r2, r3
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f042 0201 	orr.w	r2, r2, #1
 8006866:	611a      	str	r2, [r3, #16]
 8006868:	e007      	b.n	800687a <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	691a      	ldr	r2, [r3, #16]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f022 0201 	bic.w	r2, r2, #1
 8006878:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	2b01      	cmp	r3, #1
 8006880:	d10c      	bne.n	800689c <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006888:	f023 010f 	bic.w	r1, r3, #15
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	69db      	ldr	r3, [r3, #28]
 8006890:	1e5a      	subs	r2, r3, #1
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	430a      	orrs	r2, r1
 8006898:	631a      	str	r2, [r3, #48]	; 0x30
 800689a:	e007      	b.n	80068ac <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f022 020f 	bic.w	r2, r2, #15
 80068aa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068b0:	f023 0303 	bic.w	r3, r3, #3
 80068b4:	f043 0201 	orr.w	r2, r3, #1
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	655a      	str	r2, [r3, #84]	; 0x54
 80068bc:	e007      	b.n	80068ce <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068c2:	f043 0210 	orr.w	r2, r3, #16
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80068ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3720      	adds	r7, #32
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}
 80068d8:	20000024 	.word	0x20000024
 80068dc:	053e2d63 	.word	0x053e2d63
 80068e0:	50040000 	.word	0x50040000
 80068e4:	50040300 	.word	0x50040300
 80068e8:	fff0c007 	.word	0xfff0c007

080068ec <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b086      	sub	sp, #24
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4618      	mov	r0, r3
 80068fe:	f7ff fe8c 	bl	800661a <LL_ADC_REG_IsConversionOngoing>
 8006902:	4603      	mov	r3, r0
 8006904:	2b00      	cmp	r3, #0
 8006906:	d167      	bne.n	80069d8 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800690e:	2b01      	cmp	r3, #1
 8006910:	d101      	bne.n	8006916 <HAL_ADC_Start_DMA+0x2a>
 8006912:	2302      	movs	r3, #2
 8006914:	e063      	b.n	80069de <HAL_ADC_Start_DMA+0xf2>
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800691e:	68f8      	ldr	r0, [r7, #12]
 8006920:	f000 fe1c 	bl	800755c <ADC_Enable>
 8006924:	4603      	mov	r3, r0
 8006926:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006928:	7dfb      	ldrb	r3, [r7, #23]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d14f      	bne.n	80069ce <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006932:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006936:	f023 0301 	bic.w	r3, r3, #1
 800693a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006946:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800694a:	2b00      	cmp	r3, #0
 800694c:	d006      	beq.n	800695c <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006952:	f023 0206 	bic.w	r2, r3, #6
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	659a      	str	r2, [r3, #88]	; 0x58
 800695a:	e002      	b.n	8006962 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2200      	movs	r2, #0
 8006960:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006966:	4a20      	ldr	r2, [pc, #128]	; (80069e8 <HAL_ADC_Start_DMA+0xfc>)
 8006968:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800696e:	4a1f      	ldr	r2, [pc, #124]	; (80069ec <HAL_ADC_Start_DMA+0x100>)
 8006970:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006976:	4a1e      	ldr	r2, [pc, #120]	; (80069f0 <HAL_ADC_Start_DMA+0x104>)
 8006978:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	221c      	movs	r2, #28
 8006980:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	685a      	ldr	r2, [r3, #4]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f042 0210 	orr.w	r2, r2, #16
 8006998:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	68da      	ldr	r2, [r3, #12]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f042 0201 	orr.w	r2, r2, #1
 80069a8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	3340      	adds	r3, #64	; 0x40
 80069b4:	4619      	mov	r1, r3
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f001 f8e5 	bl	8007b88 <HAL_DMA_Start_IT>
 80069be:	4603      	mov	r3, r0
 80069c0:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4618      	mov	r0, r3
 80069c8:	f7ff fe13 	bl	80065f2 <LL_ADC_REG_StartConversion>
 80069cc:	e006      	b.n	80069dc <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80069d6:	e001      	b.n	80069dc <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80069d8:	2302      	movs	r3, #2
 80069da:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80069dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3718      	adds	r7, #24
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}
 80069e6:	bf00      	nop
 80069e8:	08007669 	.word	0x08007669
 80069ec:	08007741 	.word	0x08007741
 80069f0:	0800775d 	.word	0x0800775d

080069f4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b088      	sub	sp, #32
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80069fc:	2300      	movs	r3, #0
 80069fe:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	f003 0302 	and.w	r3, r3, #2
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d017      	beq.n	8006a4a <HAL_ADC_IRQHandler+0x56>
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	f003 0302 	and.w	r3, r3, #2
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d012      	beq.n	8006a4a <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a28:	f003 0310 	and.w	r3, r3, #16
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d105      	bne.n	8006a3c <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a34:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f000 fecf 	bl	80077e0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	2202      	movs	r2, #2
 8006a48:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006a4a:	69bb      	ldr	r3, [r7, #24]
 8006a4c:	f003 0304 	and.w	r3, r3, #4
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d004      	beq.n	8006a5e <HAL_ADC_IRQHandler+0x6a>
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f003 0304 	and.w	r3, r3, #4
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d109      	bne.n	8006a72 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006a5e:	69bb      	ldr	r3, [r7, #24]
 8006a60:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d05e      	beq.n	8006b26 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	f003 0308 	and.w	r3, r3, #8
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d059      	beq.n	8006b26 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a76:	f003 0310 	and.w	r3, r3, #16
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d105      	bne.n	8006a8a <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a82:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7ff fc99 	bl	80063c6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006a94:	4603      	mov	r3, r0
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d03e      	beq.n	8006b18 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d135      	bne.n	8006b18 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 0308 	and.w	r3, r3, #8
 8006ab6:	2b08      	cmp	r3, #8
 8006ab8:	d12e      	bne.n	8006b18 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f7ff fdab 	bl	800661a <LL_ADC_REG_IsConversionOngoing>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d11a      	bne.n	8006b00 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	685a      	ldr	r2, [r3, #4]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f022 020c 	bic.w	r2, r2, #12
 8006ad8:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ade:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d112      	bne.n	8006b18 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006af6:	f043 0201 	orr.w	r2, r3, #1
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	655a      	str	r2, [r3, #84]	; 0x54
 8006afe:	e00b      	b.n	8006b18 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b04:	f043 0210 	orr.w	r2, r3, #16
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b10:	f043 0201 	orr.w	r2, r3, #1
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f7fa fb65 	bl	80011e8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	220c      	movs	r2, #12
 8006b24:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	f003 0320 	and.w	r3, r3, #32
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d004      	beq.n	8006b3a <HAL_ADC_IRQHandler+0x146>
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	f003 0320 	and.w	r3, r3, #32
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d109      	bne.n	8006b4e <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d072      	beq.n	8006c2a <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d06d      	beq.n	8006c2a <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b52:	f003 0310 	and.w	r3, r3, #16
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d105      	bne.n	8006b66 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b5e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f7ff fc6a 	bl	8006444 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8006b70:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4618      	mov	r0, r3
 8006b78:	f7ff fc25 	bl	80063c6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006b7c:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d047      	beq.n	8006c1c <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d007      	beq.n	8006ba6 <HAL_ADC_IRQHandler+0x1b2>
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d03f      	beq.n	8006c1c <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d13a      	bne.n	8006c1c <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bb0:	2b40      	cmp	r3, #64	; 0x40
 8006bb2:	d133      	bne.n	8006c1c <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d12e      	bne.n	8006c1c <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f7ff fd3c 	bl	8006640 <LL_ADC_INJ_IsConversionOngoing>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d11a      	bne.n	8006c04 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	685a      	ldr	r2, [r3, #4]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006bdc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006be2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d112      	bne.n	8006c1c <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bfa:	f043 0201 	orr.w	r2, r3, #1
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	655a      	str	r2, [r3, #84]	; 0x54
 8006c02:	e00b      	b.n	8006c1c <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c08:	f043 0210 	orr.w	r2, r3, #16
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c14:	f043 0201 	orr.w	r2, r3, #1
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f000 fdb7 	bl	8007790 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2260      	movs	r2, #96	; 0x60
 8006c28:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d011      	beq.n	8006c58 <HAL_ADC_IRQHandler+0x264>
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00c      	beq.n	8006c58 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c42:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f890 	bl	8006d70 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2280      	movs	r2, #128	; 0x80
 8006c56:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8006c58:	69bb      	ldr	r3, [r7, #24]
 8006c5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d012      	beq.n	8006c88 <HAL_ADC_IRQHandler+0x294>
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d00d      	beq.n	8006c88 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c70:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f000 fd9d 	bl	80077b8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006c86:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d012      	beq.n	8006cb8 <HAL_ADC_IRQHandler+0x2c4>
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d00d      	beq.n	8006cb8 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ca0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f000 fd8f 	bl	80077cc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006cb6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8006cb8:	69bb      	ldr	r3, [r7, #24]
 8006cba:	f003 0310 	and.w	r3, r3, #16
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d02a      	beq.n	8006d18 <HAL_ADC_IRQHandler+0x324>
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	f003 0310 	and.w	r3, r3, #16
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d025      	beq.n	8006d18 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d102      	bne.n	8006cda <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	61fb      	str	r3, [r7, #28]
 8006cd8:	e008      	b.n	8006cec <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	f003 0301 	and.w	r3, r3, #1
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d001      	beq.n	8006cec <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8006cec:	69fb      	ldr	r3, [r7, #28]
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	d10e      	bne.n	8006d10 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cf6:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d02:	f043 0202 	orr.w	r2, r3, #2
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 f83a 	bl	8006d84 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2210      	movs	r2, #16
 8006d16:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d018      	beq.n	8006d54 <HAL_ADC_IRQHandler+0x360>
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d013      	beq.n	8006d54 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d30:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d3c:	f043 0208 	orr.w	r2, r3, #8
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006d4c:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 fd28 	bl	80077a4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8006d54:	bf00      	nop
 8006d56:	3720      	adds	r7, #32
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006d78:	bf00      	nop
 8006d7a:	370c      	adds	r7, #12
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006d8c:	bf00      	nop
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b0b6      	sub	sp, #216	; 0xd8
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006da2:	2300      	movs	r3, #0
 8006da4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006da8:	2300      	movs	r3, #0
 8006daa:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006db2:	2b01      	cmp	r3, #1
 8006db4:	d101      	bne.n	8006dba <HAL_ADC_ConfigChannel+0x22>
 8006db6:	2302      	movs	r3, #2
 8006db8:	e3bb      	b.n	8007532 <HAL_ADC_ConfigChannel+0x79a>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7ff fc27 	bl	800661a <LL_ADC_REG_IsConversionOngoing>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f040 83a0 	bne.w	8007514 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	2b05      	cmp	r3, #5
 8006de2:	d824      	bhi.n	8006e2e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	3b02      	subs	r3, #2
 8006dea:	2b03      	cmp	r3, #3
 8006dec:	d81b      	bhi.n	8006e26 <HAL_ADC_ConfigChannel+0x8e>
 8006dee:	a201      	add	r2, pc, #4	; (adr r2, 8006df4 <HAL_ADC_ConfigChannel+0x5c>)
 8006df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df4:	08006e05 	.word	0x08006e05
 8006df8:	08006e0d 	.word	0x08006e0d
 8006dfc:	08006e15 	.word	0x08006e15
 8006e00:	08006e1d 	.word	0x08006e1d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8006e04:	230c      	movs	r3, #12
 8006e06:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8006e0a:	e010      	b.n	8006e2e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8006e0c:	2312      	movs	r3, #18
 8006e0e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8006e12:	e00c      	b.n	8006e2e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8006e14:	2318      	movs	r3, #24
 8006e16:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8006e1a:	e008      	b.n	8006e2e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8006e1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006e20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8006e24:	e003      	b.n	8006e2e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8006e26:	2306      	movs	r3, #6
 8006e28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8006e2c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6818      	ldr	r0, [r3, #0]
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	461a      	mov	r2, r3
 8006e38:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8006e3c:	f7ff fad6 	bl	80063ec <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4618      	mov	r0, r3
 8006e46:	f7ff fbe8 	bl	800661a <LL_ADC_REG_IsConversionOngoing>
 8006e4a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4618      	mov	r0, r3
 8006e54:	f7ff fbf4 	bl	8006640 <LL_ADC_INJ_IsConversionOngoing>
 8006e58:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006e5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	f040 81a4 	bne.w	80071ae <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006e66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	f040 819f 	bne.w	80071ae <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6818      	ldr	r0, [r3, #0]
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	6819      	ldr	r1, [r3, #0]
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	f7ff faf4 	bl	800646a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	695a      	ldr	r2, [r3, #20]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	08db      	lsrs	r3, r3, #3
 8006e8e:	f003 0303 	and.w	r3, r3, #3
 8006e92:	005b      	lsls	r3, r3, #1
 8006e94:	fa02 f303 	lsl.w	r3, r2, r3
 8006e98:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	691b      	ldr	r3, [r3, #16]
 8006ea0:	2b04      	cmp	r3, #4
 8006ea2:	d00a      	beq.n	8006eba <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6818      	ldr	r0, [r3, #0]
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	6919      	ldr	r1, [r3, #16]
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006eb4:	f7ff fa32 	bl	800631c <LL_ADC_SetOffset>
 8006eb8:	e179      	b.n	80071ae <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	2100      	movs	r1, #0
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7ff fa4f 	bl	8006364 <LL_ADC_GetOffsetChannel>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d10a      	bne.n	8006ee6 <HAL_ADC_ConfigChannel+0x14e>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f7ff fa44 	bl	8006364 <LL_ADC_GetOffsetChannel>
 8006edc:	4603      	mov	r3, r0
 8006ede:	0e9b      	lsrs	r3, r3, #26
 8006ee0:	f003 021f 	and.w	r2, r3, #31
 8006ee4:	e01e      	b.n	8006f24 <HAL_ADC_ConfigChannel+0x18c>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2100      	movs	r1, #0
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7ff fa39 	bl	8006364 <LL_ADC_GetOffsetChannel>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ef8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006efc:	fa93 f3a3 	rbit	r3, r3
 8006f00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006f04:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006f08:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006f0c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d101      	bne.n	8006f18 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8006f14:	2320      	movs	r3, #32
 8006f16:	e004      	b.n	8006f22 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8006f18:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006f1c:	fab3 f383 	clz	r3, r3
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d105      	bne.n	8006f3c <HAL_ADC_ConfigChannel+0x1a4>
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	0e9b      	lsrs	r3, r3, #26
 8006f36:	f003 031f 	and.w	r3, r3, #31
 8006f3a:	e018      	b.n	8006f6e <HAL_ADC_ConfigChannel+0x1d6>
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f48:	fa93 f3a3 	rbit	r3, r3
 8006f4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8006f50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006f54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8006f58:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d101      	bne.n	8006f64 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8006f60:	2320      	movs	r3, #32
 8006f62:	e004      	b.n	8006f6e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8006f64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006f68:	fab3 f383 	clz	r3, r3
 8006f6c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	d106      	bne.n	8006f80 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	2200      	movs	r2, #0
 8006f78:	2100      	movs	r1, #0
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7ff fa08 	bl	8006390 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2101      	movs	r1, #1
 8006f86:	4618      	mov	r0, r3
 8006f88:	f7ff f9ec 	bl	8006364 <LL_ADC_GetOffsetChannel>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d10a      	bne.n	8006fac <HAL_ADC_ConfigChannel+0x214>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	2101      	movs	r1, #1
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f7ff f9e1 	bl	8006364 <LL_ADC_GetOffsetChannel>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	0e9b      	lsrs	r3, r3, #26
 8006fa6:	f003 021f 	and.w	r2, r3, #31
 8006faa:	e01e      	b.n	8006fea <HAL_ADC_ConfigChannel+0x252>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	2101      	movs	r1, #1
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f7ff f9d6 	bl	8006364 <LL_ADC_GetOffsetChannel>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006fc2:	fa93 f3a3 	rbit	r3, r3
 8006fc6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8006fca:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006fce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8006fd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d101      	bne.n	8006fde <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8006fda:	2320      	movs	r3, #32
 8006fdc:	e004      	b.n	8006fe8 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8006fde:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006fe2:	fab3 f383 	clz	r3, r3
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d105      	bne.n	8007002 <HAL_ADC_ConfigChannel+0x26a>
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	0e9b      	lsrs	r3, r3, #26
 8006ffc:	f003 031f 	and.w	r3, r3, #31
 8007000:	e018      	b.n	8007034 <HAL_ADC_ConfigChannel+0x29c>
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800700a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800700e:	fa93 f3a3 	rbit	r3, r3
 8007012:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8007016:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800701a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 800701e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007022:	2b00      	cmp	r3, #0
 8007024:	d101      	bne.n	800702a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8007026:	2320      	movs	r3, #32
 8007028:	e004      	b.n	8007034 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800702a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800702e:	fab3 f383 	clz	r3, r3
 8007032:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8007034:	429a      	cmp	r2, r3
 8007036:	d106      	bne.n	8007046 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2200      	movs	r2, #0
 800703e:	2101      	movs	r1, #1
 8007040:	4618      	mov	r0, r3
 8007042:	f7ff f9a5 	bl	8006390 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	2102      	movs	r1, #2
 800704c:	4618      	mov	r0, r3
 800704e:	f7ff f989 	bl	8006364 <LL_ADC_GetOffsetChannel>
 8007052:	4603      	mov	r3, r0
 8007054:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007058:	2b00      	cmp	r3, #0
 800705a:	d10a      	bne.n	8007072 <HAL_ADC_ConfigChannel+0x2da>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2102      	movs	r1, #2
 8007062:	4618      	mov	r0, r3
 8007064:	f7ff f97e 	bl	8006364 <LL_ADC_GetOffsetChannel>
 8007068:	4603      	mov	r3, r0
 800706a:	0e9b      	lsrs	r3, r3, #26
 800706c:	f003 021f 	and.w	r2, r3, #31
 8007070:	e01e      	b.n	80070b0 <HAL_ADC_ConfigChannel+0x318>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	2102      	movs	r1, #2
 8007078:	4618      	mov	r0, r3
 800707a:	f7ff f973 	bl	8006364 <LL_ADC_GetOffsetChannel>
 800707e:	4603      	mov	r3, r0
 8007080:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007084:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007088:	fa93 f3a3 	rbit	r3, r3
 800708c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8007090:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007094:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8007098:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800709c:	2b00      	cmp	r3, #0
 800709e:	d101      	bne.n	80070a4 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80070a0:	2320      	movs	r3, #32
 80070a2:	e004      	b.n	80070ae <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80070a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80070a8:	fab3 f383 	clz	r3, r3
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d105      	bne.n	80070c8 <HAL_ADC_ConfigChannel+0x330>
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	0e9b      	lsrs	r3, r3, #26
 80070c2:	f003 031f 	and.w	r3, r3, #31
 80070c6:	e014      	b.n	80070f2 <HAL_ADC_ConfigChannel+0x35a>
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80070d0:	fa93 f3a3 	rbit	r3, r3
 80070d4:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 80070d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 80070dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d101      	bne.n	80070e8 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80070e4:	2320      	movs	r3, #32
 80070e6:	e004      	b.n	80070f2 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80070e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80070ec:	fab3 f383 	clz	r3, r3
 80070f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d106      	bne.n	8007104 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2200      	movs	r2, #0
 80070fc:	2102      	movs	r1, #2
 80070fe:	4618      	mov	r0, r3
 8007100:	f7ff f946 	bl	8006390 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	2103      	movs	r1, #3
 800710a:	4618      	mov	r0, r3
 800710c:	f7ff f92a 	bl	8006364 <LL_ADC_GetOffsetChannel>
 8007110:	4603      	mov	r3, r0
 8007112:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007116:	2b00      	cmp	r3, #0
 8007118:	d10a      	bne.n	8007130 <HAL_ADC_ConfigChannel+0x398>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2103      	movs	r1, #3
 8007120:	4618      	mov	r0, r3
 8007122:	f7ff f91f 	bl	8006364 <LL_ADC_GetOffsetChannel>
 8007126:	4603      	mov	r3, r0
 8007128:	0e9b      	lsrs	r3, r3, #26
 800712a:	f003 021f 	and.w	r2, r3, #31
 800712e:	e017      	b.n	8007160 <HAL_ADC_ConfigChannel+0x3c8>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2103      	movs	r1, #3
 8007136:	4618      	mov	r0, r3
 8007138:	f7ff f914 	bl	8006364 <LL_ADC_GetOffsetChannel>
 800713c:	4603      	mov	r3, r0
 800713e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007140:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007142:	fa93 f3a3 	rbit	r3, r3
 8007146:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8007148:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800714a:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 800714c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800714e:	2b00      	cmp	r3, #0
 8007150:	d101      	bne.n	8007156 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8007152:	2320      	movs	r3, #32
 8007154:	e003      	b.n	800715e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8007156:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007158:	fab3 f383 	clz	r3, r3
 800715c:	b2db      	uxtb	r3, r3
 800715e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007168:	2b00      	cmp	r3, #0
 800716a:	d105      	bne.n	8007178 <HAL_ADC_ConfigChannel+0x3e0>
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	0e9b      	lsrs	r3, r3, #26
 8007172:	f003 031f 	and.w	r3, r3, #31
 8007176:	e011      	b.n	800719c <HAL_ADC_ConfigChannel+0x404>
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800717e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007180:	fa93 f3a3 	rbit	r3, r3
 8007184:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8007186:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007188:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 800718a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800718c:	2b00      	cmp	r3, #0
 800718e:	d101      	bne.n	8007194 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8007190:	2320      	movs	r3, #32
 8007192:	e003      	b.n	800719c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8007194:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007196:	fab3 f383 	clz	r3, r3
 800719a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800719c:	429a      	cmp	r2, r3
 800719e:	d106      	bne.n	80071ae <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2200      	movs	r2, #0
 80071a6:	2103      	movs	r1, #3
 80071a8:	4618      	mov	r0, r3
 80071aa:	f7ff f8f1 	bl	8006390 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4618      	mov	r0, r3
 80071b4:	f7ff fa0a 	bl	80065cc <LL_ADC_IsEnabled>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	f040 8140 	bne.w	8007440 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6818      	ldr	r0, [r3, #0]
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	6819      	ldr	r1, [r3, #0]
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	461a      	mov	r2, r3
 80071ce:	f7ff f977 	bl	80064c0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	4a8f      	ldr	r2, [pc, #572]	; (8007414 <HAL_ADC_ConfigChannel+0x67c>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	f040 8131 	bne.w	8007440 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d10b      	bne.n	8007206 <HAL_ADC_ConfigChannel+0x46e>
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	0e9b      	lsrs	r3, r3, #26
 80071f4:	3301      	adds	r3, #1
 80071f6:	f003 031f 	and.w	r3, r3, #31
 80071fa:	2b09      	cmp	r3, #9
 80071fc:	bf94      	ite	ls
 80071fe:	2301      	movls	r3, #1
 8007200:	2300      	movhi	r3, #0
 8007202:	b2db      	uxtb	r3, r3
 8007204:	e019      	b.n	800723a <HAL_ADC_ConfigChannel+0x4a2>
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800720c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800720e:	fa93 f3a3 	rbit	r3, r3
 8007212:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8007214:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007216:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8007218:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800721a:	2b00      	cmp	r3, #0
 800721c:	d101      	bne.n	8007222 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800721e:	2320      	movs	r3, #32
 8007220:	e003      	b.n	800722a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8007222:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007224:	fab3 f383 	clz	r3, r3
 8007228:	b2db      	uxtb	r3, r3
 800722a:	3301      	adds	r3, #1
 800722c:	f003 031f 	and.w	r3, r3, #31
 8007230:	2b09      	cmp	r3, #9
 8007232:	bf94      	ite	ls
 8007234:	2301      	movls	r3, #1
 8007236:	2300      	movhi	r3, #0
 8007238:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800723a:	2b00      	cmp	r3, #0
 800723c:	d079      	beq.n	8007332 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007246:	2b00      	cmp	r3, #0
 8007248:	d107      	bne.n	800725a <HAL_ADC_ConfigChannel+0x4c2>
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	0e9b      	lsrs	r3, r3, #26
 8007250:	3301      	adds	r3, #1
 8007252:	069b      	lsls	r3, r3, #26
 8007254:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007258:	e015      	b.n	8007286 <HAL_ADC_ConfigChannel+0x4ee>
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007260:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007262:	fa93 f3a3 	rbit	r3, r3
 8007266:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8007268:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800726a:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800726c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800726e:	2b00      	cmp	r3, #0
 8007270:	d101      	bne.n	8007276 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8007272:	2320      	movs	r3, #32
 8007274:	e003      	b.n	800727e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8007276:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007278:	fab3 f383 	clz	r3, r3
 800727c:	b2db      	uxtb	r3, r3
 800727e:	3301      	adds	r3, #1
 8007280:	069b      	lsls	r3, r3, #26
 8007282:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800728e:	2b00      	cmp	r3, #0
 8007290:	d109      	bne.n	80072a6 <HAL_ADC_ConfigChannel+0x50e>
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	0e9b      	lsrs	r3, r3, #26
 8007298:	3301      	adds	r3, #1
 800729a:	f003 031f 	and.w	r3, r3, #31
 800729e:	2101      	movs	r1, #1
 80072a0:	fa01 f303 	lsl.w	r3, r1, r3
 80072a4:	e017      	b.n	80072d6 <HAL_ADC_ConfigChannel+0x53e>
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072ae:	fa93 f3a3 	rbit	r3, r3
 80072b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80072b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072b6:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80072b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d101      	bne.n	80072c2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80072be:	2320      	movs	r3, #32
 80072c0:	e003      	b.n	80072ca <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80072c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072c4:	fab3 f383 	clz	r3, r3
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	3301      	adds	r3, #1
 80072cc:	f003 031f 	and.w	r3, r3, #31
 80072d0:	2101      	movs	r1, #1
 80072d2:	fa01 f303 	lsl.w	r3, r1, r3
 80072d6:	ea42 0103 	orr.w	r1, r2, r3
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d10a      	bne.n	80072fc <HAL_ADC_ConfigChannel+0x564>
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	0e9b      	lsrs	r3, r3, #26
 80072ec:	3301      	adds	r3, #1
 80072ee:	f003 021f 	and.w	r2, r3, #31
 80072f2:	4613      	mov	r3, r2
 80072f4:	005b      	lsls	r3, r3, #1
 80072f6:	4413      	add	r3, r2
 80072f8:	051b      	lsls	r3, r3, #20
 80072fa:	e018      	b.n	800732e <HAL_ADC_ConfigChannel+0x596>
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007302:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007304:	fa93 f3a3 	rbit	r3, r3
 8007308:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800730a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800730c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 800730e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007310:	2b00      	cmp	r3, #0
 8007312:	d101      	bne.n	8007318 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8007314:	2320      	movs	r3, #32
 8007316:	e003      	b.n	8007320 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8007318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800731a:	fab3 f383 	clz	r3, r3
 800731e:	b2db      	uxtb	r3, r3
 8007320:	3301      	adds	r3, #1
 8007322:	f003 021f 	and.w	r2, r3, #31
 8007326:	4613      	mov	r3, r2
 8007328:	005b      	lsls	r3, r3, #1
 800732a:	4413      	add	r3, r2
 800732c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800732e:	430b      	orrs	r3, r1
 8007330:	e081      	b.n	8007436 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800733a:	2b00      	cmp	r3, #0
 800733c:	d107      	bne.n	800734e <HAL_ADC_ConfigChannel+0x5b6>
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	0e9b      	lsrs	r3, r3, #26
 8007344:	3301      	adds	r3, #1
 8007346:	069b      	lsls	r3, r3, #26
 8007348:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800734c:	e015      	b.n	800737a <HAL_ADC_ConfigChannel+0x5e2>
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007356:	fa93 f3a3 	rbit	r3, r3
 800735a:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800735c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800735e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8007360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007362:	2b00      	cmp	r3, #0
 8007364:	d101      	bne.n	800736a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8007366:	2320      	movs	r3, #32
 8007368:	e003      	b.n	8007372 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800736a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800736c:	fab3 f383 	clz	r3, r3
 8007370:	b2db      	uxtb	r3, r3
 8007372:	3301      	adds	r3, #1
 8007374:	069b      	lsls	r3, r3, #26
 8007376:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007382:	2b00      	cmp	r3, #0
 8007384:	d109      	bne.n	800739a <HAL_ADC_ConfigChannel+0x602>
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	0e9b      	lsrs	r3, r3, #26
 800738c:	3301      	adds	r3, #1
 800738e:	f003 031f 	and.w	r3, r3, #31
 8007392:	2101      	movs	r1, #1
 8007394:	fa01 f303 	lsl.w	r3, r1, r3
 8007398:	e017      	b.n	80073ca <HAL_ADC_ConfigChannel+0x632>
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073a0:	69fb      	ldr	r3, [r7, #28]
 80073a2:	fa93 f3a3 	rbit	r3, r3
 80073a6:	61bb      	str	r3, [r7, #24]
  return result;
 80073a8:	69bb      	ldr	r3, [r7, #24]
 80073aa:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80073ac:	6a3b      	ldr	r3, [r7, #32]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d101      	bne.n	80073b6 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80073b2:	2320      	movs	r3, #32
 80073b4:	e003      	b.n	80073be <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80073b6:	6a3b      	ldr	r3, [r7, #32]
 80073b8:	fab3 f383 	clz	r3, r3
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	3301      	adds	r3, #1
 80073c0:	f003 031f 	and.w	r3, r3, #31
 80073c4:	2101      	movs	r1, #1
 80073c6:	fa01 f303 	lsl.w	r3, r1, r3
 80073ca:	ea42 0103 	orr.w	r1, r2, r3
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10d      	bne.n	80073f6 <HAL_ADC_ConfigChannel+0x65e>
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	0e9b      	lsrs	r3, r3, #26
 80073e0:	3301      	adds	r3, #1
 80073e2:	f003 021f 	and.w	r2, r3, #31
 80073e6:	4613      	mov	r3, r2
 80073e8:	005b      	lsls	r3, r3, #1
 80073ea:	4413      	add	r3, r2
 80073ec:	3b1e      	subs	r3, #30
 80073ee:	051b      	lsls	r3, r3, #20
 80073f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80073f4:	e01e      	b.n	8007434 <HAL_ADC_ConfigChannel+0x69c>
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	fa93 f3a3 	rbit	r3, r3
 8007402:	60fb      	str	r3, [r7, #12]
  return result;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d104      	bne.n	8007418 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800740e:	2320      	movs	r3, #32
 8007410:	e006      	b.n	8007420 <HAL_ADC_ConfigChannel+0x688>
 8007412:	bf00      	nop
 8007414:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	fab3 f383 	clz	r3, r3
 800741e:	b2db      	uxtb	r3, r3
 8007420:	3301      	adds	r3, #1
 8007422:	f003 021f 	and.w	r2, r3, #31
 8007426:	4613      	mov	r3, r2
 8007428:	005b      	lsls	r3, r3, #1
 800742a:	4413      	add	r3, r2
 800742c:	3b1e      	subs	r3, #30
 800742e:	051b      	lsls	r3, r3, #20
 8007430:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007434:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8007436:	683a      	ldr	r2, [r7, #0]
 8007438:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800743a:	4619      	mov	r1, r3
 800743c:	f7ff f815 	bl	800646a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	4b3d      	ldr	r3, [pc, #244]	; (800753c <HAL_ADC_ConfigChannel+0x7a4>)
 8007446:	4013      	ands	r3, r2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d06c      	beq.n	8007526 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800744c:	483c      	ldr	r0, [pc, #240]	; (8007540 <HAL_ADC_ConfigChannel+0x7a8>)
 800744e:	f7fe ff57 	bl	8006300 <LL_ADC_GetCommonPathInternalCh>
 8007452:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a3a      	ldr	r2, [pc, #232]	; (8007544 <HAL_ADC_ConfigChannel+0x7ac>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d127      	bne.n	80074b0 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007460:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007464:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007468:	2b00      	cmp	r3, #0
 800746a:	d121      	bne.n	80074b0 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a35      	ldr	r2, [pc, #212]	; (8007548 <HAL_ADC_ConfigChannel+0x7b0>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d157      	bne.n	8007526 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007476:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800747a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800747e:	4619      	mov	r1, r3
 8007480:	482f      	ldr	r0, [pc, #188]	; (8007540 <HAL_ADC_ConfigChannel+0x7a8>)
 8007482:	f7fe ff2a 	bl	80062da <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007486:	4b31      	ldr	r3, [pc, #196]	; (800754c <HAL_ADC_ConfigChannel+0x7b4>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	099b      	lsrs	r3, r3, #6
 800748c:	4a30      	ldr	r2, [pc, #192]	; (8007550 <HAL_ADC_ConfigChannel+0x7b8>)
 800748e:	fba2 2303 	umull	r2, r3, r2, r3
 8007492:	099b      	lsrs	r3, r3, #6
 8007494:	1c5a      	adds	r2, r3, #1
 8007496:	4613      	mov	r3, r2
 8007498:	005b      	lsls	r3, r3, #1
 800749a:	4413      	add	r3, r2
 800749c:	009b      	lsls	r3, r3, #2
 800749e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80074a0:	e002      	b.n	80074a8 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	3b01      	subs	r3, #1
 80074a6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d1f9      	bne.n	80074a2 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80074ae:	e03a      	b.n	8007526 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a27      	ldr	r2, [pc, #156]	; (8007554 <HAL_ADC_ConfigChannel+0x7bc>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d113      	bne.n	80074e2 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80074ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80074be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d10d      	bne.n	80074e2 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a1f      	ldr	r2, [pc, #124]	; (8007548 <HAL_ADC_ConfigChannel+0x7b0>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d12a      	bne.n	8007526 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80074d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80074d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80074d8:	4619      	mov	r1, r3
 80074da:	4819      	ldr	r0, [pc, #100]	; (8007540 <HAL_ADC_ConfigChannel+0x7a8>)
 80074dc:	f7fe fefd 	bl	80062da <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80074e0:	e021      	b.n	8007526 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a1c      	ldr	r2, [pc, #112]	; (8007558 <HAL_ADC_ConfigChannel+0x7c0>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d11c      	bne.n	8007526 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80074ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80074f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d116      	bne.n	8007526 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a12      	ldr	r2, [pc, #72]	; (8007548 <HAL_ADC_ConfigChannel+0x7b0>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d111      	bne.n	8007526 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007502:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007506:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800750a:	4619      	mov	r1, r3
 800750c:	480c      	ldr	r0, [pc, #48]	; (8007540 <HAL_ADC_ConfigChannel+0x7a8>)
 800750e:	f7fe fee4 	bl	80062da <LL_ADC_SetCommonPathInternalCh>
 8007512:	e008      	b.n	8007526 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007518:	f043 0220 	orr.w	r2, r3, #32
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8007520:	2301      	movs	r3, #1
 8007522:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800752e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8007532:	4618      	mov	r0, r3
 8007534:	37d8      	adds	r7, #216	; 0xd8
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop
 800753c:	80080000 	.word	0x80080000
 8007540:	50040300 	.word	0x50040300
 8007544:	c7520000 	.word	0xc7520000
 8007548:	50040000 	.word	0x50040000
 800754c:	20000024 	.word	0x20000024
 8007550:	053e2d63 	.word	0x053e2d63
 8007554:	cb840000 	.word	0xcb840000
 8007558:	80000001 	.word	0x80000001

0800755c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b084      	sub	sp, #16
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007564:	2300      	movs	r3, #0
 8007566:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4618      	mov	r0, r3
 800756e:	f7ff f82d 	bl	80065cc <LL_ADC_IsEnabled>
 8007572:	4603      	mov	r3, r0
 8007574:	2b00      	cmp	r3, #0
 8007576:	d169      	bne.n	800764c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689a      	ldr	r2, [r3, #8]
 800757e:	4b36      	ldr	r3, [pc, #216]	; (8007658 <ADC_Enable+0xfc>)
 8007580:	4013      	ands	r3, r2
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00d      	beq.n	80075a2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800758a:	f043 0210 	orr.w	r2, r3, #16
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007596:	f043 0201 	orr.w	r2, r3, #1
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	e055      	b.n	800764e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4618      	mov	r0, r3
 80075a8:	f7fe fffc 	bl	80065a4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80075ac:	482b      	ldr	r0, [pc, #172]	; (800765c <ADC_Enable+0x100>)
 80075ae:	f7fe fea7 	bl	8006300 <LL_ADC_GetCommonPathInternalCh>
 80075b2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80075b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d013      	beq.n	80075e4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80075bc:	4b28      	ldr	r3, [pc, #160]	; (8007660 <ADC_Enable+0x104>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	099b      	lsrs	r3, r3, #6
 80075c2:	4a28      	ldr	r2, [pc, #160]	; (8007664 <ADC_Enable+0x108>)
 80075c4:	fba2 2303 	umull	r2, r3, r2, r3
 80075c8:	099b      	lsrs	r3, r3, #6
 80075ca:	1c5a      	adds	r2, r3, #1
 80075cc:	4613      	mov	r3, r2
 80075ce:	005b      	lsls	r3, r3, #1
 80075d0:	4413      	add	r3, r2
 80075d2:	009b      	lsls	r3, r3, #2
 80075d4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80075d6:	e002      	b.n	80075de <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	3b01      	subs	r3, #1
 80075dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d1f9      	bne.n	80075d8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80075e4:	f7fe fe36 	bl	8006254 <HAL_GetTick>
 80075e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80075ea:	e028      	b.n	800763e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7fe ffeb 	bl	80065cc <LL_ADC_IsEnabled>
 80075f6:	4603      	mov	r3, r0
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d104      	bne.n	8007606 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4618      	mov	r0, r3
 8007602:	f7fe ffcf 	bl	80065a4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007606:	f7fe fe25 	bl	8006254 <HAL_GetTick>
 800760a:	4602      	mov	r2, r0
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	1ad3      	subs	r3, r2, r3
 8007610:	2b02      	cmp	r3, #2
 8007612:	d914      	bls.n	800763e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f003 0301 	and.w	r3, r3, #1
 800761e:	2b01      	cmp	r3, #1
 8007620:	d00d      	beq.n	800763e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007626:	f043 0210 	orr.w	r2, r3, #16
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007632:	f043 0201 	orr.w	r2, r3, #1
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	e007      	b.n	800764e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f003 0301 	and.w	r3, r3, #1
 8007648:	2b01      	cmp	r3, #1
 800764a:	d1cf      	bne.n	80075ec <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800764c:	2300      	movs	r3, #0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3710      	adds	r7, #16
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	8000003f 	.word	0x8000003f
 800765c:	50040300 	.word	0x50040300
 8007660:	20000024 	.word	0x20000024
 8007664:	053e2d63 	.word	0x053e2d63

08007668 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007674:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800767a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800767e:	2b00      	cmp	r3, #0
 8007680:	d14b      	bne.n	800771a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007686:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f003 0308 	and.w	r3, r3, #8
 8007698:	2b00      	cmp	r3, #0
 800769a:	d021      	beq.n	80076e0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4618      	mov	r0, r3
 80076a2:	f7fe fe90 	bl	80063c6 <LL_ADC_REG_IsTriggerSourceSWStart>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d032      	beq.n	8007712 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	68db      	ldr	r3, [r3, #12]
 80076b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d12b      	bne.n	8007712 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d11f      	bne.n	8007712 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076d6:	f043 0201 	orr.w	r2, r3, #1
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	655a      	str	r2, [r3, #84]	; 0x54
 80076de:	e018      	b.n	8007712 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	f003 0302 	and.w	r3, r3, #2
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d111      	bne.n	8007712 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007702:	2b00      	cmp	r3, #0
 8007704:	d105      	bne.n	8007712 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800770a:	f043 0201 	orr.w	r2, r3, #1
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007712:	68f8      	ldr	r0, [r7, #12]
 8007714:	f7f9 fd68 	bl	80011e8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8007718:	e00e      	b.n	8007738 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800771e:	f003 0310 	and.w	r3, r3, #16
 8007722:	2b00      	cmp	r3, #0
 8007724:	d003      	beq.n	800772e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8007726:	68f8      	ldr	r0, [r7, #12]
 8007728:	f7ff fb2c 	bl	8006d84 <HAL_ADC_ErrorCallback>
}
 800772c:	e004      	b.n	8007738 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	4798      	blx	r3
}
 8007738:	bf00      	nop
 800773a:	3710      	adds	r7, #16
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}

08007740 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800774c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800774e:	68f8      	ldr	r0, [r7, #12]
 8007750:	f7ff fb04 	bl	8006d5c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007754:	bf00      	nop
 8007756:	3710      	adds	r7, #16
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}

0800775c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b084      	sub	sp, #16
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007768:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800776e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800777a:	f043 0204 	orr.w	r2, r3, #4
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007782:	68f8      	ldr	r0, [r7, #12]
 8007784:	f7ff fafe 	bl	8006d84 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007788:	bf00      	nop
 800778a:	3710      	adds	r7, #16
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8007798:	bf00      	nop
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80077ac:	bf00      	nop
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80077c0:	bf00      	nop
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80077d4:	bf00      	nop
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b083      	sub	sp, #12
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80077e8:	bf00      	nop
 80077ea:	370c      	adds	r7, #12
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr

080077f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b085      	sub	sp, #20
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f003 0307 	and.w	r3, r3, #7
 8007802:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007804:	4b0c      	ldr	r3, [pc, #48]	; (8007838 <__NVIC_SetPriorityGrouping+0x44>)
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800780a:	68ba      	ldr	r2, [r7, #8]
 800780c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007810:	4013      	ands	r3, r2
 8007812:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800781c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007820:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007826:	4a04      	ldr	r2, [pc, #16]	; (8007838 <__NVIC_SetPriorityGrouping+0x44>)
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	60d3      	str	r3, [r2, #12]
}
 800782c:	bf00      	nop
 800782e:	3714      	adds	r7, #20
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr
 8007838:	e000ed00 	.word	0xe000ed00

0800783c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800783c:	b480      	push	{r7}
 800783e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007840:	4b04      	ldr	r3, [pc, #16]	; (8007854 <__NVIC_GetPriorityGrouping+0x18>)
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	0a1b      	lsrs	r3, r3, #8
 8007846:	f003 0307 	and.w	r3, r3, #7
}
 800784a:	4618      	mov	r0, r3
 800784c:	46bd      	mov	sp, r7
 800784e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007852:	4770      	bx	lr
 8007854:	e000ed00 	.word	0xe000ed00

08007858 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007858:	b480      	push	{r7}
 800785a:	b083      	sub	sp, #12
 800785c:	af00      	add	r7, sp, #0
 800785e:	4603      	mov	r3, r0
 8007860:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007866:	2b00      	cmp	r3, #0
 8007868:	db0b      	blt.n	8007882 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800786a:	79fb      	ldrb	r3, [r7, #7]
 800786c:	f003 021f 	and.w	r2, r3, #31
 8007870:	4907      	ldr	r1, [pc, #28]	; (8007890 <__NVIC_EnableIRQ+0x38>)
 8007872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007876:	095b      	lsrs	r3, r3, #5
 8007878:	2001      	movs	r0, #1
 800787a:	fa00 f202 	lsl.w	r2, r0, r2
 800787e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007882:	bf00      	nop
 8007884:	370c      	adds	r7, #12
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr
 800788e:	bf00      	nop
 8007890:	e000e100 	.word	0xe000e100

08007894 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007894:	b480      	push	{r7}
 8007896:	b083      	sub	sp, #12
 8007898:	af00      	add	r7, sp, #0
 800789a:	4603      	mov	r3, r0
 800789c:	6039      	str	r1, [r7, #0]
 800789e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80078a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	db0a      	blt.n	80078be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	b2da      	uxtb	r2, r3
 80078ac:	490c      	ldr	r1, [pc, #48]	; (80078e0 <__NVIC_SetPriority+0x4c>)
 80078ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078b2:	0112      	lsls	r2, r2, #4
 80078b4:	b2d2      	uxtb	r2, r2
 80078b6:	440b      	add	r3, r1
 80078b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80078bc:	e00a      	b.n	80078d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	b2da      	uxtb	r2, r3
 80078c2:	4908      	ldr	r1, [pc, #32]	; (80078e4 <__NVIC_SetPriority+0x50>)
 80078c4:	79fb      	ldrb	r3, [r7, #7]
 80078c6:	f003 030f 	and.w	r3, r3, #15
 80078ca:	3b04      	subs	r3, #4
 80078cc:	0112      	lsls	r2, r2, #4
 80078ce:	b2d2      	uxtb	r2, r2
 80078d0:	440b      	add	r3, r1
 80078d2:	761a      	strb	r2, [r3, #24]
}
 80078d4:	bf00      	nop
 80078d6:	370c      	adds	r7, #12
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr
 80078e0:	e000e100 	.word	0xe000e100
 80078e4:	e000ed00 	.word	0xe000ed00

080078e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b089      	sub	sp, #36	; 0x24
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	60f8      	str	r0, [r7, #12]
 80078f0:	60b9      	str	r1, [r7, #8]
 80078f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f003 0307 	and.w	r3, r3, #7
 80078fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80078fc:	69fb      	ldr	r3, [r7, #28]
 80078fe:	f1c3 0307 	rsb	r3, r3, #7
 8007902:	2b04      	cmp	r3, #4
 8007904:	bf28      	it	cs
 8007906:	2304      	movcs	r3, #4
 8007908:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	3304      	adds	r3, #4
 800790e:	2b06      	cmp	r3, #6
 8007910:	d902      	bls.n	8007918 <NVIC_EncodePriority+0x30>
 8007912:	69fb      	ldr	r3, [r7, #28]
 8007914:	3b03      	subs	r3, #3
 8007916:	e000      	b.n	800791a <NVIC_EncodePriority+0x32>
 8007918:	2300      	movs	r3, #0
 800791a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800791c:	f04f 32ff 	mov.w	r2, #4294967295
 8007920:	69bb      	ldr	r3, [r7, #24]
 8007922:	fa02 f303 	lsl.w	r3, r2, r3
 8007926:	43da      	mvns	r2, r3
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	401a      	ands	r2, r3
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007930:	f04f 31ff 	mov.w	r1, #4294967295
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	fa01 f303 	lsl.w	r3, r1, r3
 800793a:	43d9      	mvns	r1, r3
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007940:	4313      	orrs	r3, r2
         );
}
 8007942:	4618      	mov	r0, r3
 8007944:	3724      	adds	r7, #36	; 0x24
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr
	...

08007950 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b082      	sub	sp, #8
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	3b01      	subs	r3, #1
 800795c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007960:	d301      	bcc.n	8007966 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007962:	2301      	movs	r3, #1
 8007964:	e00f      	b.n	8007986 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007966:	4a0a      	ldr	r2, [pc, #40]	; (8007990 <SysTick_Config+0x40>)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	3b01      	subs	r3, #1
 800796c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800796e:	210f      	movs	r1, #15
 8007970:	f04f 30ff 	mov.w	r0, #4294967295
 8007974:	f7ff ff8e 	bl	8007894 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007978:	4b05      	ldr	r3, [pc, #20]	; (8007990 <SysTick_Config+0x40>)
 800797a:	2200      	movs	r2, #0
 800797c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800797e:	4b04      	ldr	r3, [pc, #16]	; (8007990 <SysTick_Config+0x40>)
 8007980:	2207      	movs	r2, #7
 8007982:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007984:	2300      	movs	r3, #0
}
 8007986:	4618      	mov	r0, r3
 8007988:	3708      	adds	r7, #8
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}
 800798e:	bf00      	nop
 8007990:	e000e010 	.word	0xe000e010

08007994 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b082      	sub	sp, #8
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f7ff ff29 	bl	80077f4 <__NVIC_SetPriorityGrouping>
}
 80079a2:	bf00      	nop
 80079a4:	3708      	adds	r7, #8
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}

080079aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80079aa:	b580      	push	{r7, lr}
 80079ac:	b086      	sub	sp, #24
 80079ae:	af00      	add	r7, sp, #0
 80079b0:	4603      	mov	r3, r0
 80079b2:	60b9      	str	r1, [r7, #8]
 80079b4:	607a      	str	r2, [r7, #4]
 80079b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80079b8:	2300      	movs	r3, #0
 80079ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80079bc:	f7ff ff3e 	bl	800783c <__NVIC_GetPriorityGrouping>
 80079c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80079c2:	687a      	ldr	r2, [r7, #4]
 80079c4:	68b9      	ldr	r1, [r7, #8]
 80079c6:	6978      	ldr	r0, [r7, #20]
 80079c8:	f7ff ff8e 	bl	80078e8 <NVIC_EncodePriority>
 80079cc:	4602      	mov	r2, r0
 80079ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079d2:	4611      	mov	r1, r2
 80079d4:	4618      	mov	r0, r3
 80079d6:	f7ff ff5d 	bl	8007894 <__NVIC_SetPriority>
}
 80079da:	bf00      	nop
 80079dc:	3718      	adds	r7, #24
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}

080079e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80079e2:	b580      	push	{r7, lr}
 80079e4:	b082      	sub	sp, #8
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	4603      	mov	r3, r0
 80079ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80079ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079f0:	4618      	mov	r0, r3
 80079f2:	f7ff ff31 	bl	8007858 <__NVIC_EnableIRQ>
}
 80079f6:	bf00      	nop
 80079f8:	3708      	adds	r7, #8
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}

080079fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b082      	sub	sp, #8
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f7ff ffa2 	bl	8007950 <SysTick_Config>
 8007a0c:	4603      	mov	r3, r0
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3708      	adds	r7, #8
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}
	...

08007a18 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b085      	sub	sp, #20
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d101      	bne.n	8007a2a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	e098      	b.n	8007b5c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	461a      	mov	r2, r3
 8007a30:	4b4d      	ldr	r3, [pc, #308]	; (8007b68 <HAL_DMA_Init+0x150>)
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d80f      	bhi.n	8007a56 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	4b4b      	ldr	r3, [pc, #300]	; (8007b6c <HAL_DMA_Init+0x154>)
 8007a3e:	4413      	add	r3, r2
 8007a40:	4a4b      	ldr	r2, [pc, #300]	; (8007b70 <HAL_DMA_Init+0x158>)
 8007a42:	fba2 2303 	umull	r2, r3, r2, r3
 8007a46:	091b      	lsrs	r3, r3, #4
 8007a48:	009a      	lsls	r2, r3, #2
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4a48      	ldr	r2, [pc, #288]	; (8007b74 <HAL_DMA_Init+0x15c>)
 8007a52:	641a      	str	r2, [r3, #64]	; 0x40
 8007a54:	e00e      	b.n	8007a74 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	4b46      	ldr	r3, [pc, #280]	; (8007b78 <HAL_DMA_Init+0x160>)
 8007a5e:	4413      	add	r3, r2
 8007a60:	4a43      	ldr	r2, [pc, #268]	; (8007b70 <HAL_DMA_Init+0x158>)
 8007a62:	fba2 2303 	umull	r2, r3, r2, r3
 8007a66:	091b      	lsrs	r3, r3, #4
 8007a68:	009a      	lsls	r2, r3, #2
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4a42      	ldr	r2, [pc, #264]	; (8007b7c <HAL_DMA_Init+0x164>)
 8007a72:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2202      	movs	r2, #2
 8007a78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a8e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007a98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	691b      	ldr	r3, [r3, #16]
 8007a9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007aa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	699b      	ldr	r3, [r3, #24]
 8007aaa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007ab0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6a1b      	ldr	r3, [r3, #32]
 8007ab6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007ab8:	68fa      	ldr	r2, [r7, #12]
 8007aba:	4313      	orrs	r3, r2
 8007abc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	68fa      	ldr	r2, [r7, #12]
 8007ac4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007ace:	d039      	beq.n	8007b44 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ad4:	4a27      	ldr	r2, [pc, #156]	; (8007b74 <HAL_DMA_Init+0x15c>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d11a      	bne.n	8007b10 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007ada:	4b29      	ldr	r3, [pc, #164]	; (8007b80 <HAL_DMA_Init+0x168>)
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ae2:	f003 031c 	and.w	r3, r3, #28
 8007ae6:	210f      	movs	r1, #15
 8007ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8007aec:	43db      	mvns	r3, r3
 8007aee:	4924      	ldr	r1, [pc, #144]	; (8007b80 <HAL_DMA_Init+0x168>)
 8007af0:	4013      	ands	r3, r2
 8007af2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007af4:	4b22      	ldr	r3, [pc, #136]	; (8007b80 <HAL_DMA_Init+0x168>)
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6859      	ldr	r1, [r3, #4]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b00:	f003 031c 	and.w	r3, r3, #28
 8007b04:	fa01 f303 	lsl.w	r3, r1, r3
 8007b08:	491d      	ldr	r1, [pc, #116]	; (8007b80 <HAL_DMA_Init+0x168>)
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	600b      	str	r3, [r1, #0]
 8007b0e:	e019      	b.n	8007b44 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007b10:	4b1c      	ldr	r3, [pc, #112]	; (8007b84 <HAL_DMA_Init+0x16c>)
 8007b12:	681a      	ldr	r2, [r3, #0]
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b18:	f003 031c 	and.w	r3, r3, #28
 8007b1c:	210f      	movs	r1, #15
 8007b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8007b22:	43db      	mvns	r3, r3
 8007b24:	4917      	ldr	r1, [pc, #92]	; (8007b84 <HAL_DMA_Init+0x16c>)
 8007b26:	4013      	ands	r3, r2
 8007b28:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007b2a:	4b16      	ldr	r3, [pc, #88]	; (8007b84 <HAL_DMA_Init+0x16c>)
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6859      	ldr	r1, [r3, #4]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b36:	f003 031c 	and.w	r3, r3, #28
 8007b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8007b3e:	4911      	ldr	r1, [pc, #68]	; (8007b84 <HAL_DMA_Init+0x16c>)
 8007b40:	4313      	orrs	r3, r2
 8007b42:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2200      	movs	r2, #0
 8007b48:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2200      	movs	r2, #0
 8007b56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007b5a:	2300      	movs	r3, #0
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3714      	adds	r7, #20
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr
 8007b68:	40020407 	.word	0x40020407
 8007b6c:	bffdfff8 	.word	0xbffdfff8
 8007b70:	cccccccd 	.word	0xcccccccd
 8007b74:	40020000 	.word	0x40020000
 8007b78:	bffdfbf8 	.word	0xbffdfbf8
 8007b7c:	40020400 	.word	0x40020400
 8007b80:	400200a8 	.word	0x400200a8
 8007b84:	400204a8 	.word	0x400204a8

08007b88 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b086      	sub	sp, #24
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	607a      	str	r2, [r7, #4]
 8007b94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b96:	2300      	movs	r3, #0
 8007b98:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d101      	bne.n	8007ba8 <HAL_DMA_Start_IT+0x20>
 8007ba4:	2302      	movs	r3, #2
 8007ba6:	e04b      	b.n	8007c40 <HAL_DMA_Start_IT+0xb8>
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2201      	movs	r2, #1
 8007bac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d13a      	bne.n	8007c32 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2202      	movs	r2, #2
 8007bc0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f022 0201 	bic.w	r2, r2, #1
 8007bd8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	687a      	ldr	r2, [r7, #4]
 8007bde:	68b9      	ldr	r1, [r7, #8]
 8007be0:	68f8      	ldr	r0, [r7, #12]
 8007be2:	f000 f96b 	bl	8007ebc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d008      	beq.n	8007c00 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	681a      	ldr	r2, [r3, #0]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f042 020e 	orr.w	r2, r2, #14
 8007bfc:	601a      	str	r2, [r3, #0]
 8007bfe:	e00f      	b.n	8007c20 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f022 0204 	bic.w	r2, r2, #4
 8007c0e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	681a      	ldr	r2, [r3, #0]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f042 020a 	orr.w	r2, r2, #10
 8007c1e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f042 0201 	orr.w	r2, r2, #1
 8007c2e:	601a      	str	r2, [r3, #0]
 8007c30:	e005      	b.n	8007c3e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2200      	movs	r2, #0
 8007c36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007c3a:	2302      	movs	r3, #2
 8007c3c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007c3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3718      	adds	r7, #24
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b085      	sub	sp, #20
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c50:	2300      	movs	r3, #0
 8007c52:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	2b02      	cmp	r3, #2
 8007c5e:	d008      	beq.n	8007c72 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2204      	movs	r2, #4
 8007c64:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	e022      	b.n	8007cb8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f022 020e 	bic.w	r2, r2, #14
 8007c80:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	681a      	ldr	r2, [r3, #0]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f022 0201 	bic.w	r2, r2, #1
 8007c90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c96:	f003 021c 	and.w	r2, r3, #28
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c9e:	2101      	movs	r1, #1
 8007ca0:	fa01 f202 	lsl.w	r2, r1, r2
 8007ca4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2201      	movs	r2, #1
 8007caa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8007cb6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3714      	adds	r7, #20
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d005      	beq.n	8007ce8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2204      	movs	r2, #4
 8007ce0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	73fb      	strb	r3, [r7, #15]
 8007ce6:	e029      	b.n	8007d3c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	681a      	ldr	r2, [r3, #0]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f022 020e 	bic.w	r2, r2, #14
 8007cf6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f022 0201 	bic.w	r2, r2, #1
 8007d06:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d0c:	f003 021c 	and.w	r2, r3, #28
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d14:	2101      	movs	r1, #1
 8007d16:	fa01 f202 	lsl.w	r2, r1, r2
 8007d1a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2201      	movs	r2, #1
 8007d20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d003      	beq.n	8007d3c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	4798      	blx	r3
    }
  }
  return status;
 8007d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3710      	adds	r7, #16
 8007d42:	46bd      	mov	sp, r7
 8007d44:	bd80      	pop	{r7, pc}

08007d46 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007d46:	b580      	push	{r7, lr}
 8007d48:	b084      	sub	sp, #16
 8007d4a:	af00      	add	r7, sp, #0
 8007d4c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d62:	f003 031c 	and.w	r3, r3, #28
 8007d66:	2204      	movs	r2, #4
 8007d68:	409a      	lsls	r2, r3
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	4013      	ands	r3, r2
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d026      	beq.n	8007dc0 <HAL_DMA_IRQHandler+0x7a>
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	f003 0304 	and.w	r3, r3, #4
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d021      	beq.n	8007dc0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f003 0320 	and.w	r3, r3, #32
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d107      	bne.n	8007d9a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	681a      	ldr	r2, [r3, #0]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f022 0204 	bic.w	r2, r2, #4
 8007d98:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d9e:	f003 021c 	and.w	r2, r3, #28
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007da6:	2104      	movs	r1, #4
 8007da8:	fa01 f202 	lsl.w	r2, r1, r2
 8007dac:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d071      	beq.n	8007e9a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007dbe:	e06c      	b.n	8007e9a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dc4:	f003 031c 	and.w	r3, r3, #28
 8007dc8:	2202      	movs	r2, #2
 8007dca:	409a      	lsls	r2, r3
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	4013      	ands	r3, r2
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d02e      	beq.n	8007e32 <HAL_DMA_IRQHandler+0xec>
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	f003 0302 	and.w	r3, r3, #2
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d029      	beq.n	8007e32 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f003 0320 	and.w	r3, r3, #32
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d10b      	bne.n	8007e04 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f022 020a 	bic.w	r2, r2, #10
 8007dfa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e08:	f003 021c 	and.w	r2, r3, #28
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e10:	2102      	movs	r1, #2
 8007e12:	fa01 f202 	lsl.w	r2, r1, r2
 8007e16:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d038      	beq.n	8007e9a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007e30:	e033      	b.n	8007e9a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e36:	f003 031c 	and.w	r3, r3, #28
 8007e3a:	2208      	movs	r2, #8
 8007e3c:	409a      	lsls	r2, r3
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	4013      	ands	r3, r2
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d02a      	beq.n	8007e9c <HAL_DMA_IRQHandler+0x156>
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	f003 0308 	and.w	r3, r3, #8
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d025      	beq.n	8007e9c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f022 020e 	bic.w	r2, r2, #14
 8007e5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e64:	f003 021c 	and.w	r2, r3, #28
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e6c:	2101      	movs	r1, #1
 8007e6e:	fa01 f202 	lsl.w	r2, r1, r2
 8007e72:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2201      	movs	r2, #1
 8007e78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2201      	movs	r2, #1
 8007e7e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d004      	beq.n	8007e9c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007e9a:	bf00      	nop
 8007e9c:	bf00      	nop
}
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b083      	sub	sp, #12
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	370c      	adds	r7, #12
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b085      	sub	sp, #20
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	60b9      	str	r1, [r7, #8]
 8007ec6:	607a      	str	r2, [r7, #4]
 8007ec8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ece:	f003 021c 	and.w	r2, r3, #28
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ed6:	2101      	movs	r1, #1
 8007ed8:	fa01 f202 	lsl.w	r2, r1, r2
 8007edc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	683a      	ldr	r2, [r7, #0]
 8007ee4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	2b10      	cmp	r3, #16
 8007eec:	d108      	bne.n	8007f00 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	687a      	ldr	r2, [r7, #4]
 8007ef4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	68ba      	ldr	r2, [r7, #8]
 8007efc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007efe:	e007      	b.n	8007f10 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	68ba      	ldr	r2, [r7, #8]
 8007f06:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	60da      	str	r2, [r3, #12]
}
 8007f10:	bf00      	nop
 8007f12:	3714      	adds	r7, #20
 8007f14:	46bd      	mov	sp, r7
 8007f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1a:	4770      	bx	lr

08007f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b087      	sub	sp, #28
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007f26:	2300      	movs	r3, #0
 8007f28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007f2a:	e148      	b.n	80081be <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	681a      	ldr	r2, [r3, #0]
 8007f30:	2101      	movs	r1, #1
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	fa01 f303 	lsl.w	r3, r1, r3
 8007f38:	4013      	ands	r3, r2
 8007f3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	f000 813a 	beq.w	80081b8 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	f003 0303 	and.w	r3, r3, #3
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d005      	beq.n	8007f5c <HAL_GPIO_Init+0x40>
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	f003 0303 	and.w	r3, r3, #3
 8007f58:	2b02      	cmp	r3, #2
 8007f5a:	d130      	bne.n	8007fbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	005b      	lsls	r3, r3, #1
 8007f66:	2203      	movs	r2, #3
 8007f68:	fa02 f303 	lsl.w	r3, r2, r3
 8007f6c:	43db      	mvns	r3, r3
 8007f6e:	693a      	ldr	r2, [r7, #16]
 8007f70:	4013      	ands	r3, r2
 8007f72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	68da      	ldr	r2, [r3, #12]
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	005b      	lsls	r3, r3, #1
 8007f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f80:	693a      	ldr	r2, [r7, #16]
 8007f82:	4313      	orrs	r3, r2
 8007f84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	693a      	ldr	r2, [r7, #16]
 8007f8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007f92:	2201      	movs	r2, #1
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	fa02 f303 	lsl.w	r3, r2, r3
 8007f9a:	43db      	mvns	r3, r3
 8007f9c:	693a      	ldr	r2, [r7, #16]
 8007f9e:	4013      	ands	r3, r2
 8007fa0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	091b      	lsrs	r3, r3, #4
 8007fa8:	f003 0201 	and.w	r2, r3, #1
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb2:	693a      	ldr	r2, [r7, #16]
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	693a      	ldr	r2, [r7, #16]
 8007fbc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	f003 0303 	and.w	r3, r3, #3
 8007fc6:	2b03      	cmp	r3, #3
 8007fc8:	d017      	beq.n	8007ffa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	68db      	ldr	r3, [r3, #12]
 8007fce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	005b      	lsls	r3, r3, #1
 8007fd4:	2203      	movs	r2, #3
 8007fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fda:	43db      	mvns	r3, r3
 8007fdc:	693a      	ldr	r2, [r7, #16]
 8007fde:	4013      	ands	r3, r2
 8007fe0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	689a      	ldr	r2, [r3, #8]
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	005b      	lsls	r3, r3, #1
 8007fea:	fa02 f303 	lsl.w	r3, r2, r3
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	693a      	ldr	r2, [r7, #16]
 8007ff8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	f003 0303 	and.w	r3, r3, #3
 8008002:	2b02      	cmp	r3, #2
 8008004:	d123      	bne.n	800804e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	08da      	lsrs	r2, r3, #3
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	3208      	adds	r2, #8
 800800e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008012:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	f003 0307 	and.w	r3, r3, #7
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	220f      	movs	r2, #15
 800801e:	fa02 f303 	lsl.w	r3, r2, r3
 8008022:	43db      	mvns	r3, r3
 8008024:	693a      	ldr	r2, [r7, #16]
 8008026:	4013      	ands	r3, r2
 8008028:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	691a      	ldr	r2, [r3, #16]
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	f003 0307 	and.w	r3, r3, #7
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	fa02 f303 	lsl.w	r3, r2, r3
 800803a:	693a      	ldr	r2, [r7, #16]
 800803c:	4313      	orrs	r3, r2
 800803e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	08da      	lsrs	r2, r3, #3
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	3208      	adds	r2, #8
 8008048:	6939      	ldr	r1, [r7, #16]
 800804a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	005b      	lsls	r3, r3, #1
 8008058:	2203      	movs	r2, #3
 800805a:	fa02 f303 	lsl.w	r3, r2, r3
 800805e:	43db      	mvns	r3, r3
 8008060:	693a      	ldr	r2, [r7, #16]
 8008062:	4013      	ands	r3, r2
 8008064:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	685b      	ldr	r3, [r3, #4]
 800806a:	f003 0203 	and.w	r2, r3, #3
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	005b      	lsls	r3, r3, #1
 8008072:	fa02 f303 	lsl.w	r3, r2, r3
 8008076:	693a      	ldr	r2, [r7, #16]
 8008078:	4313      	orrs	r3, r2
 800807a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	693a      	ldr	r2, [r7, #16]
 8008080:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800808a:	2b00      	cmp	r3, #0
 800808c:	f000 8094 	beq.w	80081b8 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008090:	4b52      	ldr	r3, [pc, #328]	; (80081dc <HAL_GPIO_Init+0x2c0>)
 8008092:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008094:	4a51      	ldr	r2, [pc, #324]	; (80081dc <HAL_GPIO_Init+0x2c0>)
 8008096:	f043 0301 	orr.w	r3, r3, #1
 800809a:	6613      	str	r3, [r2, #96]	; 0x60
 800809c:	4b4f      	ldr	r3, [pc, #316]	; (80081dc <HAL_GPIO_Init+0x2c0>)
 800809e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080a0:	f003 0301 	and.w	r3, r3, #1
 80080a4:	60bb      	str	r3, [r7, #8]
 80080a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80080a8:	4a4d      	ldr	r2, [pc, #308]	; (80081e0 <HAL_GPIO_Init+0x2c4>)
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	089b      	lsrs	r3, r3, #2
 80080ae:	3302      	adds	r3, #2
 80080b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	f003 0303 	and.w	r3, r3, #3
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	220f      	movs	r2, #15
 80080c0:	fa02 f303 	lsl.w	r3, r2, r3
 80080c4:	43db      	mvns	r3, r3
 80080c6:	693a      	ldr	r2, [r7, #16]
 80080c8:	4013      	ands	r3, r2
 80080ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80080d2:	d00d      	beq.n	80080f0 <HAL_GPIO_Init+0x1d4>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	4a43      	ldr	r2, [pc, #268]	; (80081e4 <HAL_GPIO_Init+0x2c8>)
 80080d8:	4293      	cmp	r3, r2
 80080da:	d007      	beq.n	80080ec <HAL_GPIO_Init+0x1d0>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	4a42      	ldr	r2, [pc, #264]	; (80081e8 <HAL_GPIO_Init+0x2cc>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d101      	bne.n	80080e8 <HAL_GPIO_Init+0x1cc>
 80080e4:	2302      	movs	r3, #2
 80080e6:	e004      	b.n	80080f2 <HAL_GPIO_Init+0x1d6>
 80080e8:	2307      	movs	r3, #7
 80080ea:	e002      	b.n	80080f2 <HAL_GPIO_Init+0x1d6>
 80080ec:	2301      	movs	r3, #1
 80080ee:	e000      	b.n	80080f2 <HAL_GPIO_Init+0x1d6>
 80080f0:	2300      	movs	r3, #0
 80080f2:	697a      	ldr	r2, [r7, #20]
 80080f4:	f002 0203 	and.w	r2, r2, #3
 80080f8:	0092      	lsls	r2, r2, #2
 80080fa:	4093      	lsls	r3, r2
 80080fc:	693a      	ldr	r2, [r7, #16]
 80080fe:	4313      	orrs	r3, r2
 8008100:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008102:	4937      	ldr	r1, [pc, #220]	; (80081e0 <HAL_GPIO_Init+0x2c4>)
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	089b      	lsrs	r3, r3, #2
 8008108:	3302      	adds	r3, #2
 800810a:	693a      	ldr	r2, [r7, #16]
 800810c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008110:	4b36      	ldr	r3, [pc, #216]	; (80081ec <HAL_GPIO_Init+0x2d0>)
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	43db      	mvns	r3, r3
 800811a:	693a      	ldr	r2, [r7, #16]
 800811c:	4013      	ands	r3, r2
 800811e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008128:	2b00      	cmp	r3, #0
 800812a:	d003      	beq.n	8008134 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800812c:	693a      	ldr	r2, [r7, #16]
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	4313      	orrs	r3, r2
 8008132:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008134:	4a2d      	ldr	r2, [pc, #180]	; (80081ec <HAL_GPIO_Init+0x2d0>)
 8008136:	693b      	ldr	r3, [r7, #16]
 8008138:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800813a:	4b2c      	ldr	r3, [pc, #176]	; (80081ec <HAL_GPIO_Init+0x2d0>)
 800813c:	68db      	ldr	r3, [r3, #12]
 800813e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	43db      	mvns	r3, r3
 8008144:	693a      	ldr	r2, [r7, #16]
 8008146:	4013      	ands	r3, r2
 8008148:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008152:	2b00      	cmp	r3, #0
 8008154:	d003      	beq.n	800815e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8008156:	693a      	ldr	r2, [r7, #16]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	4313      	orrs	r3, r2
 800815c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800815e:	4a23      	ldr	r2, [pc, #140]	; (80081ec <HAL_GPIO_Init+0x2d0>)
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008164:	4b21      	ldr	r3, [pc, #132]	; (80081ec <HAL_GPIO_Init+0x2d0>)
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	43db      	mvns	r3, r3
 800816e:	693a      	ldr	r2, [r7, #16]
 8008170:	4013      	ands	r3, r2
 8008172:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800817c:	2b00      	cmp	r3, #0
 800817e:	d003      	beq.n	8008188 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8008180:	693a      	ldr	r2, [r7, #16]
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	4313      	orrs	r3, r2
 8008186:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008188:	4a18      	ldr	r2, [pc, #96]	; (80081ec <HAL_GPIO_Init+0x2d0>)
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800818e:	4b17      	ldr	r3, [pc, #92]	; (80081ec <HAL_GPIO_Init+0x2d0>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	43db      	mvns	r3, r3
 8008198:	693a      	ldr	r2, [r7, #16]
 800819a:	4013      	ands	r3, r2
 800819c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	685b      	ldr	r3, [r3, #4]
 80081a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d003      	beq.n	80081b2 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80081aa:	693a      	ldr	r2, [r7, #16]
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	4313      	orrs	r3, r2
 80081b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80081b2:	4a0e      	ldr	r2, [pc, #56]	; (80081ec <HAL_GPIO_Init+0x2d0>)
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	3301      	adds	r3, #1
 80081bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	681a      	ldr	r2, [r3, #0]
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	fa22 f303 	lsr.w	r3, r2, r3
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	f47f aeaf 	bne.w	8007f2c <HAL_GPIO_Init+0x10>
  }
}
 80081ce:	bf00      	nop
 80081d0:	bf00      	nop
 80081d2:	371c      	adds	r7, #28
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr
 80081dc:	40021000 	.word	0x40021000
 80081e0:	40010000 	.word	0x40010000
 80081e4:	48000400 	.word	0x48000400
 80081e8:	48000800 	.word	0x48000800
 80081ec:	40010400 	.word	0x40010400

080081f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b085      	sub	sp, #20
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
 80081f8:	460b      	mov	r3, r1
 80081fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	691a      	ldr	r2, [r3, #16]
 8008200:	887b      	ldrh	r3, [r7, #2]
 8008202:	4013      	ands	r3, r2
 8008204:	2b00      	cmp	r3, #0
 8008206:	d002      	beq.n	800820e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008208:	2301      	movs	r3, #1
 800820a:	73fb      	strb	r3, [r7, #15]
 800820c:	e001      	b.n	8008212 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800820e:	2300      	movs	r3, #0
 8008210:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008212:	7bfb      	ldrb	r3, [r7, #15]
}
 8008214:	4618      	mov	r0, r3
 8008216:	3714      	adds	r7, #20
 8008218:	46bd      	mov	sp, r7
 800821a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821e:	4770      	bx	lr

08008220 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008220:	b480      	push	{r7}
 8008222:	b083      	sub	sp, #12
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
 8008228:	460b      	mov	r3, r1
 800822a:	807b      	strh	r3, [r7, #2]
 800822c:	4613      	mov	r3, r2
 800822e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008230:	787b      	ldrb	r3, [r7, #1]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d003      	beq.n	800823e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008236:	887a      	ldrh	r2, [r7, #2]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800823c:	e002      	b.n	8008244 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800823e:	887a      	ldrh	r2, [r7, #2]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008244:	bf00      	nop
 8008246:	370c      	adds	r7, #12
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr

08008250 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b082      	sub	sp, #8
 8008254:	af00      	add	r7, sp, #0
 8008256:	4603      	mov	r3, r0
 8008258:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800825a:	4b08      	ldr	r3, [pc, #32]	; (800827c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800825c:	695a      	ldr	r2, [r3, #20]
 800825e:	88fb      	ldrh	r3, [r7, #6]
 8008260:	4013      	ands	r3, r2
 8008262:	2b00      	cmp	r3, #0
 8008264:	d006      	beq.n	8008274 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008266:	4a05      	ldr	r2, [pc, #20]	; (800827c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008268:	88fb      	ldrh	r3, [r7, #6]
 800826a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800826c:	88fb      	ldrh	r3, [r7, #6]
 800826e:	4618      	mov	r0, r3
 8008270:	f7f9 fa82 	bl	8001778 <HAL_GPIO_EXTI_Callback>
  }
}
 8008274:	bf00      	nop
 8008276:	3708      	adds	r7, #8
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}
 800827c:	40010400 	.word	0x40010400

08008280 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b082      	sub	sp, #8
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d101      	bne.n	8008292 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	e08d      	b.n	80083ae <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008298:	b2db      	uxtb	r3, r3
 800829a:	2b00      	cmp	r3, #0
 800829c:	d106      	bne.n	80082ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f7f9 f9a8 	bl	80015fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2224      	movs	r2, #36	; 0x24
 80082b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f022 0201 	bic.w	r2, r2, #1
 80082c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	685a      	ldr	r2, [r3, #4]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80082d0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	689a      	ldr	r2, [r3, #8]
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80082e0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	68db      	ldr	r3, [r3, #12]
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d107      	bne.n	80082fa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	689a      	ldr	r2, [r3, #8]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80082f6:	609a      	str	r2, [r3, #8]
 80082f8:	e006      	b.n	8008308 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	689a      	ldr	r2, [r3, #8]
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008306:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	68db      	ldr	r3, [r3, #12]
 800830c:	2b02      	cmp	r3, #2
 800830e:	d108      	bne.n	8008322 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	685a      	ldr	r2, [r3, #4]
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800831e:	605a      	str	r2, [r3, #4]
 8008320:	e007      	b.n	8008332 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	685a      	ldr	r2, [r3, #4]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008330:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	687a      	ldr	r2, [r7, #4]
 800833a:	6812      	ldr	r2, [r2, #0]
 800833c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008340:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008344:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	68da      	ldr	r2, [r3, #12]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008354:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	691a      	ldr	r2, [r3, #16]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	695b      	ldr	r3, [r3, #20]
 800835e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	699b      	ldr	r3, [r3, #24]
 8008366:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	430a      	orrs	r2, r1
 800836e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	69d9      	ldr	r1, [r3, #28]
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6a1a      	ldr	r2, [r3, #32]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	430a      	orrs	r2, r1
 800837e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	681a      	ldr	r2, [r3, #0]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f042 0201 	orr.w	r2, r2, #1
 800838e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2200      	movs	r2, #0
 8008394:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2220      	movs	r2, #32
 800839a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2200      	movs	r2, #0
 80083a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80083ac:	2300      	movs	r3, #0
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3708      	adds	r7, #8
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
	...

080083b8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b088      	sub	sp, #32
 80083bc:	af02      	add	r7, sp, #8
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	4608      	mov	r0, r1
 80083c2:	4611      	mov	r1, r2
 80083c4:	461a      	mov	r2, r3
 80083c6:	4603      	mov	r3, r0
 80083c8:	817b      	strh	r3, [r7, #10]
 80083ca:	460b      	mov	r3, r1
 80083cc:	813b      	strh	r3, [r7, #8]
 80083ce:	4613      	mov	r3, r2
 80083d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80083d8:	b2db      	uxtb	r3, r3
 80083da:	2b20      	cmp	r3, #32
 80083dc:	f040 80f9 	bne.w	80085d2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80083e0:	6a3b      	ldr	r3, [r7, #32]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d002      	beq.n	80083ec <HAL_I2C_Mem_Write+0x34>
 80083e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d105      	bne.n	80083f8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80083f2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80083f4:	2301      	movs	r3, #1
 80083f6:	e0ed      	b.n	80085d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80083fe:	2b01      	cmp	r3, #1
 8008400:	d101      	bne.n	8008406 <HAL_I2C_Mem_Write+0x4e>
 8008402:	2302      	movs	r3, #2
 8008404:	e0e6      	b.n	80085d4 <HAL_I2C_Mem_Write+0x21c>
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	2201      	movs	r2, #1
 800840a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800840e:	f7fd ff21 	bl	8006254 <HAL_GetTick>
 8008412:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	9300      	str	r3, [sp, #0]
 8008418:	2319      	movs	r3, #25
 800841a:	2201      	movs	r2, #1
 800841c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008420:	68f8      	ldr	r0, [r7, #12]
 8008422:	f000 f955 	bl	80086d0 <I2C_WaitOnFlagUntilTimeout>
 8008426:	4603      	mov	r3, r0
 8008428:	2b00      	cmp	r3, #0
 800842a:	d001      	beq.n	8008430 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800842c:	2301      	movs	r3, #1
 800842e:	e0d1      	b.n	80085d4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	2221      	movs	r2, #33	; 0x21
 8008434:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	2240      	movs	r2, #64	; 0x40
 800843c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2200      	movs	r2, #0
 8008444:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	6a3a      	ldr	r2, [r7, #32]
 800844a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008450:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008458:	88f8      	ldrh	r0, [r7, #6]
 800845a:	893a      	ldrh	r2, [r7, #8]
 800845c:	8979      	ldrh	r1, [r7, #10]
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	9301      	str	r3, [sp, #4]
 8008462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008464:	9300      	str	r3, [sp, #0]
 8008466:	4603      	mov	r3, r0
 8008468:	68f8      	ldr	r0, [r7, #12]
 800846a:	f000 f8b9 	bl	80085e0 <I2C_RequestMemoryWrite>
 800846e:	4603      	mov	r3, r0
 8008470:	2b00      	cmp	r3, #0
 8008472:	d005      	beq.n	8008480 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2200      	movs	r2, #0
 8008478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800847c:	2301      	movs	r3, #1
 800847e:	e0a9      	b.n	80085d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008484:	b29b      	uxth	r3, r3
 8008486:	2bff      	cmp	r3, #255	; 0xff
 8008488:	d90e      	bls.n	80084a8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	22ff      	movs	r2, #255	; 0xff
 800848e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008494:	b2da      	uxtb	r2, r3
 8008496:	8979      	ldrh	r1, [r7, #10]
 8008498:	2300      	movs	r3, #0
 800849a:	9300      	str	r3, [sp, #0]
 800849c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80084a0:	68f8      	ldr	r0, [r7, #12]
 80084a2:	f000 facf 	bl	8008a44 <I2C_TransferConfig>
 80084a6:	e00f      	b.n	80084c8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084ac:	b29a      	uxth	r2, r3
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084b6:	b2da      	uxtb	r2, r3
 80084b8:	8979      	ldrh	r1, [r7, #10]
 80084ba:	2300      	movs	r3, #0
 80084bc:	9300      	str	r3, [sp, #0]
 80084be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80084c2:	68f8      	ldr	r0, [r7, #12]
 80084c4:	f000 fabe 	bl	8008a44 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80084c8:	697a      	ldr	r2, [r7, #20]
 80084ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80084cc:	68f8      	ldr	r0, [r7, #12]
 80084ce:	f000 f94e 	bl	800876e <I2C_WaitOnTXISFlagUntilTimeout>
 80084d2:	4603      	mov	r3, r0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d001      	beq.n	80084dc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80084d8:	2301      	movs	r3, #1
 80084da:	e07b      	b.n	80085d4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084e0:	781a      	ldrb	r2, [r3, #0]
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ec:	1c5a      	adds	r2, r3, #1
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	3b01      	subs	r3, #1
 80084fa:	b29a      	uxth	r2, r3
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008504:	3b01      	subs	r3, #1
 8008506:	b29a      	uxth	r2, r3
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008510:	b29b      	uxth	r3, r3
 8008512:	2b00      	cmp	r3, #0
 8008514:	d034      	beq.n	8008580 <HAL_I2C_Mem_Write+0x1c8>
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800851a:	2b00      	cmp	r3, #0
 800851c:	d130      	bne.n	8008580 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	9300      	str	r3, [sp, #0]
 8008522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008524:	2200      	movs	r2, #0
 8008526:	2180      	movs	r1, #128	; 0x80
 8008528:	68f8      	ldr	r0, [r7, #12]
 800852a:	f000 f8d1 	bl	80086d0 <I2C_WaitOnFlagUntilTimeout>
 800852e:	4603      	mov	r3, r0
 8008530:	2b00      	cmp	r3, #0
 8008532:	d001      	beq.n	8008538 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008534:	2301      	movs	r3, #1
 8008536:	e04d      	b.n	80085d4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800853c:	b29b      	uxth	r3, r3
 800853e:	2bff      	cmp	r3, #255	; 0xff
 8008540:	d90e      	bls.n	8008560 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	22ff      	movs	r2, #255	; 0xff
 8008546:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800854c:	b2da      	uxtb	r2, r3
 800854e:	8979      	ldrh	r1, [r7, #10]
 8008550:	2300      	movs	r3, #0
 8008552:	9300      	str	r3, [sp, #0]
 8008554:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008558:	68f8      	ldr	r0, [r7, #12]
 800855a:	f000 fa73 	bl	8008a44 <I2C_TransferConfig>
 800855e:	e00f      	b.n	8008580 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008564:	b29a      	uxth	r2, r3
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800856e:	b2da      	uxtb	r2, r3
 8008570:	8979      	ldrh	r1, [r7, #10]
 8008572:	2300      	movs	r3, #0
 8008574:	9300      	str	r3, [sp, #0]
 8008576:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800857a:	68f8      	ldr	r0, [r7, #12]
 800857c:	f000 fa62 	bl	8008a44 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008584:	b29b      	uxth	r3, r3
 8008586:	2b00      	cmp	r3, #0
 8008588:	d19e      	bne.n	80084c8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800858a:	697a      	ldr	r2, [r7, #20]
 800858c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800858e:	68f8      	ldr	r0, [r7, #12]
 8008590:	f000 f934 	bl	80087fc <I2C_WaitOnSTOPFlagUntilTimeout>
 8008594:	4603      	mov	r3, r0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d001      	beq.n	800859e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	e01a      	b.n	80085d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	2220      	movs	r2, #32
 80085a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	6859      	ldr	r1, [r3, #4]
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	4b0a      	ldr	r3, [pc, #40]	; (80085dc <HAL_I2C_Mem_Write+0x224>)
 80085b2:	400b      	ands	r3, r1
 80085b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2220      	movs	r2, #32
 80085ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2200      	movs	r2, #0
 80085ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80085ce:	2300      	movs	r3, #0
 80085d0:	e000      	b.n	80085d4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80085d2:	2302      	movs	r3, #2
  }
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3718      	adds	r7, #24
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}
 80085dc:	fe00e800 	.word	0xfe00e800

080085e0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b086      	sub	sp, #24
 80085e4:	af02      	add	r7, sp, #8
 80085e6:	60f8      	str	r0, [r7, #12]
 80085e8:	4608      	mov	r0, r1
 80085ea:	4611      	mov	r1, r2
 80085ec:	461a      	mov	r2, r3
 80085ee:	4603      	mov	r3, r0
 80085f0:	817b      	strh	r3, [r7, #10]
 80085f2:	460b      	mov	r3, r1
 80085f4:	813b      	strh	r3, [r7, #8]
 80085f6:	4613      	mov	r3, r2
 80085f8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80085fa:	88fb      	ldrh	r3, [r7, #6]
 80085fc:	b2da      	uxtb	r2, r3
 80085fe:	8979      	ldrh	r1, [r7, #10]
 8008600:	4b20      	ldr	r3, [pc, #128]	; (8008684 <I2C_RequestMemoryWrite+0xa4>)
 8008602:	9300      	str	r3, [sp, #0]
 8008604:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008608:	68f8      	ldr	r0, [r7, #12]
 800860a:	f000 fa1b 	bl	8008a44 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800860e:	69fa      	ldr	r2, [r7, #28]
 8008610:	69b9      	ldr	r1, [r7, #24]
 8008612:	68f8      	ldr	r0, [r7, #12]
 8008614:	f000 f8ab 	bl	800876e <I2C_WaitOnTXISFlagUntilTimeout>
 8008618:	4603      	mov	r3, r0
 800861a:	2b00      	cmp	r3, #0
 800861c:	d001      	beq.n	8008622 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	e02c      	b.n	800867c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008622:	88fb      	ldrh	r3, [r7, #6]
 8008624:	2b01      	cmp	r3, #1
 8008626:	d105      	bne.n	8008634 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008628:	893b      	ldrh	r3, [r7, #8]
 800862a:	b2da      	uxtb	r2, r3
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	629a      	str	r2, [r3, #40]	; 0x28
 8008632:	e015      	b.n	8008660 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008634:	893b      	ldrh	r3, [r7, #8]
 8008636:	0a1b      	lsrs	r3, r3, #8
 8008638:	b29b      	uxth	r3, r3
 800863a:	b2da      	uxtb	r2, r3
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008642:	69fa      	ldr	r2, [r7, #28]
 8008644:	69b9      	ldr	r1, [r7, #24]
 8008646:	68f8      	ldr	r0, [r7, #12]
 8008648:	f000 f891 	bl	800876e <I2C_WaitOnTXISFlagUntilTimeout>
 800864c:	4603      	mov	r3, r0
 800864e:	2b00      	cmp	r3, #0
 8008650:	d001      	beq.n	8008656 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008652:	2301      	movs	r3, #1
 8008654:	e012      	b.n	800867c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008656:	893b      	ldrh	r3, [r7, #8]
 8008658:	b2da      	uxtb	r2, r3
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008660:	69fb      	ldr	r3, [r7, #28]
 8008662:	9300      	str	r3, [sp, #0]
 8008664:	69bb      	ldr	r3, [r7, #24]
 8008666:	2200      	movs	r2, #0
 8008668:	2180      	movs	r1, #128	; 0x80
 800866a:	68f8      	ldr	r0, [r7, #12]
 800866c:	f000 f830 	bl	80086d0 <I2C_WaitOnFlagUntilTimeout>
 8008670:	4603      	mov	r3, r0
 8008672:	2b00      	cmp	r3, #0
 8008674:	d001      	beq.n	800867a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008676:	2301      	movs	r3, #1
 8008678:	e000      	b.n	800867c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800867a:	2300      	movs	r3, #0
}
 800867c:	4618      	mov	r0, r3
 800867e:	3710      	adds	r7, #16
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}
 8008684:	80002000 	.word	0x80002000

08008688 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	699b      	ldr	r3, [r3, #24]
 8008696:	f003 0302 	and.w	r3, r3, #2
 800869a:	2b02      	cmp	r3, #2
 800869c:	d103      	bne.n	80086a6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	2200      	movs	r2, #0
 80086a4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	699b      	ldr	r3, [r3, #24]
 80086ac:	f003 0301 	and.w	r3, r3, #1
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d007      	beq.n	80086c4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	699a      	ldr	r2, [r3, #24]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f042 0201 	orr.w	r2, r2, #1
 80086c2:	619a      	str	r2, [r3, #24]
  }
}
 80086c4:	bf00      	nop
 80086c6:	370c      	adds	r7, #12
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b084      	sub	sp, #16
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	60f8      	str	r0, [r7, #12]
 80086d8:	60b9      	str	r1, [r7, #8]
 80086da:	603b      	str	r3, [r7, #0]
 80086dc:	4613      	mov	r3, r2
 80086de:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80086e0:	e031      	b.n	8008746 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086e8:	d02d      	beq.n	8008746 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086ea:	f7fd fdb3 	bl	8006254 <HAL_GetTick>
 80086ee:	4602      	mov	r2, r0
 80086f0:	69bb      	ldr	r3, [r7, #24]
 80086f2:	1ad3      	subs	r3, r2, r3
 80086f4:	683a      	ldr	r2, [r7, #0]
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d302      	bcc.n	8008700 <I2C_WaitOnFlagUntilTimeout+0x30>
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d122      	bne.n	8008746 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	699a      	ldr	r2, [r3, #24]
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	4013      	ands	r3, r2
 800870a:	68ba      	ldr	r2, [r7, #8]
 800870c:	429a      	cmp	r2, r3
 800870e:	bf0c      	ite	eq
 8008710:	2301      	moveq	r3, #1
 8008712:	2300      	movne	r3, #0
 8008714:	b2db      	uxtb	r3, r3
 8008716:	461a      	mov	r2, r3
 8008718:	79fb      	ldrb	r3, [r7, #7]
 800871a:	429a      	cmp	r2, r3
 800871c:	d113      	bne.n	8008746 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008722:	f043 0220 	orr.w	r2, r3, #32
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2220      	movs	r2, #32
 800872e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	2200      	movs	r2, #0
 8008736:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2200      	movs	r2, #0
 800873e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8008742:	2301      	movs	r3, #1
 8008744:	e00f      	b.n	8008766 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	699a      	ldr	r2, [r3, #24]
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	4013      	ands	r3, r2
 8008750:	68ba      	ldr	r2, [r7, #8]
 8008752:	429a      	cmp	r2, r3
 8008754:	bf0c      	ite	eq
 8008756:	2301      	moveq	r3, #1
 8008758:	2300      	movne	r3, #0
 800875a:	b2db      	uxtb	r3, r3
 800875c:	461a      	mov	r2, r3
 800875e:	79fb      	ldrb	r3, [r7, #7]
 8008760:	429a      	cmp	r2, r3
 8008762:	d0be      	beq.n	80086e2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008764:	2300      	movs	r3, #0
}
 8008766:	4618      	mov	r0, r3
 8008768:	3710      	adds	r7, #16
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}

0800876e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800876e:	b580      	push	{r7, lr}
 8008770:	b084      	sub	sp, #16
 8008772:	af00      	add	r7, sp, #0
 8008774:	60f8      	str	r0, [r7, #12]
 8008776:	60b9      	str	r1, [r7, #8]
 8008778:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800877a:	e033      	b.n	80087e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800877c:	687a      	ldr	r2, [r7, #4]
 800877e:	68b9      	ldr	r1, [r7, #8]
 8008780:	68f8      	ldr	r0, [r7, #12]
 8008782:	f000 f87f 	bl	8008884 <I2C_IsErrorOccurred>
 8008786:	4603      	mov	r3, r0
 8008788:	2b00      	cmp	r3, #0
 800878a:	d001      	beq.n	8008790 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800878c:	2301      	movs	r3, #1
 800878e:	e031      	b.n	80087f4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008796:	d025      	beq.n	80087e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008798:	f7fd fd5c 	bl	8006254 <HAL_GetTick>
 800879c:	4602      	mov	r2, r0
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	1ad3      	subs	r3, r2, r3
 80087a2:	68ba      	ldr	r2, [r7, #8]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d302      	bcc.n	80087ae <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d11a      	bne.n	80087e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	699b      	ldr	r3, [r3, #24]
 80087b4:	f003 0302 	and.w	r3, r3, #2
 80087b8:	2b02      	cmp	r3, #2
 80087ba:	d013      	beq.n	80087e4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087c0:	f043 0220 	orr.w	r2, r3, #32
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	2220      	movs	r2, #32
 80087cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2200      	movs	r2, #0
 80087d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	2200      	movs	r2, #0
 80087dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80087e0:	2301      	movs	r3, #1
 80087e2:	e007      	b.n	80087f4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	699b      	ldr	r3, [r3, #24]
 80087ea:	f003 0302 	and.w	r3, r3, #2
 80087ee:	2b02      	cmp	r3, #2
 80087f0:	d1c4      	bne.n	800877c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80087f2:	2300      	movs	r3, #0
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3710      	adds	r7, #16
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b084      	sub	sp, #16
 8008800:	af00      	add	r7, sp, #0
 8008802:	60f8      	str	r0, [r7, #12]
 8008804:	60b9      	str	r1, [r7, #8]
 8008806:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008808:	e02f      	b.n	800886a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	68b9      	ldr	r1, [r7, #8]
 800880e:	68f8      	ldr	r0, [r7, #12]
 8008810:	f000 f838 	bl	8008884 <I2C_IsErrorOccurred>
 8008814:	4603      	mov	r3, r0
 8008816:	2b00      	cmp	r3, #0
 8008818:	d001      	beq.n	800881e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800881a:	2301      	movs	r3, #1
 800881c:	e02d      	b.n	800887a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800881e:	f7fd fd19 	bl	8006254 <HAL_GetTick>
 8008822:	4602      	mov	r2, r0
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	1ad3      	subs	r3, r2, r3
 8008828:	68ba      	ldr	r2, [r7, #8]
 800882a:	429a      	cmp	r2, r3
 800882c:	d302      	bcc.n	8008834 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d11a      	bne.n	800886a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	699b      	ldr	r3, [r3, #24]
 800883a:	f003 0320 	and.w	r3, r3, #32
 800883e:	2b20      	cmp	r3, #32
 8008840:	d013      	beq.n	800886a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008846:	f043 0220 	orr.w	r2, r3, #32
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	2220      	movs	r2, #32
 8008852:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	2200      	movs	r2, #0
 800885a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2200      	movs	r2, #0
 8008862:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	e007      	b.n	800887a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	699b      	ldr	r3, [r3, #24]
 8008870:	f003 0320 	and.w	r3, r3, #32
 8008874:	2b20      	cmp	r3, #32
 8008876:	d1c8      	bne.n	800880a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008878:	2300      	movs	r3, #0
}
 800887a:	4618      	mov	r0, r3
 800887c:	3710      	adds	r7, #16
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}
	...

08008884 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b08a      	sub	sp, #40	; 0x28
 8008888:	af00      	add	r7, sp, #0
 800888a:	60f8      	str	r0, [r7, #12]
 800888c:	60b9      	str	r1, [r7, #8]
 800888e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008890:	2300      	movs	r3, #0
 8008892:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	699b      	ldr	r3, [r3, #24]
 800889c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800889e:	2300      	movs	r3, #0
 80088a0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80088a6:	69bb      	ldr	r3, [r7, #24]
 80088a8:	f003 0310 	and.w	r3, r3, #16
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d068      	beq.n	8008982 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	2210      	movs	r2, #16
 80088b6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80088b8:	e049      	b.n	800894e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088c0:	d045      	beq.n	800894e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80088c2:	f7fd fcc7 	bl	8006254 <HAL_GetTick>
 80088c6:	4602      	mov	r2, r0
 80088c8:	69fb      	ldr	r3, [r7, #28]
 80088ca:	1ad3      	subs	r3, r2, r3
 80088cc:	68ba      	ldr	r2, [r7, #8]
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d302      	bcc.n	80088d8 <I2C_IsErrorOccurred+0x54>
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d13a      	bne.n	800894e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	685b      	ldr	r3, [r3, #4]
 80088de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80088e2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80088ea:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	699b      	ldr	r3, [r3, #24]
 80088f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80088f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088fa:	d121      	bne.n	8008940 <I2C_IsErrorOccurred+0xbc>
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008902:	d01d      	beq.n	8008940 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008904:	7cfb      	ldrb	r3, [r7, #19]
 8008906:	2b20      	cmp	r3, #32
 8008908:	d01a      	beq.n	8008940 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	685a      	ldr	r2, [r3, #4]
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008918:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800891a:	f7fd fc9b 	bl	8006254 <HAL_GetTick>
 800891e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008920:	e00e      	b.n	8008940 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008922:	f7fd fc97 	bl	8006254 <HAL_GetTick>
 8008926:	4602      	mov	r2, r0
 8008928:	69fb      	ldr	r3, [r7, #28]
 800892a:	1ad3      	subs	r3, r2, r3
 800892c:	2b19      	cmp	r3, #25
 800892e:	d907      	bls.n	8008940 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008930:	6a3b      	ldr	r3, [r7, #32]
 8008932:	f043 0320 	orr.w	r3, r3, #32
 8008936:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800893e:	e006      	b.n	800894e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	699b      	ldr	r3, [r3, #24]
 8008946:	f003 0320 	and.w	r3, r3, #32
 800894a:	2b20      	cmp	r3, #32
 800894c:	d1e9      	bne.n	8008922 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	699b      	ldr	r3, [r3, #24]
 8008954:	f003 0320 	and.w	r3, r3, #32
 8008958:	2b20      	cmp	r3, #32
 800895a:	d003      	beq.n	8008964 <I2C_IsErrorOccurred+0xe0>
 800895c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008960:	2b00      	cmp	r3, #0
 8008962:	d0aa      	beq.n	80088ba <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008964:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008968:	2b00      	cmp	r3, #0
 800896a:	d103      	bne.n	8008974 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	2220      	movs	r2, #32
 8008972:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008974:	6a3b      	ldr	r3, [r7, #32]
 8008976:	f043 0304 	orr.w	r3, r3, #4
 800897a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800897c:	2301      	movs	r3, #1
 800897e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	699b      	ldr	r3, [r3, #24]
 8008988:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800898a:	69bb      	ldr	r3, [r7, #24]
 800898c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008990:	2b00      	cmp	r3, #0
 8008992:	d00b      	beq.n	80089ac <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008994:	6a3b      	ldr	r3, [r7, #32]
 8008996:	f043 0301 	orr.w	r3, r3, #1
 800899a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80089a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80089a6:	2301      	movs	r3, #1
 80089a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80089ac:	69bb      	ldr	r3, [r7, #24]
 80089ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d00b      	beq.n	80089ce <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80089b6:	6a3b      	ldr	r3, [r7, #32]
 80089b8:	f043 0308 	orr.w	r3, r3, #8
 80089bc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80089c6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d00b      	beq.n	80089f0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80089d8:	6a3b      	ldr	r3, [r7, #32]
 80089da:	f043 0302 	orr.w	r3, r3, #2
 80089de:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80089e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80089f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d01c      	beq.n	8008a32 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80089f8:	68f8      	ldr	r0, [r7, #12]
 80089fa:	f7ff fe45 	bl	8008688 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	6859      	ldr	r1, [r3, #4]
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681a      	ldr	r2, [r3, #0]
 8008a08:	4b0d      	ldr	r3, [pc, #52]	; (8008a40 <I2C_IsErrorOccurred+0x1bc>)
 8008a0a:	400b      	ands	r3, r1
 8008a0c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a12:	6a3b      	ldr	r3, [r7, #32]
 8008a14:	431a      	orrs	r2, r3
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2220      	movs	r2, #32
 8008a1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	2200      	movs	r2, #0
 8008a26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8008a32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3728      	adds	r7, #40	; 0x28
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	bd80      	pop	{r7, pc}
 8008a3e:	bf00      	nop
 8008a40:	fe00e800 	.word	0xfe00e800

08008a44 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b087      	sub	sp, #28
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	607b      	str	r3, [r7, #4]
 8008a4e:	460b      	mov	r3, r1
 8008a50:	817b      	strh	r3, [r7, #10]
 8008a52:	4613      	mov	r3, r2
 8008a54:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a56:	897b      	ldrh	r3, [r7, #10]
 8008a58:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008a5c:	7a7b      	ldrb	r3, [r7, #9]
 8008a5e:	041b      	lsls	r3, r3, #16
 8008a60:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a64:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008a6a:	6a3b      	ldr	r3, [r7, #32]
 8008a6c:	4313      	orrs	r3, r2
 8008a6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008a72:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	685a      	ldr	r2, [r3, #4]
 8008a7a:	6a3b      	ldr	r3, [r7, #32]
 8008a7c:	0d5b      	lsrs	r3, r3, #21
 8008a7e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008a82:	4b08      	ldr	r3, [pc, #32]	; (8008aa4 <I2C_TransferConfig+0x60>)
 8008a84:	430b      	orrs	r3, r1
 8008a86:	43db      	mvns	r3, r3
 8008a88:	ea02 0103 	and.w	r1, r2, r3
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	697a      	ldr	r2, [r7, #20]
 8008a92:	430a      	orrs	r2, r1
 8008a94:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008a96:	bf00      	nop
 8008a98:	371c      	adds	r7, #28
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa0:	4770      	bx	lr
 8008aa2:	bf00      	nop
 8008aa4:	03ff63ff 	.word	0x03ff63ff

08008aa8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b083      	sub	sp, #12
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
 8008ab0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ab8:	b2db      	uxtb	r3, r3
 8008aba:	2b20      	cmp	r3, #32
 8008abc:	d138      	bne.n	8008b30 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	d101      	bne.n	8008acc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008ac8:	2302      	movs	r3, #2
 8008aca:	e032      	b.n	8008b32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2224      	movs	r2, #36	; 0x24
 8008ad8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	681a      	ldr	r2, [r3, #0]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f022 0201 	bic.w	r2, r2, #1
 8008aea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008afa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	6819      	ldr	r1, [r3, #0]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	683a      	ldr	r2, [r7, #0]
 8008b08:	430a      	orrs	r2, r1
 8008b0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	681a      	ldr	r2, [r3, #0]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f042 0201 	orr.w	r2, r2, #1
 8008b1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2220      	movs	r2, #32
 8008b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2200      	movs	r2, #0
 8008b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	e000      	b.n	8008b32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008b30:	2302      	movs	r3, #2
  }
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	370c      	adds	r7, #12
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr

08008b3e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008b3e:	b480      	push	{r7}
 8008b40:	b085      	sub	sp, #20
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	6078      	str	r0, [r7, #4]
 8008b46:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008b4e:	b2db      	uxtb	r3, r3
 8008b50:	2b20      	cmp	r3, #32
 8008b52:	d139      	bne.n	8008bc8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008b5a:	2b01      	cmp	r3, #1
 8008b5c:	d101      	bne.n	8008b62 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008b5e:	2302      	movs	r3, #2
 8008b60:	e033      	b.n	8008bca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2201      	movs	r2, #1
 8008b66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2224      	movs	r2, #36	; 0x24
 8008b6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	681a      	ldr	r2, [r3, #0]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f022 0201 	bic.w	r2, r2, #1
 8008b80:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008b90:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	021b      	lsls	r3, r3, #8
 8008b96:	68fa      	ldr	r2, [r7, #12]
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	68fa      	ldr	r2, [r7, #12]
 8008ba2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f042 0201 	orr.w	r2, r2, #1
 8008bb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2220      	movs	r2, #32
 8008bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	e000      	b.n	8008bca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008bc8:	2302      	movs	r3, #2
  }
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3714      	adds	r7, #20
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd4:	4770      	bx	lr
	...

08008bd8 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b085      	sub	sp, #20
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008be0:	4b0b      	ldr	r3, [pc, #44]	; (8008c10 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8008be2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008be4:	4a0a      	ldr	r2, [pc, #40]	; (8008c10 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8008be6:	f043 0301 	orr.w	r3, r3, #1
 8008bea:	6613      	str	r3, [r2, #96]	; 0x60
 8008bec:	4b08      	ldr	r3, [pc, #32]	; (8008c10 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8008bee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008bf0:	f003 0301 	and.w	r3, r3, #1
 8008bf4:	60fb      	str	r3, [r7, #12]
 8008bf6:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8008bf8:	4b06      	ldr	r3, [pc, #24]	; (8008c14 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8008bfa:	685a      	ldr	r2, [r3, #4]
 8008bfc:	4905      	ldr	r1, [pc, #20]	; (8008c14 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	604b      	str	r3, [r1, #4]
}
 8008c04:	bf00      	nop
 8008c06:	3714      	adds	r7, #20
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr
 8008c10:	40021000 	.word	0x40021000
 8008c14:	40010000 	.word	0x40010000

08008c18 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c1a:	b08b      	sub	sp, #44	; 0x2c
 8008c1c:	af06      	add	r7, sp, #24
 8008c1e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d101      	bne.n	8008c2a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008c26:	2301      	movs	r3, #1
 8008c28:	e0f8      	b.n	8008e1c <HAL_PCD_Init+0x204>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8008c30:	b2db      	uxtb	r3, r3
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d106      	bne.n	8008c44 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f00b f9dc 	bl	8013ffc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2203      	movs	r2, #3
 8008c48:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4618      	mov	r0, r3
 8008c52:	f005 ff7b 	bl	800eb4c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	603b      	str	r3, [r7, #0]
 8008c5c:	687e      	ldr	r6, [r7, #4]
 8008c5e:	466d      	mov	r5, sp
 8008c60:	f106 0410 	add.w	r4, r6, #16
 8008c64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008c66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008c68:	6823      	ldr	r3, [r4, #0]
 8008c6a:	602b      	str	r3, [r5, #0]
 8008c6c:	1d33      	adds	r3, r6, #4
 8008c6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008c70:	6838      	ldr	r0, [r7, #0]
 8008c72:	f005 ff43 	bl	800eafc <USB_CoreInit>
 8008c76:	4603      	mov	r3, r0
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d005      	beq.n	8008c88 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2202      	movs	r2, #2
 8008c80:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8008c84:	2301      	movs	r3, #1
 8008c86:	e0c9      	b.n	8008e1c <HAL_PCD_Init+0x204>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	2100      	movs	r1, #0
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f005 ff77 	bl	800eb82 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008c94:	2300      	movs	r3, #0
 8008c96:	73fb      	strb	r3, [r7, #15]
 8008c98:	e040      	b.n	8008d1c <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008c9a:	7bfb      	ldrb	r3, [r7, #15]
 8008c9c:	6879      	ldr	r1, [r7, #4]
 8008c9e:	1c5a      	adds	r2, r3, #1
 8008ca0:	4613      	mov	r3, r2
 8008ca2:	009b      	lsls	r3, r3, #2
 8008ca4:	4413      	add	r3, r2
 8008ca6:	00db      	lsls	r3, r3, #3
 8008ca8:	440b      	add	r3, r1
 8008caa:	3301      	adds	r3, #1
 8008cac:	2201      	movs	r2, #1
 8008cae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008cb0:	7bfb      	ldrb	r3, [r7, #15]
 8008cb2:	6879      	ldr	r1, [r7, #4]
 8008cb4:	1c5a      	adds	r2, r3, #1
 8008cb6:	4613      	mov	r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	4413      	add	r3, r2
 8008cbc:	00db      	lsls	r3, r3, #3
 8008cbe:	440b      	add	r3, r1
 8008cc0:	7bfa      	ldrb	r2, [r7, #15]
 8008cc2:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008cc4:	7bfb      	ldrb	r3, [r7, #15]
 8008cc6:	6879      	ldr	r1, [r7, #4]
 8008cc8:	1c5a      	adds	r2, r3, #1
 8008cca:	4613      	mov	r3, r2
 8008ccc:	009b      	lsls	r3, r3, #2
 8008cce:	4413      	add	r3, r2
 8008cd0:	00db      	lsls	r3, r3, #3
 8008cd2:	440b      	add	r3, r1
 8008cd4:	3303      	adds	r3, #3
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008cda:	7bfa      	ldrb	r2, [r7, #15]
 8008cdc:	6879      	ldr	r1, [r7, #4]
 8008cde:	4613      	mov	r3, r2
 8008ce0:	009b      	lsls	r3, r3, #2
 8008ce2:	4413      	add	r3, r2
 8008ce4:	00db      	lsls	r3, r3, #3
 8008ce6:	440b      	add	r3, r1
 8008ce8:	3338      	adds	r3, #56	; 0x38
 8008cea:	2200      	movs	r2, #0
 8008cec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008cee:	7bfa      	ldrb	r2, [r7, #15]
 8008cf0:	6879      	ldr	r1, [r7, #4]
 8008cf2:	4613      	mov	r3, r2
 8008cf4:	009b      	lsls	r3, r3, #2
 8008cf6:	4413      	add	r3, r2
 8008cf8:	00db      	lsls	r3, r3, #3
 8008cfa:	440b      	add	r3, r1
 8008cfc:	333c      	adds	r3, #60	; 0x3c
 8008cfe:	2200      	movs	r2, #0
 8008d00:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008d02:	7bfa      	ldrb	r2, [r7, #15]
 8008d04:	6879      	ldr	r1, [r7, #4]
 8008d06:	4613      	mov	r3, r2
 8008d08:	009b      	lsls	r3, r3, #2
 8008d0a:	4413      	add	r3, r2
 8008d0c:	00db      	lsls	r3, r3, #3
 8008d0e:	440b      	add	r3, r1
 8008d10:	3340      	adds	r3, #64	; 0x40
 8008d12:	2200      	movs	r2, #0
 8008d14:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d16:	7bfb      	ldrb	r3, [r7, #15]
 8008d18:	3301      	adds	r3, #1
 8008d1a:	73fb      	strb	r3, [r7, #15]
 8008d1c:	7bfa      	ldrb	r2, [r7, #15]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	429a      	cmp	r2, r3
 8008d24:	d3b9      	bcc.n	8008c9a <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d26:	2300      	movs	r3, #0
 8008d28:	73fb      	strb	r3, [r7, #15]
 8008d2a:	e044      	b.n	8008db6 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008d2c:	7bfa      	ldrb	r2, [r7, #15]
 8008d2e:	6879      	ldr	r1, [r7, #4]
 8008d30:	4613      	mov	r3, r2
 8008d32:	009b      	lsls	r3, r3, #2
 8008d34:	4413      	add	r3, r2
 8008d36:	00db      	lsls	r3, r3, #3
 8008d38:	440b      	add	r3, r1
 8008d3a:	f203 1369 	addw	r3, r3, #361	; 0x169
 8008d3e:	2200      	movs	r2, #0
 8008d40:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008d42:	7bfa      	ldrb	r2, [r7, #15]
 8008d44:	6879      	ldr	r1, [r7, #4]
 8008d46:	4613      	mov	r3, r2
 8008d48:	009b      	lsls	r3, r3, #2
 8008d4a:	4413      	add	r3, r2
 8008d4c:	00db      	lsls	r3, r3, #3
 8008d4e:	440b      	add	r3, r1
 8008d50:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008d54:	7bfa      	ldrb	r2, [r7, #15]
 8008d56:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008d58:	7bfa      	ldrb	r2, [r7, #15]
 8008d5a:	6879      	ldr	r1, [r7, #4]
 8008d5c:	4613      	mov	r3, r2
 8008d5e:	009b      	lsls	r3, r3, #2
 8008d60:	4413      	add	r3, r2
 8008d62:	00db      	lsls	r3, r3, #3
 8008d64:	440b      	add	r3, r1
 8008d66:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008d6e:	7bfa      	ldrb	r2, [r7, #15]
 8008d70:	6879      	ldr	r1, [r7, #4]
 8008d72:	4613      	mov	r3, r2
 8008d74:	009b      	lsls	r3, r3, #2
 8008d76:	4413      	add	r3, r2
 8008d78:	00db      	lsls	r3, r3, #3
 8008d7a:	440b      	add	r3, r1
 8008d7c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8008d80:	2200      	movs	r2, #0
 8008d82:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008d84:	7bfa      	ldrb	r2, [r7, #15]
 8008d86:	6879      	ldr	r1, [r7, #4]
 8008d88:	4613      	mov	r3, r2
 8008d8a:	009b      	lsls	r3, r3, #2
 8008d8c:	4413      	add	r3, r2
 8008d8e:	00db      	lsls	r3, r3, #3
 8008d90:	440b      	add	r3, r1
 8008d92:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8008d96:	2200      	movs	r2, #0
 8008d98:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008d9a:	7bfa      	ldrb	r2, [r7, #15]
 8008d9c:	6879      	ldr	r1, [r7, #4]
 8008d9e:	4613      	mov	r3, r2
 8008da0:	009b      	lsls	r3, r3, #2
 8008da2:	4413      	add	r3, r2
 8008da4:	00db      	lsls	r3, r3, #3
 8008da6:	440b      	add	r3, r1
 8008da8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8008dac:	2200      	movs	r2, #0
 8008dae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008db0:	7bfb      	ldrb	r3, [r7, #15]
 8008db2:	3301      	adds	r3, #1
 8008db4:	73fb      	strb	r3, [r7, #15]
 8008db6:	7bfa      	ldrb	r2, [r7, #15]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	429a      	cmp	r2, r3
 8008dbe:	d3b5      	bcc.n	8008d2c <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	603b      	str	r3, [r7, #0]
 8008dc6:	687e      	ldr	r6, [r7, #4]
 8008dc8:	466d      	mov	r5, sp
 8008dca:	f106 0410 	add.w	r4, r6, #16
 8008dce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008dd0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008dd2:	6823      	ldr	r3, [r4, #0]
 8008dd4:	602b      	str	r3, [r5, #0]
 8008dd6:	1d33      	adds	r3, r6, #4
 8008dd8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008dda:	6838      	ldr	r0, [r7, #0]
 8008ddc:	f005 fede 	bl	800eb9c <USB_DevInit>
 8008de0:	4603      	mov	r3, r0
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d005      	beq.n	8008df2 <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2202      	movs	r2, #2
 8008dea:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8008dee:	2301      	movs	r3, #1
 8008df0:	e014      	b.n	8008e1c <HAL_PCD_Init+0x204>
  }

  hpcd->USB_Address = 0U;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2200      	movs	r2, #0
 8008df6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	69db      	ldr	r3, [r3, #28]
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d102      	bne.n	8008e10 <HAL_PCD_Init+0x1f8>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f001 fc58 	bl	800a6c0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4618      	mov	r0, r3
 8008e16:	f008 f96f 	bl	80110f8 <USB_DevDisconnect>

  return HAL_OK;
 8008e1a:	2300      	movs	r3, #0
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	3714      	adds	r7, #20
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008e24 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b082      	sub	sp, #8
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008e32:	2b01      	cmp	r3, #1
 8008e34:	d101      	bne.n	8008e3a <HAL_PCD_Start+0x16>
 8008e36:	2302      	movs	r3, #2
 8008e38:	e012      	b.n	8008e60 <HAL_PCD_Start+0x3c>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2201      	movs	r2, #1
 8008e3e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4618      	mov	r0, r3
 8008e48:	f005 fe69 	bl	800eb1e <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4618      	mov	r0, r3
 8008e52:	f008 f93a 	bl	80110ca <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8008e5e:	2300      	movs	r3, #0
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3708      	adds	r7, #8
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4618      	mov	r0, r3
 8008e76:	f008 f954 	bl	8011122 <USB_ReadInterrupts>
 8008e7a:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d003      	beq.n	8008e8e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 fb13 	bl	80094b2 <PCD_EP_ISR_Handler>

    return;
 8008e8c:	e110      	b.n	80090b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d013      	beq.n	8008ec0 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008ea0:	b29a      	uxth	r2, r3
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008eaa:	b292      	uxth	r2, r2
 8008eac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	f00b f91e 	bl	80140f2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8008eb6:	2100      	movs	r1, #0
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f000 f8fc 	bl	80090b6 <HAL_PCD_SetAddress>

    return;
 8008ebe:	e0f7      	b.n	80090b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d00c      	beq.n	8008ee4 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008ed2:	b29a      	uxth	r2, r3
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008edc:	b292      	uxth	r2, r2
 8008ede:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8008ee2:	e0e5      	b.n	80090b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d00c      	beq.n	8008f08 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008ef6:	b29a      	uxth	r2, r3
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f00:	b292      	uxth	r2, r2
 8008f02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8008f06:	e0d3      	b.n	80090b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d034      	beq.n	8008f7c <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008f1a:	b29a      	uxth	r2, r3
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f022 0204 	bic.w	r2, r2, #4
 8008f24:	b292      	uxth	r2, r2
 8008f26:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008f32:	b29a      	uxth	r2, r3
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f022 0208 	bic.w	r2, r2, #8
 8008f3c:	b292      	uxth	r2, r2
 8008f3e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d107      	bne.n	8008f5c <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008f54:	2100      	movs	r1, #0
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f00b fb7c 	bl	8014654 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	f00b f901 	bl	8014164 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008f6a:	b29a      	uxth	r2, r3
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008f74:	b292      	uxth	r2, r2
 8008f76:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8008f7a:	e099      	b.n	80090b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d027      	beq.n	8008fd6 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008f8e:	b29a      	uxth	r2, r3
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f042 0208 	orr.w	r2, r2, #8
 8008f98:	b292      	uxth	r2, r2
 8008f9a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008fa6:	b29a      	uxth	r2, r3
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008fb0:	b292      	uxth	r2, r2
 8008fb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008fbe:	b29a      	uxth	r2, r3
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f042 0204 	orr.w	r2, r2, #4
 8008fc8:	b292      	uxth	r2, r2
 8008fca:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f00b f8ae 	bl	8014130 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008fd4:	e06c      	b.n	80090b0 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d040      	beq.n	8009062 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008fe8:	b29a      	uxth	r2, r3
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008ff2:	b292      	uxth	r2, r2
 8008ff4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d12b      	bne.n	800905a <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800900a:	b29a      	uxth	r2, r3
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f042 0204 	orr.w	r2, r2, #4
 8009014:	b292      	uxth	r2, r2
 8009016:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8009022:	b29a      	uxth	r2, r3
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f042 0208 	orr.w	r2, r2, #8
 800902c:	b292      	uxth	r2, r2
 800902e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2201      	movs	r2, #1
 8009036:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8009042:	b29b      	uxth	r3, r3
 8009044:	089b      	lsrs	r3, r3, #2
 8009046:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009050:	2101      	movs	r1, #1
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f00b fafe 	bl	8014654 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8009058:	e02a      	b.n	80090b0 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f00b f868 	bl	8014130 <HAL_PCD_SuspendCallback>
    return;
 8009060:	e026      	b.n	80090b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009068:	2b00      	cmp	r3, #0
 800906a:	d00f      	beq.n	800908c <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009074:	b29a      	uxth	r2, r3
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800907e:	b292      	uxth	r2, r2
 8009080:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f00b f826 	bl	80140d6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800908a:	e011      	b.n	80090b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009092:	2b00      	cmp	r3, #0
 8009094:	d00c      	beq.n	80090b0 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800909e:	b29a      	uxth	r2, r3
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80090a8:	b292      	uxth	r2, r2
 80090aa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80090ae:	bf00      	nop
  }
}
 80090b0:	3710      	adds	r7, #16
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bd80      	pop	{r7, pc}

080090b6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80090b6:	b580      	push	{r7, lr}
 80090b8:	b082      	sub	sp, #8
 80090ba:	af00      	add	r7, sp, #0
 80090bc:	6078      	str	r0, [r7, #4]
 80090be:	460b      	mov	r3, r1
 80090c0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80090c8:	2b01      	cmp	r3, #1
 80090ca:	d101      	bne.n	80090d0 <HAL_PCD_SetAddress+0x1a>
 80090cc:	2302      	movs	r3, #2
 80090ce:	e013      	b.n	80090f8 <HAL_PCD_SetAddress+0x42>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2201      	movs	r2, #1
 80090d4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	78fa      	ldrb	r2, [r7, #3]
 80090dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	78fa      	ldrb	r2, [r7, #3]
 80090e6:	4611      	mov	r1, r2
 80090e8:	4618      	mov	r0, r3
 80090ea:	f007 ffda 	bl	80110a2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2200      	movs	r2, #0
 80090f2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80090f6:	2300      	movs	r3, #0
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	3708      	adds	r7, #8
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}

08009100 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b084      	sub	sp, #16
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
 8009108:	4608      	mov	r0, r1
 800910a:	4611      	mov	r1, r2
 800910c:	461a      	mov	r2, r3
 800910e:	4603      	mov	r3, r0
 8009110:	70fb      	strb	r3, [r7, #3]
 8009112:	460b      	mov	r3, r1
 8009114:	803b      	strh	r3, [r7, #0]
 8009116:	4613      	mov	r3, r2
 8009118:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800911a:	2300      	movs	r3, #0
 800911c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800911e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009122:	2b00      	cmp	r3, #0
 8009124:	da0e      	bge.n	8009144 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009126:	78fb      	ldrb	r3, [r7, #3]
 8009128:	f003 0307 	and.w	r3, r3, #7
 800912c:	1c5a      	adds	r2, r3, #1
 800912e:	4613      	mov	r3, r2
 8009130:	009b      	lsls	r3, r3, #2
 8009132:	4413      	add	r3, r2
 8009134:	00db      	lsls	r3, r3, #3
 8009136:	687a      	ldr	r2, [r7, #4]
 8009138:	4413      	add	r3, r2
 800913a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	2201      	movs	r2, #1
 8009140:	705a      	strb	r2, [r3, #1]
 8009142:	e00e      	b.n	8009162 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009144:	78fb      	ldrb	r3, [r7, #3]
 8009146:	f003 0207 	and.w	r2, r3, #7
 800914a:	4613      	mov	r3, r2
 800914c:	009b      	lsls	r3, r3, #2
 800914e:	4413      	add	r3, r2
 8009150:	00db      	lsls	r3, r3, #3
 8009152:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8009156:	687a      	ldr	r2, [r7, #4]
 8009158:	4413      	add	r3, r2
 800915a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2200      	movs	r2, #0
 8009160:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009162:	78fb      	ldrb	r3, [r7, #3]
 8009164:	f003 0307 	and.w	r3, r3, #7
 8009168:	b2da      	uxtb	r2, r3
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800916e:	883a      	ldrh	r2, [r7, #0]
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	78ba      	ldrb	r2, [r7, #2]
 8009178:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800917a:	78bb      	ldrb	r3, [r7, #2]
 800917c:	2b02      	cmp	r3, #2
 800917e:	d102      	bne.n	8009186 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2200      	movs	r2, #0
 8009184:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800918c:	2b01      	cmp	r3, #1
 800918e:	d101      	bne.n	8009194 <HAL_PCD_EP_Open+0x94>
 8009190:	2302      	movs	r3, #2
 8009192:	e00e      	b.n	80091b2 <HAL_PCD_EP_Open+0xb2>
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2201      	movs	r2, #1
 8009198:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	68f9      	ldr	r1, [r7, #12]
 80091a2:	4618      	mov	r0, r3
 80091a4:	f005 fd1c 	bl	800ebe0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2200      	movs	r2, #0
 80091ac:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80091b0:	7afb      	ldrb	r3, [r7, #11]
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	3710      	adds	r7, #16
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bd80      	pop	{r7, pc}

080091ba <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80091ba:	b580      	push	{r7, lr}
 80091bc:	b084      	sub	sp, #16
 80091be:	af00      	add	r7, sp, #0
 80091c0:	6078      	str	r0, [r7, #4]
 80091c2:	460b      	mov	r3, r1
 80091c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80091c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	da0e      	bge.n	80091ec <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80091ce:	78fb      	ldrb	r3, [r7, #3]
 80091d0:	f003 0307 	and.w	r3, r3, #7
 80091d4:	1c5a      	adds	r2, r3, #1
 80091d6:	4613      	mov	r3, r2
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	4413      	add	r3, r2
 80091dc:	00db      	lsls	r3, r3, #3
 80091de:	687a      	ldr	r2, [r7, #4]
 80091e0:	4413      	add	r3, r2
 80091e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	2201      	movs	r2, #1
 80091e8:	705a      	strb	r2, [r3, #1]
 80091ea:	e00e      	b.n	800920a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80091ec:	78fb      	ldrb	r3, [r7, #3]
 80091ee:	f003 0207 	and.w	r2, r3, #7
 80091f2:	4613      	mov	r3, r2
 80091f4:	009b      	lsls	r3, r3, #2
 80091f6:	4413      	add	r3, r2
 80091f8:	00db      	lsls	r3, r3, #3
 80091fa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80091fe:	687a      	ldr	r2, [r7, #4]
 8009200:	4413      	add	r3, r2
 8009202:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2200      	movs	r2, #0
 8009208:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800920a:	78fb      	ldrb	r3, [r7, #3]
 800920c:	f003 0307 	and.w	r3, r3, #7
 8009210:	b2da      	uxtb	r2, r3
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800921c:	2b01      	cmp	r3, #1
 800921e:	d101      	bne.n	8009224 <HAL_PCD_EP_Close+0x6a>
 8009220:	2302      	movs	r3, #2
 8009222:	e00e      	b.n	8009242 <HAL_PCD_EP_Close+0x88>
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2201      	movs	r2, #1
 8009228:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	68f9      	ldr	r1, [r7, #12]
 8009232:	4618      	mov	r0, r3
 8009234:	f006 f898 	bl	800f368 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2200      	movs	r2, #0
 800923c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8009240:	2300      	movs	r3, #0
}
 8009242:	4618      	mov	r0, r3
 8009244:	3710      	adds	r7, #16
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}

0800924a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800924a:	b580      	push	{r7, lr}
 800924c:	b086      	sub	sp, #24
 800924e:	af00      	add	r7, sp, #0
 8009250:	60f8      	str	r0, [r7, #12]
 8009252:	607a      	str	r2, [r7, #4]
 8009254:	603b      	str	r3, [r7, #0]
 8009256:	460b      	mov	r3, r1
 8009258:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800925a:	7afb      	ldrb	r3, [r7, #11]
 800925c:	f003 0207 	and.w	r2, r3, #7
 8009260:	4613      	mov	r3, r2
 8009262:	009b      	lsls	r3, r3, #2
 8009264:	4413      	add	r3, r2
 8009266:	00db      	lsls	r3, r3, #3
 8009268:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800926c:	68fa      	ldr	r2, [r7, #12]
 800926e:	4413      	add	r3, r2
 8009270:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009272:	697b      	ldr	r3, [r7, #20]
 8009274:	687a      	ldr	r2, [r7, #4]
 8009276:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	683a      	ldr	r2, [r7, #0]
 800927c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	2200      	movs	r2, #0
 8009282:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	2200      	movs	r2, #0
 8009288:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800928a:	7afb      	ldrb	r3, [r7, #11]
 800928c:	f003 0307 	and.w	r3, r3, #7
 8009290:	b2da      	uxtb	r2, r3
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	6979      	ldr	r1, [r7, #20]
 800929c:	4618      	mov	r0, r3
 800929e:	f006 fa50 	bl	800f742 <USB_EPStartXfer>

  return HAL_OK;
 80092a2:	2300      	movs	r3, #0
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3718      	adds	r7, #24
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}

080092ac <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b083      	sub	sp, #12
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	460b      	mov	r3, r1
 80092b6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80092b8:	78fb      	ldrb	r3, [r7, #3]
 80092ba:	f003 0207 	and.w	r2, r3, #7
 80092be:	6879      	ldr	r1, [r7, #4]
 80092c0:	4613      	mov	r3, r2
 80092c2:	009b      	lsls	r3, r3, #2
 80092c4:	4413      	add	r3, r2
 80092c6:	00db      	lsls	r3, r3, #3
 80092c8:	440b      	add	r3, r1
 80092ca:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 80092ce:	681b      	ldr	r3, [r3, #0]
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b086      	sub	sp, #24
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	60f8      	str	r0, [r7, #12]
 80092e4:	607a      	str	r2, [r7, #4]
 80092e6:	603b      	str	r3, [r7, #0]
 80092e8:	460b      	mov	r3, r1
 80092ea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80092ec:	7afb      	ldrb	r3, [r7, #11]
 80092ee:	f003 0307 	and.w	r3, r3, #7
 80092f2:	1c5a      	adds	r2, r3, #1
 80092f4:	4613      	mov	r3, r2
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	4413      	add	r3, r2
 80092fa:	00db      	lsls	r3, r3, #3
 80092fc:	68fa      	ldr	r2, [r7, #12]
 80092fe:	4413      	add	r3, r2
 8009300:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009302:	697b      	ldr	r3, [r7, #20]
 8009304:	687a      	ldr	r2, [r7, #4]
 8009306:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	683a      	ldr	r2, [r7, #0]
 800930c:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	2201      	movs	r2, #1
 8009312:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8009316:	697b      	ldr	r3, [r7, #20]
 8009318:	683a      	ldr	r2, [r7, #0]
 800931a:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800931c:	697b      	ldr	r3, [r7, #20]
 800931e:	2200      	movs	r2, #0
 8009320:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8009322:	697b      	ldr	r3, [r7, #20]
 8009324:	2201      	movs	r2, #1
 8009326:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009328:	7afb      	ldrb	r3, [r7, #11]
 800932a:	f003 0307 	and.w	r3, r3, #7
 800932e:	b2da      	uxtb	r2, r3
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	6979      	ldr	r1, [r7, #20]
 800933a:	4618      	mov	r0, r3
 800933c:	f006 fa01 	bl	800f742 <USB_EPStartXfer>

  return HAL_OK;
 8009340:	2300      	movs	r3, #0
}
 8009342:	4618      	mov	r0, r3
 8009344:	3718      	adds	r7, #24
 8009346:	46bd      	mov	sp, r7
 8009348:	bd80      	pop	{r7, pc}

0800934a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800934a:	b580      	push	{r7, lr}
 800934c:	b084      	sub	sp, #16
 800934e:	af00      	add	r7, sp, #0
 8009350:	6078      	str	r0, [r7, #4]
 8009352:	460b      	mov	r3, r1
 8009354:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009356:	78fb      	ldrb	r3, [r7, #3]
 8009358:	f003 0207 	and.w	r2, r3, #7
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	685b      	ldr	r3, [r3, #4]
 8009360:	429a      	cmp	r2, r3
 8009362:	d901      	bls.n	8009368 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009364:	2301      	movs	r3, #1
 8009366:	e04c      	b.n	8009402 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009368:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800936c:	2b00      	cmp	r3, #0
 800936e:	da0e      	bge.n	800938e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009370:	78fb      	ldrb	r3, [r7, #3]
 8009372:	f003 0307 	and.w	r3, r3, #7
 8009376:	1c5a      	adds	r2, r3, #1
 8009378:	4613      	mov	r3, r2
 800937a:	009b      	lsls	r3, r3, #2
 800937c:	4413      	add	r3, r2
 800937e:	00db      	lsls	r3, r3, #3
 8009380:	687a      	ldr	r2, [r7, #4]
 8009382:	4413      	add	r3, r2
 8009384:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	2201      	movs	r2, #1
 800938a:	705a      	strb	r2, [r3, #1]
 800938c:	e00c      	b.n	80093a8 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800938e:	78fa      	ldrb	r2, [r7, #3]
 8009390:	4613      	mov	r3, r2
 8009392:	009b      	lsls	r3, r3, #2
 8009394:	4413      	add	r3, r2
 8009396:	00db      	lsls	r3, r3, #3
 8009398:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800939c:	687a      	ldr	r2, [r7, #4]
 800939e:	4413      	add	r3, r2
 80093a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2200      	movs	r2, #0
 80093a6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	2201      	movs	r2, #1
 80093ac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80093ae:	78fb      	ldrb	r3, [r7, #3]
 80093b0:	f003 0307 	and.w	r3, r3, #7
 80093b4:	b2da      	uxtb	r2, r3
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80093c0:	2b01      	cmp	r3, #1
 80093c2:	d101      	bne.n	80093c8 <HAL_PCD_EP_SetStall+0x7e>
 80093c4:	2302      	movs	r3, #2
 80093c6:	e01c      	b.n	8009402 <HAL_PCD_EP_SetStall+0xb8>
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2201      	movs	r2, #1
 80093cc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	68f9      	ldr	r1, [r7, #12]
 80093d6:	4618      	mov	r0, r3
 80093d8:	f007 fd64 	bl	8010ea4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80093dc:	78fb      	ldrb	r3, [r7, #3]
 80093de:	f003 0307 	and.w	r3, r3, #7
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d108      	bne.n	80093f8 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681a      	ldr	r2, [r3, #0]
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 80093f0:	4619      	mov	r1, r3
 80093f2:	4610      	mov	r0, r2
 80093f4:	f007 fea5 	bl	8011142 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2200      	movs	r2, #0
 80093fc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8009400:	2300      	movs	r3, #0
}
 8009402:	4618      	mov	r0, r3
 8009404:	3710      	adds	r7, #16
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}

0800940a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800940a:	b580      	push	{r7, lr}
 800940c:	b084      	sub	sp, #16
 800940e:	af00      	add	r7, sp, #0
 8009410:	6078      	str	r0, [r7, #4]
 8009412:	460b      	mov	r3, r1
 8009414:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009416:	78fb      	ldrb	r3, [r7, #3]
 8009418:	f003 020f 	and.w	r2, r3, #15
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	685b      	ldr	r3, [r3, #4]
 8009420:	429a      	cmp	r2, r3
 8009422:	d901      	bls.n	8009428 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009424:	2301      	movs	r3, #1
 8009426:	e040      	b.n	80094aa <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009428:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800942c:	2b00      	cmp	r3, #0
 800942e:	da0e      	bge.n	800944e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009430:	78fb      	ldrb	r3, [r7, #3]
 8009432:	f003 0307 	and.w	r3, r3, #7
 8009436:	1c5a      	adds	r2, r3, #1
 8009438:	4613      	mov	r3, r2
 800943a:	009b      	lsls	r3, r3, #2
 800943c:	4413      	add	r3, r2
 800943e:	00db      	lsls	r3, r3, #3
 8009440:	687a      	ldr	r2, [r7, #4]
 8009442:	4413      	add	r3, r2
 8009444:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2201      	movs	r2, #1
 800944a:	705a      	strb	r2, [r3, #1]
 800944c:	e00e      	b.n	800946c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800944e:	78fb      	ldrb	r3, [r7, #3]
 8009450:	f003 0207 	and.w	r2, r3, #7
 8009454:	4613      	mov	r3, r2
 8009456:	009b      	lsls	r3, r3, #2
 8009458:	4413      	add	r3, r2
 800945a:	00db      	lsls	r3, r3, #3
 800945c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8009460:	687a      	ldr	r2, [r7, #4]
 8009462:	4413      	add	r3, r2
 8009464:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2200      	movs	r2, #0
 800946a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2200      	movs	r2, #0
 8009470:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009472:	78fb      	ldrb	r3, [r7, #3]
 8009474:	f003 0307 	and.w	r3, r3, #7
 8009478:	b2da      	uxtb	r2, r3
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009484:	2b01      	cmp	r3, #1
 8009486:	d101      	bne.n	800948c <HAL_PCD_EP_ClrStall+0x82>
 8009488:	2302      	movs	r3, #2
 800948a:	e00e      	b.n	80094aa <HAL_PCD_EP_ClrStall+0xa0>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2201      	movs	r2, #1
 8009490:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	68f9      	ldr	r1, [r7, #12]
 800949a:	4618      	mov	r0, r3
 800949c:	f007 fd53 	bl	8010f46 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2200      	movs	r2, #0
 80094a4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80094a8:	2300      	movs	r3, #0
}
 80094aa:	4618      	mov	r0, r3
 80094ac:	3710      	adds	r7, #16
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}

080094b2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80094b2:	b580      	push	{r7, lr}
 80094b4:	b096      	sub	sp, #88	; 0x58
 80094b6:	af00      	add	r7, sp, #0
 80094b8:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80094ba:	e3b1      	b.n	8009c20 <PCD_EP_ISR_Handler+0x76e>
  {
    wIstr = hpcd->Instance->ISTR;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80094c4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80094c8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80094cc:	b2db      	uxtb	r3, r3
 80094ce:	f003 030f 	and.w	r3, r3, #15
 80094d2:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 80094d6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80094da:	2b00      	cmp	r3, #0
 80094dc:	f040 8173 	bne.w	80097c6 <PCD_EP_ISR_Handler+0x314>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80094e0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80094e4:	f003 0310 	and.w	r3, r3, #16
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d150      	bne.n	800958e <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	881b      	ldrh	r3, [r3, #0]
 80094f2:	b29b      	uxth	r3, r3
 80094f4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80094f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094fc:	81fb      	strh	r3, [r7, #14]
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681a      	ldr	r2, [r3, #0]
 8009502:	89fb      	ldrh	r3, [r7, #14]
 8009504:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009508:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800950c:	b29b      	uxth	r3, r3
 800950e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	3328      	adds	r3, #40	; 0x28
 8009514:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800951e:	b29b      	uxth	r3, r3
 8009520:	461a      	mov	r2, r3
 8009522:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	00db      	lsls	r3, r3, #3
 8009528:	4413      	add	r3, r2
 800952a:	687a      	ldr	r2, [r7, #4]
 800952c:	6812      	ldr	r2, [r2, #0]
 800952e:	4413      	add	r3, r2
 8009530:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009534:	881b      	ldrh	r3, [r3, #0]
 8009536:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800953a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800953c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800953e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009540:	695a      	ldr	r2, [r3, #20]
 8009542:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009544:	69db      	ldr	r3, [r3, #28]
 8009546:	441a      	add	r2, r3
 8009548:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800954a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800954c:	2100      	movs	r1, #0
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f00a fda7 	bl	80140a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800955a:	b2db      	uxtb	r3, r3
 800955c:	2b00      	cmp	r3, #0
 800955e:	f000 835f 	beq.w	8009c20 <PCD_EP_ISR_Handler+0x76e>
 8009562:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009564:	699b      	ldr	r3, [r3, #24]
 8009566:	2b00      	cmp	r3, #0
 8009568:	f040 835a 	bne.w	8009c20 <PCD_EP_ISR_Handler+0x76e>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009572:	b2db      	uxtb	r3, r3
 8009574:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009578:	b2da      	uxtb	r2, r3
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	b292      	uxth	r2, r2
 8009580:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2200      	movs	r2, #0
 8009588:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800958c:	e348      	b.n	8009c20 <PCD_EP_ISR_Handler+0x76e>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8009594:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	881b      	ldrh	r3, [r3, #0]
 800959c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80095a0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80095a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d032      	beq.n	8009612 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80095b4:	b29b      	uxth	r3, r3
 80095b6:	461a      	mov	r2, r3
 80095b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80095ba:	781b      	ldrb	r3, [r3, #0]
 80095bc:	00db      	lsls	r3, r3, #3
 80095be:	4413      	add	r3, r2
 80095c0:	687a      	ldr	r2, [r7, #4]
 80095c2:	6812      	ldr	r2, [r2, #0]
 80095c4:	4413      	add	r3, r2
 80095c6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80095ca:	881b      	ldrh	r3, [r3, #0]
 80095cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80095d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80095d2:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6818      	ldr	r0, [r3, #0]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80095de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80095e0:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80095e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80095e4:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	f007 fdf9 	bl	80111de <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	881b      	ldrh	r3, [r3, #0]
 80095f2:	b29a      	uxth	r2, r3
 80095f4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80095f8:	4013      	ands	r3, r2
 80095fa:	823b      	strh	r3, [r7, #16]
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	8a3a      	ldrh	r2, [r7, #16]
 8009602:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009606:	b292      	uxth	r2, r2
 8009608:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	f00a fd1c 	bl	8014048 <HAL_PCD_SetupStageCallback>
 8009610:	e306      	b.n	8009c20 <PCD_EP_ISR_Handler+0x76e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8009612:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8009616:	2b00      	cmp	r3, #0
 8009618:	f280 8302 	bge.w	8009c20 <PCD_EP_ISR_Handler+0x76e>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	881b      	ldrh	r3, [r3, #0]
 8009622:	b29a      	uxth	r2, r3
 8009624:	f640 738f 	movw	r3, #3983	; 0xf8f
 8009628:	4013      	ands	r3, r2
 800962a:	83fb      	strh	r3, [r7, #30]
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	8bfa      	ldrh	r2, [r7, #30]
 8009632:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009636:	b292      	uxth	r2, r2
 8009638:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009642:	b29b      	uxth	r3, r3
 8009644:	461a      	mov	r2, r3
 8009646:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009648:	781b      	ldrb	r3, [r3, #0]
 800964a:	00db      	lsls	r3, r3, #3
 800964c:	4413      	add	r3, r2
 800964e:	687a      	ldr	r2, [r7, #4]
 8009650:	6812      	ldr	r2, [r2, #0]
 8009652:	4413      	add	r3, r2
 8009654:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009658:	881b      	ldrh	r3, [r3, #0]
 800965a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800965e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009660:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8009662:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009664:	69db      	ldr	r3, [r3, #28]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d019      	beq.n	800969e <PCD_EP_ISR_Handler+0x1ec>
 800966a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800966c:	695b      	ldr	r3, [r3, #20]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d015      	beq.n	800969e <PCD_EP_ISR_Handler+0x1ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6818      	ldr	r0, [r3, #0]
 8009676:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009678:	6959      	ldr	r1, [r3, #20]
 800967a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800967c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800967e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009680:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8009682:	b29b      	uxth	r3, r3
 8009684:	f007 fdab 	bl	80111de <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8009688:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800968a:	695a      	ldr	r2, [r3, #20]
 800968c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800968e:	69db      	ldr	r3, [r3, #28]
 8009690:	441a      	add	r2, r3
 8009692:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009694:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8009696:	2100      	movs	r1, #0
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f00a fce7 	bl	801406c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	881b      	ldrh	r3, [r3, #0]
 80096a4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80096a8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80096ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	f040 82b5 	bne.w	8009c20 <PCD_EP_ISR_Handler+0x76e>
 80096b6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80096ba:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80096be:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80096c2:	f000 82ad 	beq.w	8009c20 <PCD_EP_ISR_Handler+0x76e>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	61bb      	str	r3, [r7, #24]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80096d4:	b29b      	uxth	r3, r3
 80096d6:	461a      	mov	r2, r3
 80096d8:	69bb      	ldr	r3, [r7, #24]
 80096da:	4413      	add	r3, r2
 80096dc:	61bb      	str	r3, [r7, #24]
 80096de:	69bb      	ldr	r3, [r7, #24]
 80096e0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80096e4:	617b      	str	r3, [r7, #20]
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	881b      	ldrh	r3, [r3, #0]
 80096ea:	b29b      	uxth	r3, r3
 80096ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80096f0:	b29a      	uxth	r2, r3
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	801a      	strh	r2, [r3, #0]
 80096f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80096f8:	691b      	ldr	r3, [r3, #16]
 80096fa:	2b3e      	cmp	r3, #62	; 0x3e
 80096fc:	d91d      	bls.n	800973a <PCD_EP_ISR_Handler+0x288>
 80096fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009700:	691b      	ldr	r3, [r3, #16]
 8009702:	095b      	lsrs	r3, r3, #5
 8009704:	647b      	str	r3, [r7, #68]	; 0x44
 8009706:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009708:	691b      	ldr	r3, [r3, #16]
 800970a:	f003 031f 	and.w	r3, r3, #31
 800970e:	2b00      	cmp	r3, #0
 8009710:	d102      	bne.n	8009718 <PCD_EP_ISR_Handler+0x266>
 8009712:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009714:	3b01      	subs	r3, #1
 8009716:	647b      	str	r3, [r7, #68]	; 0x44
 8009718:	697b      	ldr	r3, [r7, #20]
 800971a:	881b      	ldrh	r3, [r3, #0]
 800971c:	b29a      	uxth	r2, r3
 800971e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009720:	b29b      	uxth	r3, r3
 8009722:	029b      	lsls	r3, r3, #10
 8009724:	b29b      	uxth	r3, r3
 8009726:	4313      	orrs	r3, r2
 8009728:	b29b      	uxth	r3, r3
 800972a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800972e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009732:	b29a      	uxth	r2, r3
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	801a      	strh	r2, [r3, #0]
 8009738:	e026      	b.n	8009788 <PCD_EP_ISR_Handler+0x2d6>
 800973a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800973c:	691b      	ldr	r3, [r3, #16]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d10a      	bne.n	8009758 <PCD_EP_ISR_Handler+0x2a6>
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	881b      	ldrh	r3, [r3, #0]
 8009746:	b29b      	uxth	r3, r3
 8009748:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800974c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009750:	b29a      	uxth	r2, r3
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	801a      	strh	r2, [r3, #0]
 8009756:	e017      	b.n	8009788 <PCD_EP_ISR_Handler+0x2d6>
 8009758:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800975a:	691b      	ldr	r3, [r3, #16]
 800975c:	085b      	lsrs	r3, r3, #1
 800975e:	647b      	str	r3, [r7, #68]	; 0x44
 8009760:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009762:	691b      	ldr	r3, [r3, #16]
 8009764:	f003 0301 	and.w	r3, r3, #1
 8009768:	2b00      	cmp	r3, #0
 800976a:	d002      	beq.n	8009772 <PCD_EP_ISR_Handler+0x2c0>
 800976c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800976e:	3301      	adds	r3, #1
 8009770:	647b      	str	r3, [r7, #68]	; 0x44
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	881b      	ldrh	r3, [r3, #0]
 8009776:	b29a      	uxth	r2, r3
 8009778:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800977a:	b29b      	uxth	r3, r3
 800977c:	029b      	lsls	r3, r3, #10
 800977e:	b29b      	uxth	r3, r3
 8009780:	4313      	orrs	r3, r2
 8009782:	b29a      	uxth	r2, r3
 8009784:	697b      	ldr	r3, [r7, #20]
 8009786:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	881b      	ldrh	r3, [r3, #0]
 800978e:	b29b      	uxth	r3, r3
 8009790:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009794:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009798:	827b      	strh	r3, [r7, #18]
 800979a:	8a7b      	ldrh	r3, [r7, #18]
 800979c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80097a0:	827b      	strh	r3, [r7, #18]
 80097a2:	8a7b      	ldrh	r3, [r7, #18]
 80097a4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80097a8:	827b      	strh	r3, [r7, #18]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681a      	ldr	r2, [r3, #0]
 80097ae:	8a7b      	ldrh	r3, [r7, #18]
 80097b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80097b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80097b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80097bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097c0:	b29b      	uxth	r3, r3
 80097c2:	8013      	strh	r3, [r2, #0]
 80097c4:	e22c      	b.n	8009c20 <PCD_EP_ISR_Handler+0x76e>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	461a      	mov	r2, r3
 80097cc:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80097d0:	009b      	lsls	r3, r3, #2
 80097d2:	4413      	add	r3, r2
 80097d4:	881b      	ldrh	r3, [r3, #0]
 80097d6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80097da:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80097de:	2b00      	cmp	r3, #0
 80097e0:	f280 80f6 	bge.w	80099d0 <PCD_EP_ISR_Handler+0x51e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	461a      	mov	r2, r3
 80097ea:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80097ee:	009b      	lsls	r3, r3, #2
 80097f0:	4413      	add	r3, r2
 80097f2:	881b      	ldrh	r3, [r3, #0]
 80097f4:	b29a      	uxth	r2, r3
 80097f6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80097fa:	4013      	ands	r3, r2
 80097fc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	461a      	mov	r2, r3
 8009806:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	4413      	add	r3, r2
 800980e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8009812:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009816:	b292      	uxth	r2, r2
 8009818:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800981a:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 800981e:	4613      	mov	r3, r2
 8009820:	009b      	lsls	r3, r3, #2
 8009822:	4413      	add	r3, r2
 8009824:	00db      	lsls	r3, r3, #3
 8009826:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800982a:	687a      	ldr	r2, [r7, #4]
 800982c:	4413      	add	r3, r2
 800982e:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8009830:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009832:	7b1b      	ldrb	r3, [r3, #12]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d123      	bne.n	8009880 <PCD_EP_ISR_Handler+0x3ce>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009840:	b29b      	uxth	r3, r3
 8009842:	461a      	mov	r2, r3
 8009844:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009846:	781b      	ldrb	r3, [r3, #0]
 8009848:	00db      	lsls	r3, r3, #3
 800984a:	4413      	add	r3, r2
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	6812      	ldr	r2, [r2, #0]
 8009850:	4413      	add	r3, r2
 8009852:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009856:	881b      	ldrh	r3, [r3, #0]
 8009858:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800985c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8009860:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8009864:	2b00      	cmp	r3, #0
 8009866:	f000 808e 	beq.w	8009986 <PCD_EP_ISR_Handler+0x4d4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6818      	ldr	r0, [r3, #0]
 800986e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009870:	6959      	ldr	r1, [r3, #20]
 8009872:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009874:	88da      	ldrh	r2, [r3, #6]
 8009876:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800987a:	f007 fcb0 	bl	80111de <USB_ReadPMA>
 800987e:	e082      	b.n	8009986 <PCD_EP_ISR_Handler+0x4d4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8009880:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009882:	78db      	ldrb	r3, [r3, #3]
 8009884:	2b02      	cmp	r3, #2
 8009886:	d10a      	bne.n	800989e <PCD_EP_ISR_Handler+0x3ec>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8009888:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800988c:	461a      	mov	r2, r3
 800988e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f000 f9d3 	bl	8009c3c <HAL_PCD_EP_DB_Receive>
 8009896:	4603      	mov	r3, r0
 8009898:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 800989c:	e073      	b.n	8009986 <PCD_EP_ISR_Handler+0x4d4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	461a      	mov	r2, r3
 80098a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80098a6:	781b      	ldrb	r3, [r3, #0]
 80098a8:	009b      	lsls	r3, r3, #2
 80098aa:	4413      	add	r3, r2
 80098ac:	881b      	ldrh	r3, [r3, #0]
 80098ae:	b29b      	uxth	r3, r3
 80098b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80098b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098b8:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	461a      	mov	r2, r3
 80098c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80098c4:	781b      	ldrb	r3, [r3, #0]
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	441a      	add	r2, r3
 80098ca:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80098ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80098d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80098d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80098da:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80098de:	b29b      	uxth	r3, r3
 80098e0:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	461a      	mov	r2, r3
 80098e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80098ea:	781b      	ldrb	r3, [r3, #0]
 80098ec:	009b      	lsls	r3, r3, #2
 80098ee:	4413      	add	r3, r2
 80098f0:	881b      	ldrh	r3, [r3, #0]
 80098f2:	b29b      	uxth	r3, r3
 80098f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d022      	beq.n	8009942 <PCD_EP_ISR_Handler+0x490>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009904:	b29b      	uxth	r3, r3
 8009906:	461a      	mov	r2, r3
 8009908:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800990a:	781b      	ldrb	r3, [r3, #0]
 800990c:	00db      	lsls	r3, r3, #3
 800990e:	4413      	add	r3, r2
 8009910:	687a      	ldr	r2, [r7, #4]
 8009912:	6812      	ldr	r2, [r2, #0]
 8009914:	4413      	add	r3, r2
 8009916:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800991a:	881b      	ldrh	r3, [r3, #0]
 800991c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009920:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8009924:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8009928:	2b00      	cmp	r3, #0
 800992a:	d02c      	beq.n	8009986 <PCD_EP_ISR_Handler+0x4d4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	6818      	ldr	r0, [r3, #0]
 8009930:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009932:	6959      	ldr	r1, [r3, #20]
 8009934:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009936:	891a      	ldrh	r2, [r3, #8]
 8009938:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800993c:	f007 fc4f 	bl	80111de <USB_ReadPMA>
 8009940:	e021      	b.n	8009986 <PCD_EP_ISR_Handler+0x4d4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800994a:	b29b      	uxth	r3, r3
 800994c:	461a      	mov	r2, r3
 800994e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009950:	781b      	ldrb	r3, [r3, #0]
 8009952:	00db      	lsls	r3, r3, #3
 8009954:	4413      	add	r3, r2
 8009956:	687a      	ldr	r2, [r7, #4]
 8009958:	6812      	ldr	r2, [r2, #0]
 800995a:	4413      	add	r3, r2
 800995c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009960:	881b      	ldrh	r3, [r3, #0]
 8009962:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009966:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800996a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800996e:	2b00      	cmp	r3, #0
 8009970:	d009      	beq.n	8009986 <PCD_EP_ISR_Handler+0x4d4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6818      	ldr	r0, [r3, #0]
 8009976:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009978:	6959      	ldr	r1, [r3, #20]
 800997a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800997c:	895a      	ldrh	r2, [r3, #10]
 800997e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8009982:	f007 fc2c 	bl	80111de <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8009986:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009988:	69da      	ldr	r2, [r3, #28]
 800998a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800998e:	441a      	add	r2, r3
 8009990:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009992:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8009994:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009996:	695a      	ldr	r2, [r3, #20]
 8009998:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800999c:	441a      	add	r2, r3
 800999e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80099a0:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80099a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80099a4:	699b      	ldr	r3, [r3, #24]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d005      	beq.n	80099b6 <PCD_EP_ISR_Handler+0x504>
 80099aa:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 80099ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80099b0:	691b      	ldr	r3, [r3, #16]
 80099b2:	429a      	cmp	r2, r3
 80099b4:	d206      	bcs.n	80099c4 <PCD_EP_ISR_Handler+0x512>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80099b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80099b8:	781b      	ldrb	r3, [r3, #0]
 80099ba:	4619      	mov	r1, r3
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f00a fb55 	bl	801406c <HAL_PCD_DataOutStageCallback>
 80099c2:	e005      	b.n	80099d0 <PCD_EP_ISR_Handler+0x51e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80099ca:	4618      	mov	r0, r3
 80099cc:	f005 feb9 	bl	800f742 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80099d0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80099d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099d8:	2b00      	cmp	r3, #0
 80099da:	f000 8121 	beq.w	8009c20 <PCD_EP_ISR_Handler+0x76e>
      {
        ep = &hpcd->IN_ep[epindex];
 80099de:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80099e2:	1c5a      	adds	r2, r3, #1
 80099e4:	4613      	mov	r3, r2
 80099e6:	009b      	lsls	r3, r3, #2
 80099e8:	4413      	add	r3, r2
 80099ea:	00db      	lsls	r3, r3, #3
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	4413      	add	r3, r2
 80099f0:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	461a      	mov	r2, r3
 80099f8:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80099fc:	009b      	lsls	r3, r3, #2
 80099fe:	4413      	add	r3, r2
 8009a00:	881b      	ldrh	r3, [r3, #0]
 8009a02:	b29b      	uxth	r3, r3
 8009a04:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8009a08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a0c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	461a      	mov	r2, r3
 8009a16:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8009a1a:	009b      	lsls	r3, r3, #2
 8009a1c:	441a      	add	r2, r3
 8009a1e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8009a22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a2a:	b29b      	uxth	r3, r3
 8009a2c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8009a2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a30:	78db      	ldrb	r3, [r3, #3]
 8009a32:	2b01      	cmp	r3, #1
 8009a34:	f040 80a2 	bne.w	8009b7c <PCD_EP_ISR_Handler+0x6ca>
        {
          ep->xfer_len = 0U;
 8009a38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8009a3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a40:	7b1b      	ldrb	r3, [r3, #12]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	f000 8093 	beq.w	8009b6e <PCD_EP_ISR_Handler+0x6bc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009a48:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d046      	beq.n	8009ae2 <PCD_EP_ISR_Handler+0x630>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009a54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a56:	785b      	ldrb	r3, [r3, #1]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d126      	bne.n	8009aaa <PCD_EP_ISR_Handler+0x5f8>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	627b      	str	r3, [r7, #36]	; 0x24
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a6a:	b29b      	uxth	r3, r3
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a70:	4413      	add	r3, r2
 8009a72:	627b      	str	r3, [r7, #36]	; 0x24
 8009a74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009a76:	781b      	ldrb	r3, [r3, #0]
 8009a78:	00da      	lsls	r2, r3, #3
 8009a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a7c:	4413      	add	r3, r2
 8009a7e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009a82:	623b      	str	r3, [r7, #32]
 8009a84:	6a3b      	ldr	r3, [r7, #32]
 8009a86:	881b      	ldrh	r3, [r3, #0]
 8009a88:	b29b      	uxth	r3, r3
 8009a8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a8e:	b29a      	uxth	r2, r3
 8009a90:	6a3b      	ldr	r3, [r7, #32]
 8009a92:	801a      	strh	r2, [r3, #0]
 8009a94:	6a3b      	ldr	r3, [r7, #32]
 8009a96:	881b      	ldrh	r3, [r3, #0]
 8009a98:	b29b      	uxth	r3, r3
 8009a9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009aa2:	b29a      	uxth	r2, r3
 8009aa4:	6a3b      	ldr	r3, [r7, #32]
 8009aa6:	801a      	strh	r2, [r3, #0]
 8009aa8:	e061      	b.n	8009b6e <PCD_EP_ISR_Handler+0x6bc>
 8009aaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009aac:	785b      	ldrb	r3, [r3, #1]
 8009aae:	2b01      	cmp	r3, #1
 8009ab0:	d15d      	bne.n	8009b6e <PCD_EP_ISR_Handler+0x6bc>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009ac0:	b29b      	uxth	r3, r3
 8009ac2:	461a      	mov	r2, r3
 8009ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ac6:	4413      	add	r3, r2
 8009ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009aca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009acc:	781b      	ldrb	r3, [r3, #0]
 8009ace:	00da      	lsls	r2, r3, #3
 8009ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ad2:	4413      	add	r3, r2
 8009ad4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009ad8:	62bb      	str	r3, [r7, #40]	; 0x28
 8009ada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009adc:	2200      	movs	r2, #0
 8009ade:	801a      	strh	r2, [r3, #0]
 8009ae0:	e045      	b.n	8009b6e <PCD_EP_ISR_Handler+0x6bc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009ae8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009aea:	785b      	ldrb	r3, [r3, #1]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d126      	bne.n	8009b3e <PCD_EP_ISR_Handler+0x68c>
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	637b      	str	r3, [r7, #52]	; 0x34
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009afe:	b29b      	uxth	r3, r3
 8009b00:	461a      	mov	r2, r3
 8009b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b04:	4413      	add	r3, r2
 8009b06:	637b      	str	r3, [r7, #52]	; 0x34
 8009b08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b0a:	781b      	ldrb	r3, [r3, #0]
 8009b0c:	00da      	lsls	r2, r3, #3
 8009b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b10:	4413      	add	r3, r2
 8009b12:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009b16:	633b      	str	r3, [r7, #48]	; 0x30
 8009b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b1a:	881b      	ldrh	r3, [r3, #0]
 8009b1c:	b29b      	uxth	r3, r3
 8009b1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009b22:	b29a      	uxth	r2, r3
 8009b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b26:	801a      	strh	r2, [r3, #0]
 8009b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b2a:	881b      	ldrh	r3, [r3, #0]
 8009b2c:	b29b      	uxth	r3, r3
 8009b2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009b32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009b36:	b29a      	uxth	r2, r3
 8009b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b3a:	801a      	strh	r2, [r3, #0]
 8009b3c:	e017      	b.n	8009b6e <PCD_EP_ISR_Handler+0x6bc>
 8009b3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b40:	785b      	ldrb	r3, [r3, #1]
 8009b42:	2b01      	cmp	r3, #1
 8009b44:	d113      	bne.n	8009b6e <PCD_EP_ISR_Handler+0x6bc>
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009b4e:	b29b      	uxth	r3, r3
 8009b50:	461a      	mov	r2, r3
 8009b52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b54:	4413      	add	r3, r2
 8009b56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009b58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b5a:	781b      	ldrb	r3, [r3, #0]
 8009b5c:	00da      	lsls	r2, r3, #3
 8009b5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b60:	4413      	add	r3, r2
 8009b62:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009b66:	63bb      	str	r3, [r7, #56]	; 0x38
 8009b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009b6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b70:	781b      	ldrb	r3, [r3, #0]
 8009b72:	4619      	mov	r1, r3
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f00a fa94 	bl	80140a2 <HAL_PCD_DataInStageCallback>
 8009b7a:	e051      	b.n	8009c20 <PCD_EP_ISR_Handler+0x76e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8009b7c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d144      	bne.n	8009c12 <PCD_EP_ISR_Handler+0x760>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009b90:	b29b      	uxth	r3, r3
 8009b92:	461a      	mov	r2, r3
 8009b94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009b96:	781b      	ldrb	r3, [r3, #0]
 8009b98:	00db      	lsls	r3, r3, #3
 8009b9a:	4413      	add	r3, r2
 8009b9c:	687a      	ldr	r2, [r7, #4]
 8009b9e:	6812      	ldr	r2, [r2, #0]
 8009ba0:	4413      	add	r3, r2
 8009ba2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009ba6:	881b      	ldrh	r3, [r3, #0]
 8009ba8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009bac:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8009bb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bb2:	699a      	ldr	r2, [r3, #24]
 8009bb4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009bb8:	429a      	cmp	r2, r3
 8009bba:	d907      	bls.n	8009bcc <PCD_EP_ISR_Handler+0x71a>
            {
              ep->xfer_len -= TxPctSize;
 8009bbc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bbe:	699a      	ldr	r2, [r3, #24]
 8009bc0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009bc4:	1ad2      	subs	r2, r2, r3
 8009bc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bc8:	619a      	str	r2, [r3, #24]
 8009bca:	e002      	b.n	8009bd2 <PCD_EP_ISR_Handler+0x720>
            }
            else
            {
              ep->xfer_len = 0U;
 8009bcc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bce:	2200      	movs	r2, #0
 8009bd0:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8009bd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bd4:	699b      	ldr	r3, [r3, #24]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d106      	bne.n	8009be8 <PCD_EP_ISR_Handler+0x736>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009bda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bdc:	781b      	ldrb	r3, [r3, #0]
 8009bde:	4619      	mov	r1, r3
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f00a fa5e 	bl	80140a2 <HAL_PCD_DataInStageCallback>
 8009be6:	e01b      	b.n	8009c20 <PCD_EP_ISR_Handler+0x76e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8009be8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bea:	695a      	ldr	r2, [r3, #20]
 8009bec:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009bf0:	441a      	add	r2, r3
 8009bf2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bf4:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8009bf6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bf8:	69da      	ldr	r2, [r3, #28]
 8009bfa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8009bfe:	441a      	add	r2, r3
 8009c00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c02:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f005 fd99 	bl	800f742 <USB_EPStartXfer>
 8009c10:	e006      	b.n	8009c20 <PCD_EP_ISR_Handler+0x76e>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8009c12:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009c16:	461a      	mov	r2, r3
 8009c18:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 f917 	bl	8009e4e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009c28:	b29b      	uxth	r3, r3
 8009c2a:	b21b      	sxth	r3, r3
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	f6ff ac45 	blt.w	80094bc <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8009c32:	2300      	movs	r3, #0
}
 8009c34:	4618      	mov	r0, r3
 8009c36:	3758      	adds	r7, #88	; 0x58
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	bd80      	pop	{r7, pc}

08009c3c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b088      	sub	sp, #32
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	60f8      	str	r0, [r7, #12]
 8009c44:	60b9      	str	r1, [r7, #8]
 8009c46:	4613      	mov	r3, r2
 8009c48:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009c4a:	88fb      	ldrh	r3, [r7, #6]
 8009c4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d07c      	beq.n	8009d4e <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009c5c:	b29b      	uxth	r3, r3
 8009c5e:	461a      	mov	r2, r3
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	781b      	ldrb	r3, [r3, #0]
 8009c64:	00db      	lsls	r3, r3, #3
 8009c66:	4413      	add	r3, r2
 8009c68:	68fa      	ldr	r2, [r7, #12]
 8009c6a:	6812      	ldr	r2, [r2, #0]
 8009c6c:	4413      	add	r3, r2
 8009c6e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009c72:	881b      	ldrh	r3, [r3, #0]
 8009c74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009c78:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	699a      	ldr	r2, [r3, #24]
 8009c7e:	8b7b      	ldrh	r3, [r7, #26]
 8009c80:	429a      	cmp	r2, r3
 8009c82:	d306      	bcc.n	8009c92 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	699a      	ldr	r2, [r3, #24]
 8009c88:	8b7b      	ldrh	r3, [r7, #26]
 8009c8a:	1ad2      	subs	r2, r2, r3
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	619a      	str	r2, [r3, #24]
 8009c90:	e002      	b.n	8009c98 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	2200      	movs	r2, #0
 8009c96:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	699b      	ldr	r3, [r3, #24]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d123      	bne.n	8009ce8 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	781b      	ldrb	r3, [r3, #0]
 8009caa:	009b      	lsls	r3, r3, #2
 8009cac:	4413      	add	r3, r2
 8009cae:	881b      	ldrh	r3, [r3, #0]
 8009cb0:	b29b      	uxth	r3, r3
 8009cb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009cb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009cba:	833b      	strh	r3, [r7, #24]
 8009cbc:	8b3b      	ldrh	r3, [r7, #24]
 8009cbe:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009cc2:	833b      	strh	r3, [r7, #24]
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	461a      	mov	r2, r3
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	781b      	ldrb	r3, [r3, #0]
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	441a      	add	r2, r3
 8009cd2:	8b3b      	ldrh	r3, [r7, #24]
 8009cd4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009cd8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009cdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ce0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ce4:	b29b      	uxth	r3, r3
 8009ce6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009ce8:	88fb      	ldrh	r3, [r7, #6]
 8009cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d01f      	beq.n	8009d32 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	461a      	mov	r2, r3
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	781b      	ldrb	r3, [r3, #0]
 8009cfc:	009b      	lsls	r3, r3, #2
 8009cfe:	4413      	add	r3, r2
 8009d00:	881b      	ldrh	r3, [r3, #0]
 8009d02:	b29b      	uxth	r3, r3
 8009d04:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d0c:	82fb      	strh	r3, [r7, #22]
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	461a      	mov	r2, r3
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	781b      	ldrb	r3, [r3, #0]
 8009d18:	009b      	lsls	r3, r3, #2
 8009d1a:	441a      	add	r2, r3
 8009d1c:	8afb      	ldrh	r3, [r7, #22]
 8009d1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009d22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009d26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d2a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009d2e:	b29b      	uxth	r3, r3
 8009d30:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8009d32:	8b7b      	ldrh	r3, [r7, #26]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	f000 8085 	beq.w	8009e44 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	6818      	ldr	r0, [r3, #0]
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	6959      	ldr	r1, [r3, #20]
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	891a      	ldrh	r2, [r3, #8]
 8009d46:	8b7b      	ldrh	r3, [r7, #26]
 8009d48:	f007 fa49 	bl	80111de <USB_ReadPMA>
 8009d4c:	e07a      	b.n	8009e44 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009d56:	b29b      	uxth	r3, r3
 8009d58:	461a      	mov	r2, r3
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	781b      	ldrb	r3, [r3, #0]
 8009d5e:	00db      	lsls	r3, r3, #3
 8009d60:	4413      	add	r3, r2
 8009d62:	68fa      	ldr	r2, [r7, #12]
 8009d64:	6812      	ldr	r2, [r2, #0]
 8009d66:	4413      	add	r3, r2
 8009d68:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009d6c:	881b      	ldrh	r3, [r3, #0]
 8009d6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009d72:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	699a      	ldr	r2, [r3, #24]
 8009d78:	8b7b      	ldrh	r3, [r7, #26]
 8009d7a:	429a      	cmp	r2, r3
 8009d7c:	d306      	bcc.n	8009d8c <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	699a      	ldr	r2, [r3, #24]
 8009d82:	8b7b      	ldrh	r3, [r7, #26]
 8009d84:	1ad2      	subs	r2, r2, r3
 8009d86:	68bb      	ldr	r3, [r7, #8]
 8009d88:	619a      	str	r2, [r3, #24]
 8009d8a:	e002      	b.n	8009d92 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	699b      	ldr	r3, [r3, #24]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d123      	bne.n	8009de2 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	461a      	mov	r2, r3
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	781b      	ldrb	r3, [r3, #0]
 8009da4:	009b      	lsls	r3, r3, #2
 8009da6:	4413      	add	r3, r2
 8009da8:	881b      	ldrh	r3, [r3, #0]
 8009daa:	b29b      	uxth	r3, r3
 8009dac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009db0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009db4:	83fb      	strh	r3, [r7, #30]
 8009db6:	8bfb      	ldrh	r3, [r7, #30]
 8009db8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009dbc:	83fb      	strh	r3, [r7, #30]
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	781b      	ldrb	r3, [r3, #0]
 8009dc8:	009b      	lsls	r3, r3, #2
 8009dca:	441a      	add	r2, r3
 8009dcc:	8bfb      	ldrh	r3, [r7, #30]
 8009dce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009dd2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009dd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009dda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009dde:	b29b      	uxth	r3, r3
 8009de0:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8009de2:	88fb      	ldrh	r3, [r7, #6]
 8009de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d11f      	bne.n	8009e2c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	461a      	mov	r2, r3
 8009df2:	68bb      	ldr	r3, [r7, #8]
 8009df4:	781b      	ldrb	r3, [r3, #0]
 8009df6:	009b      	lsls	r3, r3, #2
 8009df8:	4413      	add	r3, r2
 8009dfa:	881b      	ldrh	r3, [r3, #0]
 8009dfc:	b29b      	uxth	r3, r3
 8009dfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e06:	83bb      	strh	r3, [r7, #28]
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	461a      	mov	r2, r3
 8009e0e:	68bb      	ldr	r3, [r7, #8]
 8009e10:	781b      	ldrb	r3, [r3, #0]
 8009e12:	009b      	lsls	r3, r3, #2
 8009e14:	441a      	add	r2, r3
 8009e16:	8bbb      	ldrh	r3, [r7, #28]
 8009e18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009e1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009e20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e24:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009e28:	b29b      	uxth	r3, r3
 8009e2a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8009e2c:	8b7b      	ldrh	r3, [r7, #26]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d008      	beq.n	8009e44 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	6818      	ldr	r0, [r3, #0]
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	6959      	ldr	r1, [r3, #20]
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	895a      	ldrh	r2, [r3, #10]
 8009e3e:	8b7b      	ldrh	r3, [r7, #26]
 8009e40:	f007 f9cd 	bl	80111de <USB_ReadPMA>
    }
  }

  return count;
 8009e44:	8b7b      	ldrh	r3, [r7, #26]
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	3720      	adds	r7, #32
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}

08009e4e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8009e4e:	b580      	push	{r7, lr}
 8009e50:	b0a4      	sub	sp, #144	; 0x90
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	60f8      	str	r0, [r7, #12]
 8009e56:	60b9      	str	r1, [r7, #8]
 8009e58:	4613      	mov	r3, r2
 8009e5a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8009e5c:	88fb      	ldrh	r3, [r7, #6]
 8009e5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	f000 81db 	beq.w	800a21e <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009e70:	b29b      	uxth	r3, r3
 8009e72:	461a      	mov	r2, r3
 8009e74:	68bb      	ldr	r3, [r7, #8]
 8009e76:	781b      	ldrb	r3, [r3, #0]
 8009e78:	00db      	lsls	r3, r3, #3
 8009e7a:	4413      	add	r3, r2
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	6812      	ldr	r2, [r2, #0]
 8009e80:	4413      	add	r3, r2
 8009e82:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009e86:	881b      	ldrh	r3, [r3, #0]
 8009e88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009e8c:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	699a      	ldr	r2, [r3, #24]
 8009e94:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009e98:	429a      	cmp	r2, r3
 8009e9a:	d907      	bls.n	8009eac <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	699a      	ldr	r2, [r3, #24]
 8009ea0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009ea4:	1ad2      	subs	r2, r2, r3
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	619a      	str	r2, [r3, #24]
 8009eaa:	e002      	b.n	8009eb2 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	699b      	ldr	r3, [r3, #24]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	f040 80b9 	bne.w	800a02e <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	785b      	ldrb	r3, [r3, #1]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d126      	bne.n	8009f12 <HAL_PCD_EP_DB_Transmit+0xc4>
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009ed2:	b29b      	uxth	r3, r3
 8009ed4:	461a      	mov	r2, r3
 8009ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ed8:	4413      	add	r3, r2
 8009eda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	00da      	lsls	r2, r3, #3
 8009ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ee4:	4413      	add	r3, r2
 8009ee6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009eea:	62bb      	str	r3, [r7, #40]	; 0x28
 8009eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eee:	881b      	ldrh	r3, [r3, #0]
 8009ef0:	b29b      	uxth	r3, r3
 8009ef2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009ef6:	b29a      	uxth	r2, r3
 8009ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009efa:	801a      	strh	r2, [r3, #0]
 8009efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009efe:	881b      	ldrh	r3, [r3, #0]
 8009f00:	b29b      	uxth	r3, r3
 8009f02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f0a:	b29a      	uxth	r2, r3
 8009f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f0e:	801a      	strh	r2, [r3, #0]
 8009f10:	e01a      	b.n	8009f48 <HAL_PCD_EP_DB_Transmit+0xfa>
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	785b      	ldrb	r3, [r3, #1]
 8009f16:	2b01      	cmp	r3, #1
 8009f18:	d116      	bne.n	8009f48 <HAL_PCD_EP_DB_Transmit+0xfa>
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	637b      	str	r3, [r7, #52]	; 0x34
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009f28:	b29b      	uxth	r3, r3
 8009f2a:	461a      	mov	r2, r3
 8009f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f2e:	4413      	add	r3, r2
 8009f30:	637b      	str	r3, [r7, #52]	; 0x34
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	781b      	ldrb	r3, [r3, #0]
 8009f36:	00da      	lsls	r2, r3, #3
 8009f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f3a:	4413      	add	r3, r2
 8009f3c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009f40:	633b      	str	r3, [r7, #48]	; 0x30
 8009f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f44:	2200      	movs	r2, #0
 8009f46:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	785b      	ldrb	r3, [r3, #1]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d126      	bne.n	8009fa4 <HAL_PCD_EP_DB_Transmit+0x156>
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	61fb      	str	r3, [r7, #28]
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009f64:	b29b      	uxth	r3, r3
 8009f66:	461a      	mov	r2, r3
 8009f68:	69fb      	ldr	r3, [r7, #28]
 8009f6a:	4413      	add	r3, r2
 8009f6c:	61fb      	str	r3, [r7, #28]
 8009f6e:	68bb      	ldr	r3, [r7, #8]
 8009f70:	781b      	ldrb	r3, [r3, #0]
 8009f72:	00da      	lsls	r2, r3, #3
 8009f74:	69fb      	ldr	r3, [r7, #28]
 8009f76:	4413      	add	r3, r2
 8009f78:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009f7c:	61bb      	str	r3, [r7, #24]
 8009f7e:	69bb      	ldr	r3, [r7, #24]
 8009f80:	881b      	ldrh	r3, [r3, #0]
 8009f82:	b29b      	uxth	r3, r3
 8009f84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f88:	b29a      	uxth	r2, r3
 8009f8a:	69bb      	ldr	r3, [r7, #24]
 8009f8c:	801a      	strh	r2, [r3, #0]
 8009f8e:	69bb      	ldr	r3, [r7, #24]
 8009f90:	881b      	ldrh	r3, [r3, #0]
 8009f92:	b29b      	uxth	r3, r3
 8009f94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f9c:	b29a      	uxth	r2, r3
 8009f9e:	69bb      	ldr	r3, [r7, #24]
 8009fa0:	801a      	strh	r2, [r3, #0]
 8009fa2:	e017      	b.n	8009fd4 <HAL_PCD_EP_DB_Transmit+0x186>
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	785b      	ldrb	r3, [r3, #1]
 8009fa8:	2b01      	cmp	r3, #1
 8009faa:	d113      	bne.n	8009fd4 <HAL_PCD_EP_DB_Transmit+0x186>
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009fb4:	b29b      	uxth	r3, r3
 8009fb6:	461a      	mov	r2, r3
 8009fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fba:	4413      	add	r3, r2
 8009fbc:	627b      	str	r3, [r7, #36]	; 0x24
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	781b      	ldrb	r3, [r3, #0]
 8009fc2:	00da      	lsls	r2, r3, #3
 8009fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fc6:	4413      	add	r3, r2
 8009fc8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009fcc:	623b      	str	r3, [r7, #32]
 8009fce:	6a3b      	ldr	r3, [r7, #32]
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	781b      	ldrb	r3, [r3, #0]
 8009fd8:	4619      	mov	r1, r3
 8009fda:	68f8      	ldr	r0, [r7, #12]
 8009fdc:	f00a f861 	bl	80140a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009fe0:	88fb      	ldrh	r3, [r7, #6]
 8009fe2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	f000 82fa 	beq.w	800a5e0 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	461a      	mov	r2, r3
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	781b      	ldrb	r3, [r3, #0]
 8009ff6:	009b      	lsls	r3, r3, #2
 8009ff8:	4413      	add	r3, r2
 8009ffa:	881b      	ldrh	r3, [r3, #0]
 8009ffc:	b29b      	uxth	r3, r3
 8009ffe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a006:	82fb      	strh	r3, [r7, #22]
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	461a      	mov	r2, r3
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	009b      	lsls	r3, r3, #2
 800a014:	441a      	add	r2, r3
 800a016:	8afb      	ldrh	r3, [r7, #22]
 800a018:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a01c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a020:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a024:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a028:	b29b      	uxth	r3, r3
 800a02a:	8013      	strh	r3, [r2, #0]
 800a02c:	e2d8      	b.n	800a5e0 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a02e:	88fb      	ldrh	r3, [r7, #6]
 800a030:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a034:	2b00      	cmp	r3, #0
 800a036:	d021      	beq.n	800a07c <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	461a      	mov	r2, r3
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	781b      	ldrb	r3, [r3, #0]
 800a042:	009b      	lsls	r3, r3, #2
 800a044:	4413      	add	r3, r2
 800a046:	881b      	ldrh	r3, [r3, #0]
 800a048:	b29b      	uxth	r3, r3
 800a04a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a04e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a052:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	461a      	mov	r2, r3
 800a05c:	68bb      	ldr	r3, [r7, #8]
 800a05e:	781b      	ldrb	r3, [r3, #0]
 800a060:	009b      	lsls	r3, r3, #2
 800a062:	441a      	add	r2, r3
 800a064:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800a068:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a06c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a070:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a074:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a078:	b29b      	uxth	r3, r3
 800a07a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a082:	2b01      	cmp	r3, #1
 800a084:	f040 82ac 	bne.w	800a5e0 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	695a      	ldr	r2, [r3, #20]
 800a08c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a090:	441a      	add	r2, r3
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	69da      	ldr	r2, [r3, #28]
 800a09a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a09e:	441a      	add	r2, r3
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	6a1a      	ldr	r2, [r3, #32]
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	691b      	ldr	r3, [r3, #16]
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d30b      	bcc.n	800a0c8 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	691b      	ldr	r3, [r3, #16]
 800a0b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	6a1a      	ldr	r2, [r3, #32]
 800a0bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a0c0:	1ad2      	subs	r2, r2, r3
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	621a      	str	r2, [r3, #32]
 800a0c6:	e017      	b.n	800a0f8 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 800a0c8:	68bb      	ldr	r3, [r7, #8]
 800a0ca:	6a1b      	ldr	r3, [r3, #32]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d108      	bne.n	800a0e2 <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 800a0d0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a0d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800a0d8:	68bb      	ldr	r3, [r7, #8]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800a0e0:	e00a      	b.n	800a0f8 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	6a1b      	ldr	r3, [r3, #32]
 800a0ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800a0f8:	68bb      	ldr	r3, [r7, #8]
 800a0fa:	785b      	ldrb	r3, [r3, #1]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d165      	bne.n	800a1cc <HAL_PCD_EP_DB_Transmit+0x37e>
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a10e:	b29b      	uxth	r3, r3
 800a110:	461a      	mov	r2, r3
 800a112:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a114:	4413      	add	r3, r2
 800a116:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	781b      	ldrb	r3, [r3, #0]
 800a11c:	00da      	lsls	r2, r3, #3
 800a11e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a120:	4413      	add	r3, r2
 800a122:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a126:	63bb      	str	r3, [r7, #56]	; 0x38
 800a128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a12a:	881b      	ldrh	r3, [r3, #0]
 800a12c:	b29b      	uxth	r3, r3
 800a12e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a132:	b29a      	uxth	r2, r3
 800a134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a136:	801a      	strh	r2, [r3, #0]
 800a138:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a13c:	2b3e      	cmp	r3, #62	; 0x3e
 800a13e:	d91d      	bls.n	800a17c <HAL_PCD_EP_DB_Transmit+0x32e>
 800a140:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a144:	095b      	lsrs	r3, r3, #5
 800a146:	64bb      	str	r3, [r7, #72]	; 0x48
 800a148:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a14c:	f003 031f 	and.w	r3, r3, #31
 800a150:	2b00      	cmp	r3, #0
 800a152:	d102      	bne.n	800a15a <HAL_PCD_EP_DB_Transmit+0x30c>
 800a154:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a156:	3b01      	subs	r3, #1
 800a158:	64bb      	str	r3, [r7, #72]	; 0x48
 800a15a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a15c:	881b      	ldrh	r3, [r3, #0]
 800a15e:	b29a      	uxth	r2, r3
 800a160:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a162:	b29b      	uxth	r3, r3
 800a164:	029b      	lsls	r3, r3, #10
 800a166:	b29b      	uxth	r3, r3
 800a168:	4313      	orrs	r3, r2
 800a16a:	b29b      	uxth	r3, r3
 800a16c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a170:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a174:	b29a      	uxth	r2, r3
 800a176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a178:	801a      	strh	r2, [r3, #0]
 800a17a:	e044      	b.n	800a206 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800a17c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a180:	2b00      	cmp	r3, #0
 800a182:	d10a      	bne.n	800a19a <HAL_PCD_EP_DB_Transmit+0x34c>
 800a184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a186:	881b      	ldrh	r3, [r3, #0]
 800a188:	b29b      	uxth	r3, r3
 800a18a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a18e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a192:	b29a      	uxth	r2, r3
 800a194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a196:	801a      	strh	r2, [r3, #0]
 800a198:	e035      	b.n	800a206 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800a19a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a19e:	085b      	lsrs	r3, r3, #1
 800a1a0:	64bb      	str	r3, [r7, #72]	; 0x48
 800a1a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a1a6:	f003 0301 	and.w	r3, r3, #1
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d002      	beq.n	800a1b4 <HAL_PCD_EP_DB_Transmit+0x366>
 800a1ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a1b0:	3301      	adds	r3, #1
 800a1b2:	64bb      	str	r3, [r7, #72]	; 0x48
 800a1b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1b6:	881b      	ldrh	r3, [r3, #0]
 800a1b8:	b29a      	uxth	r2, r3
 800a1ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a1bc:	b29b      	uxth	r3, r3
 800a1be:	029b      	lsls	r3, r3, #10
 800a1c0:	b29b      	uxth	r3, r3
 800a1c2:	4313      	orrs	r3, r2
 800a1c4:	b29a      	uxth	r2, r3
 800a1c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1c8:	801a      	strh	r2, [r3, #0]
 800a1ca:	e01c      	b.n	800a206 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	785b      	ldrb	r3, [r3, #1]
 800a1d0:	2b01      	cmp	r3, #1
 800a1d2:	d118      	bne.n	800a206 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	647b      	str	r3, [r7, #68]	; 0x44
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a1e2:	b29b      	uxth	r3, r3
 800a1e4:	461a      	mov	r2, r3
 800a1e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1e8:	4413      	add	r3, r2
 800a1ea:	647b      	str	r3, [r7, #68]	; 0x44
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	781b      	ldrb	r3, [r3, #0]
 800a1f0:	00da      	lsls	r2, r3, #3
 800a1f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1f4:	4413      	add	r3, r2
 800a1f6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a1fa:	643b      	str	r3, [r7, #64]	; 0x40
 800a1fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a200:	b29a      	uxth	r2, r3
 800a202:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a204:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	6818      	ldr	r0, [r3, #0]
 800a20a:	68bb      	ldr	r3, [r7, #8]
 800a20c:	6959      	ldr	r1, [r3, #20]
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	891a      	ldrh	r2, [r3, #8]
 800a212:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a216:	b29b      	uxth	r3, r3
 800a218:	f006 ff9f 	bl	801115a <USB_WritePMA>
 800a21c:	e1e0      	b.n	800a5e0 <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a226:	b29b      	uxth	r3, r3
 800a228:	461a      	mov	r2, r3
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	781b      	ldrb	r3, [r3, #0]
 800a22e:	00db      	lsls	r3, r3, #3
 800a230:	4413      	add	r3, r2
 800a232:	68fa      	ldr	r2, [r7, #12]
 800a234:	6812      	ldr	r2, [r2, #0]
 800a236:	4413      	add	r3, r2
 800a238:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a23c:	881b      	ldrh	r3, [r3, #0]
 800a23e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a242:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 800a246:	68bb      	ldr	r3, [r7, #8]
 800a248:	699a      	ldr	r2, [r3, #24]
 800a24a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a24e:	429a      	cmp	r2, r3
 800a250:	d307      	bcc.n	800a262 <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	699a      	ldr	r2, [r3, #24]
 800a256:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a25a:	1ad2      	subs	r2, r2, r3
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	619a      	str	r2, [r3, #24]
 800a260:	e002      	b.n	800a268 <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	2200      	movs	r2, #0
 800a266:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	699b      	ldr	r3, [r3, #24]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	f040 80c0 	bne.w	800a3f2 <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	785b      	ldrb	r3, [r3, #1]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d126      	bne.n	800a2c8 <HAL_PCD_EP_DB_Transmit+0x47a>
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a288:	b29b      	uxth	r3, r3
 800a28a:	461a      	mov	r2, r3
 800a28c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a28e:	4413      	add	r3, r2
 800a290:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	781b      	ldrb	r3, [r3, #0]
 800a296:	00da      	lsls	r2, r3, #3
 800a298:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a29a:	4413      	add	r3, r2
 800a29c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a2a0:	67bb      	str	r3, [r7, #120]	; 0x78
 800a2a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a2a4:	881b      	ldrh	r3, [r3, #0]
 800a2a6:	b29b      	uxth	r3, r3
 800a2a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a2ac:	b29a      	uxth	r2, r3
 800a2ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a2b0:	801a      	strh	r2, [r3, #0]
 800a2b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a2b4:	881b      	ldrh	r3, [r3, #0]
 800a2b6:	b29b      	uxth	r3, r3
 800a2b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a2bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a2c0:	b29a      	uxth	r2, r3
 800a2c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a2c4:	801a      	strh	r2, [r3, #0]
 800a2c6:	e01a      	b.n	800a2fe <HAL_PCD_EP_DB_Transmit+0x4b0>
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	785b      	ldrb	r3, [r3, #1]
 800a2cc:	2b01      	cmp	r3, #1
 800a2ce:	d116      	bne.n	800a2fe <HAL_PCD_EP_DB_Transmit+0x4b0>
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	667b      	str	r3, [r7, #100]	; 0x64
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a2de:	b29b      	uxth	r3, r3
 800a2e0:	461a      	mov	r2, r3
 800a2e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a2e4:	4413      	add	r3, r2
 800a2e6:	667b      	str	r3, [r7, #100]	; 0x64
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	781b      	ldrb	r3, [r3, #0]
 800a2ec:	00da      	lsls	r2, r3, #3
 800a2ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a2f0:	4413      	add	r3, r2
 800a2f2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a2f6:	663b      	str	r3, [r7, #96]	; 0x60
 800a2f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	677b      	str	r3, [r7, #116]	; 0x74
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	785b      	ldrb	r3, [r3, #1]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d12b      	bne.n	800a364 <HAL_PCD_EP_DB_Transmit+0x516>
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a31a:	b29b      	uxth	r3, r3
 800a31c:	461a      	mov	r2, r3
 800a31e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a320:	4413      	add	r3, r2
 800a322:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	781b      	ldrb	r3, [r3, #0]
 800a328:	00da      	lsls	r2, r3, #3
 800a32a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a32c:	4413      	add	r3, r2
 800a32e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a332:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a336:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a33a:	881b      	ldrh	r3, [r3, #0]
 800a33c:	b29b      	uxth	r3, r3
 800a33e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a342:	b29a      	uxth	r2, r3
 800a344:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a348:	801a      	strh	r2, [r3, #0]
 800a34a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a34e:	881b      	ldrh	r3, [r3, #0]
 800a350:	b29b      	uxth	r3, r3
 800a352:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a356:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a35a:	b29a      	uxth	r2, r3
 800a35c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a360:	801a      	strh	r2, [r3, #0]
 800a362:	e017      	b.n	800a394 <HAL_PCD_EP_DB_Transmit+0x546>
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	785b      	ldrb	r3, [r3, #1]
 800a368:	2b01      	cmp	r3, #1
 800a36a:	d113      	bne.n	800a394 <HAL_PCD_EP_DB_Transmit+0x546>
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a374:	b29b      	uxth	r3, r3
 800a376:	461a      	mov	r2, r3
 800a378:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a37a:	4413      	add	r3, r2
 800a37c:	677b      	str	r3, [r7, #116]	; 0x74
 800a37e:	68bb      	ldr	r3, [r7, #8]
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	00da      	lsls	r2, r3, #3
 800a384:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a386:	4413      	add	r3, r2
 800a388:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a38c:	673b      	str	r3, [r7, #112]	; 0x70
 800a38e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a390:	2200      	movs	r2, #0
 800a392:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	781b      	ldrb	r3, [r3, #0]
 800a398:	4619      	mov	r1, r3
 800a39a:	68f8      	ldr	r0, [r7, #12]
 800a39c:	f009 fe81 	bl	80140a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800a3a0:	88fb      	ldrh	r3, [r7, #6]
 800a3a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	f040 811a 	bne.w	800a5e0 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	781b      	ldrb	r3, [r3, #0]
 800a3b6:	009b      	lsls	r3, r3, #2
 800a3b8:	4413      	add	r3, r2
 800a3ba:	881b      	ldrh	r3, [r3, #0]
 800a3bc:	b29b      	uxth	r3, r3
 800a3be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a3c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3c6:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	461a      	mov	r2, r3
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	781b      	ldrb	r3, [r3, #0]
 800a3d4:	009b      	lsls	r3, r3, #2
 800a3d6:	441a      	add	r2, r3
 800a3d8:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 800a3dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a3e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a3e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a3e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a3ec:	b29b      	uxth	r3, r3
 800a3ee:	8013      	strh	r3, [r2, #0]
 800a3f0:	e0f6      	b.n	800a5e0 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800a3f2:	88fb      	ldrh	r3, [r7, #6]
 800a3f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d121      	bne.n	800a440 <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	461a      	mov	r2, r3
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	781b      	ldrb	r3, [r3, #0]
 800a406:	009b      	lsls	r3, r3, #2
 800a408:	4413      	add	r3, r2
 800a40a:	881b      	ldrh	r3, [r3, #0]
 800a40c:	b29b      	uxth	r3, r3
 800a40e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a416:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	461a      	mov	r2, r3
 800a420:	68bb      	ldr	r3, [r7, #8]
 800a422:	781b      	ldrb	r3, [r3, #0]
 800a424:	009b      	lsls	r3, r3, #2
 800a426:	441a      	add	r2, r3
 800a428:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800a42c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a430:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a434:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a43c:	b29b      	uxth	r3, r3
 800a43e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800a440:	68bb      	ldr	r3, [r7, #8]
 800a442:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a446:	2b01      	cmp	r3, #1
 800a448:	f040 80ca 	bne.w	800a5e0 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	695a      	ldr	r2, [r3, #20]
 800a450:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a454:	441a      	add	r2, r3
 800a456:	68bb      	ldr	r3, [r7, #8]
 800a458:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	69da      	ldr	r2, [r3, #28]
 800a45e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a462:	441a      	add	r2, r3
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	6a1a      	ldr	r2, [r3, #32]
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	691b      	ldr	r3, [r3, #16]
 800a470:	429a      	cmp	r2, r3
 800a472:	d30b      	bcc.n	800a48c <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 800a474:	68bb      	ldr	r3, [r7, #8]
 800a476:	691b      	ldr	r3, [r3, #16]
 800a478:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	6a1a      	ldr	r2, [r3, #32]
 800a480:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a484:	1ad2      	subs	r2, r2, r3
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	621a      	str	r2, [r3, #32]
 800a48a:	e017      	b.n	800a4bc <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	6a1b      	ldr	r3, [r3, #32]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d108      	bne.n	800a4a6 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 800a494:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800a498:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 800a49c:	68bb      	ldr	r3, [r7, #8]
 800a49e:	2200      	movs	r2, #0
 800a4a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800a4a4:	e00a      	b.n	800a4bc <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	6a1b      	ldr	r3, [r3, #32]
 800a4aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 800a4ae:	68bb      	ldr	r3, [r7, #8]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	657b      	str	r3, [r7, #84]	; 0x54
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	785b      	ldrb	r3, [r3, #1]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d165      	bne.n	800a596 <HAL_PCD_EP_DB_Transmit+0x748>
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a4d8:	b29b      	uxth	r3, r3
 800a4da:	461a      	mov	r2, r3
 800a4dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a4de:	4413      	add	r3, r2
 800a4e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	00da      	lsls	r2, r3, #3
 800a4e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a4ea:	4413      	add	r3, r2
 800a4ec:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a4f0:	65bb      	str	r3, [r7, #88]	; 0x58
 800a4f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a4f4:	881b      	ldrh	r3, [r3, #0]
 800a4f6:	b29b      	uxth	r3, r3
 800a4f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a4fc:	b29a      	uxth	r2, r3
 800a4fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a500:	801a      	strh	r2, [r3, #0]
 800a502:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a506:	2b3e      	cmp	r3, #62	; 0x3e
 800a508:	d91d      	bls.n	800a546 <HAL_PCD_EP_DB_Transmit+0x6f8>
 800a50a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a50e:	095b      	lsrs	r3, r3, #5
 800a510:	66bb      	str	r3, [r7, #104]	; 0x68
 800a512:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a516:	f003 031f 	and.w	r3, r3, #31
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d102      	bne.n	800a524 <HAL_PCD_EP_DB_Transmit+0x6d6>
 800a51e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a520:	3b01      	subs	r3, #1
 800a522:	66bb      	str	r3, [r7, #104]	; 0x68
 800a524:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a526:	881b      	ldrh	r3, [r3, #0]
 800a528:	b29a      	uxth	r2, r3
 800a52a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a52c:	b29b      	uxth	r3, r3
 800a52e:	029b      	lsls	r3, r3, #10
 800a530:	b29b      	uxth	r3, r3
 800a532:	4313      	orrs	r3, r2
 800a534:	b29b      	uxth	r3, r3
 800a536:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a53a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a53e:	b29a      	uxth	r2, r3
 800a540:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a542:	801a      	strh	r2, [r3, #0]
 800a544:	e041      	b.n	800a5ca <HAL_PCD_EP_DB_Transmit+0x77c>
 800a546:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d10a      	bne.n	800a564 <HAL_PCD_EP_DB_Transmit+0x716>
 800a54e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a550:	881b      	ldrh	r3, [r3, #0]
 800a552:	b29b      	uxth	r3, r3
 800a554:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a558:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a55c:	b29a      	uxth	r2, r3
 800a55e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a560:	801a      	strh	r2, [r3, #0]
 800a562:	e032      	b.n	800a5ca <HAL_PCD_EP_DB_Transmit+0x77c>
 800a564:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a568:	085b      	lsrs	r3, r3, #1
 800a56a:	66bb      	str	r3, [r7, #104]	; 0x68
 800a56c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a570:	f003 0301 	and.w	r3, r3, #1
 800a574:	2b00      	cmp	r3, #0
 800a576:	d002      	beq.n	800a57e <HAL_PCD_EP_DB_Transmit+0x730>
 800a578:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a57a:	3301      	adds	r3, #1
 800a57c:	66bb      	str	r3, [r7, #104]	; 0x68
 800a57e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a580:	881b      	ldrh	r3, [r3, #0]
 800a582:	b29a      	uxth	r2, r3
 800a584:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a586:	b29b      	uxth	r3, r3
 800a588:	029b      	lsls	r3, r3, #10
 800a58a:	b29b      	uxth	r3, r3
 800a58c:	4313      	orrs	r3, r2
 800a58e:	b29a      	uxth	r2, r3
 800a590:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a592:	801a      	strh	r2, [r3, #0]
 800a594:	e019      	b.n	800a5ca <HAL_PCD_EP_DB_Transmit+0x77c>
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	785b      	ldrb	r3, [r3, #1]
 800a59a:	2b01      	cmp	r3, #1
 800a59c:	d115      	bne.n	800a5ca <HAL_PCD_EP_DB_Transmit+0x77c>
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a5a6:	b29b      	uxth	r3, r3
 800a5a8:	461a      	mov	r2, r3
 800a5aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a5ac:	4413      	add	r3, r2
 800a5ae:	657b      	str	r3, [r7, #84]	; 0x54
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	781b      	ldrb	r3, [r3, #0]
 800a5b4:	00da      	lsls	r2, r3, #3
 800a5b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a5b8:	4413      	add	r3, r2
 800a5ba:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a5be:	653b      	str	r3, [r7, #80]	; 0x50
 800a5c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a5c4:	b29a      	uxth	r2, r3
 800a5c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a5c8:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	6818      	ldr	r0, [r3, #0]
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	6959      	ldr	r1, [r3, #20]
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	895a      	ldrh	r2, [r3, #10]
 800a5d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a5da:	b29b      	uxth	r3, r3
 800a5dc:	f006 fdbd 	bl	801115a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	461a      	mov	r2, r3
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	781b      	ldrb	r3, [r3, #0]
 800a5ea:	009b      	lsls	r3, r3, #2
 800a5ec:	4413      	add	r3, r2
 800a5ee:	881b      	ldrh	r3, [r3, #0]
 800a5f0:	b29b      	uxth	r3, r3
 800a5f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a5f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a5fa:	82bb      	strh	r3, [r7, #20]
 800a5fc:	8abb      	ldrh	r3, [r7, #20]
 800a5fe:	f083 0310 	eor.w	r3, r3, #16
 800a602:	82bb      	strh	r3, [r7, #20]
 800a604:	8abb      	ldrh	r3, [r7, #20]
 800a606:	f083 0320 	eor.w	r3, r3, #32
 800a60a:	82bb      	strh	r3, [r7, #20]
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	461a      	mov	r2, r3
 800a612:	68bb      	ldr	r3, [r7, #8]
 800a614:	781b      	ldrb	r3, [r3, #0]
 800a616:	009b      	lsls	r3, r3, #2
 800a618:	441a      	add	r2, r3
 800a61a:	8abb      	ldrh	r3, [r7, #20]
 800a61c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a620:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a624:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a628:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a62c:	b29b      	uxth	r3, r3
 800a62e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800a630:	2300      	movs	r3, #0
}
 800a632:	4618      	mov	r0, r3
 800a634:	3790      	adds	r7, #144	; 0x90
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}

0800a63a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800a63a:	b480      	push	{r7}
 800a63c:	b087      	sub	sp, #28
 800a63e:	af00      	add	r7, sp, #0
 800a640:	60f8      	str	r0, [r7, #12]
 800a642:	607b      	str	r3, [r7, #4]
 800a644:	460b      	mov	r3, r1
 800a646:	817b      	strh	r3, [r7, #10]
 800a648:	4613      	mov	r3, r2
 800a64a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800a64c:	897b      	ldrh	r3, [r7, #10]
 800a64e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a652:	b29b      	uxth	r3, r3
 800a654:	2b00      	cmp	r3, #0
 800a656:	d00b      	beq.n	800a670 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a658:	897b      	ldrh	r3, [r7, #10]
 800a65a:	f003 0307 	and.w	r3, r3, #7
 800a65e:	1c5a      	adds	r2, r3, #1
 800a660:	4613      	mov	r3, r2
 800a662:	009b      	lsls	r3, r3, #2
 800a664:	4413      	add	r3, r2
 800a666:	00db      	lsls	r3, r3, #3
 800a668:	68fa      	ldr	r2, [r7, #12]
 800a66a:	4413      	add	r3, r2
 800a66c:	617b      	str	r3, [r7, #20]
 800a66e:	e009      	b.n	800a684 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a670:	897a      	ldrh	r2, [r7, #10]
 800a672:	4613      	mov	r3, r2
 800a674:	009b      	lsls	r3, r3, #2
 800a676:	4413      	add	r3, r2
 800a678:	00db      	lsls	r3, r3, #3
 800a67a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800a67e:	68fa      	ldr	r2, [r7, #12]
 800a680:	4413      	add	r3, r2
 800a682:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800a684:	893b      	ldrh	r3, [r7, #8]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d107      	bne.n	800a69a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800a68a:	697b      	ldr	r3, [r7, #20]
 800a68c:	2200      	movs	r2, #0
 800a68e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	b29a      	uxth	r2, r3
 800a694:	697b      	ldr	r3, [r7, #20]
 800a696:	80da      	strh	r2, [r3, #6]
 800a698:	e00b      	b.n	800a6b2 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	2201      	movs	r2, #1
 800a69e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	b29a      	uxth	r2, r3
 800a6a4:	697b      	ldr	r3, [r7, #20]
 800a6a6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	0c1b      	lsrs	r3, r3, #16
 800a6ac:	b29a      	uxth	r2, r3
 800a6ae:	697b      	ldr	r3, [r7, #20]
 800a6b0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800a6b2:	2300      	movs	r3, #0
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	371c      	adds	r7, #28
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr

0800a6c0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b085      	sub	sp, #20
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2201      	movs	r2, #1
 800a6d2:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
  hpcd->LPM_State = LPM_L0;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800a6e4:	b29b      	uxth	r3, r3
 800a6e6:	f043 0301 	orr.w	r3, r3, #1
 800a6ea:	b29a      	uxth	r2, r3
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800a6f8:	b29b      	uxth	r3, r3
 800a6fa:	f043 0302 	orr.w	r3, r3, #2
 800a6fe:	b29a      	uxth	r2, r3
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 800a706:	2300      	movs	r3, #0
}
 800a708:	4618      	mov	r0, r3
 800a70a:	3714      	adds	r7, #20
 800a70c:	46bd      	mov	sp, r7
 800a70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a712:	4770      	bx	lr

0800a714 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800a714:	b480      	push	{r7}
 800a716:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800a718:	4b04      	ldr	r3, [pc, #16]	; (800a72c <HAL_PWREx_GetVoltageRange+0x18>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800a720:	4618      	mov	r0, r3
 800a722:	46bd      	mov	sp, r7
 800a724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a728:	4770      	bx	lr
 800a72a:	bf00      	nop
 800a72c:	40007000 	.word	0x40007000

0800a730 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a730:	b480      	push	{r7}
 800a732:	b085      	sub	sp, #20
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a73e:	d130      	bne.n	800a7a2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800a740:	4b23      	ldr	r3, [pc, #140]	; (800a7d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a748:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a74c:	d038      	beq.n	800a7c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800a74e:	4b20      	ldr	r3, [pc, #128]	; (800a7d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a756:	4a1e      	ldr	r2, [pc, #120]	; (800a7d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a758:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a75c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800a75e:	4b1d      	ldr	r3, [pc, #116]	; (800a7d4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	2232      	movs	r2, #50	; 0x32
 800a764:	fb02 f303 	mul.w	r3, r2, r3
 800a768:	4a1b      	ldr	r2, [pc, #108]	; (800a7d8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800a76a:	fba2 2303 	umull	r2, r3, r2, r3
 800a76e:	0c9b      	lsrs	r3, r3, #18
 800a770:	3301      	adds	r3, #1
 800a772:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a774:	e002      	b.n	800a77c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	3b01      	subs	r3, #1
 800a77a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800a77c:	4b14      	ldr	r3, [pc, #80]	; (800a7d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a77e:	695b      	ldr	r3, [r3, #20]
 800a780:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a784:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a788:	d102      	bne.n	800a790 <HAL_PWREx_ControlVoltageScaling+0x60>
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d1f2      	bne.n	800a776 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a790:	4b0f      	ldr	r3, [pc, #60]	; (800a7d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a792:	695b      	ldr	r3, [r3, #20]
 800a794:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a798:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a79c:	d110      	bne.n	800a7c0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800a79e:	2303      	movs	r3, #3
 800a7a0:	e00f      	b.n	800a7c2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800a7a2:	4b0b      	ldr	r3, [pc, #44]	; (800a7d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a7aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a7ae:	d007      	beq.n	800a7c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800a7b0:	4b07      	ldr	r3, [pc, #28]	; (800a7d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800a7b8:	4a05      	ldr	r2, [pc, #20]	; (800a7d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800a7ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a7be:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800a7c0:	2300      	movs	r3, #0
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3714      	adds	r7, #20
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7cc:	4770      	bx	lr
 800a7ce:	bf00      	nop
 800a7d0:	40007000 	.word	0x40007000
 800a7d4:	20000024 	.word	0x20000024
 800a7d8:	431bde83 	.word	0x431bde83

0800a7dc <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800a7dc:	b480      	push	{r7}
 800a7de:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800a7e0:	4b05      	ldr	r3, [pc, #20]	; (800a7f8 <HAL_PWREx_EnableVddUSB+0x1c>)
 800a7e2:	685b      	ldr	r3, [r3, #4]
 800a7e4:	4a04      	ldr	r2, [pc, #16]	; (800a7f8 <HAL_PWREx_EnableVddUSB+0x1c>)
 800a7e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a7ea:	6053      	str	r3, [r2, #4]
}
 800a7ec:	bf00      	nop
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f4:	4770      	bx	lr
 800a7f6:	bf00      	nop
 800a7f8:	40007000 	.word	0x40007000

0800a7fc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b088      	sub	sp, #32
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d102      	bne.n	800a810 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a80a:	2301      	movs	r3, #1
 800a80c:	f000 bc02 	b.w	800b014 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a810:	4b96      	ldr	r3, [pc, #600]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a812:	689b      	ldr	r3, [r3, #8]
 800a814:	f003 030c 	and.w	r3, r3, #12
 800a818:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a81a:	4b94      	ldr	r3, [pc, #592]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a81c:	68db      	ldr	r3, [r3, #12]
 800a81e:	f003 0303 	and.w	r3, r3, #3
 800a822:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f003 0310 	and.w	r3, r3, #16
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	f000 80e4 	beq.w	800a9fa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a832:	69bb      	ldr	r3, [r7, #24]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d007      	beq.n	800a848 <HAL_RCC_OscConfig+0x4c>
 800a838:	69bb      	ldr	r3, [r7, #24]
 800a83a:	2b0c      	cmp	r3, #12
 800a83c:	f040 808b 	bne.w	800a956 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800a840:	697b      	ldr	r3, [r7, #20]
 800a842:	2b01      	cmp	r3, #1
 800a844:	f040 8087 	bne.w	800a956 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a848:	4b88      	ldr	r3, [pc, #544]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f003 0302 	and.w	r3, r3, #2
 800a850:	2b00      	cmp	r3, #0
 800a852:	d005      	beq.n	800a860 <HAL_RCC_OscConfig+0x64>
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	699b      	ldr	r3, [r3, #24]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d101      	bne.n	800a860 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800a85c:	2301      	movs	r3, #1
 800a85e:	e3d9      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	6a1a      	ldr	r2, [r3, #32]
 800a864:	4b81      	ldr	r3, [pc, #516]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f003 0308 	and.w	r3, r3, #8
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d004      	beq.n	800a87a <HAL_RCC_OscConfig+0x7e>
 800a870:	4b7e      	ldr	r3, [pc, #504]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a878:	e005      	b.n	800a886 <HAL_RCC_OscConfig+0x8a>
 800a87a:	4b7c      	ldr	r3, [pc, #496]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a87c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a880:	091b      	lsrs	r3, r3, #4
 800a882:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a886:	4293      	cmp	r3, r2
 800a888:	d223      	bcs.n	800a8d2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6a1b      	ldr	r3, [r3, #32]
 800a88e:	4618      	mov	r0, r3
 800a890:	f000 fd8c 	bl	800b3ac <RCC_SetFlashLatencyFromMSIRange>
 800a894:	4603      	mov	r3, r0
 800a896:	2b00      	cmp	r3, #0
 800a898:	d001      	beq.n	800a89e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800a89a:	2301      	movs	r3, #1
 800a89c:	e3ba      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a89e:	4b73      	ldr	r3, [pc, #460]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	4a72      	ldr	r2, [pc, #456]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a8a4:	f043 0308 	orr.w	r3, r3, #8
 800a8a8:	6013      	str	r3, [r2, #0]
 800a8aa:	4b70      	ldr	r3, [pc, #448]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6a1b      	ldr	r3, [r3, #32]
 800a8b6:	496d      	ldr	r1, [pc, #436]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a8b8:	4313      	orrs	r3, r2
 800a8ba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a8bc:	4b6b      	ldr	r3, [pc, #428]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	69db      	ldr	r3, [r3, #28]
 800a8c8:	021b      	lsls	r3, r3, #8
 800a8ca:	4968      	ldr	r1, [pc, #416]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a8cc:	4313      	orrs	r3, r2
 800a8ce:	604b      	str	r3, [r1, #4]
 800a8d0:	e025      	b.n	800a91e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a8d2:	4b66      	ldr	r3, [pc, #408]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	4a65      	ldr	r2, [pc, #404]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a8d8:	f043 0308 	orr.w	r3, r3, #8
 800a8dc:	6013      	str	r3, [r2, #0]
 800a8de:	4b63      	ldr	r3, [pc, #396]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6a1b      	ldr	r3, [r3, #32]
 800a8ea:	4960      	ldr	r1, [pc, #384]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a8f0:	4b5e      	ldr	r3, [pc, #376]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a8f2:	685b      	ldr	r3, [r3, #4]
 800a8f4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	69db      	ldr	r3, [r3, #28]
 800a8fc:	021b      	lsls	r3, r3, #8
 800a8fe:	495b      	ldr	r1, [pc, #364]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a900:	4313      	orrs	r3, r2
 800a902:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a904:	69bb      	ldr	r3, [r7, #24]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d109      	bne.n	800a91e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6a1b      	ldr	r3, [r3, #32]
 800a90e:	4618      	mov	r0, r3
 800a910:	f000 fd4c 	bl	800b3ac <RCC_SetFlashLatencyFromMSIRange>
 800a914:	4603      	mov	r3, r0
 800a916:	2b00      	cmp	r3, #0
 800a918:	d001      	beq.n	800a91e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800a91a:	2301      	movs	r3, #1
 800a91c:	e37a      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a91e:	f000 fc81 	bl	800b224 <HAL_RCC_GetSysClockFreq>
 800a922:	4602      	mov	r2, r0
 800a924:	4b51      	ldr	r3, [pc, #324]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a926:	689b      	ldr	r3, [r3, #8]
 800a928:	091b      	lsrs	r3, r3, #4
 800a92a:	f003 030f 	and.w	r3, r3, #15
 800a92e:	4950      	ldr	r1, [pc, #320]	; (800aa70 <HAL_RCC_OscConfig+0x274>)
 800a930:	5ccb      	ldrb	r3, [r1, r3]
 800a932:	f003 031f 	and.w	r3, r3, #31
 800a936:	fa22 f303 	lsr.w	r3, r2, r3
 800a93a:	4a4e      	ldr	r2, [pc, #312]	; (800aa74 <HAL_RCC_OscConfig+0x278>)
 800a93c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800a93e:	4b4e      	ldr	r3, [pc, #312]	; (800aa78 <HAL_RCC_OscConfig+0x27c>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	4618      	mov	r0, r3
 800a944:	f7fb fc36 	bl	80061b4 <HAL_InitTick>
 800a948:	4603      	mov	r3, r0
 800a94a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800a94c:	7bfb      	ldrb	r3, [r7, #15]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d052      	beq.n	800a9f8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800a952:	7bfb      	ldrb	r3, [r7, #15]
 800a954:	e35e      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	699b      	ldr	r3, [r3, #24]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d032      	beq.n	800a9c4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a95e:	4b43      	ldr	r3, [pc, #268]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	4a42      	ldr	r2, [pc, #264]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a964:	f043 0301 	orr.w	r3, r3, #1
 800a968:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a96a:	f7fb fc73 	bl	8006254 <HAL_GetTick>
 800a96e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a970:	e008      	b.n	800a984 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a972:	f7fb fc6f 	bl	8006254 <HAL_GetTick>
 800a976:	4602      	mov	r2, r0
 800a978:	693b      	ldr	r3, [r7, #16]
 800a97a:	1ad3      	subs	r3, r2, r3
 800a97c:	2b02      	cmp	r3, #2
 800a97e:	d901      	bls.n	800a984 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800a980:	2303      	movs	r3, #3
 800a982:	e347      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a984:	4b39      	ldr	r3, [pc, #228]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	f003 0302 	and.w	r3, r3, #2
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d0f0      	beq.n	800a972 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a990:	4b36      	ldr	r3, [pc, #216]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	4a35      	ldr	r2, [pc, #212]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a996:	f043 0308 	orr.w	r3, r3, #8
 800a99a:	6013      	str	r3, [r2, #0]
 800a99c:	4b33      	ldr	r3, [pc, #204]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	6a1b      	ldr	r3, [r3, #32]
 800a9a8:	4930      	ldr	r1, [pc, #192]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a9aa:	4313      	orrs	r3, r2
 800a9ac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a9ae:	4b2f      	ldr	r3, [pc, #188]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a9b0:	685b      	ldr	r3, [r3, #4]
 800a9b2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	69db      	ldr	r3, [r3, #28]
 800a9ba:	021b      	lsls	r3, r3, #8
 800a9bc:	492b      	ldr	r1, [pc, #172]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a9be:	4313      	orrs	r3, r2
 800a9c0:	604b      	str	r3, [r1, #4]
 800a9c2:	e01a      	b.n	800a9fa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a9c4:	4b29      	ldr	r3, [pc, #164]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	4a28      	ldr	r2, [pc, #160]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a9ca:	f023 0301 	bic.w	r3, r3, #1
 800a9ce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a9d0:	f7fb fc40 	bl	8006254 <HAL_GetTick>
 800a9d4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a9d6:	e008      	b.n	800a9ea <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a9d8:	f7fb fc3c 	bl	8006254 <HAL_GetTick>
 800a9dc:	4602      	mov	r2, r0
 800a9de:	693b      	ldr	r3, [r7, #16]
 800a9e0:	1ad3      	subs	r3, r2, r3
 800a9e2:	2b02      	cmp	r3, #2
 800a9e4:	d901      	bls.n	800a9ea <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800a9e6:	2303      	movs	r3, #3
 800a9e8:	e314      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800a9ea:	4b20      	ldr	r3, [pc, #128]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	f003 0302 	and.w	r3, r3, #2
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d1f0      	bne.n	800a9d8 <HAL_RCC_OscConfig+0x1dc>
 800a9f6:	e000      	b.n	800a9fa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800a9f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	f003 0301 	and.w	r3, r3, #1
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d073      	beq.n	800aaee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800aa06:	69bb      	ldr	r3, [r7, #24]
 800aa08:	2b08      	cmp	r3, #8
 800aa0a:	d005      	beq.n	800aa18 <HAL_RCC_OscConfig+0x21c>
 800aa0c:	69bb      	ldr	r3, [r7, #24]
 800aa0e:	2b0c      	cmp	r3, #12
 800aa10:	d10e      	bne.n	800aa30 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	2b03      	cmp	r3, #3
 800aa16:	d10b      	bne.n	800aa30 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aa18:	4b14      	ldr	r3, [pc, #80]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d063      	beq.n	800aaec <HAL_RCC_OscConfig+0x2f0>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	685b      	ldr	r3, [r3, #4]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d15f      	bne.n	800aaec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	e2f1      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	685b      	ldr	r3, [r3, #4]
 800aa34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aa38:	d106      	bne.n	800aa48 <HAL_RCC_OscConfig+0x24c>
 800aa3a:	4b0c      	ldr	r3, [pc, #48]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	4a0b      	ldr	r2, [pc, #44]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800aa40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aa44:	6013      	str	r3, [r2, #0]
 800aa46:	e025      	b.n	800aa94 <HAL_RCC_OscConfig+0x298>
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	685b      	ldr	r3, [r3, #4]
 800aa4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800aa50:	d114      	bne.n	800aa7c <HAL_RCC_OscConfig+0x280>
 800aa52:	4b06      	ldr	r3, [pc, #24]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	4a05      	ldr	r2, [pc, #20]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800aa58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800aa5c:	6013      	str	r3, [r2, #0]
 800aa5e:	4b03      	ldr	r3, [pc, #12]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	4a02      	ldr	r2, [pc, #8]	; (800aa6c <HAL_RCC_OscConfig+0x270>)
 800aa64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aa68:	6013      	str	r3, [r2, #0]
 800aa6a:	e013      	b.n	800aa94 <HAL_RCC_OscConfig+0x298>
 800aa6c:	40021000 	.word	0x40021000
 800aa70:	0801cac8 	.word	0x0801cac8
 800aa74:	20000024 	.word	0x20000024
 800aa78:	20000028 	.word	0x20000028
 800aa7c:	4ba0      	ldr	r3, [pc, #640]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	4a9f      	ldr	r2, [pc, #636]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800aa82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aa86:	6013      	str	r3, [r2, #0]
 800aa88:	4b9d      	ldr	r3, [pc, #628]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	4a9c      	ldr	r2, [pc, #624]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800aa8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800aa92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d013      	beq.n	800aac4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa9c:	f7fb fbda 	bl	8006254 <HAL_GetTick>
 800aaa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aaa2:	e008      	b.n	800aab6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800aaa4:	f7fb fbd6 	bl	8006254 <HAL_GetTick>
 800aaa8:	4602      	mov	r2, r0
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	1ad3      	subs	r3, r2, r3
 800aaae:	2b64      	cmp	r3, #100	; 0x64
 800aab0:	d901      	bls.n	800aab6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800aab2:	2303      	movs	r3, #3
 800aab4:	e2ae      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aab6:	4b92      	ldr	r3, [pc, #584]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d0f0      	beq.n	800aaa4 <HAL_RCC_OscConfig+0x2a8>
 800aac2:	e014      	b.n	800aaee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aac4:	f7fb fbc6 	bl	8006254 <HAL_GetTick>
 800aac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800aaca:	e008      	b.n	800aade <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800aacc:	f7fb fbc2 	bl	8006254 <HAL_GetTick>
 800aad0:	4602      	mov	r2, r0
 800aad2:	693b      	ldr	r3, [r7, #16]
 800aad4:	1ad3      	subs	r3, r2, r3
 800aad6:	2b64      	cmp	r3, #100	; 0x64
 800aad8:	d901      	bls.n	800aade <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800aada:	2303      	movs	r3, #3
 800aadc:	e29a      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800aade:	4b88      	ldr	r3, [pc, #544]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d1f0      	bne.n	800aacc <HAL_RCC_OscConfig+0x2d0>
 800aaea:	e000      	b.n	800aaee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aaec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	f003 0302 	and.w	r3, r3, #2
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d060      	beq.n	800abbc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800aafa:	69bb      	ldr	r3, [r7, #24]
 800aafc:	2b04      	cmp	r3, #4
 800aafe:	d005      	beq.n	800ab0c <HAL_RCC_OscConfig+0x310>
 800ab00:	69bb      	ldr	r3, [r7, #24]
 800ab02:	2b0c      	cmp	r3, #12
 800ab04:	d119      	bne.n	800ab3a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800ab06:	697b      	ldr	r3, [r7, #20]
 800ab08:	2b02      	cmp	r3, #2
 800ab0a:	d116      	bne.n	800ab3a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ab0c:	4b7c      	ldr	r3, [pc, #496]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d005      	beq.n	800ab24 <HAL_RCC_OscConfig+0x328>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	68db      	ldr	r3, [r3, #12]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d101      	bne.n	800ab24 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800ab20:	2301      	movs	r3, #1
 800ab22:	e277      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ab24:	4b76      	ldr	r3, [pc, #472]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ab26:	685b      	ldr	r3, [r3, #4]
 800ab28:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	691b      	ldr	r3, [r3, #16]
 800ab30:	061b      	lsls	r3, r3, #24
 800ab32:	4973      	ldr	r1, [pc, #460]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ab34:	4313      	orrs	r3, r2
 800ab36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ab38:	e040      	b.n	800abbc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	68db      	ldr	r3, [r3, #12]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d023      	beq.n	800ab8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ab42:	4b6f      	ldr	r3, [pc, #444]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	4a6e      	ldr	r2, [pc, #440]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ab48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab4e:	f7fb fb81 	bl	8006254 <HAL_GetTick>
 800ab52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ab54:	e008      	b.n	800ab68 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ab56:	f7fb fb7d 	bl	8006254 <HAL_GetTick>
 800ab5a:	4602      	mov	r2, r0
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	1ad3      	subs	r3, r2, r3
 800ab60:	2b02      	cmp	r3, #2
 800ab62:	d901      	bls.n	800ab68 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800ab64:	2303      	movs	r3, #3
 800ab66:	e255      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800ab68:	4b65      	ldr	r3, [pc, #404]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d0f0      	beq.n	800ab56 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ab74:	4b62      	ldr	r3, [pc, #392]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ab76:	685b      	ldr	r3, [r3, #4]
 800ab78:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	691b      	ldr	r3, [r3, #16]
 800ab80:	061b      	lsls	r3, r3, #24
 800ab82:	495f      	ldr	r1, [pc, #380]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ab84:	4313      	orrs	r3, r2
 800ab86:	604b      	str	r3, [r1, #4]
 800ab88:	e018      	b.n	800abbc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ab8a:	4b5d      	ldr	r3, [pc, #372]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	4a5c      	ldr	r2, [pc, #368]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ab90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ab94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab96:	f7fb fb5d 	bl	8006254 <HAL_GetTick>
 800ab9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ab9c:	e008      	b.n	800abb0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ab9e:	f7fb fb59 	bl	8006254 <HAL_GetTick>
 800aba2:	4602      	mov	r2, r0
 800aba4:	693b      	ldr	r3, [r7, #16]
 800aba6:	1ad3      	subs	r3, r2, r3
 800aba8:	2b02      	cmp	r3, #2
 800abaa:	d901      	bls.n	800abb0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800abac:	2303      	movs	r3, #3
 800abae:	e231      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800abb0:	4b53      	ldr	r3, [pc, #332]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d1f0      	bne.n	800ab9e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f003 0308 	and.w	r3, r3, #8
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d03c      	beq.n	800ac42 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	695b      	ldr	r3, [r3, #20]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d01c      	beq.n	800ac0a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800abd0:	4b4b      	ldr	r3, [pc, #300]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800abd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800abd6:	4a4a      	ldr	r2, [pc, #296]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800abd8:	f043 0301 	orr.w	r3, r3, #1
 800abdc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800abe0:	f7fb fb38 	bl	8006254 <HAL_GetTick>
 800abe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800abe6:	e008      	b.n	800abfa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800abe8:	f7fb fb34 	bl	8006254 <HAL_GetTick>
 800abec:	4602      	mov	r2, r0
 800abee:	693b      	ldr	r3, [r7, #16]
 800abf0:	1ad3      	subs	r3, r2, r3
 800abf2:	2b02      	cmp	r3, #2
 800abf4:	d901      	bls.n	800abfa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800abf6:	2303      	movs	r3, #3
 800abf8:	e20c      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800abfa:	4b41      	ldr	r3, [pc, #260]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800abfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac00:	f003 0302 	and.w	r3, r3, #2
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d0ef      	beq.n	800abe8 <HAL_RCC_OscConfig+0x3ec>
 800ac08:	e01b      	b.n	800ac42 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ac0a:	4b3d      	ldr	r3, [pc, #244]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ac0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac10:	4a3b      	ldr	r2, [pc, #236]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ac12:	f023 0301 	bic.w	r3, r3, #1
 800ac16:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac1a:	f7fb fb1b 	bl	8006254 <HAL_GetTick>
 800ac1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ac20:	e008      	b.n	800ac34 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ac22:	f7fb fb17 	bl	8006254 <HAL_GetTick>
 800ac26:	4602      	mov	r2, r0
 800ac28:	693b      	ldr	r3, [r7, #16]
 800ac2a:	1ad3      	subs	r3, r2, r3
 800ac2c:	2b02      	cmp	r3, #2
 800ac2e:	d901      	bls.n	800ac34 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800ac30:	2303      	movs	r3, #3
 800ac32:	e1ef      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ac34:	4b32      	ldr	r3, [pc, #200]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ac36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ac3a:	f003 0302 	and.w	r3, r3, #2
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d1ef      	bne.n	800ac22 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	f003 0304 	and.w	r3, r3, #4
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	f000 80a6 	beq.w	800ad9c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ac50:	2300      	movs	r3, #0
 800ac52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800ac54:	4b2a      	ldr	r3, [pc, #168]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ac56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d10d      	bne.n	800ac7c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ac60:	4b27      	ldr	r3, [pc, #156]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ac62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac64:	4a26      	ldr	r2, [pc, #152]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ac66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ac6a:	6593      	str	r3, [r2, #88]	; 0x58
 800ac6c:	4b24      	ldr	r3, [pc, #144]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ac6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ac74:	60bb      	str	r3, [r7, #8]
 800ac76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ac78:	2301      	movs	r3, #1
 800ac7a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ac7c:	4b21      	ldr	r3, [pc, #132]	; (800ad04 <HAL_RCC_OscConfig+0x508>)
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d118      	bne.n	800acba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ac88:	4b1e      	ldr	r3, [pc, #120]	; (800ad04 <HAL_RCC_OscConfig+0x508>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	4a1d      	ldr	r2, [pc, #116]	; (800ad04 <HAL_RCC_OscConfig+0x508>)
 800ac8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ac94:	f7fb fade 	bl	8006254 <HAL_GetTick>
 800ac98:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ac9a:	e008      	b.n	800acae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ac9c:	f7fb fada 	bl	8006254 <HAL_GetTick>
 800aca0:	4602      	mov	r2, r0
 800aca2:	693b      	ldr	r3, [r7, #16]
 800aca4:	1ad3      	subs	r3, r2, r3
 800aca6:	2b02      	cmp	r3, #2
 800aca8:	d901      	bls.n	800acae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800acaa:	2303      	movs	r3, #3
 800acac:	e1b2      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800acae:	4b15      	ldr	r3, [pc, #84]	; (800ad04 <HAL_RCC_OscConfig+0x508>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d0f0      	beq.n	800ac9c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	689b      	ldr	r3, [r3, #8]
 800acbe:	2b01      	cmp	r3, #1
 800acc0:	d108      	bne.n	800acd4 <HAL_RCC_OscConfig+0x4d8>
 800acc2:	4b0f      	ldr	r3, [pc, #60]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800acc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800acc8:	4a0d      	ldr	r2, [pc, #52]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800acca:	f043 0301 	orr.w	r3, r3, #1
 800acce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800acd2:	e029      	b.n	800ad28 <HAL_RCC_OscConfig+0x52c>
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	689b      	ldr	r3, [r3, #8]
 800acd8:	2b05      	cmp	r3, #5
 800acda:	d115      	bne.n	800ad08 <HAL_RCC_OscConfig+0x50c>
 800acdc:	4b08      	ldr	r3, [pc, #32]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800acde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ace2:	4a07      	ldr	r2, [pc, #28]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800ace4:	f043 0304 	orr.w	r3, r3, #4
 800ace8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800acec:	4b04      	ldr	r3, [pc, #16]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800acee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800acf2:	4a03      	ldr	r2, [pc, #12]	; (800ad00 <HAL_RCC_OscConfig+0x504>)
 800acf4:	f043 0301 	orr.w	r3, r3, #1
 800acf8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800acfc:	e014      	b.n	800ad28 <HAL_RCC_OscConfig+0x52c>
 800acfe:	bf00      	nop
 800ad00:	40021000 	.word	0x40021000
 800ad04:	40007000 	.word	0x40007000
 800ad08:	4b9a      	ldr	r3, [pc, #616]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800ad0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad0e:	4a99      	ldr	r2, [pc, #612]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800ad10:	f023 0301 	bic.w	r3, r3, #1
 800ad14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800ad18:	4b96      	ldr	r3, [pc, #600]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800ad1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad1e:	4a95      	ldr	r2, [pc, #596]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800ad20:	f023 0304 	bic.w	r3, r3, #4
 800ad24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	689b      	ldr	r3, [r3, #8]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d016      	beq.n	800ad5e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ad30:	f7fb fa90 	bl	8006254 <HAL_GetTick>
 800ad34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ad36:	e00a      	b.n	800ad4e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ad38:	f7fb fa8c 	bl	8006254 <HAL_GetTick>
 800ad3c:	4602      	mov	r2, r0
 800ad3e:	693b      	ldr	r3, [r7, #16]
 800ad40:	1ad3      	subs	r3, r2, r3
 800ad42:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d901      	bls.n	800ad4e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800ad4a:	2303      	movs	r3, #3
 800ad4c:	e162      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ad4e:	4b89      	ldr	r3, [pc, #548]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800ad50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad54:	f003 0302 	and.w	r3, r3, #2
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d0ed      	beq.n	800ad38 <HAL_RCC_OscConfig+0x53c>
 800ad5c:	e015      	b.n	800ad8a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ad5e:	f7fb fa79 	bl	8006254 <HAL_GetTick>
 800ad62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ad64:	e00a      	b.n	800ad7c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ad66:	f7fb fa75 	bl	8006254 <HAL_GetTick>
 800ad6a:	4602      	mov	r2, r0
 800ad6c:	693b      	ldr	r3, [r7, #16]
 800ad6e:	1ad3      	subs	r3, r2, r3
 800ad70:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad74:	4293      	cmp	r3, r2
 800ad76:	d901      	bls.n	800ad7c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800ad78:	2303      	movs	r3, #3
 800ad7a:	e14b      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800ad7c:	4b7d      	ldr	r3, [pc, #500]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800ad7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad82:	f003 0302 	and.w	r3, r3, #2
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d1ed      	bne.n	800ad66 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ad8a:	7ffb      	ldrb	r3, [r7, #31]
 800ad8c:	2b01      	cmp	r3, #1
 800ad8e:	d105      	bne.n	800ad9c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ad90:	4b78      	ldr	r3, [pc, #480]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800ad92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad94:	4a77      	ldr	r2, [pc, #476]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800ad96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ad9a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	f003 0320 	and.w	r3, r3, #32
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d03c      	beq.n	800ae22 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adac:	2b00      	cmp	r3, #0
 800adae:	d01c      	beq.n	800adea <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800adb0:	4b70      	ldr	r3, [pc, #448]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800adb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800adb6:	4a6f      	ldr	r2, [pc, #444]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800adb8:	f043 0301 	orr.w	r3, r3, #1
 800adbc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adc0:	f7fb fa48 	bl	8006254 <HAL_GetTick>
 800adc4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800adc6:	e008      	b.n	800adda <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800adc8:	f7fb fa44 	bl	8006254 <HAL_GetTick>
 800adcc:	4602      	mov	r2, r0
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	1ad3      	subs	r3, r2, r3
 800add2:	2b02      	cmp	r3, #2
 800add4:	d901      	bls.n	800adda <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800add6:	2303      	movs	r3, #3
 800add8:	e11c      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800adda:	4b66      	ldr	r3, [pc, #408]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800addc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ade0:	f003 0302 	and.w	r3, r3, #2
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d0ef      	beq.n	800adc8 <HAL_RCC_OscConfig+0x5cc>
 800ade8:	e01b      	b.n	800ae22 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800adea:	4b62      	ldr	r3, [pc, #392]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800adec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800adf0:	4a60      	ldr	r2, [pc, #384]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800adf2:	f023 0301 	bic.w	r3, r3, #1
 800adf6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adfa:	f7fb fa2b 	bl	8006254 <HAL_GetTick>
 800adfe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ae00:	e008      	b.n	800ae14 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ae02:	f7fb fa27 	bl	8006254 <HAL_GetTick>
 800ae06:	4602      	mov	r2, r0
 800ae08:	693b      	ldr	r3, [r7, #16]
 800ae0a:	1ad3      	subs	r3, r2, r3
 800ae0c:	2b02      	cmp	r3, #2
 800ae0e:	d901      	bls.n	800ae14 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800ae10:	2303      	movs	r3, #3
 800ae12:	e0ff      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800ae14:	4b57      	ldr	r3, [pc, #348]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800ae16:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ae1a:	f003 0302 	and.w	r3, r3, #2
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d1ef      	bne.n	800ae02 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	f000 80f3 	beq.w	800b012 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae30:	2b02      	cmp	r3, #2
 800ae32:	f040 80c9 	bne.w	800afc8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800ae36:	4b4f      	ldr	r3, [pc, #316]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800ae38:	68db      	ldr	r3, [r3, #12]
 800ae3a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800ae3c:	697b      	ldr	r3, [r7, #20]
 800ae3e:	f003 0203 	and.w	r2, r3, #3
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae46:	429a      	cmp	r2, r3
 800ae48:	d12c      	bne.n	800aea4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ae4a:	697b      	ldr	r3, [r7, #20]
 800ae4c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae54:	3b01      	subs	r3, #1
 800ae56:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800ae58:	429a      	cmp	r2, r3
 800ae5a:	d123      	bne.n	800aea4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ae5c:	697b      	ldr	r3, [r7, #20]
 800ae5e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae66:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ae68:	429a      	cmp	r2, r3
 800ae6a:	d11b      	bne.n	800aea4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ae6c:	697b      	ldr	r3, [r7, #20]
 800ae6e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae76:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ae78:	429a      	cmp	r2, r3
 800ae7a:	d113      	bne.n	800aea4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae86:	085b      	lsrs	r3, r3, #1
 800ae88:	3b01      	subs	r3, #1
 800ae8a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ae8c:	429a      	cmp	r2, r3
 800ae8e:	d109      	bne.n	800aea4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae9a:	085b      	lsrs	r3, r3, #1
 800ae9c:	3b01      	subs	r3, #1
 800ae9e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800aea0:	429a      	cmp	r2, r3
 800aea2:	d06b      	beq.n	800af7c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800aea4:	69bb      	ldr	r3, [r7, #24]
 800aea6:	2b0c      	cmp	r3, #12
 800aea8:	d062      	beq.n	800af70 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800aeaa:	4b32      	ldr	r3, [pc, #200]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d001      	beq.n	800aeba <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800aeb6:	2301      	movs	r3, #1
 800aeb8:	e0ac      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800aeba:	4b2e      	ldr	r3, [pc, #184]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	4a2d      	ldr	r2, [pc, #180]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800aec0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aec4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800aec6:	f7fb f9c5 	bl	8006254 <HAL_GetTick>
 800aeca:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aecc:	e008      	b.n	800aee0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aece:	f7fb f9c1 	bl	8006254 <HAL_GetTick>
 800aed2:	4602      	mov	r2, r0
 800aed4:	693b      	ldr	r3, [r7, #16]
 800aed6:	1ad3      	subs	r3, r2, r3
 800aed8:	2b02      	cmp	r3, #2
 800aeda:	d901      	bls.n	800aee0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800aedc:	2303      	movs	r3, #3
 800aede:	e099      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aee0:	4b24      	ldr	r3, [pc, #144]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d1f0      	bne.n	800aece <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800aeec:	4b21      	ldr	r3, [pc, #132]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800aeee:	68da      	ldr	r2, [r3, #12]
 800aef0:	4b21      	ldr	r3, [pc, #132]	; (800af78 <HAL_RCC_OscConfig+0x77c>)
 800aef2:	4013      	ands	r3, r2
 800aef4:	687a      	ldr	r2, [r7, #4]
 800aef6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800aef8:	687a      	ldr	r2, [r7, #4]
 800aefa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800aefc:	3a01      	subs	r2, #1
 800aefe:	0112      	lsls	r2, r2, #4
 800af00:	4311      	orrs	r1, r2
 800af02:	687a      	ldr	r2, [r7, #4]
 800af04:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800af06:	0212      	lsls	r2, r2, #8
 800af08:	4311      	orrs	r1, r2
 800af0a:	687a      	ldr	r2, [r7, #4]
 800af0c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800af0e:	0852      	lsrs	r2, r2, #1
 800af10:	3a01      	subs	r2, #1
 800af12:	0552      	lsls	r2, r2, #21
 800af14:	4311      	orrs	r1, r2
 800af16:	687a      	ldr	r2, [r7, #4]
 800af18:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800af1a:	0852      	lsrs	r2, r2, #1
 800af1c:	3a01      	subs	r2, #1
 800af1e:	0652      	lsls	r2, r2, #25
 800af20:	4311      	orrs	r1, r2
 800af22:	687a      	ldr	r2, [r7, #4]
 800af24:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800af26:	06d2      	lsls	r2, r2, #27
 800af28:	430a      	orrs	r2, r1
 800af2a:	4912      	ldr	r1, [pc, #72]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800af2c:	4313      	orrs	r3, r2
 800af2e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800af30:	4b10      	ldr	r3, [pc, #64]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	4a0f      	ldr	r2, [pc, #60]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800af36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800af3a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800af3c:	4b0d      	ldr	r3, [pc, #52]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800af3e:	68db      	ldr	r3, [r3, #12]
 800af40:	4a0c      	ldr	r2, [pc, #48]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800af42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800af46:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800af48:	f7fb f984 	bl	8006254 <HAL_GetTick>
 800af4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800af4e:	e008      	b.n	800af62 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800af50:	f7fb f980 	bl	8006254 <HAL_GetTick>
 800af54:	4602      	mov	r2, r0
 800af56:	693b      	ldr	r3, [r7, #16]
 800af58:	1ad3      	subs	r3, r2, r3
 800af5a:	2b02      	cmp	r3, #2
 800af5c:	d901      	bls.n	800af62 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800af5e:	2303      	movs	r3, #3
 800af60:	e058      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800af62:	4b04      	ldr	r3, [pc, #16]	; (800af74 <HAL_RCC_OscConfig+0x778>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d0f0      	beq.n	800af50 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800af6e:	e050      	b.n	800b012 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800af70:	2301      	movs	r3, #1
 800af72:	e04f      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
 800af74:	40021000 	.word	0x40021000
 800af78:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800af7c:	4b27      	ldr	r3, [pc, #156]	; (800b01c <HAL_RCC_OscConfig+0x820>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af84:	2b00      	cmp	r3, #0
 800af86:	d144      	bne.n	800b012 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800af88:	4b24      	ldr	r3, [pc, #144]	; (800b01c <HAL_RCC_OscConfig+0x820>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	4a23      	ldr	r2, [pc, #140]	; (800b01c <HAL_RCC_OscConfig+0x820>)
 800af8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800af92:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800af94:	4b21      	ldr	r3, [pc, #132]	; (800b01c <HAL_RCC_OscConfig+0x820>)
 800af96:	68db      	ldr	r3, [r3, #12]
 800af98:	4a20      	ldr	r2, [pc, #128]	; (800b01c <HAL_RCC_OscConfig+0x820>)
 800af9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800af9e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800afa0:	f7fb f958 	bl	8006254 <HAL_GetTick>
 800afa4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800afa6:	e008      	b.n	800afba <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800afa8:	f7fb f954 	bl	8006254 <HAL_GetTick>
 800afac:	4602      	mov	r2, r0
 800afae:	693b      	ldr	r3, [r7, #16]
 800afb0:	1ad3      	subs	r3, r2, r3
 800afb2:	2b02      	cmp	r3, #2
 800afb4:	d901      	bls.n	800afba <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800afb6:	2303      	movs	r3, #3
 800afb8:	e02c      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800afba:	4b18      	ldr	r3, [pc, #96]	; (800b01c <HAL_RCC_OscConfig+0x820>)
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d0f0      	beq.n	800afa8 <HAL_RCC_OscConfig+0x7ac>
 800afc6:	e024      	b.n	800b012 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800afc8:	69bb      	ldr	r3, [r7, #24]
 800afca:	2b0c      	cmp	r3, #12
 800afcc:	d01f      	beq.n	800b00e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800afce:	4b13      	ldr	r3, [pc, #76]	; (800b01c <HAL_RCC_OscConfig+0x820>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	4a12      	ldr	r2, [pc, #72]	; (800b01c <HAL_RCC_OscConfig+0x820>)
 800afd4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800afd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800afda:	f7fb f93b 	bl	8006254 <HAL_GetTick>
 800afde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800afe0:	e008      	b.n	800aff4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800afe2:	f7fb f937 	bl	8006254 <HAL_GetTick>
 800afe6:	4602      	mov	r2, r0
 800afe8:	693b      	ldr	r3, [r7, #16]
 800afea:	1ad3      	subs	r3, r2, r3
 800afec:	2b02      	cmp	r3, #2
 800afee:	d901      	bls.n	800aff4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800aff0:	2303      	movs	r3, #3
 800aff2:	e00f      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aff4:	4b09      	ldr	r3, [pc, #36]	; (800b01c <HAL_RCC_OscConfig+0x820>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800affc:	2b00      	cmp	r3, #0
 800affe:	d1f0      	bne.n	800afe2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800b000:	4b06      	ldr	r3, [pc, #24]	; (800b01c <HAL_RCC_OscConfig+0x820>)
 800b002:	68da      	ldr	r2, [r3, #12]
 800b004:	4905      	ldr	r1, [pc, #20]	; (800b01c <HAL_RCC_OscConfig+0x820>)
 800b006:	4b06      	ldr	r3, [pc, #24]	; (800b020 <HAL_RCC_OscConfig+0x824>)
 800b008:	4013      	ands	r3, r2
 800b00a:	60cb      	str	r3, [r1, #12]
 800b00c:	e001      	b.n	800b012 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800b00e:	2301      	movs	r3, #1
 800b010:	e000      	b.n	800b014 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800b012:	2300      	movs	r3, #0
}
 800b014:	4618      	mov	r0, r3
 800b016:	3720      	adds	r7, #32
 800b018:	46bd      	mov	sp, r7
 800b01a:	bd80      	pop	{r7, pc}
 800b01c:	40021000 	.word	0x40021000
 800b020:	feeefffc 	.word	0xfeeefffc

0800b024 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b084      	sub	sp, #16
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
 800b02c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d101      	bne.n	800b038 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b034:	2301      	movs	r3, #1
 800b036:	e0e7      	b.n	800b208 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b038:	4b75      	ldr	r3, [pc, #468]	; (800b210 <HAL_RCC_ClockConfig+0x1ec>)
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	f003 0307 	and.w	r3, r3, #7
 800b040:	683a      	ldr	r2, [r7, #0]
 800b042:	429a      	cmp	r2, r3
 800b044:	d910      	bls.n	800b068 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b046:	4b72      	ldr	r3, [pc, #456]	; (800b210 <HAL_RCC_ClockConfig+0x1ec>)
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	f023 0207 	bic.w	r2, r3, #7
 800b04e:	4970      	ldr	r1, [pc, #448]	; (800b210 <HAL_RCC_ClockConfig+0x1ec>)
 800b050:	683b      	ldr	r3, [r7, #0]
 800b052:	4313      	orrs	r3, r2
 800b054:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b056:	4b6e      	ldr	r3, [pc, #440]	; (800b210 <HAL_RCC_ClockConfig+0x1ec>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	f003 0307 	and.w	r3, r3, #7
 800b05e:	683a      	ldr	r2, [r7, #0]
 800b060:	429a      	cmp	r2, r3
 800b062:	d001      	beq.n	800b068 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b064:	2301      	movs	r3, #1
 800b066:	e0cf      	b.n	800b208 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f003 0302 	and.w	r3, r3, #2
 800b070:	2b00      	cmp	r3, #0
 800b072:	d010      	beq.n	800b096 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	689a      	ldr	r2, [r3, #8]
 800b078:	4b66      	ldr	r3, [pc, #408]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b07a:	689b      	ldr	r3, [r3, #8]
 800b07c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b080:	429a      	cmp	r2, r3
 800b082:	d908      	bls.n	800b096 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b084:	4b63      	ldr	r3, [pc, #396]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b086:	689b      	ldr	r3, [r3, #8]
 800b088:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	689b      	ldr	r3, [r3, #8]
 800b090:	4960      	ldr	r1, [pc, #384]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b092:	4313      	orrs	r3, r2
 800b094:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	f003 0301 	and.w	r3, r3, #1
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d04c      	beq.n	800b13c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	685b      	ldr	r3, [r3, #4]
 800b0a6:	2b03      	cmp	r3, #3
 800b0a8:	d107      	bne.n	800b0ba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b0aa:	4b5a      	ldr	r3, [pc, #360]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d121      	bne.n	800b0fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	e0a6      	b.n	800b208 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	2b02      	cmp	r3, #2
 800b0c0:	d107      	bne.n	800b0d2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b0c2:	4b54      	ldr	r3, [pc, #336]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d115      	bne.n	800b0fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	e09a      	b.n	800b208 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	685b      	ldr	r3, [r3, #4]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d107      	bne.n	800b0ea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b0da:	4b4e      	ldr	r3, [pc, #312]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	f003 0302 	and.w	r3, r3, #2
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d109      	bne.n	800b0fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b0e6:	2301      	movs	r3, #1
 800b0e8:	e08e      	b.n	800b208 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b0ea:	4b4a      	ldr	r3, [pc, #296]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d101      	bne.n	800b0fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	e086      	b.n	800b208 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b0fa:	4b46      	ldr	r3, [pc, #280]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b0fc:	689b      	ldr	r3, [r3, #8]
 800b0fe:	f023 0203 	bic.w	r2, r3, #3
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	685b      	ldr	r3, [r3, #4]
 800b106:	4943      	ldr	r1, [pc, #268]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b108:	4313      	orrs	r3, r2
 800b10a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b10c:	f7fb f8a2 	bl	8006254 <HAL_GetTick>
 800b110:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b112:	e00a      	b.n	800b12a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b114:	f7fb f89e 	bl	8006254 <HAL_GetTick>
 800b118:	4602      	mov	r2, r0
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	1ad3      	subs	r3, r2, r3
 800b11e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b122:	4293      	cmp	r3, r2
 800b124:	d901      	bls.n	800b12a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800b126:	2303      	movs	r3, #3
 800b128:	e06e      	b.n	800b208 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b12a:	4b3a      	ldr	r3, [pc, #232]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b12c:	689b      	ldr	r3, [r3, #8]
 800b12e:	f003 020c 	and.w	r2, r3, #12
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	685b      	ldr	r3, [r3, #4]
 800b136:	009b      	lsls	r3, r3, #2
 800b138:	429a      	cmp	r2, r3
 800b13a:	d1eb      	bne.n	800b114 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	f003 0302 	and.w	r3, r3, #2
 800b144:	2b00      	cmp	r3, #0
 800b146:	d010      	beq.n	800b16a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	689a      	ldr	r2, [r3, #8]
 800b14c:	4b31      	ldr	r3, [pc, #196]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b14e:	689b      	ldr	r3, [r3, #8]
 800b150:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b154:	429a      	cmp	r2, r3
 800b156:	d208      	bcs.n	800b16a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b158:	4b2e      	ldr	r3, [pc, #184]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b15a:	689b      	ldr	r3, [r3, #8]
 800b15c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	689b      	ldr	r3, [r3, #8]
 800b164:	492b      	ldr	r1, [pc, #172]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b166:	4313      	orrs	r3, r2
 800b168:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b16a:	4b29      	ldr	r3, [pc, #164]	; (800b210 <HAL_RCC_ClockConfig+0x1ec>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	f003 0307 	and.w	r3, r3, #7
 800b172:	683a      	ldr	r2, [r7, #0]
 800b174:	429a      	cmp	r2, r3
 800b176:	d210      	bcs.n	800b19a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b178:	4b25      	ldr	r3, [pc, #148]	; (800b210 <HAL_RCC_ClockConfig+0x1ec>)
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	f023 0207 	bic.w	r2, r3, #7
 800b180:	4923      	ldr	r1, [pc, #140]	; (800b210 <HAL_RCC_ClockConfig+0x1ec>)
 800b182:	683b      	ldr	r3, [r7, #0]
 800b184:	4313      	orrs	r3, r2
 800b186:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b188:	4b21      	ldr	r3, [pc, #132]	; (800b210 <HAL_RCC_ClockConfig+0x1ec>)
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f003 0307 	and.w	r3, r3, #7
 800b190:	683a      	ldr	r2, [r7, #0]
 800b192:	429a      	cmp	r2, r3
 800b194:	d001      	beq.n	800b19a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800b196:	2301      	movs	r3, #1
 800b198:	e036      	b.n	800b208 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	f003 0304 	and.w	r3, r3, #4
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d008      	beq.n	800b1b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b1a6:	4b1b      	ldr	r3, [pc, #108]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b1a8:	689b      	ldr	r3, [r3, #8]
 800b1aa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	68db      	ldr	r3, [r3, #12]
 800b1b2:	4918      	ldr	r1, [pc, #96]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b1b4:	4313      	orrs	r3, r2
 800b1b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	f003 0308 	and.w	r3, r3, #8
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d009      	beq.n	800b1d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b1c4:	4b13      	ldr	r3, [pc, #76]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b1c6:	689b      	ldr	r3, [r3, #8]
 800b1c8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	691b      	ldr	r3, [r3, #16]
 800b1d0:	00db      	lsls	r3, r3, #3
 800b1d2:	4910      	ldr	r1, [pc, #64]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b1d4:	4313      	orrs	r3, r2
 800b1d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b1d8:	f000 f824 	bl	800b224 <HAL_RCC_GetSysClockFreq>
 800b1dc:	4602      	mov	r2, r0
 800b1de:	4b0d      	ldr	r3, [pc, #52]	; (800b214 <HAL_RCC_ClockConfig+0x1f0>)
 800b1e0:	689b      	ldr	r3, [r3, #8]
 800b1e2:	091b      	lsrs	r3, r3, #4
 800b1e4:	f003 030f 	and.w	r3, r3, #15
 800b1e8:	490b      	ldr	r1, [pc, #44]	; (800b218 <HAL_RCC_ClockConfig+0x1f4>)
 800b1ea:	5ccb      	ldrb	r3, [r1, r3]
 800b1ec:	f003 031f 	and.w	r3, r3, #31
 800b1f0:	fa22 f303 	lsr.w	r3, r2, r3
 800b1f4:	4a09      	ldr	r2, [pc, #36]	; (800b21c <HAL_RCC_ClockConfig+0x1f8>)
 800b1f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800b1f8:	4b09      	ldr	r3, [pc, #36]	; (800b220 <HAL_RCC_ClockConfig+0x1fc>)
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	f7fa ffd9 	bl	80061b4 <HAL_InitTick>
 800b202:	4603      	mov	r3, r0
 800b204:	72fb      	strb	r3, [r7, #11]

  return status;
 800b206:	7afb      	ldrb	r3, [r7, #11]
}
 800b208:	4618      	mov	r0, r3
 800b20a:	3710      	adds	r7, #16
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}
 800b210:	40022000 	.word	0x40022000
 800b214:	40021000 	.word	0x40021000
 800b218:	0801cac8 	.word	0x0801cac8
 800b21c:	20000024 	.word	0x20000024
 800b220:	20000028 	.word	0x20000028

0800b224 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b224:	b480      	push	{r7}
 800b226:	b089      	sub	sp, #36	; 0x24
 800b228:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800b22a:	2300      	movs	r3, #0
 800b22c:	61fb      	str	r3, [r7, #28]
 800b22e:	2300      	movs	r3, #0
 800b230:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b232:	4b3e      	ldr	r3, [pc, #248]	; (800b32c <HAL_RCC_GetSysClockFreq+0x108>)
 800b234:	689b      	ldr	r3, [r3, #8]
 800b236:	f003 030c 	and.w	r3, r3, #12
 800b23a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b23c:	4b3b      	ldr	r3, [pc, #236]	; (800b32c <HAL_RCC_GetSysClockFreq+0x108>)
 800b23e:	68db      	ldr	r3, [r3, #12]
 800b240:	f003 0303 	and.w	r3, r3, #3
 800b244:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b246:	693b      	ldr	r3, [r7, #16]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d005      	beq.n	800b258 <HAL_RCC_GetSysClockFreq+0x34>
 800b24c:	693b      	ldr	r3, [r7, #16]
 800b24e:	2b0c      	cmp	r3, #12
 800b250:	d121      	bne.n	800b296 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	2b01      	cmp	r3, #1
 800b256:	d11e      	bne.n	800b296 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800b258:	4b34      	ldr	r3, [pc, #208]	; (800b32c <HAL_RCC_GetSysClockFreq+0x108>)
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	f003 0308 	and.w	r3, r3, #8
 800b260:	2b00      	cmp	r3, #0
 800b262:	d107      	bne.n	800b274 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800b264:	4b31      	ldr	r3, [pc, #196]	; (800b32c <HAL_RCC_GetSysClockFreq+0x108>)
 800b266:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b26a:	0a1b      	lsrs	r3, r3, #8
 800b26c:	f003 030f 	and.w	r3, r3, #15
 800b270:	61fb      	str	r3, [r7, #28]
 800b272:	e005      	b.n	800b280 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800b274:	4b2d      	ldr	r3, [pc, #180]	; (800b32c <HAL_RCC_GetSysClockFreq+0x108>)
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	091b      	lsrs	r3, r3, #4
 800b27a:	f003 030f 	and.w	r3, r3, #15
 800b27e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800b280:	4a2b      	ldr	r2, [pc, #172]	; (800b330 <HAL_RCC_GetSysClockFreq+0x10c>)
 800b282:	69fb      	ldr	r3, [r7, #28]
 800b284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b288:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b28a:	693b      	ldr	r3, [r7, #16]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d10d      	bne.n	800b2ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800b290:	69fb      	ldr	r3, [r7, #28]
 800b292:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b294:	e00a      	b.n	800b2ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800b296:	693b      	ldr	r3, [r7, #16]
 800b298:	2b04      	cmp	r3, #4
 800b29a:	d102      	bne.n	800b2a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b29c:	4b25      	ldr	r3, [pc, #148]	; (800b334 <HAL_RCC_GetSysClockFreq+0x110>)
 800b29e:	61bb      	str	r3, [r7, #24]
 800b2a0:	e004      	b.n	800b2ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800b2a2:	693b      	ldr	r3, [r7, #16]
 800b2a4:	2b08      	cmp	r3, #8
 800b2a6:	d101      	bne.n	800b2ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b2a8:	4b23      	ldr	r3, [pc, #140]	; (800b338 <HAL_RCC_GetSysClockFreq+0x114>)
 800b2aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800b2ac:	693b      	ldr	r3, [r7, #16]
 800b2ae:	2b0c      	cmp	r3, #12
 800b2b0:	d134      	bne.n	800b31c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b2b2:	4b1e      	ldr	r3, [pc, #120]	; (800b32c <HAL_RCC_GetSysClockFreq+0x108>)
 800b2b4:	68db      	ldr	r3, [r3, #12]
 800b2b6:	f003 0303 	and.w	r3, r3, #3
 800b2ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	2b02      	cmp	r3, #2
 800b2c0:	d003      	beq.n	800b2ca <HAL_RCC_GetSysClockFreq+0xa6>
 800b2c2:	68bb      	ldr	r3, [r7, #8]
 800b2c4:	2b03      	cmp	r3, #3
 800b2c6:	d003      	beq.n	800b2d0 <HAL_RCC_GetSysClockFreq+0xac>
 800b2c8:	e005      	b.n	800b2d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800b2ca:	4b1a      	ldr	r3, [pc, #104]	; (800b334 <HAL_RCC_GetSysClockFreq+0x110>)
 800b2cc:	617b      	str	r3, [r7, #20]
      break;
 800b2ce:	e005      	b.n	800b2dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800b2d0:	4b19      	ldr	r3, [pc, #100]	; (800b338 <HAL_RCC_GetSysClockFreq+0x114>)
 800b2d2:	617b      	str	r3, [r7, #20]
      break;
 800b2d4:	e002      	b.n	800b2dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800b2d6:	69fb      	ldr	r3, [r7, #28]
 800b2d8:	617b      	str	r3, [r7, #20]
      break;
 800b2da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b2dc:	4b13      	ldr	r3, [pc, #76]	; (800b32c <HAL_RCC_GetSysClockFreq+0x108>)
 800b2de:	68db      	ldr	r3, [r3, #12]
 800b2e0:	091b      	lsrs	r3, r3, #4
 800b2e2:	f003 0307 	and.w	r3, r3, #7
 800b2e6:	3301      	adds	r3, #1
 800b2e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800b2ea:	4b10      	ldr	r3, [pc, #64]	; (800b32c <HAL_RCC_GetSysClockFreq+0x108>)
 800b2ec:	68db      	ldr	r3, [r3, #12]
 800b2ee:	0a1b      	lsrs	r3, r3, #8
 800b2f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2f4:	697a      	ldr	r2, [r7, #20]
 800b2f6:	fb03 f202 	mul.w	r2, r3, r2
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b300:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b302:	4b0a      	ldr	r3, [pc, #40]	; (800b32c <HAL_RCC_GetSysClockFreq+0x108>)
 800b304:	68db      	ldr	r3, [r3, #12]
 800b306:	0e5b      	lsrs	r3, r3, #25
 800b308:	f003 0303 	and.w	r3, r3, #3
 800b30c:	3301      	adds	r3, #1
 800b30e:	005b      	lsls	r3, r3, #1
 800b310:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800b312:	697a      	ldr	r2, [r7, #20]
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	fbb2 f3f3 	udiv	r3, r2, r3
 800b31a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800b31c:	69bb      	ldr	r3, [r7, #24]
}
 800b31e:	4618      	mov	r0, r3
 800b320:	3724      	adds	r7, #36	; 0x24
 800b322:	46bd      	mov	sp, r7
 800b324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b328:	4770      	bx	lr
 800b32a:	bf00      	nop
 800b32c:	40021000 	.word	0x40021000
 800b330:	0801cae0 	.word	0x0801cae0
 800b334:	00f42400 	.word	0x00f42400
 800b338:	007a1200 	.word	0x007a1200

0800b33c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b33c:	b480      	push	{r7}
 800b33e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b340:	4b03      	ldr	r3, [pc, #12]	; (800b350 <HAL_RCC_GetHCLKFreq+0x14>)
 800b342:	681b      	ldr	r3, [r3, #0]
}
 800b344:	4618      	mov	r0, r3
 800b346:	46bd      	mov	sp, r7
 800b348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34c:	4770      	bx	lr
 800b34e:	bf00      	nop
 800b350:	20000024 	.word	0x20000024

0800b354 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800b358:	f7ff fff0 	bl	800b33c <HAL_RCC_GetHCLKFreq>
 800b35c:	4602      	mov	r2, r0
 800b35e:	4b06      	ldr	r3, [pc, #24]	; (800b378 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b360:	689b      	ldr	r3, [r3, #8]
 800b362:	0a1b      	lsrs	r3, r3, #8
 800b364:	f003 0307 	and.w	r3, r3, #7
 800b368:	4904      	ldr	r1, [pc, #16]	; (800b37c <HAL_RCC_GetPCLK1Freq+0x28>)
 800b36a:	5ccb      	ldrb	r3, [r1, r3]
 800b36c:	f003 031f 	and.w	r3, r3, #31
 800b370:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b374:	4618      	mov	r0, r3
 800b376:	bd80      	pop	{r7, pc}
 800b378:	40021000 	.word	0x40021000
 800b37c:	0801cad8 	.word	0x0801cad8

0800b380 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b380:	b580      	push	{r7, lr}
 800b382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800b384:	f7ff ffda 	bl	800b33c <HAL_RCC_GetHCLKFreq>
 800b388:	4602      	mov	r2, r0
 800b38a:	4b06      	ldr	r3, [pc, #24]	; (800b3a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b38c:	689b      	ldr	r3, [r3, #8]
 800b38e:	0adb      	lsrs	r3, r3, #11
 800b390:	f003 0307 	and.w	r3, r3, #7
 800b394:	4904      	ldr	r1, [pc, #16]	; (800b3a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b396:	5ccb      	ldrb	r3, [r1, r3]
 800b398:	f003 031f 	and.w	r3, r3, #31
 800b39c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	bd80      	pop	{r7, pc}
 800b3a4:	40021000 	.word	0x40021000
 800b3a8:	0801cad8 	.word	0x0801cad8

0800b3ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b086      	sub	sp, #24
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800b3b8:	4b2a      	ldr	r3, [pc, #168]	; (800b464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b3ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b3bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d003      	beq.n	800b3cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800b3c4:	f7ff f9a6 	bl	800a714 <HAL_PWREx_GetVoltageRange>
 800b3c8:	6178      	str	r0, [r7, #20]
 800b3ca:	e014      	b.n	800b3f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800b3cc:	4b25      	ldr	r3, [pc, #148]	; (800b464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b3ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b3d0:	4a24      	ldr	r2, [pc, #144]	; (800b464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b3d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b3d6:	6593      	str	r3, [r2, #88]	; 0x58
 800b3d8:	4b22      	ldr	r3, [pc, #136]	; (800b464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b3da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b3dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b3e0:	60fb      	str	r3, [r7, #12]
 800b3e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800b3e4:	f7ff f996 	bl	800a714 <HAL_PWREx_GetVoltageRange>
 800b3e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800b3ea:	4b1e      	ldr	r3, [pc, #120]	; (800b464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b3ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b3ee:	4a1d      	ldr	r2, [pc, #116]	; (800b464 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800b3f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b3f4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b3f6:	697b      	ldr	r3, [r7, #20]
 800b3f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b3fc:	d10b      	bne.n	800b416 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2b80      	cmp	r3, #128	; 0x80
 800b402:	d919      	bls.n	800b438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	2ba0      	cmp	r3, #160	; 0xa0
 800b408:	d902      	bls.n	800b410 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b40a:	2302      	movs	r3, #2
 800b40c:	613b      	str	r3, [r7, #16]
 800b40e:	e013      	b.n	800b438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b410:	2301      	movs	r3, #1
 800b412:	613b      	str	r3, [r7, #16]
 800b414:	e010      	b.n	800b438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2b80      	cmp	r3, #128	; 0x80
 800b41a:	d902      	bls.n	800b422 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800b41c:	2303      	movs	r3, #3
 800b41e:	613b      	str	r3, [r7, #16]
 800b420:	e00a      	b.n	800b438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2b80      	cmp	r3, #128	; 0x80
 800b426:	d102      	bne.n	800b42e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800b428:	2302      	movs	r3, #2
 800b42a:	613b      	str	r3, [r7, #16]
 800b42c:	e004      	b.n	800b438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2b70      	cmp	r3, #112	; 0x70
 800b432:	d101      	bne.n	800b438 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800b434:	2301      	movs	r3, #1
 800b436:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800b438:	4b0b      	ldr	r3, [pc, #44]	; (800b468 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	f023 0207 	bic.w	r2, r3, #7
 800b440:	4909      	ldr	r1, [pc, #36]	; (800b468 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b442:	693b      	ldr	r3, [r7, #16]
 800b444:	4313      	orrs	r3, r2
 800b446:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800b448:	4b07      	ldr	r3, [pc, #28]	; (800b468 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	f003 0307 	and.w	r3, r3, #7
 800b450:	693a      	ldr	r2, [r7, #16]
 800b452:	429a      	cmp	r2, r3
 800b454:	d001      	beq.n	800b45a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800b456:	2301      	movs	r3, #1
 800b458:	e000      	b.n	800b45c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800b45a:	2300      	movs	r3, #0
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	3718      	adds	r7, #24
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}
 800b464:	40021000 	.word	0x40021000
 800b468:	40022000 	.word	0x40022000

0800b46c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b086      	sub	sp, #24
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b474:	2300      	movs	r3, #0
 800b476:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b478:	2300      	movs	r3, #0
 800b47a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b484:	2b00      	cmp	r3, #0
 800b486:	d031      	beq.n	800b4ec <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b48c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b490:	d01a      	beq.n	800b4c8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800b492:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800b496:	d814      	bhi.n	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d009      	beq.n	800b4b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b49c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b4a0:	d10f      	bne.n	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800b4a2:	4b5d      	ldr	r3, [pc, #372]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b4a4:	68db      	ldr	r3, [r3, #12]
 800b4a6:	4a5c      	ldr	r2, [pc, #368]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b4a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b4ac:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b4ae:	e00c      	b.n	800b4ca <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	3304      	adds	r3, #4
 800b4b4:	2100      	movs	r1, #0
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	f000 f9ce 	bl	800b858 <RCCEx_PLLSAI1_Config>
 800b4bc:	4603      	mov	r3, r0
 800b4be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800b4c0:	e003      	b.n	800b4ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	74fb      	strb	r3, [r7, #19]
      break;
 800b4c6:	e000      	b.n	800b4ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800b4c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b4ca:	7cfb      	ldrb	r3, [r7, #19]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d10b      	bne.n	800b4e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b4d0:	4b51      	ldr	r3, [pc, #324]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b4d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b4d6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4de:	494e      	ldr	r1, [pc, #312]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b4e0:	4313      	orrs	r3, r2
 800b4e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800b4e6:	e001      	b.n	800b4ec <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4e8:	7cfb      	ldrb	r3, [r7, #19]
 800b4ea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	f000 809e 	beq.w	800b636 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b4fe:	4b46      	ldr	r3, [pc, #280]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b506:	2b00      	cmp	r3, #0
 800b508:	d101      	bne.n	800b50e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800b50a:	2301      	movs	r3, #1
 800b50c:	e000      	b.n	800b510 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800b50e:	2300      	movs	r3, #0
 800b510:	2b00      	cmp	r3, #0
 800b512:	d00d      	beq.n	800b530 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b514:	4b40      	ldr	r3, [pc, #256]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b518:	4a3f      	ldr	r2, [pc, #252]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b51a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b51e:	6593      	str	r3, [r2, #88]	; 0x58
 800b520:	4b3d      	ldr	r3, [pc, #244]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b528:	60bb      	str	r3, [r7, #8]
 800b52a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b52c:	2301      	movs	r3, #1
 800b52e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b530:	4b3a      	ldr	r3, [pc, #232]	; (800b61c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	4a39      	ldr	r2, [pc, #228]	; (800b61c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800b536:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b53a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b53c:	f7fa fe8a 	bl	8006254 <HAL_GetTick>
 800b540:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b542:	e009      	b.n	800b558 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b544:	f7fa fe86 	bl	8006254 <HAL_GetTick>
 800b548:	4602      	mov	r2, r0
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	1ad3      	subs	r3, r2, r3
 800b54e:	2b02      	cmp	r3, #2
 800b550:	d902      	bls.n	800b558 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800b552:	2303      	movs	r3, #3
 800b554:	74fb      	strb	r3, [r7, #19]
        break;
 800b556:	e005      	b.n	800b564 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800b558:	4b30      	ldr	r3, [pc, #192]	; (800b61c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b560:	2b00      	cmp	r3, #0
 800b562:	d0ef      	beq.n	800b544 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800b564:	7cfb      	ldrb	r3, [r7, #19]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d15a      	bne.n	800b620 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b56a:	4b2b      	ldr	r3, [pc, #172]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b56c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b570:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b574:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b576:	697b      	ldr	r3, [r7, #20]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d01e      	beq.n	800b5ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b580:	697a      	ldr	r2, [r7, #20]
 800b582:	429a      	cmp	r2, r3
 800b584:	d019      	beq.n	800b5ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b586:	4b24      	ldr	r3, [pc, #144]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b58c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b590:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b592:	4b21      	ldr	r3, [pc, #132]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b594:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b598:	4a1f      	ldr	r2, [pc, #124]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b59a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b59e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b5a2:	4b1d      	ldr	r3, [pc, #116]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b5a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b5a8:	4a1b      	ldr	r2, [pc, #108]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b5aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b5ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b5b2:	4a19      	ldr	r2, [pc, #100]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b5b4:	697b      	ldr	r3, [r7, #20]
 800b5b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b5ba:	697b      	ldr	r3, [r7, #20]
 800b5bc:	f003 0301 	and.w	r3, r3, #1
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d016      	beq.n	800b5f2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5c4:	f7fa fe46 	bl	8006254 <HAL_GetTick>
 800b5c8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b5ca:	e00b      	b.n	800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b5cc:	f7fa fe42 	bl	8006254 <HAL_GetTick>
 800b5d0:	4602      	mov	r2, r0
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	1ad3      	subs	r3, r2, r3
 800b5d6:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5da:	4293      	cmp	r3, r2
 800b5dc:	d902      	bls.n	800b5e4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800b5de:	2303      	movs	r3, #3
 800b5e0:	74fb      	strb	r3, [r7, #19]
            break;
 800b5e2:	e006      	b.n	800b5f2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b5e4:	4b0c      	ldr	r3, [pc, #48]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b5e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b5ea:	f003 0302 	and.w	r3, r3, #2
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d0ec      	beq.n	800b5cc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800b5f2:	7cfb      	ldrb	r3, [r7, #19]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d10b      	bne.n	800b610 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b5f8:	4b07      	ldr	r3, [pc, #28]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b5fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b5fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b606:	4904      	ldr	r1, [pc, #16]	; (800b618 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800b608:	4313      	orrs	r3, r2
 800b60a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b60e:	e009      	b.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b610:	7cfb      	ldrb	r3, [r7, #19]
 800b612:	74bb      	strb	r3, [r7, #18]
 800b614:	e006      	b.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800b616:	bf00      	nop
 800b618:	40021000 	.word	0x40021000
 800b61c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b620:	7cfb      	ldrb	r3, [r7, #19]
 800b622:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b624:	7c7b      	ldrb	r3, [r7, #17]
 800b626:	2b01      	cmp	r3, #1
 800b628:	d105      	bne.n	800b636 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b62a:	4b8a      	ldr	r3, [pc, #552]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b62c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b62e:	4a89      	ldr	r2, [pc, #548]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b630:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b634:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	f003 0301 	and.w	r3, r3, #1
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d00a      	beq.n	800b658 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b642:	4b84      	ldr	r3, [pc, #528]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b644:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b648:	f023 0203 	bic.w	r2, r3, #3
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	6a1b      	ldr	r3, [r3, #32]
 800b650:	4980      	ldr	r1, [pc, #512]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b652:	4313      	orrs	r3, r2
 800b654:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f003 0302 	and.w	r3, r3, #2
 800b660:	2b00      	cmp	r3, #0
 800b662:	d00a      	beq.n	800b67a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b664:	4b7b      	ldr	r3, [pc, #492]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b666:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b66a:	f023 020c 	bic.w	r2, r3, #12
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b672:	4978      	ldr	r1, [pc, #480]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b674:	4313      	orrs	r3, r2
 800b676:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f003 0320 	and.w	r3, r3, #32
 800b682:	2b00      	cmp	r3, #0
 800b684:	d00a      	beq.n	800b69c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b686:	4b73      	ldr	r3, [pc, #460]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b68c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b694:	496f      	ldr	r1, [pc, #444]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b696:	4313      	orrs	r3, r2
 800b698:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d00a      	beq.n	800b6be <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b6a8:	4b6a      	ldr	r3, [pc, #424]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b6aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b6ae:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6b6:	4967      	ldr	r1, [pc, #412]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b6b8:	4313      	orrs	r3, r2
 800b6ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d00a      	beq.n	800b6e0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b6ca:	4b62      	ldr	r3, [pc, #392]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b6cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b6d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6d8:	495e      	ldr	r1, [pc, #376]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d00a      	beq.n	800b702 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b6ec:	4b59      	ldr	r3, [pc, #356]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b6ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b6f2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6fa:	4956      	ldr	r1, [pc, #344]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b6fc:	4313      	orrs	r3, r2
 800b6fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d00a      	beq.n	800b724 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b70e:	4b51      	ldr	r3, [pc, #324]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b710:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b714:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b71c:	494d      	ldr	r1, [pc, #308]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b71e:	4313      	orrs	r3, r2
 800b720:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d028      	beq.n	800b782 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b730:	4b48      	ldr	r3, [pc, #288]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b732:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b736:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b73e:	4945      	ldr	r1, [pc, #276]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b740:	4313      	orrs	r3, r2
 800b742:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b74a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b74e:	d106      	bne.n	800b75e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b750:	4b40      	ldr	r3, [pc, #256]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b752:	68db      	ldr	r3, [r3, #12]
 800b754:	4a3f      	ldr	r2, [pc, #252]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b756:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b75a:	60d3      	str	r3, [r2, #12]
 800b75c:	e011      	b.n	800b782 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b762:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b766:	d10c      	bne.n	800b782 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	3304      	adds	r3, #4
 800b76c:	2101      	movs	r1, #1
 800b76e:	4618      	mov	r0, r3
 800b770:	f000 f872 	bl	800b858 <RCCEx_PLLSAI1_Config>
 800b774:	4603      	mov	r3, r0
 800b776:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800b778:	7cfb      	ldrb	r3, [r7, #19]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d001      	beq.n	800b782 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800b77e:	7cfb      	ldrb	r3, [r7, #19]
 800b780:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d028      	beq.n	800b7e0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b78e:	4b31      	ldr	r3, [pc, #196]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b794:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b79c:	492d      	ldr	r1, [pc, #180]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b79e:	4313      	orrs	r3, r2
 800b7a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800b7ac:	d106      	bne.n	800b7bc <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800b7ae:	4b29      	ldr	r3, [pc, #164]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b7b0:	68db      	ldr	r3, [r3, #12]
 800b7b2:	4a28      	ldr	r2, [pc, #160]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b7b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b7b8:	60d3      	str	r3, [r2, #12]
 800b7ba:	e011      	b.n	800b7e0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7c0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b7c4:	d10c      	bne.n	800b7e0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	3304      	adds	r3, #4
 800b7ca:	2101      	movs	r1, #1
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	f000 f843 	bl	800b858 <RCCEx_PLLSAI1_Config>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b7d6:	7cfb      	ldrb	r3, [r7, #19]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d001      	beq.n	800b7e0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800b7dc:	7cfb      	ldrb	r3, [r7, #19]
 800b7de:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d01c      	beq.n	800b826 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b7ec:	4b19      	ldr	r3, [pc, #100]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b7ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7f2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b7fa:	4916      	ldr	r1, [pc, #88]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b7fc:	4313      	orrs	r3, r2
 800b7fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b806:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b80a:	d10c      	bne.n	800b826 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	3304      	adds	r3, #4
 800b810:	2102      	movs	r1, #2
 800b812:	4618      	mov	r0, r3
 800b814:	f000 f820 	bl	800b858 <RCCEx_PLLSAI1_Config>
 800b818:	4603      	mov	r3, r0
 800b81a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800b81c:	7cfb      	ldrb	r3, [r7, #19]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d001      	beq.n	800b826 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800b822:	7cfb      	ldrb	r3, [r7, #19]
 800b824:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d00a      	beq.n	800b848 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b832:	4b08      	ldr	r3, [pc, #32]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b838:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b840:	4904      	ldr	r1, [pc, #16]	; (800b854 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800b842:	4313      	orrs	r3, r2
 800b844:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800b848:	7cbb      	ldrb	r3, [r7, #18]
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	3718      	adds	r7, #24
 800b84e:	46bd      	mov	sp, r7
 800b850:	bd80      	pop	{r7, pc}
 800b852:	bf00      	nop
 800b854:	40021000 	.word	0x40021000

0800b858 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800b858:	b580      	push	{r7, lr}
 800b85a:	b084      	sub	sp, #16
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
 800b860:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b862:	2300      	movs	r3, #0
 800b864:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b866:	4b74      	ldr	r3, [pc, #464]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b868:	68db      	ldr	r3, [r3, #12]
 800b86a:	f003 0303 	and.w	r3, r3, #3
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d018      	beq.n	800b8a4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800b872:	4b71      	ldr	r3, [pc, #452]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b874:	68db      	ldr	r3, [r3, #12]
 800b876:	f003 0203 	and.w	r2, r3, #3
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	429a      	cmp	r2, r3
 800b880:	d10d      	bne.n	800b89e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
       ||
 800b886:	2b00      	cmp	r3, #0
 800b888:	d009      	beq.n	800b89e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800b88a:	4b6b      	ldr	r3, [pc, #428]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b88c:	68db      	ldr	r3, [r3, #12]
 800b88e:	091b      	lsrs	r3, r3, #4
 800b890:	f003 0307 	and.w	r3, r3, #7
 800b894:	1c5a      	adds	r2, r3, #1
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	685b      	ldr	r3, [r3, #4]
       ||
 800b89a:	429a      	cmp	r2, r3
 800b89c:	d047      	beq.n	800b92e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800b89e:	2301      	movs	r3, #1
 800b8a0:	73fb      	strb	r3, [r7, #15]
 800b8a2:	e044      	b.n	800b92e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	2b03      	cmp	r3, #3
 800b8aa:	d018      	beq.n	800b8de <RCCEx_PLLSAI1_Config+0x86>
 800b8ac:	2b03      	cmp	r3, #3
 800b8ae:	d825      	bhi.n	800b8fc <RCCEx_PLLSAI1_Config+0xa4>
 800b8b0:	2b01      	cmp	r3, #1
 800b8b2:	d002      	beq.n	800b8ba <RCCEx_PLLSAI1_Config+0x62>
 800b8b4:	2b02      	cmp	r3, #2
 800b8b6:	d009      	beq.n	800b8cc <RCCEx_PLLSAI1_Config+0x74>
 800b8b8:	e020      	b.n	800b8fc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b8ba:	4b5f      	ldr	r3, [pc, #380]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f003 0302 	and.w	r3, r3, #2
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d11d      	bne.n	800b902 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800b8c6:	2301      	movs	r3, #1
 800b8c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b8ca:	e01a      	b.n	800b902 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b8cc:	4b5a      	ldr	r3, [pc, #360]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d116      	bne.n	800b906 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800b8d8:	2301      	movs	r3, #1
 800b8da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b8dc:	e013      	b.n	800b906 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b8de:	4b56      	ldr	r3, [pc, #344]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d10f      	bne.n	800b90a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b8ea:	4b53      	ldr	r3, [pc, #332]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d109      	bne.n	800b90a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800b8f6:	2301      	movs	r3, #1
 800b8f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b8fa:	e006      	b.n	800b90a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	73fb      	strb	r3, [r7, #15]
      break;
 800b900:	e004      	b.n	800b90c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b902:	bf00      	nop
 800b904:	e002      	b.n	800b90c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b906:	bf00      	nop
 800b908:	e000      	b.n	800b90c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800b90a:	bf00      	nop
    }

    if(status == HAL_OK)
 800b90c:	7bfb      	ldrb	r3, [r7, #15]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d10d      	bne.n	800b92e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800b912:	4b49      	ldr	r3, [pc, #292]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b914:	68db      	ldr	r3, [r3, #12]
 800b916:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6819      	ldr	r1, [r3, #0]
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	685b      	ldr	r3, [r3, #4]
 800b922:	3b01      	subs	r3, #1
 800b924:	011b      	lsls	r3, r3, #4
 800b926:	430b      	orrs	r3, r1
 800b928:	4943      	ldr	r1, [pc, #268]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b92a:	4313      	orrs	r3, r2
 800b92c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800b92e:	7bfb      	ldrb	r3, [r7, #15]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d17c      	bne.n	800ba2e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800b934:	4b40      	ldr	r3, [pc, #256]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	4a3f      	ldr	r2, [pc, #252]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b93a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b93e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b940:	f7fa fc88 	bl	8006254 <HAL_GetTick>
 800b944:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b946:	e009      	b.n	800b95c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b948:	f7fa fc84 	bl	8006254 <HAL_GetTick>
 800b94c:	4602      	mov	r2, r0
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	1ad3      	subs	r3, r2, r3
 800b952:	2b02      	cmp	r3, #2
 800b954:	d902      	bls.n	800b95c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800b956:	2303      	movs	r3, #3
 800b958:	73fb      	strb	r3, [r7, #15]
        break;
 800b95a:	e005      	b.n	800b968 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b95c:	4b36      	ldr	r3, [pc, #216]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b964:	2b00      	cmp	r3, #0
 800b966:	d1ef      	bne.n	800b948 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800b968:	7bfb      	ldrb	r3, [r7, #15]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d15f      	bne.n	800ba2e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b96e:	683b      	ldr	r3, [r7, #0]
 800b970:	2b00      	cmp	r3, #0
 800b972:	d110      	bne.n	800b996 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b974:	4b30      	ldr	r3, [pc, #192]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b976:	691b      	ldr	r3, [r3, #16]
 800b978:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800b97c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b980:	687a      	ldr	r2, [r7, #4]
 800b982:	6892      	ldr	r2, [r2, #8]
 800b984:	0211      	lsls	r1, r2, #8
 800b986:	687a      	ldr	r2, [r7, #4]
 800b988:	68d2      	ldr	r2, [r2, #12]
 800b98a:	06d2      	lsls	r2, r2, #27
 800b98c:	430a      	orrs	r2, r1
 800b98e:	492a      	ldr	r1, [pc, #168]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b990:	4313      	orrs	r3, r2
 800b992:	610b      	str	r3, [r1, #16]
 800b994:	e027      	b.n	800b9e6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800b996:	683b      	ldr	r3, [r7, #0]
 800b998:	2b01      	cmp	r3, #1
 800b99a:	d112      	bne.n	800b9c2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b99c:	4b26      	ldr	r3, [pc, #152]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b99e:	691b      	ldr	r3, [r3, #16]
 800b9a0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800b9a4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b9a8:	687a      	ldr	r2, [r7, #4]
 800b9aa:	6892      	ldr	r2, [r2, #8]
 800b9ac:	0211      	lsls	r1, r2, #8
 800b9ae:	687a      	ldr	r2, [r7, #4]
 800b9b0:	6912      	ldr	r2, [r2, #16]
 800b9b2:	0852      	lsrs	r2, r2, #1
 800b9b4:	3a01      	subs	r2, #1
 800b9b6:	0552      	lsls	r2, r2, #21
 800b9b8:	430a      	orrs	r2, r1
 800b9ba:	491f      	ldr	r1, [pc, #124]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b9bc:	4313      	orrs	r3, r2
 800b9be:	610b      	str	r3, [r1, #16]
 800b9c0:	e011      	b.n	800b9e6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b9c2:	4b1d      	ldr	r3, [pc, #116]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b9c4:	691b      	ldr	r3, [r3, #16]
 800b9c6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800b9ca:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800b9ce:	687a      	ldr	r2, [r7, #4]
 800b9d0:	6892      	ldr	r2, [r2, #8]
 800b9d2:	0211      	lsls	r1, r2, #8
 800b9d4:	687a      	ldr	r2, [r7, #4]
 800b9d6:	6952      	ldr	r2, [r2, #20]
 800b9d8:	0852      	lsrs	r2, r2, #1
 800b9da:	3a01      	subs	r2, #1
 800b9dc:	0652      	lsls	r2, r2, #25
 800b9de:	430a      	orrs	r2, r1
 800b9e0:	4915      	ldr	r1, [pc, #84]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b9e2:	4313      	orrs	r3, r2
 800b9e4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800b9e6:	4b14      	ldr	r3, [pc, #80]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	4a13      	ldr	r2, [pc, #76]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b9ec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b9f0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b9f2:	f7fa fc2f 	bl	8006254 <HAL_GetTick>
 800b9f6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b9f8:	e009      	b.n	800ba0e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b9fa:	f7fa fc2b 	bl	8006254 <HAL_GetTick>
 800b9fe:	4602      	mov	r2, r0
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	1ad3      	subs	r3, r2, r3
 800ba04:	2b02      	cmp	r3, #2
 800ba06:	d902      	bls.n	800ba0e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800ba08:	2303      	movs	r3, #3
 800ba0a:	73fb      	strb	r3, [r7, #15]
          break;
 800ba0c:	e005      	b.n	800ba1a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800ba0e:	4b0a      	ldr	r3, [pc, #40]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d0ef      	beq.n	800b9fa <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800ba1a:	7bfb      	ldrb	r3, [r7, #15]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d106      	bne.n	800ba2e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800ba20:	4b05      	ldr	r3, [pc, #20]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ba22:	691a      	ldr	r2, [r3, #16]
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	699b      	ldr	r3, [r3, #24]
 800ba28:	4903      	ldr	r1, [pc, #12]	; (800ba38 <RCCEx_PLLSAI1_Config+0x1e0>)
 800ba2a:	4313      	orrs	r3, r2
 800ba2c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800ba2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba30:	4618      	mov	r0, r3
 800ba32:	3710      	adds	r7, #16
 800ba34:	46bd      	mov	sp, r7
 800ba36:	bd80      	pop	{r7, pc}
 800ba38:	40021000 	.word	0x40021000

0800ba3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b084      	sub	sp, #16
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d101      	bne.n	800ba4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	e095      	b.n	800bb7a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d108      	bne.n	800ba68 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	685b      	ldr	r3, [r3, #4]
 800ba5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ba5e:	d009      	beq.n	800ba74 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2200      	movs	r2, #0
 800ba64:	61da      	str	r2, [r3, #28]
 800ba66:	e005      	b.n	800ba74 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	2200      	movs	r2, #0
 800ba72:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2200      	movs	r2, #0
 800ba78:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ba80:	b2db      	uxtb	r3, r3
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d106      	bne.n	800ba94 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	2200      	movs	r2, #0
 800ba8a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ba8e:	6878      	ldr	r0, [r7, #4]
 800ba90:	f7f6 fcdc 	bl	800244c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2202      	movs	r2, #2
 800ba98:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	681a      	ldr	r2, [r3, #0]
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800baaa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	68db      	ldr	r3, [r3, #12]
 800bab0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bab4:	d902      	bls.n	800babc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bab6:	2300      	movs	r3, #0
 800bab8:	60fb      	str	r3, [r7, #12]
 800baba:	e002      	b.n	800bac2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800babc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bac0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	68db      	ldr	r3, [r3, #12]
 800bac6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800baca:	d007      	beq.n	800badc <HAL_SPI_Init+0xa0>
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	68db      	ldr	r3, [r3, #12]
 800bad0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bad4:	d002      	beq.n	800badc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2200      	movs	r2, #0
 800bada:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	685b      	ldr	r3, [r3, #4]
 800bae0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	689b      	ldr	r3, [r3, #8]
 800bae8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800baec:	431a      	orrs	r2, r3
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	691b      	ldr	r3, [r3, #16]
 800baf2:	f003 0302 	and.w	r3, r3, #2
 800baf6:	431a      	orrs	r2, r3
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	695b      	ldr	r3, [r3, #20]
 800bafc:	f003 0301 	and.w	r3, r3, #1
 800bb00:	431a      	orrs	r2, r3
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	699b      	ldr	r3, [r3, #24]
 800bb06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bb0a:	431a      	orrs	r2, r3
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	69db      	ldr	r3, [r3, #28]
 800bb10:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bb14:	431a      	orrs	r2, r3
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	6a1b      	ldr	r3, [r3, #32]
 800bb1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb1e:	ea42 0103 	orr.w	r1, r2, r3
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb26:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	430a      	orrs	r2, r1
 800bb30:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	699b      	ldr	r3, [r3, #24]
 800bb36:	0c1b      	lsrs	r3, r3, #16
 800bb38:	f003 0204 	and.w	r2, r3, #4
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb40:	f003 0310 	and.w	r3, r3, #16
 800bb44:	431a      	orrs	r2, r3
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb4a:	f003 0308 	and.w	r3, r3, #8
 800bb4e:	431a      	orrs	r2, r3
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	68db      	ldr	r3, [r3, #12]
 800bb54:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800bb58:	ea42 0103 	orr.w	r1, r2, r3
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	430a      	orrs	r2, r1
 800bb68:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2201      	movs	r2, #1
 800bb74:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800bb78:	2300      	movs	r3, #0
}
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	3710      	adds	r7, #16
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	bd80      	pop	{r7, pc}
	...

0800bb84 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b086      	sub	sp, #24
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	60f8      	str	r0, [r7, #12]
 800bb8c:	60b9      	str	r1, [r7, #8]
 800bb8e:	4613      	mov	r3, r2
 800bb90:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bb92:	2300      	movs	r3, #0
 800bb94:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bb9c:	2b01      	cmp	r3, #1
 800bb9e:	d101      	bne.n	800bba4 <HAL_SPI_Transmit_DMA+0x20>
 800bba0:	2302      	movs	r3, #2
 800bba2:	e0d4      	b.n	800bd4e <HAL_SPI_Transmit_DMA+0x1ca>
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	2201      	movs	r2, #1
 800bba8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bbb2:	b2db      	uxtb	r3, r3
 800bbb4:	2b01      	cmp	r3, #1
 800bbb6:	d002      	beq.n	800bbbe <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800bbb8:	2302      	movs	r3, #2
 800bbba:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bbbc:	e0c2      	b.n	800bd44 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d002      	beq.n	800bbca <HAL_SPI_Transmit_DMA+0x46>
 800bbc4:	88fb      	ldrh	r3, [r7, #6]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d102      	bne.n	800bbd0 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800bbca:	2301      	movs	r3, #1
 800bbcc:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bbce:	e0b9      	b.n	800bd44 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	2203      	movs	r2, #3
 800bbd4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	2200      	movs	r2, #0
 800bbdc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	68ba      	ldr	r2, [r7, #8]
 800bbe2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	88fa      	ldrh	r2, [r7, #6]
 800bbe8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	88fa      	ldrh	r2, [r7, #6]
 800bbee:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	2200      	movs	r2, #0
 800bc00:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	2200      	movs	r2, #0
 800bc06:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	689b      	ldr	r3, [r3, #8]
 800bc16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc1a:	d10f      	bne.n	800bc3c <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	681a      	ldr	r2, [r3, #0]
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bc2a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	681a      	ldr	r2, [r3, #0]
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bc3a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc40:	4a45      	ldr	r2, [pc, #276]	; (800bd58 <HAL_SPI_Transmit_DMA+0x1d4>)
 800bc42:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc48:	4a44      	ldr	r2, [pc, #272]	; (800bd5c <HAL_SPI_Transmit_DMA+0x1d8>)
 800bc4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc50:	4a43      	ldr	r2, [pc, #268]	; (800bd60 <HAL_SPI_Transmit_DMA+0x1dc>)
 800bc52:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc58:	2200      	movs	r2, #0
 800bc5a:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	685a      	ldr	r2, [r3, #4]
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bc6a:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	68db      	ldr	r3, [r3, #12]
 800bc70:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bc74:	d82d      	bhi.n	800bcd2 <HAL_SPI_Transmit_DMA+0x14e>
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc7a:	699b      	ldr	r3, [r3, #24]
 800bc7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bc80:	d127      	bne.n	800bcd2 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc86:	b29b      	uxth	r3, r3
 800bc88:	f003 0301 	and.w	r3, r3, #1
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d10f      	bne.n	800bcb0 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	685a      	ldr	r2, [r3, #4]
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bc9e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bca4:	b29b      	uxth	r3, r3
 800bca6:	085b      	lsrs	r3, r3, #1
 800bca8:	b29a      	uxth	r2, r3
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bcae:	e010      	b.n	800bcd2 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	685a      	ldr	r2, [r3, #4]
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bcbe:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bcc4:	b29b      	uxth	r3, r3
 800bcc6:	085b      	lsrs	r3, r3, #1
 800bcc8:	b29b      	uxth	r3, r3
 800bcca:	3301      	adds	r3, #1
 800bccc:	b29a      	uxth	r2, r3
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcda:	4619      	mov	r1, r3
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	330c      	adds	r3, #12
 800bce2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bce8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800bcea:	f7fb ff4d 	bl	8007b88 <HAL_DMA_Start_IT>
 800bcee:	4603      	mov	r3, r0
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d008      	beq.n	800bd06 <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bcf8:	f043 0210 	orr.w	r2, r3, #16
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800bd00:	2301      	movs	r3, #1
 800bd02:	75fb      	strb	r3, [r7, #23]

    goto error;
 800bd04:	e01e      	b.n	800bd44 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd10:	2b40      	cmp	r3, #64	; 0x40
 800bd12:	d007      	beq.n	800bd24 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	681a      	ldr	r2, [r3, #0]
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bd22:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	685a      	ldr	r2, [r3, #4]
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	f042 0220 	orr.w	r2, r2, #32
 800bd32:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	685a      	ldr	r2, [r3, #4]
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f042 0202 	orr.w	r2, r2, #2
 800bd42:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	2200      	movs	r2, #0
 800bd48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bd4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd4e:	4618      	mov	r0, r3
 800bd50:	3718      	adds	r7, #24
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}
 800bd56:	bf00      	nop
 800bd58:	0800c79b 	.word	0x0800c79b
 800bd5c:	0800c5bd 	.word	0x0800c5bd
 800bd60:	0800c7ef 	.word	0x0800c7ef

0800bd64 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b086      	sub	sp, #24
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	60f8      	str	r0, [r7, #12]
 800bd6c:	60b9      	str	r1, [r7, #8]
 800bd6e:	4613      	mov	r3, r2
 800bd70:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bd72:	2300      	movs	r3, #0
 800bd74:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bd7c:	b2db      	uxtb	r3, r3
 800bd7e:	2b01      	cmp	r3, #1
 800bd80:	d002      	beq.n	800bd88 <HAL_SPI_Receive_DMA+0x24>
  {
    errorcode = HAL_BUSY;
 800bd82:	2302      	movs	r3, #2
 800bd84:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bd86:	e0fe      	b.n	800bf86 <HAL_SPI_Receive_DMA+0x222>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	689b      	ldr	r3, [r3, #8]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d110      	bne.n	800bdb2 <HAL_SPI_Receive_DMA+0x4e>
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	685b      	ldr	r3, [r3, #4]
 800bd94:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bd98:	d10b      	bne.n	800bdb2 <HAL_SPI_Receive_DMA+0x4e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	2204      	movs	r2, #4
 800bd9e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800bda2:	88fb      	ldrh	r3, [r7, #6]
 800bda4:	68ba      	ldr	r2, [r7, #8]
 800bda6:	68b9      	ldr	r1, [r7, #8]
 800bda8:	68f8      	ldr	r0, [r7, #12]
 800bdaa:	f000 f8fb 	bl	800bfa4 <HAL_SPI_TransmitReceive_DMA>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	e0ee      	b.n	800bf90 <HAL_SPI_Receive_DMA+0x22c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bdb8:	2b01      	cmp	r3, #1
 800bdba:	d101      	bne.n	800bdc0 <HAL_SPI_Receive_DMA+0x5c>
 800bdbc:	2302      	movs	r3, #2
 800bdbe:	e0e7      	b.n	800bf90 <HAL_SPI_Receive_DMA+0x22c>
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 800bdc8:	68bb      	ldr	r3, [r7, #8]
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d002      	beq.n	800bdd4 <HAL_SPI_Receive_DMA+0x70>
 800bdce:	88fb      	ldrh	r3, [r7, #6]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d102      	bne.n	800bdda <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bdd8:	e0d5      	b.n	800bf86 <HAL_SPI_Receive_DMA+0x222>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	2204      	movs	r2, #4
 800bdde:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	2200      	movs	r2, #0
 800bde6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	68ba      	ldr	r2, [r7, #8]
 800bdec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	88fa      	ldrh	r2, [r7, #6]
 800bdf2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	88fa      	ldrh	r2, [r7, #6]
 800bdfa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	2200      	movs	r2, #0
 800be02:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	2200      	movs	r2, #0
 800be08:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	2200      	movs	r2, #0
 800be0e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	2200      	movs	r2, #0
 800be14:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	689b      	ldr	r3, [r3, #8]
 800be1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800be1e:	d10f      	bne.n	800be40 <HAL_SPI_Receive_DMA+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	681a      	ldr	r2, [r3, #0]
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800be2e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	681a      	ldr	r2, [r3, #0]
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800be3e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	685a      	ldr	r2, [r3, #4]
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800be4e:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	68db      	ldr	r3, [r3, #12]
 800be54:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800be58:	d908      	bls.n	800be6c <HAL_SPI_Receive_DMA+0x108>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	685a      	ldr	r2, [r3, #4]
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800be68:	605a      	str	r2, [r3, #4]
 800be6a:	e042      	b.n	800bef2 <HAL_SPI_Receive_DMA+0x18e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	685a      	ldr	r2, [r3, #4]
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800be7a:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be80:	699b      	ldr	r3, [r3, #24]
 800be82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be86:	d134      	bne.n	800bef2 <HAL_SPI_Receive_DMA+0x18e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	685a      	ldr	r2, [r3, #4]
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800be96:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800be9e:	b29b      	uxth	r3, r3
 800bea0:	f003 0301 	and.w	r3, r3, #1
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d111      	bne.n	800becc <HAL_SPI_Receive_DMA+0x168>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	685a      	ldr	r2, [r3, #4]
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800beb6:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bebe:	b29b      	uxth	r3, r3
 800bec0:	085b      	lsrs	r3, r3, #1
 800bec2:	b29a      	uxth	r2, r3
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800beca:	e012      	b.n	800bef2 <HAL_SPI_Receive_DMA+0x18e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	685a      	ldr	r2, [r3, #4]
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800beda:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bee2:	b29b      	uxth	r3, r3
 800bee4:	085b      	lsrs	r3, r3, #1
 800bee6:	b29b      	uxth	r3, r3
 800bee8:	3301      	adds	r3, #1
 800beea:	b29a      	uxth	r2, r3
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bef6:	4a28      	ldr	r2, [pc, #160]	; (800bf98 <HAL_SPI_Receive_DMA+0x234>)
 800bef8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800befe:	4a27      	ldr	r2, [pc, #156]	; (800bf9c <HAL_SPI_Receive_DMA+0x238>)
 800bf00:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf06:	4a26      	ldr	r2, [pc, #152]	; (800bfa0 <HAL_SPI_Receive_DMA+0x23c>)
 800bf08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf0e:	2200      	movs	r2, #0
 800bf10:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	330c      	adds	r3, #12
 800bf1c:	4619      	mov	r1, r3
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf22:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bf2a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800bf2c:	f7fb fe2c 	bl	8007b88 <HAL_DMA_Start_IT>
 800bf30:	4603      	mov	r3, r0
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d008      	beq.n	800bf48 <HAL_SPI_Receive_DMA+0x1e4>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bf3a:	f043 0210 	orr.w	r2, r3, #16
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800bf42:	2301      	movs	r3, #1
 800bf44:	75fb      	strb	r3, [r7, #23]

    goto error;
 800bf46:	e01e      	b.n	800bf86 <HAL_SPI_Receive_DMA+0x222>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf52:	2b40      	cmp	r3, #64	; 0x40
 800bf54:	d007      	beq.n	800bf66 <HAL_SPI_Receive_DMA+0x202>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	681a      	ldr	r2, [r3, #0]
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bf64:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	685a      	ldr	r2, [r3, #4]
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	f042 0220 	orr.w	r2, r2, #32
 800bf74:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	685a      	ldr	r2, [r3, #4]
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	f042 0201 	orr.w	r2, r2, #1
 800bf84:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	2200      	movs	r2, #0
 800bf8a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bf8e:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf90:	4618      	mov	r0, r3
 800bf92:	3718      	adds	r7, #24
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bd80      	pop	{r7, pc}
 800bf98:	0800c7b7 	.word	0x0800c7b7
 800bf9c:	0800c663 	.word	0x0800c663
 800bfa0:	0800c7ef 	.word	0x0800c7ef

0800bfa4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b086      	sub	sp, #24
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	60f8      	str	r0, [r7, #12]
 800bfac:	60b9      	str	r1, [r7, #8]
 800bfae:	607a      	str	r2, [r7, #4]
 800bfb0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bfbc:	2b01      	cmp	r3, #1
 800bfbe:	d101      	bne.n	800bfc4 <HAL_SPI_TransmitReceive_DMA+0x20>
 800bfc0:	2302      	movs	r3, #2
 800bfc2:	e164      	b.n	800c28e <HAL_SPI_TransmitReceive_DMA+0x2ea>
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	2201      	movs	r2, #1
 800bfc8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bfd2:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	685b      	ldr	r3, [r3, #4]
 800bfd8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800bfda:	7dbb      	ldrb	r3, [r7, #22]
 800bfdc:	2b01      	cmp	r3, #1
 800bfde:	d00d      	beq.n	800bffc <HAL_SPI_TransmitReceive_DMA+0x58>
 800bfe0:	693b      	ldr	r3, [r7, #16]
 800bfe2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bfe6:	d106      	bne.n	800bff6 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	689b      	ldr	r3, [r3, #8]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d102      	bne.n	800bff6 <HAL_SPI_TransmitReceive_DMA+0x52>
 800bff0:	7dbb      	ldrb	r3, [r7, #22]
 800bff2:	2b04      	cmp	r3, #4
 800bff4:	d002      	beq.n	800bffc <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800bff6:	2302      	movs	r3, #2
 800bff8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bffa:	e143      	b.n	800c284 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bffc:	68bb      	ldr	r3, [r7, #8]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d005      	beq.n	800c00e <HAL_SPI_TransmitReceive_DMA+0x6a>
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d002      	beq.n	800c00e <HAL_SPI_TransmitReceive_DMA+0x6a>
 800c008:	887b      	ldrh	r3, [r7, #2]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d102      	bne.n	800c014 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800c00e:	2301      	movs	r3, #1
 800c010:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c012:	e137      	b.n	800c284 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c01a:	b2db      	uxtb	r3, r3
 800c01c:	2b04      	cmp	r3, #4
 800c01e:	d003      	beq.n	800c028 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	2205      	movs	r2, #5
 800c024:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	2200      	movs	r2, #0
 800c02c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	68ba      	ldr	r2, [r7, #8]
 800c032:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	887a      	ldrh	r2, [r7, #2]
 800c038:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	887a      	ldrh	r2, [r7, #2]
 800c03e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	687a      	ldr	r2, [r7, #4]
 800c044:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	887a      	ldrh	r2, [r7, #2]
 800c04a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	887a      	ldrh	r2, [r7, #2]
 800c052:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	2200      	movs	r2, #0
 800c05a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	2200      	movs	r2, #0
 800c060:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	685a      	ldr	r2, [r3, #4]
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 800c070:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	68db      	ldr	r3, [r3, #12]
 800c076:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800c07a:	d908      	bls.n	800c08e <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	685a      	ldr	r2, [r3, #4]
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c08a:	605a      	str	r2, [r3, #4]
 800c08c:	e06f      	b.n	800c16e <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	685a      	ldr	r2, [r3, #4]
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c09c:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0a2:	699b      	ldr	r3, [r3, #24]
 800c0a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c0a8:	d126      	bne.n	800c0f8 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800c0ae:	f003 0301 	and.w	r3, r3, #1
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d10f      	bne.n	800c0d6 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	685a      	ldr	r2, [r3, #4]
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c0c4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0ca:	b29b      	uxth	r3, r3
 800c0cc:	085b      	lsrs	r3, r3, #1
 800c0ce:	b29a      	uxth	r2, r3
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c0d4:	e010      	b.n	800c0f8 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	685a      	ldr	r2, [r3, #4]
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c0e4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0ea:	b29b      	uxth	r3, r3
 800c0ec:	085b      	lsrs	r3, r3, #1
 800c0ee:	b29b      	uxth	r3, r3
 800c0f0:	3301      	adds	r3, #1
 800c0f2:	b29a      	uxth	r2, r3
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c0fc:	699b      	ldr	r3, [r3, #24]
 800c0fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c102:	d134      	bne.n	800c16e <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	685a      	ldr	r2, [r3, #4]
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c112:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c11a:	b29b      	uxth	r3, r3
 800c11c:	f003 0301 	and.w	r3, r3, #1
 800c120:	2b00      	cmp	r3, #0
 800c122:	d111      	bne.n	800c148 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	685a      	ldr	r2, [r3, #4]
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c132:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c13a:	b29b      	uxth	r3, r3
 800c13c:	085b      	lsrs	r3, r3, #1
 800c13e:	b29a      	uxth	r2, r3
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800c146:	e012      	b.n	800c16e <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	685a      	ldr	r2, [r3, #4]
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c156:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c15e:	b29b      	uxth	r3, r3
 800c160:	085b      	lsrs	r3, r3, #1
 800c162:	b29b      	uxth	r3, r3
 800c164:	3301      	adds	r3, #1
 800c166:	b29a      	uxth	r2, r3
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c174:	b2db      	uxtb	r3, r3
 800c176:	2b04      	cmp	r3, #4
 800c178:	d108      	bne.n	800c18c <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c17e:	4a46      	ldr	r2, [pc, #280]	; (800c298 <HAL_SPI_TransmitReceive_DMA+0x2f4>)
 800c180:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c186:	4a45      	ldr	r2, [pc, #276]	; (800c29c <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 800c188:	62da      	str	r2, [r3, #44]	; 0x2c
 800c18a:	e007      	b.n	800c19c <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c190:	4a43      	ldr	r2, [pc, #268]	; (800c2a0 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 800c192:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c198:	4a42      	ldr	r2, [pc, #264]	; (800c2a4 <HAL_SPI_TransmitReceive_DMA+0x300>)
 800c19a:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c1a0:	4a41      	ldr	r2, [pc, #260]	; (800c2a8 <HAL_SPI_TransmitReceive_DMA+0x304>)
 800c1a2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c1a8:	2200      	movs	r2, #0
 800c1aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	330c      	adds	r3, #12
 800c1b6:	4619      	mov	r1, r3
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1bc:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c1c4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c1c6:	f7fb fcdf 	bl	8007b88 <HAL_DMA_Start_IT>
 800c1ca:	4603      	mov	r3, r0
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d008      	beq.n	800c1e2 <HAL_SPI_TransmitReceive_DMA+0x23e>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c1d4:	f043 0210 	orr.w	r2, r3, #16
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c1dc:	2301      	movs	r3, #1
 800c1de:	75fb      	strb	r3, [r7, #23]

    goto error;
 800c1e0:	e050      	b.n	800c284 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	685a      	ldr	r2, [r3, #4]
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	f042 0201 	orr.w	r2, r2, #1
 800c1f0:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1fe:	2200      	movs	r2, #0
 800c200:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c206:	2200      	movs	r2, #0
 800c208:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c20e:	2200      	movs	r2, #0
 800c210:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c21a:	4619      	mov	r1, r3
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	330c      	adds	r3, #12
 800c222:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c228:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c22a:	f7fb fcad 	bl	8007b88 <HAL_DMA_Start_IT>
 800c22e:	4603      	mov	r3, r0
 800c230:	2b00      	cmp	r3, #0
 800c232:	d008      	beq.n	800c246 <HAL_SPI_TransmitReceive_DMA+0x2a2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c238:	f043 0210 	orr.w	r2, r3, #16
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800c240:	2301      	movs	r3, #1
 800c242:	75fb      	strb	r3, [r7, #23]

    goto error;
 800c244:	e01e      	b.n	800c284 <HAL_SPI_TransmitReceive_DMA+0x2e0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c250:	2b40      	cmp	r3, #64	; 0x40
 800c252:	d007      	beq.n	800c264 <HAL_SPI_TransmitReceive_DMA+0x2c0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	681a      	ldr	r2, [r3, #0]
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c262:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	685a      	ldr	r2, [r3, #4]
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	f042 0220 	orr.w	r2, r2, #32
 800c272:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	685a      	ldr	r2, [r3, #4]
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f042 0202 	orr.w	r2, r2, #2
 800c282:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	2200      	movs	r2, #0
 800c288:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c28c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c28e:	4618      	mov	r0, r3
 800c290:	3718      	adds	r7, #24
 800c292:	46bd      	mov	sp, r7
 800c294:	bd80      	pop	{r7, pc}
 800c296:	bf00      	nop
 800c298:	0800c7b7 	.word	0x0800c7b7
 800c29c:	0800c663 	.word	0x0800c663
 800c2a0:	0800c7d3 	.word	0x0800c7d3
 800c2a4:	0800c70b 	.word	0x0800c70b
 800c2a8:	0800c7ef 	.word	0x0800c7ef

0800c2ac <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b084      	sub	sp, #16
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d00f      	beq.n	800c2e0 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	f7fb fcbf 	bl	8007c48 <HAL_DMA_Abort>
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d007      	beq.n	800c2e0 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c2d4:	f043 0210 	orr.w	r2, r3, #16
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 800c2dc:	2301      	movs	r3, #1
 800c2de:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d00f      	beq.n	800c308 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	f7fb fcab 	bl	8007c48 <HAL_DMA_Abort>
 800c2f2:	4603      	mov	r3, r0
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d007      	beq.n	800c308 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c2fc:	f043 0210 	orr.w	r2, r3, #16
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 800c304:	2301      	movs	r3, #1
 800c306:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	685a      	ldr	r2, [r3, #4]
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	f022 0203 	bic.w	r2, r2, #3
 800c316:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	2201      	movs	r2, #1
 800c31c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  return errorcode;
 800c320:	7bfb      	ldrb	r3, [r7, #15]
}
 800c322:	4618      	mov	r0, r3
 800c324:	3710      	adds	r7, #16
 800c326:	46bd      	mov	sp, r7
 800c328:	bd80      	pop	{r7, pc}
	...

0800c32c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b088      	sub	sp, #32
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	685b      	ldr	r3, [r3, #4]
 800c33a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	689b      	ldr	r3, [r3, #8]
 800c342:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c344:	69bb      	ldr	r3, [r7, #24]
 800c346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d10e      	bne.n	800c36c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c34e:	69bb      	ldr	r3, [r7, #24]
 800c350:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c354:	2b00      	cmp	r3, #0
 800c356:	d009      	beq.n	800c36c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c358:	69fb      	ldr	r3, [r7, #28]
 800c35a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d004      	beq.n	800c36c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	4798      	blx	r3
    return;
 800c36a:	e0ce      	b.n	800c50a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c36c:	69bb      	ldr	r3, [r7, #24]
 800c36e:	f003 0302 	and.w	r3, r3, #2
 800c372:	2b00      	cmp	r3, #0
 800c374:	d009      	beq.n	800c38a <HAL_SPI_IRQHandler+0x5e>
 800c376:	69fb      	ldr	r3, [r7, #28]
 800c378:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d004      	beq.n	800c38a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c384:	6878      	ldr	r0, [r7, #4]
 800c386:	4798      	blx	r3
    return;
 800c388:	e0bf      	b.n	800c50a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c38a:	69bb      	ldr	r3, [r7, #24]
 800c38c:	f003 0320 	and.w	r3, r3, #32
 800c390:	2b00      	cmp	r3, #0
 800c392:	d10a      	bne.n	800c3aa <HAL_SPI_IRQHandler+0x7e>
 800c394:	69bb      	ldr	r3, [r7, #24]
 800c396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d105      	bne.n	800c3aa <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c39e:	69bb      	ldr	r3, [r7, #24]
 800c3a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	f000 80b0 	beq.w	800c50a <HAL_SPI_IRQHandler+0x1de>
 800c3aa:	69fb      	ldr	r3, [r7, #28]
 800c3ac:	f003 0320 	and.w	r3, r3, #32
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	f000 80aa 	beq.w	800c50a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c3b6:	69bb      	ldr	r3, [r7, #24]
 800c3b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d023      	beq.n	800c408 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c3c6:	b2db      	uxtb	r3, r3
 800c3c8:	2b03      	cmp	r3, #3
 800c3ca:	d011      	beq.n	800c3f0 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c3d0:	f043 0204 	orr.w	r2, r3, #4
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c3d8:	2300      	movs	r3, #0
 800c3da:	617b      	str	r3, [r7, #20]
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	68db      	ldr	r3, [r3, #12]
 800c3e2:	617b      	str	r3, [r7, #20]
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	689b      	ldr	r3, [r3, #8]
 800c3ea:	617b      	str	r3, [r7, #20]
 800c3ec:	697b      	ldr	r3, [r7, #20]
 800c3ee:	e00b      	b.n	800c408 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	613b      	str	r3, [r7, #16]
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	68db      	ldr	r3, [r3, #12]
 800c3fa:	613b      	str	r3, [r7, #16]
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	689b      	ldr	r3, [r3, #8]
 800c402:	613b      	str	r3, [r7, #16]
 800c404:	693b      	ldr	r3, [r7, #16]
        return;
 800c406:	e080      	b.n	800c50a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c408:	69bb      	ldr	r3, [r7, #24]
 800c40a:	f003 0320 	and.w	r3, r3, #32
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d014      	beq.n	800c43c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c416:	f043 0201 	orr.w	r2, r3, #1
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c41e:	2300      	movs	r3, #0
 800c420:	60fb      	str	r3, [r7, #12]
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	689b      	ldr	r3, [r3, #8]
 800c428:	60fb      	str	r3, [r7, #12]
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	681a      	ldr	r2, [r3, #0]
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c438:	601a      	str	r2, [r3, #0]
 800c43a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c43c:	69bb      	ldr	r3, [r7, #24]
 800c43e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c442:	2b00      	cmp	r3, #0
 800c444:	d00c      	beq.n	800c460 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c44a:	f043 0208 	orr.w	r2, r3, #8
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c452:	2300      	movs	r3, #0
 800c454:	60bb      	str	r3, [r7, #8]
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	689b      	ldr	r3, [r3, #8]
 800c45c:	60bb      	str	r3, [r7, #8]
 800c45e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c464:	2b00      	cmp	r3, #0
 800c466:	d04f      	beq.n	800c508 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	685a      	ldr	r2, [r3, #4]
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c476:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	2201      	movs	r2, #1
 800c47c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c480:	69fb      	ldr	r3, [r7, #28]
 800c482:	f003 0302 	and.w	r3, r3, #2
 800c486:	2b00      	cmp	r3, #0
 800c488:	d104      	bne.n	800c494 <HAL_SPI_IRQHandler+0x168>
 800c48a:	69fb      	ldr	r3, [r7, #28]
 800c48c:	f003 0301 	and.w	r3, r3, #1
 800c490:	2b00      	cmp	r3, #0
 800c492:	d034      	beq.n	800c4fe <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	685a      	ldr	r2, [r3, #4]
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	f022 0203 	bic.w	r2, r2, #3
 800c4a2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d011      	beq.n	800c4d0 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c4b0:	4a17      	ldr	r2, [pc, #92]	; (800c510 <HAL_SPI_IRQHandler+0x1e4>)
 800c4b2:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	f7fb fc03 	bl	8007cc4 <HAL_DMA_Abort_IT>
 800c4be:	4603      	mov	r3, r0
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d005      	beq.n	800c4d0 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c4c8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d016      	beq.n	800c506 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4dc:	4a0c      	ldr	r2, [pc, #48]	; (800c510 <HAL_SPI_IRQHandler+0x1e4>)
 800c4de:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	f7fb fbed 	bl	8007cc4 <HAL_DMA_Abort_IT>
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d00a      	beq.n	800c506 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c4f4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800c4fc:	e003      	b.n	800c506 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f000 f844 	bl	800c58c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c504:	e000      	b.n	800c508 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 800c506:	bf00      	nop
    return;
 800c508:	bf00      	nop
  }
}
 800c50a:	3720      	adds	r7, #32
 800c50c:	46bd      	mov	sp, r7
 800c50e:	bd80      	pop	{r7, pc}
 800c510:	0800c82f 	.word	0x0800c82f

0800c514 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c514:	b480      	push	{r7}
 800c516:	b083      	sub	sp, #12
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800c51c:	bf00      	nop
 800c51e:	370c      	adds	r7, #12
 800c520:	46bd      	mov	sp, r7
 800c522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c526:	4770      	bx	lr

0800c528 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c528:	b480      	push	{r7}
 800c52a:	b083      	sub	sp, #12
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800c530:	bf00      	nop
 800c532:	370c      	adds	r7, #12
 800c534:	46bd      	mov	sp, r7
 800c536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53a:	4770      	bx	lr

0800c53c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c53c:	b480      	push	{r7}
 800c53e:	b083      	sub	sp, #12
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800c544:	bf00      	nop
 800c546:	370c      	adds	r7, #12
 800c548:	46bd      	mov	sp, r7
 800c54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54e:	4770      	bx	lr

0800c550 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c550:	b480      	push	{r7}
 800c552:	b083      	sub	sp, #12
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800c558:	bf00      	nop
 800c55a:	370c      	adds	r7, #12
 800c55c:	46bd      	mov	sp, r7
 800c55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c562:	4770      	bx	lr

0800c564 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c564:	b480      	push	{r7}
 800c566:	b083      	sub	sp, #12
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800c56c:	bf00      	nop
 800c56e:	370c      	adds	r7, #12
 800c570:	46bd      	mov	sp, r7
 800c572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c576:	4770      	bx	lr

0800c578 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c578:	b480      	push	{r7}
 800c57a:	b083      	sub	sp, #12
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800c580:	bf00      	nop
 800c582:	370c      	adds	r7, #12
 800c584:	46bd      	mov	sp, r7
 800c586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58a:	4770      	bx	lr

0800c58c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800c58c:	b480      	push	{r7}
 800c58e:	b083      	sub	sp, #12
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800c594:	bf00      	nop
 800c596:	370c      	adds	r7, #12
 800c598:	46bd      	mov	sp, r7
 800c59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59e:	4770      	bx	lr

0800c5a0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800c5a0:	b480      	push	{r7}
 800c5a2:	b083      	sub	sp, #12
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800c5ae:	b2db      	uxtb	r3, r3
}
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	370c      	adds	r7, #12
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ba:	4770      	bx	lr

0800c5bc <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b086      	sub	sp, #24
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5c8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c5ca:	f7f9 fe43 	bl	8006254 <HAL_GetTick>
 800c5ce:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	f003 0320 	and.w	r3, r3, #32
 800c5da:	2b20      	cmp	r3, #32
 800c5dc:	d03b      	beq.n	800c656 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c5de:	697b      	ldr	r3, [r7, #20]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	685a      	ldr	r2, [r3, #4]
 800c5e4:	697b      	ldr	r3, [r7, #20]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	f022 0220 	bic.w	r2, r2, #32
 800c5ec:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c5ee:	697b      	ldr	r3, [r7, #20]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	685a      	ldr	r2, [r3, #4]
 800c5f4:	697b      	ldr	r3, [r7, #20]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	f022 0202 	bic.w	r2, r2, #2
 800c5fc:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c5fe:	693a      	ldr	r2, [r7, #16]
 800c600:	2164      	movs	r1, #100	; 0x64
 800c602:	6978      	ldr	r0, [r7, #20]
 800c604:	f000 fa9e 	bl	800cb44 <SPI_EndRxTxTransaction>
 800c608:	4603      	mov	r3, r0
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d005      	beq.n	800c61a <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c60e:	697b      	ldr	r3, [r7, #20]
 800c610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c612:	f043 0220 	orr.w	r2, r3, #32
 800c616:	697b      	ldr	r3, [r7, #20]
 800c618:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c61a:	697b      	ldr	r3, [r7, #20]
 800c61c:	689b      	ldr	r3, [r3, #8]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d10a      	bne.n	800c638 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c622:	2300      	movs	r3, #0
 800c624:	60fb      	str	r3, [r7, #12]
 800c626:	697b      	ldr	r3, [r7, #20]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	68db      	ldr	r3, [r3, #12]
 800c62c:	60fb      	str	r3, [r7, #12]
 800c62e:	697b      	ldr	r3, [r7, #20]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	689b      	ldr	r3, [r3, #8]
 800c634:	60fb      	str	r3, [r7, #12]
 800c636:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800c638:	697b      	ldr	r3, [r7, #20]
 800c63a:	2200      	movs	r2, #0
 800c63c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800c63e:	697b      	ldr	r3, [r7, #20]
 800c640:	2201      	movs	r2, #1
 800c642:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c646:	697b      	ldr	r3, [r7, #20]
 800c648:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d003      	beq.n	800c656 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c64e:	6978      	ldr	r0, [r7, #20]
 800c650:	f7ff ff9c 	bl	800c58c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c654:	e002      	b.n	800c65c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800c656:	6978      	ldr	r0, [r7, #20]
 800c658:	f7ff ff5c 	bl	800c514 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c65c:	3718      	adds	r7, #24
 800c65e:	46bd      	mov	sp, r7
 800c660:	bd80      	pop	{r7, pc}

0800c662 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c662:	b580      	push	{r7, lr}
 800c664:	b084      	sub	sp, #16
 800c666:	af00      	add	r7, sp, #0
 800c668:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c66e:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c670:	f7f9 fdf0 	bl	8006254 <HAL_GetTick>
 800c674:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	f003 0320 	and.w	r3, r3, #32
 800c680:	2b20      	cmp	r3, #32
 800c682:	d03c      	beq.n	800c6fe <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	685a      	ldr	r2, [r3, #4]
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	f022 0220 	bic.w	r2, r2, #32
 800c692:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	689b      	ldr	r3, [r3, #8]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d10d      	bne.n	800c6b8 <SPI_DMAReceiveCplt+0x56>
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	685b      	ldr	r3, [r3, #4]
 800c6a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c6a4:	d108      	bne.n	800c6b8 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	685a      	ldr	r2, [r3, #4]
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f022 0203 	bic.w	r2, r2, #3
 800c6b4:	605a      	str	r2, [r3, #4]
 800c6b6:	e007      	b.n	800c6c8 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	685a      	ldr	r2, [r3, #4]
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	f022 0201 	bic.w	r2, r2, #1
 800c6c6:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c6c8:	68ba      	ldr	r2, [r7, #8]
 800c6ca:	2164      	movs	r1, #100	; 0x64
 800c6cc:	68f8      	ldr	r0, [r7, #12]
 800c6ce:	f000 f9e1 	bl	800ca94 <SPI_EndRxTransaction>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d002      	beq.n	800c6de <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	2220      	movs	r2, #32
 800c6dc:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	2201      	movs	r2, #1
 800c6ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d003      	beq.n	800c6fe <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c6f6:	68f8      	ldr	r0, [r7, #12]
 800c6f8:	f7ff ff48 	bl	800c58c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c6fc:	e002      	b.n	800c704 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800c6fe:	68f8      	ldr	r0, [r7, #12]
 800c700:	f7ff ff12 	bl	800c528 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c704:	3710      	adds	r7, #16
 800c706:	46bd      	mov	sp, r7
 800c708:	bd80      	pop	{r7, pc}

0800c70a <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c70a:	b580      	push	{r7, lr}
 800c70c:	b084      	sub	sp, #16
 800c70e:	af00      	add	r7, sp, #0
 800c710:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c716:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c718:	f7f9 fd9c 	bl	8006254 <HAL_GetTick>
 800c71c:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	f003 0320 	and.w	r3, r3, #32
 800c728:	2b20      	cmp	r3, #32
 800c72a:	d030      	beq.n	800c78e <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	685a      	ldr	r2, [r3, #4]
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	f022 0220 	bic.w	r2, r2, #32
 800c73a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c73c:	68ba      	ldr	r2, [r7, #8]
 800c73e:	2164      	movs	r1, #100	; 0x64
 800c740:	68f8      	ldr	r0, [r7, #12]
 800c742:	f000 f9ff 	bl	800cb44 <SPI_EndRxTxTransaction>
 800c746:	4603      	mov	r3, r0
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d005      	beq.n	800c758 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c750:	f043 0220 	orr.w	r2, r3, #32
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	685a      	ldr	r2, [r3, #4]
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f022 0203 	bic.w	r2, r2, #3
 800c766:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	2200      	movs	r2, #0
 800c76c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	2200      	movs	r2, #0
 800c772:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	2201      	movs	r2, #1
 800c77a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c782:	2b00      	cmp	r3, #0
 800c784:	d003      	beq.n	800c78e <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800c786:	68f8      	ldr	r0, [r7, #12]
 800c788:	f7ff ff00 	bl	800c58c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800c78c:	e002      	b.n	800c794 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800c78e:	68f8      	ldr	r0, [r7, #12]
 800c790:	f7ff fed4 	bl	800c53c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c794:	3710      	adds	r7, #16
 800c796:	46bd      	mov	sp, r7
 800c798:	bd80      	pop	{r7, pc}

0800c79a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c79a:	b580      	push	{r7, lr}
 800c79c:	b084      	sub	sp, #16
 800c79e:	af00      	add	r7, sp, #0
 800c7a0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7a6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800c7a8:	68f8      	ldr	r0, [r7, #12]
 800c7aa:	f7ff fed1 	bl	800c550 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c7ae:	bf00      	nop
 800c7b0:	3710      	adds	r7, #16
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}

0800c7b6 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c7b6:	b580      	push	{r7, lr}
 800c7b8:	b084      	sub	sp, #16
 800c7ba:	af00      	add	r7, sp, #0
 800c7bc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7c2:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800c7c4:	68f8      	ldr	r0, [r7, #12]
 800c7c6:	f7ff fecd 	bl	800c564 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c7ca:	bf00      	nop
 800c7cc:	3710      	adds	r7, #16
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	bd80      	pop	{r7, pc}

0800c7d2 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c7d2:	b580      	push	{r7, lr}
 800c7d4:	b084      	sub	sp, #16
 800c7d6:	af00      	add	r7, sp, #0
 800c7d8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7de:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800c7e0:	68f8      	ldr	r0, [r7, #12]
 800c7e2:	f7ff fec9 	bl	800c578 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c7e6:	bf00      	nop
 800c7e8:	3710      	adds	r7, #16
 800c7ea:	46bd      	mov	sp, r7
 800c7ec:	bd80      	pop	{r7, pc}

0800c7ee <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800c7ee:	b580      	push	{r7, lr}
 800c7f0:	b084      	sub	sp, #16
 800c7f2:	af00      	add	r7, sp, #0
 800c7f4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7fa:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	685a      	ldr	r2, [r3, #4]
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	f022 0203 	bic.w	r2, r2, #3
 800c80a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c810:	f043 0210 	orr.w	r2, r3, #16
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	2201      	movs	r2, #1
 800c81c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c820:	68f8      	ldr	r0, [r7, #12]
 800c822:	f7ff feb3 	bl	800c58c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c826:	bf00      	nop
 800c828:	3710      	adds	r7, #16
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd80      	pop	{r7, pc}

0800c82e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c82e:	b580      	push	{r7, lr}
 800c830:	b084      	sub	sp, #16
 800c832:	af00      	add	r7, sp, #0
 800c834:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c83a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	2200      	movs	r2, #0
 800c840:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	2200      	movs	r2, #0
 800c848:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c84a:	68f8      	ldr	r0, [r7, #12]
 800c84c:	f7ff fe9e 	bl	800c58c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c850:	bf00      	nop
 800c852:	3710      	adds	r7, #16
 800c854:	46bd      	mov	sp, r7
 800c856:	bd80      	pop	{r7, pc}

0800c858 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c858:	b580      	push	{r7, lr}
 800c85a:	b088      	sub	sp, #32
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	60f8      	str	r0, [r7, #12]
 800c860:	60b9      	str	r1, [r7, #8]
 800c862:	603b      	str	r3, [r7, #0]
 800c864:	4613      	mov	r3, r2
 800c866:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c868:	f7f9 fcf4 	bl	8006254 <HAL_GetTick>
 800c86c:	4602      	mov	r2, r0
 800c86e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c870:	1a9b      	subs	r3, r3, r2
 800c872:	683a      	ldr	r2, [r7, #0]
 800c874:	4413      	add	r3, r2
 800c876:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c878:	f7f9 fcec 	bl	8006254 <HAL_GetTick>
 800c87c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c87e:	4b39      	ldr	r3, [pc, #228]	; (800c964 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	015b      	lsls	r3, r3, #5
 800c884:	0d1b      	lsrs	r3, r3, #20
 800c886:	69fa      	ldr	r2, [r7, #28]
 800c888:	fb02 f303 	mul.w	r3, r2, r3
 800c88c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c88e:	e054      	b.n	800c93a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c896:	d050      	beq.n	800c93a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c898:	f7f9 fcdc 	bl	8006254 <HAL_GetTick>
 800c89c:	4602      	mov	r2, r0
 800c89e:	69bb      	ldr	r3, [r7, #24]
 800c8a0:	1ad3      	subs	r3, r2, r3
 800c8a2:	69fa      	ldr	r2, [r7, #28]
 800c8a4:	429a      	cmp	r2, r3
 800c8a6:	d902      	bls.n	800c8ae <SPI_WaitFlagStateUntilTimeout+0x56>
 800c8a8:	69fb      	ldr	r3, [r7, #28]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d13d      	bne.n	800c92a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	685a      	ldr	r2, [r3, #4]
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c8bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	685b      	ldr	r3, [r3, #4]
 800c8c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c8c6:	d111      	bne.n	800c8ec <SPI_WaitFlagStateUntilTimeout+0x94>
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	689b      	ldr	r3, [r3, #8]
 800c8cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c8d0:	d004      	beq.n	800c8dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	689b      	ldr	r3, [r3, #8]
 800c8d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c8da:	d107      	bne.n	800c8ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	681a      	ldr	r2, [r3, #0]
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c8ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c8f4:	d10f      	bne.n	800c916 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	681a      	ldr	r2, [r3, #0]
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c904:	601a      	str	r2, [r3, #0]
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	681a      	ldr	r2, [r3, #0]
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c914:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	2201      	movs	r2, #1
 800c91a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	2200      	movs	r2, #0
 800c922:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c926:	2303      	movs	r3, #3
 800c928:	e017      	b.n	800c95a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c92a:	697b      	ldr	r3, [r7, #20]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d101      	bne.n	800c934 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c930:	2300      	movs	r3, #0
 800c932:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c934:	697b      	ldr	r3, [r7, #20]
 800c936:	3b01      	subs	r3, #1
 800c938:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	689a      	ldr	r2, [r3, #8]
 800c940:	68bb      	ldr	r3, [r7, #8]
 800c942:	4013      	ands	r3, r2
 800c944:	68ba      	ldr	r2, [r7, #8]
 800c946:	429a      	cmp	r2, r3
 800c948:	bf0c      	ite	eq
 800c94a:	2301      	moveq	r3, #1
 800c94c:	2300      	movne	r3, #0
 800c94e:	b2db      	uxtb	r3, r3
 800c950:	461a      	mov	r2, r3
 800c952:	79fb      	ldrb	r3, [r7, #7]
 800c954:	429a      	cmp	r2, r3
 800c956:	d19b      	bne.n	800c890 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c958:	2300      	movs	r3, #0
}
 800c95a:	4618      	mov	r0, r3
 800c95c:	3720      	adds	r7, #32
 800c95e:	46bd      	mov	sp, r7
 800c960:	bd80      	pop	{r7, pc}
 800c962:	bf00      	nop
 800c964:	20000024 	.word	0x20000024

0800c968 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b08a      	sub	sp, #40	; 0x28
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	60f8      	str	r0, [r7, #12]
 800c970:	60b9      	str	r1, [r7, #8]
 800c972:	607a      	str	r2, [r7, #4]
 800c974:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c976:	2300      	movs	r3, #0
 800c978:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c97a:	f7f9 fc6b 	bl	8006254 <HAL_GetTick>
 800c97e:	4602      	mov	r2, r0
 800c980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c982:	1a9b      	subs	r3, r3, r2
 800c984:	683a      	ldr	r2, [r7, #0]
 800c986:	4413      	add	r3, r2
 800c988:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800c98a:	f7f9 fc63 	bl	8006254 <HAL_GetTick>
 800c98e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	330c      	adds	r3, #12
 800c996:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c998:	4b3d      	ldr	r3, [pc, #244]	; (800ca90 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c99a:	681a      	ldr	r2, [r3, #0]
 800c99c:	4613      	mov	r3, r2
 800c99e:	009b      	lsls	r3, r3, #2
 800c9a0:	4413      	add	r3, r2
 800c9a2:	00da      	lsls	r2, r3, #3
 800c9a4:	1ad3      	subs	r3, r2, r3
 800c9a6:	0d1b      	lsrs	r3, r3, #20
 800c9a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9aa:	fb02 f303 	mul.w	r3, r2, r3
 800c9ae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c9b0:	e060      	b.n	800ca74 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c9b8:	d107      	bne.n	800c9ca <SPI_WaitFifoStateUntilTimeout+0x62>
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d104      	bne.n	800c9ca <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c9c0:	69fb      	ldr	r3, [r7, #28]
 800c9c2:	781b      	ldrb	r3, [r3, #0]
 800c9c4:	b2db      	uxtb	r3, r3
 800c9c6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c9c8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9d0:	d050      	beq.n	800ca74 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c9d2:	f7f9 fc3f 	bl	8006254 <HAL_GetTick>
 800c9d6:	4602      	mov	r2, r0
 800c9d8:	6a3b      	ldr	r3, [r7, #32]
 800c9da:	1ad3      	subs	r3, r2, r3
 800c9dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9de:	429a      	cmp	r2, r3
 800c9e0:	d902      	bls.n	800c9e8 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c9e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d13d      	bne.n	800ca64 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	685a      	ldr	r2, [r3, #4]
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c9f6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	685b      	ldr	r3, [r3, #4]
 800c9fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca00:	d111      	bne.n	800ca26 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	689b      	ldr	r3, [r3, #8]
 800ca06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ca0a:	d004      	beq.n	800ca16 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	689b      	ldr	r3, [r3, #8]
 800ca10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca14:	d107      	bne.n	800ca26 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	681a      	ldr	r2, [r3, #0]
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ca24:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ca2e:	d10f      	bne.n	800ca50 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	681a      	ldr	r2, [r3, #0]
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ca3e:	601a      	str	r2, [r3, #0]
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	681a      	ldr	r2, [r3, #0]
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ca4e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	2201      	movs	r2, #1
 800ca54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800ca60:	2303      	movs	r3, #3
 800ca62:	e010      	b.n	800ca86 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ca64:	69bb      	ldr	r3, [r7, #24]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d101      	bne.n	800ca6e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800ca6e:	69bb      	ldr	r3, [r7, #24]
 800ca70:	3b01      	subs	r3, #1
 800ca72:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	689a      	ldr	r2, [r3, #8]
 800ca7a:	68bb      	ldr	r3, [r7, #8]
 800ca7c:	4013      	ands	r3, r2
 800ca7e:	687a      	ldr	r2, [r7, #4]
 800ca80:	429a      	cmp	r2, r3
 800ca82:	d196      	bne.n	800c9b2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ca84:	2300      	movs	r3, #0
}
 800ca86:	4618      	mov	r0, r3
 800ca88:	3728      	adds	r7, #40	; 0x28
 800ca8a:	46bd      	mov	sp, r7
 800ca8c:	bd80      	pop	{r7, pc}
 800ca8e:	bf00      	nop
 800ca90:	20000024 	.word	0x20000024

0800ca94 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b086      	sub	sp, #24
 800ca98:	af02      	add	r7, sp, #8
 800ca9a:	60f8      	str	r0, [r7, #12]
 800ca9c:	60b9      	str	r1, [r7, #8]
 800ca9e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	685b      	ldr	r3, [r3, #4]
 800caa4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800caa8:	d111      	bne.n	800cace <SPI_EndRxTransaction+0x3a>
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	689b      	ldr	r3, [r3, #8]
 800caae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cab2:	d004      	beq.n	800cabe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	689b      	ldr	r3, [r3, #8]
 800cab8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cabc:	d107      	bne.n	800cace <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	681a      	ldr	r2, [r3, #0]
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cacc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	9300      	str	r3, [sp, #0]
 800cad2:	68bb      	ldr	r3, [r7, #8]
 800cad4:	2200      	movs	r2, #0
 800cad6:	2180      	movs	r1, #128	; 0x80
 800cad8:	68f8      	ldr	r0, [r7, #12]
 800cada:	f7ff febd 	bl	800c858 <SPI_WaitFlagStateUntilTimeout>
 800cade:	4603      	mov	r3, r0
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d007      	beq.n	800caf4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cae8:	f043 0220 	orr.w	r2, r3, #32
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800caf0:	2303      	movs	r3, #3
 800caf2:	e023      	b.n	800cb3c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	685b      	ldr	r3, [r3, #4]
 800caf8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cafc:	d11d      	bne.n	800cb3a <SPI_EndRxTransaction+0xa6>
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	689b      	ldr	r3, [r3, #8]
 800cb02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cb06:	d004      	beq.n	800cb12 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	689b      	ldr	r3, [r3, #8]
 800cb0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cb10:	d113      	bne.n	800cb3a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	9300      	str	r3, [sp, #0]
 800cb16:	68bb      	ldr	r3, [r7, #8]
 800cb18:	2200      	movs	r2, #0
 800cb1a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800cb1e:	68f8      	ldr	r0, [r7, #12]
 800cb20:	f7ff ff22 	bl	800c968 <SPI_WaitFifoStateUntilTimeout>
 800cb24:	4603      	mov	r3, r0
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d007      	beq.n	800cb3a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb2e:	f043 0220 	orr.w	r2, r3, #32
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800cb36:	2303      	movs	r3, #3
 800cb38:	e000      	b.n	800cb3c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800cb3a:	2300      	movs	r3, #0
}
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	3710      	adds	r7, #16
 800cb40:	46bd      	mov	sp, r7
 800cb42:	bd80      	pop	{r7, pc}

0800cb44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b086      	sub	sp, #24
 800cb48:	af02      	add	r7, sp, #8
 800cb4a:	60f8      	str	r0, [r7, #12]
 800cb4c:	60b9      	str	r1, [r7, #8]
 800cb4e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	9300      	str	r3, [sp, #0]
 800cb54:	68bb      	ldr	r3, [r7, #8]
 800cb56:	2200      	movs	r2, #0
 800cb58:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800cb5c:	68f8      	ldr	r0, [r7, #12]
 800cb5e:	f7ff ff03 	bl	800c968 <SPI_WaitFifoStateUntilTimeout>
 800cb62:	4603      	mov	r3, r0
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d007      	beq.n	800cb78 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb6c:	f043 0220 	orr.w	r2, r3, #32
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cb74:	2303      	movs	r3, #3
 800cb76:	e027      	b.n	800cbc8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	9300      	str	r3, [sp, #0]
 800cb7c:	68bb      	ldr	r3, [r7, #8]
 800cb7e:	2200      	movs	r2, #0
 800cb80:	2180      	movs	r1, #128	; 0x80
 800cb82:	68f8      	ldr	r0, [r7, #12]
 800cb84:	f7ff fe68 	bl	800c858 <SPI_WaitFlagStateUntilTimeout>
 800cb88:	4603      	mov	r3, r0
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d007      	beq.n	800cb9e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cb92:	f043 0220 	orr.w	r2, r3, #32
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cb9a:	2303      	movs	r3, #3
 800cb9c:	e014      	b.n	800cbc8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	9300      	str	r3, [sp, #0]
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	2200      	movs	r2, #0
 800cba6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800cbaa:	68f8      	ldr	r0, [r7, #12]
 800cbac:	f7ff fedc 	bl	800c968 <SPI_WaitFifoStateUntilTimeout>
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d007      	beq.n	800cbc6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cbba:	f043 0220 	orr.w	r2, r3, #32
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800cbc2:	2303      	movs	r3, #3
 800cbc4:	e000      	b.n	800cbc8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800cbc6:	2300      	movs	r3, #0
}
 800cbc8:	4618      	mov	r0, r3
 800cbca:	3710      	adds	r7, #16
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	bd80      	pop	{r7, pc}

0800cbd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b082      	sub	sp, #8
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d101      	bne.n	800cbe2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cbde:	2301      	movs	r3, #1
 800cbe0:	e049      	b.n	800cc76 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cbe8:	b2db      	uxtb	r3, r3
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d106      	bne.n	800cbfc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cbf6:	6878      	ldr	r0, [r7, #4]
 800cbf8:	f7f8 ff08 	bl	8005a0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2202      	movs	r2, #2
 800cc00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681a      	ldr	r2, [r3, #0]
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	3304      	adds	r3, #4
 800cc0c:	4619      	mov	r1, r3
 800cc0e:	4610      	mov	r0, r2
 800cc10:	f000 fb02 	bl	800d218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2201      	movs	r2, #1
 800cc18:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2201      	movs	r2, #1
 800cc20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	2201      	movs	r2, #1
 800cc28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	2201      	movs	r2, #1
 800cc30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	2201      	movs	r2, #1
 800cc38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	2201      	movs	r2, #1
 800cc40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	2201      	movs	r2, #1
 800cc48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	2201      	movs	r2, #1
 800cc50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	2201      	movs	r2, #1
 800cc58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	2201      	movs	r2, #1
 800cc60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2201      	movs	r2, #1
 800cc68:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2201      	movs	r2, #1
 800cc70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cc74:	2300      	movs	r3, #0
}
 800cc76:	4618      	mov	r0, r3
 800cc78:	3708      	adds	r7, #8
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	bd80      	pop	{r7, pc}
	...

0800cc80 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cc80:	b480      	push	{r7}
 800cc82:	b085      	sub	sp, #20
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cc8e:	b2db      	uxtb	r3, r3
 800cc90:	2b01      	cmp	r3, #1
 800cc92:	d001      	beq.n	800cc98 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800cc94:	2301      	movs	r3, #1
 800cc96:	e033      	b.n	800cd00 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	2202      	movs	r2, #2
 800cc9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	4a19      	ldr	r2, [pc, #100]	; (800cd0c <HAL_TIM_Base_Start+0x8c>)
 800cca6:	4293      	cmp	r3, r2
 800cca8:	d009      	beq.n	800ccbe <HAL_TIM_Base_Start+0x3e>
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ccb2:	d004      	beq.n	800ccbe <HAL_TIM_Base_Start+0x3e>
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	4a15      	ldr	r2, [pc, #84]	; (800cd10 <HAL_TIM_Base_Start+0x90>)
 800ccba:	4293      	cmp	r3, r2
 800ccbc:	d115      	bne.n	800ccea <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	689a      	ldr	r2, [r3, #8]
 800ccc4:	4b13      	ldr	r3, [pc, #76]	; (800cd14 <HAL_TIM_Base_Start+0x94>)
 800ccc6:	4013      	ands	r3, r2
 800ccc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	2b06      	cmp	r3, #6
 800ccce:	d015      	beq.n	800ccfc <HAL_TIM_Base_Start+0x7c>
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ccd6:	d011      	beq.n	800ccfc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	681a      	ldr	r2, [r3, #0]
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	f042 0201 	orr.w	r2, r2, #1
 800cce6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cce8:	e008      	b.n	800ccfc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	681a      	ldr	r2, [r3, #0]
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	f042 0201 	orr.w	r2, r2, #1
 800ccf8:	601a      	str	r2, [r3, #0]
 800ccfa:	e000      	b.n	800ccfe <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ccfc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ccfe:	2300      	movs	r3, #0
}
 800cd00:	4618      	mov	r0, r3
 800cd02:	3714      	adds	r7, #20
 800cd04:	46bd      	mov	sp, r7
 800cd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0a:	4770      	bx	lr
 800cd0c:	40012c00 	.word	0x40012c00
 800cd10:	40014000 	.word	0x40014000
 800cd14:	00010007 	.word	0x00010007

0800cd18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cd18:	b480      	push	{r7}
 800cd1a:	b085      	sub	sp, #20
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cd26:	b2db      	uxtb	r3, r3
 800cd28:	2b01      	cmp	r3, #1
 800cd2a:	d001      	beq.n	800cd30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cd2c:	2301      	movs	r3, #1
 800cd2e:	e03b      	b.n	800cda8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2202      	movs	r2, #2
 800cd34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	68da      	ldr	r2, [r3, #12]
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	f042 0201 	orr.w	r2, r2, #1
 800cd46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	4a19      	ldr	r2, [pc, #100]	; (800cdb4 <HAL_TIM_Base_Start_IT+0x9c>)
 800cd4e:	4293      	cmp	r3, r2
 800cd50:	d009      	beq.n	800cd66 <HAL_TIM_Base_Start_IT+0x4e>
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cd5a:	d004      	beq.n	800cd66 <HAL_TIM_Base_Start_IT+0x4e>
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	4a15      	ldr	r2, [pc, #84]	; (800cdb8 <HAL_TIM_Base_Start_IT+0xa0>)
 800cd62:	4293      	cmp	r3, r2
 800cd64:	d115      	bne.n	800cd92 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	689a      	ldr	r2, [r3, #8]
 800cd6c:	4b13      	ldr	r3, [pc, #76]	; (800cdbc <HAL_TIM_Base_Start_IT+0xa4>)
 800cd6e:	4013      	ands	r3, r2
 800cd70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	2b06      	cmp	r3, #6
 800cd76:	d015      	beq.n	800cda4 <HAL_TIM_Base_Start_IT+0x8c>
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cd7e:	d011      	beq.n	800cda4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	681a      	ldr	r2, [r3, #0]
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f042 0201 	orr.w	r2, r2, #1
 800cd8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd90:	e008      	b.n	800cda4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	681a      	ldr	r2, [r3, #0]
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f042 0201 	orr.w	r2, r2, #1
 800cda0:	601a      	str	r2, [r3, #0]
 800cda2:	e000      	b.n	800cda6 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cda4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cda6:	2300      	movs	r3, #0
}
 800cda8:	4618      	mov	r0, r3
 800cdaa:	3714      	adds	r7, #20
 800cdac:	46bd      	mov	sp, r7
 800cdae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb2:	4770      	bx	lr
 800cdb4:	40012c00 	.word	0x40012c00
 800cdb8:	40014000 	.word	0x40014000
 800cdbc:	00010007 	.word	0x00010007

0800cdc0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800cdc0:	b480      	push	{r7}
 800cdc2:	b083      	sub	sp, #12
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	68da      	ldr	r2, [r3, #12]
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	f022 0201 	bic.w	r2, r2, #1
 800cdd6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	6a1a      	ldr	r2, [r3, #32]
 800cdde:	f241 1311 	movw	r3, #4369	; 0x1111
 800cde2:	4013      	ands	r3, r2
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d10f      	bne.n	800ce08 <HAL_TIM_Base_Stop_IT+0x48>
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	6a1a      	ldr	r2, [r3, #32]
 800cdee:	f240 4344 	movw	r3, #1092	; 0x444
 800cdf2:	4013      	ands	r3, r2
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d107      	bne.n	800ce08 <HAL_TIM_Base_Stop_IT+0x48>
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	681a      	ldr	r2, [r3, #0]
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f022 0201 	bic.w	r2, r2, #1
 800ce06:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	2201      	movs	r2, #1
 800ce0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800ce10:	2300      	movs	r3, #0
}
 800ce12:	4618      	mov	r0, r3
 800ce14:	370c      	adds	r7, #12
 800ce16:	46bd      	mov	sp, r7
 800ce18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1c:	4770      	bx	lr

0800ce1e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ce1e:	b580      	push	{r7, lr}
 800ce20:	b084      	sub	sp, #16
 800ce22:	af00      	add	r7, sp, #0
 800ce24:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	68db      	ldr	r3, [r3, #12]
 800ce2c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	691b      	ldr	r3, [r3, #16]
 800ce34:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	f003 0302 	and.w	r3, r3, #2
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d020      	beq.n	800ce82 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	f003 0302 	and.w	r3, r3, #2
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d01b      	beq.n	800ce82 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	f06f 0202 	mvn.w	r2, #2
 800ce52:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2201      	movs	r2, #1
 800ce58:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	699b      	ldr	r3, [r3, #24]
 800ce60:	f003 0303 	and.w	r3, r3, #3
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d003      	beq.n	800ce70 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ce68:	6878      	ldr	r0, [r7, #4]
 800ce6a:	f000 f9b7 	bl	800d1dc <HAL_TIM_IC_CaptureCallback>
 800ce6e:	e005      	b.n	800ce7c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce70:	6878      	ldr	r0, [r7, #4]
 800ce72:	f000 f9a9 	bl	800d1c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce76:	6878      	ldr	r0, [r7, #4]
 800ce78:	f000 f9ba 	bl	800d1f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2200      	movs	r2, #0
 800ce80:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ce82:	68bb      	ldr	r3, [r7, #8]
 800ce84:	f003 0304 	and.w	r3, r3, #4
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d020      	beq.n	800cece <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	f003 0304 	and.w	r3, r3, #4
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d01b      	beq.n	800cece <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	f06f 0204 	mvn.w	r2, #4
 800ce9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	2202      	movs	r2, #2
 800cea4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	699b      	ldr	r3, [r3, #24]
 800ceac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d003      	beq.n	800cebc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ceb4:	6878      	ldr	r0, [r7, #4]
 800ceb6:	f000 f991 	bl	800d1dc <HAL_TIM_IC_CaptureCallback>
 800ceba:	e005      	b.n	800cec8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cebc:	6878      	ldr	r0, [r7, #4]
 800cebe:	f000 f983 	bl	800d1c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cec2:	6878      	ldr	r0, [r7, #4]
 800cec4:	f000 f994 	bl	800d1f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	2200      	movs	r2, #0
 800cecc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800cece:	68bb      	ldr	r3, [r7, #8]
 800ced0:	f003 0308 	and.w	r3, r3, #8
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d020      	beq.n	800cf1a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	f003 0308 	and.w	r3, r3, #8
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d01b      	beq.n	800cf1a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	f06f 0208 	mvn.w	r2, #8
 800ceea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	2204      	movs	r2, #4
 800cef0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	69db      	ldr	r3, [r3, #28]
 800cef8:	f003 0303 	and.w	r3, r3, #3
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d003      	beq.n	800cf08 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cf00:	6878      	ldr	r0, [r7, #4]
 800cf02:	f000 f96b 	bl	800d1dc <HAL_TIM_IC_CaptureCallback>
 800cf06:	e005      	b.n	800cf14 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf08:	6878      	ldr	r0, [r7, #4]
 800cf0a:	f000 f95d 	bl	800d1c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cf0e:	6878      	ldr	r0, [r7, #4]
 800cf10:	f000 f96e 	bl	800d1f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2200      	movs	r2, #0
 800cf18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800cf1a:	68bb      	ldr	r3, [r7, #8]
 800cf1c:	f003 0310 	and.w	r3, r3, #16
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d020      	beq.n	800cf66 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	f003 0310 	and.w	r3, r3, #16
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d01b      	beq.n	800cf66 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	f06f 0210 	mvn.w	r2, #16
 800cf36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2208      	movs	r2, #8
 800cf3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	69db      	ldr	r3, [r3, #28]
 800cf44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d003      	beq.n	800cf54 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cf4c:	6878      	ldr	r0, [r7, #4]
 800cf4e:	f000 f945 	bl	800d1dc <HAL_TIM_IC_CaptureCallback>
 800cf52:	e005      	b.n	800cf60 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf54:	6878      	ldr	r0, [r7, #4]
 800cf56:	f000 f937 	bl	800d1c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cf5a:	6878      	ldr	r0, [r7, #4]
 800cf5c:	f000 f948 	bl	800d1f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2200      	movs	r2, #0
 800cf64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800cf66:	68bb      	ldr	r3, [r7, #8]
 800cf68:	f003 0301 	and.w	r3, r3, #1
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d00c      	beq.n	800cf8a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	f003 0301 	and.w	r3, r3, #1
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d007      	beq.n	800cf8a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	f06f 0201 	mvn.w	r2, #1
 800cf82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cf84:	6878      	ldr	r0, [r7, #4]
 800cf86:	f000 f915 	bl	800d1b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800cf8a:	68bb      	ldr	r3, [r7, #8]
 800cf8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d00c      	beq.n	800cfae <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d007      	beq.n	800cfae <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cfa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cfa8:	6878      	ldr	r0, [r7, #4]
 800cfaa:	f000 faa3 	bl	800d4f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800cfae:	68bb      	ldr	r3, [r7, #8]
 800cfb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d00c      	beq.n	800cfd2 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d007      	beq.n	800cfd2 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800cfca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800cfcc:	6878      	ldr	r0, [r7, #4]
 800cfce:	f000 fa9b 	bl	800d508 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800cfd2:	68bb      	ldr	r3, [r7, #8]
 800cfd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d00c      	beq.n	800cff6 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d007      	beq.n	800cff6 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cfee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cff0:	6878      	ldr	r0, [r7, #4]
 800cff2:	f000 f907 	bl	800d204 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800cff6:	68bb      	ldr	r3, [r7, #8]
 800cff8:	f003 0320 	and.w	r3, r3, #32
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d00c      	beq.n	800d01a <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	f003 0320 	and.w	r3, r3, #32
 800d006:	2b00      	cmp	r3, #0
 800d008:	d007      	beq.n	800d01a <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	f06f 0220 	mvn.w	r2, #32
 800d012:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d014:	6878      	ldr	r0, [r7, #4]
 800d016:	f000 fa63 	bl	800d4e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d01a:	bf00      	nop
 800d01c:	3710      	adds	r7, #16
 800d01e:	46bd      	mov	sp, r7
 800d020:	bd80      	pop	{r7, pc}

0800d022 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d022:	b580      	push	{r7, lr}
 800d024:	b084      	sub	sp, #16
 800d026:	af00      	add	r7, sp, #0
 800d028:	6078      	str	r0, [r7, #4]
 800d02a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d02c:	2300      	movs	r3, #0
 800d02e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d036:	2b01      	cmp	r3, #1
 800d038:	d101      	bne.n	800d03e <HAL_TIM_ConfigClockSource+0x1c>
 800d03a:	2302      	movs	r3, #2
 800d03c:	e0b6      	b.n	800d1ac <HAL_TIM_ConfigClockSource+0x18a>
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	2201      	movs	r2, #1
 800d042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	2202      	movs	r2, #2
 800d04a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	689b      	ldr	r3, [r3, #8]
 800d054:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d056:	68bb      	ldr	r3, [r7, #8]
 800d058:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d05c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d060:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d062:	68bb      	ldr	r3, [r7, #8]
 800d064:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d068:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	68ba      	ldr	r2, [r7, #8]
 800d070:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d072:	683b      	ldr	r3, [r7, #0]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d07a:	d03e      	beq.n	800d0fa <HAL_TIM_ConfigClockSource+0xd8>
 800d07c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d080:	f200 8087 	bhi.w	800d192 <HAL_TIM_ConfigClockSource+0x170>
 800d084:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d088:	f000 8086 	beq.w	800d198 <HAL_TIM_ConfigClockSource+0x176>
 800d08c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d090:	d87f      	bhi.n	800d192 <HAL_TIM_ConfigClockSource+0x170>
 800d092:	2b70      	cmp	r3, #112	; 0x70
 800d094:	d01a      	beq.n	800d0cc <HAL_TIM_ConfigClockSource+0xaa>
 800d096:	2b70      	cmp	r3, #112	; 0x70
 800d098:	d87b      	bhi.n	800d192 <HAL_TIM_ConfigClockSource+0x170>
 800d09a:	2b60      	cmp	r3, #96	; 0x60
 800d09c:	d050      	beq.n	800d140 <HAL_TIM_ConfigClockSource+0x11e>
 800d09e:	2b60      	cmp	r3, #96	; 0x60
 800d0a0:	d877      	bhi.n	800d192 <HAL_TIM_ConfigClockSource+0x170>
 800d0a2:	2b50      	cmp	r3, #80	; 0x50
 800d0a4:	d03c      	beq.n	800d120 <HAL_TIM_ConfigClockSource+0xfe>
 800d0a6:	2b50      	cmp	r3, #80	; 0x50
 800d0a8:	d873      	bhi.n	800d192 <HAL_TIM_ConfigClockSource+0x170>
 800d0aa:	2b40      	cmp	r3, #64	; 0x40
 800d0ac:	d058      	beq.n	800d160 <HAL_TIM_ConfigClockSource+0x13e>
 800d0ae:	2b40      	cmp	r3, #64	; 0x40
 800d0b0:	d86f      	bhi.n	800d192 <HAL_TIM_ConfigClockSource+0x170>
 800d0b2:	2b30      	cmp	r3, #48	; 0x30
 800d0b4:	d064      	beq.n	800d180 <HAL_TIM_ConfigClockSource+0x15e>
 800d0b6:	2b30      	cmp	r3, #48	; 0x30
 800d0b8:	d86b      	bhi.n	800d192 <HAL_TIM_ConfigClockSource+0x170>
 800d0ba:	2b20      	cmp	r3, #32
 800d0bc:	d060      	beq.n	800d180 <HAL_TIM_ConfigClockSource+0x15e>
 800d0be:	2b20      	cmp	r3, #32
 800d0c0:	d867      	bhi.n	800d192 <HAL_TIM_ConfigClockSource+0x170>
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d05c      	beq.n	800d180 <HAL_TIM_ConfigClockSource+0x15e>
 800d0c6:	2b10      	cmp	r3, #16
 800d0c8:	d05a      	beq.n	800d180 <HAL_TIM_ConfigClockSource+0x15e>
 800d0ca:	e062      	b.n	800d192 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d0d0:	683b      	ldr	r3, [r7, #0]
 800d0d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d0d4:	683b      	ldr	r3, [r7, #0]
 800d0d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d0d8:	683b      	ldr	r3, [r7, #0]
 800d0da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d0dc:	f000 f97a 	bl	800d3d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	689b      	ldr	r3, [r3, #8]
 800d0e6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d0e8:	68bb      	ldr	r3, [r7, #8]
 800d0ea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d0ee:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	68ba      	ldr	r2, [r7, #8]
 800d0f6:	609a      	str	r2, [r3, #8]
      break;
 800d0f8:	e04f      	b.n	800d19a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d102:	683b      	ldr	r3, [r7, #0]
 800d104:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d10a:	f000 f963 	bl	800d3d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	689a      	ldr	r2, [r3, #8]
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d11c:	609a      	str	r2, [r3, #8]
      break;
 800d11e:	e03c      	b.n	800d19a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d124:	683b      	ldr	r3, [r7, #0]
 800d126:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d12c:	461a      	mov	r2, r3
 800d12e:	f000 f8d7 	bl	800d2e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	2150      	movs	r1, #80	; 0x50
 800d138:	4618      	mov	r0, r3
 800d13a:	f000 f930 	bl	800d39e <TIM_ITRx_SetConfig>
      break;
 800d13e:	e02c      	b.n	800d19a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d144:	683b      	ldr	r3, [r7, #0]
 800d146:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d14c:	461a      	mov	r2, r3
 800d14e:	f000 f8f6 	bl	800d33e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	2160      	movs	r1, #96	; 0x60
 800d158:	4618      	mov	r0, r3
 800d15a:	f000 f920 	bl	800d39e <TIM_ITRx_SetConfig>
      break;
 800d15e:	e01c      	b.n	800d19a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d164:	683b      	ldr	r3, [r7, #0]
 800d166:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d168:	683b      	ldr	r3, [r7, #0]
 800d16a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d16c:	461a      	mov	r2, r3
 800d16e:	f000 f8b7 	bl	800d2e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	2140      	movs	r1, #64	; 0x40
 800d178:	4618      	mov	r0, r3
 800d17a:	f000 f910 	bl	800d39e <TIM_ITRx_SetConfig>
      break;
 800d17e:	e00c      	b.n	800d19a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	681a      	ldr	r2, [r3, #0]
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	4619      	mov	r1, r3
 800d18a:	4610      	mov	r0, r2
 800d18c:	f000 f907 	bl	800d39e <TIM_ITRx_SetConfig>
      break;
 800d190:	e003      	b.n	800d19a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800d192:	2301      	movs	r3, #1
 800d194:	73fb      	strb	r3, [r7, #15]
      break;
 800d196:	e000      	b.n	800d19a <HAL_TIM_ConfigClockSource+0x178>
      break;
 800d198:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	2201      	movs	r2, #1
 800d19e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	2200      	movs	r2, #0
 800d1a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d1aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	3710      	adds	r7, #16
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	bd80      	pop	{r7, pc}

0800d1b4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d1b4:	b480      	push	{r7}
 800d1b6:	b083      	sub	sp, #12
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800d1bc:	bf00      	nop
 800d1be:	370c      	adds	r7, #12
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c6:	4770      	bx	lr

0800d1c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d1c8:	b480      	push	{r7}
 800d1ca:	b083      	sub	sp, #12
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d1d0:	bf00      	nop
 800d1d2:	370c      	adds	r7, #12
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1da:	4770      	bx	lr

0800d1dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d1dc:	b480      	push	{r7}
 800d1de:	b083      	sub	sp, #12
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d1e4:	bf00      	nop
 800d1e6:	370c      	adds	r7, #12
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ee:	4770      	bx	lr

0800d1f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d1f0:	b480      	push	{r7}
 800d1f2:	b083      	sub	sp, #12
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d1f8:	bf00      	nop
 800d1fa:	370c      	adds	r7, #12
 800d1fc:	46bd      	mov	sp, r7
 800d1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d202:	4770      	bx	lr

0800d204 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d204:	b480      	push	{r7}
 800d206:	b083      	sub	sp, #12
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d20c:	bf00      	nop
 800d20e:	370c      	adds	r7, #12
 800d210:	46bd      	mov	sp, r7
 800d212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d216:	4770      	bx	lr

0800d218 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d218:	b480      	push	{r7}
 800d21a:	b085      	sub	sp, #20
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
 800d220:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	4a2a      	ldr	r2, [pc, #168]	; (800d2d4 <TIM_Base_SetConfig+0xbc>)
 800d22c:	4293      	cmp	r3, r2
 800d22e:	d003      	beq.n	800d238 <TIM_Base_SetConfig+0x20>
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d236:	d108      	bne.n	800d24a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d23e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d240:	683b      	ldr	r3, [r7, #0]
 800d242:	685b      	ldr	r3, [r3, #4]
 800d244:	68fa      	ldr	r2, [r7, #12]
 800d246:	4313      	orrs	r3, r2
 800d248:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	4a21      	ldr	r2, [pc, #132]	; (800d2d4 <TIM_Base_SetConfig+0xbc>)
 800d24e:	4293      	cmp	r3, r2
 800d250:	d00b      	beq.n	800d26a <TIM_Base_SetConfig+0x52>
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d258:	d007      	beq.n	800d26a <TIM_Base_SetConfig+0x52>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	4a1e      	ldr	r2, [pc, #120]	; (800d2d8 <TIM_Base_SetConfig+0xc0>)
 800d25e:	4293      	cmp	r3, r2
 800d260:	d003      	beq.n	800d26a <TIM_Base_SetConfig+0x52>
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	4a1d      	ldr	r2, [pc, #116]	; (800d2dc <TIM_Base_SetConfig+0xc4>)
 800d266:	4293      	cmp	r3, r2
 800d268:	d108      	bne.n	800d27c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d270:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	68db      	ldr	r3, [r3, #12]
 800d276:	68fa      	ldr	r2, [r7, #12]
 800d278:	4313      	orrs	r3, r2
 800d27a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d282:	683b      	ldr	r3, [r7, #0]
 800d284:	695b      	ldr	r3, [r3, #20]
 800d286:	4313      	orrs	r3, r2
 800d288:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	68fa      	ldr	r2, [r7, #12]
 800d28e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	689a      	ldr	r2, [r3, #8]
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d298:	683b      	ldr	r3, [r7, #0]
 800d29a:	681a      	ldr	r2, [r3, #0]
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	4a0c      	ldr	r2, [pc, #48]	; (800d2d4 <TIM_Base_SetConfig+0xbc>)
 800d2a4:	4293      	cmp	r3, r2
 800d2a6:	d007      	beq.n	800d2b8 <TIM_Base_SetConfig+0xa0>
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	4a0b      	ldr	r2, [pc, #44]	; (800d2d8 <TIM_Base_SetConfig+0xc0>)
 800d2ac:	4293      	cmp	r3, r2
 800d2ae:	d003      	beq.n	800d2b8 <TIM_Base_SetConfig+0xa0>
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	4a0a      	ldr	r2, [pc, #40]	; (800d2dc <TIM_Base_SetConfig+0xc4>)
 800d2b4:	4293      	cmp	r3, r2
 800d2b6:	d103      	bne.n	800d2c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	691a      	ldr	r2, [r3, #16]
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	2201      	movs	r2, #1
 800d2c4:	615a      	str	r2, [r3, #20]
}
 800d2c6:	bf00      	nop
 800d2c8:	3714      	adds	r7, #20
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d0:	4770      	bx	lr
 800d2d2:	bf00      	nop
 800d2d4:	40012c00 	.word	0x40012c00
 800d2d8:	40014000 	.word	0x40014000
 800d2dc:	40014400 	.word	0x40014400

0800d2e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d2e0:	b480      	push	{r7}
 800d2e2:	b087      	sub	sp, #28
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	60f8      	str	r0, [r7, #12]
 800d2e8:	60b9      	str	r1, [r7, #8]
 800d2ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	6a1b      	ldr	r3, [r3, #32]
 800d2f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	6a1b      	ldr	r3, [r3, #32]
 800d2f6:	f023 0201 	bic.w	r2, r3, #1
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	699b      	ldr	r3, [r3, #24]
 800d302:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d304:	693b      	ldr	r3, [r7, #16]
 800d306:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d30a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	011b      	lsls	r3, r3, #4
 800d310:	693a      	ldr	r2, [r7, #16]
 800d312:	4313      	orrs	r3, r2
 800d314:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d316:	697b      	ldr	r3, [r7, #20]
 800d318:	f023 030a 	bic.w	r3, r3, #10
 800d31c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d31e:	697a      	ldr	r2, [r7, #20]
 800d320:	68bb      	ldr	r3, [r7, #8]
 800d322:	4313      	orrs	r3, r2
 800d324:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	693a      	ldr	r2, [r7, #16]
 800d32a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	697a      	ldr	r2, [r7, #20]
 800d330:	621a      	str	r2, [r3, #32]
}
 800d332:	bf00      	nop
 800d334:	371c      	adds	r7, #28
 800d336:	46bd      	mov	sp, r7
 800d338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33c:	4770      	bx	lr

0800d33e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d33e:	b480      	push	{r7}
 800d340:	b087      	sub	sp, #28
 800d342:	af00      	add	r7, sp, #0
 800d344:	60f8      	str	r0, [r7, #12]
 800d346:	60b9      	str	r1, [r7, #8]
 800d348:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	6a1b      	ldr	r3, [r3, #32]
 800d34e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	6a1b      	ldr	r3, [r3, #32]
 800d354:	f023 0210 	bic.w	r2, r3, #16
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	699b      	ldr	r3, [r3, #24]
 800d360:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d362:	693b      	ldr	r3, [r7, #16]
 800d364:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d368:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	031b      	lsls	r3, r3, #12
 800d36e:	693a      	ldr	r2, [r7, #16]
 800d370:	4313      	orrs	r3, r2
 800d372:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d374:	697b      	ldr	r3, [r7, #20]
 800d376:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d37a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d37c:	68bb      	ldr	r3, [r7, #8]
 800d37e:	011b      	lsls	r3, r3, #4
 800d380:	697a      	ldr	r2, [r7, #20]
 800d382:	4313      	orrs	r3, r2
 800d384:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	693a      	ldr	r2, [r7, #16]
 800d38a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	697a      	ldr	r2, [r7, #20]
 800d390:	621a      	str	r2, [r3, #32]
}
 800d392:	bf00      	nop
 800d394:	371c      	adds	r7, #28
 800d396:	46bd      	mov	sp, r7
 800d398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d39c:	4770      	bx	lr

0800d39e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d39e:	b480      	push	{r7}
 800d3a0:	b085      	sub	sp, #20
 800d3a2:	af00      	add	r7, sp, #0
 800d3a4:	6078      	str	r0, [r7, #4]
 800d3a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	689b      	ldr	r3, [r3, #8]
 800d3ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d3b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d3b6:	683a      	ldr	r2, [r7, #0]
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	4313      	orrs	r3, r2
 800d3bc:	f043 0307 	orr.w	r3, r3, #7
 800d3c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	68fa      	ldr	r2, [r7, #12]
 800d3c6:	609a      	str	r2, [r3, #8]
}
 800d3c8:	bf00      	nop
 800d3ca:	3714      	adds	r7, #20
 800d3cc:	46bd      	mov	sp, r7
 800d3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d2:	4770      	bx	lr

0800d3d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d3d4:	b480      	push	{r7}
 800d3d6:	b087      	sub	sp, #28
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	60f8      	str	r0, [r7, #12]
 800d3dc:	60b9      	str	r1, [r7, #8]
 800d3de:	607a      	str	r2, [r7, #4]
 800d3e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	689b      	ldr	r3, [r3, #8]
 800d3e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d3e8:	697b      	ldr	r3, [r7, #20]
 800d3ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d3ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d3f0:	683b      	ldr	r3, [r7, #0]
 800d3f2:	021a      	lsls	r2, r3, #8
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	431a      	orrs	r2, r3
 800d3f8:	68bb      	ldr	r3, [r7, #8]
 800d3fa:	4313      	orrs	r3, r2
 800d3fc:	697a      	ldr	r2, [r7, #20]
 800d3fe:	4313      	orrs	r3, r2
 800d400:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	697a      	ldr	r2, [r7, #20]
 800d406:	609a      	str	r2, [r3, #8]
}
 800d408:	bf00      	nop
 800d40a:	371c      	adds	r7, #28
 800d40c:	46bd      	mov	sp, r7
 800d40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d412:	4770      	bx	lr

0800d414 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d414:	b480      	push	{r7}
 800d416:	b085      	sub	sp, #20
 800d418:	af00      	add	r7, sp, #0
 800d41a:	6078      	str	r0, [r7, #4]
 800d41c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d424:	2b01      	cmp	r3, #1
 800d426:	d101      	bne.n	800d42c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d428:	2302      	movs	r3, #2
 800d42a:	e04f      	b.n	800d4cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	2201      	movs	r2, #1
 800d430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	2202      	movs	r2, #2
 800d438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	685b      	ldr	r3, [r3, #4]
 800d442:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	689b      	ldr	r3, [r3, #8]
 800d44a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	4a21      	ldr	r2, [pc, #132]	; (800d4d8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800d452:	4293      	cmp	r3, r2
 800d454:	d108      	bne.n	800d468 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d45c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d45e:	683b      	ldr	r3, [r7, #0]
 800d460:	685b      	ldr	r3, [r3, #4]
 800d462:	68fa      	ldr	r2, [r7, #12]
 800d464:	4313      	orrs	r3, r2
 800d466:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d46e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d470:	683b      	ldr	r3, [r7, #0]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	68fa      	ldr	r2, [r7, #12]
 800d476:	4313      	orrs	r3, r2
 800d478:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	68fa      	ldr	r2, [r7, #12]
 800d480:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	4a14      	ldr	r2, [pc, #80]	; (800d4d8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800d488:	4293      	cmp	r3, r2
 800d48a:	d009      	beq.n	800d4a0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d494:	d004      	beq.n	800d4a0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	4a10      	ldr	r2, [pc, #64]	; (800d4dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800d49c:	4293      	cmp	r3, r2
 800d49e:	d10c      	bne.n	800d4ba <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d4a0:	68bb      	ldr	r3, [r7, #8]
 800d4a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d4a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	689b      	ldr	r3, [r3, #8]
 800d4ac:	68ba      	ldr	r2, [r7, #8]
 800d4ae:	4313      	orrs	r3, r2
 800d4b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	68ba      	ldr	r2, [r7, #8]
 800d4b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	2201      	movs	r2, #1
 800d4be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d4ca:	2300      	movs	r3, #0
}
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	3714      	adds	r7, #20
 800d4d0:	46bd      	mov	sp, r7
 800d4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d6:	4770      	bx	lr
 800d4d8:	40012c00 	.word	0x40012c00
 800d4dc:	40014000 	.word	0x40014000

0800d4e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d4e0:	b480      	push	{r7}
 800d4e2:	b083      	sub	sp, #12
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d4e8:	bf00      	nop
 800d4ea:	370c      	adds	r7, #12
 800d4ec:	46bd      	mov	sp, r7
 800d4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f2:	4770      	bx	lr

0800d4f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d4f4:	b480      	push	{r7}
 800d4f6:	b083      	sub	sp, #12
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d4fc:	bf00      	nop
 800d4fe:	370c      	adds	r7, #12
 800d500:	46bd      	mov	sp, r7
 800d502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d506:	4770      	bx	lr

0800d508 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d508:	b480      	push	{r7}
 800d50a:	b083      	sub	sp, #12
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d510:	bf00      	nop
 800d512:	370c      	adds	r7, #12
 800d514:	46bd      	mov	sp, r7
 800d516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51a:	4770      	bx	lr

0800d51c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	b082      	sub	sp, #8
 800d520:	af00      	add	r7, sp, #0
 800d522:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d101      	bne.n	800d52e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d52a:	2301      	movs	r3, #1
 800d52c:	e040      	b.n	800d5b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d532:	2b00      	cmp	r3, #0
 800d534:	d106      	bne.n	800d544 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	2200      	movs	r2, #0
 800d53a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d53e:	6878      	ldr	r0, [r7, #4]
 800d540:	f7f8 fcb8 	bl	8005eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	2224      	movs	r2, #36	; 0x24
 800d548:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	681a      	ldr	r2, [r3, #0]
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	f022 0201 	bic.w	r2, r2, #1
 800d558:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d002      	beq.n	800d568 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800d562:	6878      	ldr	r0, [r7, #4]
 800d564:	f000 feb0 	bl	800e2c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d568:	6878      	ldr	r0, [r7, #4]
 800d56a:	f000 fc81 	bl	800de70 <UART_SetConfig>
 800d56e:	4603      	mov	r3, r0
 800d570:	2b01      	cmp	r3, #1
 800d572:	d101      	bne.n	800d578 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800d574:	2301      	movs	r3, #1
 800d576:	e01b      	b.n	800d5b0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	685a      	ldr	r2, [r3, #4]
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d586:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	689a      	ldr	r2, [r3, #8]
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d596:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	681a      	ldr	r2, [r3, #0]
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	f042 0201 	orr.w	r2, r2, #1
 800d5a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d5a8:	6878      	ldr	r0, [r7, #4]
 800d5aa:	f000 ff2f 	bl	800e40c <UART_CheckIdleState>
 800d5ae:	4603      	mov	r3, r0
}
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	3708      	adds	r7, #8
 800d5b4:	46bd      	mov	sp, r7
 800d5b6:	bd80      	pop	{r7, pc}

0800d5b8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b08a      	sub	sp, #40	; 0x28
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	60f8      	str	r0, [r7, #12]
 800d5c0:	60b9      	str	r1, [r7, #8]
 800d5c2:	4613      	mov	r3, r2
 800d5c4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d5cc:	2b20      	cmp	r3, #32
 800d5ce:	d137      	bne.n	800d640 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d5d0:	68bb      	ldr	r3, [r7, #8]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d002      	beq.n	800d5dc <HAL_UART_Receive_DMA+0x24>
 800d5d6:	88fb      	ldrh	r3, [r7, #6]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d101      	bne.n	800d5e0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800d5dc:	2301      	movs	r3, #1
 800d5de:	e030      	b.n	800d642 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	4a18      	ldr	r2, [pc, #96]	; (800d64c <HAL_UART_Receive_DMA+0x94>)
 800d5ec:	4293      	cmp	r3, r2
 800d5ee:	d01f      	beq.n	800d630 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	685b      	ldr	r3, [r3, #4]
 800d5f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d018      	beq.n	800d630 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d604:	697b      	ldr	r3, [r7, #20]
 800d606:	e853 3f00 	ldrex	r3, [r3]
 800d60a:	613b      	str	r3, [r7, #16]
   return(result);
 800d60c:	693b      	ldr	r3, [r7, #16]
 800d60e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d612:	627b      	str	r3, [r7, #36]	; 0x24
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	461a      	mov	r2, r3
 800d61a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d61c:	623b      	str	r3, [r7, #32]
 800d61e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d620:	69f9      	ldr	r1, [r7, #28]
 800d622:	6a3a      	ldr	r2, [r7, #32]
 800d624:	e841 2300 	strex	r3, r2, [r1]
 800d628:	61bb      	str	r3, [r7, #24]
   return(result);
 800d62a:	69bb      	ldr	r3, [r7, #24]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d1e6      	bne.n	800d5fe <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d630:	88fb      	ldrh	r3, [r7, #6]
 800d632:	461a      	mov	r2, r3
 800d634:	68b9      	ldr	r1, [r7, #8]
 800d636:	68f8      	ldr	r0, [r7, #12]
 800d638:	f000 fff8 	bl	800e62c <UART_Start_Receive_DMA>
 800d63c:	4603      	mov	r3, r0
 800d63e:	e000      	b.n	800d642 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d640:	2302      	movs	r3, #2
  }
}
 800d642:	4618      	mov	r0, r3
 800d644:	3728      	adds	r7, #40	; 0x28
 800d646:	46bd      	mov	sp, r7
 800d648:	bd80      	pop	{r7, pc}
 800d64a:	bf00      	nop
 800d64c:	40008000 	.word	0x40008000

0800d650 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800d650:	b580      	push	{r7, lr}
 800d652:	b0a0      	sub	sp, #128	; 0x80
 800d654:	af00      	add	r7, sp, #0
 800d656:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
#else
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d65e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d660:	e853 3f00 	ldrex	r3, [r3]
 800d664:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800d666:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d668:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 800d66c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	461a      	mov	r2, r3
 800d674:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d676:	66bb      	str	r3, [r7, #104]	; 0x68
 800d678:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d67a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d67c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800d67e:	e841 2300 	strex	r3, r2, [r1]
 800d682:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800d684:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d686:	2b00      	cmp	r3, #0
 800d688:	d1e6      	bne.n	800d658 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	3308      	adds	r3, #8
 800d690:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d692:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d694:	e853 3f00 	ldrex	r3, [r3]
 800d698:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800d69a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d69c:	f023 0301 	bic.w	r3, r3, #1
 800d6a0:	67bb      	str	r3, [r7, #120]	; 0x78
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	3308      	adds	r3, #8
 800d6a8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d6aa:	657a      	str	r2, [r7, #84]	; 0x54
 800d6ac:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6ae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d6b0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d6b2:	e841 2300 	strex	r3, r2, [r1]
 800d6b6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800d6b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d1e5      	bne.n	800d68a <HAL_UART_Abort+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d6c2:	2b01      	cmp	r3, #1
 800d6c4:	d118      	bne.n	800d6f8 <HAL_UART_Abort+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d6ce:	e853 3f00 	ldrex	r3, [r3]
 800d6d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d6d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6d6:	f023 0310 	bic.w	r3, r3, #16
 800d6da:	677b      	str	r3, [r7, #116]	; 0x74
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	461a      	mov	r2, r3
 800d6e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d6e4:	643b      	str	r3, [r7, #64]	; 0x40
 800d6e6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6e8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d6ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d6ec:	e841 2300 	strex	r3, r2, [r1]
 800d6f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d6f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d1e6      	bne.n	800d6c6 <HAL_UART_Abort+0x76>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	689b      	ldr	r3, [r3, #8]
 800d6fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d702:	2b80      	cmp	r3, #128	; 0x80
 800d704:	d137      	bne.n	800d776 <HAL_UART_Abort+0x126>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	3308      	adds	r3, #8
 800d70c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d70e:	6a3b      	ldr	r3, [r7, #32]
 800d710:	e853 3f00 	ldrex	r3, [r3]
 800d714:	61fb      	str	r3, [r7, #28]
   return(result);
 800d716:	69fb      	ldr	r3, [r7, #28]
 800d718:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d71c:	673b      	str	r3, [r7, #112]	; 0x70
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	3308      	adds	r3, #8
 800d724:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800d726:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d728:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d72a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d72c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d72e:	e841 2300 	strex	r3, r2, [r1]
 800d732:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d736:	2b00      	cmp	r3, #0
 800d738:	d1e5      	bne.n	800d706 <HAL_UART_Abort+0xb6>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d019      	beq.n	800d776 <HAL_UART_Abort+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d746:	2200      	movs	r2, #0
 800d748:	639a      	str	r2, [r3, #56]	; 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d74e:	4618      	mov	r0, r3
 800d750:	f7fa fa7a 	bl	8007c48 <HAL_DMA_Abort>
 800d754:	4603      	mov	r3, r0
 800d756:	2b00      	cmp	r3, #0
 800d758:	d00d      	beq.n	800d776 <HAL_UART_Abort+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d75e:	4618      	mov	r0, r3
 800d760:	f7fa fba0 	bl	8007ea4 <HAL_DMA_GetError>
 800d764:	4603      	mov	r3, r0
 800d766:	2b20      	cmp	r3, #32
 800d768:	d105      	bne.n	800d776 <HAL_UART_Abort+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	2210      	movs	r2, #16
 800d76e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800d772:	2303      	movs	r3, #3
 800d774:	e063      	b.n	800d83e <HAL_UART_Abort+0x1ee>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	689b      	ldr	r3, [r3, #8]
 800d77c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d780:	2b40      	cmp	r3, #64	; 0x40
 800d782:	d137      	bne.n	800d7f4 <HAL_UART_Abort+0x1a4>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	3308      	adds	r3, #8
 800d78a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	e853 3f00 	ldrex	r3, [r3]
 800d792:	60bb      	str	r3, [r7, #8]
   return(result);
 800d794:	68bb      	ldr	r3, [r7, #8]
 800d796:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d79a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	3308      	adds	r3, #8
 800d7a2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800d7a4:	61ba      	str	r2, [r7, #24]
 800d7a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7a8:	6979      	ldr	r1, [r7, #20]
 800d7aa:	69ba      	ldr	r2, [r7, #24]
 800d7ac:	e841 2300 	strex	r3, r2, [r1]
 800d7b0:	613b      	str	r3, [r7, #16]
   return(result);
 800d7b2:	693b      	ldr	r3, [r7, #16]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d1e5      	bne.n	800d784 <HAL_UART_Abort+0x134>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d019      	beq.n	800d7f4 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	639a      	str	r2, [r3, #56]	; 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	f7fa fa3b 	bl	8007c48 <HAL_DMA_Abort>
 800d7d2:	4603      	mov	r3, r0
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d00d      	beq.n	800d7f4 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d7dc:	4618      	mov	r0, r3
 800d7de:	f7fa fb61 	bl	8007ea4 <HAL_DMA_GetError>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	2b20      	cmp	r3, #32
 800d7e6:	d105      	bne.n	800d7f4 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2210      	movs	r2, #16
 800d7ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800d7f0:	2303      	movs	r3, #3
 800d7f2:	e024      	b.n	800d83e <HAL_UART_Abort+0x1ee>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	2200      	movs	r2, #0
 800d7f8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  huart->RxXferCount = 0U;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	2200      	movs	r2, #0
 800d800:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	220f      	movs	r2, #15
 800d80a:	621a      	str	r2, [r3, #32]
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	8b1b      	ldrh	r3, [r3, #24]
 800d812:	b29a      	uxth	r2, r3
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	f042 0208 	orr.w	r2, r2, #8
 800d81c:	b292      	uxth	r2, r2
 800d81e:	831a      	strh	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	2220      	movs	r2, #32
 800d824:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	2220      	movs	r2, #32
 800d82a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	2200      	movs	r2, #0
 800d832:	661a      	str	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	2200      	movs	r2, #0
 800d838:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800d83c:	2300      	movs	r3, #0
}
 800d83e:	4618      	mov	r0, r3
 800d840:	3780      	adds	r7, #128	; 0x80
 800d842:	46bd      	mov	sp, r7
 800d844:	bd80      	pop	{r7, pc}
	...

0800d848 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d848:	b580      	push	{r7, lr}
 800d84a:	b0ba      	sub	sp, #232	; 0xe8
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	69db      	ldr	r3, [r3, #28]
 800d856:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	689b      	ldr	r3, [r3, #8]
 800d86a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d86e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800d872:	f640 030f 	movw	r3, #2063	; 0x80f
 800d876:	4013      	ands	r3, r2
 800d878:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800d87c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d880:	2b00      	cmp	r3, #0
 800d882:	d115      	bne.n	800d8b0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800d884:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d888:	f003 0320 	and.w	r3, r3, #32
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d00f      	beq.n	800d8b0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800d890:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d894:	f003 0320 	and.w	r3, r3, #32
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d009      	beq.n	800d8b0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	f000 82ae 	beq.w	800de02 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d8aa:	6878      	ldr	r0, [r7, #4]
 800d8ac:	4798      	blx	r3
      }
      return;
 800d8ae:	e2a8      	b.n	800de02 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800d8b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	f000 8117 	beq.w	800dae8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800d8ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d8be:	f003 0301 	and.w	r3, r3, #1
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d106      	bne.n	800d8d4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800d8c6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800d8ca:	4b85      	ldr	r3, [pc, #532]	; (800dae0 <HAL_UART_IRQHandler+0x298>)
 800d8cc:	4013      	ands	r3, r2
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	f000 810a 	beq.w	800dae8 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d8d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d8d8:	f003 0301 	and.w	r3, r3, #1
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d011      	beq.n	800d904 <HAL_UART_IRQHandler+0xbc>
 800d8e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d8e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d00b      	beq.n	800d904 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	2201      	movs	r2, #1
 800d8f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d8fa:	f043 0201 	orr.w	r2, r3, #1
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d904:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d908:	f003 0302 	and.w	r3, r3, #2
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d011      	beq.n	800d934 <HAL_UART_IRQHandler+0xec>
 800d910:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d914:	f003 0301 	and.w	r3, r3, #1
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d00b      	beq.n	800d934 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	2202      	movs	r2, #2
 800d922:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d92a:	f043 0204 	orr.w	r2, r3, #4
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d938:	f003 0304 	and.w	r3, r3, #4
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d011      	beq.n	800d964 <HAL_UART_IRQHandler+0x11c>
 800d940:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d944:	f003 0301 	and.w	r3, r3, #1
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d00b      	beq.n	800d964 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	2204      	movs	r2, #4
 800d952:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d95a:	f043 0202 	orr.w	r2, r3, #2
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d964:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d968:	f003 0308 	and.w	r3, r3, #8
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d017      	beq.n	800d9a0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800d970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d974:	f003 0320 	and.w	r3, r3, #32
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d105      	bne.n	800d988 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800d97c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d980:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800d984:	2b00      	cmp	r3, #0
 800d986:	d00b      	beq.n	800d9a0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	2208      	movs	r2, #8
 800d98e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d996:	f043 0208 	orr.w	r2, r3, #8
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d9a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d9a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d012      	beq.n	800d9d2 <HAL_UART_IRQHandler+0x18a>
 800d9ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d9b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d00c      	beq.n	800d9d2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d9c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d9c8:	f043 0220 	orr.w	r2, r3, #32
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	f000 8214 	beq.w	800de06 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800d9de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d9e2:	f003 0320 	and.w	r3, r3, #32
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d00d      	beq.n	800da06 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800d9ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d9ee:	f003 0320 	and.w	r3, r3, #32
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d007      	beq.n	800da06 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d003      	beq.n	800da06 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800da02:	6878      	ldr	r0, [r7, #4]
 800da04:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800da0c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	689b      	ldr	r3, [r3, #8]
 800da16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da1a:	2b40      	cmp	r3, #64	; 0x40
 800da1c:	d005      	beq.n	800da2a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800da1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800da22:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800da26:	2b00      	cmp	r3, #0
 800da28:	d04f      	beq.n	800daca <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800da2a:	6878      	ldr	r0, [r7, #4]
 800da2c:	f000 fec4 	bl	800e7b8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	689b      	ldr	r3, [r3, #8]
 800da36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da3a:	2b40      	cmp	r3, #64	; 0x40
 800da3c:	d141      	bne.n	800dac2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	3308      	adds	r3, #8
 800da44:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da48:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800da4c:	e853 3f00 	ldrex	r3, [r3]
 800da50:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800da54:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800da58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800da5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	3308      	adds	r3, #8
 800da66:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800da6a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800da6e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da72:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800da76:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800da7a:	e841 2300 	strex	r3, r2, [r1]
 800da7e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800da82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800da86:	2b00      	cmp	r3, #0
 800da88:	d1d9      	bne.n	800da3e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d013      	beq.n	800daba <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800da96:	4a13      	ldr	r2, [pc, #76]	; (800dae4 <HAL_UART_IRQHandler+0x29c>)
 800da98:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800da9e:	4618      	mov	r0, r3
 800daa0:	f7fa f910 	bl	8007cc4 <HAL_DMA_Abort_IT>
 800daa4:	4603      	mov	r3, r0
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d017      	beq.n	800dada <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800daae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dab0:	687a      	ldr	r2, [r7, #4]
 800dab2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800dab4:	4610      	mov	r0, r2
 800dab6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dab8:	e00f      	b.n	800dada <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	f000 f9c2 	bl	800de44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dac0:	e00b      	b.n	800dada <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f000 f9be 	bl	800de44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dac8:	e007      	b.n	800dada <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800daca:	6878      	ldr	r0, [r7, #4]
 800dacc:	f000 f9ba 	bl	800de44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	2200      	movs	r2, #0
 800dad4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800dad8:	e195      	b.n	800de06 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dada:	bf00      	nop
    return;
 800dadc:	e193      	b.n	800de06 <HAL_UART_IRQHandler+0x5be>
 800dade:	bf00      	nop
 800dae0:	04000120 	.word	0x04000120
 800dae4:	0800ea69 	.word	0x0800ea69

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800daec:	2b01      	cmp	r3, #1
 800daee:	f040 814e 	bne.w	800dd8e <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800daf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800daf6:	f003 0310 	and.w	r3, r3, #16
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	f000 8147 	beq.w	800dd8e <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800db00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800db04:	f003 0310 	and.w	r3, r3, #16
 800db08:	2b00      	cmp	r3, #0
 800db0a:	f000 8140 	beq.w	800dd8e <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	2210      	movs	r2, #16
 800db14:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	689b      	ldr	r3, [r3, #8]
 800db1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db20:	2b40      	cmp	r3, #64	; 0x40
 800db22:	f040 80b8 	bne.w	800dc96 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	685b      	ldr	r3, [r3, #4]
 800db2e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800db32:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800db36:	2b00      	cmp	r3, #0
 800db38:	f000 8167 	beq.w	800de0a <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800db42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800db46:	429a      	cmp	r2, r3
 800db48:	f080 815f 	bcs.w	800de0a <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800db52:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	f003 0320 	and.w	r3, r3, #32
 800db62:	2b00      	cmp	r3, #0
 800db64:	f040 8086 	bne.w	800dc74 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db70:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800db74:	e853 3f00 	ldrex	r3, [r3]
 800db78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800db7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800db80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800db84:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	461a      	mov	r2, r3
 800db8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800db92:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800db96:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db9a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800db9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800dba2:	e841 2300 	strex	r3, r2, [r1]
 800dba6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800dbaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d1da      	bne.n	800db68 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	3308      	adds	r3, #8
 800dbb8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dbbc:	e853 3f00 	ldrex	r3, [r3]
 800dbc0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800dbc2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800dbc4:	f023 0301 	bic.w	r3, r3, #1
 800dbc8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	3308      	adds	r3, #8
 800dbd2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800dbd6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800dbda:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbdc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800dbde:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800dbe2:	e841 2300 	strex	r3, r2, [r1]
 800dbe6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800dbe8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d1e1      	bne.n	800dbb2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	3308      	adds	r3, #8
 800dbf4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbf6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dbf8:	e853 3f00 	ldrex	r3, [r3]
 800dbfc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800dbfe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dc00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dc04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	3308      	adds	r3, #8
 800dc0e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800dc12:	66fa      	str	r2, [r7, #108]	; 0x6c
 800dc14:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc16:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800dc18:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800dc1a:	e841 2300 	strex	r3, r2, [r1]
 800dc1e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800dc20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d1e3      	bne.n	800dbee <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	2220      	movs	r2, #32
 800dc2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	2200      	movs	r2, #0
 800dc32:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc3c:	e853 3f00 	ldrex	r3, [r3]
 800dc40:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800dc42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc44:	f023 0310 	bic.w	r3, r3, #16
 800dc48:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	461a      	mov	r2, r3
 800dc52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800dc56:	65bb      	str	r3, [r7, #88]	; 0x58
 800dc58:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc5a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dc5c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800dc5e:	e841 2300 	strex	r3, r2, [r1]
 800dc62:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800dc64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d1e4      	bne.n	800dc34 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dc6e:	4618      	mov	r0, r3
 800dc70:	f7f9 ffea 	bl	8007c48 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	2202      	movs	r2, #2
 800dc78:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800dc86:	b29b      	uxth	r3, r3
 800dc88:	1ad3      	subs	r3, r2, r3
 800dc8a:	b29b      	uxth	r3, r3
 800dc8c:	4619      	mov	r1, r3
 800dc8e:	6878      	ldr	r0, [r7, #4]
 800dc90:	f000 f8e2 	bl	800de58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dc94:	e0b9      	b.n	800de0a <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800dca2:	b29b      	uxth	r3, r3
 800dca4:	1ad3      	subs	r3, r2, r3
 800dca6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800dcb0:	b29b      	uxth	r3, r3
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	f000 80ab 	beq.w	800de0e <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 800dcb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	f000 80a6 	beq.w	800de0e <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcca:	e853 3f00 	ldrex	r3, [r3]
 800dcce:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800dcd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dcd2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800dcd6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	461a      	mov	r2, r3
 800dce0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800dce4:	647b      	str	r3, [r7, #68]	; 0x44
 800dce6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dce8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800dcea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dcec:	e841 2300 	strex	r3, r2, [r1]
 800dcf0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800dcf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d1e4      	bne.n	800dcc2 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	3308      	adds	r3, #8
 800dcfe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd02:	e853 3f00 	ldrex	r3, [r3]
 800dd06:	623b      	str	r3, [r7, #32]
   return(result);
 800dd08:	6a3b      	ldr	r3, [r7, #32]
 800dd0a:	f023 0301 	bic.w	r3, r3, #1
 800dd0e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	3308      	adds	r3, #8
 800dd18:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800dd1c:	633a      	str	r2, [r7, #48]	; 0x30
 800dd1e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd20:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dd22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dd24:	e841 2300 	strex	r3, r2, [r1]
 800dd28:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800dd2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d1e3      	bne.n	800dcf8 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	2220      	movs	r2, #32
 800dd34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	2200      	movs	r2, #0
 800dd3c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	2200      	movs	r2, #0
 800dd42:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd4a:	693b      	ldr	r3, [r7, #16]
 800dd4c:	e853 3f00 	ldrex	r3, [r3]
 800dd50:	60fb      	str	r3, [r7, #12]
   return(result);
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	f023 0310 	bic.w	r3, r3, #16
 800dd58:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	461a      	mov	r2, r3
 800dd62:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800dd66:	61fb      	str	r3, [r7, #28]
 800dd68:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd6a:	69b9      	ldr	r1, [r7, #24]
 800dd6c:	69fa      	ldr	r2, [r7, #28]
 800dd6e:	e841 2300 	strex	r3, r2, [r1]
 800dd72:	617b      	str	r3, [r7, #20]
   return(result);
 800dd74:	697b      	ldr	r3, [r7, #20]
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d1e4      	bne.n	800dd44 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	2202      	movs	r2, #2
 800dd7e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dd80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800dd84:	4619      	mov	r1, r3
 800dd86:	6878      	ldr	r0, [r7, #4]
 800dd88:	f000 f866 	bl	800de58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dd8c:	e03f      	b.n	800de0e <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800dd8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dd92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d00e      	beq.n	800ddb8 <HAL_UART_IRQHandler+0x570>
 800dd9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dd9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d008      	beq.n	800ddb8 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800ddae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ddb0:	6878      	ldr	r0, [r7, #4]
 800ddb2:	f000 fe99 	bl	800eae8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ddb6:	e02d      	b.n	800de14 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800ddb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ddbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d00e      	beq.n	800dde2 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800ddc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ddc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d008      	beq.n	800dde2 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d01c      	beq.n	800de12 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dddc:	6878      	ldr	r0, [r7, #4]
 800ddde:	4798      	blx	r3
    }
    return;
 800dde0:	e017      	b.n	800de12 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800dde2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dde6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d012      	beq.n	800de14 <HAL_UART_IRQHandler+0x5cc>
 800ddee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ddf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d00c      	beq.n	800de14 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800ddfa:	6878      	ldr	r0, [r7, #4]
 800ddfc:	f000 fe4a 	bl	800ea94 <UART_EndTransmit_IT>
    return;
 800de00:	e008      	b.n	800de14 <HAL_UART_IRQHandler+0x5cc>
      return;
 800de02:	bf00      	nop
 800de04:	e006      	b.n	800de14 <HAL_UART_IRQHandler+0x5cc>
    return;
 800de06:	bf00      	nop
 800de08:	e004      	b.n	800de14 <HAL_UART_IRQHandler+0x5cc>
      return;
 800de0a:	bf00      	nop
 800de0c:	e002      	b.n	800de14 <HAL_UART_IRQHandler+0x5cc>
      return;
 800de0e:	bf00      	nop
 800de10:	e000      	b.n	800de14 <HAL_UART_IRQHandler+0x5cc>
    return;
 800de12:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800de14:	37e8      	adds	r7, #232	; 0xe8
 800de16:	46bd      	mov	sp, r7
 800de18:	bd80      	pop	{r7, pc}
 800de1a:	bf00      	nop

0800de1c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800de1c:	b480      	push	{r7}
 800de1e:	b083      	sub	sp, #12
 800de20:	af00      	add	r7, sp, #0
 800de22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800de24:	bf00      	nop
 800de26:	370c      	adds	r7, #12
 800de28:	46bd      	mov	sp, r7
 800de2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de2e:	4770      	bx	lr

0800de30 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800de30:	b480      	push	{r7}
 800de32:	b083      	sub	sp, #12
 800de34:	af00      	add	r7, sp, #0
 800de36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800de38:	bf00      	nop
 800de3a:	370c      	adds	r7, #12
 800de3c:	46bd      	mov	sp, r7
 800de3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de42:	4770      	bx	lr

0800de44 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800de44:	b480      	push	{r7}
 800de46:	b083      	sub	sp, #12
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800de4c:	bf00      	nop
 800de4e:	370c      	adds	r7, #12
 800de50:	46bd      	mov	sp, r7
 800de52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de56:	4770      	bx	lr

0800de58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800de58:	b480      	push	{r7}
 800de5a:	b083      	sub	sp, #12
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	6078      	str	r0, [r7, #4]
 800de60:	460b      	mov	r3, r1
 800de62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800de64:	bf00      	nop
 800de66:	370c      	adds	r7, #12
 800de68:	46bd      	mov	sp, r7
 800de6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6e:	4770      	bx	lr

0800de70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800de70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800de74:	b08a      	sub	sp, #40	; 0x28
 800de76:	af00      	add	r7, sp, #0
 800de78:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800de7a:	2300      	movs	r3, #0
 800de7c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	689a      	ldr	r2, [r3, #8]
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	691b      	ldr	r3, [r3, #16]
 800de88:	431a      	orrs	r2, r3
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	695b      	ldr	r3, [r3, #20]
 800de8e:	431a      	orrs	r2, r3
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	69db      	ldr	r3, [r3, #28]
 800de94:	4313      	orrs	r3, r2
 800de96:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	681a      	ldr	r2, [r3, #0]
 800de9e:	4bb4      	ldr	r3, [pc, #720]	; (800e170 <UART_SetConfig+0x300>)
 800dea0:	4013      	ands	r3, r2
 800dea2:	68fa      	ldr	r2, [r7, #12]
 800dea4:	6812      	ldr	r2, [r2, #0]
 800dea6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800dea8:	430b      	orrs	r3, r1
 800deaa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	685b      	ldr	r3, [r3, #4]
 800deb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	68da      	ldr	r2, [r3, #12]
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	430a      	orrs	r2, r1
 800dec0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	699b      	ldr	r3, [r3, #24]
 800dec6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	4aa9      	ldr	r2, [pc, #676]	; (800e174 <UART_SetConfig+0x304>)
 800dece:	4293      	cmp	r3, r2
 800ded0:	d004      	beq.n	800dedc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	6a1b      	ldr	r3, [r3, #32]
 800ded6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ded8:	4313      	orrs	r3, r2
 800deda:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	689b      	ldr	r3, [r3, #8]
 800dee2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800deec:	430a      	orrs	r2, r1
 800deee:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	4aa0      	ldr	r2, [pc, #640]	; (800e178 <UART_SetConfig+0x308>)
 800def6:	4293      	cmp	r3, r2
 800def8:	d126      	bne.n	800df48 <UART_SetConfig+0xd8>
 800defa:	4ba0      	ldr	r3, [pc, #640]	; (800e17c <UART_SetConfig+0x30c>)
 800defc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df00:	f003 0303 	and.w	r3, r3, #3
 800df04:	2b03      	cmp	r3, #3
 800df06:	d81b      	bhi.n	800df40 <UART_SetConfig+0xd0>
 800df08:	a201      	add	r2, pc, #4	; (adr r2, 800df10 <UART_SetConfig+0xa0>)
 800df0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df0e:	bf00      	nop
 800df10:	0800df21 	.word	0x0800df21
 800df14:	0800df31 	.word	0x0800df31
 800df18:	0800df29 	.word	0x0800df29
 800df1c:	0800df39 	.word	0x0800df39
 800df20:	2301      	movs	r3, #1
 800df22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df26:	e080      	b.n	800e02a <UART_SetConfig+0x1ba>
 800df28:	2302      	movs	r3, #2
 800df2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df2e:	e07c      	b.n	800e02a <UART_SetConfig+0x1ba>
 800df30:	2304      	movs	r3, #4
 800df32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df36:	e078      	b.n	800e02a <UART_SetConfig+0x1ba>
 800df38:	2308      	movs	r3, #8
 800df3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df3e:	e074      	b.n	800e02a <UART_SetConfig+0x1ba>
 800df40:	2310      	movs	r3, #16
 800df42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800df46:	e070      	b.n	800e02a <UART_SetConfig+0x1ba>
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	4a8c      	ldr	r2, [pc, #560]	; (800e180 <UART_SetConfig+0x310>)
 800df4e:	4293      	cmp	r3, r2
 800df50:	d138      	bne.n	800dfc4 <UART_SetConfig+0x154>
 800df52:	4b8a      	ldr	r3, [pc, #552]	; (800e17c <UART_SetConfig+0x30c>)
 800df54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df58:	f003 030c 	and.w	r3, r3, #12
 800df5c:	2b0c      	cmp	r3, #12
 800df5e:	d82d      	bhi.n	800dfbc <UART_SetConfig+0x14c>
 800df60:	a201      	add	r2, pc, #4	; (adr r2, 800df68 <UART_SetConfig+0xf8>)
 800df62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df66:	bf00      	nop
 800df68:	0800df9d 	.word	0x0800df9d
 800df6c:	0800dfbd 	.word	0x0800dfbd
 800df70:	0800dfbd 	.word	0x0800dfbd
 800df74:	0800dfbd 	.word	0x0800dfbd
 800df78:	0800dfad 	.word	0x0800dfad
 800df7c:	0800dfbd 	.word	0x0800dfbd
 800df80:	0800dfbd 	.word	0x0800dfbd
 800df84:	0800dfbd 	.word	0x0800dfbd
 800df88:	0800dfa5 	.word	0x0800dfa5
 800df8c:	0800dfbd 	.word	0x0800dfbd
 800df90:	0800dfbd 	.word	0x0800dfbd
 800df94:	0800dfbd 	.word	0x0800dfbd
 800df98:	0800dfb5 	.word	0x0800dfb5
 800df9c:	2300      	movs	r3, #0
 800df9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dfa2:	e042      	b.n	800e02a <UART_SetConfig+0x1ba>
 800dfa4:	2302      	movs	r3, #2
 800dfa6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dfaa:	e03e      	b.n	800e02a <UART_SetConfig+0x1ba>
 800dfac:	2304      	movs	r3, #4
 800dfae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dfb2:	e03a      	b.n	800e02a <UART_SetConfig+0x1ba>
 800dfb4:	2308      	movs	r3, #8
 800dfb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dfba:	e036      	b.n	800e02a <UART_SetConfig+0x1ba>
 800dfbc:	2310      	movs	r3, #16
 800dfbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800dfc2:	e032      	b.n	800e02a <UART_SetConfig+0x1ba>
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	4a6a      	ldr	r2, [pc, #424]	; (800e174 <UART_SetConfig+0x304>)
 800dfca:	4293      	cmp	r3, r2
 800dfcc:	d12a      	bne.n	800e024 <UART_SetConfig+0x1b4>
 800dfce:	4b6b      	ldr	r3, [pc, #428]	; (800e17c <UART_SetConfig+0x30c>)
 800dfd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dfd4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800dfd8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800dfdc:	d01a      	beq.n	800e014 <UART_SetConfig+0x1a4>
 800dfde:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800dfe2:	d81b      	bhi.n	800e01c <UART_SetConfig+0x1ac>
 800dfe4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dfe8:	d00c      	beq.n	800e004 <UART_SetConfig+0x194>
 800dfea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dfee:	d815      	bhi.n	800e01c <UART_SetConfig+0x1ac>
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d003      	beq.n	800dffc <UART_SetConfig+0x18c>
 800dff4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dff8:	d008      	beq.n	800e00c <UART_SetConfig+0x19c>
 800dffa:	e00f      	b.n	800e01c <UART_SetConfig+0x1ac>
 800dffc:	2300      	movs	r3, #0
 800dffe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e002:	e012      	b.n	800e02a <UART_SetConfig+0x1ba>
 800e004:	2302      	movs	r3, #2
 800e006:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e00a:	e00e      	b.n	800e02a <UART_SetConfig+0x1ba>
 800e00c:	2304      	movs	r3, #4
 800e00e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e012:	e00a      	b.n	800e02a <UART_SetConfig+0x1ba>
 800e014:	2308      	movs	r3, #8
 800e016:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e01a:	e006      	b.n	800e02a <UART_SetConfig+0x1ba>
 800e01c:	2310      	movs	r3, #16
 800e01e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e022:	e002      	b.n	800e02a <UART_SetConfig+0x1ba>
 800e024:	2310      	movs	r3, #16
 800e026:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	4a51      	ldr	r2, [pc, #324]	; (800e174 <UART_SetConfig+0x304>)
 800e030:	4293      	cmp	r3, r2
 800e032:	d17a      	bne.n	800e12a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e034:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e038:	2b08      	cmp	r3, #8
 800e03a:	d824      	bhi.n	800e086 <UART_SetConfig+0x216>
 800e03c:	a201      	add	r2, pc, #4	; (adr r2, 800e044 <UART_SetConfig+0x1d4>)
 800e03e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e042:	bf00      	nop
 800e044:	0800e069 	.word	0x0800e069
 800e048:	0800e087 	.word	0x0800e087
 800e04c:	0800e071 	.word	0x0800e071
 800e050:	0800e087 	.word	0x0800e087
 800e054:	0800e077 	.word	0x0800e077
 800e058:	0800e087 	.word	0x0800e087
 800e05c:	0800e087 	.word	0x0800e087
 800e060:	0800e087 	.word	0x0800e087
 800e064:	0800e07f 	.word	0x0800e07f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e068:	f7fd f974 	bl	800b354 <HAL_RCC_GetPCLK1Freq>
 800e06c:	61f8      	str	r0, [r7, #28]
        break;
 800e06e:	e010      	b.n	800e092 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e070:	4b44      	ldr	r3, [pc, #272]	; (800e184 <UART_SetConfig+0x314>)
 800e072:	61fb      	str	r3, [r7, #28]
        break;
 800e074:	e00d      	b.n	800e092 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e076:	f7fd f8d5 	bl	800b224 <HAL_RCC_GetSysClockFreq>
 800e07a:	61f8      	str	r0, [r7, #28]
        break;
 800e07c:	e009      	b.n	800e092 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e07e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e082:	61fb      	str	r3, [r7, #28]
        break;
 800e084:	e005      	b.n	800e092 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800e086:	2300      	movs	r3, #0
 800e088:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e08a:	2301      	movs	r3, #1
 800e08c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e090:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e092:	69fb      	ldr	r3, [r7, #28]
 800e094:	2b00      	cmp	r3, #0
 800e096:	f000 8107 	beq.w	800e2a8 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	685a      	ldr	r2, [r3, #4]
 800e09e:	4613      	mov	r3, r2
 800e0a0:	005b      	lsls	r3, r3, #1
 800e0a2:	4413      	add	r3, r2
 800e0a4:	69fa      	ldr	r2, [r7, #28]
 800e0a6:	429a      	cmp	r2, r3
 800e0a8:	d305      	bcc.n	800e0b6 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	685b      	ldr	r3, [r3, #4]
 800e0ae:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e0b0:	69fa      	ldr	r2, [r7, #28]
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	d903      	bls.n	800e0be <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800e0b6:	2301      	movs	r3, #1
 800e0b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e0bc:	e0f4      	b.n	800e2a8 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800e0be:	69fb      	ldr	r3, [r7, #28]
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	461c      	mov	r4, r3
 800e0c4:	4615      	mov	r5, r2
 800e0c6:	f04f 0200 	mov.w	r2, #0
 800e0ca:	f04f 0300 	mov.w	r3, #0
 800e0ce:	022b      	lsls	r3, r5, #8
 800e0d0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800e0d4:	0222      	lsls	r2, r4, #8
 800e0d6:	68f9      	ldr	r1, [r7, #12]
 800e0d8:	6849      	ldr	r1, [r1, #4]
 800e0da:	0849      	lsrs	r1, r1, #1
 800e0dc:	2000      	movs	r0, #0
 800e0de:	4688      	mov	r8, r1
 800e0e0:	4681      	mov	r9, r0
 800e0e2:	eb12 0a08 	adds.w	sl, r2, r8
 800e0e6:	eb43 0b09 	adc.w	fp, r3, r9
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	685b      	ldr	r3, [r3, #4]
 800e0ee:	2200      	movs	r2, #0
 800e0f0:	603b      	str	r3, [r7, #0]
 800e0f2:	607a      	str	r2, [r7, #4]
 800e0f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e0f8:	4650      	mov	r0, sl
 800e0fa:	4659      	mov	r1, fp
 800e0fc:	f7f2 fdc4 	bl	8000c88 <__aeabi_uldivmod>
 800e100:	4602      	mov	r2, r0
 800e102:	460b      	mov	r3, r1
 800e104:	4613      	mov	r3, r2
 800e106:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e108:	69bb      	ldr	r3, [r7, #24]
 800e10a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e10e:	d308      	bcc.n	800e122 <UART_SetConfig+0x2b2>
 800e110:	69bb      	ldr	r3, [r7, #24]
 800e112:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e116:	d204      	bcs.n	800e122 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	69ba      	ldr	r2, [r7, #24]
 800e11e:	60da      	str	r2, [r3, #12]
 800e120:	e0c2      	b.n	800e2a8 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800e122:	2301      	movs	r3, #1
 800e124:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e128:	e0be      	b.n	800e2a8 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	69db      	ldr	r3, [r3, #28]
 800e12e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e132:	d16a      	bne.n	800e20a <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800e134:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e138:	2b08      	cmp	r3, #8
 800e13a:	d834      	bhi.n	800e1a6 <UART_SetConfig+0x336>
 800e13c:	a201      	add	r2, pc, #4	; (adr r2, 800e144 <UART_SetConfig+0x2d4>)
 800e13e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e142:	bf00      	nop
 800e144:	0800e169 	.word	0x0800e169
 800e148:	0800e189 	.word	0x0800e189
 800e14c:	0800e191 	.word	0x0800e191
 800e150:	0800e1a7 	.word	0x0800e1a7
 800e154:	0800e197 	.word	0x0800e197
 800e158:	0800e1a7 	.word	0x0800e1a7
 800e15c:	0800e1a7 	.word	0x0800e1a7
 800e160:	0800e1a7 	.word	0x0800e1a7
 800e164:	0800e19f 	.word	0x0800e19f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e168:	f7fd f8f4 	bl	800b354 <HAL_RCC_GetPCLK1Freq>
 800e16c:	61f8      	str	r0, [r7, #28]
        break;
 800e16e:	e020      	b.n	800e1b2 <UART_SetConfig+0x342>
 800e170:	efff69f3 	.word	0xefff69f3
 800e174:	40008000 	.word	0x40008000
 800e178:	40013800 	.word	0x40013800
 800e17c:	40021000 	.word	0x40021000
 800e180:	40004400 	.word	0x40004400
 800e184:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e188:	f7fd f8fa 	bl	800b380 <HAL_RCC_GetPCLK2Freq>
 800e18c:	61f8      	str	r0, [r7, #28]
        break;
 800e18e:	e010      	b.n	800e1b2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e190:	4b4c      	ldr	r3, [pc, #304]	; (800e2c4 <UART_SetConfig+0x454>)
 800e192:	61fb      	str	r3, [r7, #28]
        break;
 800e194:	e00d      	b.n	800e1b2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e196:	f7fd f845 	bl	800b224 <HAL_RCC_GetSysClockFreq>
 800e19a:	61f8      	str	r0, [r7, #28]
        break;
 800e19c:	e009      	b.n	800e1b2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e19e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e1a2:	61fb      	str	r3, [r7, #28]
        break;
 800e1a4:	e005      	b.n	800e1b2 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e1aa:	2301      	movs	r3, #1
 800e1ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e1b0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e1b2:	69fb      	ldr	r3, [r7, #28]
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d077      	beq.n	800e2a8 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e1b8:	69fb      	ldr	r3, [r7, #28]
 800e1ba:	005a      	lsls	r2, r3, #1
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	685b      	ldr	r3, [r3, #4]
 800e1c0:	085b      	lsrs	r3, r3, #1
 800e1c2:	441a      	add	r2, r3
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	685b      	ldr	r3, [r3, #4]
 800e1c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1cc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e1ce:	69bb      	ldr	r3, [r7, #24]
 800e1d0:	2b0f      	cmp	r3, #15
 800e1d2:	d916      	bls.n	800e202 <UART_SetConfig+0x392>
 800e1d4:	69bb      	ldr	r3, [r7, #24]
 800e1d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e1da:	d212      	bcs.n	800e202 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e1dc:	69bb      	ldr	r3, [r7, #24]
 800e1de:	b29b      	uxth	r3, r3
 800e1e0:	f023 030f 	bic.w	r3, r3, #15
 800e1e4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e1e6:	69bb      	ldr	r3, [r7, #24]
 800e1e8:	085b      	lsrs	r3, r3, #1
 800e1ea:	b29b      	uxth	r3, r3
 800e1ec:	f003 0307 	and.w	r3, r3, #7
 800e1f0:	b29a      	uxth	r2, r3
 800e1f2:	8afb      	ldrh	r3, [r7, #22]
 800e1f4:	4313      	orrs	r3, r2
 800e1f6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	8afa      	ldrh	r2, [r7, #22]
 800e1fe:	60da      	str	r2, [r3, #12]
 800e200:	e052      	b.n	800e2a8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800e202:	2301      	movs	r3, #1
 800e204:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800e208:	e04e      	b.n	800e2a8 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e20a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e20e:	2b08      	cmp	r3, #8
 800e210:	d827      	bhi.n	800e262 <UART_SetConfig+0x3f2>
 800e212:	a201      	add	r2, pc, #4	; (adr r2, 800e218 <UART_SetConfig+0x3a8>)
 800e214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e218:	0800e23d 	.word	0x0800e23d
 800e21c:	0800e245 	.word	0x0800e245
 800e220:	0800e24d 	.word	0x0800e24d
 800e224:	0800e263 	.word	0x0800e263
 800e228:	0800e253 	.word	0x0800e253
 800e22c:	0800e263 	.word	0x0800e263
 800e230:	0800e263 	.word	0x0800e263
 800e234:	0800e263 	.word	0x0800e263
 800e238:	0800e25b 	.word	0x0800e25b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e23c:	f7fd f88a 	bl	800b354 <HAL_RCC_GetPCLK1Freq>
 800e240:	61f8      	str	r0, [r7, #28]
        break;
 800e242:	e014      	b.n	800e26e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e244:	f7fd f89c 	bl	800b380 <HAL_RCC_GetPCLK2Freq>
 800e248:	61f8      	str	r0, [r7, #28]
        break;
 800e24a:	e010      	b.n	800e26e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e24c:	4b1d      	ldr	r3, [pc, #116]	; (800e2c4 <UART_SetConfig+0x454>)
 800e24e:	61fb      	str	r3, [r7, #28]
        break;
 800e250:	e00d      	b.n	800e26e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e252:	f7fc ffe7 	bl	800b224 <HAL_RCC_GetSysClockFreq>
 800e256:	61f8      	str	r0, [r7, #28]
        break;
 800e258:	e009      	b.n	800e26e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e25a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e25e:	61fb      	str	r3, [r7, #28]
        break;
 800e260:	e005      	b.n	800e26e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800e262:	2300      	movs	r3, #0
 800e264:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e266:	2301      	movs	r3, #1
 800e268:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800e26c:	bf00      	nop
    }

    if (pclk != 0U)
 800e26e:	69fb      	ldr	r3, [r7, #28]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d019      	beq.n	800e2a8 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	685b      	ldr	r3, [r3, #4]
 800e278:	085a      	lsrs	r2, r3, #1
 800e27a:	69fb      	ldr	r3, [r7, #28]
 800e27c:	441a      	add	r2, r3
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	685b      	ldr	r3, [r3, #4]
 800e282:	fbb2 f3f3 	udiv	r3, r2, r3
 800e286:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e288:	69bb      	ldr	r3, [r7, #24]
 800e28a:	2b0f      	cmp	r3, #15
 800e28c:	d909      	bls.n	800e2a2 <UART_SetConfig+0x432>
 800e28e:	69bb      	ldr	r3, [r7, #24]
 800e290:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e294:	d205      	bcs.n	800e2a2 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e296:	69bb      	ldr	r3, [r7, #24]
 800e298:	b29a      	uxth	r2, r3
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	60da      	str	r2, [r3, #12]
 800e2a0:	e002      	b.n	800e2a8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800e2a2:	2301      	movs	r3, #1
 800e2a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	2200      	movs	r2, #0
 800e2ac:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	2200      	movs	r2, #0
 800e2b2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800e2b4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	3728      	adds	r7, #40	; 0x28
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e2c2:	bf00      	nop
 800e2c4:	00f42400 	.word	0x00f42400

0800e2c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e2c8:	b480      	push	{r7}
 800e2ca:	b083      	sub	sp, #12
 800e2cc:	af00      	add	r7, sp, #0
 800e2ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2d4:	f003 0308 	and.w	r3, r3, #8
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d00a      	beq.n	800e2f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	685b      	ldr	r3, [r3, #4]
 800e2e2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	430a      	orrs	r2, r1
 800e2f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2f6:	f003 0301 	and.w	r3, r3, #1
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d00a      	beq.n	800e314 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	685b      	ldr	r3, [r3, #4]
 800e304:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	430a      	orrs	r2, r1
 800e312:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e318:	f003 0302 	and.w	r3, r3, #2
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d00a      	beq.n	800e336 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	685b      	ldr	r3, [r3, #4]
 800e326:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	430a      	orrs	r2, r1
 800e334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e33a:	f003 0304 	and.w	r3, r3, #4
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d00a      	beq.n	800e358 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	685b      	ldr	r3, [r3, #4]
 800e348:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	430a      	orrs	r2, r1
 800e356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e35c:	f003 0310 	and.w	r3, r3, #16
 800e360:	2b00      	cmp	r3, #0
 800e362:	d00a      	beq.n	800e37a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	689b      	ldr	r3, [r3, #8]
 800e36a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	430a      	orrs	r2, r1
 800e378:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e37e:	f003 0320 	and.w	r3, r3, #32
 800e382:	2b00      	cmp	r3, #0
 800e384:	d00a      	beq.n	800e39c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	689b      	ldr	r3, [r3, #8]
 800e38c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	430a      	orrs	r2, r1
 800e39a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d01a      	beq.n	800e3de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	685b      	ldr	r3, [r3, #4]
 800e3ae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	430a      	orrs	r2, r1
 800e3bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e3c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e3c6:	d10a      	bne.n	800e3de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	685b      	ldr	r3, [r3, #4]
 800e3ce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	430a      	orrs	r2, r1
 800e3dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d00a      	beq.n	800e400 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	685b      	ldr	r3, [r3, #4]
 800e3f0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	430a      	orrs	r2, r1
 800e3fe:	605a      	str	r2, [r3, #4]
  }
}
 800e400:	bf00      	nop
 800e402:	370c      	adds	r7, #12
 800e404:	46bd      	mov	sp, r7
 800e406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e40a:	4770      	bx	lr

0800e40c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e40c:	b580      	push	{r7, lr}
 800e40e:	b098      	sub	sp, #96	; 0x60
 800e410:	af02      	add	r7, sp, #8
 800e412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	2200      	movs	r2, #0
 800e418:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e41c:	f7f7 ff1a 	bl	8006254 <HAL_GetTick>
 800e420:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	f003 0308 	and.w	r3, r3, #8
 800e42c:	2b08      	cmp	r3, #8
 800e42e:	d12e      	bne.n	800e48e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e430:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e434:	9300      	str	r3, [sp, #0]
 800e436:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e438:	2200      	movs	r2, #0
 800e43a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e43e:	6878      	ldr	r0, [r7, #4]
 800e440:	f000 f88c 	bl	800e55c <UART_WaitOnFlagUntilTimeout>
 800e444:	4603      	mov	r3, r0
 800e446:	2b00      	cmp	r3, #0
 800e448:	d021      	beq.n	800e48e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e452:	e853 3f00 	ldrex	r3, [r3]
 800e456:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e45a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e45e:	653b      	str	r3, [r7, #80]	; 0x50
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	461a      	mov	r2, r3
 800e466:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e468:	647b      	str	r3, [r7, #68]	; 0x44
 800e46a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e46c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e46e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e470:	e841 2300 	strex	r3, r2, [r1]
 800e474:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e476:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d1e6      	bne.n	800e44a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	2220      	movs	r2, #32
 800e480:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	2200      	movs	r2, #0
 800e486:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e48a:	2303      	movs	r3, #3
 800e48c:	e062      	b.n	800e554 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	f003 0304 	and.w	r3, r3, #4
 800e498:	2b04      	cmp	r3, #4
 800e49a:	d149      	bne.n	800e530 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e49c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e4a0:	9300      	str	r3, [sp, #0]
 800e4a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e4a4:	2200      	movs	r2, #0
 800e4a6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e4aa:	6878      	ldr	r0, [r7, #4]
 800e4ac:	f000 f856 	bl	800e55c <UART_WaitOnFlagUntilTimeout>
 800e4b0:	4603      	mov	r3, r0
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d03c      	beq.n	800e530 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4be:	e853 3f00 	ldrex	r3, [r3]
 800e4c2:	623b      	str	r3, [r7, #32]
   return(result);
 800e4c4:	6a3b      	ldr	r3, [r7, #32]
 800e4c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e4ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	461a      	mov	r2, r3
 800e4d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e4d4:	633b      	str	r3, [r7, #48]	; 0x30
 800e4d6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4d8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e4da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e4dc:	e841 2300 	strex	r3, r2, [r1]
 800e4e0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e4e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d1e6      	bne.n	800e4b6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	3308      	adds	r3, #8
 800e4ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4f0:	693b      	ldr	r3, [r7, #16]
 800e4f2:	e853 3f00 	ldrex	r3, [r3]
 800e4f6:	60fb      	str	r3, [r7, #12]
   return(result);
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	f023 0301 	bic.w	r3, r3, #1
 800e4fe:	64bb      	str	r3, [r7, #72]	; 0x48
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	3308      	adds	r3, #8
 800e506:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e508:	61fa      	str	r2, [r7, #28]
 800e50a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e50c:	69b9      	ldr	r1, [r7, #24]
 800e50e:	69fa      	ldr	r2, [r7, #28]
 800e510:	e841 2300 	strex	r3, r2, [r1]
 800e514:	617b      	str	r3, [r7, #20]
   return(result);
 800e516:	697b      	ldr	r3, [r7, #20]
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d1e5      	bne.n	800e4e8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	2220      	movs	r2, #32
 800e520:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	2200      	movs	r2, #0
 800e528:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e52c:	2303      	movs	r3, #3
 800e52e:	e011      	b.n	800e554 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	2220      	movs	r2, #32
 800e534:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	2220      	movs	r2, #32
 800e53a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	2200      	movs	r2, #0
 800e542:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	2200      	movs	r2, #0
 800e548:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	2200      	movs	r2, #0
 800e54e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800e552:	2300      	movs	r3, #0
}
 800e554:	4618      	mov	r0, r3
 800e556:	3758      	adds	r7, #88	; 0x58
 800e558:	46bd      	mov	sp, r7
 800e55a:	bd80      	pop	{r7, pc}

0800e55c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e55c:	b580      	push	{r7, lr}
 800e55e:	b084      	sub	sp, #16
 800e560:	af00      	add	r7, sp, #0
 800e562:	60f8      	str	r0, [r7, #12]
 800e564:	60b9      	str	r1, [r7, #8]
 800e566:	603b      	str	r3, [r7, #0]
 800e568:	4613      	mov	r3, r2
 800e56a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e56c:	e049      	b.n	800e602 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e56e:	69bb      	ldr	r3, [r7, #24]
 800e570:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e574:	d045      	beq.n	800e602 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e576:	f7f7 fe6d 	bl	8006254 <HAL_GetTick>
 800e57a:	4602      	mov	r2, r0
 800e57c:	683b      	ldr	r3, [r7, #0]
 800e57e:	1ad3      	subs	r3, r2, r3
 800e580:	69ba      	ldr	r2, [r7, #24]
 800e582:	429a      	cmp	r2, r3
 800e584:	d302      	bcc.n	800e58c <UART_WaitOnFlagUntilTimeout+0x30>
 800e586:	69bb      	ldr	r3, [r7, #24]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d101      	bne.n	800e590 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e58c:	2303      	movs	r3, #3
 800e58e:	e048      	b.n	800e622 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	f003 0304 	and.w	r3, r3, #4
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d031      	beq.n	800e602 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	69db      	ldr	r3, [r3, #28]
 800e5a4:	f003 0308 	and.w	r3, r3, #8
 800e5a8:	2b08      	cmp	r3, #8
 800e5aa:	d110      	bne.n	800e5ce <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	2208      	movs	r2, #8
 800e5b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e5b4:	68f8      	ldr	r0, [r7, #12]
 800e5b6:	f000 f8ff 	bl	800e7b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	2208      	movs	r2, #8
 800e5be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	2200      	movs	r2, #0
 800e5c6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800e5ca:	2301      	movs	r3, #1
 800e5cc:	e029      	b.n	800e622 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	69db      	ldr	r3, [r3, #28]
 800e5d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e5d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e5dc:	d111      	bne.n	800e602 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e5e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e5e8:	68f8      	ldr	r0, [r7, #12]
 800e5ea:	f000 f8e5 	bl	800e7b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	2220      	movs	r2, #32
 800e5f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	2200      	movs	r2, #0
 800e5fa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800e5fe:	2303      	movs	r3, #3
 800e600:	e00f      	b.n	800e622 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	69da      	ldr	r2, [r3, #28]
 800e608:	68bb      	ldr	r3, [r7, #8]
 800e60a:	4013      	ands	r3, r2
 800e60c:	68ba      	ldr	r2, [r7, #8]
 800e60e:	429a      	cmp	r2, r3
 800e610:	bf0c      	ite	eq
 800e612:	2301      	moveq	r3, #1
 800e614:	2300      	movne	r3, #0
 800e616:	b2db      	uxtb	r3, r3
 800e618:	461a      	mov	r2, r3
 800e61a:	79fb      	ldrb	r3, [r7, #7]
 800e61c:	429a      	cmp	r2, r3
 800e61e:	d0a6      	beq.n	800e56e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e620:	2300      	movs	r3, #0
}
 800e622:	4618      	mov	r0, r3
 800e624:	3710      	adds	r7, #16
 800e626:	46bd      	mov	sp, r7
 800e628:	bd80      	pop	{r7, pc}
	...

0800e62c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e62c:	b580      	push	{r7, lr}
 800e62e:	b096      	sub	sp, #88	; 0x58
 800e630:	af00      	add	r7, sp, #0
 800e632:	60f8      	str	r0, [r7, #12]
 800e634:	60b9      	str	r1, [r7, #8]
 800e636:	4613      	mov	r3, r2
 800e638:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	68ba      	ldr	r2, [r7, #8]
 800e63e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	88fa      	ldrh	r2, [r7, #6]
 800e644:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	2200      	movs	r2, #0
 800e64c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	2222      	movs	r2, #34	; 0x22
 800e654:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d028      	beq.n	800e6b2 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e664:	4a3e      	ldr	r2, [pc, #248]	; (800e760 <UART_Start_Receive_DMA+0x134>)
 800e666:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e66c:	4a3d      	ldr	r2, [pc, #244]	; (800e764 <UART_Start_Receive_DMA+0x138>)
 800e66e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e674:	4a3c      	ldr	r2, [pc, #240]	; (800e768 <UART_Start_Receive_DMA+0x13c>)
 800e676:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e67c:	2200      	movs	r2, #0
 800e67e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	3324      	adds	r3, #36	; 0x24
 800e68a:	4619      	mov	r1, r3
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e690:	461a      	mov	r2, r3
 800e692:	88fb      	ldrh	r3, [r7, #6]
 800e694:	f7f9 fa78 	bl	8007b88 <HAL_DMA_Start_IT>
 800e698:	4603      	mov	r3, r0
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d009      	beq.n	800e6b2 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	2210      	movs	r2, #16
 800e6a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	2220      	movs	r2, #32
 800e6aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 800e6ae:	2301      	movs	r3, #1
 800e6b0:	e051      	b.n	800e756 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	691b      	ldr	r3, [r3, #16]
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d018      	beq.n	800e6ec <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6c2:	e853 3f00 	ldrex	r3, [r3]
 800e6c6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e6c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e6ce:	657b      	str	r3, [r7, #84]	; 0x54
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	461a      	mov	r2, r3
 800e6d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e6d8:	64bb      	str	r3, [r7, #72]	; 0x48
 800e6da:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6dc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e6de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e6e0:	e841 2300 	strex	r3, r2, [r1]
 800e6e4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e6e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d1e6      	bne.n	800e6ba <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	681b      	ldr	r3, [r3, #0]
 800e6f0:	3308      	adds	r3, #8
 800e6f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6f6:	e853 3f00 	ldrex	r3, [r3]
 800e6fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e6fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6fe:	f043 0301 	orr.w	r3, r3, #1
 800e702:	653b      	str	r3, [r7, #80]	; 0x50
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	3308      	adds	r3, #8
 800e70a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e70c:	637a      	str	r2, [r7, #52]	; 0x34
 800e70e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e710:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e712:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e714:	e841 2300 	strex	r3, r2, [r1]
 800e718:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e71a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d1e5      	bne.n	800e6ec <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	3308      	adds	r3, #8
 800e726:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e728:	697b      	ldr	r3, [r7, #20]
 800e72a:	e853 3f00 	ldrex	r3, [r3]
 800e72e:	613b      	str	r3, [r7, #16]
   return(result);
 800e730:	693b      	ldr	r3, [r7, #16]
 800e732:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e736:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	3308      	adds	r3, #8
 800e73e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e740:	623a      	str	r2, [r7, #32]
 800e742:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e744:	69f9      	ldr	r1, [r7, #28]
 800e746:	6a3a      	ldr	r2, [r7, #32]
 800e748:	e841 2300 	strex	r3, r2, [r1]
 800e74c:	61bb      	str	r3, [r7, #24]
   return(result);
 800e74e:	69bb      	ldr	r3, [r7, #24]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d1e5      	bne.n	800e720 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800e754:	2300      	movs	r3, #0
}
 800e756:	4618      	mov	r0, r3
 800e758:	3758      	adds	r7, #88	; 0x58
 800e75a:	46bd      	mov	sp, r7
 800e75c:	bd80      	pop	{r7, pc}
 800e75e:	bf00      	nop
 800e760:	0800e881 	.word	0x0800e881
 800e764:	0800e9ad 	.word	0x0800e9ad
 800e768:	0800e9eb 	.word	0x0800e9eb

0800e76c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e76c:	b480      	push	{r7}
 800e76e:	b089      	sub	sp, #36	; 0x24
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	e853 3f00 	ldrex	r3, [r3]
 800e780:	60bb      	str	r3, [r7, #8]
   return(result);
 800e782:	68bb      	ldr	r3, [r7, #8]
 800e784:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800e788:	61fb      	str	r3, [r7, #28]
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	461a      	mov	r2, r3
 800e790:	69fb      	ldr	r3, [r7, #28]
 800e792:	61bb      	str	r3, [r7, #24]
 800e794:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e796:	6979      	ldr	r1, [r7, #20]
 800e798:	69ba      	ldr	r2, [r7, #24]
 800e79a:	e841 2300 	strex	r3, r2, [r1]
 800e79e:	613b      	str	r3, [r7, #16]
   return(result);
 800e7a0:	693b      	ldr	r3, [r7, #16]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d1e6      	bne.n	800e774 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	2220      	movs	r2, #32
 800e7aa:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800e7ac:	bf00      	nop
 800e7ae:	3724      	adds	r7, #36	; 0x24
 800e7b0:	46bd      	mov	sp, r7
 800e7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b6:	4770      	bx	lr

0800e7b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e7b8:	b480      	push	{r7}
 800e7ba:	b095      	sub	sp, #84	; 0x54
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e7c8:	e853 3f00 	ldrex	r3, [r3]
 800e7cc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e7ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e7d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e7d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	461a      	mov	r2, r3
 800e7dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e7de:	643b      	str	r3, [r7, #64]	; 0x40
 800e7e0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e7e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e7e6:	e841 2300 	strex	r3, r2, [r1]
 800e7ea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e7ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d1e6      	bne.n	800e7c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	3308      	adds	r3, #8
 800e7f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7fa:	6a3b      	ldr	r3, [r7, #32]
 800e7fc:	e853 3f00 	ldrex	r3, [r3]
 800e800:	61fb      	str	r3, [r7, #28]
   return(result);
 800e802:	69fb      	ldr	r3, [r7, #28]
 800e804:	f023 0301 	bic.w	r3, r3, #1
 800e808:	64bb      	str	r3, [r7, #72]	; 0x48
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	3308      	adds	r3, #8
 800e810:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e812:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e814:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e816:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e818:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e81a:	e841 2300 	strex	r3, r2, [r1]
 800e81e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e822:	2b00      	cmp	r3, #0
 800e824:	d1e5      	bne.n	800e7f2 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e82a:	2b01      	cmp	r3, #1
 800e82c:	d118      	bne.n	800e860 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	e853 3f00 	ldrex	r3, [r3]
 800e83a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e83c:	68bb      	ldr	r3, [r7, #8]
 800e83e:	f023 0310 	bic.w	r3, r3, #16
 800e842:	647b      	str	r3, [r7, #68]	; 0x44
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	461a      	mov	r2, r3
 800e84a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e84c:	61bb      	str	r3, [r7, #24]
 800e84e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e850:	6979      	ldr	r1, [r7, #20]
 800e852:	69ba      	ldr	r2, [r7, #24]
 800e854:	e841 2300 	strex	r3, r2, [r1]
 800e858:	613b      	str	r3, [r7, #16]
   return(result);
 800e85a:	693b      	ldr	r3, [r7, #16]
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d1e6      	bne.n	800e82e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	2220      	movs	r2, #32
 800e864:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	2200      	movs	r2, #0
 800e86c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	2200      	movs	r2, #0
 800e872:	669a      	str	r2, [r3, #104]	; 0x68
}
 800e874:	bf00      	nop
 800e876:	3754      	adds	r7, #84	; 0x54
 800e878:	46bd      	mov	sp, r7
 800e87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e87e:	4770      	bx	lr

0800e880 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e880:	b580      	push	{r7, lr}
 800e882:	b09c      	sub	sp, #112	; 0x70
 800e884:	af00      	add	r7, sp, #0
 800e886:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e88c:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	f003 0320 	and.w	r3, r3, #32
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d171      	bne.n	800e980 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800e89c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e89e:	2200      	movs	r2, #0
 800e8a0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e8a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e8ac:	e853 3f00 	ldrex	r3, [r3]
 800e8b0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e8b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e8b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e8b8:	66bb      	str	r3, [r7, #104]	; 0x68
 800e8ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	461a      	mov	r2, r3
 800e8c0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e8c2:	65bb      	str	r3, [r7, #88]	; 0x58
 800e8c4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8c6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e8c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e8ca:	e841 2300 	strex	r3, r2, [r1]
 800e8ce:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e8d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d1e6      	bne.n	800e8a4 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e8d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	3308      	adds	r3, #8
 800e8dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8e0:	e853 3f00 	ldrex	r3, [r3]
 800e8e4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e8e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8e8:	f023 0301 	bic.w	r3, r3, #1
 800e8ec:	667b      	str	r3, [r7, #100]	; 0x64
 800e8ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	3308      	adds	r3, #8
 800e8f4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e8f6:	647a      	str	r2, [r7, #68]	; 0x44
 800e8f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e8fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e8fe:	e841 2300 	strex	r3, r2, [r1]
 800e902:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e904:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e906:	2b00      	cmp	r3, #0
 800e908:	d1e5      	bne.n	800e8d6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e90a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	3308      	adds	r3, #8
 800e910:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e914:	e853 3f00 	ldrex	r3, [r3]
 800e918:	623b      	str	r3, [r7, #32]
   return(result);
 800e91a:	6a3b      	ldr	r3, [r7, #32]
 800e91c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e920:	663b      	str	r3, [r7, #96]	; 0x60
 800e922:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	3308      	adds	r3, #8
 800e928:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e92a:	633a      	str	r2, [r7, #48]	; 0x30
 800e92c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e92e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e930:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e932:	e841 2300 	strex	r3, r2, [r1]
 800e936:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d1e5      	bne.n	800e90a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e93e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e940:	2220      	movs	r2, #32
 800e942:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e946:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e948:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e94a:	2b01      	cmp	r3, #1
 800e94c:	d118      	bne.n	800e980 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e94e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e954:	693b      	ldr	r3, [r7, #16]
 800e956:	e853 3f00 	ldrex	r3, [r3]
 800e95a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	f023 0310 	bic.w	r3, r3, #16
 800e962:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e964:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	461a      	mov	r2, r3
 800e96a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e96c:	61fb      	str	r3, [r7, #28]
 800e96e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e970:	69b9      	ldr	r1, [r7, #24]
 800e972:	69fa      	ldr	r2, [r7, #28]
 800e974:	e841 2300 	strex	r3, r2, [r1]
 800e978:	617b      	str	r3, [r7, #20]
   return(result);
 800e97a:	697b      	ldr	r3, [r7, #20]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d1e6      	bne.n	800e94e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e980:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e982:	2200      	movs	r2, #0
 800e984:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e986:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e988:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e98a:	2b01      	cmp	r3, #1
 800e98c:	d107      	bne.n	800e99e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e98e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e990:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800e994:	4619      	mov	r1, r3
 800e996:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e998:	f7ff fa5e 	bl	800de58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e99c:	e002      	b.n	800e9a4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800e99e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e9a0:	f7f7 fb54 	bl	800604c <HAL_UART_RxCpltCallback>
}
 800e9a4:	bf00      	nop
 800e9a6:	3770      	adds	r7, #112	; 0x70
 800e9a8:	46bd      	mov	sp, r7
 800e9aa:	bd80      	pop	{r7, pc}

0800e9ac <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e9ac:	b580      	push	{r7, lr}
 800e9ae:	b084      	sub	sp, #16
 800e9b0:	af00      	add	r7, sp, #0
 800e9b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e9b8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	2201      	movs	r2, #1
 800e9be:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e9c4:	2b01      	cmp	r3, #1
 800e9c6:	d109      	bne.n	800e9dc <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800e9ce:	085b      	lsrs	r3, r3, #1
 800e9d0:	b29b      	uxth	r3, r3
 800e9d2:	4619      	mov	r1, r3
 800e9d4:	68f8      	ldr	r0, [r7, #12]
 800e9d6:	f7ff fa3f 	bl	800de58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e9da:	e002      	b.n	800e9e2 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800e9dc:	68f8      	ldr	r0, [r7, #12]
 800e9de:	f7ff fa27 	bl	800de30 <HAL_UART_RxHalfCpltCallback>
}
 800e9e2:	bf00      	nop
 800e9e4:	3710      	adds	r7, #16
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}

0800e9ea <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e9ea:	b580      	push	{r7, lr}
 800e9ec:	b086      	sub	sp, #24
 800e9ee:	af00      	add	r7, sp, #0
 800e9f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e9f6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e9f8:	697b      	ldr	r3, [r7, #20]
 800e9fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e9fc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e9fe:	697b      	ldr	r3, [r7, #20]
 800ea00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ea04:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ea06:	697b      	ldr	r3, [r7, #20]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	689b      	ldr	r3, [r3, #8]
 800ea0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ea10:	2b80      	cmp	r3, #128	; 0x80
 800ea12:	d109      	bne.n	800ea28 <UART_DMAError+0x3e>
 800ea14:	693b      	ldr	r3, [r7, #16]
 800ea16:	2b21      	cmp	r3, #33	; 0x21
 800ea18:	d106      	bne.n	800ea28 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ea1a:	697b      	ldr	r3, [r7, #20]
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800ea22:	6978      	ldr	r0, [r7, #20]
 800ea24:	f7ff fea2 	bl	800e76c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ea28:	697b      	ldr	r3, [r7, #20]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	689b      	ldr	r3, [r3, #8]
 800ea2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ea32:	2b40      	cmp	r3, #64	; 0x40
 800ea34:	d109      	bne.n	800ea4a <UART_DMAError+0x60>
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	2b22      	cmp	r3, #34	; 0x22
 800ea3a:	d106      	bne.n	800ea4a <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ea3c:	697b      	ldr	r3, [r7, #20]
 800ea3e:	2200      	movs	r2, #0
 800ea40:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800ea44:	6978      	ldr	r0, [r7, #20]
 800ea46:	f7ff feb7 	bl	800e7b8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ea4a:	697b      	ldr	r3, [r7, #20]
 800ea4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ea50:	f043 0210 	orr.w	r2, r3, #16
 800ea54:	697b      	ldr	r3, [r7, #20]
 800ea56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ea5a:	6978      	ldr	r0, [r7, #20]
 800ea5c:	f7ff f9f2 	bl	800de44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ea60:	bf00      	nop
 800ea62:	3718      	adds	r7, #24
 800ea64:	46bd      	mov	sp, r7
 800ea66:	bd80      	pop	{r7, pc}

0800ea68 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b084      	sub	sp, #16
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea74:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	2200      	movs	r2, #0
 800ea7a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	2200      	movs	r2, #0
 800ea82:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ea86:	68f8      	ldr	r0, [r7, #12]
 800ea88:	f7ff f9dc 	bl	800de44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ea8c:	bf00      	nop
 800ea8e:	3710      	adds	r7, #16
 800ea90:	46bd      	mov	sp, r7
 800ea92:	bd80      	pop	{r7, pc}

0800ea94 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ea94:	b580      	push	{r7, lr}
 800ea96:	b088      	sub	sp, #32
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	e853 3f00 	ldrex	r3, [r3]
 800eaa8:	60bb      	str	r3, [r7, #8]
   return(result);
 800eaaa:	68bb      	ldr	r3, [r7, #8]
 800eaac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800eab0:	61fb      	str	r3, [r7, #28]
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	461a      	mov	r2, r3
 800eab8:	69fb      	ldr	r3, [r7, #28]
 800eaba:	61bb      	str	r3, [r7, #24]
 800eabc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eabe:	6979      	ldr	r1, [r7, #20]
 800eac0:	69ba      	ldr	r2, [r7, #24]
 800eac2:	e841 2300 	strex	r3, r2, [r1]
 800eac6:	613b      	str	r3, [r7, #16]
   return(result);
 800eac8:	693b      	ldr	r3, [r7, #16]
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d1e6      	bne.n	800ea9c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	2220      	movs	r2, #32
 800ead2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	2200      	movs	r2, #0
 800ead8:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800eada:	6878      	ldr	r0, [r7, #4]
 800eadc:	f7ff f99e 	bl	800de1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800eae0:	bf00      	nop
 800eae2:	3720      	adds	r7, #32
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bd80      	pop	{r7, pc}

0800eae8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800eae8:	b480      	push	{r7}
 800eaea:	b083      	sub	sp, #12
 800eaec:	af00      	add	r7, sp, #0
 800eaee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800eaf0:	bf00      	nop
 800eaf2:	370c      	adds	r7, #12
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafa:	4770      	bx	lr

0800eafc <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800eafc:	b084      	sub	sp, #16
 800eafe:	b480      	push	{r7}
 800eb00:	b083      	sub	sp, #12
 800eb02:	af00      	add	r7, sp, #0
 800eb04:	6078      	str	r0, [r7, #4]
 800eb06:	f107 0014 	add.w	r0, r7, #20
 800eb0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800eb0e:	2300      	movs	r3, #0
}
 800eb10:	4618      	mov	r0, r3
 800eb12:	370c      	adds	r7, #12
 800eb14:	46bd      	mov	sp, r7
 800eb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb1a:	b004      	add	sp, #16
 800eb1c:	4770      	bx	lr

0800eb1e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800eb1e:	b480      	push	{r7}
 800eb20:	b085      	sub	sp, #20
 800eb22:	af00      	add	r7, sp, #0
 800eb24:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	2200      	movs	r2, #0
 800eb2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800eb2e:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800eb32:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	b29a      	uxth	r2, r3
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800eb3e:	2300      	movs	r3, #0
}
 800eb40:	4618      	mov	r0, r3
 800eb42:	3714      	adds	r7, #20
 800eb44:	46bd      	mov	sp, r7
 800eb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb4a:	4770      	bx	lr

0800eb4c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800eb4c:	b480      	push	{r7}
 800eb4e:	b085      	sub	sp, #20
 800eb50:	af00      	add	r7, sp, #0
 800eb52:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800eb54:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800eb58:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800eb60:	b29a      	uxth	r2, r3
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	b29b      	uxth	r3, r3
 800eb66:	43db      	mvns	r3, r3
 800eb68:	b29b      	uxth	r3, r3
 800eb6a:	4013      	ands	r3, r2
 800eb6c:	b29a      	uxth	r2, r3
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800eb74:	2300      	movs	r3, #0
}
 800eb76:	4618      	mov	r0, r3
 800eb78:	3714      	adds	r7, #20
 800eb7a:	46bd      	mov	sp, r7
 800eb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb80:	4770      	bx	lr

0800eb82 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800eb82:	b480      	push	{r7}
 800eb84:	b083      	sub	sp, #12
 800eb86:	af00      	add	r7, sp, #0
 800eb88:	6078      	str	r0, [r7, #4]
 800eb8a:	460b      	mov	r3, r1
 800eb8c:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800eb8e:	2300      	movs	r3, #0
}
 800eb90:	4618      	mov	r0, r3
 800eb92:	370c      	adds	r7, #12
 800eb94:	46bd      	mov	sp, r7
 800eb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9a:	4770      	bx	lr

0800eb9c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800eb9c:	b084      	sub	sp, #16
 800eb9e:	b480      	push	{r7}
 800eba0:	b083      	sub	sp, #12
 800eba2:	af00      	add	r7, sp, #0
 800eba4:	6078      	str	r0, [r7, #4]
 800eba6:	f107 0014 	add.w	r0, r7, #20
 800ebaa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	2201      	movs	r2, #1
 800ebb2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	2200      	movs	r2, #0
 800ebba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	2200      	movs	r2, #0
 800ebc2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	2200      	movs	r2, #0
 800ebca:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800ebce:	2300      	movs	r3, #0
}
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	370c      	adds	r7, #12
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebda:	b004      	add	sp, #16
 800ebdc:	4770      	bx	lr
	...

0800ebe0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ebe0:	b480      	push	{r7}
 800ebe2:	b09d      	sub	sp, #116	; 0x74
 800ebe4:	af00      	add	r7, sp, #0
 800ebe6:	6078      	str	r0, [r7, #4]
 800ebe8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800ebea:	2300      	movs	r3, #0
 800ebec:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800ebf0:	687a      	ldr	r2, [r7, #4]
 800ebf2:	683b      	ldr	r3, [r7, #0]
 800ebf4:	781b      	ldrb	r3, [r3, #0]
 800ebf6:	009b      	lsls	r3, r3, #2
 800ebf8:	4413      	add	r3, r2
 800ebfa:	881b      	ldrh	r3, [r3, #0]
 800ebfc:	b29b      	uxth	r3, r3
 800ebfe:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800ec02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ec06:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800ec0a:	683b      	ldr	r3, [r7, #0]
 800ec0c:	78db      	ldrb	r3, [r3, #3]
 800ec0e:	2b03      	cmp	r3, #3
 800ec10:	d81f      	bhi.n	800ec52 <USB_ActivateEndpoint+0x72>
 800ec12:	a201      	add	r2, pc, #4	; (adr r2, 800ec18 <USB_ActivateEndpoint+0x38>)
 800ec14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec18:	0800ec29 	.word	0x0800ec29
 800ec1c:	0800ec45 	.word	0x0800ec45
 800ec20:	0800ec5b 	.word	0x0800ec5b
 800ec24:	0800ec37 	.word	0x0800ec37
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800ec28:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800ec2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ec30:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800ec34:	e012      	b.n	800ec5c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800ec36:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800ec3a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800ec3e:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800ec42:	e00b      	b.n	800ec5c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800ec44:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800ec48:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ec4c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800ec50:	e004      	b.n	800ec5c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800ec52:	2301      	movs	r3, #1
 800ec54:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800ec58:	e000      	b.n	800ec5c <USB_ActivateEndpoint+0x7c>
      break;
 800ec5a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800ec5c:	687a      	ldr	r2, [r7, #4]
 800ec5e:	683b      	ldr	r3, [r7, #0]
 800ec60:	781b      	ldrb	r3, [r3, #0]
 800ec62:	009b      	lsls	r3, r3, #2
 800ec64:	441a      	add	r2, r3
 800ec66:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800ec6a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ec6e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ec72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ec76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec7a:	b29b      	uxth	r3, r3
 800ec7c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800ec7e:	687a      	ldr	r2, [r7, #4]
 800ec80:	683b      	ldr	r3, [r7, #0]
 800ec82:	781b      	ldrb	r3, [r3, #0]
 800ec84:	009b      	lsls	r3, r3, #2
 800ec86:	4413      	add	r3, r2
 800ec88:	881b      	ldrh	r3, [r3, #0]
 800ec8a:	b29b      	uxth	r3, r3
 800ec8c:	b21b      	sxth	r3, r3
 800ec8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ec92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ec96:	b21a      	sxth	r2, r3
 800ec98:	683b      	ldr	r3, [r7, #0]
 800ec9a:	781b      	ldrb	r3, [r3, #0]
 800ec9c:	b21b      	sxth	r3, r3
 800ec9e:	4313      	orrs	r3, r2
 800eca0:	b21b      	sxth	r3, r3
 800eca2:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800eca6:	687a      	ldr	r2, [r7, #4]
 800eca8:	683b      	ldr	r3, [r7, #0]
 800ecaa:	781b      	ldrb	r3, [r3, #0]
 800ecac:	009b      	lsls	r3, r3, #2
 800ecae:	441a      	add	r2, r3
 800ecb0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800ecb4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ecb8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ecbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ecc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ecc4:	b29b      	uxth	r3, r3
 800ecc6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800ecc8:	683b      	ldr	r3, [r7, #0]
 800ecca:	7b1b      	ldrb	r3, [r3, #12]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	f040 8178 	bne.w	800efc2 <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 800ecd2:	683b      	ldr	r3, [r7, #0]
 800ecd4:	785b      	ldrb	r3, [r3, #1]
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	f000 8084 	beq.w	800ede4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	61bb      	str	r3, [r7, #24]
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ece6:	b29b      	uxth	r3, r3
 800ece8:	461a      	mov	r2, r3
 800ecea:	69bb      	ldr	r3, [r7, #24]
 800ecec:	4413      	add	r3, r2
 800ecee:	61bb      	str	r3, [r7, #24]
 800ecf0:	683b      	ldr	r3, [r7, #0]
 800ecf2:	781b      	ldrb	r3, [r3, #0]
 800ecf4:	00da      	lsls	r2, r3, #3
 800ecf6:	69bb      	ldr	r3, [r7, #24]
 800ecf8:	4413      	add	r3, r2
 800ecfa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ecfe:	617b      	str	r3, [r7, #20]
 800ed00:	683b      	ldr	r3, [r7, #0]
 800ed02:	88db      	ldrh	r3, [r3, #6]
 800ed04:	085b      	lsrs	r3, r3, #1
 800ed06:	b29b      	uxth	r3, r3
 800ed08:	005b      	lsls	r3, r3, #1
 800ed0a:	b29a      	uxth	r2, r3
 800ed0c:	697b      	ldr	r3, [r7, #20]
 800ed0e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ed10:	687a      	ldr	r2, [r7, #4]
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	781b      	ldrb	r3, [r3, #0]
 800ed16:	009b      	lsls	r3, r3, #2
 800ed18:	4413      	add	r3, r2
 800ed1a:	881b      	ldrh	r3, [r3, #0]
 800ed1c:	827b      	strh	r3, [r7, #18]
 800ed1e:	8a7b      	ldrh	r3, [r7, #18]
 800ed20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d01b      	beq.n	800ed60 <USB_ActivateEndpoint+0x180>
 800ed28:	687a      	ldr	r2, [r7, #4]
 800ed2a:	683b      	ldr	r3, [r7, #0]
 800ed2c:	781b      	ldrb	r3, [r3, #0]
 800ed2e:	009b      	lsls	r3, r3, #2
 800ed30:	4413      	add	r3, r2
 800ed32:	881b      	ldrh	r3, [r3, #0]
 800ed34:	b29b      	uxth	r3, r3
 800ed36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ed3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ed3e:	823b      	strh	r3, [r7, #16]
 800ed40:	687a      	ldr	r2, [r7, #4]
 800ed42:	683b      	ldr	r3, [r7, #0]
 800ed44:	781b      	ldrb	r3, [r3, #0]
 800ed46:	009b      	lsls	r3, r3, #2
 800ed48:	441a      	add	r2, r3
 800ed4a:	8a3b      	ldrh	r3, [r7, #16]
 800ed4c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ed50:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ed54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ed58:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ed5c:	b29b      	uxth	r3, r3
 800ed5e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ed60:	683b      	ldr	r3, [r7, #0]
 800ed62:	78db      	ldrb	r3, [r3, #3]
 800ed64:	2b01      	cmp	r3, #1
 800ed66:	d020      	beq.n	800edaa <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ed68:	687a      	ldr	r2, [r7, #4]
 800ed6a:	683b      	ldr	r3, [r7, #0]
 800ed6c:	781b      	ldrb	r3, [r3, #0]
 800ed6e:	009b      	lsls	r3, r3, #2
 800ed70:	4413      	add	r3, r2
 800ed72:	881b      	ldrh	r3, [r3, #0]
 800ed74:	b29b      	uxth	r3, r3
 800ed76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ed7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ed7e:	81bb      	strh	r3, [r7, #12]
 800ed80:	89bb      	ldrh	r3, [r7, #12]
 800ed82:	f083 0320 	eor.w	r3, r3, #32
 800ed86:	81bb      	strh	r3, [r7, #12]
 800ed88:	687a      	ldr	r2, [r7, #4]
 800ed8a:	683b      	ldr	r3, [r7, #0]
 800ed8c:	781b      	ldrb	r3, [r3, #0]
 800ed8e:	009b      	lsls	r3, r3, #2
 800ed90:	441a      	add	r2, r3
 800ed92:	89bb      	ldrh	r3, [r7, #12]
 800ed94:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ed98:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ed9c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800eda0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eda4:	b29b      	uxth	r3, r3
 800eda6:	8013      	strh	r3, [r2, #0]
 800eda8:	e2d5      	b.n	800f356 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800edaa:	687a      	ldr	r2, [r7, #4]
 800edac:	683b      	ldr	r3, [r7, #0]
 800edae:	781b      	ldrb	r3, [r3, #0]
 800edb0:	009b      	lsls	r3, r3, #2
 800edb2:	4413      	add	r3, r2
 800edb4:	881b      	ldrh	r3, [r3, #0]
 800edb6:	b29b      	uxth	r3, r3
 800edb8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800edbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800edc0:	81fb      	strh	r3, [r7, #14]
 800edc2:	687a      	ldr	r2, [r7, #4]
 800edc4:	683b      	ldr	r3, [r7, #0]
 800edc6:	781b      	ldrb	r3, [r3, #0]
 800edc8:	009b      	lsls	r3, r3, #2
 800edca:	441a      	add	r2, r3
 800edcc:	89fb      	ldrh	r3, [r7, #14]
 800edce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800edd2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800edd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800edda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800edde:	b29b      	uxth	r3, r3
 800ede0:	8013      	strh	r3, [r2, #0]
 800ede2:	e2b8      	b.n	800f356 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	633b      	str	r3, [r7, #48]	; 0x30
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800edee:	b29b      	uxth	r3, r3
 800edf0:	461a      	mov	r2, r3
 800edf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800edf4:	4413      	add	r3, r2
 800edf6:	633b      	str	r3, [r7, #48]	; 0x30
 800edf8:	683b      	ldr	r3, [r7, #0]
 800edfa:	781b      	ldrb	r3, [r3, #0]
 800edfc:	00da      	lsls	r2, r3, #3
 800edfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee00:	4413      	add	r3, r2
 800ee02:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ee06:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ee08:	683b      	ldr	r3, [r7, #0]
 800ee0a:	88db      	ldrh	r3, [r3, #6]
 800ee0c:	085b      	lsrs	r3, r3, #1
 800ee0e:	b29b      	uxth	r3, r3
 800ee10:	005b      	lsls	r3, r3, #1
 800ee12:	b29a      	uxth	r2, r3
 800ee14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee16:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	62bb      	str	r3, [r7, #40]	; 0x28
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ee22:	b29b      	uxth	r3, r3
 800ee24:	461a      	mov	r2, r3
 800ee26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee28:	4413      	add	r3, r2
 800ee2a:	62bb      	str	r3, [r7, #40]	; 0x28
 800ee2c:	683b      	ldr	r3, [r7, #0]
 800ee2e:	781b      	ldrb	r3, [r3, #0]
 800ee30:	00da      	lsls	r2, r3, #3
 800ee32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee34:	4413      	add	r3, r2
 800ee36:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ee3a:	627b      	str	r3, [r7, #36]	; 0x24
 800ee3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee3e:	881b      	ldrh	r3, [r3, #0]
 800ee40:	b29b      	uxth	r3, r3
 800ee42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ee46:	b29a      	uxth	r2, r3
 800ee48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee4a:	801a      	strh	r2, [r3, #0]
 800ee4c:	683b      	ldr	r3, [r7, #0]
 800ee4e:	691b      	ldr	r3, [r3, #16]
 800ee50:	2b3e      	cmp	r3, #62	; 0x3e
 800ee52:	d91d      	bls.n	800ee90 <USB_ActivateEndpoint+0x2b0>
 800ee54:	683b      	ldr	r3, [r7, #0]
 800ee56:	691b      	ldr	r3, [r3, #16]
 800ee58:	095b      	lsrs	r3, r3, #5
 800ee5a:	66bb      	str	r3, [r7, #104]	; 0x68
 800ee5c:	683b      	ldr	r3, [r7, #0]
 800ee5e:	691b      	ldr	r3, [r3, #16]
 800ee60:	f003 031f 	and.w	r3, r3, #31
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d102      	bne.n	800ee6e <USB_ActivateEndpoint+0x28e>
 800ee68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ee6a:	3b01      	subs	r3, #1
 800ee6c:	66bb      	str	r3, [r7, #104]	; 0x68
 800ee6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee70:	881b      	ldrh	r3, [r3, #0]
 800ee72:	b29a      	uxth	r2, r3
 800ee74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ee76:	b29b      	uxth	r3, r3
 800ee78:	029b      	lsls	r3, r3, #10
 800ee7a:	b29b      	uxth	r3, r3
 800ee7c:	4313      	orrs	r3, r2
 800ee7e:	b29b      	uxth	r3, r3
 800ee80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ee84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ee88:	b29a      	uxth	r2, r3
 800ee8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee8c:	801a      	strh	r2, [r3, #0]
 800ee8e:	e026      	b.n	800eede <USB_ActivateEndpoint+0x2fe>
 800ee90:	683b      	ldr	r3, [r7, #0]
 800ee92:	691b      	ldr	r3, [r3, #16]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d10a      	bne.n	800eeae <USB_ActivateEndpoint+0x2ce>
 800ee98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee9a:	881b      	ldrh	r3, [r3, #0]
 800ee9c:	b29b      	uxth	r3, r3
 800ee9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eea2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eea6:	b29a      	uxth	r2, r3
 800eea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eeaa:	801a      	strh	r2, [r3, #0]
 800eeac:	e017      	b.n	800eede <USB_ActivateEndpoint+0x2fe>
 800eeae:	683b      	ldr	r3, [r7, #0]
 800eeb0:	691b      	ldr	r3, [r3, #16]
 800eeb2:	085b      	lsrs	r3, r3, #1
 800eeb4:	66bb      	str	r3, [r7, #104]	; 0x68
 800eeb6:	683b      	ldr	r3, [r7, #0]
 800eeb8:	691b      	ldr	r3, [r3, #16]
 800eeba:	f003 0301 	and.w	r3, r3, #1
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d002      	beq.n	800eec8 <USB_ActivateEndpoint+0x2e8>
 800eec2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800eec4:	3301      	adds	r3, #1
 800eec6:	66bb      	str	r3, [r7, #104]	; 0x68
 800eec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eeca:	881b      	ldrh	r3, [r3, #0]
 800eecc:	b29a      	uxth	r2, r3
 800eece:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800eed0:	b29b      	uxth	r3, r3
 800eed2:	029b      	lsls	r3, r3, #10
 800eed4:	b29b      	uxth	r3, r3
 800eed6:	4313      	orrs	r3, r2
 800eed8:	b29a      	uxth	r2, r3
 800eeda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eedc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800eede:	687a      	ldr	r2, [r7, #4]
 800eee0:	683b      	ldr	r3, [r7, #0]
 800eee2:	781b      	ldrb	r3, [r3, #0]
 800eee4:	009b      	lsls	r3, r3, #2
 800eee6:	4413      	add	r3, r2
 800eee8:	881b      	ldrh	r3, [r3, #0]
 800eeea:	847b      	strh	r3, [r7, #34]	; 0x22
 800eeec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800eeee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d01b      	beq.n	800ef2e <USB_ActivateEndpoint+0x34e>
 800eef6:	687a      	ldr	r2, [r7, #4]
 800eef8:	683b      	ldr	r3, [r7, #0]
 800eefa:	781b      	ldrb	r3, [r3, #0]
 800eefc:	009b      	lsls	r3, r3, #2
 800eefe:	4413      	add	r3, r2
 800ef00:	881b      	ldrh	r3, [r3, #0]
 800ef02:	b29b      	uxth	r3, r3
 800ef04:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ef08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ef0c:	843b      	strh	r3, [r7, #32]
 800ef0e:	687a      	ldr	r2, [r7, #4]
 800ef10:	683b      	ldr	r3, [r7, #0]
 800ef12:	781b      	ldrb	r3, [r3, #0]
 800ef14:	009b      	lsls	r3, r3, #2
 800ef16:	441a      	add	r2, r3
 800ef18:	8c3b      	ldrh	r3, [r7, #32]
 800ef1a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ef1e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ef22:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ef26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ef2a:	b29b      	uxth	r3, r3
 800ef2c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800ef2e:	683b      	ldr	r3, [r7, #0]
 800ef30:	781b      	ldrb	r3, [r3, #0]
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d124      	bne.n	800ef80 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ef36:	687a      	ldr	r2, [r7, #4]
 800ef38:	683b      	ldr	r3, [r7, #0]
 800ef3a:	781b      	ldrb	r3, [r3, #0]
 800ef3c:	009b      	lsls	r3, r3, #2
 800ef3e:	4413      	add	r3, r2
 800ef40:	881b      	ldrh	r3, [r3, #0]
 800ef42:	b29b      	uxth	r3, r3
 800ef44:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ef48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ef4c:	83bb      	strh	r3, [r7, #28]
 800ef4e:	8bbb      	ldrh	r3, [r7, #28]
 800ef50:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800ef54:	83bb      	strh	r3, [r7, #28]
 800ef56:	8bbb      	ldrh	r3, [r7, #28]
 800ef58:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ef5c:	83bb      	strh	r3, [r7, #28]
 800ef5e:	687a      	ldr	r2, [r7, #4]
 800ef60:	683b      	ldr	r3, [r7, #0]
 800ef62:	781b      	ldrb	r3, [r3, #0]
 800ef64:	009b      	lsls	r3, r3, #2
 800ef66:	441a      	add	r2, r3
 800ef68:	8bbb      	ldrh	r3, [r7, #28]
 800ef6a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ef6e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ef72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ef76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ef7a:	b29b      	uxth	r3, r3
 800ef7c:	8013      	strh	r3, [r2, #0]
 800ef7e:	e1ea      	b.n	800f356 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800ef80:	687a      	ldr	r2, [r7, #4]
 800ef82:	683b      	ldr	r3, [r7, #0]
 800ef84:	781b      	ldrb	r3, [r3, #0]
 800ef86:	009b      	lsls	r3, r3, #2
 800ef88:	4413      	add	r3, r2
 800ef8a:	881b      	ldrh	r3, [r3, #0]
 800ef8c:	b29b      	uxth	r3, r3
 800ef8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ef92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ef96:	83fb      	strh	r3, [r7, #30]
 800ef98:	8bfb      	ldrh	r3, [r7, #30]
 800ef9a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ef9e:	83fb      	strh	r3, [r7, #30]
 800efa0:	687a      	ldr	r2, [r7, #4]
 800efa2:	683b      	ldr	r3, [r7, #0]
 800efa4:	781b      	ldrb	r3, [r3, #0]
 800efa6:	009b      	lsls	r3, r3, #2
 800efa8:	441a      	add	r2, r3
 800efaa:	8bfb      	ldrh	r3, [r7, #30]
 800efac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800efb0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800efb4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800efb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800efbc:	b29b      	uxth	r3, r3
 800efbe:	8013      	strh	r3, [r2, #0]
 800efc0:	e1c9      	b.n	800f356 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800efc2:	683b      	ldr	r3, [r7, #0]
 800efc4:	78db      	ldrb	r3, [r3, #3]
 800efc6:	2b02      	cmp	r3, #2
 800efc8:	d11e      	bne.n	800f008 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800efca:	687a      	ldr	r2, [r7, #4]
 800efcc:	683b      	ldr	r3, [r7, #0]
 800efce:	781b      	ldrb	r3, [r3, #0]
 800efd0:	009b      	lsls	r3, r3, #2
 800efd2:	4413      	add	r3, r2
 800efd4:	881b      	ldrh	r3, [r3, #0]
 800efd6:	b29b      	uxth	r3, r3
 800efd8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800efdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800efe0:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800efe4:	687a      	ldr	r2, [r7, #4]
 800efe6:	683b      	ldr	r3, [r7, #0]
 800efe8:	781b      	ldrb	r3, [r3, #0]
 800efea:	009b      	lsls	r3, r3, #2
 800efec:	441a      	add	r2, r3
 800efee:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800eff2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800eff6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800effa:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800effe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f002:	b29b      	uxth	r3, r3
 800f004:	8013      	strh	r3, [r2, #0]
 800f006:	e01d      	b.n	800f044 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800f008:	687a      	ldr	r2, [r7, #4]
 800f00a:	683b      	ldr	r3, [r7, #0]
 800f00c:	781b      	ldrb	r3, [r3, #0]
 800f00e:	009b      	lsls	r3, r3, #2
 800f010:	4413      	add	r3, r2
 800f012:	881b      	ldrh	r3, [r3, #0]
 800f014:	b29b      	uxth	r3, r3
 800f016:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800f01a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f01e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800f022:	687a      	ldr	r2, [r7, #4]
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	781b      	ldrb	r3, [r3, #0]
 800f028:	009b      	lsls	r3, r3, #2
 800f02a:	441a      	add	r2, r3
 800f02c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800f030:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f034:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f038:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f03c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f040:	b29b      	uxth	r3, r3
 800f042:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f04e:	b29b      	uxth	r3, r3
 800f050:	461a      	mov	r2, r3
 800f052:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f054:	4413      	add	r3, r2
 800f056:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f058:	683b      	ldr	r3, [r7, #0]
 800f05a:	781b      	ldrb	r3, [r3, #0]
 800f05c:	00da      	lsls	r2, r3, #3
 800f05e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f060:	4413      	add	r3, r2
 800f062:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f066:	65bb      	str	r3, [r7, #88]	; 0x58
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	891b      	ldrh	r3, [r3, #8]
 800f06c:	085b      	lsrs	r3, r3, #1
 800f06e:	b29b      	uxth	r3, r3
 800f070:	005b      	lsls	r3, r3, #1
 800f072:	b29a      	uxth	r2, r3
 800f074:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f076:	801a      	strh	r2, [r3, #0]
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	657b      	str	r3, [r7, #84]	; 0x54
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f082:	b29b      	uxth	r3, r3
 800f084:	461a      	mov	r2, r3
 800f086:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f088:	4413      	add	r3, r2
 800f08a:	657b      	str	r3, [r7, #84]	; 0x54
 800f08c:	683b      	ldr	r3, [r7, #0]
 800f08e:	781b      	ldrb	r3, [r3, #0]
 800f090:	00da      	lsls	r2, r3, #3
 800f092:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f094:	4413      	add	r3, r2
 800f096:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800f09a:	653b      	str	r3, [r7, #80]	; 0x50
 800f09c:	683b      	ldr	r3, [r7, #0]
 800f09e:	895b      	ldrh	r3, [r3, #10]
 800f0a0:	085b      	lsrs	r3, r3, #1
 800f0a2:	b29b      	uxth	r3, r3
 800f0a4:	005b      	lsls	r3, r3, #1
 800f0a6:	b29a      	uxth	r2, r3
 800f0a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f0aa:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800f0ac:	683b      	ldr	r3, [r7, #0]
 800f0ae:	785b      	ldrb	r3, [r3, #1]
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	f040 8093 	bne.w	800f1dc <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f0b6:	687a      	ldr	r2, [r7, #4]
 800f0b8:	683b      	ldr	r3, [r7, #0]
 800f0ba:	781b      	ldrb	r3, [r3, #0]
 800f0bc:	009b      	lsls	r3, r3, #2
 800f0be:	4413      	add	r3, r2
 800f0c0:	881b      	ldrh	r3, [r3, #0]
 800f0c2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800f0c6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800f0ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d01b      	beq.n	800f10a <USB_ActivateEndpoint+0x52a>
 800f0d2:	687a      	ldr	r2, [r7, #4]
 800f0d4:	683b      	ldr	r3, [r7, #0]
 800f0d6:	781b      	ldrb	r3, [r3, #0]
 800f0d8:	009b      	lsls	r3, r3, #2
 800f0da:	4413      	add	r3, r2
 800f0dc:	881b      	ldrh	r3, [r3, #0]
 800f0de:	b29b      	uxth	r3, r3
 800f0e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f0e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f0e8:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800f0ea:	687a      	ldr	r2, [r7, #4]
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	781b      	ldrb	r3, [r3, #0]
 800f0f0:	009b      	lsls	r3, r3, #2
 800f0f2:	441a      	add	r2, r3
 800f0f4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800f0f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f0fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f0fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f102:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f106:	b29b      	uxth	r3, r3
 800f108:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f10a:	687a      	ldr	r2, [r7, #4]
 800f10c:	683b      	ldr	r3, [r7, #0]
 800f10e:	781b      	ldrb	r3, [r3, #0]
 800f110:	009b      	lsls	r3, r3, #2
 800f112:	4413      	add	r3, r2
 800f114:	881b      	ldrh	r3, [r3, #0]
 800f116:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800f118:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800f11a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d01b      	beq.n	800f15a <USB_ActivateEndpoint+0x57a>
 800f122:	687a      	ldr	r2, [r7, #4]
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	781b      	ldrb	r3, [r3, #0]
 800f128:	009b      	lsls	r3, r3, #2
 800f12a:	4413      	add	r3, r2
 800f12c:	881b      	ldrh	r3, [r3, #0]
 800f12e:	b29b      	uxth	r3, r3
 800f130:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f134:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f138:	877b      	strh	r3, [r7, #58]	; 0x3a
 800f13a:	687a      	ldr	r2, [r7, #4]
 800f13c:	683b      	ldr	r3, [r7, #0]
 800f13e:	781b      	ldrb	r3, [r3, #0]
 800f140:	009b      	lsls	r3, r3, #2
 800f142:	441a      	add	r2, r3
 800f144:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800f146:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f14a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f14e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f152:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f156:	b29b      	uxth	r3, r3
 800f158:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f15a:	687a      	ldr	r2, [r7, #4]
 800f15c:	683b      	ldr	r3, [r7, #0]
 800f15e:	781b      	ldrb	r3, [r3, #0]
 800f160:	009b      	lsls	r3, r3, #2
 800f162:	4413      	add	r3, r2
 800f164:	881b      	ldrh	r3, [r3, #0]
 800f166:	b29b      	uxth	r3, r3
 800f168:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f16c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f170:	873b      	strh	r3, [r7, #56]	; 0x38
 800f172:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800f174:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800f178:	873b      	strh	r3, [r7, #56]	; 0x38
 800f17a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800f17c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800f180:	873b      	strh	r3, [r7, #56]	; 0x38
 800f182:	687a      	ldr	r2, [r7, #4]
 800f184:	683b      	ldr	r3, [r7, #0]
 800f186:	781b      	ldrb	r3, [r3, #0]
 800f188:	009b      	lsls	r3, r3, #2
 800f18a:	441a      	add	r2, r3
 800f18c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800f18e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f192:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f196:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f19a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f19e:	b29b      	uxth	r3, r3
 800f1a0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f1a2:	687a      	ldr	r2, [r7, #4]
 800f1a4:	683b      	ldr	r3, [r7, #0]
 800f1a6:	781b      	ldrb	r3, [r3, #0]
 800f1a8:	009b      	lsls	r3, r3, #2
 800f1aa:	4413      	add	r3, r2
 800f1ac:	881b      	ldrh	r3, [r3, #0]
 800f1ae:	b29b      	uxth	r3, r3
 800f1b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f1b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f1b8:	86fb      	strh	r3, [r7, #54]	; 0x36
 800f1ba:	687a      	ldr	r2, [r7, #4]
 800f1bc:	683b      	ldr	r3, [r7, #0]
 800f1be:	781b      	ldrb	r3, [r3, #0]
 800f1c0:	009b      	lsls	r3, r3, #2
 800f1c2:	441a      	add	r2, r3
 800f1c4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800f1c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f1ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f1ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f1d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f1d6:	b29b      	uxth	r3, r3
 800f1d8:	8013      	strh	r3, [r2, #0]
 800f1da:	e0bc      	b.n	800f356 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f1dc:	687a      	ldr	r2, [r7, #4]
 800f1de:	683b      	ldr	r3, [r7, #0]
 800f1e0:	781b      	ldrb	r3, [r3, #0]
 800f1e2:	009b      	lsls	r3, r3, #2
 800f1e4:	4413      	add	r3, r2
 800f1e6:	881b      	ldrh	r3, [r3, #0]
 800f1e8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800f1ec:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800f1f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d01d      	beq.n	800f234 <USB_ActivateEndpoint+0x654>
 800f1f8:	687a      	ldr	r2, [r7, #4]
 800f1fa:	683b      	ldr	r3, [r7, #0]
 800f1fc:	781b      	ldrb	r3, [r3, #0]
 800f1fe:	009b      	lsls	r3, r3, #2
 800f200:	4413      	add	r3, r2
 800f202:	881b      	ldrh	r3, [r3, #0]
 800f204:	b29b      	uxth	r3, r3
 800f206:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f20a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f20e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800f212:	687a      	ldr	r2, [r7, #4]
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	781b      	ldrb	r3, [r3, #0]
 800f218:	009b      	lsls	r3, r3, #2
 800f21a:	441a      	add	r2, r3
 800f21c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800f220:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f224:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f228:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f22c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f230:	b29b      	uxth	r3, r3
 800f232:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f234:	687a      	ldr	r2, [r7, #4]
 800f236:	683b      	ldr	r3, [r7, #0]
 800f238:	781b      	ldrb	r3, [r3, #0]
 800f23a:	009b      	lsls	r3, r3, #2
 800f23c:	4413      	add	r3, r2
 800f23e:	881b      	ldrh	r3, [r3, #0]
 800f240:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800f244:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800f248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d01d      	beq.n	800f28c <USB_ActivateEndpoint+0x6ac>
 800f250:	687a      	ldr	r2, [r7, #4]
 800f252:	683b      	ldr	r3, [r7, #0]
 800f254:	781b      	ldrb	r3, [r3, #0]
 800f256:	009b      	lsls	r3, r3, #2
 800f258:	4413      	add	r3, r2
 800f25a:	881b      	ldrh	r3, [r3, #0]
 800f25c:	b29b      	uxth	r3, r3
 800f25e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f266:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800f26a:	687a      	ldr	r2, [r7, #4]
 800f26c:	683b      	ldr	r3, [r7, #0]
 800f26e:	781b      	ldrb	r3, [r3, #0]
 800f270:	009b      	lsls	r3, r3, #2
 800f272:	441a      	add	r2, r3
 800f274:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800f278:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f27c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f280:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f284:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f288:	b29b      	uxth	r3, r3
 800f28a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	78db      	ldrb	r3, [r3, #3]
 800f290:	2b01      	cmp	r3, #1
 800f292:	d024      	beq.n	800f2de <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f294:	687a      	ldr	r2, [r7, #4]
 800f296:	683b      	ldr	r3, [r7, #0]
 800f298:	781b      	ldrb	r3, [r3, #0]
 800f29a:	009b      	lsls	r3, r3, #2
 800f29c:	4413      	add	r3, r2
 800f29e:	881b      	ldrh	r3, [r3, #0]
 800f2a0:	b29b      	uxth	r3, r3
 800f2a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f2a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f2aa:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800f2ae:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800f2b2:	f083 0320 	eor.w	r3, r3, #32
 800f2b6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800f2ba:	687a      	ldr	r2, [r7, #4]
 800f2bc:	683b      	ldr	r3, [r7, #0]
 800f2be:	781b      	ldrb	r3, [r3, #0]
 800f2c0:	009b      	lsls	r3, r3, #2
 800f2c2:	441a      	add	r2, r3
 800f2c4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800f2c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f2cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f2d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f2d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f2d8:	b29b      	uxth	r3, r3
 800f2da:	8013      	strh	r3, [r2, #0]
 800f2dc:	e01d      	b.n	800f31a <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f2de:	687a      	ldr	r2, [r7, #4]
 800f2e0:	683b      	ldr	r3, [r7, #0]
 800f2e2:	781b      	ldrb	r3, [r3, #0]
 800f2e4:	009b      	lsls	r3, r3, #2
 800f2e6:	4413      	add	r3, r2
 800f2e8:	881b      	ldrh	r3, [r3, #0]
 800f2ea:	b29b      	uxth	r3, r3
 800f2ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f2f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f2f4:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800f2f8:	687a      	ldr	r2, [r7, #4]
 800f2fa:	683b      	ldr	r3, [r7, #0]
 800f2fc:	781b      	ldrb	r3, [r3, #0]
 800f2fe:	009b      	lsls	r3, r3, #2
 800f300:	441a      	add	r2, r3
 800f302:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800f306:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f30a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f30e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f312:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f316:	b29b      	uxth	r3, r3
 800f318:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f31a:	687a      	ldr	r2, [r7, #4]
 800f31c:	683b      	ldr	r3, [r7, #0]
 800f31e:	781b      	ldrb	r3, [r3, #0]
 800f320:	009b      	lsls	r3, r3, #2
 800f322:	4413      	add	r3, r2
 800f324:	881b      	ldrh	r3, [r3, #0]
 800f326:	b29b      	uxth	r3, r3
 800f328:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f32c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f330:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800f334:	687a      	ldr	r2, [r7, #4]
 800f336:	683b      	ldr	r3, [r7, #0]
 800f338:	781b      	ldrb	r3, [r3, #0]
 800f33a:	009b      	lsls	r3, r3, #2
 800f33c:	441a      	add	r2, r3
 800f33e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f342:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f346:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f34a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f34e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f352:	b29b      	uxth	r3, r3
 800f354:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800f356:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800f35a:	4618      	mov	r0, r3
 800f35c:	3774      	adds	r7, #116	; 0x74
 800f35e:	46bd      	mov	sp, r7
 800f360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f364:	4770      	bx	lr
 800f366:	bf00      	nop

0800f368 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f368:	b480      	push	{r7}
 800f36a:	b08d      	sub	sp, #52	; 0x34
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	6078      	str	r0, [r7, #4]
 800f370:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800f372:	683b      	ldr	r3, [r7, #0]
 800f374:	7b1b      	ldrb	r3, [r3, #12]
 800f376:	2b00      	cmp	r3, #0
 800f378:	f040 808e 	bne.w	800f498 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800f37c:	683b      	ldr	r3, [r7, #0]
 800f37e:	785b      	ldrb	r3, [r3, #1]
 800f380:	2b00      	cmp	r3, #0
 800f382:	d044      	beq.n	800f40e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f384:	687a      	ldr	r2, [r7, #4]
 800f386:	683b      	ldr	r3, [r7, #0]
 800f388:	781b      	ldrb	r3, [r3, #0]
 800f38a:	009b      	lsls	r3, r3, #2
 800f38c:	4413      	add	r3, r2
 800f38e:	881b      	ldrh	r3, [r3, #0]
 800f390:	81bb      	strh	r3, [r7, #12]
 800f392:	89bb      	ldrh	r3, [r7, #12]
 800f394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d01b      	beq.n	800f3d4 <USB_DeactivateEndpoint+0x6c>
 800f39c:	687a      	ldr	r2, [r7, #4]
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	781b      	ldrb	r3, [r3, #0]
 800f3a2:	009b      	lsls	r3, r3, #2
 800f3a4:	4413      	add	r3, r2
 800f3a6:	881b      	ldrh	r3, [r3, #0]
 800f3a8:	b29b      	uxth	r3, r3
 800f3aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f3ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f3b2:	817b      	strh	r3, [r7, #10]
 800f3b4:	687a      	ldr	r2, [r7, #4]
 800f3b6:	683b      	ldr	r3, [r7, #0]
 800f3b8:	781b      	ldrb	r3, [r3, #0]
 800f3ba:	009b      	lsls	r3, r3, #2
 800f3bc:	441a      	add	r2, r3
 800f3be:	897b      	ldrh	r3, [r7, #10]
 800f3c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f3c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f3c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f3cc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f3d0:	b29b      	uxth	r3, r3
 800f3d2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f3d4:	687a      	ldr	r2, [r7, #4]
 800f3d6:	683b      	ldr	r3, [r7, #0]
 800f3d8:	781b      	ldrb	r3, [r3, #0]
 800f3da:	009b      	lsls	r3, r3, #2
 800f3dc:	4413      	add	r3, r2
 800f3de:	881b      	ldrh	r3, [r3, #0]
 800f3e0:	b29b      	uxth	r3, r3
 800f3e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f3e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f3ea:	813b      	strh	r3, [r7, #8]
 800f3ec:	687a      	ldr	r2, [r7, #4]
 800f3ee:	683b      	ldr	r3, [r7, #0]
 800f3f0:	781b      	ldrb	r3, [r3, #0]
 800f3f2:	009b      	lsls	r3, r3, #2
 800f3f4:	441a      	add	r2, r3
 800f3f6:	893b      	ldrh	r3, [r7, #8]
 800f3f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f3fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f400:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f408:	b29b      	uxth	r3, r3
 800f40a:	8013      	strh	r3, [r2, #0]
 800f40c:	e192      	b.n	800f734 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f40e:	687a      	ldr	r2, [r7, #4]
 800f410:	683b      	ldr	r3, [r7, #0]
 800f412:	781b      	ldrb	r3, [r3, #0]
 800f414:	009b      	lsls	r3, r3, #2
 800f416:	4413      	add	r3, r2
 800f418:	881b      	ldrh	r3, [r3, #0]
 800f41a:	827b      	strh	r3, [r7, #18]
 800f41c:	8a7b      	ldrh	r3, [r7, #18]
 800f41e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f422:	2b00      	cmp	r3, #0
 800f424:	d01b      	beq.n	800f45e <USB_DeactivateEndpoint+0xf6>
 800f426:	687a      	ldr	r2, [r7, #4]
 800f428:	683b      	ldr	r3, [r7, #0]
 800f42a:	781b      	ldrb	r3, [r3, #0]
 800f42c:	009b      	lsls	r3, r3, #2
 800f42e:	4413      	add	r3, r2
 800f430:	881b      	ldrh	r3, [r3, #0]
 800f432:	b29b      	uxth	r3, r3
 800f434:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f43c:	823b      	strh	r3, [r7, #16]
 800f43e:	687a      	ldr	r2, [r7, #4]
 800f440:	683b      	ldr	r3, [r7, #0]
 800f442:	781b      	ldrb	r3, [r3, #0]
 800f444:	009b      	lsls	r3, r3, #2
 800f446:	441a      	add	r2, r3
 800f448:	8a3b      	ldrh	r3, [r7, #16]
 800f44a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f44e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f452:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f456:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f45a:	b29b      	uxth	r3, r3
 800f45c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f45e:	687a      	ldr	r2, [r7, #4]
 800f460:	683b      	ldr	r3, [r7, #0]
 800f462:	781b      	ldrb	r3, [r3, #0]
 800f464:	009b      	lsls	r3, r3, #2
 800f466:	4413      	add	r3, r2
 800f468:	881b      	ldrh	r3, [r3, #0]
 800f46a:	b29b      	uxth	r3, r3
 800f46c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f470:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f474:	81fb      	strh	r3, [r7, #14]
 800f476:	687a      	ldr	r2, [r7, #4]
 800f478:	683b      	ldr	r3, [r7, #0]
 800f47a:	781b      	ldrb	r3, [r3, #0]
 800f47c:	009b      	lsls	r3, r3, #2
 800f47e:	441a      	add	r2, r3
 800f480:	89fb      	ldrh	r3, [r7, #14]
 800f482:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f486:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f48a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f48e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f492:	b29b      	uxth	r3, r3
 800f494:	8013      	strh	r3, [r2, #0]
 800f496:	e14d      	b.n	800f734 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800f498:	683b      	ldr	r3, [r7, #0]
 800f49a:	785b      	ldrb	r3, [r3, #1]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	f040 80a5 	bne.w	800f5ec <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f4a2:	687a      	ldr	r2, [r7, #4]
 800f4a4:	683b      	ldr	r3, [r7, #0]
 800f4a6:	781b      	ldrb	r3, [r3, #0]
 800f4a8:	009b      	lsls	r3, r3, #2
 800f4aa:	4413      	add	r3, r2
 800f4ac:	881b      	ldrh	r3, [r3, #0]
 800f4ae:	843b      	strh	r3, [r7, #32]
 800f4b0:	8c3b      	ldrh	r3, [r7, #32]
 800f4b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d01b      	beq.n	800f4f2 <USB_DeactivateEndpoint+0x18a>
 800f4ba:	687a      	ldr	r2, [r7, #4]
 800f4bc:	683b      	ldr	r3, [r7, #0]
 800f4be:	781b      	ldrb	r3, [r3, #0]
 800f4c0:	009b      	lsls	r3, r3, #2
 800f4c2:	4413      	add	r3, r2
 800f4c4:	881b      	ldrh	r3, [r3, #0]
 800f4c6:	b29b      	uxth	r3, r3
 800f4c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f4cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f4d0:	83fb      	strh	r3, [r7, #30]
 800f4d2:	687a      	ldr	r2, [r7, #4]
 800f4d4:	683b      	ldr	r3, [r7, #0]
 800f4d6:	781b      	ldrb	r3, [r3, #0]
 800f4d8:	009b      	lsls	r3, r3, #2
 800f4da:	441a      	add	r2, r3
 800f4dc:	8bfb      	ldrh	r3, [r7, #30]
 800f4de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f4e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f4e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f4ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f4ee:	b29b      	uxth	r3, r3
 800f4f0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f4f2:	687a      	ldr	r2, [r7, #4]
 800f4f4:	683b      	ldr	r3, [r7, #0]
 800f4f6:	781b      	ldrb	r3, [r3, #0]
 800f4f8:	009b      	lsls	r3, r3, #2
 800f4fa:	4413      	add	r3, r2
 800f4fc:	881b      	ldrh	r3, [r3, #0]
 800f4fe:	83bb      	strh	r3, [r7, #28]
 800f500:	8bbb      	ldrh	r3, [r7, #28]
 800f502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f506:	2b00      	cmp	r3, #0
 800f508:	d01b      	beq.n	800f542 <USB_DeactivateEndpoint+0x1da>
 800f50a:	687a      	ldr	r2, [r7, #4]
 800f50c:	683b      	ldr	r3, [r7, #0]
 800f50e:	781b      	ldrb	r3, [r3, #0]
 800f510:	009b      	lsls	r3, r3, #2
 800f512:	4413      	add	r3, r2
 800f514:	881b      	ldrh	r3, [r3, #0]
 800f516:	b29b      	uxth	r3, r3
 800f518:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f51c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f520:	837b      	strh	r3, [r7, #26]
 800f522:	687a      	ldr	r2, [r7, #4]
 800f524:	683b      	ldr	r3, [r7, #0]
 800f526:	781b      	ldrb	r3, [r3, #0]
 800f528:	009b      	lsls	r3, r3, #2
 800f52a:	441a      	add	r2, r3
 800f52c:	8b7b      	ldrh	r3, [r7, #26]
 800f52e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f532:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f536:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f53a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f53e:	b29b      	uxth	r3, r3
 800f540:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800f542:	687a      	ldr	r2, [r7, #4]
 800f544:	683b      	ldr	r3, [r7, #0]
 800f546:	781b      	ldrb	r3, [r3, #0]
 800f548:	009b      	lsls	r3, r3, #2
 800f54a:	4413      	add	r3, r2
 800f54c:	881b      	ldrh	r3, [r3, #0]
 800f54e:	b29b      	uxth	r3, r3
 800f550:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f558:	833b      	strh	r3, [r7, #24]
 800f55a:	687a      	ldr	r2, [r7, #4]
 800f55c:	683b      	ldr	r3, [r7, #0]
 800f55e:	781b      	ldrb	r3, [r3, #0]
 800f560:	009b      	lsls	r3, r3, #2
 800f562:	441a      	add	r2, r3
 800f564:	8b3b      	ldrh	r3, [r7, #24]
 800f566:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f56a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f56e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f572:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f576:	b29b      	uxth	r3, r3
 800f578:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f57a:	687a      	ldr	r2, [r7, #4]
 800f57c:	683b      	ldr	r3, [r7, #0]
 800f57e:	781b      	ldrb	r3, [r3, #0]
 800f580:	009b      	lsls	r3, r3, #2
 800f582:	4413      	add	r3, r2
 800f584:	881b      	ldrh	r3, [r3, #0]
 800f586:	b29b      	uxth	r3, r3
 800f588:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f58c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f590:	82fb      	strh	r3, [r7, #22]
 800f592:	687a      	ldr	r2, [r7, #4]
 800f594:	683b      	ldr	r3, [r7, #0]
 800f596:	781b      	ldrb	r3, [r3, #0]
 800f598:	009b      	lsls	r3, r3, #2
 800f59a:	441a      	add	r2, r3
 800f59c:	8afb      	ldrh	r3, [r7, #22]
 800f59e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f5a2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f5a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f5aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f5ae:	b29b      	uxth	r3, r3
 800f5b0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f5b2:	687a      	ldr	r2, [r7, #4]
 800f5b4:	683b      	ldr	r3, [r7, #0]
 800f5b6:	781b      	ldrb	r3, [r3, #0]
 800f5b8:	009b      	lsls	r3, r3, #2
 800f5ba:	4413      	add	r3, r2
 800f5bc:	881b      	ldrh	r3, [r3, #0]
 800f5be:	b29b      	uxth	r3, r3
 800f5c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f5c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f5c8:	82bb      	strh	r3, [r7, #20]
 800f5ca:	687a      	ldr	r2, [r7, #4]
 800f5cc:	683b      	ldr	r3, [r7, #0]
 800f5ce:	781b      	ldrb	r3, [r3, #0]
 800f5d0:	009b      	lsls	r3, r3, #2
 800f5d2:	441a      	add	r2, r3
 800f5d4:	8abb      	ldrh	r3, [r7, #20]
 800f5d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f5da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f5de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f5e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f5e6:	b29b      	uxth	r3, r3
 800f5e8:	8013      	strh	r3, [r2, #0]
 800f5ea:	e0a3      	b.n	800f734 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f5ec:	687a      	ldr	r2, [r7, #4]
 800f5ee:	683b      	ldr	r3, [r7, #0]
 800f5f0:	781b      	ldrb	r3, [r3, #0]
 800f5f2:	009b      	lsls	r3, r3, #2
 800f5f4:	4413      	add	r3, r2
 800f5f6:	881b      	ldrh	r3, [r3, #0]
 800f5f8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800f5fa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f5fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f600:	2b00      	cmp	r3, #0
 800f602:	d01b      	beq.n	800f63c <USB_DeactivateEndpoint+0x2d4>
 800f604:	687a      	ldr	r2, [r7, #4]
 800f606:	683b      	ldr	r3, [r7, #0]
 800f608:	781b      	ldrb	r3, [r3, #0]
 800f60a:	009b      	lsls	r3, r3, #2
 800f60c:	4413      	add	r3, r2
 800f60e:	881b      	ldrh	r3, [r3, #0]
 800f610:	b29b      	uxth	r3, r3
 800f612:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f616:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f61a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800f61c:	687a      	ldr	r2, [r7, #4]
 800f61e:	683b      	ldr	r3, [r7, #0]
 800f620:	781b      	ldrb	r3, [r3, #0]
 800f622:	009b      	lsls	r3, r3, #2
 800f624:	441a      	add	r2, r3
 800f626:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800f628:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f62c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f630:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f634:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f638:	b29b      	uxth	r3, r3
 800f63a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f63c:	687a      	ldr	r2, [r7, #4]
 800f63e:	683b      	ldr	r3, [r7, #0]
 800f640:	781b      	ldrb	r3, [r3, #0]
 800f642:	009b      	lsls	r3, r3, #2
 800f644:	4413      	add	r3, r2
 800f646:	881b      	ldrh	r3, [r3, #0]
 800f648:	857b      	strh	r3, [r7, #42]	; 0x2a
 800f64a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800f64c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f650:	2b00      	cmp	r3, #0
 800f652:	d01b      	beq.n	800f68c <USB_DeactivateEndpoint+0x324>
 800f654:	687a      	ldr	r2, [r7, #4]
 800f656:	683b      	ldr	r3, [r7, #0]
 800f658:	781b      	ldrb	r3, [r3, #0]
 800f65a:	009b      	lsls	r3, r3, #2
 800f65c:	4413      	add	r3, r2
 800f65e:	881b      	ldrh	r3, [r3, #0]
 800f660:	b29b      	uxth	r3, r3
 800f662:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f66a:	853b      	strh	r3, [r7, #40]	; 0x28
 800f66c:	687a      	ldr	r2, [r7, #4]
 800f66e:	683b      	ldr	r3, [r7, #0]
 800f670:	781b      	ldrb	r3, [r3, #0]
 800f672:	009b      	lsls	r3, r3, #2
 800f674:	441a      	add	r2, r3
 800f676:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f678:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f67c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f680:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f684:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f688:	b29b      	uxth	r3, r3
 800f68a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800f68c:	687a      	ldr	r2, [r7, #4]
 800f68e:	683b      	ldr	r3, [r7, #0]
 800f690:	781b      	ldrb	r3, [r3, #0]
 800f692:	009b      	lsls	r3, r3, #2
 800f694:	4413      	add	r3, r2
 800f696:	881b      	ldrh	r3, [r3, #0]
 800f698:	b29b      	uxth	r3, r3
 800f69a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f69e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f6a2:	84fb      	strh	r3, [r7, #38]	; 0x26
 800f6a4:	687a      	ldr	r2, [r7, #4]
 800f6a6:	683b      	ldr	r3, [r7, #0]
 800f6a8:	781b      	ldrb	r3, [r3, #0]
 800f6aa:	009b      	lsls	r3, r3, #2
 800f6ac:	441a      	add	r2, r3
 800f6ae:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800f6b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f6b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f6b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f6bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f6c0:	b29b      	uxth	r3, r3
 800f6c2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f6c4:	687a      	ldr	r2, [r7, #4]
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	781b      	ldrb	r3, [r3, #0]
 800f6ca:	009b      	lsls	r3, r3, #2
 800f6cc:	4413      	add	r3, r2
 800f6ce:	881b      	ldrh	r3, [r3, #0]
 800f6d0:	b29b      	uxth	r3, r3
 800f6d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f6d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f6da:	84bb      	strh	r3, [r7, #36]	; 0x24
 800f6dc:	687a      	ldr	r2, [r7, #4]
 800f6de:	683b      	ldr	r3, [r7, #0]
 800f6e0:	781b      	ldrb	r3, [r3, #0]
 800f6e2:	009b      	lsls	r3, r3, #2
 800f6e4:	441a      	add	r2, r3
 800f6e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f6e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f6ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f6f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f6f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f6f8:	b29b      	uxth	r3, r3
 800f6fa:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f6fc:	687a      	ldr	r2, [r7, #4]
 800f6fe:	683b      	ldr	r3, [r7, #0]
 800f700:	781b      	ldrb	r3, [r3, #0]
 800f702:	009b      	lsls	r3, r3, #2
 800f704:	4413      	add	r3, r2
 800f706:	881b      	ldrh	r3, [r3, #0]
 800f708:	b29b      	uxth	r3, r3
 800f70a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f70e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f712:	847b      	strh	r3, [r7, #34]	; 0x22
 800f714:	687a      	ldr	r2, [r7, #4]
 800f716:	683b      	ldr	r3, [r7, #0]
 800f718:	781b      	ldrb	r3, [r3, #0]
 800f71a:	009b      	lsls	r3, r3, #2
 800f71c:	441a      	add	r2, r3
 800f71e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f720:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f724:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f728:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f72c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f730:	b29b      	uxth	r3, r3
 800f732:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800f734:	2300      	movs	r3, #0
}
 800f736:	4618      	mov	r0, r3
 800f738:	3734      	adds	r7, #52	; 0x34
 800f73a:	46bd      	mov	sp, r7
 800f73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f740:	4770      	bx	lr

0800f742 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f742:	b580      	push	{r7, lr}
 800f744:	b0c2      	sub	sp, #264	; 0x108
 800f746:	af00      	add	r7, sp, #0
 800f748:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f74c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f750:	6018      	str	r0, [r3, #0]
 800f752:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f756:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f75a:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f75c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f760:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	785b      	ldrb	r3, [r3, #1]
 800f768:	2b01      	cmp	r3, #1
 800f76a:	f040 86b7 	bne.w	80104dc <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800f76e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f772:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	699a      	ldr	r2, [r3, #24]
 800f77a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f77e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	691b      	ldr	r3, [r3, #16]
 800f786:	429a      	cmp	r2, r3
 800f788:	d908      	bls.n	800f79c <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800f78a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f78e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	691b      	ldr	r3, [r3, #16]
 800f796:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800f79a:	e007      	b.n	800f7ac <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800f79c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	699b      	ldr	r3, [r3, #24]
 800f7a8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800f7ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	7b1b      	ldrb	r3, [r3, #12]
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d13a      	bne.n	800f832 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800f7bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	6959      	ldr	r1, [r3, #20]
 800f7c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	88da      	ldrh	r2, [r3, #6]
 800f7d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f7d8:	b29b      	uxth	r3, r3
 800f7da:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800f7de:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800f7e2:	6800      	ldr	r0, [r0, #0]
 800f7e4:	f001 fcb9 	bl	801115a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f7e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7ec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	613b      	str	r3, [r7, #16]
 800f7f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f7f8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f802:	b29b      	uxth	r3, r3
 800f804:	461a      	mov	r2, r3
 800f806:	693b      	ldr	r3, [r7, #16]
 800f808:	4413      	add	r3, r2
 800f80a:	613b      	str	r3, [r7, #16]
 800f80c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f810:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	781b      	ldrb	r3, [r3, #0]
 800f818:	00da      	lsls	r2, r3, #3
 800f81a:	693b      	ldr	r3, [r7, #16]
 800f81c:	4413      	add	r3, r2
 800f81e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f822:	60fb      	str	r3, [r7, #12]
 800f824:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f828:	b29a      	uxth	r2, r3
 800f82a:	68fb      	ldr	r3, [r7, #12]
 800f82c:	801a      	strh	r2, [r3, #0]
 800f82e:	f000 be1f 	b.w	8010470 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800f832:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f836:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	78db      	ldrb	r3, [r3, #3]
 800f83e:	2b02      	cmp	r3, #2
 800f840:	f040 8462 	bne.w	8010108 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800f844:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f848:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	6a1a      	ldr	r2, [r3, #32]
 800f850:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f854:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	691b      	ldr	r3, [r3, #16]
 800f85c:	429a      	cmp	r2, r3
 800f85e:	f240 83df 	bls.w	8010020 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800f862:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f866:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f86a:	681a      	ldr	r2, [r3, #0]
 800f86c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f870:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	781b      	ldrb	r3, [r3, #0]
 800f878:	009b      	lsls	r3, r3, #2
 800f87a:	4413      	add	r3, r2
 800f87c:	881b      	ldrh	r3, [r3, #0]
 800f87e:	b29b      	uxth	r3, r3
 800f880:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f884:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f888:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800f88c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f890:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f894:	681a      	ldr	r2, [r3, #0]
 800f896:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f89a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	781b      	ldrb	r3, [r3, #0]
 800f8a2:	009b      	lsls	r3, r3, #2
 800f8a4:	441a      	add	r2, r3
 800f8a6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800f8aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f8ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f8b2:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800f8b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f8ba:	b29b      	uxth	r3, r3
 800f8bc:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800f8be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f8c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	6a1a      	ldr	r2, [r3, #32]
 800f8ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f8ce:	1ad2      	subs	r2, r2, r3
 800f8d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f8d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f8dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f8e0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f8e4:	681a      	ldr	r2, [r3, #0]
 800f8e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f8ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f8ee:	681b      	ldr	r3, [r3, #0]
 800f8f0:	781b      	ldrb	r3, [r3, #0]
 800f8f2:	009b      	lsls	r3, r3, #2
 800f8f4:	4413      	add	r3, r2
 800f8f6:	881b      	ldrh	r3, [r3, #0]
 800f8f8:	b29b      	uxth	r3, r3
 800f8fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	f000 81c7 	beq.w	800fc92 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f904:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f908:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	633b      	str	r3, [r7, #48]	; 0x30
 800f910:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f914:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f918:	681b      	ldr	r3, [r3, #0]
 800f91a:	785b      	ldrb	r3, [r3, #1]
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	d177      	bne.n	800fa10 <USB_EPStartXfer+0x2ce>
 800f920:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f924:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	62bb      	str	r3, [r7, #40]	; 0x28
 800f92c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f930:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f93a:	b29b      	uxth	r3, r3
 800f93c:	461a      	mov	r2, r3
 800f93e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f940:	4413      	add	r3, r2
 800f942:	62bb      	str	r3, [r7, #40]	; 0x28
 800f944:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f948:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	781b      	ldrb	r3, [r3, #0]
 800f950:	00da      	lsls	r2, r3, #3
 800f952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f954:	4413      	add	r3, r2
 800f956:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f95a:	627b      	str	r3, [r7, #36]	; 0x24
 800f95c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f95e:	881b      	ldrh	r3, [r3, #0]
 800f960:	b29b      	uxth	r3, r3
 800f962:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f966:	b29a      	uxth	r2, r3
 800f968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f96a:	801a      	strh	r2, [r3, #0]
 800f96c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f970:	2b3e      	cmp	r3, #62	; 0x3e
 800f972:	d921      	bls.n	800f9b8 <USB_EPStartXfer+0x276>
 800f974:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f978:	095b      	lsrs	r3, r3, #5
 800f97a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800f97e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f982:	f003 031f 	and.w	r3, r3, #31
 800f986:	2b00      	cmp	r3, #0
 800f988:	d104      	bne.n	800f994 <USB_EPStartXfer+0x252>
 800f98a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800f98e:	3b01      	subs	r3, #1
 800f990:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800f994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f996:	881b      	ldrh	r3, [r3, #0]
 800f998:	b29a      	uxth	r2, r3
 800f99a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800f99e:	b29b      	uxth	r3, r3
 800f9a0:	029b      	lsls	r3, r3, #10
 800f9a2:	b29b      	uxth	r3, r3
 800f9a4:	4313      	orrs	r3, r2
 800f9a6:	b29b      	uxth	r3, r3
 800f9a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f9ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f9b0:	b29a      	uxth	r2, r3
 800f9b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9b4:	801a      	strh	r2, [r3, #0]
 800f9b6:	e050      	b.n	800fa5a <USB_EPStartXfer+0x318>
 800f9b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d10a      	bne.n	800f9d6 <USB_EPStartXfer+0x294>
 800f9c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9c2:	881b      	ldrh	r3, [r3, #0]
 800f9c4:	b29b      	uxth	r3, r3
 800f9c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f9ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f9ce:	b29a      	uxth	r2, r3
 800f9d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9d2:	801a      	strh	r2, [r3, #0]
 800f9d4:	e041      	b.n	800fa5a <USB_EPStartXfer+0x318>
 800f9d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f9da:	085b      	lsrs	r3, r3, #1
 800f9dc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800f9e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f9e4:	f003 0301 	and.w	r3, r3, #1
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d004      	beq.n	800f9f6 <USB_EPStartXfer+0x2b4>
 800f9ec:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800f9f0:	3301      	adds	r3, #1
 800f9f2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800f9f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9f8:	881b      	ldrh	r3, [r3, #0]
 800f9fa:	b29a      	uxth	r2, r3
 800f9fc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800fa00:	b29b      	uxth	r3, r3
 800fa02:	029b      	lsls	r3, r3, #10
 800fa04:	b29b      	uxth	r3, r3
 800fa06:	4313      	orrs	r3, r2
 800fa08:	b29a      	uxth	r2, r3
 800fa0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa0c:	801a      	strh	r2, [r3, #0]
 800fa0e:	e024      	b.n	800fa5a <USB_EPStartXfer+0x318>
 800fa10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	785b      	ldrb	r3, [r3, #1]
 800fa1c:	2b01      	cmp	r3, #1
 800fa1e:	d11c      	bne.n	800fa5a <USB_EPStartXfer+0x318>
 800fa20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa24:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fa2e:	b29b      	uxth	r3, r3
 800fa30:	461a      	mov	r2, r3
 800fa32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa34:	4413      	add	r3, r2
 800fa36:	633b      	str	r3, [r7, #48]	; 0x30
 800fa38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	781b      	ldrb	r3, [r3, #0]
 800fa44:	00da      	lsls	r2, r3, #3
 800fa46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa48:	4413      	add	r3, r2
 800fa4a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800fa4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fa50:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fa54:	b29a      	uxth	r2, r3
 800fa56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fa58:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800fa5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	895b      	ldrh	r3, [r3, #10]
 800fa66:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fa6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa6e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	6959      	ldr	r1, [r3, #20]
 800fa76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fa7a:	b29b      	uxth	r3, r3
 800fa7c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800fa80:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800fa84:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800fa88:	6800      	ldr	r0, [r0, #0]
 800fa8a:	f001 fb66 	bl	801115a <USB_WritePMA>
            ep->xfer_buff += len;
 800fa8e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fa92:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	695a      	ldr	r2, [r3, #20]
 800fa9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fa9e:	441a      	add	r2, r3
 800faa0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800faa4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800faac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fab0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	6a1a      	ldr	r2, [r3, #32]
 800fab8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fabc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	691b      	ldr	r3, [r3, #16]
 800fac4:	429a      	cmp	r2, r3
 800fac6:	d90f      	bls.n	800fae8 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800fac8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800facc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	6a1a      	ldr	r2, [r3, #32]
 800fad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fad8:	1ad2      	subs	r2, r2, r3
 800fada:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fade:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	621a      	str	r2, [r3, #32]
 800fae6:	e00e      	b.n	800fb06 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800fae8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800faec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800faf0:	681b      	ldr	r3, [r3, #0]
 800faf2:	6a1b      	ldr	r3, [r3, #32]
 800faf4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800faf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fafc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	2200      	movs	r2, #0
 800fb04:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800fb06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	785b      	ldrb	r3, [r3, #1]
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d177      	bne.n	800fc06 <USB_EPStartXfer+0x4c4>
 800fb16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb1a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	61bb      	str	r3, [r7, #24]
 800fb22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb26:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fb30:	b29b      	uxth	r3, r3
 800fb32:	461a      	mov	r2, r3
 800fb34:	69bb      	ldr	r3, [r7, #24]
 800fb36:	4413      	add	r3, r2
 800fb38:	61bb      	str	r3, [r7, #24]
 800fb3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fb3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fb42:	681b      	ldr	r3, [r3, #0]
 800fb44:	781b      	ldrb	r3, [r3, #0]
 800fb46:	00da      	lsls	r2, r3, #3
 800fb48:	69bb      	ldr	r3, [r7, #24]
 800fb4a:	4413      	add	r3, r2
 800fb4c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800fb50:	617b      	str	r3, [r7, #20]
 800fb52:	697b      	ldr	r3, [r7, #20]
 800fb54:	881b      	ldrh	r3, [r3, #0]
 800fb56:	b29b      	uxth	r3, r3
 800fb58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fb5c:	b29a      	uxth	r2, r3
 800fb5e:	697b      	ldr	r3, [r7, #20]
 800fb60:	801a      	strh	r2, [r3, #0]
 800fb62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fb66:	2b3e      	cmp	r3, #62	; 0x3e
 800fb68:	d921      	bls.n	800fbae <USB_EPStartXfer+0x46c>
 800fb6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fb6e:	095b      	lsrs	r3, r3, #5
 800fb70:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800fb74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fb78:	f003 031f 	and.w	r3, r3, #31
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d104      	bne.n	800fb8a <USB_EPStartXfer+0x448>
 800fb80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800fb84:	3b01      	subs	r3, #1
 800fb86:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800fb8a:	697b      	ldr	r3, [r7, #20]
 800fb8c:	881b      	ldrh	r3, [r3, #0]
 800fb8e:	b29a      	uxth	r2, r3
 800fb90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800fb94:	b29b      	uxth	r3, r3
 800fb96:	029b      	lsls	r3, r3, #10
 800fb98:	b29b      	uxth	r3, r3
 800fb9a:	4313      	orrs	r3, r2
 800fb9c:	b29b      	uxth	r3, r3
 800fb9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fba2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fba6:	b29a      	uxth	r2, r3
 800fba8:	697b      	ldr	r3, [r7, #20]
 800fbaa:	801a      	strh	r2, [r3, #0]
 800fbac:	e056      	b.n	800fc5c <USB_EPStartXfer+0x51a>
 800fbae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d10a      	bne.n	800fbcc <USB_EPStartXfer+0x48a>
 800fbb6:	697b      	ldr	r3, [r7, #20]
 800fbb8:	881b      	ldrh	r3, [r3, #0]
 800fbba:	b29b      	uxth	r3, r3
 800fbbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fbc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fbc4:	b29a      	uxth	r2, r3
 800fbc6:	697b      	ldr	r3, [r7, #20]
 800fbc8:	801a      	strh	r2, [r3, #0]
 800fbca:	e047      	b.n	800fc5c <USB_EPStartXfer+0x51a>
 800fbcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fbd0:	085b      	lsrs	r3, r3, #1
 800fbd2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800fbd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fbda:	f003 0301 	and.w	r3, r3, #1
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d004      	beq.n	800fbec <USB_EPStartXfer+0x4aa>
 800fbe2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800fbe6:	3301      	adds	r3, #1
 800fbe8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800fbec:	697b      	ldr	r3, [r7, #20]
 800fbee:	881b      	ldrh	r3, [r3, #0]
 800fbf0:	b29a      	uxth	r2, r3
 800fbf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800fbf6:	b29b      	uxth	r3, r3
 800fbf8:	029b      	lsls	r3, r3, #10
 800fbfa:	b29b      	uxth	r3, r3
 800fbfc:	4313      	orrs	r3, r2
 800fbfe:	b29a      	uxth	r2, r3
 800fc00:	697b      	ldr	r3, [r7, #20]
 800fc02:	801a      	strh	r2, [r3, #0]
 800fc04:	e02a      	b.n	800fc5c <USB_EPStartXfer+0x51a>
 800fc06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	785b      	ldrb	r3, [r3, #1]
 800fc12:	2b01      	cmp	r3, #1
 800fc14:	d122      	bne.n	800fc5c <USB_EPStartXfer+0x51a>
 800fc16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc1a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	623b      	str	r3, [r7, #32]
 800fc22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc26:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fc30:	b29b      	uxth	r3, r3
 800fc32:	461a      	mov	r2, r3
 800fc34:	6a3b      	ldr	r3, [r7, #32]
 800fc36:	4413      	add	r3, r2
 800fc38:	623b      	str	r3, [r7, #32]
 800fc3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	781b      	ldrb	r3, [r3, #0]
 800fc46:	00da      	lsls	r2, r3, #3
 800fc48:	6a3b      	ldr	r3, [r7, #32]
 800fc4a:	4413      	add	r3, r2
 800fc4c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800fc50:	61fb      	str	r3, [r7, #28]
 800fc52:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc56:	b29a      	uxth	r2, r3
 800fc58:	69fb      	ldr	r3, [r7, #28]
 800fc5a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800fc5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc60:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	891b      	ldrh	r3, [r3, #8]
 800fc68:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fc6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	6959      	ldr	r1, [r3, #20]
 800fc78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fc7c:	b29b      	uxth	r3, r3
 800fc7e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800fc82:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800fc86:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800fc8a:	6800      	ldr	r0, [r0, #0]
 800fc8c:	f001 fa65 	bl	801115a <USB_WritePMA>
 800fc90:	e3ee      	b.n	8010470 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800fc92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fc96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	785b      	ldrb	r3, [r3, #1]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d177      	bne.n	800fd92 <USB_EPStartXfer+0x650>
 800fca2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fca6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	64bb      	str	r3, [r7, #72]	; 0x48
 800fcae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fcb2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fcb6:	681b      	ldr	r3, [r3, #0]
 800fcb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fcbc:	b29b      	uxth	r3, r3
 800fcbe:	461a      	mov	r2, r3
 800fcc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fcc2:	4413      	add	r3, r2
 800fcc4:	64bb      	str	r3, [r7, #72]	; 0x48
 800fcc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fcca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	781b      	ldrb	r3, [r3, #0]
 800fcd2:	00da      	lsls	r2, r3, #3
 800fcd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fcd6:	4413      	add	r3, r2
 800fcd8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800fcdc:	647b      	str	r3, [r7, #68]	; 0x44
 800fcde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fce0:	881b      	ldrh	r3, [r3, #0]
 800fce2:	b29b      	uxth	r3, r3
 800fce4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fce8:	b29a      	uxth	r2, r3
 800fcea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fcec:	801a      	strh	r2, [r3, #0]
 800fcee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fcf2:	2b3e      	cmp	r3, #62	; 0x3e
 800fcf4:	d921      	bls.n	800fd3a <USB_EPStartXfer+0x5f8>
 800fcf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fcfa:	095b      	lsrs	r3, r3, #5
 800fcfc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800fd00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fd04:	f003 031f 	and.w	r3, r3, #31
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d104      	bne.n	800fd16 <USB_EPStartXfer+0x5d4>
 800fd0c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800fd10:	3b01      	subs	r3, #1
 800fd12:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800fd16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fd18:	881b      	ldrh	r3, [r3, #0]
 800fd1a:	b29a      	uxth	r2, r3
 800fd1c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800fd20:	b29b      	uxth	r3, r3
 800fd22:	029b      	lsls	r3, r3, #10
 800fd24:	b29b      	uxth	r3, r3
 800fd26:	4313      	orrs	r3, r2
 800fd28:	b29b      	uxth	r3, r3
 800fd2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fd2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fd32:	b29a      	uxth	r2, r3
 800fd34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fd36:	801a      	strh	r2, [r3, #0]
 800fd38:	e056      	b.n	800fde8 <USB_EPStartXfer+0x6a6>
 800fd3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d10a      	bne.n	800fd58 <USB_EPStartXfer+0x616>
 800fd42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fd44:	881b      	ldrh	r3, [r3, #0]
 800fd46:	b29b      	uxth	r3, r3
 800fd48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fd4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fd50:	b29a      	uxth	r2, r3
 800fd52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fd54:	801a      	strh	r2, [r3, #0]
 800fd56:	e047      	b.n	800fde8 <USB_EPStartXfer+0x6a6>
 800fd58:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fd5c:	085b      	lsrs	r3, r3, #1
 800fd5e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800fd62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fd66:	f003 0301 	and.w	r3, r3, #1
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d004      	beq.n	800fd78 <USB_EPStartXfer+0x636>
 800fd6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800fd72:	3301      	adds	r3, #1
 800fd74:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800fd78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fd7a:	881b      	ldrh	r3, [r3, #0]
 800fd7c:	b29a      	uxth	r2, r3
 800fd7e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800fd82:	b29b      	uxth	r3, r3
 800fd84:	029b      	lsls	r3, r3, #10
 800fd86:	b29b      	uxth	r3, r3
 800fd88:	4313      	orrs	r3, r2
 800fd8a:	b29a      	uxth	r2, r3
 800fd8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fd8e:	801a      	strh	r2, [r3, #0]
 800fd90:	e02a      	b.n	800fde8 <USB_EPStartXfer+0x6a6>
 800fd92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fd96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	785b      	ldrb	r3, [r3, #1]
 800fd9e:	2b01      	cmp	r3, #1
 800fda0:	d122      	bne.n	800fde8 <USB_EPStartXfer+0x6a6>
 800fda2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fda6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	653b      	str	r3, [r7, #80]	; 0x50
 800fdae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fdb2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800fdbc:	b29b      	uxth	r3, r3
 800fdbe:	461a      	mov	r2, r3
 800fdc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fdc2:	4413      	add	r3, r2
 800fdc4:	653b      	str	r3, [r7, #80]	; 0x50
 800fdc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fdca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	781b      	ldrb	r3, [r3, #0]
 800fdd2:	00da      	lsls	r2, r3, #3
 800fdd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fdd6:	4413      	add	r3, r2
 800fdd8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800fddc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800fdde:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fde2:	b29a      	uxth	r2, r3
 800fde4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fde6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800fde8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fdec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	891b      	ldrh	r3, [r3, #8]
 800fdf4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fdf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fdfc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	6959      	ldr	r1, [r3, #20]
 800fe04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fe08:	b29b      	uxth	r3, r3
 800fe0a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800fe0e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800fe12:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800fe16:	6800      	ldr	r0, [r0, #0]
 800fe18:	f001 f99f 	bl	801115a <USB_WritePMA>
            ep->xfer_buff += len;
 800fe1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe20:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	695a      	ldr	r2, [r3, #20]
 800fe28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fe2c:	441a      	add	r2, r3
 800fe2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800fe3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	6a1a      	ldr	r2, [r3, #32]
 800fe46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe4a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	691b      	ldr	r3, [r3, #16]
 800fe52:	429a      	cmp	r2, r3
 800fe54:	d90f      	bls.n	800fe76 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800fe56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	6a1a      	ldr	r2, [r3, #32]
 800fe62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800fe66:	1ad2      	subs	r2, r2, r3
 800fe68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	621a      	str	r2, [r3, #32]
 800fe74:	e00e      	b.n	800fe94 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800fe76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe7a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	6a1b      	ldr	r3, [r3, #32]
 800fe82:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800fe86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	2200      	movs	r2, #0
 800fe92:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800fe94:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fe98:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	643b      	str	r3, [r7, #64]	; 0x40
 800fea0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fea4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	785b      	ldrb	r3, [r3, #1]
 800feac:	2b00      	cmp	r3, #0
 800feae:	d177      	bne.n	800ffa0 <USB_EPStartXfer+0x85e>
 800feb0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800feb4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	63bb      	str	r3, [r7, #56]	; 0x38
 800febc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fec0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800feca:	b29b      	uxth	r3, r3
 800fecc:	461a      	mov	r2, r3
 800fece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fed0:	4413      	add	r3, r2
 800fed2:	63bb      	str	r3, [r7, #56]	; 0x38
 800fed4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fed8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	781b      	ldrb	r3, [r3, #0]
 800fee0:	00da      	lsls	r2, r3, #3
 800fee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fee4:	4413      	add	r3, r2
 800fee6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800feea:	637b      	str	r3, [r7, #52]	; 0x34
 800feec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800feee:	881b      	ldrh	r3, [r3, #0]
 800fef0:	b29b      	uxth	r3, r3
 800fef2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fef6:	b29a      	uxth	r2, r3
 800fef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fefa:	801a      	strh	r2, [r3, #0]
 800fefc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ff00:	2b3e      	cmp	r3, #62	; 0x3e
 800ff02:	d921      	bls.n	800ff48 <USB_EPStartXfer+0x806>
 800ff04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ff08:	095b      	lsrs	r3, r3, #5
 800ff0a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ff0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ff12:	f003 031f 	and.w	r3, r3, #31
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d104      	bne.n	800ff24 <USB_EPStartXfer+0x7e2>
 800ff1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ff1e:	3b01      	subs	r3, #1
 800ff20:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ff24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff26:	881b      	ldrh	r3, [r3, #0]
 800ff28:	b29a      	uxth	r2, r3
 800ff2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ff2e:	b29b      	uxth	r3, r3
 800ff30:	029b      	lsls	r3, r3, #10
 800ff32:	b29b      	uxth	r3, r3
 800ff34:	4313      	orrs	r3, r2
 800ff36:	b29b      	uxth	r3, r3
 800ff38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ff3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ff40:	b29a      	uxth	r2, r3
 800ff42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff44:	801a      	strh	r2, [r3, #0]
 800ff46:	e050      	b.n	800ffea <USB_EPStartXfer+0x8a8>
 800ff48:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d10a      	bne.n	800ff66 <USB_EPStartXfer+0x824>
 800ff50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff52:	881b      	ldrh	r3, [r3, #0]
 800ff54:	b29b      	uxth	r3, r3
 800ff56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ff5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ff5e:	b29a      	uxth	r2, r3
 800ff60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff62:	801a      	strh	r2, [r3, #0]
 800ff64:	e041      	b.n	800ffea <USB_EPStartXfer+0x8a8>
 800ff66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ff6a:	085b      	lsrs	r3, r3, #1
 800ff6c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ff70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ff74:	f003 0301 	and.w	r3, r3, #1
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d004      	beq.n	800ff86 <USB_EPStartXfer+0x844>
 800ff7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ff80:	3301      	adds	r3, #1
 800ff82:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ff86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff88:	881b      	ldrh	r3, [r3, #0]
 800ff8a:	b29a      	uxth	r2, r3
 800ff8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ff90:	b29b      	uxth	r3, r3
 800ff92:	029b      	lsls	r3, r3, #10
 800ff94:	b29b      	uxth	r3, r3
 800ff96:	4313      	orrs	r3, r2
 800ff98:	b29a      	uxth	r2, r3
 800ff9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff9c:	801a      	strh	r2, [r3, #0]
 800ff9e:	e024      	b.n	800ffea <USB_EPStartXfer+0x8a8>
 800ffa0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ffa4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	785b      	ldrb	r3, [r3, #1]
 800ffac:	2b01      	cmp	r3, #1
 800ffae:	d11c      	bne.n	800ffea <USB_EPStartXfer+0x8a8>
 800ffb0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ffb4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ffbe:	b29b      	uxth	r3, r3
 800ffc0:	461a      	mov	r2, r3
 800ffc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ffc4:	4413      	add	r3, r2
 800ffc6:	643b      	str	r3, [r7, #64]	; 0x40
 800ffc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ffcc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	781b      	ldrb	r3, [r3, #0]
 800ffd4:	00da      	lsls	r2, r3, #3
 800ffd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ffd8:	4413      	add	r3, r2
 800ffda:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ffde:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ffe0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ffe4:	b29a      	uxth	r2, r3
 800ffe6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ffe8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ffea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ffee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	895b      	ldrh	r3, [r3, #10]
 800fff6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fffa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800fffe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	6959      	ldr	r1, [r3, #20]
 8010006:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801000a:	b29b      	uxth	r3, r3
 801000c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8010010:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8010014:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8010018:	6800      	ldr	r0, [r0, #0]
 801001a:	f001 f89e 	bl	801115a <USB_WritePMA>
 801001e:	e227      	b.n	8010470 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8010020:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010024:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	6a1b      	ldr	r3, [r3, #32]
 801002c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8010030:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010034:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010038:	681a      	ldr	r2, [r3, #0]
 801003a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801003e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	781b      	ldrb	r3, [r3, #0]
 8010046:	009b      	lsls	r3, r3, #2
 8010048:	4413      	add	r3, r2
 801004a:	881b      	ldrh	r3, [r3, #0]
 801004c:	b29b      	uxth	r3, r3
 801004e:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8010052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010056:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 801005a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801005e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010062:	681a      	ldr	r2, [r3, #0]
 8010064:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010068:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	781b      	ldrb	r3, [r3, #0]
 8010070:	009b      	lsls	r3, r3, #2
 8010072:	441a      	add	r2, r3
 8010074:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8010078:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801007c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010080:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010084:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010088:	b29b      	uxth	r3, r3
 801008a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801008c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010090:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010098:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801009c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80100a6:	b29b      	uxth	r3, r3
 80100a8:	461a      	mov	r2, r3
 80100aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80100ac:	4413      	add	r3, r2
 80100ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80100b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80100b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	781b      	ldrb	r3, [r3, #0]
 80100bc:	00da      	lsls	r2, r3, #3
 80100be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80100c0:	4413      	add	r3, r2
 80100c2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80100c6:	65bb      	str	r3, [r7, #88]	; 0x58
 80100c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80100cc:	b29a      	uxth	r2, r3
 80100ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80100d0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80100d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80100d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	891b      	ldrh	r3, [r3, #8]
 80100de:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80100e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80100e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	6959      	ldr	r1, [r3, #20]
 80100ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80100f2:	b29b      	uxth	r3, r3
 80100f4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80100f8:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80100fc:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8010100:	6800      	ldr	r0, [r0, #0]
 8010102:	f001 f82a 	bl	801115a <USB_WritePMA>
 8010106:	e1b3      	b.n	8010470 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8010108:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801010c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	6a1a      	ldr	r2, [r3, #32]
 8010114:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010118:	1ad2      	subs	r2, r2, r3
 801011a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801011e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8010126:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801012a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801012e:	681a      	ldr	r2, [r3, #0]
 8010130:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010134:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	781b      	ldrb	r3, [r3, #0]
 801013c:	009b      	lsls	r3, r3, #2
 801013e:	4413      	add	r3, r2
 8010140:	881b      	ldrh	r3, [r3, #0]
 8010142:	b29b      	uxth	r3, r3
 8010144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010148:	2b00      	cmp	r3, #0
 801014a:	f000 80c6 	beq.w	80102da <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801014e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010152:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	673b      	str	r3, [r7, #112]	; 0x70
 801015a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801015e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010162:	681b      	ldr	r3, [r3, #0]
 8010164:	785b      	ldrb	r3, [r3, #1]
 8010166:	2b00      	cmp	r3, #0
 8010168:	d177      	bne.n	801025a <USB_EPStartXfer+0xb18>
 801016a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801016e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	66bb      	str	r3, [r7, #104]	; 0x68
 8010176:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801017a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010184:	b29b      	uxth	r3, r3
 8010186:	461a      	mov	r2, r3
 8010188:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801018a:	4413      	add	r3, r2
 801018c:	66bb      	str	r3, [r7, #104]	; 0x68
 801018e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010192:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	781b      	ldrb	r3, [r3, #0]
 801019a:	00da      	lsls	r2, r3, #3
 801019c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801019e:	4413      	add	r3, r2
 80101a0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80101a4:	667b      	str	r3, [r7, #100]	; 0x64
 80101a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80101a8:	881b      	ldrh	r3, [r3, #0]
 80101aa:	b29b      	uxth	r3, r3
 80101ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80101b0:	b29a      	uxth	r2, r3
 80101b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80101b4:	801a      	strh	r2, [r3, #0]
 80101b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80101ba:	2b3e      	cmp	r3, #62	; 0x3e
 80101bc:	d921      	bls.n	8010202 <USB_EPStartXfer+0xac0>
 80101be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80101c2:	095b      	lsrs	r3, r3, #5
 80101c4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80101c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80101cc:	f003 031f 	and.w	r3, r3, #31
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d104      	bne.n	80101de <USB_EPStartXfer+0xa9c>
 80101d4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80101d8:	3b01      	subs	r3, #1
 80101da:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80101de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80101e0:	881b      	ldrh	r3, [r3, #0]
 80101e2:	b29a      	uxth	r2, r3
 80101e4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80101e8:	b29b      	uxth	r3, r3
 80101ea:	029b      	lsls	r3, r3, #10
 80101ec:	b29b      	uxth	r3, r3
 80101ee:	4313      	orrs	r3, r2
 80101f0:	b29b      	uxth	r3, r3
 80101f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80101f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80101fa:	b29a      	uxth	r2, r3
 80101fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80101fe:	801a      	strh	r2, [r3, #0]
 8010200:	e050      	b.n	80102a4 <USB_EPStartXfer+0xb62>
 8010202:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010206:	2b00      	cmp	r3, #0
 8010208:	d10a      	bne.n	8010220 <USB_EPStartXfer+0xade>
 801020a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801020c:	881b      	ldrh	r3, [r3, #0]
 801020e:	b29b      	uxth	r3, r3
 8010210:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010214:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010218:	b29a      	uxth	r2, r3
 801021a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801021c:	801a      	strh	r2, [r3, #0]
 801021e:	e041      	b.n	80102a4 <USB_EPStartXfer+0xb62>
 8010220:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010224:	085b      	lsrs	r3, r3, #1
 8010226:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 801022a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801022e:	f003 0301 	and.w	r3, r3, #1
 8010232:	2b00      	cmp	r3, #0
 8010234:	d004      	beq.n	8010240 <USB_EPStartXfer+0xafe>
 8010236:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 801023a:	3301      	adds	r3, #1
 801023c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8010240:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010242:	881b      	ldrh	r3, [r3, #0]
 8010244:	b29a      	uxth	r2, r3
 8010246:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 801024a:	b29b      	uxth	r3, r3
 801024c:	029b      	lsls	r3, r3, #10
 801024e:	b29b      	uxth	r3, r3
 8010250:	4313      	orrs	r3, r2
 8010252:	b29a      	uxth	r2, r3
 8010254:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010256:	801a      	strh	r2, [r3, #0]
 8010258:	e024      	b.n	80102a4 <USB_EPStartXfer+0xb62>
 801025a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801025e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	785b      	ldrb	r3, [r3, #1]
 8010266:	2b01      	cmp	r3, #1
 8010268:	d11c      	bne.n	80102a4 <USB_EPStartXfer+0xb62>
 801026a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801026e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010278:	b29b      	uxth	r3, r3
 801027a:	461a      	mov	r2, r3
 801027c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801027e:	4413      	add	r3, r2
 8010280:	673b      	str	r3, [r7, #112]	; 0x70
 8010282:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010286:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	781b      	ldrb	r3, [r3, #0]
 801028e:	00da      	lsls	r2, r3, #3
 8010290:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010292:	4413      	add	r3, r2
 8010294:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010298:	66fb      	str	r3, [r7, #108]	; 0x6c
 801029a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801029e:	b29a      	uxth	r2, r3
 80102a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80102a2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80102a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	895b      	ldrh	r3, [r3, #10]
 80102b0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80102b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	6959      	ldr	r1, [r3, #20]
 80102c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80102c4:	b29b      	uxth	r3, r3
 80102c6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80102ca:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80102ce:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80102d2:	6800      	ldr	r0, [r0, #0]
 80102d4:	f000 ff41 	bl	801115a <USB_WritePMA>
 80102d8:	e0ca      	b.n	8010470 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80102da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	785b      	ldrb	r3, [r3, #1]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d177      	bne.n	80103da <USB_EPStartXfer+0xc98>
 80102ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80102f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80102fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010304:	b29b      	uxth	r3, r3
 8010306:	461a      	mov	r2, r3
 8010308:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801030a:	4413      	add	r3, r2
 801030c:	67fb      	str	r3, [r7, #124]	; 0x7c
 801030e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010312:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	781b      	ldrb	r3, [r3, #0]
 801031a:	00da      	lsls	r2, r3, #3
 801031c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801031e:	4413      	add	r3, r2
 8010320:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8010324:	67bb      	str	r3, [r7, #120]	; 0x78
 8010326:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010328:	881b      	ldrh	r3, [r3, #0]
 801032a:	b29b      	uxth	r3, r3
 801032c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010330:	b29a      	uxth	r2, r3
 8010332:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010334:	801a      	strh	r2, [r3, #0]
 8010336:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801033a:	2b3e      	cmp	r3, #62	; 0x3e
 801033c:	d921      	bls.n	8010382 <USB_EPStartXfer+0xc40>
 801033e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010342:	095b      	lsrs	r3, r3, #5
 8010344:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8010348:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801034c:	f003 031f 	and.w	r3, r3, #31
 8010350:	2b00      	cmp	r3, #0
 8010352:	d104      	bne.n	801035e <USB_EPStartXfer+0xc1c>
 8010354:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8010358:	3b01      	subs	r3, #1
 801035a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 801035e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010360:	881b      	ldrh	r3, [r3, #0]
 8010362:	b29a      	uxth	r2, r3
 8010364:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8010368:	b29b      	uxth	r3, r3
 801036a:	029b      	lsls	r3, r3, #10
 801036c:	b29b      	uxth	r3, r3
 801036e:	4313      	orrs	r3, r2
 8010370:	b29b      	uxth	r3, r3
 8010372:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010376:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801037a:	b29a      	uxth	r2, r3
 801037c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801037e:	801a      	strh	r2, [r3, #0]
 8010380:	e05c      	b.n	801043c <USB_EPStartXfer+0xcfa>
 8010382:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010386:	2b00      	cmp	r3, #0
 8010388:	d10a      	bne.n	80103a0 <USB_EPStartXfer+0xc5e>
 801038a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801038c:	881b      	ldrh	r3, [r3, #0]
 801038e:	b29b      	uxth	r3, r3
 8010390:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010394:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010398:	b29a      	uxth	r2, r3
 801039a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801039c:	801a      	strh	r2, [r3, #0]
 801039e:	e04d      	b.n	801043c <USB_EPStartXfer+0xcfa>
 80103a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80103a4:	085b      	lsrs	r3, r3, #1
 80103a6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80103aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80103ae:	f003 0301 	and.w	r3, r3, #1
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d004      	beq.n	80103c0 <USB_EPStartXfer+0xc7e>
 80103b6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80103ba:	3301      	adds	r3, #1
 80103bc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80103c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80103c2:	881b      	ldrh	r3, [r3, #0]
 80103c4:	b29a      	uxth	r2, r3
 80103c6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80103ca:	b29b      	uxth	r3, r3
 80103cc:	029b      	lsls	r3, r3, #10
 80103ce:	b29b      	uxth	r3, r3
 80103d0:	4313      	orrs	r3, r2
 80103d2:	b29a      	uxth	r2, r3
 80103d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80103d6:	801a      	strh	r2, [r3, #0]
 80103d8:	e030      	b.n	801043c <USB_EPStartXfer+0xcfa>
 80103da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80103de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80103e2:	681b      	ldr	r3, [r3, #0]
 80103e4:	785b      	ldrb	r3, [r3, #1]
 80103e6:	2b01      	cmp	r3, #1
 80103e8:	d128      	bne.n	801043c <USB_EPStartXfer+0xcfa>
 80103ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80103ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80103f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80103fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010400:	681b      	ldr	r3, [r3, #0]
 8010402:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010406:	b29b      	uxth	r3, r3
 8010408:	461a      	mov	r2, r3
 801040a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801040e:	4413      	add	r3, r2
 8010410:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8010414:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010418:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	781b      	ldrb	r3, [r3, #0]
 8010420:	00da      	lsls	r2, r3, #3
 8010422:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8010426:	4413      	add	r3, r2
 8010428:	f203 4302 	addw	r3, r3, #1026	; 0x402
 801042c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8010430:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010434:	b29a      	uxth	r2, r3
 8010436:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801043a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801043c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010440:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	891b      	ldrh	r3, [r3, #8]
 8010448:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801044c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010450:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	6959      	ldr	r1, [r3, #20]
 8010458:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801045c:	b29b      	uxth	r3, r3
 801045e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8010462:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8010466:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 801046a:	6800      	ldr	r0, [r0, #0]
 801046c:	f000 fe75 	bl	801115a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8010470:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010474:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010478:	681a      	ldr	r2, [r3, #0]
 801047a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801047e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	781b      	ldrb	r3, [r3, #0]
 8010486:	009b      	lsls	r3, r3, #2
 8010488:	4413      	add	r3, r2
 801048a:	881b      	ldrh	r3, [r3, #0]
 801048c:	b29b      	uxth	r3, r3
 801048e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010492:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010496:	817b      	strh	r3, [r7, #10]
 8010498:	897b      	ldrh	r3, [r7, #10]
 801049a:	f083 0310 	eor.w	r3, r3, #16
 801049e:	817b      	strh	r3, [r7, #10]
 80104a0:	897b      	ldrh	r3, [r7, #10]
 80104a2:	f083 0320 	eor.w	r3, r3, #32
 80104a6:	817b      	strh	r3, [r7, #10]
 80104a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80104ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80104b0:	681a      	ldr	r2, [r3, #0]
 80104b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80104b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	781b      	ldrb	r3, [r3, #0]
 80104be:	009b      	lsls	r3, r3, #2
 80104c0:	441a      	add	r2, r3
 80104c2:	897b      	ldrh	r3, [r7, #10]
 80104c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80104c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80104cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80104d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80104d4:	b29b      	uxth	r3, r3
 80104d6:	8013      	strh	r3, [r2, #0]
 80104d8:	f000 bcde 	b.w	8010e98 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80104dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80104e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	7b1b      	ldrb	r3, [r3, #12]
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	f040 80bb 	bne.w	8010664 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80104ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80104f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	699a      	ldr	r2, [r3, #24]
 80104fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80104fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	691b      	ldr	r3, [r3, #16]
 8010506:	429a      	cmp	r2, r3
 8010508:	d917      	bls.n	801053a <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 801050a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801050e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	691b      	ldr	r3, [r3, #16]
 8010516:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 801051a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801051e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	699a      	ldr	r2, [r3, #24]
 8010526:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801052a:	1ad2      	subs	r2, r2, r3
 801052c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010530:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	619a      	str	r2, [r3, #24]
 8010538:	e00e      	b.n	8010558 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 801053a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801053e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010542:	681b      	ldr	r3, [r3, #0]
 8010544:	699b      	ldr	r3, [r3, #24]
 8010546:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 801054a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801054e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010552:	681b      	ldr	r3, [r3, #0]
 8010554:	2200      	movs	r2, #0
 8010556:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8010558:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801055c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8010566:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801056a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010574:	b29b      	uxth	r3, r3
 8010576:	461a      	mov	r2, r3
 8010578:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801057c:	4413      	add	r3, r2
 801057e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8010582:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010586:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	781b      	ldrb	r3, [r3, #0]
 801058e:	00da      	lsls	r2, r3, #3
 8010590:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8010594:	4413      	add	r3, r2
 8010596:	f203 4306 	addw	r3, r3, #1030	; 0x406
 801059a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801059e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80105a2:	881b      	ldrh	r3, [r3, #0]
 80105a4:	b29b      	uxth	r3, r3
 80105a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80105aa:	b29a      	uxth	r2, r3
 80105ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80105b0:	801a      	strh	r2, [r3, #0]
 80105b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80105b6:	2b3e      	cmp	r3, #62	; 0x3e
 80105b8:	d924      	bls.n	8010604 <USB_EPStartXfer+0xec2>
 80105ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80105be:	095b      	lsrs	r3, r3, #5
 80105c0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80105c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80105c8:	f003 031f 	and.w	r3, r3, #31
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d104      	bne.n	80105da <USB_EPStartXfer+0xe98>
 80105d0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80105d4:	3b01      	subs	r3, #1
 80105d6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80105da:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80105de:	881b      	ldrh	r3, [r3, #0]
 80105e0:	b29a      	uxth	r2, r3
 80105e2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80105e6:	b29b      	uxth	r3, r3
 80105e8:	029b      	lsls	r3, r3, #10
 80105ea:	b29b      	uxth	r3, r3
 80105ec:	4313      	orrs	r3, r2
 80105ee:	b29b      	uxth	r3, r3
 80105f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80105f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80105f8:	b29a      	uxth	r2, r3
 80105fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80105fe:	801a      	strh	r2, [r3, #0]
 8010600:	f000 bc10 	b.w	8010e24 <USB_EPStartXfer+0x16e2>
 8010604:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010608:	2b00      	cmp	r3, #0
 801060a:	d10c      	bne.n	8010626 <USB_EPStartXfer+0xee4>
 801060c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010610:	881b      	ldrh	r3, [r3, #0]
 8010612:	b29b      	uxth	r3, r3
 8010614:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010618:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801061c:	b29a      	uxth	r2, r3
 801061e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010622:	801a      	strh	r2, [r3, #0]
 8010624:	e3fe      	b.n	8010e24 <USB_EPStartXfer+0x16e2>
 8010626:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 801062a:	085b      	lsrs	r3, r3, #1
 801062c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8010630:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010634:	f003 0301 	and.w	r3, r3, #1
 8010638:	2b00      	cmp	r3, #0
 801063a:	d004      	beq.n	8010646 <USB_EPStartXfer+0xf04>
 801063c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8010640:	3301      	adds	r3, #1
 8010642:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8010646:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801064a:	881b      	ldrh	r3, [r3, #0]
 801064c:	b29a      	uxth	r2, r3
 801064e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8010652:	b29b      	uxth	r3, r3
 8010654:	029b      	lsls	r3, r3, #10
 8010656:	b29b      	uxth	r3, r3
 8010658:	4313      	orrs	r3, r2
 801065a:	b29a      	uxth	r2, r3
 801065c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010660:	801a      	strh	r2, [r3, #0]
 8010662:	e3df      	b.n	8010e24 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8010664:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010668:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	78db      	ldrb	r3, [r3, #3]
 8010670:	2b02      	cmp	r3, #2
 8010672:	f040 8218 	bne.w	8010aa6 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8010676:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801067a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	785b      	ldrb	r3, [r3, #1]
 8010682:	2b00      	cmp	r3, #0
 8010684:	f040 809d 	bne.w	80107c2 <USB_EPStartXfer+0x1080>
 8010688:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801068c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8010696:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801069a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80106a4:	b29b      	uxth	r3, r3
 80106a6:	461a      	mov	r2, r3
 80106a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80106ac:	4413      	add	r3, r2
 80106ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80106b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	781b      	ldrb	r3, [r3, #0]
 80106be:	00da      	lsls	r2, r3, #3
 80106c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80106c4:	4413      	add	r3, r2
 80106c6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80106ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80106ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80106d2:	881b      	ldrh	r3, [r3, #0]
 80106d4:	b29b      	uxth	r3, r3
 80106d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80106da:	b29a      	uxth	r2, r3
 80106dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80106e0:	801a      	strh	r2, [r3, #0]
 80106e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	691b      	ldr	r3, [r3, #16]
 80106ee:	2b3e      	cmp	r3, #62	; 0x3e
 80106f0:	d92b      	bls.n	801074a <USB_EPStartXfer+0x1008>
 80106f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80106f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	691b      	ldr	r3, [r3, #16]
 80106fe:	095b      	lsrs	r3, r3, #5
 8010700:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8010704:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010708:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801070c:	681b      	ldr	r3, [r3, #0]
 801070e:	691b      	ldr	r3, [r3, #16]
 8010710:	f003 031f 	and.w	r3, r3, #31
 8010714:	2b00      	cmp	r3, #0
 8010716:	d104      	bne.n	8010722 <USB_EPStartXfer+0xfe0>
 8010718:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801071c:	3b01      	subs	r3, #1
 801071e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8010722:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8010726:	881b      	ldrh	r3, [r3, #0]
 8010728:	b29a      	uxth	r2, r3
 801072a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801072e:	b29b      	uxth	r3, r3
 8010730:	029b      	lsls	r3, r3, #10
 8010732:	b29b      	uxth	r3, r3
 8010734:	4313      	orrs	r3, r2
 8010736:	b29b      	uxth	r3, r3
 8010738:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801073c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010740:	b29a      	uxth	r2, r3
 8010742:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8010746:	801a      	strh	r2, [r3, #0]
 8010748:	e070      	b.n	801082c <USB_EPStartXfer+0x10ea>
 801074a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801074e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010752:	681b      	ldr	r3, [r3, #0]
 8010754:	691b      	ldr	r3, [r3, #16]
 8010756:	2b00      	cmp	r3, #0
 8010758:	d10c      	bne.n	8010774 <USB_EPStartXfer+0x1032>
 801075a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 801075e:	881b      	ldrh	r3, [r3, #0]
 8010760:	b29b      	uxth	r3, r3
 8010762:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010766:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801076a:	b29a      	uxth	r2, r3
 801076c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8010770:	801a      	strh	r2, [r3, #0]
 8010772:	e05b      	b.n	801082c <USB_EPStartXfer+0x10ea>
 8010774:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010778:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	691b      	ldr	r3, [r3, #16]
 8010780:	085b      	lsrs	r3, r3, #1
 8010782:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8010786:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801078a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	691b      	ldr	r3, [r3, #16]
 8010792:	f003 0301 	and.w	r3, r3, #1
 8010796:	2b00      	cmp	r3, #0
 8010798:	d004      	beq.n	80107a4 <USB_EPStartXfer+0x1062>
 801079a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801079e:	3301      	adds	r3, #1
 80107a0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80107a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80107a8:	881b      	ldrh	r3, [r3, #0]
 80107aa:	b29a      	uxth	r2, r3
 80107ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107b0:	b29b      	uxth	r3, r3
 80107b2:	029b      	lsls	r3, r3, #10
 80107b4:	b29b      	uxth	r3, r3
 80107b6:	4313      	orrs	r3, r2
 80107b8:	b29a      	uxth	r2, r3
 80107ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80107be:	801a      	strh	r2, [r3, #0]
 80107c0:	e034      	b.n	801082c <USB_EPStartXfer+0x10ea>
 80107c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80107c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	785b      	ldrb	r3, [r3, #1]
 80107ce:	2b01      	cmp	r3, #1
 80107d0:	d12c      	bne.n	801082c <USB_EPStartXfer+0x10ea>
 80107d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80107d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80107e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80107e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80107ee:	b29b      	uxth	r3, r3
 80107f0:	461a      	mov	r2, r3
 80107f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80107f6:	4413      	add	r3, r2
 80107f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80107fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010800:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	781b      	ldrb	r3, [r3, #0]
 8010808:	00da      	lsls	r2, r3, #3
 801080a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801080e:	4413      	add	r3, r2
 8010810:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8010814:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8010818:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801081c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	691b      	ldr	r3, [r3, #16]
 8010824:	b29a      	uxth	r2, r3
 8010826:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 801082a:	801a      	strh	r2, [r3, #0]
 801082c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010830:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 801083a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801083e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010842:	681b      	ldr	r3, [r3, #0]
 8010844:	785b      	ldrb	r3, [r3, #1]
 8010846:	2b00      	cmp	r3, #0
 8010848:	f040 809d 	bne.w	8010986 <USB_EPStartXfer+0x1244>
 801084c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010850:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 801085a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801085e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010868:	b29b      	uxth	r3, r3
 801086a:	461a      	mov	r2, r3
 801086c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010870:	4413      	add	r3, r2
 8010872:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8010876:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801087a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	781b      	ldrb	r3, [r3, #0]
 8010882:	00da      	lsls	r2, r3, #3
 8010884:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010888:	4413      	add	r3, r2
 801088a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 801088e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8010892:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010896:	881b      	ldrh	r3, [r3, #0]
 8010898:	b29b      	uxth	r3, r3
 801089a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801089e:	b29a      	uxth	r2, r3
 80108a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80108a4:	801a      	strh	r2, [r3, #0]
 80108a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80108aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80108ae:	681b      	ldr	r3, [r3, #0]
 80108b0:	691b      	ldr	r3, [r3, #16]
 80108b2:	2b3e      	cmp	r3, #62	; 0x3e
 80108b4:	d92b      	bls.n	801090e <USB_EPStartXfer+0x11cc>
 80108b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80108ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80108be:	681b      	ldr	r3, [r3, #0]
 80108c0:	691b      	ldr	r3, [r3, #16]
 80108c2:	095b      	lsrs	r3, r3, #5
 80108c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80108c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80108cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80108d0:	681b      	ldr	r3, [r3, #0]
 80108d2:	691b      	ldr	r3, [r3, #16]
 80108d4:	f003 031f 	and.w	r3, r3, #31
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d104      	bne.n	80108e6 <USB_EPStartXfer+0x11a4>
 80108dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80108e0:	3b01      	subs	r3, #1
 80108e2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80108e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80108ea:	881b      	ldrh	r3, [r3, #0]
 80108ec:	b29a      	uxth	r2, r3
 80108ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80108f2:	b29b      	uxth	r3, r3
 80108f4:	029b      	lsls	r3, r3, #10
 80108f6:	b29b      	uxth	r3, r3
 80108f8:	4313      	orrs	r3, r2
 80108fa:	b29b      	uxth	r3, r3
 80108fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010900:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010904:	b29a      	uxth	r2, r3
 8010906:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801090a:	801a      	strh	r2, [r3, #0]
 801090c:	e069      	b.n	80109e2 <USB_EPStartXfer+0x12a0>
 801090e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010912:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	691b      	ldr	r3, [r3, #16]
 801091a:	2b00      	cmp	r3, #0
 801091c:	d10c      	bne.n	8010938 <USB_EPStartXfer+0x11f6>
 801091e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010922:	881b      	ldrh	r3, [r3, #0]
 8010924:	b29b      	uxth	r3, r3
 8010926:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801092a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801092e:	b29a      	uxth	r2, r3
 8010930:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010934:	801a      	strh	r2, [r3, #0]
 8010936:	e054      	b.n	80109e2 <USB_EPStartXfer+0x12a0>
 8010938:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801093c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	691b      	ldr	r3, [r3, #16]
 8010944:	085b      	lsrs	r3, r3, #1
 8010946:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 801094a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801094e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	691b      	ldr	r3, [r3, #16]
 8010956:	f003 0301 	and.w	r3, r3, #1
 801095a:	2b00      	cmp	r3, #0
 801095c:	d004      	beq.n	8010968 <USB_EPStartXfer+0x1226>
 801095e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010962:	3301      	adds	r3, #1
 8010964:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8010968:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801096c:	881b      	ldrh	r3, [r3, #0]
 801096e:	b29a      	uxth	r2, r3
 8010970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010974:	b29b      	uxth	r3, r3
 8010976:	029b      	lsls	r3, r3, #10
 8010978:	b29b      	uxth	r3, r3
 801097a:	4313      	orrs	r3, r2
 801097c:	b29a      	uxth	r2, r3
 801097e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010982:	801a      	strh	r2, [r3, #0]
 8010984:	e02d      	b.n	80109e2 <USB_EPStartXfer+0x12a0>
 8010986:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801098a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 801098e:	681b      	ldr	r3, [r3, #0]
 8010990:	785b      	ldrb	r3, [r3, #1]
 8010992:	2b01      	cmp	r3, #1
 8010994:	d125      	bne.n	80109e2 <USB_EPStartXfer+0x12a0>
 8010996:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801099a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80109a4:	b29b      	uxth	r3, r3
 80109a6:	461a      	mov	r2, r3
 80109a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80109ac:	4413      	add	r3, r2
 80109ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80109b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80109b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	781b      	ldrb	r3, [r3, #0]
 80109be:	00da      	lsls	r2, r3, #3
 80109c0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80109c4:	4413      	add	r3, r2
 80109c6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80109ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80109ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80109d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	691b      	ldr	r3, [r3, #16]
 80109da:	b29a      	uxth	r2, r3
 80109dc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80109e0:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80109e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80109e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	69db      	ldr	r3, [r3, #28]
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	f000 8218 	beq.w	8010e24 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80109f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80109f8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80109fc:	681a      	ldr	r2, [r3, #0]
 80109fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a02:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	781b      	ldrb	r3, [r3, #0]
 8010a0a:	009b      	lsls	r3, r3, #2
 8010a0c:	4413      	add	r3, r2
 8010a0e:	881b      	ldrh	r3, [r3, #0]
 8010a10:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8010a14:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8010a18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d005      	beq.n	8010a2c <USB_EPStartXfer+0x12ea>
 8010a20:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8010a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d10d      	bne.n	8010a48 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8010a2c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8010a30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	f040 81f5 	bne.w	8010e24 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8010a3a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8010a3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	f040 81ee 	bne.w	8010e24 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8010a48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a4c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010a50:	681a      	ldr	r2, [r3, #0]
 8010a52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a56:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	781b      	ldrb	r3, [r3, #0]
 8010a5e:	009b      	lsls	r3, r3, #2
 8010a60:	4413      	add	r3, r2
 8010a62:	881b      	ldrh	r3, [r3, #0]
 8010a64:	b29b      	uxth	r3, r3
 8010a66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010a6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010a6e:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8010a72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a76:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010a7a:	681a      	ldr	r2, [r3, #0]
 8010a7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010a80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	781b      	ldrb	r3, [r3, #0]
 8010a88:	009b      	lsls	r3, r3, #2
 8010a8a:	441a      	add	r2, r3
 8010a8c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8010a90:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010a94:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010a98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010a9c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010aa0:	b29b      	uxth	r3, r3
 8010aa2:	8013      	strh	r3, [r2, #0]
 8010aa4:	e1be      	b.n	8010e24 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8010aa6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010aaa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010aae:	681b      	ldr	r3, [r3, #0]
 8010ab0:	78db      	ldrb	r3, [r3, #3]
 8010ab2:	2b01      	cmp	r3, #1
 8010ab4:	f040 81b4 	bne.w	8010e20 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8010ab8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010abc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	699a      	ldr	r2, [r3, #24]
 8010ac4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ac8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	691b      	ldr	r3, [r3, #16]
 8010ad0:	429a      	cmp	r2, r3
 8010ad2:	d917      	bls.n	8010b04 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8010ad4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ad8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010adc:	681b      	ldr	r3, [r3, #0]
 8010ade:	691b      	ldr	r3, [r3, #16]
 8010ae0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 8010ae4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ae8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010aec:	681b      	ldr	r3, [r3, #0]
 8010aee:	699a      	ldr	r2, [r3, #24]
 8010af0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010af4:	1ad2      	subs	r2, r2, r3
 8010af6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010afa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010afe:	681b      	ldr	r3, [r3, #0]
 8010b00:	619a      	str	r2, [r3, #24]
 8010b02:	e00e      	b.n	8010b22 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8010b04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010b0c:	681b      	ldr	r3, [r3, #0]
 8010b0e:	699b      	ldr	r3, [r3, #24]
 8010b10:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 8010b14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	2200      	movs	r2, #0
 8010b20:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8010b22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	785b      	ldrb	r3, [r3, #1]
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	f040 8085 	bne.w	8010c3e <USB_EPStartXfer+0x14fc>
 8010b34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b38:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010b3c:	681b      	ldr	r3, [r3, #0]
 8010b3e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8010b42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b46:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010b50:	b29b      	uxth	r3, r3
 8010b52:	461a      	mov	r2, r3
 8010b54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8010b58:	4413      	add	r3, r2
 8010b5a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8010b5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010b62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	781b      	ldrb	r3, [r3, #0]
 8010b6a:	00da      	lsls	r2, r3, #3
 8010b6c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8010b70:	4413      	add	r3, r2
 8010b72:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8010b76:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8010b7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010b7e:	881b      	ldrh	r3, [r3, #0]
 8010b80:	b29b      	uxth	r3, r3
 8010b82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010b86:	b29a      	uxth	r2, r3
 8010b88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010b8c:	801a      	strh	r2, [r3, #0]
 8010b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010b92:	2b3e      	cmp	r3, #62	; 0x3e
 8010b94:	d923      	bls.n	8010bde <USB_EPStartXfer+0x149c>
 8010b96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010b9a:	095b      	lsrs	r3, r3, #5
 8010b9c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8010ba0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010ba4:	f003 031f 	and.w	r3, r3, #31
 8010ba8:	2b00      	cmp	r3, #0
 8010baa:	d104      	bne.n	8010bb6 <USB_EPStartXfer+0x1474>
 8010bac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010bb0:	3b01      	subs	r3, #1
 8010bb2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8010bb6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010bba:	881b      	ldrh	r3, [r3, #0]
 8010bbc:	b29a      	uxth	r2, r3
 8010bbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010bc2:	b29b      	uxth	r3, r3
 8010bc4:	029b      	lsls	r3, r3, #10
 8010bc6:	b29b      	uxth	r3, r3
 8010bc8:	4313      	orrs	r3, r2
 8010bca:	b29b      	uxth	r3, r3
 8010bcc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010bd0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010bd4:	b29a      	uxth	r2, r3
 8010bd6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010bda:	801a      	strh	r2, [r3, #0]
 8010bdc:	e060      	b.n	8010ca0 <USB_EPStartXfer+0x155e>
 8010bde:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d10c      	bne.n	8010c00 <USB_EPStartXfer+0x14be>
 8010be6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010bea:	881b      	ldrh	r3, [r3, #0]
 8010bec:	b29b      	uxth	r3, r3
 8010bee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010bf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010bf6:	b29a      	uxth	r2, r3
 8010bf8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010bfc:	801a      	strh	r2, [r3, #0]
 8010bfe:	e04f      	b.n	8010ca0 <USB_EPStartXfer+0x155e>
 8010c00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010c04:	085b      	lsrs	r3, r3, #1
 8010c06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8010c0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010c0e:	f003 0301 	and.w	r3, r3, #1
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d004      	beq.n	8010c20 <USB_EPStartXfer+0x14de>
 8010c16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010c1a:	3301      	adds	r3, #1
 8010c1c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8010c20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010c24:	881b      	ldrh	r3, [r3, #0]
 8010c26:	b29a      	uxth	r2, r3
 8010c28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010c2c:	b29b      	uxth	r3, r3
 8010c2e:	029b      	lsls	r3, r3, #10
 8010c30:	b29b      	uxth	r3, r3
 8010c32:	4313      	orrs	r3, r2
 8010c34:	b29a      	uxth	r2, r3
 8010c36:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010c3a:	801a      	strh	r2, [r3, #0]
 8010c3c:	e030      	b.n	8010ca0 <USB_EPStartXfer+0x155e>
 8010c3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	785b      	ldrb	r3, [r3, #1]
 8010c4a:	2b01      	cmp	r3, #1
 8010c4c:	d128      	bne.n	8010ca0 <USB_EPStartXfer+0x155e>
 8010c4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c52:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8010c5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c60:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010c64:	681b      	ldr	r3, [r3, #0]
 8010c66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010c6a:	b29b      	uxth	r3, r3
 8010c6c:	461a      	mov	r2, r3
 8010c6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8010c72:	4413      	add	r3, r2
 8010c74:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8010c78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010c7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	781b      	ldrb	r3, [r3, #0]
 8010c84:	00da      	lsls	r2, r3, #3
 8010c86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8010c8a:	4413      	add	r3, r2
 8010c8c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8010c90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8010c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010c98:	b29a      	uxth	r2, r3
 8010c9a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8010c9e:	801a      	strh	r2, [r3, #0]
 8010ca0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010ca4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8010cae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010cb2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	785b      	ldrb	r3, [r3, #1]
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	f040 8085 	bne.w	8010dca <USB_EPStartXfer+0x1688>
 8010cc0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010cc4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8010cce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010cd2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010cd6:	681b      	ldr	r3, [r3, #0]
 8010cd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010cdc:	b29b      	uxth	r3, r3
 8010cde:	461a      	mov	r2, r3
 8010ce0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8010ce4:	4413      	add	r3, r2
 8010ce6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8010cea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010cee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010cf2:	681b      	ldr	r3, [r3, #0]
 8010cf4:	781b      	ldrb	r3, [r3, #0]
 8010cf6:	00da      	lsls	r2, r3, #3
 8010cf8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8010cfc:	4413      	add	r3, r2
 8010cfe:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010d02:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8010d06:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010d0a:	881b      	ldrh	r3, [r3, #0]
 8010d0c:	b29b      	uxth	r3, r3
 8010d0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010d12:	b29a      	uxth	r2, r3
 8010d14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010d18:	801a      	strh	r2, [r3, #0]
 8010d1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d1e:	2b3e      	cmp	r3, #62	; 0x3e
 8010d20:	d923      	bls.n	8010d6a <USB_EPStartXfer+0x1628>
 8010d22:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d26:	095b      	lsrs	r3, r3, #5
 8010d28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8010d2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d30:	f003 031f 	and.w	r3, r3, #31
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d104      	bne.n	8010d42 <USB_EPStartXfer+0x1600>
 8010d38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010d3c:	3b01      	subs	r3, #1
 8010d3e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8010d42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010d46:	881b      	ldrh	r3, [r3, #0]
 8010d48:	b29a      	uxth	r2, r3
 8010d4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010d4e:	b29b      	uxth	r3, r3
 8010d50:	029b      	lsls	r3, r3, #10
 8010d52:	b29b      	uxth	r3, r3
 8010d54:	4313      	orrs	r3, r2
 8010d56:	b29b      	uxth	r3, r3
 8010d58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010d5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010d60:	b29a      	uxth	r2, r3
 8010d62:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010d66:	801a      	strh	r2, [r3, #0]
 8010d68:	e05c      	b.n	8010e24 <USB_EPStartXfer+0x16e2>
 8010d6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d10c      	bne.n	8010d8c <USB_EPStartXfer+0x164a>
 8010d72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010d76:	881b      	ldrh	r3, [r3, #0]
 8010d78:	b29b      	uxth	r3, r3
 8010d7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010d7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010d82:	b29a      	uxth	r2, r3
 8010d84:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010d88:	801a      	strh	r2, [r3, #0]
 8010d8a:	e04b      	b.n	8010e24 <USB_EPStartXfer+0x16e2>
 8010d8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d90:	085b      	lsrs	r3, r3, #1
 8010d92:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8010d96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010d9a:	f003 0301 	and.w	r3, r3, #1
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d004      	beq.n	8010dac <USB_EPStartXfer+0x166a>
 8010da2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010da6:	3301      	adds	r3, #1
 8010da8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8010dac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010db0:	881b      	ldrh	r3, [r3, #0]
 8010db2:	b29a      	uxth	r2, r3
 8010db4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010db8:	b29b      	uxth	r3, r3
 8010dba:	029b      	lsls	r3, r3, #10
 8010dbc:	b29b      	uxth	r3, r3
 8010dbe:	4313      	orrs	r3, r2
 8010dc0:	b29a      	uxth	r2, r3
 8010dc2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010dc6:	801a      	strh	r2, [r3, #0]
 8010dc8:	e02c      	b.n	8010e24 <USB_EPStartXfer+0x16e2>
 8010dca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010dce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	785b      	ldrb	r3, [r3, #1]
 8010dd6:	2b01      	cmp	r3, #1
 8010dd8:	d124      	bne.n	8010e24 <USB_EPStartXfer+0x16e2>
 8010dda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010dde:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8010de8:	b29b      	uxth	r3, r3
 8010dea:	461a      	mov	r2, r3
 8010dec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8010df0:	4413      	add	r3, r2
 8010df2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8010df6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010dfa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	781b      	ldrb	r3, [r3, #0]
 8010e02:	00da      	lsls	r2, r3, #3
 8010e04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8010e08:	4413      	add	r3, r2
 8010e0a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8010e0e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8010e12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8010e16:	b29a      	uxth	r2, r3
 8010e18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8010e1c:	801a      	strh	r2, [r3, #0]
 8010e1e:	e001      	b.n	8010e24 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8010e20:	2301      	movs	r3, #1
 8010e22:	e03a      	b.n	8010e9a <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010e24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e28:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010e2c:	681a      	ldr	r2, [r3, #0]
 8010e2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e36:	681b      	ldr	r3, [r3, #0]
 8010e38:	781b      	ldrb	r3, [r3, #0]
 8010e3a:	009b      	lsls	r3, r3, #2
 8010e3c:	4413      	add	r3, r2
 8010e3e:	881b      	ldrh	r3, [r3, #0]
 8010e40:	b29b      	uxth	r3, r3
 8010e42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010e4a:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8010e4e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8010e52:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8010e56:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8010e5a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8010e5e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8010e62:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8010e66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e6a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8010e6e:	681a      	ldr	r2, [r3, #0]
 8010e70:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010e74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	781b      	ldrb	r3, [r3, #0]
 8010e7c:	009b      	lsls	r3, r3, #2
 8010e7e:	441a      	add	r2, r3
 8010e80:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8010e84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010e88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010e8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010e90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010e94:	b29b      	uxth	r3, r3
 8010e96:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8010e98:	2300      	movs	r3, #0
}
 8010e9a:	4618      	mov	r0, r3
 8010e9c:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8010ea0:	46bd      	mov	sp, r7
 8010ea2:	bd80      	pop	{r7, pc}

08010ea4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010ea4:	b480      	push	{r7}
 8010ea6:	b085      	sub	sp, #20
 8010ea8:	af00      	add	r7, sp, #0
 8010eaa:	6078      	str	r0, [r7, #4]
 8010eac:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8010eae:	683b      	ldr	r3, [r7, #0]
 8010eb0:	785b      	ldrb	r3, [r3, #1]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d020      	beq.n	8010ef8 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8010eb6:	687a      	ldr	r2, [r7, #4]
 8010eb8:	683b      	ldr	r3, [r7, #0]
 8010eba:	781b      	ldrb	r3, [r3, #0]
 8010ebc:	009b      	lsls	r3, r3, #2
 8010ebe:	4413      	add	r3, r2
 8010ec0:	881b      	ldrh	r3, [r3, #0]
 8010ec2:	b29b      	uxth	r3, r3
 8010ec4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010ec8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010ecc:	81bb      	strh	r3, [r7, #12]
 8010ece:	89bb      	ldrh	r3, [r7, #12]
 8010ed0:	f083 0310 	eor.w	r3, r3, #16
 8010ed4:	81bb      	strh	r3, [r7, #12]
 8010ed6:	687a      	ldr	r2, [r7, #4]
 8010ed8:	683b      	ldr	r3, [r7, #0]
 8010eda:	781b      	ldrb	r3, [r3, #0]
 8010edc:	009b      	lsls	r3, r3, #2
 8010ede:	441a      	add	r2, r3
 8010ee0:	89bb      	ldrh	r3, [r7, #12]
 8010ee2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010ee6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010eea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010eee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010ef2:	b29b      	uxth	r3, r3
 8010ef4:	8013      	strh	r3, [r2, #0]
 8010ef6:	e01f      	b.n	8010f38 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8010ef8:	687a      	ldr	r2, [r7, #4]
 8010efa:	683b      	ldr	r3, [r7, #0]
 8010efc:	781b      	ldrb	r3, [r3, #0]
 8010efe:	009b      	lsls	r3, r3, #2
 8010f00:	4413      	add	r3, r2
 8010f02:	881b      	ldrh	r3, [r3, #0]
 8010f04:	b29b      	uxth	r3, r3
 8010f06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010f0e:	81fb      	strh	r3, [r7, #14]
 8010f10:	89fb      	ldrh	r3, [r7, #14]
 8010f12:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8010f16:	81fb      	strh	r3, [r7, #14]
 8010f18:	687a      	ldr	r2, [r7, #4]
 8010f1a:	683b      	ldr	r3, [r7, #0]
 8010f1c:	781b      	ldrb	r3, [r3, #0]
 8010f1e:	009b      	lsls	r3, r3, #2
 8010f20:	441a      	add	r2, r3
 8010f22:	89fb      	ldrh	r3, [r7, #14]
 8010f24:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010f28:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010f2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010f30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010f34:	b29b      	uxth	r3, r3
 8010f36:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8010f38:	2300      	movs	r3, #0
}
 8010f3a:	4618      	mov	r0, r3
 8010f3c:	3714      	adds	r7, #20
 8010f3e:	46bd      	mov	sp, r7
 8010f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f44:	4770      	bx	lr

08010f46 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010f46:	b480      	push	{r7}
 8010f48:	b087      	sub	sp, #28
 8010f4a:	af00      	add	r7, sp, #0
 8010f4c:	6078      	str	r0, [r7, #4]
 8010f4e:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8010f50:	683b      	ldr	r3, [r7, #0]
 8010f52:	7b1b      	ldrb	r3, [r3, #12]
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	f040 809d 	bne.w	8011094 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8010f5a:	683b      	ldr	r3, [r7, #0]
 8010f5c:	785b      	ldrb	r3, [r3, #1]
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d04c      	beq.n	8010ffc <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010f62:	687a      	ldr	r2, [r7, #4]
 8010f64:	683b      	ldr	r3, [r7, #0]
 8010f66:	781b      	ldrb	r3, [r3, #0]
 8010f68:	009b      	lsls	r3, r3, #2
 8010f6a:	4413      	add	r3, r2
 8010f6c:	881b      	ldrh	r3, [r3, #0]
 8010f6e:	823b      	strh	r3, [r7, #16]
 8010f70:	8a3b      	ldrh	r3, [r7, #16]
 8010f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	d01b      	beq.n	8010fb2 <USB_EPClearStall+0x6c>
 8010f7a:	687a      	ldr	r2, [r7, #4]
 8010f7c:	683b      	ldr	r3, [r7, #0]
 8010f7e:	781b      	ldrb	r3, [r3, #0]
 8010f80:	009b      	lsls	r3, r3, #2
 8010f82:	4413      	add	r3, r2
 8010f84:	881b      	ldrh	r3, [r3, #0]
 8010f86:	b29b      	uxth	r3, r3
 8010f88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010f8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010f90:	81fb      	strh	r3, [r7, #14]
 8010f92:	687a      	ldr	r2, [r7, #4]
 8010f94:	683b      	ldr	r3, [r7, #0]
 8010f96:	781b      	ldrb	r3, [r3, #0]
 8010f98:	009b      	lsls	r3, r3, #2
 8010f9a:	441a      	add	r2, r3
 8010f9c:	89fb      	ldrh	r3, [r7, #14]
 8010f9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010fa2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010fa6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010faa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8010fae:	b29b      	uxth	r3, r3
 8010fb0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010fb2:	683b      	ldr	r3, [r7, #0]
 8010fb4:	78db      	ldrb	r3, [r3, #3]
 8010fb6:	2b01      	cmp	r3, #1
 8010fb8:	d06c      	beq.n	8011094 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8010fba:	687a      	ldr	r2, [r7, #4]
 8010fbc:	683b      	ldr	r3, [r7, #0]
 8010fbe:	781b      	ldrb	r3, [r3, #0]
 8010fc0:	009b      	lsls	r3, r3, #2
 8010fc2:	4413      	add	r3, r2
 8010fc4:	881b      	ldrh	r3, [r3, #0]
 8010fc6:	b29b      	uxth	r3, r3
 8010fc8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010fcc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010fd0:	81bb      	strh	r3, [r7, #12]
 8010fd2:	89bb      	ldrh	r3, [r7, #12]
 8010fd4:	f083 0320 	eor.w	r3, r3, #32
 8010fd8:	81bb      	strh	r3, [r7, #12]
 8010fda:	687a      	ldr	r2, [r7, #4]
 8010fdc:	683b      	ldr	r3, [r7, #0]
 8010fde:	781b      	ldrb	r3, [r3, #0]
 8010fe0:	009b      	lsls	r3, r3, #2
 8010fe2:	441a      	add	r2, r3
 8010fe4:	89bb      	ldrh	r3, [r7, #12]
 8010fe6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8010fea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8010fee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010ff2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010ff6:	b29b      	uxth	r3, r3
 8010ff8:	8013      	strh	r3, [r2, #0]
 8010ffa:	e04b      	b.n	8011094 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010ffc:	687a      	ldr	r2, [r7, #4]
 8010ffe:	683b      	ldr	r3, [r7, #0]
 8011000:	781b      	ldrb	r3, [r3, #0]
 8011002:	009b      	lsls	r3, r3, #2
 8011004:	4413      	add	r3, r2
 8011006:	881b      	ldrh	r3, [r3, #0]
 8011008:	82fb      	strh	r3, [r7, #22]
 801100a:	8afb      	ldrh	r3, [r7, #22]
 801100c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011010:	2b00      	cmp	r3, #0
 8011012:	d01b      	beq.n	801104c <USB_EPClearStall+0x106>
 8011014:	687a      	ldr	r2, [r7, #4]
 8011016:	683b      	ldr	r3, [r7, #0]
 8011018:	781b      	ldrb	r3, [r3, #0]
 801101a:	009b      	lsls	r3, r3, #2
 801101c:	4413      	add	r3, r2
 801101e:	881b      	ldrh	r3, [r3, #0]
 8011020:	b29b      	uxth	r3, r3
 8011022:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011026:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801102a:	82bb      	strh	r3, [r7, #20]
 801102c:	687a      	ldr	r2, [r7, #4]
 801102e:	683b      	ldr	r3, [r7, #0]
 8011030:	781b      	ldrb	r3, [r3, #0]
 8011032:	009b      	lsls	r3, r3, #2
 8011034:	441a      	add	r2, r3
 8011036:	8abb      	ldrh	r3, [r7, #20]
 8011038:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 801103c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011040:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8011044:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011048:	b29b      	uxth	r3, r3
 801104a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801104c:	687a      	ldr	r2, [r7, #4]
 801104e:	683b      	ldr	r3, [r7, #0]
 8011050:	781b      	ldrb	r3, [r3, #0]
 8011052:	009b      	lsls	r3, r3, #2
 8011054:	4413      	add	r3, r2
 8011056:	881b      	ldrh	r3, [r3, #0]
 8011058:	b29b      	uxth	r3, r3
 801105a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801105e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011062:	827b      	strh	r3, [r7, #18]
 8011064:	8a7b      	ldrh	r3, [r7, #18]
 8011066:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 801106a:	827b      	strh	r3, [r7, #18]
 801106c:	8a7b      	ldrh	r3, [r7, #18]
 801106e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8011072:	827b      	strh	r3, [r7, #18]
 8011074:	687a      	ldr	r2, [r7, #4]
 8011076:	683b      	ldr	r3, [r7, #0]
 8011078:	781b      	ldrb	r3, [r3, #0]
 801107a:	009b      	lsls	r3, r3, #2
 801107c:	441a      	add	r2, r3
 801107e:	8a7b      	ldrh	r3, [r7, #18]
 8011080:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8011084:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8011088:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801108c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011090:	b29b      	uxth	r3, r3
 8011092:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8011094:	2300      	movs	r3, #0
}
 8011096:	4618      	mov	r0, r3
 8011098:	371c      	adds	r7, #28
 801109a:	46bd      	mov	sp, r7
 801109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a0:	4770      	bx	lr

080110a2 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80110a2:	b480      	push	{r7}
 80110a4:	b083      	sub	sp, #12
 80110a6:	af00      	add	r7, sp, #0
 80110a8:	6078      	str	r0, [r7, #4]
 80110aa:	460b      	mov	r3, r1
 80110ac:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80110ae:	78fb      	ldrb	r3, [r7, #3]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d103      	bne.n	80110bc <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	2280      	movs	r2, #128	; 0x80
 80110b8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80110bc:	2300      	movs	r3, #0
}
 80110be:	4618      	mov	r0, r3
 80110c0:	370c      	adds	r7, #12
 80110c2:	46bd      	mov	sp, r7
 80110c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110c8:	4770      	bx	lr

080110ca <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80110ca:	b480      	push	{r7}
 80110cc:	b083      	sub	sp, #12
 80110ce:	af00      	add	r7, sp, #0
 80110d0:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80110d8:	b29b      	uxth	r3, r3
 80110da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80110de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80110e2:	b29a      	uxth	r2, r3
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 80110ea:	2300      	movs	r3, #0
}
 80110ec:	4618      	mov	r0, r3
 80110ee:	370c      	adds	r7, #12
 80110f0:	46bd      	mov	sp, r7
 80110f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f6:	4770      	bx	lr

080110f8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80110f8:	b480      	push	{r7}
 80110fa:	b083      	sub	sp, #12
 80110fc:	af00      	add	r7, sp, #0
 80110fe:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8011106:	b29b      	uxth	r3, r3
 8011108:	f3c3 030e 	ubfx	r3, r3, #0, #15
 801110c:	b29a      	uxth	r2, r3
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8011114:	2300      	movs	r3, #0
}
 8011116:	4618      	mov	r0, r3
 8011118:	370c      	adds	r7, #12
 801111a:	46bd      	mov	sp, r7
 801111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011120:	4770      	bx	lr

08011122 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8011122:	b480      	push	{r7}
 8011124:	b085      	sub	sp, #20
 8011126:	af00      	add	r7, sp, #0
 8011128:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8011130:	b29b      	uxth	r3, r3
 8011132:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8011134:	68fb      	ldr	r3, [r7, #12]
}
 8011136:	4618      	mov	r0, r3
 8011138:	3714      	adds	r7, #20
 801113a:	46bd      	mov	sp, r7
 801113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011140:	4770      	bx	lr

08011142 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8011142:	b480      	push	{r7}
 8011144:	b083      	sub	sp, #12
 8011146:	af00      	add	r7, sp, #0
 8011148:	6078      	str	r0, [r7, #4]
 801114a:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 801114c:	2300      	movs	r3, #0
}
 801114e:	4618      	mov	r0, r3
 8011150:	370c      	adds	r7, #12
 8011152:	46bd      	mov	sp, r7
 8011154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011158:	4770      	bx	lr

0801115a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801115a:	b480      	push	{r7}
 801115c:	b08b      	sub	sp, #44	; 0x2c
 801115e:	af00      	add	r7, sp, #0
 8011160:	60f8      	str	r0, [r7, #12]
 8011162:	60b9      	str	r1, [r7, #8]
 8011164:	4611      	mov	r1, r2
 8011166:	461a      	mov	r2, r3
 8011168:	460b      	mov	r3, r1
 801116a:	80fb      	strh	r3, [r7, #6]
 801116c:	4613      	mov	r3, r2
 801116e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8011170:	88bb      	ldrh	r3, [r7, #4]
 8011172:	3301      	adds	r3, #1
 8011174:	085b      	lsrs	r3, r3, #1
 8011176:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801117c:	68bb      	ldr	r3, [r7, #8]
 801117e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8011180:	88fa      	ldrh	r2, [r7, #6]
 8011182:	697b      	ldr	r3, [r7, #20]
 8011184:	4413      	add	r3, r2
 8011186:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801118a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 801118c:	69bb      	ldr	r3, [r7, #24]
 801118e:	627b      	str	r3, [r7, #36]	; 0x24
 8011190:	e01b      	b.n	80111ca <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 8011192:	69fb      	ldr	r3, [r7, #28]
 8011194:	781b      	ldrb	r3, [r3, #0]
 8011196:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8011198:	69fb      	ldr	r3, [r7, #28]
 801119a:	3301      	adds	r3, #1
 801119c:	781b      	ldrb	r3, [r3, #0]
 801119e:	021b      	lsls	r3, r3, #8
 80111a0:	b21a      	sxth	r2, r3
 80111a2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80111a6:	4313      	orrs	r3, r2
 80111a8:	b21b      	sxth	r3, r3
 80111aa:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80111ac:	6a3b      	ldr	r3, [r7, #32]
 80111ae:	8a7a      	ldrh	r2, [r7, #18]
 80111b0:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80111b2:	6a3b      	ldr	r3, [r7, #32]
 80111b4:	3302      	adds	r3, #2
 80111b6:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 80111b8:	69fb      	ldr	r3, [r7, #28]
 80111ba:	3301      	adds	r3, #1
 80111bc:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80111be:	69fb      	ldr	r3, [r7, #28]
 80111c0:	3301      	adds	r3, #1
 80111c2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80111c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111c6:	3b01      	subs	r3, #1
 80111c8:	627b      	str	r3, [r7, #36]	; 0x24
 80111ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d1e0      	bne.n	8011192 <USB_WritePMA+0x38>
  }
}
 80111d0:	bf00      	nop
 80111d2:	bf00      	nop
 80111d4:	372c      	adds	r7, #44	; 0x2c
 80111d6:	46bd      	mov	sp, r7
 80111d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111dc:	4770      	bx	lr

080111de <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80111de:	b480      	push	{r7}
 80111e0:	b08b      	sub	sp, #44	; 0x2c
 80111e2:	af00      	add	r7, sp, #0
 80111e4:	60f8      	str	r0, [r7, #12]
 80111e6:	60b9      	str	r1, [r7, #8]
 80111e8:	4611      	mov	r1, r2
 80111ea:	461a      	mov	r2, r3
 80111ec:	460b      	mov	r3, r1
 80111ee:	80fb      	strh	r3, [r7, #6]
 80111f0:	4613      	mov	r3, r2
 80111f2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80111f4:	88bb      	ldrh	r3, [r7, #4]
 80111f6:	085b      	lsrs	r3, r3, #1
 80111f8:	b29b      	uxth	r3, r3
 80111fa:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80111fc:	68fb      	ldr	r3, [r7, #12]
 80111fe:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8011200:	68bb      	ldr	r3, [r7, #8]
 8011202:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8011204:	88fa      	ldrh	r2, [r7, #6]
 8011206:	697b      	ldr	r3, [r7, #20]
 8011208:	4413      	add	r3, r2
 801120a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 801120e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8011210:	69bb      	ldr	r3, [r7, #24]
 8011212:	627b      	str	r3, [r7, #36]	; 0x24
 8011214:	e018      	b.n	8011248 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8011216:	6a3b      	ldr	r3, [r7, #32]
 8011218:	881b      	ldrh	r3, [r3, #0]
 801121a:	b29b      	uxth	r3, r3
 801121c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 801121e:	6a3b      	ldr	r3, [r7, #32]
 8011220:	3302      	adds	r3, #2
 8011222:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8011224:	693b      	ldr	r3, [r7, #16]
 8011226:	b2da      	uxtb	r2, r3
 8011228:	69fb      	ldr	r3, [r7, #28]
 801122a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 801122c:	69fb      	ldr	r3, [r7, #28]
 801122e:	3301      	adds	r3, #1
 8011230:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8011232:	693b      	ldr	r3, [r7, #16]
 8011234:	0a1b      	lsrs	r3, r3, #8
 8011236:	b2da      	uxtb	r2, r3
 8011238:	69fb      	ldr	r3, [r7, #28]
 801123a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 801123c:	69fb      	ldr	r3, [r7, #28]
 801123e:	3301      	adds	r3, #1
 8011240:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8011242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011244:	3b01      	subs	r3, #1
 8011246:	627b      	str	r3, [r7, #36]	; 0x24
 8011248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801124a:	2b00      	cmp	r3, #0
 801124c:	d1e3      	bne.n	8011216 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 801124e:	88bb      	ldrh	r3, [r7, #4]
 8011250:	f003 0301 	and.w	r3, r3, #1
 8011254:	b29b      	uxth	r3, r3
 8011256:	2b00      	cmp	r3, #0
 8011258:	d007      	beq.n	801126a <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 801125a:	6a3b      	ldr	r3, [r7, #32]
 801125c:	881b      	ldrh	r3, [r3, #0]
 801125e:	b29b      	uxth	r3, r3
 8011260:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8011262:	693b      	ldr	r3, [r7, #16]
 8011264:	b2da      	uxtb	r2, r3
 8011266:	69fb      	ldr	r3, [r7, #28]
 8011268:	701a      	strb	r2, [r3, #0]
  }
}
 801126a:	bf00      	nop
 801126c:	372c      	adds	r7, #44	; 0x2c
 801126e:	46bd      	mov	sp, r7
 8011270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011274:	4770      	bx	lr
	...

08011278 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011278:	b580      	push	{r7, lr}
 801127a:	b084      	sub	sp, #16
 801127c:	af00      	add	r7, sp, #0
 801127e:	6078      	str	r0, [r7, #4]
 8011280:	460b      	mov	r3, r1
 8011282:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8011284:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8011288:	f003 fa1a 	bl	80146c0 <USBD_static_malloc>
 801128c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801128e:	68fb      	ldr	r3, [r7, #12]
 8011290:	2b00      	cmp	r3, #0
 8011292:	d109      	bne.n	80112a8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	32b0      	adds	r2, #176	; 0xb0
 801129e:	2100      	movs	r1, #0
 80112a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80112a4:	2302      	movs	r3, #2
 80112a6:	e0d4      	b.n	8011452 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80112a8:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80112ac:	2100      	movs	r1, #0
 80112ae:	68f8      	ldr	r0, [r7, #12]
 80112b0:	f005 f9bb 	bl	801662a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	32b0      	adds	r2, #176	; 0xb0
 80112be:	68f9      	ldr	r1, [r7, #12]
 80112c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	32b0      	adds	r2, #176	; 0xb0
 80112ce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	7c1b      	ldrb	r3, [r3, #16]
 80112dc:	2b00      	cmp	r3, #0
 80112de:	d138      	bne.n	8011352 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80112e0:	4b5e      	ldr	r3, [pc, #376]	; (801145c <USBD_CDC_Init+0x1e4>)
 80112e2:	7819      	ldrb	r1, [r3, #0]
 80112e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80112e8:	2202      	movs	r2, #2
 80112ea:	6878      	ldr	r0, [r7, #4]
 80112ec:	f002 ffea 	bl	80142c4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80112f0:	4b5a      	ldr	r3, [pc, #360]	; (801145c <USBD_CDC_Init+0x1e4>)
 80112f2:	781b      	ldrb	r3, [r3, #0]
 80112f4:	f003 020f 	and.w	r2, r3, #15
 80112f8:	6879      	ldr	r1, [r7, #4]
 80112fa:	4613      	mov	r3, r2
 80112fc:	009b      	lsls	r3, r3, #2
 80112fe:	4413      	add	r3, r2
 8011300:	009b      	lsls	r3, r3, #2
 8011302:	440b      	add	r3, r1
 8011304:	3324      	adds	r3, #36	; 0x24
 8011306:	2201      	movs	r2, #1
 8011308:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801130a:	4b55      	ldr	r3, [pc, #340]	; (8011460 <USBD_CDC_Init+0x1e8>)
 801130c:	7819      	ldrb	r1, [r3, #0]
 801130e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011312:	2202      	movs	r2, #2
 8011314:	6878      	ldr	r0, [r7, #4]
 8011316:	f002 ffd5 	bl	80142c4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801131a:	4b51      	ldr	r3, [pc, #324]	; (8011460 <USBD_CDC_Init+0x1e8>)
 801131c:	781b      	ldrb	r3, [r3, #0]
 801131e:	f003 020f 	and.w	r2, r3, #15
 8011322:	6879      	ldr	r1, [r7, #4]
 8011324:	4613      	mov	r3, r2
 8011326:	009b      	lsls	r3, r3, #2
 8011328:	4413      	add	r3, r2
 801132a:	009b      	lsls	r3, r3, #2
 801132c:	440b      	add	r3, r1
 801132e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8011332:	2201      	movs	r2, #1
 8011334:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8011336:	4b4b      	ldr	r3, [pc, #300]	; (8011464 <USBD_CDC_Init+0x1ec>)
 8011338:	781b      	ldrb	r3, [r3, #0]
 801133a:	f003 020f 	and.w	r2, r3, #15
 801133e:	6879      	ldr	r1, [r7, #4]
 8011340:	4613      	mov	r3, r2
 8011342:	009b      	lsls	r3, r3, #2
 8011344:	4413      	add	r3, r2
 8011346:	009b      	lsls	r3, r3, #2
 8011348:	440b      	add	r3, r1
 801134a:	3326      	adds	r3, #38	; 0x26
 801134c:	2210      	movs	r2, #16
 801134e:	801a      	strh	r2, [r3, #0]
 8011350:	e035      	b.n	80113be <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8011352:	4b42      	ldr	r3, [pc, #264]	; (801145c <USBD_CDC_Init+0x1e4>)
 8011354:	7819      	ldrb	r1, [r3, #0]
 8011356:	2340      	movs	r3, #64	; 0x40
 8011358:	2202      	movs	r2, #2
 801135a:	6878      	ldr	r0, [r7, #4]
 801135c:	f002 ffb2 	bl	80142c4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8011360:	4b3e      	ldr	r3, [pc, #248]	; (801145c <USBD_CDC_Init+0x1e4>)
 8011362:	781b      	ldrb	r3, [r3, #0]
 8011364:	f003 020f 	and.w	r2, r3, #15
 8011368:	6879      	ldr	r1, [r7, #4]
 801136a:	4613      	mov	r3, r2
 801136c:	009b      	lsls	r3, r3, #2
 801136e:	4413      	add	r3, r2
 8011370:	009b      	lsls	r3, r3, #2
 8011372:	440b      	add	r3, r1
 8011374:	3324      	adds	r3, #36	; 0x24
 8011376:	2201      	movs	r2, #1
 8011378:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801137a:	4b39      	ldr	r3, [pc, #228]	; (8011460 <USBD_CDC_Init+0x1e8>)
 801137c:	7819      	ldrb	r1, [r3, #0]
 801137e:	2340      	movs	r3, #64	; 0x40
 8011380:	2202      	movs	r2, #2
 8011382:	6878      	ldr	r0, [r7, #4]
 8011384:	f002 ff9e 	bl	80142c4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8011388:	4b35      	ldr	r3, [pc, #212]	; (8011460 <USBD_CDC_Init+0x1e8>)
 801138a:	781b      	ldrb	r3, [r3, #0]
 801138c:	f003 020f 	and.w	r2, r3, #15
 8011390:	6879      	ldr	r1, [r7, #4]
 8011392:	4613      	mov	r3, r2
 8011394:	009b      	lsls	r3, r3, #2
 8011396:	4413      	add	r3, r2
 8011398:	009b      	lsls	r3, r3, #2
 801139a:	440b      	add	r3, r1
 801139c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80113a0:	2201      	movs	r2, #1
 80113a2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80113a4:	4b2f      	ldr	r3, [pc, #188]	; (8011464 <USBD_CDC_Init+0x1ec>)
 80113a6:	781b      	ldrb	r3, [r3, #0]
 80113a8:	f003 020f 	and.w	r2, r3, #15
 80113ac:	6879      	ldr	r1, [r7, #4]
 80113ae:	4613      	mov	r3, r2
 80113b0:	009b      	lsls	r3, r3, #2
 80113b2:	4413      	add	r3, r2
 80113b4:	009b      	lsls	r3, r3, #2
 80113b6:	440b      	add	r3, r1
 80113b8:	3326      	adds	r3, #38	; 0x26
 80113ba:	2210      	movs	r2, #16
 80113bc:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80113be:	4b29      	ldr	r3, [pc, #164]	; (8011464 <USBD_CDC_Init+0x1ec>)
 80113c0:	7819      	ldrb	r1, [r3, #0]
 80113c2:	2308      	movs	r3, #8
 80113c4:	2203      	movs	r2, #3
 80113c6:	6878      	ldr	r0, [r7, #4]
 80113c8:	f002 ff7c 	bl	80142c4 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80113cc:	4b25      	ldr	r3, [pc, #148]	; (8011464 <USBD_CDC_Init+0x1ec>)
 80113ce:	781b      	ldrb	r3, [r3, #0]
 80113d0:	f003 020f 	and.w	r2, r3, #15
 80113d4:	6879      	ldr	r1, [r7, #4]
 80113d6:	4613      	mov	r3, r2
 80113d8:	009b      	lsls	r3, r3, #2
 80113da:	4413      	add	r3, r2
 80113dc:	009b      	lsls	r3, r3, #2
 80113de:	440b      	add	r3, r1
 80113e0:	3324      	adds	r3, #36	; 0x24
 80113e2:	2201      	movs	r2, #1
 80113e4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	2200      	movs	r2, #0
 80113ea:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80113f4:	687a      	ldr	r2, [r7, #4]
 80113f6:	33b0      	adds	r3, #176	; 0xb0
 80113f8:	009b      	lsls	r3, r3, #2
 80113fa:	4413      	add	r3, r2
 80113fc:	685b      	ldr	r3, [r3, #4]
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	2200      	movs	r2, #0
 8011406:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 801140a:	68fb      	ldr	r3, [r7, #12]
 801140c:	2200      	movs	r2, #0
 801140e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8011418:	2b00      	cmp	r3, #0
 801141a:	d101      	bne.n	8011420 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 801141c:	2302      	movs	r3, #2
 801141e:	e018      	b.n	8011452 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	7c1b      	ldrb	r3, [r3, #16]
 8011424:	2b00      	cmp	r3, #0
 8011426:	d10a      	bne.n	801143e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011428:	4b0d      	ldr	r3, [pc, #52]	; (8011460 <USBD_CDC_Init+0x1e8>)
 801142a:	7819      	ldrb	r1, [r3, #0]
 801142c:	68fb      	ldr	r3, [r7, #12]
 801142e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011432:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011436:	6878      	ldr	r0, [r7, #4]
 8011438:	f003 f8c0 	bl	80145bc <USBD_LL_PrepareReceive>
 801143c:	e008      	b.n	8011450 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801143e:	4b08      	ldr	r3, [pc, #32]	; (8011460 <USBD_CDC_Init+0x1e8>)
 8011440:	7819      	ldrb	r1, [r3, #0]
 8011442:	68fb      	ldr	r3, [r7, #12]
 8011444:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011448:	2340      	movs	r3, #64	; 0x40
 801144a:	6878      	ldr	r0, [r7, #4]
 801144c:	f003 f8b6 	bl	80145bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011450:	2300      	movs	r3, #0
}
 8011452:	4618      	mov	r0, r3
 8011454:	3710      	adds	r7, #16
 8011456:	46bd      	mov	sp, r7
 8011458:	bd80      	pop	{r7, pc}
 801145a:	bf00      	nop
 801145c:	200000b7 	.word	0x200000b7
 8011460:	200000b8 	.word	0x200000b8
 8011464:	200000b9 	.word	0x200000b9

08011468 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011468:	b580      	push	{r7, lr}
 801146a:	b082      	sub	sp, #8
 801146c:	af00      	add	r7, sp, #0
 801146e:	6078      	str	r0, [r7, #4]
 8011470:	460b      	mov	r3, r1
 8011472:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8011474:	4b3a      	ldr	r3, [pc, #232]	; (8011560 <USBD_CDC_DeInit+0xf8>)
 8011476:	781b      	ldrb	r3, [r3, #0]
 8011478:	4619      	mov	r1, r3
 801147a:	6878      	ldr	r0, [r7, #4]
 801147c:	f002 ff60 	bl	8014340 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8011480:	4b37      	ldr	r3, [pc, #220]	; (8011560 <USBD_CDC_DeInit+0xf8>)
 8011482:	781b      	ldrb	r3, [r3, #0]
 8011484:	f003 020f 	and.w	r2, r3, #15
 8011488:	6879      	ldr	r1, [r7, #4]
 801148a:	4613      	mov	r3, r2
 801148c:	009b      	lsls	r3, r3, #2
 801148e:	4413      	add	r3, r2
 8011490:	009b      	lsls	r3, r3, #2
 8011492:	440b      	add	r3, r1
 8011494:	3324      	adds	r3, #36	; 0x24
 8011496:	2200      	movs	r2, #0
 8011498:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801149a:	4b32      	ldr	r3, [pc, #200]	; (8011564 <USBD_CDC_DeInit+0xfc>)
 801149c:	781b      	ldrb	r3, [r3, #0]
 801149e:	4619      	mov	r1, r3
 80114a0:	6878      	ldr	r0, [r7, #4]
 80114a2:	f002 ff4d 	bl	8014340 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80114a6:	4b2f      	ldr	r3, [pc, #188]	; (8011564 <USBD_CDC_DeInit+0xfc>)
 80114a8:	781b      	ldrb	r3, [r3, #0]
 80114aa:	f003 020f 	and.w	r2, r3, #15
 80114ae:	6879      	ldr	r1, [r7, #4]
 80114b0:	4613      	mov	r3, r2
 80114b2:	009b      	lsls	r3, r3, #2
 80114b4:	4413      	add	r3, r2
 80114b6:	009b      	lsls	r3, r3, #2
 80114b8:	440b      	add	r3, r1
 80114ba:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80114be:	2200      	movs	r2, #0
 80114c0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80114c2:	4b29      	ldr	r3, [pc, #164]	; (8011568 <USBD_CDC_DeInit+0x100>)
 80114c4:	781b      	ldrb	r3, [r3, #0]
 80114c6:	4619      	mov	r1, r3
 80114c8:	6878      	ldr	r0, [r7, #4]
 80114ca:	f002 ff39 	bl	8014340 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80114ce:	4b26      	ldr	r3, [pc, #152]	; (8011568 <USBD_CDC_DeInit+0x100>)
 80114d0:	781b      	ldrb	r3, [r3, #0]
 80114d2:	f003 020f 	and.w	r2, r3, #15
 80114d6:	6879      	ldr	r1, [r7, #4]
 80114d8:	4613      	mov	r3, r2
 80114da:	009b      	lsls	r3, r3, #2
 80114dc:	4413      	add	r3, r2
 80114de:	009b      	lsls	r3, r3, #2
 80114e0:	440b      	add	r3, r1
 80114e2:	3324      	adds	r3, #36	; 0x24
 80114e4:	2200      	movs	r2, #0
 80114e6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80114e8:	4b1f      	ldr	r3, [pc, #124]	; (8011568 <USBD_CDC_DeInit+0x100>)
 80114ea:	781b      	ldrb	r3, [r3, #0]
 80114ec:	f003 020f 	and.w	r2, r3, #15
 80114f0:	6879      	ldr	r1, [r7, #4]
 80114f2:	4613      	mov	r3, r2
 80114f4:	009b      	lsls	r3, r3, #2
 80114f6:	4413      	add	r3, r2
 80114f8:	009b      	lsls	r3, r3, #2
 80114fa:	440b      	add	r3, r1
 80114fc:	3326      	adds	r3, #38	; 0x26
 80114fe:	2200      	movs	r2, #0
 8011500:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	32b0      	adds	r2, #176	; 0xb0
 801150c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011510:	2b00      	cmp	r3, #0
 8011512:	d01f      	beq.n	8011554 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801151a:	687a      	ldr	r2, [r7, #4]
 801151c:	33b0      	adds	r3, #176	; 0xb0
 801151e:	009b      	lsls	r3, r3, #2
 8011520:	4413      	add	r3, r2
 8011522:	685b      	ldr	r3, [r3, #4]
 8011524:	685b      	ldr	r3, [r3, #4]
 8011526:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	32b0      	adds	r2, #176	; 0xb0
 8011532:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011536:	4618      	mov	r0, r3
 8011538:	f003 f8d0 	bl	80146dc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	32b0      	adds	r2, #176	; 0xb0
 8011546:	2100      	movs	r1, #0
 8011548:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	2200      	movs	r2, #0
 8011550:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8011554:	2300      	movs	r3, #0
}
 8011556:	4618      	mov	r0, r3
 8011558:	3708      	adds	r7, #8
 801155a:	46bd      	mov	sp, r7
 801155c:	bd80      	pop	{r7, pc}
 801155e:	bf00      	nop
 8011560:	200000b7 	.word	0x200000b7
 8011564:	200000b8 	.word	0x200000b8
 8011568:	200000b9 	.word	0x200000b9

0801156c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 801156c:	b580      	push	{r7, lr}
 801156e:	b086      	sub	sp, #24
 8011570:	af00      	add	r7, sp, #0
 8011572:	6078      	str	r0, [r7, #4]
 8011574:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011576:	687b      	ldr	r3, [r7, #4]
 8011578:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	32b0      	adds	r2, #176	; 0xb0
 8011580:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011584:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8011586:	2300      	movs	r3, #0
 8011588:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801158a:	2300      	movs	r3, #0
 801158c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801158e:	2300      	movs	r3, #0
 8011590:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8011592:	693b      	ldr	r3, [r7, #16]
 8011594:	2b00      	cmp	r3, #0
 8011596:	d101      	bne.n	801159c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8011598:	2303      	movs	r3, #3
 801159a:	e0bf      	b.n	801171c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801159c:	683b      	ldr	r3, [r7, #0]
 801159e:	781b      	ldrb	r3, [r3, #0]
 80115a0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d050      	beq.n	801164a <USBD_CDC_Setup+0xde>
 80115a8:	2b20      	cmp	r3, #32
 80115aa:	f040 80af 	bne.w	801170c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80115ae:	683b      	ldr	r3, [r7, #0]
 80115b0:	88db      	ldrh	r3, [r3, #6]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d03a      	beq.n	801162c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80115b6:	683b      	ldr	r3, [r7, #0]
 80115b8:	781b      	ldrb	r3, [r3, #0]
 80115ba:	b25b      	sxtb	r3, r3
 80115bc:	2b00      	cmp	r3, #0
 80115be:	da1b      	bge.n	80115f8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80115c6:	687a      	ldr	r2, [r7, #4]
 80115c8:	33b0      	adds	r3, #176	; 0xb0
 80115ca:	009b      	lsls	r3, r3, #2
 80115cc:	4413      	add	r3, r2
 80115ce:	685b      	ldr	r3, [r3, #4]
 80115d0:	689b      	ldr	r3, [r3, #8]
 80115d2:	683a      	ldr	r2, [r7, #0]
 80115d4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80115d6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80115d8:	683a      	ldr	r2, [r7, #0]
 80115da:	88d2      	ldrh	r2, [r2, #6]
 80115dc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80115de:	683b      	ldr	r3, [r7, #0]
 80115e0:	88db      	ldrh	r3, [r3, #6]
 80115e2:	2b07      	cmp	r3, #7
 80115e4:	bf28      	it	cs
 80115e6:	2307      	movcs	r3, #7
 80115e8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80115ea:	693b      	ldr	r3, [r7, #16]
 80115ec:	89fa      	ldrh	r2, [r7, #14]
 80115ee:	4619      	mov	r1, r3
 80115f0:	6878      	ldr	r0, [r7, #4]
 80115f2:	f001 fd21 	bl	8013038 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80115f6:	e090      	b.n	801171a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80115f8:	683b      	ldr	r3, [r7, #0]
 80115fa:	785a      	ldrb	r2, [r3, #1]
 80115fc:	693b      	ldr	r3, [r7, #16]
 80115fe:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8011602:	683b      	ldr	r3, [r7, #0]
 8011604:	88db      	ldrh	r3, [r3, #6]
 8011606:	2b3f      	cmp	r3, #63	; 0x3f
 8011608:	d803      	bhi.n	8011612 <USBD_CDC_Setup+0xa6>
 801160a:	683b      	ldr	r3, [r7, #0]
 801160c:	88db      	ldrh	r3, [r3, #6]
 801160e:	b2da      	uxtb	r2, r3
 8011610:	e000      	b.n	8011614 <USBD_CDC_Setup+0xa8>
 8011612:	2240      	movs	r2, #64	; 0x40
 8011614:	693b      	ldr	r3, [r7, #16]
 8011616:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801161a:	6939      	ldr	r1, [r7, #16]
 801161c:	693b      	ldr	r3, [r7, #16]
 801161e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8011622:	461a      	mov	r2, r3
 8011624:	6878      	ldr	r0, [r7, #4]
 8011626:	f001 fd33 	bl	8013090 <USBD_CtlPrepareRx>
      break;
 801162a:	e076      	b.n	801171a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8011632:	687a      	ldr	r2, [r7, #4]
 8011634:	33b0      	adds	r3, #176	; 0xb0
 8011636:	009b      	lsls	r3, r3, #2
 8011638:	4413      	add	r3, r2
 801163a:	685b      	ldr	r3, [r3, #4]
 801163c:	689b      	ldr	r3, [r3, #8]
 801163e:	683a      	ldr	r2, [r7, #0]
 8011640:	7850      	ldrb	r0, [r2, #1]
 8011642:	2200      	movs	r2, #0
 8011644:	6839      	ldr	r1, [r7, #0]
 8011646:	4798      	blx	r3
      break;
 8011648:	e067      	b.n	801171a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801164a:	683b      	ldr	r3, [r7, #0]
 801164c:	785b      	ldrb	r3, [r3, #1]
 801164e:	2b0b      	cmp	r3, #11
 8011650:	d851      	bhi.n	80116f6 <USBD_CDC_Setup+0x18a>
 8011652:	a201      	add	r2, pc, #4	; (adr r2, 8011658 <USBD_CDC_Setup+0xec>)
 8011654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011658:	08011689 	.word	0x08011689
 801165c:	08011705 	.word	0x08011705
 8011660:	080116f7 	.word	0x080116f7
 8011664:	080116f7 	.word	0x080116f7
 8011668:	080116f7 	.word	0x080116f7
 801166c:	080116f7 	.word	0x080116f7
 8011670:	080116f7 	.word	0x080116f7
 8011674:	080116f7 	.word	0x080116f7
 8011678:	080116f7 	.word	0x080116f7
 801167c:	080116f7 	.word	0x080116f7
 8011680:	080116b3 	.word	0x080116b3
 8011684:	080116dd 	.word	0x080116dd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801168e:	b2db      	uxtb	r3, r3
 8011690:	2b03      	cmp	r3, #3
 8011692:	d107      	bne.n	80116a4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8011694:	f107 030a 	add.w	r3, r7, #10
 8011698:	2202      	movs	r2, #2
 801169a:	4619      	mov	r1, r3
 801169c:	6878      	ldr	r0, [r7, #4]
 801169e:	f001 fccb 	bl	8013038 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80116a2:	e032      	b.n	801170a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80116a4:	6839      	ldr	r1, [r7, #0]
 80116a6:	6878      	ldr	r0, [r7, #4]
 80116a8:	f001 fc55 	bl	8012f56 <USBD_CtlError>
            ret = USBD_FAIL;
 80116ac:	2303      	movs	r3, #3
 80116ae:	75fb      	strb	r3, [r7, #23]
          break;
 80116b0:	e02b      	b.n	801170a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80116b8:	b2db      	uxtb	r3, r3
 80116ba:	2b03      	cmp	r3, #3
 80116bc:	d107      	bne.n	80116ce <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80116be:	f107 030d 	add.w	r3, r7, #13
 80116c2:	2201      	movs	r2, #1
 80116c4:	4619      	mov	r1, r3
 80116c6:	6878      	ldr	r0, [r7, #4]
 80116c8:	f001 fcb6 	bl	8013038 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80116cc:	e01d      	b.n	801170a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80116ce:	6839      	ldr	r1, [r7, #0]
 80116d0:	6878      	ldr	r0, [r7, #4]
 80116d2:	f001 fc40 	bl	8012f56 <USBD_CtlError>
            ret = USBD_FAIL;
 80116d6:	2303      	movs	r3, #3
 80116d8:	75fb      	strb	r3, [r7, #23]
          break;
 80116da:	e016      	b.n	801170a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80116e2:	b2db      	uxtb	r3, r3
 80116e4:	2b03      	cmp	r3, #3
 80116e6:	d00f      	beq.n	8011708 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80116e8:	6839      	ldr	r1, [r7, #0]
 80116ea:	6878      	ldr	r0, [r7, #4]
 80116ec:	f001 fc33 	bl	8012f56 <USBD_CtlError>
            ret = USBD_FAIL;
 80116f0:	2303      	movs	r3, #3
 80116f2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80116f4:	e008      	b.n	8011708 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80116f6:	6839      	ldr	r1, [r7, #0]
 80116f8:	6878      	ldr	r0, [r7, #4]
 80116fa:	f001 fc2c 	bl	8012f56 <USBD_CtlError>
          ret = USBD_FAIL;
 80116fe:	2303      	movs	r3, #3
 8011700:	75fb      	strb	r3, [r7, #23]
          break;
 8011702:	e002      	b.n	801170a <USBD_CDC_Setup+0x19e>
          break;
 8011704:	bf00      	nop
 8011706:	e008      	b.n	801171a <USBD_CDC_Setup+0x1ae>
          break;
 8011708:	bf00      	nop
      }
      break;
 801170a:	e006      	b.n	801171a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 801170c:	6839      	ldr	r1, [r7, #0]
 801170e:	6878      	ldr	r0, [r7, #4]
 8011710:	f001 fc21 	bl	8012f56 <USBD_CtlError>
      ret = USBD_FAIL;
 8011714:	2303      	movs	r3, #3
 8011716:	75fb      	strb	r3, [r7, #23]
      break;
 8011718:	bf00      	nop
  }

  return (uint8_t)ret;
 801171a:	7dfb      	ldrb	r3, [r7, #23]
}
 801171c:	4618      	mov	r0, r3
 801171e:	3718      	adds	r7, #24
 8011720:	46bd      	mov	sp, r7
 8011722:	bd80      	pop	{r7, pc}

08011724 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011724:	b580      	push	{r7, lr}
 8011726:	b084      	sub	sp, #16
 8011728:	af00      	add	r7, sp, #0
 801172a:	6078      	str	r0, [r7, #4]
 801172c:	460b      	mov	r3, r1
 801172e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8011736:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	32b0      	adds	r2, #176	; 0xb0
 8011742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011746:	2b00      	cmp	r3, #0
 8011748:	d101      	bne.n	801174e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801174a:	2303      	movs	r3, #3
 801174c:	e065      	b.n	801181a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	32b0      	adds	r2, #176	; 0xb0
 8011758:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801175c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801175e:	78fb      	ldrb	r3, [r7, #3]
 8011760:	f003 020f 	and.w	r2, r3, #15
 8011764:	6879      	ldr	r1, [r7, #4]
 8011766:	4613      	mov	r3, r2
 8011768:	009b      	lsls	r3, r3, #2
 801176a:	4413      	add	r3, r2
 801176c:	009b      	lsls	r3, r3, #2
 801176e:	440b      	add	r3, r1
 8011770:	3318      	adds	r3, #24
 8011772:	681b      	ldr	r3, [r3, #0]
 8011774:	2b00      	cmp	r3, #0
 8011776:	d02f      	beq.n	80117d8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8011778:	78fb      	ldrb	r3, [r7, #3]
 801177a:	f003 020f 	and.w	r2, r3, #15
 801177e:	6879      	ldr	r1, [r7, #4]
 8011780:	4613      	mov	r3, r2
 8011782:	009b      	lsls	r3, r3, #2
 8011784:	4413      	add	r3, r2
 8011786:	009b      	lsls	r3, r3, #2
 8011788:	440b      	add	r3, r1
 801178a:	3318      	adds	r3, #24
 801178c:	681a      	ldr	r2, [r3, #0]
 801178e:	78fb      	ldrb	r3, [r7, #3]
 8011790:	f003 010f 	and.w	r1, r3, #15
 8011794:	68f8      	ldr	r0, [r7, #12]
 8011796:	460b      	mov	r3, r1
 8011798:	009b      	lsls	r3, r3, #2
 801179a:	440b      	add	r3, r1
 801179c:	00db      	lsls	r3, r3, #3
 801179e:	4403      	add	r3, r0
 80117a0:	3338      	adds	r3, #56	; 0x38
 80117a2:	681b      	ldr	r3, [r3, #0]
 80117a4:	fbb2 f1f3 	udiv	r1, r2, r3
 80117a8:	fb01 f303 	mul.w	r3, r1, r3
 80117ac:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d112      	bne.n	80117d8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80117b2:	78fb      	ldrb	r3, [r7, #3]
 80117b4:	f003 020f 	and.w	r2, r3, #15
 80117b8:	6879      	ldr	r1, [r7, #4]
 80117ba:	4613      	mov	r3, r2
 80117bc:	009b      	lsls	r3, r3, #2
 80117be:	4413      	add	r3, r2
 80117c0:	009b      	lsls	r3, r3, #2
 80117c2:	440b      	add	r3, r1
 80117c4:	3318      	adds	r3, #24
 80117c6:	2200      	movs	r2, #0
 80117c8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80117ca:	78f9      	ldrb	r1, [r7, #3]
 80117cc:	2300      	movs	r3, #0
 80117ce:	2200      	movs	r2, #0
 80117d0:	6878      	ldr	r0, [r7, #4]
 80117d2:	f002 febb 	bl	801454c <USBD_LL_Transmit>
 80117d6:	e01f      	b.n	8011818 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80117d8:	68bb      	ldr	r3, [r7, #8]
 80117da:	2200      	movs	r2, #0
 80117dc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80117e6:	687a      	ldr	r2, [r7, #4]
 80117e8:	33b0      	adds	r3, #176	; 0xb0
 80117ea:	009b      	lsls	r3, r3, #2
 80117ec:	4413      	add	r3, r2
 80117ee:	685b      	ldr	r3, [r3, #4]
 80117f0:	691b      	ldr	r3, [r3, #16]
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d010      	beq.n	8011818 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80117fc:	687a      	ldr	r2, [r7, #4]
 80117fe:	33b0      	adds	r3, #176	; 0xb0
 8011800:	009b      	lsls	r3, r3, #2
 8011802:	4413      	add	r3, r2
 8011804:	685b      	ldr	r3, [r3, #4]
 8011806:	691b      	ldr	r3, [r3, #16]
 8011808:	68ba      	ldr	r2, [r7, #8]
 801180a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 801180e:	68ba      	ldr	r2, [r7, #8]
 8011810:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8011814:	78fa      	ldrb	r2, [r7, #3]
 8011816:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8011818:	2300      	movs	r3, #0
}
 801181a:	4618      	mov	r0, r3
 801181c:	3710      	adds	r7, #16
 801181e:	46bd      	mov	sp, r7
 8011820:	bd80      	pop	{r7, pc}

08011822 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011822:	b580      	push	{r7, lr}
 8011824:	b084      	sub	sp, #16
 8011826:	af00      	add	r7, sp, #0
 8011828:	6078      	str	r0, [r7, #4]
 801182a:	460b      	mov	r3, r1
 801182c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	32b0      	adds	r2, #176	; 0xb0
 8011838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801183c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	32b0      	adds	r2, #176	; 0xb0
 8011848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801184c:	2b00      	cmp	r3, #0
 801184e:	d101      	bne.n	8011854 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8011850:	2303      	movs	r3, #3
 8011852:	e01a      	b.n	801188a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011854:	78fb      	ldrb	r3, [r7, #3]
 8011856:	4619      	mov	r1, r3
 8011858:	6878      	ldr	r0, [r7, #4]
 801185a:	f002 fee7 	bl	801462c <USBD_LL_GetRxDataSize>
 801185e:	4602      	mov	r2, r0
 8011860:	68fb      	ldr	r3, [r7, #12]
 8011862:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801186c:	687a      	ldr	r2, [r7, #4]
 801186e:	33b0      	adds	r3, #176	; 0xb0
 8011870:	009b      	lsls	r3, r3, #2
 8011872:	4413      	add	r3, r2
 8011874:	685b      	ldr	r3, [r3, #4]
 8011876:	68db      	ldr	r3, [r3, #12]
 8011878:	68fa      	ldr	r2, [r7, #12]
 801187a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 801187e:	68fa      	ldr	r2, [r7, #12]
 8011880:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8011884:	4611      	mov	r1, r2
 8011886:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8011888:	2300      	movs	r3, #0
}
 801188a:	4618      	mov	r0, r3
 801188c:	3710      	adds	r7, #16
 801188e:	46bd      	mov	sp, r7
 8011890:	bd80      	pop	{r7, pc}

08011892 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011892:	b580      	push	{r7, lr}
 8011894:	b084      	sub	sp, #16
 8011896:	af00      	add	r7, sp, #0
 8011898:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	32b0      	adds	r2, #176	; 0xb0
 80118a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80118a8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d101      	bne.n	80118b4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80118b0:	2303      	movs	r3, #3
 80118b2:	e025      	b.n	8011900 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80118ba:	687a      	ldr	r2, [r7, #4]
 80118bc:	33b0      	adds	r3, #176	; 0xb0
 80118be:	009b      	lsls	r3, r3, #2
 80118c0:	4413      	add	r3, r2
 80118c2:	685b      	ldr	r3, [r3, #4]
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d01a      	beq.n	80118fe <USBD_CDC_EP0_RxReady+0x6c>
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80118ce:	2bff      	cmp	r3, #255	; 0xff
 80118d0:	d015      	beq.n	80118fe <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80118d8:	687a      	ldr	r2, [r7, #4]
 80118da:	33b0      	adds	r3, #176	; 0xb0
 80118dc:	009b      	lsls	r3, r3, #2
 80118de:	4413      	add	r3, r2
 80118e0:	685b      	ldr	r3, [r3, #4]
 80118e2:	689b      	ldr	r3, [r3, #8]
 80118e4:	68fa      	ldr	r2, [r7, #12]
 80118e6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80118ea:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80118ec:	68fa      	ldr	r2, [r7, #12]
 80118ee:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80118f2:	b292      	uxth	r2, r2
 80118f4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80118f6:	68fb      	ldr	r3, [r7, #12]
 80118f8:	22ff      	movs	r2, #255	; 0xff
 80118fa:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80118fe:	2300      	movs	r3, #0
}
 8011900:	4618      	mov	r0, r3
 8011902:	3710      	adds	r7, #16
 8011904:	46bd      	mov	sp, r7
 8011906:	bd80      	pop	{r7, pc}

08011908 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8011908:	b580      	push	{r7, lr}
 801190a:	b086      	sub	sp, #24
 801190c:	af00      	add	r7, sp, #0
 801190e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8011910:	2182      	movs	r1, #130	; 0x82
 8011912:	4818      	ldr	r0, [pc, #96]	; (8011974 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8011914:	f000 fcbd 	bl	8012292 <USBD_GetEpDesc>
 8011918:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801191a:	2101      	movs	r1, #1
 801191c:	4815      	ldr	r0, [pc, #84]	; (8011974 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801191e:	f000 fcb8 	bl	8012292 <USBD_GetEpDesc>
 8011922:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8011924:	2181      	movs	r1, #129	; 0x81
 8011926:	4813      	ldr	r0, [pc, #76]	; (8011974 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8011928:	f000 fcb3 	bl	8012292 <USBD_GetEpDesc>
 801192c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801192e:	697b      	ldr	r3, [r7, #20]
 8011930:	2b00      	cmp	r3, #0
 8011932:	d002      	beq.n	801193a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8011934:	697b      	ldr	r3, [r7, #20]
 8011936:	2210      	movs	r2, #16
 8011938:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801193a:	693b      	ldr	r3, [r7, #16]
 801193c:	2b00      	cmp	r3, #0
 801193e:	d006      	beq.n	801194e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8011940:	693b      	ldr	r3, [r7, #16]
 8011942:	2200      	movs	r2, #0
 8011944:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011948:	711a      	strb	r2, [r3, #4]
 801194a:	2200      	movs	r2, #0
 801194c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801194e:	68fb      	ldr	r3, [r7, #12]
 8011950:	2b00      	cmp	r3, #0
 8011952:	d006      	beq.n	8011962 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8011954:	68fb      	ldr	r3, [r7, #12]
 8011956:	2200      	movs	r2, #0
 8011958:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801195c:	711a      	strb	r2, [r3, #4]
 801195e:	2200      	movs	r2, #0
 8011960:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	2243      	movs	r2, #67	; 0x43
 8011966:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8011968:	4b02      	ldr	r3, [pc, #8]	; (8011974 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801196a:	4618      	mov	r0, r3
 801196c:	3718      	adds	r7, #24
 801196e:	46bd      	mov	sp, r7
 8011970:	bd80      	pop	{r7, pc}
 8011972:	bf00      	nop
 8011974:	20000074 	.word	0x20000074

08011978 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8011978:	b580      	push	{r7, lr}
 801197a:	b086      	sub	sp, #24
 801197c:	af00      	add	r7, sp, #0
 801197e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8011980:	2182      	movs	r1, #130	; 0x82
 8011982:	4818      	ldr	r0, [pc, #96]	; (80119e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8011984:	f000 fc85 	bl	8012292 <USBD_GetEpDesc>
 8011988:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801198a:	2101      	movs	r1, #1
 801198c:	4815      	ldr	r0, [pc, #84]	; (80119e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801198e:	f000 fc80 	bl	8012292 <USBD_GetEpDesc>
 8011992:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8011994:	2181      	movs	r1, #129	; 0x81
 8011996:	4813      	ldr	r0, [pc, #76]	; (80119e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8011998:	f000 fc7b 	bl	8012292 <USBD_GetEpDesc>
 801199c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801199e:	697b      	ldr	r3, [r7, #20]
 80119a0:	2b00      	cmp	r3, #0
 80119a2:	d002      	beq.n	80119aa <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80119a4:	697b      	ldr	r3, [r7, #20]
 80119a6:	2210      	movs	r2, #16
 80119a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80119aa:	693b      	ldr	r3, [r7, #16]
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	d006      	beq.n	80119be <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80119b0:	693b      	ldr	r3, [r7, #16]
 80119b2:	2200      	movs	r2, #0
 80119b4:	711a      	strb	r2, [r3, #4]
 80119b6:	2200      	movs	r2, #0
 80119b8:	f042 0202 	orr.w	r2, r2, #2
 80119bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80119be:	68fb      	ldr	r3, [r7, #12]
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d006      	beq.n	80119d2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80119c4:	68fb      	ldr	r3, [r7, #12]
 80119c6:	2200      	movs	r2, #0
 80119c8:	711a      	strb	r2, [r3, #4]
 80119ca:	2200      	movs	r2, #0
 80119cc:	f042 0202 	orr.w	r2, r2, #2
 80119d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	2243      	movs	r2, #67	; 0x43
 80119d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80119d8:	4b02      	ldr	r3, [pc, #8]	; (80119e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80119da:	4618      	mov	r0, r3
 80119dc:	3718      	adds	r7, #24
 80119de:	46bd      	mov	sp, r7
 80119e0:	bd80      	pop	{r7, pc}
 80119e2:	bf00      	nop
 80119e4:	20000074 	.word	0x20000074

080119e8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80119e8:	b580      	push	{r7, lr}
 80119ea:	b086      	sub	sp, #24
 80119ec:	af00      	add	r7, sp, #0
 80119ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80119f0:	2182      	movs	r1, #130	; 0x82
 80119f2:	4818      	ldr	r0, [pc, #96]	; (8011a54 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80119f4:	f000 fc4d 	bl	8012292 <USBD_GetEpDesc>
 80119f8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80119fa:	2101      	movs	r1, #1
 80119fc:	4815      	ldr	r0, [pc, #84]	; (8011a54 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80119fe:	f000 fc48 	bl	8012292 <USBD_GetEpDesc>
 8011a02:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8011a04:	2181      	movs	r1, #129	; 0x81
 8011a06:	4813      	ldr	r0, [pc, #76]	; (8011a54 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8011a08:	f000 fc43 	bl	8012292 <USBD_GetEpDesc>
 8011a0c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8011a0e:	697b      	ldr	r3, [r7, #20]
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d002      	beq.n	8011a1a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8011a14:	697b      	ldr	r3, [r7, #20]
 8011a16:	2210      	movs	r2, #16
 8011a18:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8011a1a:	693b      	ldr	r3, [r7, #16]
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d006      	beq.n	8011a2e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8011a20:	693b      	ldr	r3, [r7, #16]
 8011a22:	2200      	movs	r2, #0
 8011a24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011a28:	711a      	strb	r2, [r3, #4]
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8011a2e:	68fb      	ldr	r3, [r7, #12]
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d006      	beq.n	8011a42 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8011a34:	68fb      	ldr	r3, [r7, #12]
 8011a36:	2200      	movs	r2, #0
 8011a38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011a3c:	711a      	strb	r2, [r3, #4]
 8011a3e:	2200      	movs	r2, #0
 8011a40:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	2243      	movs	r2, #67	; 0x43
 8011a46:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8011a48:	4b02      	ldr	r3, [pc, #8]	; (8011a54 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8011a4a:	4618      	mov	r0, r3
 8011a4c:	3718      	adds	r7, #24
 8011a4e:	46bd      	mov	sp, r7
 8011a50:	bd80      	pop	{r7, pc}
 8011a52:	bf00      	nop
 8011a54:	20000074 	.word	0x20000074

08011a58 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011a58:	b480      	push	{r7}
 8011a5a:	b083      	sub	sp, #12
 8011a5c:	af00      	add	r7, sp, #0
 8011a5e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	220a      	movs	r2, #10
 8011a64:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8011a66:	4b03      	ldr	r3, [pc, #12]	; (8011a74 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011a68:	4618      	mov	r0, r3
 8011a6a:	370c      	adds	r7, #12
 8011a6c:	46bd      	mov	sp, r7
 8011a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a72:	4770      	bx	lr
 8011a74:	20000030 	.word	0x20000030

08011a78 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8011a78:	b480      	push	{r7}
 8011a7a:	b083      	sub	sp, #12
 8011a7c:	af00      	add	r7, sp, #0
 8011a7e:	6078      	str	r0, [r7, #4]
 8011a80:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8011a82:	683b      	ldr	r3, [r7, #0]
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d101      	bne.n	8011a8c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8011a88:	2303      	movs	r3, #3
 8011a8a:	e009      	b.n	8011aa0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8011a8c:	687b      	ldr	r3, [r7, #4]
 8011a8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8011a92:	687a      	ldr	r2, [r7, #4]
 8011a94:	33b0      	adds	r3, #176	; 0xb0
 8011a96:	009b      	lsls	r3, r3, #2
 8011a98:	4413      	add	r3, r2
 8011a9a:	683a      	ldr	r2, [r7, #0]
 8011a9c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8011a9e:	2300      	movs	r3, #0
}
 8011aa0:	4618      	mov	r0, r3
 8011aa2:	370c      	adds	r7, #12
 8011aa4:	46bd      	mov	sp, r7
 8011aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aaa:	4770      	bx	lr

08011aac <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8011aac:	b480      	push	{r7}
 8011aae:	b087      	sub	sp, #28
 8011ab0:	af00      	add	r7, sp, #0
 8011ab2:	60f8      	str	r0, [r7, #12]
 8011ab4:	60b9      	str	r1, [r7, #8]
 8011ab6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011ab8:	68fb      	ldr	r3, [r7, #12]
 8011aba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	32b0      	adds	r2, #176	; 0xb0
 8011ac2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ac6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8011ac8:	697b      	ldr	r3, [r7, #20]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d101      	bne.n	8011ad2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8011ace:	2303      	movs	r3, #3
 8011ad0:	e008      	b.n	8011ae4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8011ad2:	697b      	ldr	r3, [r7, #20]
 8011ad4:	68ba      	ldr	r2, [r7, #8]
 8011ad6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8011ada:	697b      	ldr	r3, [r7, #20]
 8011adc:	687a      	ldr	r2, [r7, #4]
 8011ade:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8011ae2:	2300      	movs	r3, #0
}
 8011ae4:	4618      	mov	r0, r3
 8011ae6:	371c      	adds	r7, #28
 8011ae8:	46bd      	mov	sp, r7
 8011aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aee:	4770      	bx	lr

08011af0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8011af0:	b480      	push	{r7}
 8011af2:	b085      	sub	sp, #20
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	6078      	str	r0, [r7, #4]
 8011af8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	32b0      	adds	r2, #176	; 0xb0
 8011b04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011b08:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d101      	bne.n	8011b14 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8011b10:	2303      	movs	r3, #3
 8011b12:	e004      	b.n	8011b1e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	683a      	ldr	r2, [r7, #0]
 8011b18:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8011b1c:	2300      	movs	r3, #0
}
 8011b1e:	4618      	mov	r0, r3
 8011b20:	3714      	adds	r7, #20
 8011b22:	46bd      	mov	sp, r7
 8011b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b28:	4770      	bx	lr
	...

08011b2c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8011b2c:	b580      	push	{r7, lr}
 8011b2e:	b084      	sub	sp, #16
 8011b30:	af00      	add	r7, sp, #0
 8011b32:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	32b0      	adds	r2, #176	; 0xb0
 8011b3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011b42:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8011b44:	2301      	movs	r3, #1
 8011b46:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8011b48:	68bb      	ldr	r3, [r7, #8]
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d101      	bne.n	8011b52 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8011b4e:	2303      	movs	r3, #3
 8011b50:	e025      	b.n	8011b9e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8011b52:	68bb      	ldr	r3, [r7, #8]
 8011b54:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d11f      	bne.n	8011b9c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8011b5c:	68bb      	ldr	r3, [r7, #8]
 8011b5e:	2201      	movs	r2, #1
 8011b60:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8011b64:	4b10      	ldr	r3, [pc, #64]	; (8011ba8 <USBD_CDC_TransmitPacket+0x7c>)
 8011b66:	781b      	ldrb	r3, [r3, #0]
 8011b68:	f003 020f 	and.w	r2, r3, #15
 8011b6c:	68bb      	ldr	r3, [r7, #8]
 8011b6e:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8011b72:	6878      	ldr	r0, [r7, #4]
 8011b74:	4613      	mov	r3, r2
 8011b76:	009b      	lsls	r3, r3, #2
 8011b78:	4413      	add	r3, r2
 8011b7a:	009b      	lsls	r3, r3, #2
 8011b7c:	4403      	add	r3, r0
 8011b7e:	3318      	adds	r3, #24
 8011b80:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8011b82:	4b09      	ldr	r3, [pc, #36]	; (8011ba8 <USBD_CDC_TransmitPacket+0x7c>)
 8011b84:	7819      	ldrb	r1, [r3, #0]
 8011b86:	68bb      	ldr	r3, [r7, #8]
 8011b88:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011b8c:	68bb      	ldr	r3, [r7, #8]
 8011b8e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8011b92:	6878      	ldr	r0, [r7, #4]
 8011b94:	f002 fcda 	bl	801454c <USBD_LL_Transmit>

    ret = USBD_OK;
 8011b98:	2300      	movs	r3, #0
 8011b9a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8011b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b9e:	4618      	mov	r0, r3
 8011ba0:	3710      	adds	r7, #16
 8011ba2:	46bd      	mov	sp, r7
 8011ba4:	bd80      	pop	{r7, pc}
 8011ba6:	bf00      	nop
 8011ba8:	200000b7 	.word	0x200000b7

08011bac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011bac:	b580      	push	{r7, lr}
 8011bae:	b084      	sub	sp, #16
 8011bb0:	af00      	add	r7, sp, #0
 8011bb2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	32b0      	adds	r2, #176	; 0xb0
 8011bbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011bc2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	32b0      	adds	r2, #176	; 0xb0
 8011bce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d101      	bne.n	8011bda <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8011bd6:	2303      	movs	r3, #3
 8011bd8:	e018      	b.n	8011c0c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	7c1b      	ldrb	r3, [r3, #16]
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d10a      	bne.n	8011bf8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011be2:	4b0c      	ldr	r3, [pc, #48]	; (8011c14 <USBD_CDC_ReceivePacket+0x68>)
 8011be4:	7819      	ldrb	r1, [r3, #0]
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011bec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011bf0:	6878      	ldr	r0, [r7, #4]
 8011bf2:	f002 fce3 	bl	80145bc <USBD_LL_PrepareReceive>
 8011bf6:	e008      	b.n	8011c0a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011bf8:	4b06      	ldr	r3, [pc, #24]	; (8011c14 <USBD_CDC_ReceivePacket+0x68>)
 8011bfa:	7819      	ldrb	r1, [r3, #0]
 8011bfc:	68fb      	ldr	r3, [r7, #12]
 8011bfe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011c02:	2340      	movs	r3, #64	; 0x40
 8011c04:	6878      	ldr	r0, [r7, #4]
 8011c06:	f002 fcd9 	bl	80145bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011c0a:	2300      	movs	r3, #0
}
 8011c0c:	4618      	mov	r0, r3
 8011c0e:	3710      	adds	r7, #16
 8011c10:	46bd      	mov	sp, r7
 8011c12:	bd80      	pop	{r7, pc}
 8011c14:	200000b8 	.word	0x200000b8

08011c18 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011c18:	b580      	push	{r7, lr}
 8011c1a:	b086      	sub	sp, #24
 8011c1c:	af00      	add	r7, sp, #0
 8011c1e:	60f8      	str	r0, [r7, #12]
 8011c20:	60b9      	str	r1, [r7, #8]
 8011c22:	4613      	mov	r3, r2
 8011c24:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d101      	bne.n	8011c30 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8011c2c:	2303      	movs	r3, #3
 8011c2e:	e01f      	b.n	8011c70 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8011c30:	68fb      	ldr	r3, [r7, #12]
 8011c32:	2200      	movs	r2, #0
 8011c34:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	2200      	movs	r2, #0
 8011c3c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8011c40:	68fb      	ldr	r3, [r7, #12]
 8011c42:	2200      	movs	r2, #0
 8011c44:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011c48:	68bb      	ldr	r3, [r7, #8]
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d003      	beq.n	8011c56 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8011c4e:	68fb      	ldr	r3, [r7, #12]
 8011c50:	68ba      	ldr	r2, [r7, #8]
 8011c52:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011c56:	68fb      	ldr	r3, [r7, #12]
 8011c58:	2201      	movs	r2, #1
 8011c5a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8011c5e:	68fb      	ldr	r3, [r7, #12]
 8011c60:	79fa      	ldrb	r2, [r7, #7]
 8011c62:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8011c64:	68f8      	ldr	r0, [r7, #12]
 8011c66:	f002 fa99 	bl	801419c <USBD_LL_Init>
 8011c6a:	4603      	mov	r3, r0
 8011c6c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8011c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011c70:	4618      	mov	r0, r3
 8011c72:	3718      	adds	r7, #24
 8011c74:	46bd      	mov	sp, r7
 8011c76:	bd80      	pop	{r7, pc}

08011c78 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011c78:	b580      	push	{r7, lr}
 8011c7a:	b084      	sub	sp, #16
 8011c7c:	af00      	add	r7, sp, #0
 8011c7e:	6078      	str	r0, [r7, #4]
 8011c80:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011c82:	2300      	movs	r3, #0
 8011c84:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8011c86:	683b      	ldr	r3, [r7, #0]
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d101      	bne.n	8011c90 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8011c8c:	2303      	movs	r3, #3
 8011c8e:	e025      	b.n	8011cdc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	683a      	ldr	r2, [r7, #0]
 8011c94:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	32ae      	adds	r2, #174	; 0xae
 8011ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d00f      	beq.n	8011ccc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	32ae      	adds	r2, #174	; 0xae
 8011cb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cbc:	f107 020e 	add.w	r2, r7, #14
 8011cc0:	4610      	mov	r0, r2
 8011cc2:	4798      	blx	r3
 8011cc4:	4602      	mov	r2, r0
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8011cd2:	1c5a      	adds	r2, r3, #1
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8011cda:	2300      	movs	r3, #0
}
 8011cdc:	4618      	mov	r0, r3
 8011cde:	3710      	adds	r7, #16
 8011ce0:	46bd      	mov	sp, r7
 8011ce2:	bd80      	pop	{r7, pc}

08011ce4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011ce4:	b580      	push	{r7, lr}
 8011ce6:	b082      	sub	sp, #8
 8011ce8:	af00      	add	r7, sp, #0
 8011cea:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8011cec:	6878      	ldr	r0, [r7, #4]
 8011cee:	f002 fab7 	bl	8014260 <USBD_LL_Start>
 8011cf2:	4603      	mov	r3, r0
}
 8011cf4:	4618      	mov	r0, r3
 8011cf6:	3708      	adds	r7, #8
 8011cf8:	46bd      	mov	sp, r7
 8011cfa:	bd80      	pop	{r7, pc}

08011cfc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8011cfc:	b480      	push	{r7}
 8011cfe:	b083      	sub	sp, #12
 8011d00:	af00      	add	r7, sp, #0
 8011d02:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011d04:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8011d06:	4618      	mov	r0, r3
 8011d08:	370c      	adds	r7, #12
 8011d0a:	46bd      	mov	sp, r7
 8011d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d10:	4770      	bx	lr

08011d12 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011d12:	b580      	push	{r7, lr}
 8011d14:	b084      	sub	sp, #16
 8011d16:	af00      	add	r7, sp, #0
 8011d18:	6078      	str	r0, [r7, #4]
 8011d1a:	460b      	mov	r3, r1
 8011d1c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8011d1e:	2300      	movs	r3, #0
 8011d20:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d009      	beq.n	8011d40 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	78fa      	ldrb	r2, [r7, #3]
 8011d36:	4611      	mov	r1, r2
 8011d38:	6878      	ldr	r0, [r7, #4]
 8011d3a:	4798      	blx	r3
 8011d3c:	4603      	mov	r3, r0
 8011d3e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8011d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d42:	4618      	mov	r0, r3
 8011d44:	3710      	adds	r7, #16
 8011d46:	46bd      	mov	sp, r7
 8011d48:	bd80      	pop	{r7, pc}

08011d4a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011d4a:	b580      	push	{r7, lr}
 8011d4c:	b084      	sub	sp, #16
 8011d4e:	af00      	add	r7, sp, #0
 8011d50:	6078      	str	r0, [r7, #4]
 8011d52:	460b      	mov	r3, r1
 8011d54:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8011d56:	2300      	movs	r3, #0
 8011d58:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d60:	685b      	ldr	r3, [r3, #4]
 8011d62:	78fa      	ldrb	r2, [r7, #3]
 8011d64:	4611      	mov	r1, r2
 8011d66:	6878      	ldr	r0, [r7, #4]
 8011d68:	4798      	blx	r3
 8011d6a:	4603      	mov	r3, r0
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	d001      	beq.n	8011d74 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8011d70:	2303      	movs	r3, #3
 8011d72:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8011d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d76:	4618      	mov	r0, r3
 8011d78:	3710      	adds	r7, #16
 8011d7a:	46bd      	mov	sp, r7
 8011d7c:	bd80      	pop	{r7, pc}

08011d7e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8011d7e:	b580      	push	{r7, lr}
 8011d80:	b084      	sub	sp, #16
 8011d82:	af00      	add	r7, sp, #0
 8011d84:	6078      	str	r0, [r7, #4]
 8011d86:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011d8e:	6839      	ldr	r1, [r7, #0]
 8011d90:	4618      	mov	r0, r3
 8011d92:	f001 f8a6 	bl	8012ee2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	2201      	movs	r2, #1
 8011d9a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8011da4:	461a      	mov	r2, r3
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011db2:	f003 031f 	and.w	r3, r3, #31
 8011db6:	2b02      	cmp	r3, #2
 8011db8:	d01a      	beq.n	8011df0 <USBD_LL_SetupStage+0x72>
 8011dba:	2b02      	cmp	r3, #2
 8011dbc:	d822      	bhi.n	8011e04 <USBD_LL_SetupStage+0x86>
 8011dbe:	2b00      	cmp	r3, #0
 8011dc0:	d002      	beq.n	8011dc8 <USBD_LL_SetupStage+0x4a>
 8011dc2:	2b01      	cmp	r3, #1
 8011dc4:	d00a      	beq.n	8011ddc <USBD_LL_SetupStage+0x5e>
 8011dc6:	e01d      	b.n	8011e04 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011dce:	4619      	mov	r1, r3
 8011dd0:	6878      	ldr	r0, [r7, #4]
 8011dd2:	f000 fad3 	bl	801237c <USBD_StdDevReq>
 8011dd6:	4603      	mov	r3, r0
 8011dd8:	73fb      	strb	r3, [r7, #15]
      break;
 8011dda:	e020      	b.n	8011e1e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011de2:	4619      	mov	r1, r3
 8011de4:	6878      	ldr	r0, [r7, #4]
 8011de6:	f000 fb3b 	bl	8012460 <USBD_StdItfReq>
 8011dea:	4603      	mov	r3, r0
 8011dec:	73fb      	strb	r3, [r7, #15]
      break;
 8011dee:	e016      	b.n	8011e1e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011df6:	4619      	mov	r1, r3
 8011df8:	6878      	ldr	r0, [r7, #4]
 8011dfa:	f000 fb9d 	bl	8012538 <USBD_StdEPReq>
 8011dfe:	4603      	mov	r3, r0
 8011e00:	73fb      	strb	r3, [r7, #15]
      break;
 8011e02:	e00c      	b.n	8011e1e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011e0a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011e0e:	b2db      	uxtb	r3, r3
 8011e10:	4619      	mov	r1, r3
 8011e12:	6878      	ldr	r0, [r7, #4]
 8011e14:	f002 faca 	bl	80143ac <USBD_LL_StallEP>
 8011e18:	4603      	mov	r3, r0
 8011e1a:	73fb      	strb	r3, [r7, #15]
      break;
 8011e1c:	bf00      	nop
  }

  return ret;
 8011e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e20:	4618      	mov	r0, r3
 8011e22:	3710      	adds	r7, #16
 8011e24:	46bd      	mov	sp, r7
 8011e26:	bd80      	pop	{r7, pc}

08011e28 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011e28:	b580      	push	{r7, lr}
 8011e2a:	b086      	sub	sp, #24
 8011e2c:	af00      	add	r7, sp, #0
 8011e2e:	60f8      	str	r0, [r7, #12]
 8011e30:	460b      	mov	r3, r1
 8011e32:	607a      	str	r2, [r7, #4]
 8011e34:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8011e36:	2300      	movs	r3, #0
 8011e38:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8011e3a:	7afb      	ldrb	r3, [r7, #11]
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d16e      	bne.n	8011f1e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8011e40:	68fb      	ldr	r3, [r7, #12]
 8011e42:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8011e46:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011e4e:	2b03      	cmp	r3, #3
 8011e50:	f040 8098 	bne.w	8011f84 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8011e54:	693b      	ldr	r3, [r7, #16]
 8011e56:	689a      	ldr	r2, [r3, #8]
 8011e58:	693b      	ldr	r3, [r7, #16]
 8011e5a:	68db      	ldr	r3, [r3, #12]
 8011e5c:	429a      	cmp	r2, r3
 8011e5e:	d913      	bls.n	8011e88 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8011e60:	693b      	ldr	r3, [r7, #16]
 8011e62:	689a      	ldr	r2, [r3, #8]
 8011e64:	693b      	ldr	r3, [r7, #16]
 8011e66:	68db      	ldr	r3, [r3, #12]
 8011e68:	1ad2      	subs	r2, r2, r3
 8011e6a:	693b      	ldr	r3, [r7, #16]
 8011e6c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8011e6e:	693b      	ldr	r3, [r7, #16]
 8011e70:	68da      	ldr	r2, [r3, #12]
 8011e72:	693b      	ldr	r3, [r7, #16]
 8011e74:	689b      	ldr	r3, [r3, #8]
 8011e76:	4293      	cmp	r3, r2
 8011e78:	bf28      	it	cs
 8011e7a:	4613      	movcs	r3, r2
 8011e7c:	461a      	mov	r2, r3
 8011e7e:	6879      	ldr	r1, [r7, #4]
 8011e80:	68f8      	ldr	r0, [r7, #12]
 8011e82:	f001 f922 	bl	80130ca <USBD_CtlContinueRx>
 8011e86:	e07d      	b.n	8011f84 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011e8e:	f003 031f 	and.w	r3, r3, #31
 8011e92:	2b02      	cmp	r3, #2
 8011e94:	d014      	beq.n	8011ec0 <USBD_LL_DataOutStage+0x98>
 8011e96:	2b02      	cmp	r3, #2
 8011e98:	d81d      	bhi.n	8011ed6 <USBD_LL_DataOutStage+0xae>
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d002      	beq.n	8011ea4 <USBD_LL_DataOutStage+0x7c>
 8011e9e:	2b01      	cmp	r3, #1
 8011ea0:	d003      	beq.n	8011eaa <USBD_LL_DataOutStage+0x82>
 8011ea2:	e018      	b.n	8011ed6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8011ea4:	2300      	movs	r3, #0
 8011ea6:	75bb      	strb	r3, [r7, #22]
            break;
 8011ea8:	e018      	b.n	8011edc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8011eaa:	68fb      	ldr	r3, [r7, #12]
 8011eac:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8011eb0:	b2db      	uxtb	r3, r3
 8011eb2:	4619      	mov	r1, r3
 8011eb4:	68f8      	ldr	r0, [r7, #12]
 8011eb6:	f000 f9d2 	bl	801225e <USBD_CoreFindIF>
 8011eba:	4603      	mov	r3, r0
 8011ebc:	75bb      	strb	r3, [r7, #22]
            break;
 8011ebe:	e00d      	b.n	8011edc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8011ec0:	68fb      	ldr	r3, [r7, #12]
 8011ec2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8011ec6:	b2db      	uxtb	r3, r3
 8011ec8:	4619      	mov	r1, r3
 8011eca:	68f8      	ldr	r0, [r7, #12]
 8011ecc:	f000 f9d4 	bl	8012278 <USBD_CoreFindEP>
 8011ed0:	4603      	mov	r3, r0
 8011ed2:	75bb      	strb	r3, [r7, #22]
            break;
 8011ed4:	e002      	b.n	8011edc <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8011ed6:	2300      	movs	r3, #0
 8011ed8:	75bb      	strb	r3, [r7, #22]
            break;
 8011eda:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8011edc:	7dbb      	ldrb	r3, [r7, #22]
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d119      	bne.n	8011f16 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011ee2:	68fb      	ldr	r3, [r7, #12]
 8011ee4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011ee8:	b2db      	uxtb	r3, r3
 8011eea:	2b03      	cmp	r3, #3
 8011eec:	d113      	bne.n	8011f16 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8011eee:	7dba      	ldrb	r2, [r7, #22]
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	32ae      	adds	r2, #174	; 0xae
 8011ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ef8:	691b      	ldr	r3, [r3, #16]
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d00b      	beq.n	8011f16 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8011efe:	7dba      	ldrb	r2, [r7, #22]
 8011f00:	68fb      	ldr	r3, [r7, #12]
 8011f02:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8011f06:	7dba      	ldrb	r2, [r7, #22]
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	32ae      	adds	r2, #174	; 0xae
 8011f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011f10:	691b      	ldr	r3, [r3, #16]
 8011f12:	68f8      	ldr	r0, [r7, #12]
 8011f14:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8011f16:	68f8      	ldr	r0, [r7, #12]
 8011f18:	f001 f8e8 	bl	80130ec <USBD_CtlSendStatus>
 8011f1c:	e032      	b.n	8011f84 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8011f1e:	7afb      	ldrb	r3, [r7, #11]
 8011f20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011f24:	b2db      	uxtb	r3, r3
 8011f26:	4619      	mov	r1, r3
 8011f28:	68f8      	ldr	r0, [r7, #12]
 8011f2a:	f000 f9a5 	bl	8012278 <USBD_CoreFindEP>
 8011f2e:	4603      	mov	r3, r0
 8011f30:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011f32:	7dbb      	ldrb	r3, [r7, #22]
 8011f34:	2bff      	cmp	r3, #255	; 0xff
 8011f36:	d025      	beq.n	8011f84 <USBD_LL_DataOutStage+0x15c>
 8011f38:	7dbb      	ldrb	r3, [r7, #22]
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	d122      	bne.n	8011f84 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011f44:	b2db      	uxtb	r3, r3
 8011f46:	2b03      	cmp	r3, #3
 8011f48:	d117      	bne.n	8011f7a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8011f4a:	7dba      	ldrb	r2, [r7, #22]
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	32ae      	adds	r2, #174	; 0xae
 8011f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011f54:	699b      	ldr	r3, [r3, #24]
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d00f      	beq.n	8011f7a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8011f5a:	7dba      	ldrb	r2, [r7, #22]
 8011f5c:	68fb      	ldr	r3, [r7, #12]
 8011f5e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8011f62:	7dba      	ldrb	r2, [r7, #22]
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	32ae      	adds	r2, #174	; 0xae
 8011f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011f6c:	699b      	ldr	r3, [r3, #24]
 8011f6e:	7afa      	ldrb	r2, [r7, #11]
 8011f70:	4611      	mov	r1, r2
 8011f72:	68f8      	ldr	r0, [r7, #12]
 8011f74:	4798      	blx	r3
 8011f76:	4603      	mov	r3, r0
 8011f78:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8011f7a:	7dfb      	ldrb	r3, [r7, #23]
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d001      	beq.n	8011f84 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8011f80:	7dfb      	ldrb	r3, [r7, #23]
 8011f82:	e000      	b.n	8011f86 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8011f84:	2300      	movs	r3, #0
}
 8011f86:	4618      	mov	r0, r3
 8011f88:	3718      	adds	r7, #24
 8011f8a:	46bd      	mov	sp, r7
 8011f8c:	bd80      	pop	{r7, pc}

08011f8e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8011f8e:	b580      	push	{r7, lr}
 8011f90:	b086      	sub	sp, #24
 8011f92:	af00      	add	r7, sp, #0
 8011f94:	60f8      	str	r0, [r7, #12]
 8011f96:	460b      	mov	r3, r1
 8011f98:	607a      	str	r2, [r7, #4]
 8011f9a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8011f9c:	7afb      	ldrb	r3, [r7, #11]
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	d16f      	bne.n	8012082 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8011fa2:	68fb      	ldr	r3, [r7, #12]
 8011fa4:	3314      	adds	r3, #20
 8011fa6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011fa8:	68fb      	ldr	r3, [r7, #12]
 8011faa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011fae:	2b02      	cmp	r3, #2
 8011fb0:	d15a      	bne.n	8012068 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8011fb2:	693b      	ldr	r3, [r7, #16]
 8011fb4:	689a      	ldr	r2, [r3, #8]
 8011fb6:	693b      	ldr	r3, [r7, #16]
 8011fb8:	68db      	ldr	r3, [r3, #12]
 8011fba:	429a      	cmp	r2, r3
 8011fbc:	d914      	bls.n	8011fe8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011fbe:	693b      	ldr	r3, [r7, #16]
 8011fc0:	689a      	ldr	r2, [r3, #8]
 8011fc2:	693b      	ldr	r3, [r7, #16]
 8011fc4:	68db      	ldr	r3, [r3, #12]
 8011fc6:	1ad2      	subs	r2, r2, r3
 8011fc8:	693b      	ldr	r3, [r7, #16]
 8011fca:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8011fcc:	693b      	ldr	r3, [r7, #16]
 8011fce:	689b      	ldr	r3, [r3, #8]
 8011fd0:	461a      	mov	r2, r3
 8011fd2:	6879      	ldr	r1, [r7, #4]
 8011fd4:	68f8      	ldr	r0, [r7, #12]
 8011fd6:	f001 f84a 	bl	801306e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011fda:	2300      	movs	r3, #0
 8011fdc:	2200      	movs	r2, #0
 8011fde:	2100      	movs	r1, #0
 8011fe0:	68f8      	ldr	r0, [r7, #12]
 8011fe2:	f002 faeb 	bl	80145bc <USBD_LL_PrepareReceive>
 8011fe6:	e03f      	b.n	8012068 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8011fe8:	693b      	ldr	r3, [r7, #16]
 8011fea:	68da      	ldr	r2, [r3, #12]
 8011fec:	693b      	ldr	r3, [r7, #16]
 8011fee:	689b      	ldr	r3, [r3, #8]
 8011ff0:	429a      	cmp	r2, r3
 8011ff2:	d11c      	bne.n	801202e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011ff4:	693b      	ldr	r3, [r7, #16]
 8011ff6:	685a      	ldr	r2, [r3, #4]
 8011ff8:	693b      	ldr	r3, [r7, #16]
 8011ffa:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8011ffc:	429a      	cmp	r2, r3
 8011ffe:	d316      	bcc.n	801202e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8012000:	693b      	ldr	r3, [r7, #16]
 8012002:	685a      	ldr	r2, [r3, #4]
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 801200a:	429a      	cmp	r2, r3
 801200c:	d20f      	bcs.n	801202e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801200e:	2200      	movs	r2, #0
 8012010:	2100      	movs	r1, #0
 8012012:	68f8      	ldr	r0, [r7, #12]
 8012014:	f001 f82b 	bl	801306e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	2200      	movs	r2, #0
 801201c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012020:	2300      	movs	r3, #0
 8012022:	2200      	movs	r2, #0
 8012024:	2100      	movs	r1, #0
 8012026:	68f8      	ldr	r0, [r7, #12]
 8012028:	f002 fac8 	bl	80145bc <USBD_LL_PrepareReceive>
 801202c:	e01c      	b.n	8012068 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012034:	b2db      	uxtb	r3, r3
 8012036:	2b03      	cmp	r3, #3
 8012038:	d10f      	bne.n	801205a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801203a:	68fb      	ldr	r3, [r7, #12]
 801203c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012040:	68db      	ldr	r3, [r3, #12]
 8012042:	2b00      	cmp	r3, #0
 8012044:	d009      	beq.n	801205a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	2200      	movs	r2, #0
 801204a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012054:	68db      	ldr	r3, [r3, #12]
 8012056:	68f8      	ldr	r0, [r7, #12]
 8012058:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801205a:	2180      	movs	r1, #128	; 0x80
 801205c:	68f8      	ldr	r0, [r7, #12]
 801205e:	f002 f9a5 	bl	80143ac <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012062:	68f8      	ldr	r0, [r7, #12]
 8012064:	f001 f855 	bl	8013112 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 801206e:	2b00      	cmp	r3, #0
 8012070:	d03a      	beq.n	80120e8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8012072:	68f8      	ldr	r0, [r7, #12]
 8012074:	f7ff fe42 	bl	8011cfc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012078:	68fb      	ldr	r3, [r7, #12]
 801207a:	2200      	movs	r2, #0
 801207c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8012080:	e032      	b.n	80120e8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8012082:	7afb      	ldrb	r3, [r7, #11]
 8012084:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8012088:	b2db      	uxtb	r3, r3
 801208a:	4619      	mov	r1, r3
 801208c:	68f8      	ldr	r0, [r7, #12]
 801208e:	f000 f8f3 	bl	8012278 <USBD_CoreFindEP>
 8012092:	4603      	mov	r3, r0
 8012094:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012096:	7dfb      	ldrb	r3, [r7, #23]
 8012098:	2bff      	cmp	r3, #255	; 0xff
 801209a:	d025      	beq.n	80120e8 <USBD_LL_DataInStage+0x15a>
 801209c:	7dfb      	ldrb	r3, [r7, #23]
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d122      	bne.n	80120e8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80120a2:	68fb      	ldr	r3, [r7, #12]
 80120a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80120a8:	b2db      	uxtb	r3, r3
 80120aa:	2b03      	cmp	r3, #3
 80120ac:	d11c      	bne.n	80120e8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80120ae:	7dfa      	ldrb	r2, [r7, #23]
 80120b0:	68fb      	ldr	r3, [r7, #12]
 80120b2:	32ae      	adds	r2, #174	; 0xae
 80120b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80120b8:	695b      	ldr	r3, [r3, #20]
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d014      	beq.n	80120e8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80120be:	7dfa      	ldrb	r2, [r7, #23]
 80120c0:	68fb      	ldr	r3, [r7, #12]
 80120c2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80120c6:	7dfa      	ldrb	r2, [r7, #23]
 80120c8:	68fb      	ldr	r3, [r7, #12]
 80120ca:	32ae      	adds	r2, #174	; 0xae
 80120cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80120d0:	695b      	ldr	r3, [r3, #20]
 80120d2:	7afa      	ldrb	r2, [r7, #11]
 80120d4:	4611      	mov	r1, r2
 80120d6:	68f8      	ldr	r0, [r7, #12]
 80120d8:	4798      	blx	r3
 80120da:	4603      	mov	r3, r0
 80120dc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80120de:	7dbb      	ldrb	r3, [r7, #22]
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	d001      	beq.n	80120e8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80120e4:	7dbb      	ldrb	r3, [r7, #22]
 80120e6:	e000      	b.n	80120ea <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80120e8:	2300      	movs	r3, #0
}
 80120ea:	4618      	mov	r0, r3
 80120ec:	3718      	adds	r7, #24
 80120ee:	46bd      	mov	sp, r7
 80120f0:	bd80      	pop	{r7, pc}

080120f2 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80120f2:	b580      	push	{r7, lr}
 80120f4:	b084      	sub	sp, #16
 80120f6:	af00      	add	r7, sp, #0
 80120f8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80120fa:	2300      	movs	r3, #0
 80120fc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	2201      	movs	r2, #1
 8012102:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	2200      	movs	r2, #0
 801210a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	2200      	movs	r2, #0
 8012112:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	2200      	movs	r2, #0
 8012118:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	2200      	movs	r2, #0
 8012120:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801212a:	2b00      	cmp	r3, #0
 801212c:	d014      	beq.n	8012158 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012134:	685b      	ldr	r3, [r3, #4]
 8012136:	2b00      	cmp	r3, #0
 8012138:	d00e      	beq.n	8012158 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012140:	685b      	ldr	r3, [r3, #4]
 8012142:	687a      	ldr	r2, [r7, #4]
 8012144:	6852      	ldr	r2, [r2, #4]
 8012146:	b2d2      	uxtb	r2, r2
 8012148:	4611      	mov	r1, r2
 801214a:	6878      	ldr	r0, [r7, #4]
 801214c:	4798      	blx	r3
 801214e:	4603      	mov	r3, r0
 8012150:	2b00      	cmp	r3, #0
 8012152:	d001      	beq.n	8012158 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8012154:	2303      	movs	r3, #3
 8012156:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012158:	2340      	movs	r3, #64	; 0x40
 801215a:	2200      	movs	r2, #0
 801215c:	2100      	movs	r1, #0
 801215e:	6878      	ldr	r0, [r7, #4]
 8012160:	f002 f8b0 	bl	80142c4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	2201      	movs	r2, #1
 8012168:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	2240      	movs	r2, #64	; 0x40
 8012170:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012174:	2340      	movs	r3, #64	; 0x40
 8012176:	2200      	movs	r2, #0
 8012178:	2180      	movs	r1, #128	; 0x80
 801217a:	6878      	ldr	r0, [r7, #4]
 801217c:	f002 f8a2 	bl	80142c4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	2201      	movs	r2, #1
 8012184:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	2240      	movs	r2, #64	; 0x40
 801218a:	621a      	str	r2, [r3, #32]

  return ret;
 801218c:	7bfb      	ldrb	r3, [r7, #15]
}
 801218e:	4618      	mov	r0, r3
 8012190:	3710      	adds	r7, #16
 8012192:	46bd      	mov	sp, r7
 8012194:	bd80      	pop	{r7, pc}

08012196 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8012196:	b480      	push	{r7}
 8012198:	b083      	sub	sp, #12
 801219a:	af00      	add	r7, sp, #0
 801219c:	6078      	str	r0, [r7, #4]
 801219e:	460b      	mov	r3, r1
 80121a0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	78fa      	ldrb	r2, [r7, #3]
 80121a6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80121a8:	2300      	movs	r3, #0
}
 80121aa:	4618      	mov	r0, r3
 80121ac:	370c      	adds	r7, #12
 80121ae:	46bd      	mov	sp, r7
 80121b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121b4:	4770      	bx	lr

080121b6 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80121b6:	b480      	push	{r7}
 80121b8:	b083      	sub	sp, #12
 80121ba:	af00      	add	r7, sp, #0
 80121bc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80121c4:	b2db      	uxtb	r3, r3
 80121c6:	2b04      	cmp	r3, #4
 80121c8:	d006      	beq.n	80121d8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80121d0:	b2da      	uxtb	r2, r3
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	2204      	movs	r2, #4
 80121dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80121e0:	2300      	movs	r3, #0
}
 80121e2:	4618      	mov	r0, r3
 80121e4:	370c      	adds	r7, #12
 80121e6:	46bd      	mov	sp, r7
 80121e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ec:	4770      	bx	lr

080121ee <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80121ee:	b480      	push	{r7}
 80121f0:	b083      	sub	sp, #12
 80121f2:	af00      	add	r7, sp, #0
 80121f4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80121fc:	b2db      	uxtb	r3, r3
 80121fe:	2b04      	cmp	r3, #4
 8012200:	d106      	bne.n	8012210 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8012208:	b2da      	uxtb	r2, r3
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8012210:	2300      	movs	r3, #0
}
 8012212:	4618      	mov	r0, r3
 8012214:	370c      	adds	r7, #12
 8012216:	46bd      	mov	sp, r7
 8012218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801221c:	4770      	bx	lr

0801221e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801221e:	b580      	push	{r7, lr}
 8012220:	b082      	sub	sp, #8
 8012222:	af00      	add	r7, sp, #0
 8012224:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801222c:	b2db      	uxtb	r3, r3
 801222e:	2b03      	cmp	r3, #3
 8012230:	d110      	bne.n	8012254 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012238:	2b00      	cmp	r3, #0
 801223a:	d00b      	beq.n	8012254 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012242:	69db      	ldr	r3, [r3, #28]
 8012244:	2b00      	cmp	r3, #0
 8012246:	d005      	beq.n	8012254 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801224e:	69db      	ldr	r3, [r3, #28]
 8012250:	6878      	ldr	r0, [r7, #4]
 8012252:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8012254:	2300      	movs	r3, #0
}
 8012256:	4618      	mov	r0, r3
 8012258:	3708      	adds	r7, #8
 801225a:	46bd      	mov	sp, r7
 801225c:	bd80      	pop	{r7, pc}

0801225e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801225e:	b480      	push	{r7}
 8012260:	b083      	sub	sp, #12
 8012262:	af00      	add	r7, sp, #0
 8012264:	6078      	str	r0, [r7, #4]
 8012266:	460b      	mov	r3, r1
 8012268:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801226a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801226c:	4618      	mov	r0, r3
 801226e:	370c      	adds	r7, #12
 8012270:	46bd      	mov	sp, r7
 8012272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012276:	4770      	bx	lr

08012278 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012278:	b480      	push	{r7}
 801227a:	b083      	sub	sp, #12
 801227c:	af00      	add	r7, sp, #0
 801227e:	6078      	str	r0, [r7, #4]
 8012280:	460b      	mov	r3, r1
 8012282:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012284:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012286:	4618      	mov	r0, r3
 8012288:	370c      	adds	r7, #12
 801228a:	46bd      	mov	sp, r7
 801228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012290:	4770      	bx	lr

08012292 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8012292:	b580      	push	{r7, lr}
 8012294:	b086      	sub	sp, #24
 8012296:	af00      	add	r7, sp, #0
 8012298:	6078      	str	r0, [r7, #4]
 801229a:	460b      	mov	r3, r1
 801229c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80122a6:	2300      	movs	r3, #0
 80122a8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	885b      	ldrh	r3, [r3, #2]
 80122ae:	b29a      	uxth	r2, r3
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	781b      	ldrb	r3, [r3, #0]
 80122b4:	b29b      	uxth	r3, r3
 80122b6:	429a      	cmp	r2, r3
 80122b8:	d920      	bls.n	80122fc <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80122ba:	68fb      	ldr	r3, [r7, #12]
 80122bc:	781b      	ldrb	r3, [r3, #0]
 80122be:	b29b      	uxth	r3, r3
 80122c0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80122c2:	e013      	b.n	80122ec <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80122c4:	f107 030a 	add.w	r3, r7, #10
 80122c8:	4619      	mov	r1, r3
 80122ca:	6978      	ldr	r0, [r7, #20]
 80122cc:	f000 f81b 	bl	8012306 <USBD_GetNextDesc>
 80122d0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80122d2:	697b      	ldr	r3, [r7, #20]
 80122d4:	785b      	ldrb	r3, [r3, #1]
 80122d6:	2b05      	cmp	r3, #5
 80122d8:	d108      	bne.n	80122ec <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80122da:	697b      	ldr	r3, [r7, #20]
 80122dc:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80122de:	693b      	ldr	r3, [r7, #16]
 80122e0:	789b      	ldrb	r3, [r3, #2]
 80122e2:	78fa      	ldrb	r2, [r7, #3]
 80122e4:	429a      	cmp	r2, r3
 80122e6:	d008      	beq.n	80122fa <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80122e8:	2300      	movs	r3, #0
 80122ea:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80122ec:	68fb      	ldr	r3, [r7, #12]
 80122ee:	885b      	ldrh	r3, [r3, #2]
 80122f0:	b29a      	uxth	r2, r3
 80122f2:	897b      	ldrh	r3, [r7, #10]
 80122f4:	429a      	cmp	r2, r3
 80122f6:	d8e5      	bhi.n	80122c4 <USBD_GetEpDesc+0x32>
 80122f8:	e000      	b.n	80122fc <USBD_GetEpDesc+0x6a>
          break;
 80122fa:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80122fc:	693b      	ldr	r3, [r7, #16]
}
 80122fe:	4618      	mov	r0, r3
 8012300:	3718      	adds	r7, #24
 8012302:	46bd      	mov	sp, r7
 8012304:	bd80      	pop	{r7, pc}

08012306 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8012306:	b480      	push	{r7}
 8012308:	b085      	sub	sp, #20
 801230a:	af00      	add	r7, sp, #0
 801230c:	6078      	str	r0, [r7, #4]
 801230e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8012314:	683b      	ldr	r3, [r7, #0]
 8012316:	881a      	ldrh	r2, [r3, #0]
 8012318:	68fb      	ldr	r3, [r7, #12]
 801231a:	781b      	ldrb	r3, [r3, #0]
 801231c:	b29b      	uxth	r3, r3
 801231e:	4413      	add	r3, r2
 8012320:	b29a      	uxth	r2, r3
 8012322:	683b      	ldr	r3, [r7, #0]
 8012324:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	781b      	ldrb	r3, [r3, #0]
 801232a:	461a      	mov	r2, r3
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	4413      	add	r3, r2
 8012330:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8012332:	68fb      	ldr	r3, [r7, #12]
}
 8012334:	4618      	mov	r0, r3
 8012336:	3714      	adds	r7, #20
 8012338:	46bd      	mov	sp, r7
 801233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801233e:	4770      	bx	lr

08012340 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8012340:	b480      	push	{r7}
 8012342:	b087      	sub	sp, #28
 8012344:	af00      	add	r7, sp, #0
 8012346:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 801234c:	697b      	ldr	r3, [r7, #20]
 801234e:	781b      	ldrb	r3, [r3, #0]
 8012350:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8012352:	697b      	ldr	r3, [r7, #20]
 8012354:	3301      	adds	r3, #1
 8012356:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012358:	697b      	ldr	r3, [r7, #20]
 801235a:	781b      	ldrb	r3, [r3, #0]
 801235c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801235e:	8a3b      	ldrh	r3, [r7, #16]
 8012360:	021b      	lsls	r3, r3, #8
 8012362:	b21a      	sxth	r2, r3
 8012364:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012368:	4313      	orrs	r3, r2
 801236a:	b21b      	sxth	r3, r3
 801236c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801236e:	89fb      	ldrh	r3, [r7, #14]
}
 8012370:	4618      	mov	r0, r3
 8012372:	371c      	adds	r7, #28
 8012374:	46bd      	mov	sp, r7
 8012376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801237a:	4770      	bx	lr

0801237c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801237c:	b580      	push	{r7, lr}
 801237e:	b084      	sub	sp, #16
 8012380:	af00      	add	r7, sp, #0
 8012382:	6078      	str	r0, [r7, #4]
 8012384:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012386:	2300      	movs	r3, #0
 8012388:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801238a:	683b      	ldr	r3, [r7, #0]
 801238c:	781b      	ldrb	r3, [r3, #0]
 801238e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8012392:	2b40      	cmp	r3, #64	; 0x40
 8012394:	d005      	beq.n	80123a2 <USBD_StdDevReq+0x26>
 8012396:	2b40      	cmp	r3, #64	; 0x40
 8012398:	d857      	bhi.n	801244a <USBD_StdDevReq+0xce>
 801239a:	2b00      	cmp	r3, #0
 801239c:	d00f      	beq.n	80123be <USBD_StdDevReq+0x42>
 801239e:	2b20      	cmp	r3, #32
 80123a0:	d153      	bne.n	801244a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80123a8:	687b      	ldr	r3, [r7, #4]
 80123aa:	32ae      	adds	r2, #174	; 0xae
 80123ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80123b0:	689b      	ldr	r3, [r3, #8]
 80123b2:	6839      	ldr	r1, [r7, #0]
 80123b4:	6878      	ldr	r0, [r7, #4]
 80123b6:	4798      	blx	r3
 80123b8:	4603      	mov	r3, r0
 80123ba:	73fb      	strb	r3, [r7, #15]
      break;
 80123bc:	e04a      	b.n	8012454 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80123be:	683b      	ldr	r3, [r7, #0]
 80123c0:	785b      	ldrb	r3, [r3, #1]
 80123c2:	2b09      	cmp	r3, #9
 80123c4:	d83b      	bhi.n	801243e <USBD_StdDevReq+0xc2>
 80123c6:	a201      	add	r2, pc, #4	; (adr r2, 80123cc <USBD_StdDevReq+0x50>)
 80123c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123cc:	08012421 	.word	0x08012421
 80123d0:	08012435 	.word	0x08012435
 80123d4:	0801243f 	.word	0x0801243f
 80123d8:	0801242b 	.word	0x0801242b
 80123dc:	0801243f 	.word	0x0801243f
 80123e0:	080123ff 	.word	0x080123ff
 80123e4:	080123f5 	.word	0x080123f5
 80123e8:	0801243f 	.word	0x0801243f
 80123ec:	08012417 	.word	0x08012417
 80123f0:	08012409 	.word	0x08012409
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80123f4:	6839      	ldr	r1, [r7, #0]
 80123f6:	6878      	ldr	r0, [r7, #4]
 80123f8:	f000 fa3c 	bl	8012874 <USBD_GetDescriptor>
          break;
 80123fc:	e024      	b.n	8012448 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80123fe:	6839      	ldr	r1, [r7, #0]
 8012400:	6878      	ldr	r0, [r7, #4]
 8012402:	f000 fbcb 	bl	8012b9c <USBD_SetAddress>
          break;
 8012406:	e01f      	b.n	8012448 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8012408:	6839      	ldr	r1, [r7, #0]
 801240a:	6878      	ldr	r0, [r7, #4]
 801240c:	f000 fc0a 	bl	8012c24 <USBD_SetConfig>
 8012410:	4603      	mov	r3, r0
 8012412:	73fb      	strb	r3, [r7, #15]
          break;
 8012414:	e018      	b.n	8012448 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8012416:	6839      	ldr	r1, [r7, #0]
 8012418:	6878      	ldr	r0, [r7, #4]
 801241a:	f000 fcad 	bl	8012d78 <USBD_GetConfig>
          break;
 801241e:	e013      	b.n	8012448 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012420:	6839      	ldr	r1, [r7, #0]
 8012422:	6878      	ldr	r0, [r7, #4]
 8012424:	f000 fcde 	bl	8012de4 <USBD_GetStatus>
          break;
 8012428:	e00e      	b.n	8012448 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801242a:	6839      	ldr	r1, [r7, #0]
 801242c:	6878      	ldr	r0, [r7, #4]
 801242e:	f000 fd0d 	bl	8012e4c <USBD_SetFeature>
          break;
 8012432:	e009      	b.n	8012448 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012434:	6839      	ldr	r1, [r7, #0]
 8012436:	6878      	ldr	r0, [r7, #4]
 8012438:	f000 fd31 	bl	8012e9e <USBD_ClrFeature>
          break;
 801243c:	e004      	b.n	8012448 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801243e:	6839      	ldr	r1, [r7, #0]
 8012440:	6878      	ldr	r0, [r7, #4]
 8012442:	f000 fd88 	bl	8012f56 <USBD_CtlError>
          break;
 8012446:	bf00      	nop
      }
      break;
 8012448:	e004      	b.n	8012454 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801244a:	6839      	ldr	r1, [r7, #0]
 801244c:	6878      	ldr	r0, [r7, #4]
 801244e:	f000 fd82 	bl	8012f56 <USBD_CtlError>
      break;
 8012452:	bf00      	nop
  }

  return ret;
 8012454:	7bfb      	ldrb	r3, [r7, #15]
}
 8012456:	4618      	mov	r0, r3
 8012458:	3710      	adds	r7, #16
 801245a:	46bd      	mov	sp, r7
 801245c:	bd80      	pop	{r7, pc}
 801245e:	bf00      	nop

08012460 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012460:	b580      	push	{r7, lr}
 8012462:	b084      	sub	sp, #16
 8012464:	af00      	add	r7, sp, #0
 8012466:	6078      	str	r0, [r7, #4]
 8012468:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801246a:	2300      	movs	r3, #0
 801246c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801246e:	683b      	ldr	r3, [r7, #0]
 8012470:	781b      	ldrb	r3, [r3, #0]
 8012472:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8012476:	2b40      	cmp	r3, #64	; 0x40
 8012478:	d005      	beq.n	8012486 <USBD_StdItfReq+0x26>
 801247a:	2b40      	cmp	r3, #64	; 0x40
 801247c:	d852      	bhi.n	8012524 <USBD_StdItfReq+0xc4>
 801247e:	2b00      	cmp	r3, #0
 8012480:	d001      	beq.n	8012486 <USBD_StdItfReq+0x26>
 8012482:	2b20      	cmp	r3, #32
 8012484:	d14e      	bne.n	8012524 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801248c:	b2db      	uxtb	r3, r3
 801248e:	3b01      	subs	r3, #1
 8012490:	2b02      	cmp	r3, #2
 8012492:	d840      	bhi.n	8012516 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012494:	683b      	ldr	r3, [r7, #0]
 8012496:	889b      	ldrh	r3, [r3, #4]
 8012498:	b2db      	uxtb	r3, r3
 801249a:	2b01      	cmp	r3, #1
 801249c:	d836      	bhi.n	801250c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801249e:	683b      	ldr	r3, [r7, #0]
 80124a0:	889b      	ldrh	r3, [r3, #4]
 80124a2:	b2db      	uxtb	r3, r3
 80124a4:	4619      	mov	r1, r3
 80124a6:	6878      	ldr	r0, [r7, #4]
 80124a8:	f7ff fed9 	bl	801225e <USBD_CoreFindIF>
 80124ac:	4603      	mov	r3, r0
 80124ae:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80124b0:	7bbb      	ldrb	r3, [r7, #14]
 80124b2:	2bff      	cmp	r3, #255	; 0xff
 80124b4:	d01d      	beq.n	80124f2 <USBD_StdItfReq+0x92>
 80124b6:	7bbb      	ldrb	r3, [r7, #14]
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d11a      	bne.n	80124f2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80124bc:	7bba      	ldrb	r2, [r7, #14]
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	32ae      	adds	r2, #174	; 0xae
 80124c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80124c6:	689b      	ldr	r3, [r3, #8]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d00f      	beq.n	80124ec <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80124cc:	7bba      	ldrb	r2, [r7, #14]
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80124d4:	7bba      	ldrb	r2, [r7, #14]
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	32ae      	adds	r2, #174	; 0xae
 80124da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80124de:	689b      	ldr	r3, [r3, #8]
 80124e0:	6839      	ldr	r1, [r7, #0]
 80124e2:	6878      	ldr	r0, [r7, #4]
 80124e4:	4798      	blx	r3
 80124e6:	4603      	mov	r3, r0
 80124e8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80124ea:	e004      	b.n	80124f6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80124ec:	2303      	movs	r3, #3
 80124ee:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80124f0:	e001      	b.n	80124f6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80124f2:	2303      	movs	r3, #3
 80124f4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80124f6:	683b      	ldr	r3, [r7, #0]
 80124f8:	88db      	ldrh	r3, [r3, #6]
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	d110      	bne.n	8012520 <USBD_StdItfReq+0xc0>
 80124fe:	7bfb      	ldrb	r3, [r7, #15]
 8012500:	2b00      	cmp	r3, #0
 8012502:	d10d      	bne.n	8012520 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f000 fdf1 	bl	80130ec <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801250a:	e009      	b.n	8012520 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 801250c:	6839      	ldr	r1, [r7, #0]
 801250e:	6878      	ldr	r0, [r7, #4]
 8012510:	f000 fd21 	bl	8012f56 <USBD_CtlError>
          break;
 8012514:	e004      	b.n	8012520 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8012516:	6839      	ldr	r1, [r7, #0]
 8012518:	6878      	ldr	r0, [r7, #4]
 801251a:	f000 fd1c 	bl	8012f56 <USBD_CtlError>
          break;
 801251e:	e000      	b.n	8012522 <USBD_StdItfReq+0xc2>
          break;
 8012520:	bf00      	nop
      }
      break;
 8012522:	e004      	b.n	801252e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8012524:	6839      	ldr	r1, [r7, #0]
 8012526:	6878      	ldr	r0, [r7, #4]
 8012528:	f000 fd15 	bl	8012f56 <USBD_CtlError>
      break;
 801252c:	bf00      	nop
  }

  return ret;
 801252e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012530:	4618      	mov	r0, r3
 8012532:	3710      	adds	r7, #16
 8012534:	46bd      	mov	sp, r7
 8012536:	bd80      	pop	{r7, pc}

08012538 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012538:	b580      	push	{r7, lr}
 801253a:	b084      	sub	sp, #16
 801253c:	af00      	add	r7, sp, #0
 801253e:	6078      	str	r0, [r7, #4]
 8012540:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8012542:	2300      	movs	r3, #0
 8012544:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8012546:	683b      	ldr	r3, [r7, #0]
 8012548:	889b      	ldrh	r3, [r3, #4]
 801254a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801254c:	683b      	ldr	r3, [r7, #0]
 801254e:	781b      	ldrb	r3, [r3, #0]
 8012550:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8012554:	2b40      	cmp	r3, #64	; 0x40
 8012556:	d007      	beq.n	8012568 <USBD_StdEPReq+0x30>
 8012558:	2b40      	cmp	r3, #64	; 0x40
 801255a:	f200 817f 	bhi.w	801285c <USBD_StdEPReq+0x324>
 801255e:	2b00      	cmp	r3, #0
 8012560:	d02a      	beq.n	80125b8 <USBD_StdEPReq+0x80>
 8012562:	2b20      	cmp	r3, #32
 8012564:	f040 817a 	bne.w	801285c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8012568:	7bbb      	ldrb	r3, [r7, #14]
 801256a:	4619      	mov	r1, r3
 801256c:	6878      	ldr	r0, [r7, #4]
 801256e:	f7ff fe83 	bl	8012278 <USBD_CoreFindEP>
 8012572:	4603      	mov	r3, r0
 8012574:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012576:	7b7b      	ldrb	r3, [r7, #13]
 8012578:	2bff      	cmp	r3, #255	; 0xff
 801257a:	f000 8174 	beq.w	8012866 <USBD_StdEPReq+0x32e>
 801257e:	7b7b      	ldrb	r3, [r7, #13]
 8012580:	2b00      	cmp	r3, #0
 8012582:	f040 8170 	bne.w	8012866 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8012586:	7b7a      	ldrb	r2, [r7, #13]
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801258e:	7b7a      	ldrb	r2, [r7, #13]
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	32ae      	adds	r2, #174	; 0xae
 8012594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012598:	689b      	ldr	r3, [r3, #8]
 801259a:	2b00      	cmp	r3, #0
 801259c:	f000 8163 	beq.w	8012866 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80125a0:	7b7a      	ldrb	r2, [r7, #13]
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	32ae      	adds	r2, #174	; 0xae
 80125a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125aa:	689b      	ldr	r3, [r3, #8]
 80125ac:	6839      	ldr	r1, [r7, #0]
 80125ae:	6878      	ldr	r0, [r7, #4]
 80125b0:	4798      	blx	r3
 80125b2:	4603      	mov	r3, r0
 80125b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80125b6:	e156      	b.n	8012866 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80125b8:	683b      	ldr	r3, [r7, #0]
 80125ba:	785b      	ldrb	r3, [r3, #1]
 80125bc:	2b03      	cmp	r3, #3
 80125be:	d008      	beq.n	80125d2 <USBD_StdEPReq+0x9a>
 80125c0:	2b03      	cmp	r3, #3
 80125c2:	f300 8145 	bgt.w	8012850 <USBD_StdEPReq+0x318>
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	f000 809b 	beq.w	8012702 <USBD_StdEPReq+0x1ca>
 80125cc:	2b01      	cmp	r3, #1
 80125ce:	d03c      	beq.n	801264a <USBD_StdEPReq+0x112>
 80125d0:	e13e      	b.n	8012850 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80125d8:	b2db      	uxtb	r3, r3
 80125da:	2b02      	cmp	r3, #2
 80125dc:	d002      	beq.n	80125e4 <USBD_StdEPReq+0xac>
 80125de:	2b03      	cmp	r3, #3
 80125e0:	d016      	beq.n	8012610 <USBD_StdEPReq+0xd8>
 80125e2:	e02c      	b.n	801263e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80125e4:	7bbb      	ldrb	r3, [r7, #14]
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d00d      	beq.n	8012606 <USBD_StdEPReq+0xce>
 80125ea:	7bbb      	ldrb	r3, [r7, #14]
 80125ec:	2b80      	cmp	r3, #128	; 0x80
 80125ee:	d00a      	beq.n	8012606 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80125f0:	7bbb      	ldrb	r3, [r7, #14]
 80125f2:	4619      	mov	r1, r3
 80125f4:	6878      	ldr	r0, [r7, #4]
 80125f6:	f001 fed9 	bl	80143ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80125fa:	2180      	movs	r1, #128	; 0x80
 80125fc:	6878      	ldr	r0, [r7, #4]
 80125fe:	f001 fed5 	bl	80143ac <USBD_LL_StallEP>
 8012602:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012604:	e020      	b.n	8012648 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8012606:	6839      	ldr	r1, [r7, #0]
 8012608:	6878      	ldr	r0, [r7, #4]
 801260a:	f000 fca4 	bl	8012f56 <USBD_CtlError>
              break;
 801260e:	e01b      	b.n	8012648 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012610:	683b      	ldr	r3, [r7, #0]
 8012612:	885b      	ldrh	r3, [r3, #2]
 8012614:	2b00      	cmp	r3, #0
 8012616:	d10e      	bne.n	8012636 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012618:	7bbb      	ldrb	r3, [r7, #14]
 801261a:	2b00      	cmp	r3, #0
 801261c:	d00b      	beq.n	8012636 <USBD_StdEPReq+0xfe>
 801261e:	7bbb      	ldrb	r3, [r7, #14]
 8012620:	2b80      	cmp	r3, #128	; 0x80
 8012622:	d008      	beq.n	8012636 <USBD_StdEPReq+0xfe>
 8012624:	683b      	ldr	r3, [r7, #0]
 8012626:	88db      	ldrh	r3, [r3, #6]
 8012628:	2b00      	cmp	r3, #0
 801262a:	d104      	bne.n	8012636 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801262c:	7bbb      	ldrb	r3, [r7, #14]
 801262e:	4619      	mov	r1, r3
 8012630:	6878      	ldr	r0, [r7, #4]
 8012632:	f001 febb 	bl	80143ac <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8012636:	6878      	ldr	r0, [r7, #4]
 8012638:	f000 fd58 	bl	80130ec <USBD_CtlSendStatus>

              break;
 801263c:	e004      	b.n	8012648 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801263e:	6839      	ldr	r1, [r7, #0]
 8012640:	6878      	ldr	r0, [r7, #4]
 8012642:	f000 fc88 	bl	8012f56 <USBD_CtlError>
              break;
 8012646:	bf00      	nop
          }
          break;
 8012648:	e107      	b.n	801285a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012650:	b2db      	uxtb	r3, r3
 8012652:	2b02      	cmp	r3, #2
 8012654:	d002      	beq.n	801265c <USBD_StdEPReq+0x124>
 8012656:	2b03      	cmp	r3, #3
 8012658:	d016      	beq.n	8012688 <USBD_StdEPReq+0x150>
 801265a:	e04b      	b.n	80126f4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801265c:	7bbb      	ldrb	r3, [r7, #14]
 801265e:	2b00      	cmp	r3, #0
 8012660:	d00d      	beq.n	801267e <USBD_StdEPReq+0x146>
 8012662:	7bbb      	ldrb	r3, [r7, #14]
 8012664:	2b80      	cmp	r3, #128	; 0x80
 8012666:	d00a      	beq.n	801267e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012668:	7bbb      	ldrb	r3, [r7, #14]
 801266a:	4619      	mov	r1, r3
 801266c:	6878      	ldr	r0, [r7, #4]
 801266e:	f001 fe9d 	bl	80143ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012672:	2180      	movs	r1, #128	; 0x80
 8012674:	6878      	ldr	r0, [r7, #4]
 8012676:	f001 fe99 	bl	80143ac <USBD_LL_StallEP>
 801267a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801267c:	e040      	b.n	8012700 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801267e:	6839      	ldr	r1, [r7, #0]
 8012680:	6878      	ldr	r0, [r7, #4]
 8012682:	f000 fc68 	bl	8012f56 <USBD_CtlError>
              break;
 8012686:	e03b      	b.n	8012700 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012688:	683b      	ldr	r3, [r7, #0]
 801268a:	885b      	ldrh	r3, [r3, #2]
 801268c:	2b00      	cmp	r3, #0
 801268e:	d136      	bne.n	80126fe <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8012690:	7bbb      	ldrb	r3, [r7, #14]
 8012692:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012696:	2b00      	cmp	r3, #0
 8012698:	d004      	beq.n	80126a4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801269a:	7bbb      	ldrb	r3, [r7, #14]
 801269c:	4619      	mov	r1, r3
 801269e:	6878      	ldr	r0, [r7, #4]
 80126a0:	f001 feba 	bl	8014418 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80126a4:	6878      	ldr	r0, [r7, #4]
 80126a6:	f000 fd21 	bl	80130ec <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80126aa:	7bbb      	ldrb	r3, [r7, #14]
 80126ac:	4619      	mov	r1, r3
 80126ae:	6878      	ldr	r0, [r7, #4]
 80126b0:	f7ff fde2 	bl	8012278 <USBD_CoreFindEP>
 80126b4:	4603      	mov	r3, r0
 80126b6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80126b8:	7b7b      	ldrb	r3, [r7, #13]
 80126ba:	2bff      	cmp	r3, #255	; 0xff
 80126bc:	d01f      	beq.n	80126fe <USBD_StdEPReq+0x1c6>
 80126be:	7b7b      	ldrb	r3, [r7, #13]
 80126c0:	2b00      	cmp	r3, #0
 80126c2:	d11c      	bne.n	80126fe <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80126c4:	7b7a      	ldrb	r2, [r7, #13]
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80126cc:	7b7a      	ldrb	r2, [r7, #13]
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	32ae      	adds	r2, #174	; 0xae
 80126d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80126d6:	689b      	ldr	r3, [r3, #8]
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d010      	beq.n	80126fe <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80126dc:	7b7a      	ldrb	r2, [r7, #13]
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	32ae      	adds	r2, #174	; 0xae
 80126e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80126e6:	689b      	ldr	r3, [r3, #8]
 80126e8:	6839      	ldr	r1, [r7, #0]
 80126ea:	6878      	ldr	r0, [r7, #4]
 80126ec:	4798      	blx	r3
 80126ee:	4603      	mov	r3, r0
 80126f0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80126f2:	e004      	b.n	80126fe <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80126f4:	6839      	ldr	r1, [r7, #0]
 80126f6:	6878      	ldr	r0, [r7, #4]
 80126f8:	f000 fc2d 	bl	8012f56 <USBD_CtlError>
              break;
 80126fc:	e000      	b.n	8012700 <USBD_StdEPReq+0x1c8>
              break;
 80126fe:	bf00      	nop
          }
          break;
 8012700:	e0ab      	b.n	801285a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012708:	b2db      	uxtb	r3, r3
 801270a:	2b02      	cmp	r3, #2
 801270c:	d002      	beq.n	8012714 <USBD_StdEPReq+0x1dc>
 801270e:	2b03      	cmp	r3, #3
 8012710:	d032      	beq.n	8012778 <USBD_StdEPReq+0x240>
 8012712:	e097      	b.n	8012844 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012714:	7bbb      	ldrb	r3, [r7, #14]
 8012716:	2b00      	cmp	r3, #0
 8012718:	d007      	beq.n	801272a <USBD_StdEPReq+0x1f2>
 801271a:	7bbb      	ldrb	r3, [r7, #14]
 801271c:	2b80      	cmp	r3, #128	; 0x80
 801271e:	d004      	beq.n	801272a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8012720:	6839      	ldr	r1, [r7, #0]
 8012722:	6878      	ldr	r0, [r7, #4]
 8012724:	f000 fc17 	bl	8012f56 <USBD_CtlError>
                break;
 8012728:	e091      	b.n	801284e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801272a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801272e:	2b00      	cmp	r3, #0
 8012730:	da0b      	bge.n	801274a <USBD_StdEPReq+0x212>
 8012732:	7bbb      	ldrb	r3, [r7, #14]
 8012734:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012738:	4613      	mov	r3, r2
 801273a:	009b      	lsls	r3, r3, #2
 801273c:	4413      	add	r3, r2
 801273e:	009b      	lsls	r3, r3, #2
 8012740:	3310      	adds	r3, #16
 8012742:	687a      	ldr	r2, [r7, #4]
 8012744:	4413      	add	r3, r2
 8012746:	3304      	adds	r3, #4
 8012748:	e00b      	b.n	8012762 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801274a:	7bbb      	ldrb	r3, [r7, #14]
 801274c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012750:	4613      	mov	r3, r2
 8012752:	009b      	lsls	r3, r3, #2
 8012754:	4413      	add	r3, r2
 8012756:	009b      	lsls	r3, r3, #2
 8012758:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 801275c:	687a      	ldr	r2, [r7, #4]
 801275e:	4413      	add	r3, r2
 8012760:	3304      	adds	r3, #4
 8012762:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8012764:	68bb      	ldr	r3, [r7, #8]
 8012766:	2200      	movs	r2, #0
 8012768:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801276a:	68bb      	ldr	r3, [r7, #8]
 801276c:	2202      	movs	r2, #2
 801276e:	4619      	mov	r1, r3
 8012770:	6878      	ldr	r0, [r7, #4]
 8012772:	f000 fc61 	bl	8013038 <USBD_CtlSendData>
              break;
 8012776:	e06a      	b.n	801284e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8012778:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801277c:	2b00      	cmp	r3, #0
 801277e:	da11      	bge.n	80127a4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8012780:	7bbb      	ldrb	r3, [r7, #14]
 8012782:	f003 020f 	and.w	r2, r3, #15
 8012786:	6879      	ldr	r1, [r7, #4]
 8012788:	4613      	mov	r3, r2
 801278a:	009b      	lsls	r3, r3, #2
 801278c:	4413      	add	r3, r2
 801278e:	009b      	lsls	r3, r3, #2
 8012790:	440b      	add	r3, r1
 8012792:	3324      	adds	r3, #36	; 0x24
 8012794:	881b      	ldrh	r3, [r3, #0]
 8012796:	2b00      	cmp	r3, #0
 8012798:	d117      	bne.n	80127ca <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801279a:	6839      	ldr	r1, [r7, #0]
 801279c:	6878      	ldr	r0, [r7, #4]
 801279e:	f000 fbda 	bl	8012f56 <USBD_CtlError>
                  break;
 80127a2:	e054      	b.n	801284e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80127a4:	7bbb      	ldrb	r3, [r7, #14]
 80127a6:	f003 020f 	and.w	r2, r3, #15
 80127aa:	6879      	ldr	r1, [r7, #4]
 80127ac:	4613      	mov	r3, r2
 80127ae:	009b      	lsls	r3, r3, #2
 80127b0:	4413      	add	r3, r2
 80127b2:	009b      	lsls	r3, r3, #2
 80127b4:	440b      	add	r3, r1
 80127b6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80127ba:	881b      	ldrh	r3, [r3, #0]
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d104      	bne.n	80127ca <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80127c0:	6839      	ldr	r1, [r7, #0]
 80127c2:	6878      	ldr	r0, [r7, #4]
 80127c4:	f000 fbc7 	bl	8012f56 <USBD_CtlError>
                  break;
 80127c8:	e041      	b.n	801284e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80127ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	da0b      	bge.n	80127ea <USBD_StdEPReq+0x2b2>
 80127d2:	7bbb      	ldrb	r3, [r7, #14]
 80127d4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80127d8:	4613      	mov	r3, r2
 80127da:	009b      	lsls	r3, r3, #2
 80127dc:	4413      	add	r3, r2
 80127de:	009b      	lsls	r3, r3, #2
 80127e0:	3310      	adds	r3, #16
 80127e2:	687a      	ldr	r2, [r7, #4]
 80127e4:	4413      	add	r3, r2
 80127e6:	3304      	adds	r3, #4
 80127e8:	e00b      	b.n	8012802 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80127ea:	7bbb      	ldrb	r3, [r7, #14]
 80127ec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80127f0:	4613      	mov	r3, r2
 80127f2:	009b      	lsls	r3, r3, #2
 80127f4:	4413      	add	r3, r2
 80127f6:	009b      	lsls	r3, r3, #2
 80127f8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80127fc:	687a      	ldr	r2, [r7, #4]
 80127fe:	4413      	add	r3, r2
 8012800:	3304      	adds	r3, #4
 8012802:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8012804:	7bbb      	ldrb	r3, [r7, #14]
 8012806:	2b00      	cmp	r3, #0
 8012808:	d002      	beq.n	8012810 <USBD_StdEPReq+0x2d8>
 801280a:	7bbb      	ldrb	r3, [r7, #14]
 801280c:	2b80      	cmp	r3, #128	; 0x80
 801280e:	d103      	bne.n	8012818 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8012810:	68bb      	ldr	r3, [r7, #8]
 8012812:	2200      	movs	r2, #0
 8012814:	601a      	str	r2, [r3, #0]
 8012816:	e00e      	b.n	8012836 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8012818:	7bbb      	ldrb	r3, [r7, #14]
 801281a:	4619      	mov	r1, r3
 801281c:	6878      	ldr	r0, [r7, #4]
 801281e:	f001 fe31 	bl	8014484 <USBD_LL_IsStallEP>
 8012822:	4603      	mov	r3, r0
 8012824:	2b00      	cmp	r3, #0
 8012826:	d003      	beq.n	8012830 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8012828:	68bb      	ldr	r3, [r7, #8]
 801282a:	2201      	movs	r2, #1
 801282c:	601a      	str	r2, [r3, #0]
 801282e:	e002      	b.n	8012836 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8012830:	68bb      	ldr	r3, [r7, #8]
 8012832:	2200      	movs	r2, #0
 8012834:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012836:	68bb      	ldr	r3, [r7, #8]
 8012838:	2202      	movs	r2, #2
 801283a:	4619      	mov	r1, r3
 801283c:	6878      	ldr	r0, [r7, #4]
 801283e:	f000 fbfb 	bl	8013038 <USBD_CtlSendData>
              break;
 8012842:	e004      	b.n	801284e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8012844:	6839      	ldr	r1, [r7, #0]
 8012846:	6878      	ldr	r0, [r7, #4]
 8012848:	f000 fb85 	bl	8012f56 <USBD_CtlError>
              break;
 801284c:	bf00      	nop
          }
          break;
 801284e:	e004      	b.n	801285a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8012850:	6839      	ldr	r1, [r7, #0]
 8012852:	6878      	ldr	r0, [r7, #4]
 8012854:	f000 fb7f 	bl	8012f56 <USBD_CtlError>
          break;
 8012858:	bf00      	nop
      }
      break;
 801285a:	e005      	b.n	8012868 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 801285c:	6839      	ldr	r1, [r7, #0]
 801285e:	6878      	ldr	r0, [r7, #4]
 8012860:	f000 fb79 	bl	8012f56 <USBD_CtlError>
      break;
 8012864:	e000      	b.n	8012868 <USBD_StdEPReq+0x330>
      break;
 8012866:	bf00      	nop
  }

  return ret;
 8012868:	7bfb      	ldrb	r3, [r7, #15]
}
 801286a:	4618      	mov	r0, r3
 801286c:	3710      	adds	r7, #16
 801286e:	46bd      	mov	sp, r7
 8012870:	bd80      	pop	{r7, pc}
	...

08012874 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012874:	b580      	push	{r7, lr}
 8012876:	b084      	sub	sp, #16
 8012878:	af00      	add	r7, sp, #0
 801287a:	6078      	str	r0, [r7, #4]
 801287c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801287e:	2300      	movs	r3, #0
 8012880:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8012882:	2300      	movs	r3, #0
 8012884:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8012886:	2300      	movs	r3, #0
 8012888:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801288a:	683b      	ldr	r3, [r7, #0]
 801288c:	885b      	ldrh	r3, [r3, #2]
 801288e:	0a1b      	lsrs	r3, r3, #8
 8012890:	b29b      	uxth	r3, r3
 8012892:	3b01      	subs	r3, #1
 8012894:	2b0e      	cmp	r3, #14
 8012896:	f200 8152 	bhi.w	8012b3e <USBD_GetDescriptor+0x2ca>
 801289a:	a201      	add	r2, pc, #4	; (adr r2, 80128a0 <USBD_GetDescriptor+0x2c>)
 801289c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80128a0:	08012911 	.word	0x08012911
 80128a4:	08012929 	.word	0x08012929
 80128a8:	08012969 	.word	0x08012969
 80128ac:	08012b3f 	.word	0x08012b3f
 80128b0:	08012b3f 	.word	0x08012b3f
 80128b4:	08012adf 	.word	0x08012adf
 80128b8:	08012b0b 	.word	0x08012b0b
 80128bc:	08012b3f 	.word	0x08012b3f
 80128c0:	08012b3f 	.word	0x08012b3f
 80128c4:	08012b3f 	.word	0x08012b3f
 80128c8:	08012b3f 	.word	0x08012b3f
 80128cc:	08012b3f 	.word	0x08012b3f
 80128d0:	08012b3f 	.word	0x08012b3f
 80128d4:	08012b3f 	.word	0x08012b3f
 80128d8:	080128dd 	.word	0x080128dd
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80128e2:	69db      	ldr	r3, [r3, #28]
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d00b      	beq.n	8012900 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80128ee:	69db      	ldr	r3, [r3, #28]
 80128f0:	687a      	ldr	r2, [r7, #4]
 80128f2:	7c12      	ldrb	r2, [r2, #16]
 80128f4:	f107 0108 	add.w	r1, r7, #8
 80128f8:	4610      	mov	r0, r2
 80128fa:	4798      	blx	r3
 80128fc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80128fe:	e126      	b.n	8012b4e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012900:	6839      	ldr	r1, [r7, #0]
 8012902:	6878      	ldr	r0, [r7, #4]
 8012904:	f000 fb27 	bl	8012f56 <USBD_CtlError>
        err++;
 8012908:	7afb      	ldrb	r3, [r7, #11]
 801290a:	3301      	adds	r3, #1
 801290c:	72fb      	strb	r3, [r7, #11]
      break;
 801290e:	e11e      	b.n	8012b4e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	687a      	ldr	r2, [r7, #4]
 801291a:	7c12      	ldrb	r2, [r2, #16]
 801291c:	f107 0108 	add.w	r1, r7, #8
 8012920:	4610      	mov	r0, r2
 8012922:	4798      	blx	r3
 8012924:	60f8      	str	r0, [r7, #12]
      break;
 8012926:	e112      	b.n	8012b4e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	7c1b      	ldrb	r3, [r3, #16]
 801292c:	2b00      	cmp	r3, #0
 801292e:	d10d      	bne.n	801294c <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012938:	f107 0208 	add.w	r2, r7, #8
 801293c:	4610      	mov	r0, r2
 801293e:	4798      	blx	r3
 8012940:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	3301      	adds	r3, #1
 8012946:	2202      	movs	r2, #2
 8012948:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801294a:	e100      	b.n	8012b4e <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012954:	f107 0208 	add.w	r2, r7, #8
 8012958:	4610      	mov	r0, r2
 801295a:	4798      	blx	r3
 801295c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801295e:	68fb      	ldr	r3, [r7, #12]
 8012960:	3301      	adds	r3, #1
 8012962:	2202      	movs	r2, #2
 8012964:	701a      	strb	r2, [r3, #0]
      break;
 8012966:	e0f2      	b.n	8012b4e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8012968:	683b      	ldr	r3, [r7, #0]
 801296a:	885b      	ldrh	r3, [r3, #2]
 801296c:	b2db      	uxtb	r3, r3
 801296e:	2b05      	cmp	r3, #5
 8012970:	f200 80ac 	bhi.w	8012acc <USBD_GetDescriptor+0x258>
 8012974:	a201      	add	r2, pc, #4	; (adr r2, 801297c <USBD_GetDescriptor+0x108>)
 8012976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801297a:	bf00      	nop
 801297c:	08012995 	.word	0x08012995
 8012980:	080129c9 	.word	0x080129c9
 8012984:	080129fd 	.word	0x080129fd
 8012988:	08012a31 	.word	0x08012a31
 801298c:	08012a65 	.word	0x08012a65
 8012990:	08012a99 	.word	0x08012a99
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801299a:	685b      	ldr	r3, [r3, #4]
 801299c:	2b00      	cmp	r3, #0
 801299e:	d00b      	beq.n	80129b8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80129a6:	685b      	ldr	r3, [r3, #4]
 80129a8:	687a      	ldr	r2, [r7, #4]
 80129aa:	7c12      	ldrb	r2, [r2, #16]
 80129ac:	f107 0108 	add.w	r1, r7, #8
 80129b0:	4610      	mov	r0, r2
 80129b2:	4798      	blx	r3
 80129b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80129b6:	e091      	b.n	8012adc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80129b8:	6839      	ldr	r1, [r7, #0]
 80129ba:	6878      	ldr	r0, [r7, #4]
 80129bc:	f000 facb 	bl	8012f56 <USBD_CtlError>
            err++;
 80129c0:	7afb      	ldrb	r3, [r7, #11]
 80129c2:	3301      	adds	r3, #1
 80129c4:	72fb      	strb	r3, [r7, #11]
          break;
 80129c6:	e089      	b.n	8012adc <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80129ce:	689b      	ldr	r3, [r3, #8]
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	d00b      	beq.n	80129ec <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80129da:	689b      	ldr	r3, [r3, #8]
 80129dc:	687a      	ldr	r2, [r7, #4]
 80129de:	7c12      	ldrb	r2, [r2, #16]
 80129e0:	f107 0108 	add.w	r1, r7, #8
 80129e4:	4610      	mov	r0, r2
 80129e6:	4798      	blx	r3
 80129e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80129ea:	e077      	b.n	8012adc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80129ec:	6839      	ldr	r1, [r7, #0]
 80129ee:	6878      	ldr	r0, [r7, #4]
 80129f0:	f000 fab1 	bl	8012f56 <USBD_CtlError>
            err++;
 80129f4:	7afb      	ldrb	r3, [r7, #11]
 80129f6:	3301      	adds	r3, #1
 80129f8:	72fb      	strb	r3, [r7, #11]
          break;
 80129fa:	e06f      	b.n	8012adc <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012a02:	68db      	ldr	r3, [r3, #12]
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d00b      	beq.n	8012a20 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012a0e:	68db      	ldr	r3, [r3, #12]
 8012a10:	687a      	ldr	r2, [r7, #4]
 8012a12:	7c12      	ldrb	r2, [r2, #16]
 8012a14:	f107 0108 	add.w	r1, r7, #8
 8012a18:	4610      	mov	r0, r2
 8012a1a:	4798      	blx	r3
 8012a1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012a1e:	e05d      	b.n	8012adc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012a20:	6839      	ldr	r1, [r7, #0]
 8012a22:	6878      	ldr	r0, [r7, #4]
 8012a24:	f000 fa97 	bl	8012f56 <USBD_CtlError>
            err++;
 8012a28:	7afb      	ldrb	r3, [r7, #11]
 8012a2a:	3301      	adds	r3, #1
 8012a2c:	72fb      	strb	r3, [r7, #11]
          break;
 8012a2e:	e055      	b.n	8012adc <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012a36:	691b      	ldr	r3, [r3, #16]
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	d00b      	beq.n	8012a54 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8012a3c:	687b      	ldr	r3, [r7, #4]
 8012a3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012a42:	691b      	ldr	r3, [r3, #16]
 8012a44:	687a      	ldr	r2, [r7, #4]
 8012a46:	7c12      	ldrb	r2, [r2, #16]
 8012a48:	f107 0108 	add.w	r1, r7, #8
 8012a4c:	4610      	mov	r0, r2
 8012a4e:	4798      	blx	r3
 8012a50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012a52:	e043      	b.n	8012adc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012a54:	6839      	ldr	r1, [r7, #0]
 8012a56:	6878      	ldr	r0, [r7, #4]
 8012a58:	f000 fa7d 	bl	8012f56 <USBD_CtlError>
            err++;
 8012a5c:	7afb      	ldrb	r3, [r7, #11]
 8012a5e:	3301      	adds	r3, #1
 8012a60:	72fb      	strb	r3, [r7, #11]
          break;
 8012a62:	e03b      	b.n	8012adc <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012a6a:	695b      	ldr	r3, [r3, #20]
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d00b      	beq.n	8012a88 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012a76:	695b      	ldr	r3, [r3, #20]
 8012a78:	687a      	ldr	r2, [r7, #4]
 8012a7a:	7c12      	ldrb	r2, [r2, #16]
 8012a7c:	f107 0108 	add.w	r1, r7, #8
 8012a80:	4610      	mov	r0, r2
 8012a82:	4798      	blx	r3
 8012a84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012a86:	e029      	b.n	8012adc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012a88:	6839      	ldr	r1, [r7, #0]
 8012a8a:	6878      	ldr	r0, [r7, #4]
 8012a8c:	f000 fa63 	bl	8012f56 <USBD_CtlError>
            err++;
 8012a90:	7afb      	ldrb	r3, [r7, #11]
 8012a92:	3301      	adds	r3, #1
 8012a94:	72fb      	strb	r3, [r7, #11]
          break;
 8012a96:	e021      	b.n	8012adc <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012a9e:	699b      	ldr	r3, [r3, #24]
 8012aa0:	2b00      	cmp	r3, #0
 8012aa2:	d00b      	beq.n	8012abc <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012aaa:	699b      	ldr	r3, [r3, #24]
 8012aac:	687a      	ldr	r2, [r7, #4]
 8012aae:	7c12      	ldrb	r2, [r2, #16]
 8012ab0:	f107 0108 	add.w	r1, r7, #8
 8012ab4:	4610      	mov	r0, r2
 8012ab6:	4798      	blx	r3
 8012ab8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012aba:	e00f      	b.n	8012adc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012abc:	6839      	ldr	r1, [r7, #0]
 8012abe:	6878      	ldr	r0, [r7, #4]
 8012ac0:	f000 fa49 	bl	8012f56 <USBD_CtlError>
            err++;
 8012ac4:	7afb      	ldrb	r3, [r7, #11]
 8012ac6:	3301      	adds	r3, #1
 8012ac8:	72fb      	strb	r3, [r7, #11]
          break;
 8012aca:	e007      	b.n	8012adc <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8012acc:	6839      	ldr	r1, [r7, #0]
 8012ace:	6878      	ldr	r0, [r7, #4]
 8012ad0:	f000 fa41 	bl	8012f56 <USBD_CtlError>
          err++;
 8012ad4:	7afb      	ldrb	r3, [r7, #11]
 8012ad6:	3301      	adds	r3, #1
 8012ad8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8012ada:	bf00      	nop
      }
      break;
 8012adc:	e037      	b.n	8012b4e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	7c1b      	ldrb	r3, [r3, #16]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d109      	bne.n	8012afa <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012aec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012aee:	f107 0208 	add.w	r2, r7, #8
 8012af2:	4610      	mov	r0, r2
 8012af4:	4798      	blx	r3
 8012af6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012af8:	e029      	b.n	8012b4e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012afa:	6839      	ldr	r1, [r7, #0]
 8012afc:	6878      	ldr	r0, [r7, #4]
 8012afe:	f000 fa2a 	bl	8012f56 <USBD_CtlError>
        err++;
 8012b02:	7afb      	ldrb	r3, [r7, #11]
 8012b04:	3301      	adds	r3, #1
 8012b06:	72fb      	strb	r3, [r7, #11]
      break;
 8012b08:	e021      	b.n	8012b4e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	7c1b      	ldrb	r3, [r3, #16]
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d10d      	bne.n	8012b2e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012b1a:	f107 0208 	add.w	r2, r7, #8
 8012b1e:	4610      	mov	r0, r2
 8012b20:	4798      	blx	r3
 8012b22:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8012b24:	68fb      	ldr	r3, [r7, #12]
 8012b26:	3301      	adds	r3, #1
 8012b28:	2207      	movs	r2, #7
 8012b2a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012b2c:	e00f      	b.n	8012b4e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012b2e:	6839      	ldr	r1, [r7, #0]
 8012b30:	6878      	ldr	r0, [r7, #4]
 8012b32:	f000 fa10 	bl	8012f56 <USBD_CtlError>
        err++;
 8012b36:	7afb      	ldrb	r3, [r7, #11]
 8012b38:	3301      	adds	r3, #1
 8012b3a:	72fb      	strb	r3, [r7, #11]
      break;
 8012b3c:	e007      	b.n	8012b4e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8012b3e:	6839      	ldr	r1, [r7, #0]
 8012b40:	6878      	ldr	r0, [r7, #4]
 8012b42:	f000 fa08 	bl	8012f56 <USBD_CtlError>
      err++;
 8012b46:	7afb      	ldrb	r3, [r7, #11]
 8012b48:	3301      	adds	r3, #1
 8012b4a:	72fb      	strb	r3, [r7, #11]
      break;
 8012b4c:	bf00      	nop
  }

  if (err != 0U)
 8012b4e:	7afb      	ldrb	r3, [r7, #11]
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	d11e      	bne.n	8012b92 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8012b54:	683b      	ldr	r3, [r7, #0]
 8012b56:	88db      	ldrh	r3, [r3, #6]
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d016      	beq.n	8012b8a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8012b5c:	893b      	ldrh	r3, [r7, #8]
 8012b5e:	2b00      	cmp	r3, #0
 8012b60:	d00e      	beq.n	8012b80 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8012b62:	683b      	ldr	r3, [r7, #0]
 8012b64:	88da      	ldrh	r2, [r3, #6]
 8012b66:	893b      	ldrh	r3, [r7, #8]
 8012b68:	4293      	cmp	r3, r2
 8012b6a:	bf28      	it	cs
 8012b6c:	4613      	movcs	r3, r2
 8012b6e:	b29b      	uxth	r3, r3
 8012b70:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8012b72:	893b      	ldrh	r3, [r7, #8]
 8012b74:	461a      	mov	r2, r3
 8012b76:	68f9      	ldr	r1, [r7, #12]
 8012b78:	6878      	ldr	r0, [r7, #4]
 8012b7a:	f000 fa5d 	bl	8013038 <USBD_CtlSendData>
 8012b7e:	e009      	b.n	8012b94 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8012b80:	6839      	ldr	r1, [r7, #0]
 8012b82:	6878      	ldr	r0, [r7, #4]
 8012b84:	f000 f9e7 	bl	8012f56 <USBD_CtlError>
 8012b88:	e004      	b.n	8012b94 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8012b8a:	6878      	ldr	r0, [r7, #4]
 8012b8c:	f000 faae 	bl	80130ec <USBD_CtlSendStatus>
 8012b90:	e000      	b.n	8012b94 <USBD_GetDescriptor+0x320>
    return;
 8012b92:	bf00      	nop
  }
}
 8012b94:	3710      	adds	r7, #16
 8012b96:	46bd      	mov	sp, r7
 8012b98:	bd80      	pop	{r7, pc}
 8012b9a:	bf00      	nop

08012b9c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012b9c:	b580      	push	{r7, lr}
 8012b9e:	b084      	sub	sp, #16
 8012ba0:	af00      	add	r7, sp, #0
 8012ba2:	6078      	str	r0, [r7, #4]
 8012ba4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8012ba6:	683b      	ldr	r3, [r7, #0]
 8012ba8:	889b      	ldrh	r3, [r3, #4]
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d131      	bne.n	8012c12 <USBD_SetAddress+0x76>
 8012bae:	683b      	ldr	r3, [r7, #0]
 8012bb0:	88db      	ldrh	r3, [r3, #6]
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d12d      	bne.n	8012c12 <USBD_SetAddress+0x76>
 8012bb6:	683b      	ldr	r3, [r7, #0]
 8012bb8:	885b      	ldrh	r3, [r3, #2]
 8012bba:	2b7f      	cmp	r3, #127	; 0x7f
 8012bbc:	d829      	bhi.n	8012c12 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8012bbe:	683b      	ldr	r3, [r7, #0]
 8012bc0:	885b      	ldrh	r3, [r3, #2]
 8012bc2:	b2db      	uxtb	r3, r3
 8012bc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012bc8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012bd0:	b2db      	uxtb	r3, r3
 8012bd2:	2b03      	cmp	r3, #3
 8012bd4:	d104      	bne.n	8012be0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8012bd6:	6839      	ldr	r1, [r7, #0]
 8012bd8:	6878      	ldr	r0, [r7, #4]
 8012bda:	f000 f9bc 	bl	8012f56 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012bde:	e01d      	b.n	8012c1c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8012be0:	687b      	ldr	r3, [r7, #4]
 8012be2:	7bfa      	ldrb	r2, [r7, #15]
 8012be4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012be8:	7bfb      	ldrb	r3, [r7, #15]
 8012bea:	4619      	mov	r1, r3
 8012bec:	6878      	ldr	r0, [r7, #4]
 8012bee:	f001 fc77 	bl	80144e0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8012bf2:	6878      	ldr	r0, [r7, #4]
 8012bf4:	f000 fa7a 	bl	80130ec <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012bf8:	7bfb      	ldrb	r3, [r7, #15]
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d004      	beq.n	8012c08 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	2202      	movs	r2, #2
 8012c02:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012c06:	e009      	b.n	8012c1c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	2201      	movs	r2, #1
 8012c0c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012c10:	e004      	b.n	8012c1c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8012c12:	6839      	ldr	r1, [r7, #0]
 8012c14:	6878      	ldr	r0, [r7, #4]
 8012c16:	f000 f99e 	bl	8012f56 <USBD_CtlError>
  }
}
 8012c1a:	bf00      	nop
 8012c1c:	bf00      	nop
 8012c1e:	3710      	adds	r7, #16
 8012c20:	46bd      	mov	sp, r7
 8012c22:	bd80      	pop	{r7, pc}

08012c24 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012c24:	b580      	push	{r7, lr}
 8012c26:	b084      	sub	sp, #16
 8012c28:	af00      	add	r7, sp, #0
 8012c2a:	6078      	str	r0, [r7, #4]
 8012c2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012c2e:	2300      	movs	r3, #0
 8012c30:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8012c32:	683b      	ldr	r3, [r7, #0]
 8012c34:	885b      	ldrh	r3, [r3, #2]
 8012c36:	b2da      	uxtb	r2, r3
 8012c38:	4b4e      	ldr	r3, [pc, #312]	; (8012d74 <USBD_SetConfig+0x150>)
 8012c3a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012c3c:	4b4d      	ldr	r3, [pc, #308]	; (8012d74 <USBD_SetConfig+0x150>)
 8012c3e:	781b      	ldrb	r3, [r3, #0]
 8012c40:	2b01      	cmp	r3, #1
 8012c42:	d905      	bls.n	8012c50 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8012c44:	6839      	ldr	r1, [r7, #0]
 8012c46:	6878      	ldr	r0, [r7, #4]
 8012c48:	f000 f985 	bl	8012f56 <USBD_CtlError>
    return USBD_FAIL;
 8012c4c:	2303      	movs	r3, #3
 8012c4e:	e08c      	b.n	8012d6a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012c56:	b2db      	uxtb	r3, r3
 8012c58:	2b02      	cmp	r3, #2
 8012c5a:	d002      	beq.n	8012c62 <USBD_SetConfig+0x3e>
 8012c5c:	2b03      	cmp	r3, #3
 8012c5e:	d029      	beq.n	8012cb4 <USBD_SetConfig+0x90>
 8012c60:	e075      	b.n	8012d4e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8012c62:	4b44      	ldr	r3, [pc, #272]	; (8012d74 <USBD_SetConfig+0x150>)
 8012c64:	781b      	ldrb	r3, [r3, #0]
 8012c66:	2b00      	cmp	r3, #0
 8012c68:	d020      	beq.n	8012cac <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8012c6a:	4b42      	ldr	r3, [pc, #264]	; (8012d74 <USBD_SetConfig+0x150>)
 8012c6c:	781b      	ldrb	r3, [r3, #0]
 8012c6e:	461a      	mov	r2, r3
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012c74:	4b3f      	ldr	r3, [pc, #252]	; (8012d74 <USBD_SetConfig+0x150>)
 8012c76:	781b      	ldrb	r3, [r3, #0]
 8012c78:	4619      	mov	r1, r3
 8012c7a:	6878      	ldr	r0, [r7, #4]
 8012c7c:	f7ff f849 	bl	8011d12 <USBD_SetClassConfig>
 8012c80:	4603      	mov	r3, r0
 8012c82:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8012c84:	7bfb      	ldrb	r3, [r7, #15]
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	d008      	beq.n	8012c9c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8012c8a:	6839      	ldr	r1, [r7, #0]
 8012c8c:	6878      	ldr	r0, [r7, #4]
 8012c8e:	f000 f962 	bl	8012f56 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	2202      	movs	r2, #2
 8012c96:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012c9a:	e065      	b.n	8012d68 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8012c9c:	6878      	ldr	r0, [r7, #4]
 8012c9e:	f000 fa25 	bl	80130ec <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	2203      	movs	r2, #3
 8012ca6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8012caa:	e05d      	b.n	8012d68 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8012cac:	6878      	ldr	r0, [r7, #4]
 8012cae:	f000 fa1d 	bl	80130ec <USBD_CtlSendStatus>
      break;
 8012cb2:	e059      	b.n	8012d68 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8012cb4:	4b2f      	ldr	r3, [pc, #188]	; (8012d74 <USBD_SetConfig+0x150>)
 8012cb6:	781b      	ldrb	r3, [r3, #0]
 8012cb8:	2b00      	cmp	r3, #0
 8012cba:	d112      	bne.n	8012ce2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	2202      	movs	r2, #2
 8012cc0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8012cc4:	4b2b      	ldr	r3, [pc, #172]	; (8012d74 <USBD_SetConfig+0x150>)
 8012cc6:	781b      	ldrb	r3, [r3, #0]
 8012cc8:	461a      	mov	r2, r3
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012cce:	4b29      	ldr	r3, [pc, #164]	; (8012d74 <USBD_SetConfig+0x150>)
 8012cd0:	781b      	ldrb	r3, [r3, #0]
 8012cd2:	4619      	mov	r1, r3
 8012cd4:	6878      	ldr	r0, [r7, #4]
 8012cd6:	f7ff f838 	bl	8011d4a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8012cda:	6878      	ldr	r0, [r7, #4]
 8012cdc:	f000 fa06 	bl	80130ec <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012ce0:	e042      	b.n	8012d68 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8012ce2:	4b24      	ldr	r3, [pc, #144]	; (8012d74 <USBD_SetConfig+0x150>)
 8012ce4:	781b      	ldrb	r3, [r3, #0]
 8012ce6:	461a      	mov	r2, r3
 8012ce8:	687b      	ldr	r3, [r7, #4]
 8012cea:	685b      	ldr	r3, [r3, #4]
 8012cec:	429a      	cmp	r2, r3
 8012cee:	d02a      	beq.n	8012d46 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	685b      	ldr	r3, [r3, #4]
 8012cf4:	b2db      	uxtb	r3, r3
 8012cf6:	4619      	mov	r1, r3
 8012cf8:	6878      	ldr	r0, [r7, #4]
 8012cfa:	f7ff f826 	bl	8011d4a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8012cfe:	4b1d      	ldr	r3, [pc, #116]	; (8012d74 <USBD_SetConfig+0x150>)
 8012d00:	781b      	ldrb	r3, [r3, #0]
 8012d02:	461a      	mov	r2, r3
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012d08:	4b1a      	ldr	r3, [pc, #104]	; (8012d74 <USBD_SetConfig+0x150>)
 8012d0a:	781b      	ldrb	r3, [r3, #0]
 8012d0c:	4619      	mov	r1, r3
 8012d0e:	6878      	ldr	r0, [r7, #4]
 8012d10:	f7fe ffff 	bl	8011d12 <USBD_SetClassConfig>
 8012d14:	4603      	mov	r3, r0
 8012d16:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012d18:	7bfb      	ldrb	r3, [r7, #15]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d00f      	beq.n	8012d3e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8012d1e:	6839      	ldr	r1, [r7, #0]
 8012d20:	6878      	ldr	r0, [r7, #4]
 8012d22:	f000 f918 	bl	8012f56 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	685b      	ldr	r3, [r3, #4]
 8012d2a:	b2db      	uxtb	r3, r3
 8012d2c:	4619      	mov	r1, r3
 8012d2e:	6878      	ldr	r0, [r7, #4]
 8012d30:	f7ff f80b 	bl	8011d4a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	2202      	movs	r2, #2
 8012d38:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8012d3c:	e014      	b.n	8012d68 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8012d3e:	6878      	ldr	r0, [r7, #4]
 8012d40:	f000 f9d4 	bl	80130ec <USBD_CtlSendStatus>
      break;
 8012d44:	e010      	b.n	8012d68 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8012d46:	6878      	ldr	r0, [r7, #4]
 8012d48:	f000 f9d0 	bl	80130ec <USBD_CtlSendStatus>
      break;
 8012d4c:	e00c      	b.n	8012d68 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8012d4e:	6839      	ldr	r1, [r7, #0]
 8012d50:	6878      	ldr	r0, [r7, #4]
 8012d52:	f000 f900 	bl	8012f56 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012d56:	4b07      	ldr	r3, [pc, #28]	; (8012d74 <USBD_SetConfig+0x150>)
 8012d58:	781b      	ldrb	r3, [r3, #0]
 8012d5a:	4619      	mov	r1, r3
 8012d5c:	6878      	ldr	r0, [r7, #4]
 8012d5e:	f7fe fff4 	bl	8011d4a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8012d62:	2303      	movs	r3, #3
 8012d64:	73fb      	strb	r3, [r7, #15]
      break;
 8012d66:	bf00      	nop
  }

  return ret;
 8012d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d6a:	4618      	mov	r0, r3
 8012d6c:	3710      	adds	r7, #16
 8012d6e:	46bd      	mov	sp, r7
 8012d70:	bd80      	pop	{r7, pc}
 8012d72:	bf00      	nop
 8012d74:	20001350 	.word	0x20001350

08012d78 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012d78:	b580      	push	{r7, lr}
 8012d7a:	b082      	sub	sp, #8
 8012d7c:	af00      	add	r7, sp, #0
 8012d7e:	6078      	str	r0, [r7, #4]
 8012d80:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8012d82:	683b      	ldr	r3, [r7, #0]
 8012d84:	88db      	ldrh	r3, [r3, #6]
 8012d86:	2b01      	cmp	r3, #1
 8012d88:	d004      	beq.n	8012d94 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8012d8a:	6839      	ldr	r1, [r7, #0]
 8012d8c:	6878      	ldr	r0, [r7, #4]
 8012d8e:	f000 f8e2 	bl	8012f56 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8012d92:	e023      	b.n	8012ddc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012d9a:	b2db      	uxtb	r3, r3
 8012d9c:	2b02      	cmp	r3, #2
 8012d9e:	dc02      	bgt.n	8012da6 <USBD_GetConfig+0x2e>
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	dc03      	bgt.n	8012dac <USBD_GetConfig+0x34>
 8012da4:	e015      	b.n	8012dd2 <USBD_GetConfig+0x5a>
 8012da6:	2b03      	cmp	r3, #3
 8012da8:	d00b      	beq.n	8012dc2 <USBD_GetConfig+0x4a>
 8012daa:	e012      	b.n	8012dd2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	2200      	movs	r2, #0
 8012db0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	3308      	adds	r3, #8
 8012db6:	2201      	movs	r2, #1
 8012db8:	4619      	mov	r1, r3
 8012dba:	6878      	ldr	r0, [r7, #4]
 8012dbc:	f000 f93c 	bl	8013038 <USBD_CtlSendData>
        break;
 8012dc0:	e00c      	b.n	8012ddc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	3304      	adds	r3, #4
 8012dc6:	2201      	movs	r2, #1
 8012dc8:	4619      	mov	r1, r3
 8012dca:	6878      	ldr	r0, [r7, #4]
 8012dcc:	f000 f934 	bl	8013038 <USBD_CtlSendData>
        break;
 8012dd0:	e004      	b.n	8012ddc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8012dd2:	6839      	ldr	r1, [r7, #0]
 8012dd4:	6878      	ldr	r0, [r7, #4]
 8012dd6:	f000 f8be 	bl	8012f56 <USBD_CtlError>
        break;
 8012dda:	bf00      	nop
}
 8012ddc:	bf00      	nop
 8012dde:	3708      	adds	r7, #8
 8012de0:	46bd      	mov	sp, r7
 8012de2:	bd80      	pop	{r7, pc}

08012de4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b082      	sub	sp, #8
 8012de8:	af00      	add	r7, sp, #0
 8012dea:	6078      	str	r0, [r7, #4]
 8012dec:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012df4:	b2db      	uxtb	r3, r3
 8012df6:	3b01      	subs	r3, #1
 8012df8:	2b02      	cmp	r3, #2
 8012dfa:	d81e      	bhi.n	8012e3a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8012dfc:	683b      	ldr	r3, [r7, #0]
 8012dfe:	88db      	ldrh	r3, [r3, #6]
 8012e00:	2b02      	cmp	r3, #2
 8012e02:	d004      	beq.n	8012e0e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8012e04:	6839      	ldr	r1, [r7, #0]
 8012e06:	6878      	ldr	r0, [r7, #4]
 8012e08:	f000 f8a5 	bl	8012f56 <USBD_CtlError>
        break;
 8012e0c:	e01a      	b.n	8012e44 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	2201      	movs	r2, #1
 8012e12:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d005      	beq.n	8012e2a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	68db      	ldr	r3, [r3, #12]
 8012e22:	f043 0202 	orr.w	r2, r3, #2
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	330c      	adds	r3, #12
 8012e2e:	2202      	movs	r2, #2
 8012e30:	4619      	mov	r1, r3
 8012e32:	6878      	ldr	r0, [r7, #4]
 8012e34:	f000 f900 	bl	8013038 <USBD_CtlSendData>
      break;
 8012e38:	e004      	b.n	8012e44 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8012e3a:	6839      	ldr	r1, [r7, #0]
 8012e3c:	6878      	ldr	r0, [r7, #4]
 8012e3e:	f000 f88a 	bl	8012f56 <USBD_CtlError>
      break;
 8012e42:	bf00      	nop
  }
}
 8012e44:	bf00      	nop
 8012e46:	3708      	adds	r7, #8
 8012e48:	46bd      	mov	sp, r7
 8012e4a:	bd80      	pop	{r7, pc}

08012e4c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012e4c:	b580      	push	{r7, lr}
 8012e4e:	b082      	sub	sp, #8
 8012e50:	af00      	add	r7, sp, #0
 8012e52:	6078      	str	r0, [r7, #4]
 8012e54:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012e56:	683b      	ldr	r3, [r7, #0]
 8012e58:	885b      	ldrh	r3, [r3, #2]
 8012e5a:	2b01      	cmp	r3, #1
 8012e5c:	d107      	bne.n	8012e6e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	2201      	movs	r2, #1
 8012e62:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8012e66:	6878      	ldr	r0, [r7, #4]
 8012e68:	f000 f940 	bl	80130ec <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8012e6c:	e013      	b.n	8012e96 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8012e6e:	683b      	ldr	r3, [r7, #0]
 8012e70:	885b      	ldrh	r3, [r3, #2]
 8012e72:	2b02      	cmp	r3, #2
 8012e74:	d10b      	bne.n	8012e8e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8012e76:	683b      	ldr	r3, [r7, #0]
 8012e78:	889b      	ldrh	r3, [r3, #4]
 8012e7a:	0a1b      	lsrs	r3, r3, #8
 8012e7c:	b29b      	uxth	r3, r3
 8012e7e:	b2da      	uxtb	r2, r3
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8012e86:	6878      	ldr	r0, [r7, #4]
 8012e88:	f000 f930 	bl	80130ec <USBD_CtlSendStatus>
}
 8012e8c:	e003      	b.n	8012e96 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8012e8e:	6839      	ldr	r1, [r7, #0]
 8012e90:	6878      	ldr	r0, [r7, #4]
 8012e92:	f000 f860 	bl	8012f56 <USBD_CtlError>
}
 8012e96:	bf00      	nop
 8012e98:	3708      	adds	r7, #8
 8012e9a:	46bd      	mov	sp, r7
 8012e9c:	bd80      	pop	{r7, pc}

08012e9e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012e9e:	b580      	push	{r7, lr}
 8012ea0:	b082      	sub	sp, #8
 8012ea2:	af00      	add	r7, sp, #0
 8012ea4:	6078      	str	r0, [r7, #4]
 8012ea6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012eae:	b2db      	uxtb	r3, r3
 8012eb0:	3b01      	subs	r3, #1
 8012eb2:	2b02      	cmp	r3, #2
 8012eb4:	d80b      	bhi.n	8012ece <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012eb6:	683b      	ldr	r3, [r7, #0]
 8012eb8:	885b      	ldrh	r3, [r3, #2]
 8012eba:	2b01      	cmp	r3, #1
 8012ebc:	d10c      	bne.n	8012ed8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	2200      	movs	r2, #0
 8012ec2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8012ec6:	6878      	ldr	r0, [r7, #4]
 8012ec8:	f000 f910 	bl	80130ec <USBD_CtlSendStatus>
      }
      break;
 8012ecc:	e004      	b.n	8012ed8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8012ece:	6839      	ldr	r1, [r7, #0]
 8012ed0:	6878      	ldr	r0, [r7, #4]
 8012ed2:	f000 f840 	bl	8012f56 <USBD_CtlError>
      break;
 8012ed6:	e000      	b.n	8012eda <USBD_ClrFeature+0x3c>
      break;
 8012ed8:	bf00      	nop
  }
}
 8012eda:	bf00      	nop
 8012edc:	3708      	adds	r7, #8
 8012ede:	46bd      	mov	sp, r7
 8012ee0:	bd80      	pop	{r7, pc}

08012ee2 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8012ee2:	b580      	push	{r7, lr}
 8012ee4:	b084      	sub	sp, #16
 8012ee6:	af00      	add	r7, sp, #0
 8012ee8:	6078      	str	r0, [r7, #4]
 8012eea:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8012eec:	683b      	ldr	r3, [r7, #0]
 8012eee:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8012ef0:	68fb      	ldr	r3, [r7, #12]
 8012ef2:	781a      	ldrb	r2, [r3, #0]
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8012ef8:	68fb      	ldr	r3, [r7, #12]
 8012efa:	3301      	adds	r3, #1
 8012efc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8012efe:	68fb      	ldr	r3, [r7, #12]
 8012f00:	781a      	ldrb	r2, [r3, #0]
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012f06:	68fb      	ldr	r3, [r7, #12]
 8012f08:	3301      	adds	r3, #1
 8012f0a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8012f0c:	68f8      	ldr	r0, [r7, #12]
 8012f0e:	f7ff fa17 	bl	8012340 <SWAPBYTE>
 8012f12:	4603      	mov	r3, r0
 8012f14:	461a      	mov	r2, r3
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012f1a:	68fb      	ldr	r3, [r7, #12]
 8012f1c:	3301      	adds	r3, #1
 8012f1e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012f20:	68fb      	ldr	r3, [r7, #12]
 8012f22:	3301      	adds	r3, #1
 8012f24:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012f26:	68f8      	ldr	r0, [r7, #12]
 8012f28:	f7ff fa0a 	bl	8012340 <SWAPBYTE>
 8012f2c:	4603      	mov	r3, r0
 8012f2e:	461a      	mov	r2, r3
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8012f34:	68fb      	ldr	r3, [r7, #12]
 8012f36:	3301      	adds	r3, #1
 8012f38:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012f3a:	68fb      	ldr	r3, [r7, #12]
 8012f3c:	3301      	adds	r3, #1
 8012f3e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012f40:	68f8      	ldr	r0, [r7, #12]
 8012f42:	f7ff f9fd 	bl	8012340 <SWAPBYTE>
 8012f46:	4603      	mov	r3, r0
 8012f48:	461a      	mov	r2, r3
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	80da      	strh	r2, [r3, #6]
}
 8012f4e:	bf00      	nop
 8012f50:	3710      	adds	r7, #16
 8012f52:	46bd      	mov	sp, r7
 8012f54:	bd80      	pop	{r7, pc}

08012f56 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012f56:	b580      	push	{r7, lr}
 8012f58:	b082      	sub	sp, #8
 8012f5a:	af00      	add	r7, sp, #0
 8012f5c:	6078      	str	r0, [r7, #4]
 8012f5e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012f60:	2180      	movs	r1, #128	; 0x80
 8012f62:	6878      	ldr	r0, [r7, #4]
 8012f64:	f001 fa22 	bl	80143ac <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012f68:	2100      	movs	r1, #0
 8012f6a:	6878      	ldr	r0, [r7, #4]
 8012f6c:	f001 fa1e 	bl	80143ac <USBD_LL_StallEP>
}
 8012f70:	bf00      	nop
 8012f72:	3708      	adds	r7, #8
 8012f74:	46bd      	mov	sp, r7
 8012f76:	bd80      	pop	{r7, pc}

08012f78 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012f78:	b580      	push	{r7, lr}
 8012f7a:	b086      	sub	sp, #24
 8012f7c:	af00      	add	r7, sp, #0
 8012f7e:	60f8      	str	r0, [r7, #12]
 8012f80:	60b9      	str	r1, [r7, #8]
 8012f82:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8012f84:	2300      	movs	r3, #0
 8012f86:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012f88:	68fb      	ldr	r3, [r7, #12]
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	d036      	beq.n	8012ffc <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8012f8e:	68fb      	ldr	r3, [r7, #12]
 8012f90:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8012f92:	6938      	ldr	r0, [r7, #16]
 8012f94:	f000 f836 	bl	8013004 <USBD_GetLen>
 8012f98:	4603      	mov	r3, r0
 8012f9a:	3301      	adds	r3, #1
 8012f9c:	b29b      	uxth	r3, r3
 8012f9e:	005b      	lsls	r3, r3, #1
 8012fa0:	b29a      	uxth	r2, r3
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8012fa6:	7dfb      	ldrb	r3, [r7, #23]
 8012fa8:	68ba      	ldr	r2, [r7, #8]
 8012faa:	4413      	add	r3, r2
 8012fac:	687a      	ldr	r2, [r7, #4]
 8012fae:	7812      	ldrb	r2, [r2, #0]
 8012fb0:	701a      	strb	r2, [r3, #0]
  idx++;
 8012fb2:	7dfb      	ldrb	r3, [r7, #23]
 8012fb4:	3301      	adds	r3, #1
 8012fb6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012fb8:	7dfb      	ldrb	r3, [r7, #23]
 8012fba:	68ba      	ldr	r2, [r7, #8]
 8012fbc:	4413      	add	r3, r2
 8012fbe:	2203      	movs	r2, #3
 8012fc0:	701a      	strb	r2, [r3, #0]
  idx++;
 8012fc2:	7dfb      	ldrb	r3, [r7, #23]
 8012fc4:	3301      	adds	r3, #1
 8012fc6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8012fc8:	e013      	b.n	8012ff2 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8012fca:	7dfb      	ldrb	r3, [r7, #23]
 8012fcc:	68ba      	ldr	r2, [r7, #8]
 8012fce:	4413      	add	r3, r2
 8012fd0:	693a      	ldr	r2, [r7, #16]
 8012fd2:	7812      	ldrb	r2, [r2, #0]
 8012fd4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8012fd6:	693b      	ldr	r3, [r7, #16]
 8012fd8:	3301      	adds	r3, #1
 8012fda:	613b      	str	r3, [r7, #16]
    idx++;
 8012fdc:	7dfb      	ldrb	r3, [r7, #23]
 8012fde:	3301      	adds	r3, #1
 8012fe0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012fe2:	7dfb      	ldrb	r3, [r7, #23]
 8012fe4:	68ba      	ldr	r2, [r7, #8]
 8012fe6:	4413      	add	r3, r2
 8012fe8:	2200      	movs	r2, #0
 8012fea:	701a      	strb	r2, [r3, #0]
    idx++;
 8012fec:	7dfb      	ldrb	r3, [r7, #23]
 8012fee:	3301      	adds	r3, #1
 8012ff0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012ff2:	693b      	ldr	r3, [r7, #16]
 8012ff4:	781b      	ldrb	r3, [r3, #0]
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d1e7      	bne.n	8012fca <USBD_GetString+0x52>
 8012ffa:	e000      	b.n	8012ffe <USBD_GetString+0x86>
    return;
 8012ffc:	bf00      	nop
  }
}
 8012ffe:	3718      	adds	r7, #24
 8013000:	46bd      	mov	sp, r7
 8013002:	bd80      	pop	{r7, pc}

08013004 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013004:	b480      	push	{r7}
 8013006:	b085      	sub	sp, #20
 8013008:	af00      	add	r7, sp, #0
 801300a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801300c:	2300      	movs	r3, #0
 801300e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013014:	e005      	b.n	8013022 <USBD_GetLen+0x1e>
  {
    len++;
 8013016:	7bfb      	ldrb	r3, [r7, #15]
 8013018:	3301      	adds	r3, #1
 801301a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801301c:	68bb      	ldr	r3, [r7, #8]
 801301e:	3301      	adds	r3, #1
 8013020:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013022:	68bb      	ldr	r3, [r7, #8]
 8013024:	781b      	ldrb	r3, [r3, #0]
 8013026:	2b00      	cmp	r3, #0
 8013028:	d1f5      	bne.n	8013016 <USBD_GetLen+0x12>
  }

  return len;
 801302a:	7bfb      	ldrb	r3, [r7, #15]
}
 801302c:	4618      	mov	r0, r3
 801302e:	3714      	adds	r7, #20
 8013030:	46bd      	mov	sp, r7
 8013032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013036:	4770      	bx	lr

08013038 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8013038:	b580      	push	{r7, lr}
 801303a:	b084      	sub	sp, #16
 801303c:	af00      	add	r7, sp, #0
 801303e:	60f8      	str	r0, [r7, #12]
 8013040:	60b9      	str	r1, [r7, #8]
 8013042:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	2202      	movs	r2, #2
 8013048:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 801304c:	68fb      	ldr	r3, [r7, #12]
 801304e:	687a      	ldr	r2, [r7, #4]
 8013050:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013052:	68fb      	ldr	r3, [r7, #12]
 8013054:	687a      	ldr	r2, [r7, #4]
 8013056:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	68ba      	ldr	r2, [r7, #8]
 801305c:	2100      	movs	r1, #0
 801305e:	68f8      	ldr	r0, [r7, #12]
 8013060:	f001 fa74 	bl	801454c <USBD_LL_Transmit>

  return USBD_OK;
 8013064:	2300      	movs	r3, #0
}
 8013066:	4618      	mov	r0, r3
 8013068:	3710      	adds	r7, #16
 801306a:	46bd      	mov	sp, r7
 801306c:	bd80      	pop	{r7, pc}

0801306e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801306e:	b580      	push	{r7, lr}
 8013070:	b084      	sub	sp, #16
 8013072:	af00      	add	r7, sp, #0
 8013074:	60f8      	str	r0, [r7, #12]
 8013076:	60b9      	str	r1, [r7, #8]
 8013078:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	68ba      	ldr	r2, [r7, #8]
 801307e:	2100      	movs	r1, #0
 8013080:	68f8      	ldr	r0, [r7, #12]
 8013082:	f001 fa63 	bl	801454c <USBD_LL_Transmit>

  return USBD_OK;
 8013086:	2300      	movs	r3, #0
}
 8013088:	4618      	mov	r0, r3
 801308a:	3710      	adds	r7, #16
 801308c:	46bd      	mov	sp, r7
 801308e:	bd80      	pop	{r7, pc}

08013090 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8013090:	b580      	push	{r7, lr}
 8013092:	b084      	sub	sp, #16
 8013094:	af00      	add	r7, sp, #0
 8013096:	60f8      	str	r0, [r7, #12]
 8013098:	60b9      	str	r1, [r7, #8]
 801309a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801309c:	68fb      	ldr	r3, [r7, #12]
 801309e:	2203      	movs	r2, #3
 80130a0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80130a4:	68fb      	ldr	r3, [r7, #12]
 80130a6:	687a      	ldr	r2, [r7, #4]
 80130a8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80130ac:	68fb      	ldr	r3, [r7, #12]
 80130ae:	687a      	ldr	r2, [r7, #4]
 80130b0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	68ba      	ldr	r2, [r7, #8]
 80130b8:	2100      	movs	r1, #0
 80130ba:	68f8      	ldr	r0, [r7, #12]
 80130bc:	f001 fa7e 	bl	80145bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 80130c0:	2300      	movs	r3, #0
}
 80130c2:	4618      	mov	r0, r3
 80130c4:	3710      	adds	r7, #16
 80130c6:	46bd      	mov	sp, r7
 80130c8:	bd80      	pop	{r7, pc}

080130ca <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80130ca:	b580      	push	{r7, lr}
 80130cc:	b084      	sub	sp, #16
 80130ce:	af00      	add	r7, sp, #0
 80130d0:	60f8      	str	r0, [r7, #12]
 80130d2:	60b9      	str	r1, [r7, #8]
 80130d4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	68ba      	ldr	r2, [r7, #8]
 80130da:	2100      	movs	r1, #0
 80130dc:	68f8      	ldr	r0, [r7, #12]
 80130de:	f001 fa6d 	bl	80145bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 80130e2:	2300      	movs	r3, #0
}
 80130e4:	4618      	mov	r0, r3
 80130e6:	3710      	adds	r7, #16
 80130e8:	46bd      	mov	sp, r7
 80130ea:	bd80      	pop	{r7, pc}

080130ec <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80130ec:	b580      	push	{r7, lr}
 80130ee:	b082      	sub	sp, #8
 80130f0:	af00      	add	r7, sp, #0
 80130f2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	2204      	movs	r2, #4
 80130f8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80130fc:	2300      	movs	r3, #0
 80130fe:	2200      	movs	r2, #0
 8013100:	2100      	movs	r1, #0
 8013102:	6878      	ldr	r0, [r7, #4]
 8013104:	f001 fa22 	bl	801454c <USBD_LL_Transmit>

  return USBD_OK;
 8013108:	2300      	movs	r3, #0
}
 801310a:	4618      	mov	r0, r3
 801310c:	3708      	adds	r7, #8
 801310e:	46bd      	mov	sp, r7
 8013110:	bd80      	pop	{r7, pc}

08013112 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013112:	b580      	push	{r7, lr}
 8013114:	b082      	sub	sp, #8
 8013116:	af00      	add	r7, sp, #0
 8013118:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	2205      	movs	r2, #5
 801311e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013122:	2300      	movs	r3, #0
 8013124:	2200      	movs	r2, #0
 8013126:	2100      	movs	r1, #0
 8013128:	6878      	ldr	r0, [r7, #4]
 801312a:	f001 fa47 	bl	80145bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 801312e:	2300      	movs	r3, #0
}
 8013130:	4618      	mov	r0, r3
 8013132:	3708      	adds	r7, #8
 8013134:	46bd      	mov	sp, r7
 8013136:	bd80      	pop	{r7, pc}

08013138 <SPIF_Delay>:
bool     SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size);

/***********************************************************************************************************/

void SPIF_Delay(uint32_t Delay)
{
 8013138:	b580      	push	{r7, lr}
 801313a:	b082      	sub	sp, #8
 801313c:	af00      	add	r7, sp, #0
 801313e:	6078      	str	r0, [r7, #4]
#if SPIF_RTOS == SPIF_RTOS_DISABLE
  HAL_Delay(Delay);
 8013140:	6878      	ldr	r0, [r7, #4]
 8013142:	f7f3 f893 	bl	800626c <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 8013146:	bf00      	nop
 8013148:	3708      	adds	r7, #8
 801314a:	46bd      	mov	sp, r7
 801314c:	bd80      	pop	{r7, pc}

0801314e <SPIF_Lock>:

/***********************************************************************************************************/

void SPIF_Lock(SPIF_HandleTypeDef *Handle)
{
 801314e:	b580      	push	{r7, lr}
 8013150:	b082      	sub	sp, #8
 8013152:	af00      	add	r7, sp, #0
 8013154:	6078      	str	r0, [r7, #4]
  while (Handle->Lock)
 8013156:	e002      	b.n	801315e <SPIF_Lock+0x10>
  {
    SPIF_Delay(1);
 8013158:	2001      	movs	r0, #1
 801315a:	f7ff ffed 	bl	8013138 <SPIF_Delay>
  while (Handle->Lock)
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	7b1b      	ldrb	r3, [r3, #12]
 8013162:	2b00      	cmp	r3, #0
 8013164:	d1f8      	bne.n	8013158 <SPIF_Lock+0xa>
  }
  Handle->Lock = 1;
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	2201      	movs	r2, #1
 801316a:	731a      	strb	r2, [r3, #12]
}
 801316c:	bf00      	nop
 801316e:	3708      	adds	r7, #8
 8013170:	46bd      	mov	sp, r7
 8013172:	bd80      	pop	{r7, pc}

08013174 <SPIF_UnLock>:

/***********************************************************************************************************/

void SPIF_UnLock(SPIF_HandleTypeDef *Handle)
{
 8013174:	b480      	push	{r7}
 8013176:	b083      	sub	sp, #12
 8013178:	af00      	add	r7, sp, #0
 801317a:	6078      	str	r0, [r7, #4]
  Handle->Lock = 0;
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	2200      	movs	r2, #0
 8013180:	731a      	strb	r2, [r3, #12]
}
 8013182:	bf00      	nop
 8013184:	370c      	adds	r7, #12
 8013186:	46bd      	mov	sp, r7
 8013188:	f85d 7b04 	ldr.w	r7, [sp], #4
 801318c:	4770      	bx	lr

0801318e <SPIF_CsPin>:

/***********************************************************************************************************/

void SPIF_CsPin(SPIF_HandleTypeDef *Handle, bool Select)
{
 801318e:	b580      	push	{r7, lr}
 8013190:	b084      	sub	sp, #16
 8013192:	af00      	add	r7, sp, #0
 8013194:	6078      	str	r0, [r7, #4]
 8013196:	460b      	mov	r3, r1
 8013198:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(Handle->Gpio, Handle->Pin, (GPIO_PinState)Select);
 801319a:	687b      	ldr	r3, [r7, #4]
 801319c:	6858      	ldr	r0, [r3, #4]
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	691b      	ldr	r3, [r3, #16]
 80131a2:	b29b      	uxth	r3, r3
 80131a4:	78fa      	ldrb	r2, [r7, #3]
 80131a6:	4619      	mov	r1, r3
 80131a8:	f7f5 f83a 	bl	8008220 <HAL_GPIO_WritePin>
  for (int i = 0; i < 10; i++);
 80131ac:	2300      	movs	r3, #0
 80131ae:	60fb      	str	r3, [r7, #12]
 80131b0:	e002      	b.n	80131b8 <SPIF_CsPin+0x2a>
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	3301      	adds	r3, #1
 80131b6:	60fb      	str	r3, [r7, #12]
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	2b09      	cmp	r3, #9
 80131bc:	ddf9      	ble.n	80131b2 <SPIF_CsPin+0x24>
}
 80131be:	bf00      	nop
 80131c0:	bf00      	nop
 80131c2:	3710      	adds	r7, #16
 80131c4:	46bd      	mov	sp, r7
 80131c6:	bd80      	pop	{r7, pc}

080131c8 <SPIF_TransmitReceive>:

/***********************************************************************************************************/

bool SPIF_TransmitReceive(SPIF_HandleTypeDef *Handle, uint8_t *Tx, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 80131c8:	b580      	push	{r7, lr}
 80131ca:	b086      	sub	sp, #24
 80131cc:	af00      	add	r7, sp, #0
 80131ce:	60f8      	str	r0, [r7, #12]
 80131d0:	60b9      	str	r1, [r7, #8]
 80131d2:	607a      	str	r2, [r7, #4]
 80131d4:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 80131d6:	2300      	movs	r3, #0
 80131d8:	75fb      	strb	r3, [r7, #23]
  else
  {
    dprintf("SPIF TIMEOUT\r\n");
  }
#elif (SPIF_PLATFORM == SPIF_PLATFORM_HAL_DMA)
  uint32_t startTime = HAL_GetTick();
 80131da:	f7f3 f83b 	bl	8006254 <HAL_GetTick>
 80131de:	6138      	str	r0, [r7, #16]
  if (HAL_SPI_TransmitReceive_DMA(Handle->HSpi, Tx, Rx, Size) != HAL_OK)
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	6818      	ldr	r0, [r3, #0]
 80131e4:	683b      	ldr	r3, [r7, #0]
 80131e6:	b29b      	uxth	r3, r3
 80131e8:	687a      	ldr	r2, [r7, #4]
 80131ea:	68b9      	ldr	r1, [r7, #8]
 80131ec:	f7f8 feda 	bl	800bfa4 <HAL_SPI_TransmitReceive_DMA>
 80131f0:	4603      	mov	r3, r0
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	d11a      	bne.n	801322c <SPIF_TransmitReceive+0x64>
  }
  else
  {
    while (1)
    {
      SPIF_Delay(1);
 80131f6:	2001      	movs	r0, #1
 80131f8:	f7ff ff9e 	bl	8013138 <SPIF_Delay>
      if (HAL_GetTick() - startTime >= Timeout)
 80131fc:	f7f3 f82a 	bl	8006254 <HAL_GetTick>
 8013200:	4602      	mov	r2, r0
 8013202:	693b      	ldr	r3, [r7, #16]
 8013204:	1ad3      	subs	r3, r2, r3
 8013206:	6a3a      	ldr	r2, [r7, #32]
 8013208:	429a      	cmp	r2, r3
 801320a:	d805      	bhi.n	8013218 <SPIF_TransmitReceive+0x50>
      {
        dprintf("SPIF TIMEOUT\r\n");
        HAL_SPI_DMAStop(Handle->HSpi);
 801320c:	68fb      	ldr	r3, [r7, #12]
 801320e:	681b      	ldr	r3, [r3, #0]
 8013210:	4618      	mov	r0, r3
 8013212:	f7f9 f84b 	bl	800c2ac <HAL_SPI_DMAStop>
        break;
 8013216:	e009      	b.n	801322c <SPIF_TransmitReceive+0x64>
      }
      if (HAL_SPI_GetState(Handle->HSpi) == HAL_SPI_STATE_READY)
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	681b      	ldr	r3, [r3, #0]
 801321c:	4618      	mov	r0, r3
 801321e:	f7f9 f9bf 	bl	800c5a0 <HAL_SPI_GetState>
 8013222:	4603      	mov	r3, r0
 8013224:	2b01      	cmp	r3, #1
 8013226:	d1e6      	bne.n	80131f6 <SPIF_TransmitReceive+0x2e>
      {
        retVal = true;
 8013228:	2301      	movs	r3, #1
 801322a:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 801322c:	7dfb      	ldrb	r3, [r7, #23]
}
 801322e:	4618      	mov	r0, r3
 8013230:	3718      	adds	r7, #24
 8013232:	46bd      	mov	sp, r7
 8013234:	bd80      	pop	{r7, pc}

08013236 <SPIF_Transmit>:

/***********************************************************************************************************/

bool SPIF_Transmit(SPIF_HandleTypeDef *Handle, uint8_t *Tx, size_t Size, uint32_t Timeout)
{
 8013236:	b580      	push	{r7, lr}
 8013238:	b086      	sub	sp, #24
 801323a:	af00      	add	r7, sp, #0
 801323c:	60f8      	str	r0, [r7, #12]
 801323e:	60b9      	str	r1, [r7, #8]
 8013240:	607a      	str	r2, [r7, #4]
 8013242:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8013244:	2300      	movs	r3, #0
 8013246:	75fb      	strb	r3, [r7, #23]
  else
  {
    dprintf("SPIF TIMEOUT\r\n");
  }
#elif (SPIF_PLATFORM == SPIF_PLATFORM_HAL_DMA)
  uint32_t startTime = HAL_GetTick();
 8013248:	f7f3 f804 	bl	8006254 <HAL_GetTick>
 801324c:	6138      	str	r0, [r7, #16]
  if (HAL_SPI_Transmit_DMA(Handle->HSpi, Tx, Size) != HAL_OK)
 801324e:	68fb      	ldr	r3, [r7, #12]
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	687a      	ldr	r2, [r7, #4]
 8013254:	b292      	uxth	r2, r2
 8013256:	68b9      	ldr	r1, [r7, #8]
 8013258:	4618      	mov	r0, r3
 801325a:	f7f8 fc93 	bl	800bb84 <HAL_SPI_Transmit_DMA>
 801325e:	4603      	mov	r3, r0
 8013260:	2b00      	cmp	r3, #0
 8013262:	d11a      	bne.n	801329a <SPIF_Transmit+0x64>
  }
  else
  {
    while (1)
    {
      SPIF_Delay(1);
 8013264:	2001      	movs	r0, #1
 8013266:	f7ff ff67 	bl	8013138 <SPIF_Delay>
      if (HAL_GetTick() - startTime >= Timeout)
 801326a:	f7f2 fff3 	bl	8006254 <HAL_GetTick>
 801326e:	4602      	mov	r2, r0
 8013270:	693b      	ldr	r3, [r7, #16]
 8013272:	1ad3      	subs	r3, r2, r3
 8013274:	683a      	ldr	r2, [r7, #0]
 8013276:	429a      	cmp	r2, r3
 8013278:	d805      	bhi.n	8013286 <SPIF_Transmit+0x50>
      {
        dprintf("SPIF TIMEOUT\r\n");
        HAL_SPI_DMAStop(Handle->HSpi);
 801327a:	68fb      	ldr	r3, [r7, #12]
 801327c:	681b      	ldr	r3, [r3, #0]
 801327e:	4618      	mov	r0, r3
 8013280:	f7f9 f814 	bl	800c2ac <HAL_SPI_DMAStop>
        break;
 8013284:	e009      	b.n	801329a <SPIF_Transmit+0x64>
      }
      if (HAL_SPI_GetState(Handle->HSpi) == HAL_SPI_STATE_READY)
 8013286:	68fb      	ldr	r3, [r7, #12]
 8013288:	681b      	ldr	r3, [r3, #0]
 801328a:	4618      	mov	r0, r3
 801328c:	f7f9 f988 	bl	800c5a0 <HAL_SPI_GetState>
 8013290:	4603      	mov	r3, r0
 8013292:	2b01      	cmp	r3, #1
 8013294:	d1e6      	bne.n	8013264 <SPIF_Transmit+0x2e>
      {
        retVal = true;
 8013296:	2301      	movs	r3, #1
 8013298:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 801329a:	7dfb      	ldrb	r3, [r7, #23]
}
 801329c:	4618      	mov	r0, r3
 801329e:	3718      	adds	r7, #24
 80132a0:	46bd      	mov	sp, r7
 80132a2:	bd80      	pop	{r7, pc}

080132a4 <SPIF_Receive>:

/***********************************************************************************************************/

bool SPIF_Receive(SPIF_HandleTypeDef *Handle, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 80132a4:	b580      	push	{r7, lr}
 80132a6:	b086      	sub	sp, #24
 80132a8:	af00      	add	r7, sp, #0
 80132aa:	60f8      	str	r0, [r7, #12]
 80132ac:	60b9      	str	r1, [r7, #8]
 80132ae:	607a      	str	r2, [r7, #4]
 80132b0:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 80132b2:	2300      	movs	r3, #0
 80132b4:	75fb      	strb	r3, [r7, #23]
  else
  {
    dprintf("SPIF TIMEOUT\r\n");
  }
#elif (SPIF_PLATFORM == SPIF_PLATFORM_HAL_DMA)
  uint32_t startTime = HAL_GetTick();
 80132b6:	f7f2 ffcd 	bl	8006254 <HAL_GetTick>
 80132ba:	6138      	str	r0, [r7, #16]
  if (HAL_SPI_Receive_DMA(Handle->HSpi, Rx, Size) != HAL_OK)
 80132bc:	68fb      	ldr	r3, [r7, #12]
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	687a      	ldr	r2, [r7, #4]
 80132c2:	b292      	uxth	r2, r2
 80132c4:	68b9      	ldr	r1, [r7, #8]
 80132c6:	4618      	mov	r0, r3
 80132c8:	f7f8 fd4c 	bl	800bd64 <HAL_SPI_Receive_DMA>
 80132cc:	4603      	mov	r3, r0
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	d11a      	bne.n	8013308 <SPIF_Receive+0x64>
  }
  else
  {
    while (1)
    {
      SPIF_Delay(1);
 80132d2:	2001      	movs	r0, #1
 80132d4:	f7ff ff30 	bl	8013138 <SPIF_Delay>
      if (HAL_GetTick() - startTime >= Timeout)
 80132d8:	f7f2 ffbc 	bl	8006254 <HAL_GetTick>
 80132dc:	4602      	mov	r2, r0
 80132de:	693b      	ldr	r3, [r7, #16]
 80132e0:	1ad3      	subs	r3, r2, r3
 80132e2:	683a      	ldr	r2, [r7, #0]
 80132e4:	429a      	cmp	r2, r3
 80132e6:	d805      	bhi.n	80132f4 <SPIF_Receive+0x50>
      {
        dprintf("SPIF TIMEOUT\r\n");
        HAL_SPI_DMAStop(Handle->HSpi);
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	681b      	ldr	r3, [r3, #0]
 80132ec:	4618      	mov	r0, r3
 80132ee:	f7f8 ffdd 	bl	800c2ac <HAL_SPI_DMAStop>
        break;
 80132f2:	e009      	b.n	8013308 <SPIF_Receive+0x64>
      }
      if (HAL_SPI_GetState(Handle->HSpi) == HAL_SPI_STATE_READY)
 80132f4:	68fb      	ldr	r3, [r7, #12]
 80132f6:	681b      	ldr	r3, [r3, #0]
 80132f8:	4618      	mov	r0, r3
 80132fa:	f7f9 f951 	bl	800c5a0 <HAL_SPI_GetState>
 80132fe:	4603      	mov	r3, r0
 8013300:	2b01      	cmp	r3, #1
 8013302:	d1e6      	bne.n	80132d2 <SPIF_Receive+0x2e>
      {
        retVal = true;
 8013304:	2301      	movs	r3, #1
 8013306:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8013308:	7dfb      	ldrb	r3, [r7, #23]
}
 801330a:	4618      	mov	r0, r3
 801330c:	3718      	adds	r7, #24
 801330e:	46bd      	mov	sp, r7
 8013310:	bd80      	pop	{r7, pc}

08013312 <SPIF_WriteEnable>:

/***********************************************************************************************************/

bool SPIF_WriteEnable(SPIF_HandleTypeDef *Handle)
{
 8013312:	b580      	push	{r7, lr}
 8013314:	b084      	sub	sp, #16
 8013316:	af00      	add	r7, sp, #0
 8013318:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 801331a:	2301      	movs	r3, #1
 801331c:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEENABLE};
 801331e:	2306      	movs	r3, #6
 8013320:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8013322:	2100      	movs	r1, #0
 8013324:	6878      	ldr	r0, [r7, #4]
 8013326:	f7ff ff32 	bl	801318e <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 801332a:	f107 010c 	add.w	r1, r7, #12
 801332e:	2364      	movs	r3, #100	; 0x64
 8013330:	2201      	movs	r2, #1
 8013332:	6878      	ldr	r0, [r7, #4]
 8013334:	f7ff ff7f 	bl	8013236 <SPIF_Transmit>
 8013338:	4603      	mov	r3, r0
 801333a:	f083 0301 	eor.w	r3, r3, #1
 801333e:	b2db      	uxtb	r3, r3
 8013340:	2b00      	cmp	r3, #0
 8013342:	d001      	beq.n	8013348 <SPIF_WriteEnable+0x36>
  {
    retVal = false;
 8013344:	2300      	movs	r3, #0
 8013346:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteEnable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 8013348:	2101      	movs	r1, #1
 801334a:	6878      	ldr	r0, [r7, #4]
 801334c:	f7ff ff1f 	bl	801318e <SPIF_CsPin>
  return retVal;
 8013350:	7bfb      	ldrb	r3, [r7, #15]
}
 8013352:	4618      	mov	r0, r3
 8013354:	3710      	adds	r7, #16
 8013356:	46bd      	mov	sp, r7
 8013358:	bd80      	pop	{r7, pc}

0801335a <SPIF_WriteDisable>:

/***********************************************************************************************************/

bool SPIF_WriteDisable(SPIF_HandleTypeDef *Handle)
{
 801335a:	b580      	push	{r7, lr}
 801335c:	b084      	sub	sp, #16
 801335e:	af00      	add	r7, sp, #0
 8013360:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 8013362:	2301      	movs	r3, #1
 8013364:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEDISABLE};
 8013366:	2304      	movs	r3, #4
 8013368:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 801336a:	2100      	movs	r1, #0
 801336c:	6878      	ldr	r0, [r7, #4]
 801336e:	f7ff ff0e 	bl	801318e <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8013372:	f107 010c 	add.w	r1, r7, #12
 8013376:	2364      	movs	r3, #100	; 0x64
 8013378:	2201      	movs	r2, #1
 801337a:	6878      	ldr	r0, [r7, #4]
 801337c:	f7ff ff5b 	bl	8013236 <SPIF_Transmit>
 8013380:	4603      	mov	r3, r0
 8013382:	f083 0301 	eor.w	r3, r3, #1
 8013386:	b2db      	uxtb	r3, r3
 8013388:	2b00      	cmp	r3, #0
 801338a:	d001      	beq.n	8013390 <SPIF_WriteDisable+0x36>
  {
    retVal = false;
 801338c:	2300      	movs	r3, #0
 801338e:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteDisable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 8013390:	2101      	movs	r1, #1
 8013392:	6878      	ldr	r0, [r7, #4]
 8013394:	f7ff fefb 	bl	801318e <SPIF_CsPin>
  return retVal;
 8013398:	7bfb      	ldrb	r3, [r7, #15]
}
 801339a:	4618      	mov	r0, r3
 801339c:	3710      	adds	r7, #16
 801339e:	46bd      	mov	sp, r7
 80133a0:	bd80      	pop	{r7, pc}

080133a2 <SPIF_ReadReg1>:

/***********************************************************************************************************/

uint8_t SPIF_ReadReg1(SPIF_HandleTypeDef *Handle)
{
 80133a2:	b580      	push	{r7, lr}
 80133a4:	b086      	sub	sp, #24
 80133a6:	af02      	add	r7, sp, #8
 80133a8:	6078      	str	r0, [r7, #4]
  uint8_t retVal = 0;
 80133aa:	2300      	movs	r3, #0
 80133ac:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[2] = {SPIF_CMD_READSTATUS1, SPIF_DUMMY_BYTE};
 80133ae:	f24a 5305 	movw	r3, #42245	; 0xa505
 80133b2:	81bb      	strh	r3, [r7, #12]
  uint8_t rx[2];
  SPIF_CsPin(Handle, 0);
 80133b4:	2100      	movs	r1, #0
 80133b6:	6878      	ldr	r0, [r7, #4]
 80133b8:	f7ff fee9 	bl	801318e <SPIF_CsPin>
  if (SPIF_TransmitReceive(Handle, tx, rx, 2, 100) == true)
 80133bc:	f107 0208 	add.w	r2, r7, #8
 80133c0:	f107 010c 	add.w	r1, r7, #12
 80133c4:	2364      	movs	r3, #100	; 0x64
 80133c6:	9300      	str	r3, [sp, #0]
 80133c8:	2302      	movs	r3, #2
 80133ca:	6878      	ldr	r0, [r7, #4]
 80133cc:	f7ff fefc 	bl	80131c8 <SPIF_TransmitReceive>
 80133d0:	4603      	mov	r3, r0
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d001      	beq.n	80133da <SPIF_ReadReg1+0x38>
  {
    retVal = rx[1];
 80133d6:	7a7b      	ldrb	r3, [r7, #9]
 80133d8:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 80133da:	2101      	movs	r1, #1
 80133dc:	6878      	ldr	r0, [r7, #4]
 80133de:	f7ff fed6 	bl	801318e <SPIF_CsPin>
  return retVal;
 80133e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80133e4:	4618      	mov	r0, r3
 80133e6:	3710      	adds	r7, #16
 80133e8:	46bd      	mov	sp, r7
 80133ea:	bd80      	pop	{r7, pc}

080133ec <SPIF_WaitForWriting>:
}

/***********************************************************************************************************/

bool SPIF_WaitForWriting(SPIF_HandleTypeDef *Handle, uint32_t Timeout)
{
 80133ec:	b580      	push	{r7, lr}
 80133ee:	b084      	sub	sp, #16
 80133f0:	af00      	add	r7, sp, #0
 80133f2:	6078      	str	r0, [r7, #4]
 80133f4:	6039      	str	r1, [r7, #0]
  bool retVal = false;
 80133f6:	2300      	movs	r3, #0
 80133f8:	73fb      	strb	r3, [r7, #15]
  uint32_t startTime = HAL_GetTick();
 80133fa:	f7f2 ff2b 	bl	8006254 <HAL_GetTick>
 80133fe:	60b8      	str	r0, [r7, #8]
  while (1)
  {
    SPIF_Delay(1);
 8013400:	2001      	movs	r0, #1
 8013402:	f7ff fe99 	bl	8013138 <SPIF_Delay>
    if (HAL_GetTick() - startTime >= Timeout)
 8013406:	f7f2 ff25 	bl	8006254 <HAL_GetTick>
 801340a:	4602      	mov	r2, r0
 801340c:	68bb      	ldr	r3, [r7, #8]
 801340e:	1ad3      	subs	r3, r2, r3
 8013410:	683a      	ldr	r2, [r7, #0]
 8013412:	429a      	cmp	r2, r3
 8013414:	d90a      	bls.n	801342c <SPIF_WaitForWriting+0x40>
    {
      dprintf("SPIF_WaitForWriting() TIMEOUT\r\n");
      break;
    }
    if ((SPIF_ReadReg1(Handle) & SPIF_STATUS1_BUSY) == 0)
 8013416:	6878      	ldr	r0, [r7, #4]
 8013418:	f7ff ffc3 	bl	80133a2 <SPIF_ReadReg1>
 801341c:	4603      	mov	r3, r0
 801341e:	f003 0301 	and.w	r3, r3, #1
 8013422:	2b00      	cmp	r3, #0
 8013424:	d1ec      	bne.n	8013400 <SPIF_WaitForWriting+0x14>
    {
      retVal = true;
 8013426:	2301      	movs	r3, #1
 8013428:	73fb      	strb	r3, [r7, #15]
      break;
 801342a:	e000      	b.n	801342e <SPIF_WaitForWriting+0x42>
      break;
 801342c:	bf00      	nop
    }
  }
  return retVal;
 801342e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013430:	4618      	mov	r0, r3
 8013432:	3710      	adds	r7, #16
 8013434:	46bd      	mov	sp, r7
 8013436:	bd80      	pop	{r7, pc}

08013438 <SPIF_FindChip>:

/***********************************************************************************************************/

bool SPIF_FindChip(SPIF_HandleTypeDef *Handle)
{
 8013438:	b580      	push	{r7, lr}
 801343a:	b088      	sub	sp, #32
 801343c:	af02      	add	r7, sp, #8
 801343e:	6078      	str	r0, [r7, #4]
  uint8_t tx[4] = {SPIF_CMD_JEDECID, 0xFF, 0xFF, 0xFF};
 8013440:	f06f 0360 	mvn.w	r3, #96	; 0x60
 8013444:	613b      	str	r3, [r7, #16]
  uint8_t rx[4];
  bool retVal = false;
 8013446:	2300      	movs	r3, #0
 8013448:	75fb      	strb	r3, [r7, #23]
  do
  {
    dprintf("SPIF_FindChip()\r\n");
    SPIF_CsPin(Handle, 0);
 801344a:	2100      	movs	r1, #0
 801344c:	6878      	ldr	r0, [r7, #4]
 801344e:	f7ff fe9e 	bl	801318e <SPIF_CsPin>
    if (SPIF_TransmitReceive(Handle, tx, rx, 4, 100) == false)
 8013452:	f107 020c 	add.w	r2, r7, #12
 8013456:	f107 0110 	add.w	r1, r7, #16
 801345a:	2364      	movs	r3, #100	; 0x64
 801345c:	9300      	str	r3, [sp, #0]
 801345e:	2304      	movs	r3, #4
 8013460:	6878      	ldr	r0, [r7, #4]
 8013462:	f7ff feb1 	bl	80131c8 <SPIF_TransmitReceive>
 8013466:	4603      	mov	r3, r0
 8013468:	f083 0301 	eor.w	r3, r3, #1
 801346c:	b2db      	uxtb	r3, r3
 801346e:	2b00      	cmp	r3, #0
 8013470:	d004      	beq.n	801347c <SPIF_FindChip+0x44>
    {
      SPIF_CsPin(Handle, 1);
 8013472:	2101      	movs	r1, #1
 8013474:	6878      	ldr	r0, [r7, #4]
 8013476:	f7ff fe8a 	bl	801318e <SPIF_CsPin>
      break;
 801347a:	e16f      	b.n	801375c <SPIF_FindChip+0x324>
    }
    SPIF_CsPin(Handle, 1);
 801347c:	2101      	movs	r1, #1
 801347e:	6878      	ldr	r0, [r7, #4]
 8013480:	f7ff fe85 	bl	801318e <SPIF_CsPin>
    dprintf("CHIP ID: 0x%02X%02X%02X\r\n", rx[1], rx[2], rx[3]);
    Handle->Manufactor = rx[1];
 8013484:	7b7a      	ldrb	r2, [r7, #13]
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	721a      	strb	r2, [r3, #8]
    Handle->MemType = rx[2];
 801348a:	7bba      	ldrb	r2, [r7, #14]
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	72da      	strb	r2, [r3, #11]
    Handle->Size = rx[3];
 8013490:	7bfa      	ldrb	r2, [r7, #15]
 8013492:	687b      	ldr	r3, [r7, #4]
 8013494:	725a      	strb	r2, [r3, #9]

    dprintf("SPIF MANUFACTURE: ");
    switch (Handle->Manufactor)
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	7a1b      	ldrb	r3, [r3, #8]
 801349a:	2bef      	cmp	r3, #239	; 0xef
 801349c:	f000 80f0 	beq.w	8013680 <SPIF_FindChip+0x248>
 80134a0:	2bef      	cmp	r3, #239	; 0xef
 80134a2:	f300 80e9 	bgt.w	8013678 <SPIF_FindChip+0x240>
 80134a6:	2bc8      	cmp	r3, #200	; 0xc8
 80134a8:	f300 80e6 	bgt.w	8013678 <SPIF_FindChip+0x240>
 80134ac:	2b85      	cmp	r3, #133	; 0x85
 80134ae:	da0c      	bge.n	80134ca <SPIF_FindChip+0x92>
 80134b0:	2b62      	cmp	r3, #98	; 0x62
 80134b2:	f000 80e7 	beq.w	8013684 <SPIF_FindChip+0x24c>
 80134b6:	2b62      	cmp	r3, #98	; 0x62
 80134b8:	f300 80de 	bgt.w	8013678 <SPIF_FindChip+0x240>
 80134bc:	2b20      	cmp	r3, #32
 80134be:	f300 80d9 	bgt.w	8013674 <SPIF_FindChip+0x23c>
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	f300 8090 	bgt.w	80135e8 <SPIF_FindChip+0x1b0>
 80134c8:	e0d6      	b.n	8013678 <SPIF_FindChip+0x240>
 80134ca:	3b85      	subs	r3, #133	; 0x85
 80134cc:	2b43      	cmp	r3, #67	; 0x43
 80134ce:	f200 80d3 	bhi.w	8013678 <SPIF_FindChip+0x240>
 80134d2:	a201      	add	r2, pc, #4	; (adr r2, 80134d8 <SPIF_FindChip+0xa0>)
 80134d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134d8:	08013689 	.word	0x08013689
 80134dc:	08013679 	.word	0x08013679
 80134e0:	08013679 	.word	0x08013679
 80134e4:	08013679 	.word	0x08013679
 80134e8:	08013689 	.word	0x08013689
 80134ec:	08013679 	.word	0x08013679
 80134f0:	08013679 	.word	0x08013679
 80134f4:	08013689 	.word	0x08013689
 80134f8:	08013679 	.word	0x08013679
 80134fc:	08013679 	.word	0x08013679
 8013500:	08013679 	.word	0x08013679
 8013504:	08013679 	.word	0x08013679
 8013508:	08013679 	.word	0x08013679
 801350c:	08013679 	.word	0x08013679
 8013510:	08013679 	.word	0x08013679
 8013514:	08013679 	.word	0x08013679
 8013518:	08013679 	.word	0x08013679
 801351c:	08013679 	.word	0x08013679
 8013520:	08013679 	.word	0x08013679
 8013524:	08013679 	.word	0x08013679
 8013528:	08013679 	.word	0x08013679
 801352c:	08013679 	.word	0x08013679
 8013530:	08013679 	.word	0x08013679
 8013534:	08013679 	.word	0x08013679
 8013538:	08013689 	.word	0x08013689
 801353c:	08013679 	.word	0x08013679
 8013540:	08013679 	.word	0x08013679
 8013544:	08013679 	.word	0x08013679
 8013548:	08013689 	.word	0x08013689
 801354c:	08013679 	.word	0x08013679
 8013550:	08013679 	.word	0x08013679
 8013554:	08013679 	.word	0x08013679
 8013558:	08013679 	.word	0x08013679
 801355c:	08013679 	.word	0x08013679
 8013560:	08013679 	.word	0x08013679
 8013564:	08013679 	.word	0x08013679
 8013568:	08013679 	.word	0x08013679
 801356c:	08013679 	.word	0x08013679
 8013570:	08013679 	.word	0x08013679
 8013574:	08013679 	.word	0x08013679
 8013578:	08013689 	.word	0x08013689
 801357c:	08013679 	.word	0x08013679
 8013580:	08013679 	.word	0x08013679
 8013584:	08013679 	.word	0x08013679
 8013588:	08013679 	.word	0x08013679
 801358c:	08013679 	.word	0x08013679
 8013590:	08013679 	.word	0x08013679
 8013594:	08013679 	.word	0x08013679
 8013598:	08013679 	.word	0x08013679
 801359c:	08013679 	.word	0x08013679
 80135a0:	08013679 	.word	0x08013679
 80135a4:	08013679 	.word	0x08013679
 80135a8:	08013679 	.word	0x08013679
 80135ac:	08013679 	.word	0x08013679
 80135b0:	08013679 	.word	0x08013679
 80135b4:	08013679 	.word	0x08013679
 80135b8:	08013679 	.word	0x08013679
 80135bc:	08013679 	.word	0x08013679
 80135c0:	08013689 	.word	0x08013689
 80135c4:	08013679 	.word	0x08013679
 80135c8:	08013679 	.word	0x08013679
 80135cc:	08013689 	.word	0x08013689
 80135d0:	08013679 	.word	0x08013679
 80135d4:	08013679 	.word	0x08013679
 80135d8:	08013679 	.word	0x08013679
 80135dc:	08013679 	.word	0x08013679
 80135e0:	08013679 	.word	0x08013679
 80135e4:	08013689 	.word	0x08013689
 80135e8:	3b01      	subs	r3, #1
 80135ea:	2b1f      	cmp	r3, #31
 80135ec:	d844      	bhi.n	8013678 <SPIF_FindChip+0x240>
 80135ee:	a201      	add	r2, pc, #4	; (adr r2, 80135f4 <SPIF_FindChip+0x1bc>)
 80135f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80135f4:	0801368d 	.word	0x0801368d
 80135f8:	08013679 	.word	0x08013679
 80135fc:	08013679 	.word	0x08013679
 8013600:	0801368d 	.word	0x0801368d
 8013604:	08013679 	.word	0x08013679
 8013608:	08013679 	.word	0x08013679
 801360c:	08013679 	.word	0x08013679
 8013610:	08013679 	.word	0x08013679
 8013614:	08013679 	.word	0x08013679
 8013618:	08013679 	.word	0x08013679
 801361c:	08013679 	.word	0x08013679
 8013620:	08013679 	.word	0x08013679
 8013624:	08013679 	.word	0x08013679
 8013628:	08013679 	.word	0x08013679
 801362c:	08013679 	.word	0x08013679
 8013630:	08013679 	.word	0x08013679
 8013634:	08013679 	.word	0x08013679
 8013638:	08013679 	.word	0x08013679
 801363c:	08013679 	.word	0x08013679
 8013640:	08013679 	.word	0x08013679
 8013644:	08013679 	.word	0x08013679
 8013648:	08013679 	.word	0x08013679
 801364c:	08013679 	.word	0x08013679
 8013650:	08013679 	.word	0x08013679
 8013654:	08013679 	.word	0x08013679
 8013658:	08013679 	.word	0x08013679
 801365c:	08013679 	.word	0x08013679
 8013660:	0801368d 	.word	0x0801368d
 8013664:	08013679 	.word	0x08013679
 8013668:	08013679 	.word	0x08013679
 801366c:	08013679 	.word	0x08013679
 8013670:	0801368d 	.word	0x0801368d
 8013674:	2b37      	cmp	r3, #55	; 0x37
 8013676:	d00b      	beq.n	8013690 <SPIF_FindChip+0x258>
      break;
    case SPIF_MANUFACTOR_PUYA:
      dprintf("PUYA");
      break;
    default:
      Handle->Manufactor = SPIF_MANUFACTOR_ERROR;
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	2200      	movs	r2, #0
 801367c:	721a      	strb	r2, [r3, #8]
      dprintf("ERROR");
      break;
 801367e:	e008      	b.n	8013692 <SPIF_FindChip+0x25a>
      break;
 8013680:	bf00      	nop
 8013682:	e006      	b.n	8013692 <SPIF_FindChip+0x25a>
      break;
 8013684:	bf00      	nop
 8013686:	e004      	b.n	8013692 <SPIF_FindChip+0x25a>
      break;
 8013688:	bf00      	nop
 801368a:	e002      	b.n	8013692 <SPIF_FindChip+0x25a>
      break;
 801368c:	bf00      	nop
 801368e:	e000      	b.n	8013692 <SPIF_FindChip+0x25a>
      break;
 8013690:	bf00      	nop
    }
    dprintf(" - MEMTYPE: 0x%02X", Handle->MemType);
    dprintf(" - SIZE: ");
    switch (Handle->Size)
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	7a5b      	ldrb	r3, [r3, #9]
 8013696:	3b11      	subs	r3, #17
 8013698:	2b0f      	cmp	r3, #15
 801369a:	d84e      	bhi.n	801373a <SPIF_FindChip+0x302>
 801369c:	a201      	add	r2, pc, #4	; (adr r2, 80136a4 <SPIF_FindChip+0x26c>)
 801369e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80136a2:	bf00      	nop
 80136a4:	080136e5 	.word	0x080136e5
 80136a8:	080136ed 	.word	0x080136ed
 80136ac:	080136f5 	.word	0x080136f5
 80136b0:	080136fd 	.word	0x080136fd
 80136b4:	08013705 	.word	0x08013705
 80136b8:	0801370d 	.word	0x0801370d
 80136bc:	08013715 	.word	0x08013715
 80136c0:	0801371d 	.word	0x0801371d
 80136c4:	08013727 	.word	0x08013727
 80136c8:	0801373b 	.word	0x0801373b
 80136cc:	0801373b 	.word	0x0801373b
 80136d0:	0801373b 	.word	0x0801373b
 80136d4:	0801373b 	.word	0x0801373b
 80136d8:	0801373b 	.word	0x0801373b
 80136dc:	0801373b 	.word	0x0801373b
 80136e0:	08013731 	.word	0x08013731
    {
    case SPIF_SIZE_1MBIT:
      Handle->BlockCnt = 2;
 80136e4:	687b      	ldr	r3, [r7, #4]
 80136e6:	2202      	movs	r2, #2
 80136e8:	61da      	str	r2, [r3, #28]
      dprintf("1 MBIT\r\n");
      break;
 80136ea:	e02a      	b.n	8013742 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_2MBIT:
      Handle->BlockCnt = 4;
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	2204      	movs	r2, #4
 80136f0:	61da      	str	r2, [r3, #28]
      dprintf("2 MBIT\r\n");
      break;
 80136f2:	e026      	b.n	8013742 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_4MBIT:
      Handle->BlockCnt = 8;
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	2208      	movs	r2, #8
 80136f8:	61da      	str	r2, [r3, #28]
      dprintf("4 MBIT\r\n");
      break;
 80136fa:	e022      	b.n	8013742 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_8MBIT:
      Handle->BlockCnt = 16;
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	2210      	movs	r2, #16
 8013700:	61da      	str	r2, [r3, #28]
      dprintf("8 MBIT\r\n");
      break;
 8013702:	e01e      	b.n	8013742 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_16MBIT:
      Handle->BlockCnt = 32;
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	2220      	movs	r2, #32
 8013708:	61da      	str	r2, [r3, #28]
      dprintf("16 MBIT\r\n");
      break;
 801370a:	e01a      	b.n	8013742 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_32MBIT:
      Handle->BlockCnt = 64;
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	2240      	movs	r2, #64	; 0x40
 8013710:	61da      	str	r2, [r3, #28]
      dprintf("32 MBIT\r\n");
      break;
 8013712:	e016      	b.n	8013742 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_64MBIT:
      Handle->BlockCnt = 128;
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	2280      	movs	r2, #128	; 0x80
 8013718:	61da      	str	r2, [r3, #28]
      dprintf("64 MBIT\r\n");
      break;
 801371a:	e012      	b.n	8013742 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_128MBIT:
      Handle->BlockCnt = 256;
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8013722:	61da      	str	r2, [r3, #28]
      dprintf("128 MBIT\r\n");
      break;
 8013724:	e00d      	b.n	8013742 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_256MBIT:
      Handle->BlockCnt = 512;
 8013726:	687b      	ldr	r3, [r7, #4]
 8013728:	f44f 7200 	mov.w	r2, #512	; 0x200
 801372c:	61da      	str	r2, [r3, #28]
      dprintf("256 MBIT\r\n");
      break;
 801372e:	e008      	b.n	8013742 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_512MBIT:
      Handle->BlockCnt = 1024;
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8013736:	61da      	str	r2, [r3, #28]
      dprintf("512 MBIT\r\n");
      break;
 8013738:	e003      	b.n	8013742 <SPIF_FindChip+0x30a>
    default:
      Handle->Size = SPIF_SIZE_ERROR;
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	2200      	movs	r2, #0
 801373e:	725a      	strb	r2, [r3, #9]
      dprintf("ERROR\r\n");
      break;
 8013740:	bf00      	nop
    }

    Handle->SectorCnt = Handle->BlockCnt * 16;
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	69db      	ldr	r3, [r3, #28]
 8013746:	011a      	lsls	r2, r3, #4
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	619a      	str	r2, [r3, #24]
    Handle->PageCnt = (Handle->SectorCnt * SPIF_SECTOR_SIZE) / SPIF_PAGE_SIZE;
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	699b      	ldr	r3, [r3, #24]
 8013750:	031b      	lsls	r3, r3, #12
 8013752:	0a1a      	lsrs	r2, r3, #8
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	615a      	str	r2, [r3, #20]
    dprintf("SPIF SECTOR CNT: %ld\r\n", Handle->SectorCnt);
    dprintf("SPIF PAGE CNT: %ld\r\n", Handle->PageCnt);
    dprintf("SPIF STATUS1: 0x%02X\r\n", SPIF_ReadReg1(Handle));
    dprintf("SPIF STATUS2: 0x%02X\r\n", SPIF_ReadReg2(Handle));
    dprintf("SPIF STATUS3: 0x%02X\r\n", SPIF_ReadReg3(Handle));
    retVal = true;
 8013758:	2301      	movs	r3, #1
 801375a:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 801375c:	7dfb      	ldrb	r3, [r7, #23]
}
 801375e:	4618      	mov	r0, r3
 8013760:	3718      	adds	r7, #24
 8013762:	46bd      	mov	sp, r7
 8013764:	bd80      	pop	{r7, pc}
 8013766:	bf00      	nop

08013768 <SPIF_WriteFn>:

/***********************************************************************************************************/

bool SPIF_WriteFn(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8013768:	b580      	push	{r7, lr}
 801376a:	b08a      	sub	sp, #40	; 0x28
 801376c:	af00      	add	r7, sp, #0
 801376e:	60f8      	str	r0, [r7, #12]
 8013770:	60b9      	str	r1, [r7, #8]
 8013772:	607a      	str	r2, [r7, #4]
 8013774:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8013776:	2300      	movs	r3, #0
 8013778:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t address = 0, maximum = SPIF_PAGE_SIZE - Offset;
 801377c:	2300      	movs	r3, #0
 801377e:	623b      	str	r3, [r7, #32]
 8013780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013782:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8013786:	61fb      	str	r3, [r7, #28]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_WritePage() START PAGE %ld\r\n", PageNumber);
    if (PageNumber >= Handle->PageCnt)
 8013788:	68fb      	ldr	r3, [r7, #12]
 801378a:	695b      	ldr	r3, [r3, #20]
 801378c:	68ba      	ldr	r2, [r7, #8]
 801378e:	429a      	cmp	r2, r3
 8013790:	f080 8084 	bcs.w	801389c <SPIF_WriteFn+0x134>
    {
      dprintf("SPIF_WritePage() ERROR PageNumber\r\n");
      break;
    }
    if (Offset >= SPIF_PAGE_SIZE)
 8013794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013796:	2bff      	cmp	r3, #255	; 0xff
 8013798:	f200 8082 	bhi.w	80138a0 <SPIF_WriteFn+0x138>
    {
      dprintf("SPIF_WritePage() ERROR Offset\r\n");
      break;
    }
    if (Size > maximum)
 801379c:	683a      	ldr	r2, [r7, #0]
 801379e:	69fb      	ldr	r3, [r7, #28]
 80137a0:	429a      	cmp	r2, r3
 80137a2:	d901      	bls.n	80137a8 <SPIF_WriteFn+0x40>
    {
      Size = maximum;
 80137a4:	69fb      	ldr	r3, [r7, #28]
 80137a6:	603b      	str	r3, [r7, #0]
    }
    address = SPIF_PageToAddress(PageNumber) + Offset;
 80137a8:	68bb      	ldr	r3, [r7, #8]
 80137aa:	021b      	lsls	r3, r3, #8
 80137ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80137ae:	4413      	add	r3, r2
 80137b0:	623b      	str	r3, [r7, #32]
        }
        dprintf(", 0x%02X", Data[i]);
      }
      dprintf("\r\n}\r\n");
#endif
    if (SPIF_WriteEnable(Handle) == false)
 80137b2:	68f8      	ldr	r0, [r7, #12]
 80137b4:	f7ff fdad 	bl	8013312 <SPIF_WriteEnable>
 80137b8:	4603      	mov	r3, r0
 80137ba:	f083 0301 	eor.w	r3, r3, #1
 80137be:	b2db      	uxtb	r3, r3
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d16f      	bne.n	80138a4 <SPIF_WriteFn+0x13c>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 80137c4:	2100      	movs	r1, #0
 80137c6:	68f8      	ldr	r0, [r7, #12]
 80137c8:	f7ff fce1 	bl	801318e <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 80137cc:	68fb      	ldr	r3, [r7, #12]
 80137ce:	69db      	ldr	r3, [r3, #28]
 80137d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80137d4:	d322      	bcc.n	801381c <SPIF_WriteFn+0xb4>
    {
      tx[0] = SPIF_CMD_PAGEPROG4ADD;
 80137d6:	2312      	movs	r3, #18
 80137d8:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0xFF000000) >> 24;
 80137da:	6a3b      	ldr	r3, [r7, #32]
 80137dc:	0e1b      	lsrs	r3, r3, #24
 80137de:	b2db      	uxtb	r3, r3
 80137e0:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x00FF0000) >> 16;
 80137e2:	6a3b      	ldr	r3, [r7, #32]
 80137e4:	0c1b      	lsrs	r3, r3, #16
 80137e6:	b2db      	uxtb	r3, r3
 80137e8:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x0000FF00) >> 8;
 80137ea:	6a3b      	ldr	r3, [r7, #32]
 80137ec:	0a1b      	lsrs	r3, r3, #8
 80137ee:	b2db      	uxtb	r3, r3
 80137f0:	75fb      	strb	r3, [r7, #23]
      tx[4] = (address & 0x000000FF);
 80137f2:	6a3b      	ldr	r3, [r7, #32]
 80137f4:	b2db      	uxtb	r3, r3
 80137f6:	763b      	strb	r3, [r7, #24]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 80137f8:	f107 0114 	add.w	r1, r7, #20
 80137fc:	2364      	movs	r3, #100	; 0x64
 80137fe:	2205      	movs	r2, #5
 8013800:	68f8      	ldr	r0, [r7, #12]
 8013802:	f7ff fd18 	bl	8013236 <SPIF_Transmit>
 8013806:	4603      	mov	r3, r0
 8013808:	f083 0301 	eor.w	r3, r3, #1
 801380c:	b2db      	uxtb	r3, r3
 801380e:	2b00      	cmp	r3, #0
 8013810:	d023      	beq.n	801385a <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 8013812:	2101      	movs	r1, #1
 8013814:	68f8      	ldr	r0, [r7, #12]
 8013816:	f7ff fcba 	bl	801318e <SPIF_CsPin>
        break;
 801381a:	e044      	b.n	80138a6 <SPIF_WriteFn+0x13e>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_PAGEPROG3ADD;
 801381c:	2302      	movs	r3, #2
 801381e:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0x00FF0000) >> 16;
 8013820:	6a3b      	ldr	r3, [r7, #32]
 8013822:	0c1b      	lsrs	r3, r3, #16
 8013824:	b2db      	uxtb	r3, r3
 8013826:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x0000FF00) >> 8;
 8013828:	6a3b      	ldr	r3, [r7, #32]
 801382a:	0a1b      	lsrs	r3, r3, #8
 801382c:	b2db      	uxtb	r3, r3
 801382e:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x000000FF);
 8013830:	6a3b      	ldr	r3, [r7, #32]
 8013832:	b2db      	uxtb	r3, r3
 8013834:	75fb      	strb	r3, [r7, #23]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8013836:	f107 0114 	add.w	r1, r7, #20
 801383a:	2364      	movs	r3, #100	; 0x64
 801383c:	2204      	movs	r2, #4
 801383e:	68f8      	ldr	r0, [r7, #12]
 8013840:	f7ff fcf9 	bl	8013236 <SPIF_Transmit>
 8013844:	4603      	mov	r3, r0
 8013846:	f083 0301 	eor.w	r3, r3, #1
 801384a:	b2db      	uxtb	r3, r3
 801384c:	2b00      	cmp	r3, #0
 801384e:	d004      	beq.n	801385a <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 8013850:	2101      	movs	r1, #1
 8013852:	68f8      	ldr	r0, [r7, #12]
 8013854:	f7ff fc9b 	bl	801318e <SPIF_CsPin>
        break;
 8013858:	e025      	b.n	80138a6 <SPIF_WriteFn+0x13e>
      }
    }
    if (SPIF_Transmit(Handle, Data, Size, 1000) == false)
 801385a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801385e:	683a      	ldr	r2, [r7, #0]
 8013860:	6879      	ldr	r1, [r7, #4]
 8013862:	68f8      	ldr	r0, [r7, #12]
 8013864:	f7ff fce7 	bl	8013236 <SPIF_Transmit>
 8013868:	4603      	mov	r3, r0
 801386a:	f083 0301 	eor.w	r3, r3, #1
 801386e:	b2db      	uxtb	r3, r3
 8013870:	2b00      	cmp	r3, #0
 8013872:	d004      	beq.n	801387e <SPIF_WriteFn+0x116>
    {
      SPIF_CsPin(Handle, 1);
 8013874:	2101      	movs	r1, #1
 8013876:	68f8      	ldr	r0, [r7, #12]
 8013878:	f7ff fc89 	bl	801318e <SPIF_CsPin>
      break;
 801387c:	e013      	b.n	80138a6 <SPIF_WriteFn+0x13e>
    }
    SPIF_CsPin(Handle, 1);
 801387e:	2101      	movs	r1, #1
 8013880:	68f8      	ldr	r0, [r7, #12]
 8013882:	f7ff fc84 	bl	801318e <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 100))
 8013886:	2164      	movs	r1, #100	; 0x64
 8013888:	68f8      	ldr	r0, [r7, #12]
 801388a:	f7ff fdaf 	bl	80133ec <SPIF_WaitForWriting>
 801388e:	4603      	mov	r3, r0
 8013890:	2b00      	cmp	r3, #0
 8013892:	d008      	beq.n	80138a6 <SPIF_WriteFn+0x13e>
    {
      dprintf("SPIF_WritePage() %d BYTES WITERN DONE AFTER %ld ms\r\n", (uint16_t)Size, HAL_GetTick() - dbgTime);
      retVal = true;
 8013894:	2301      	movs	r3, #1
 8013896:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801389a:	e004      	b.n	80138a6 <SPIF_WriteFn+0x13e>
      break;
 801389c:	bf00      	nop
 801389e:	e002      	b.n	80138a6 <SPIF_WriteFn+0x13e>
      break;
 80138a0:	bf00      	nop
 80138a2:	e000      	b.n	80138a6 <SPIF_WriteFn+0x13e>
      break;
 80138a4:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 80138a6:	68f8      	ldr	r0, [r7, #12]
 80138a8:	f7ff fd57 	bl	801335a <SPIF_WriteDisable>
  return retVal;
 80138ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80138b0:	4618      	mov	r0, r3
 80138b2:	3728      	adds	r7, #40	; 0x28
 80138b4:	46bd      	mov	sp, r7
 80138b6:	bd80      	pop	{r7, pc}

080138b8 <SPIF_ReadFn>:

/***********************************************************************************************************/

bool SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size)
{
 80138b8:	b580      	push	{r7, lr}
 80138ba:	b086      	sub	sp, #24
 80138bc:	af00      	add	r7, sp, #0
 80138be:	60f8      	str	r0, [r7, #12]
 80138c0:	60b9      	str	r1, [r7, #8]
 80138c2:	607a      	str	r2, [r7, #4]
 80138c4:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 80138c6:	2300      	movs	r3, #0
 80138c8:	75fb      	strb	r3, [r7, #23]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_ReadAddress() START ADDRESS %ld\r\n", Address);
    SPIF_CsPin(Handle, 0);
 80138ca:	2100      	movs	r1, #0
 80138cc:	68f8      	ldr	r0, [r7, #12]
 80138ce:	f7ff fc5e 	bl	801318e <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 80138d2:	68fb      	ldr	r3, [r7, #12]
 80138d4:	69db      	ldr	r3, [r3, #28]
 80138d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80138da:	d322      	bcc.n	8013922 <SPIF_ReadFn+0x6a>
    {
      tx[0] = SPIF_CMD_READDATA4ADD;
 80138dc:	2313      	movs	r3, #19
 80138de:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0xFF000000) >> 24;
 80138e0:	68bb      	ldr	r3, [r7, #8]
 80138e2:	0e1b      	lsrs	r3, r3, #24
 80138e4:	b2db      	uxtb	r3, r3
 80138e6:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x00FF0000) >> 16;
 80138e8:	68bb      	ldr	r3, [r7, #8]
 80138ea:	0c1b      	lsrs	r3, r3, #16
 80138ec:	b2db      	uxtb	r3, r3
 80138ee:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x0000FF00) >> 8;
 80138f0:	68bb      	ldr	r3, [r7, #8]
 80138f2:	0a1b      	lsrs	r3, r3, #8
 80138f4:	b2db      	uxtb	r3, r3
 80138f6:	74fb      	strb	r3, [r7, #19]
      tx[4] = (Address & 0x000000FF);
 80138f8:	68bb      	ldr	r3, [r7, #8]
 80138fa:	b2db      	uxtb	r3, r3
 80138fc:	753b      	strb	r3, [r7, #20]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 80138fe:	f107 0110 	add.w	r1, r7, #16
 8013902:	2364      	movs	r3, #100	; 0x64
 8013904:	2205      	movs	r2, #5
 8013906:	68f8      	ldr	r0, [r7, #12]
 8013908:	f7ff fc95 	bl	8013236 <SPIF_Transmit>
 801390c:	4603      	mov	r3, r0
 801390e:	f083 0301 	eor.w	r3, r3, #1
 8013912:	b2db      	uxtb	r3, r3
 8013914:	2b00      	cmp	r3, #0
 8013916:	d023      	beq.n	8013960 <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8013918:	2101      	movs	r1, #1
 801391a:	68f8      	ldr	r0, [r7, #12]
 801391c:	f7ff fc37 	bl	801318e <SPIF_CsPin>
        break;
 8013920:	e036      	b.n	8013990 <SPIF_ReadFn+0xd8>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_READDATA3ADD;
 8013922:	2303      	movs	r3, #3
 8013924:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0x00FF0000) >> 16;
 8013926:	68bb      	ldr	r3, [r7, #8]
 8013928:	0c1b      	lsrs	r3, r3, #16
 801392a:	b2db      	uxtb	r3, r3
 801392c:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x0000FF00) >> 8;
 801392e:	68bb      	ldr	r3, [r7, #8]
 8013930:	0a1b      	lsrs	r3, r3, #8
 8013932:	b2db      	uxtb	r3, r3
 8013934:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x000000FF);
 8013936:	68bb      	ldr	r3, [r7, #8]
 8013938:	b2db      	uxtb	r3, r3
 801393a:	74fb      	strb	r3, [r7, #19]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 801393c:	f107 0110 	add.w	r1, r7, #16
 8013940:	2364      	movs	r3, #100	; 0x64
 8013942:	2204      	movs	r2, #4
 8013944:	68f8      	ldr	r0, [r7, #12]
 8013946:	f7ff fc76 	bl	8013236 <SPIF_Transmit>
 801394a:	4603      	mov	r3, r0
 801394c:	f083 0301 	eor.w	r3, r3, #1
 8013950:	b2db      	uxtb	r3, r3
 8013952:	2b00      	cmp	r3, #0
 8013954:	d004      	beq.n	8013960 <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8013956:	2101      	movs	r1, #1
 8013958:	68f8      	ldr	r0, [r7, #12]
 801395a:	f7ff fc18 	bl	801318e <SPIF_CsPin>
        break;
 801395e:	e017      	b.n	8013990 <SPIF_ReadFn+0xd8>
      }
    }
    if (SPIF_Receive(Handle, Data, Size, 2000) == false)
 8013960:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8013964:	683a      	ldr	r2, [r7, #0]
 8013966:	6879      	ldr	r1, [r7, #4]
 8013968:	68f8      	ldr	r0, [r7, #12]
 801396a:	f7ff fc9b 	bl	80132a4 <SPIF_Receive>
 801396e:	4603      	mov	r3, r0
 8013970:	f083 0301 	eor.w	r3, r3, #1
 8013974:	b2db      	uxtb	r3, r3
 8013976:	2b00      	cmp	r3, #0
 8013978:	d004      	beq.n	8013984 <SPIF_ReadFn+0xcc>
    {
      SPIF_CsPin(Handle, 1);
 801397a:	2101      	movs	r1, #1
 801397c:	68f8      	ldr	r0, [r7, #12]
 801397e:	f7ff fc06 	bl	801318e <SPIF_CsPin>
      break;
 8013982:	e005      	b.n	8013990 <SPIF_ReadFn+0xd8>
    }
    SPIF_CsPin(Handle, 1);
 8013984:	2101      	movs	r1, #1
 8013986:	68f8      	ldr	r0, [r7, #12]
 8013988:	f7ff fc01 	bl	801318e <SPIF_CsPin>
      }
      dprintf(", 0x%02X", Data[i]);
    }
    dprintf("\r\n}\r\n");
#endif
    retVal = true;
 801398c:	2301      	movs	r3, #1
 801398e:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 8013990:	7dfb      	ldrb	r3, [r7, #23]
}
 8013992:	4618      	mov	r0, r3
 8013994:	3718      	adds	r7, #24
 8013996:	46bd      	mov	sp, r7
 8013998:	bd80      	pop	{r7, pc}

0801399a <SPIF_Init>:
  * @param  Pin: Pin of CS
  *
  * @retval bool: true or false
  */
bool SPIF_Init(SPIF_HandleTypeDef *Handle, SPI_HandleTypeDef *HSpi, GPIO_TypeDef *Gpio, uint16_t Pin)
{
 801399a:	b580      	push	{r7, lr}
 801399c:	b086      	sub	sp, #24
 801399e:	af00      	add	r7, sp, #0
 80139a0:	60f8      	str	r0, [r7, #12]
 80139a2:	60b9      	str	r1, [r7, #8]
 80139a4:	607a      	str	r2, [r7, #4]
 80139a6:	807b      	strh	r3, [r7, #2]
  bool retVal = false;
 80139a8:	2300      	movs	r3, #0
 80139aa:	75fb      	strb	r3, [r7, #23]
  do
  {
    if ((Handle == NULL) || (HSpi == NULL) || (Gpio == NULL) || (Handle->Inited == 1))
 80139ac:	68fb      	ldr	r3, [r7, #12]
 80139ae:	2b00      	cmp	r3, #0
 80139b0:	d03a      	beq.n	8013a28 <SPIF_Init+0x8e>
 80139b2:	68bb      	ldr	r3, [r7, #8]
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	d037      	beq.n	8013a28 <SPIF_Init+0x8e>
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	d034      	beq.n	8013a28 <SPIF_Init+0x8e>
 80139be:	68fb      	ldr	r3, [r7, #12]
 80139c0:	7a9b      	ldrb	r3, [r3, #10]
 80139c2:	2b01      	cmp	r3, #1
 80139c4:	d030      	beq.n	8013a28 <SPIF_Init+0x8e>
    {
      dprintf("SPIF_Init() Error, Wrong Parameter\r\n");
      break;
    }
    memset(Handle, 0, sizeof(SPIF_HandleTypeDef));
 80139c6:	2220      	movs	r2, #32
 80139c8:	2100      	movs	r1, #0
 80139ca:	68f8      	ldr	r0, [r7, #12]
 80139cc:	f002 fe2d 	bl	801662a <memset>
    Handle->HSpi = HSpi;
 80139d0:	68fb      	ldr	r3, [r7, #12]
 80139d2:	68ba      	ldr	r2, [r7, #8]
 80139d4:	601a      	str	r2, [r3, #0]
    Handle->Gpio = Gpio;
 80139d6:	68fb      	ldr	r3, [r7, #12]
 80139d8:	687a      	ldr	r2, [r7, #4]
 80139da:	605a      	str	r2, [r3, #4]
    Handle->Pin = Pin;
 80139dc:	887a      	ldrh	r2, [r7, #2]
 80139de:	68fb      	ldr	r3, [r7, #12]
 80139e0:	611a      	str	r2, [r3, #16]
    SPIF_CsPin(Handle, 1);
 80139e2:	2101      	movs	r1, #1
 80139e4:	68f8      	ldr	r0, [r7, #12]
 80139e6:	f7ff fbd2 	bl	801318e <SPIF_CsPin>
    /* wait for stable VCC */
    while (HAL_GetTick() < 20)
 80139ea:	e002      	b.n	80139f2 <SPIF_Init+0x58>
    {
      SPIF_Delay(1);
 80139ec:	2001      	movs	r0, #1
 80139ee:	f7ff fba3 	bl	8013138 <SPIF_Delay>
    while (HAL_GetTick() < 20)
 80139f2:	f7f2 fc2f 	bl	8006254 <HAL_GetTick>
 80139f6:	4603      	mov	r3, r0
 80139f8:	2b13      	cmp	r3, #19
 80139fa:	d9f7      	bls.n	80139ec <SPIF_Init+0x52>
    }
    if (SPIF_WriteDisable(Handle) == false)
 80139fc:	68f8      	ldr	r0, [r7, #12]
 80139fe:	f7ff fcac 	bl	801335a <SPIF_WriteDisable>
 8013a02:	4603      	mov	r3, r0
 8013a04:	f083 0301 	eor.w	r3, r3, #1
 8013a08:	b2db      	uxtb	r3, r3
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	d10b      	bne.n	8013a26 <SPIF_Init+0x8c>
    {
      break;
    }
    retVal = SPIF_FindChip(Handle);
 8013a0e:	68f8      	ldr	r0, [r7, #12]
 8013a10:	f7ff fd12 	bl	8013438 <SPIF_FindChip>
 8013a14:	4603      	mov	r3, r0
 8013a16:	75fb      	strb	r3, [r7, #23]
    if (retVal)
 8013a18:	7dfb      	ldrb	r3, [r7, #23]
 8013a1a:	2b00      	cmp	r3, #0
 8013a1c:	d004      	beq.n	8013a28 <SPIF_Init+0x8e>
    {
      Handle->Inited = 1;
 8013a1e:	68fb      	ldr	r3, [r7, #12]
 8013a20:	2201      	movs	r2, #1
 8013a22:	729a      	strb	r2, [r3, #10]
 8013a24:	e000      	b.n	8013a28 <SPIF_Init+0x8e>
      break;
 8013a26:	bf00      	nop
      dprintf("SPIF_Init() Done\r\n");
    }

  } while (0);

  return retVal;
 8013a28:	7dfb      	ldrb	r3, [r7, #23]
}
 8013a2a:	4618      	mov	r0, r3
 8013a2c:	3718      	adds	r7, #24
 8013a2e:	46bd      	mov	sp, r7
 8013a30:	bd80      	pop	{r7, pc}

08013a32 <SPIF_EraseSector>:
  * @param  Sector: Selected Sector
  *
  * @retval bool: true or false
  */
bool SPIF_EraseSector(SPIF_HandleTypeDef *Handle, uint32_t Sector)
{
 8013a32:	b580      	push	{r7, lr}
 8013a34:	b086      	sub	sp, #24
 8013a36:	af00      	add	r7, sp, #0
 8013a38:	6078      	str	r0, [r7, #4]
 8013a3a:	6039      	str	r1, [r7, #0]
  SPIF_Lock(Handle);
 8013a3c:	6878      	ldr	r0, [r7, #4]
 8013a3e:	f7ff fb86 	bl	801314e <SPIF_Lock>
  bool retVal = false;
 8013a42:	2300      	movs	r3, #0
 8013a44:	75fb      	strb	r3, [r7, #23]
  uint32_t address = Sector * SPIF_SECTOR_SIZE;
 8013a46:	683b      	ldr	r3, [r7, #0]
 8013a48:	031b      	lsls	r3, r3, #12
 8013a4a:	613b      	str	r3, [r7, #16]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_EraseSector() START SECTOR %ld\r\n", Sector);
    if (Sector >= Handle->SectorCnt)
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	699b      	ldr	r3, [r3, #24]
 8013a50:	683a      	ldr	r2, [r7, #0]
 8013a52:	429a      	cmp	r2, r3
 8013a54:	d262      	bcs.n	8013b1c <SPIF_EraseSector+0xea>
    {
      dprintf("SPIF_EraseSector() ERROR Sector NUMBER\r\n");
      break;
    }
    if (SPIF_WriteEnable(Handle) == false)
 8013a56:	6878      	ldr	r0, [r7, #4]
 8013a58:	f7ff fc5b 	bl	8013312 <SPIF_WriteEnable>
 8013a5c:	4603      	mov	r3, r0
 8013a5e:	f083 0301 	eor.w	r3, r3, #1
 8013a62:	b2db      	uxtb	r3, r3
 8013a64:	2b00      	cmp	r3, #0
 8013a66:	d15b      	bne.n	8013b20 <SPIF_EraseSector+0xee>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8013a68:	2100      	movs	r1, #0
 8013a6a:	6878      	ldr	r0, [r7, #4]
 8013a6c:	f7ff fb8f 	bl	801318e <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	69db      	ldr	r3, [r3, #28]
 8013a74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013a78:	d322      	bcc.n	8013ac0 <SPIF_EraseSector+0x8e>
    {
      tx[0] = SPIF_CMD_SECTORERASE4ADD;
 8013a7a:	2321      	movs	r3, #33	; 0x21
 8013a7c:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0xFF000000) >> 24;
 8013a7e:	693b      	ldr	r3, [r7, #16]
 8013a80:	0e1b      	lsrs	r3, r3, #24
 8013a82:	b2db      	uxtb	r3, r3
 8013a84:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x00FF0000) >> 16;
 8013a86:	693b      	ldr	r3, [r7, #16]
 8013a88:	0c1b      	lsrs	r3, r3, #16
 8013a8a:	b2db      	uxtb	r3, r3
 8013a8c:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x0000FF00) >> 8;
 8013a8e:	693b      	ldr	r3, [r7, #16]
 8013a90:	0a1b      	lsrs	r3, r3, #8
 8013a92:	b2db      	uxtb	r3, r3
 8013a94:	72fb      	strb	r3, [r7, #11]
      tx[4] = (address & 0x000000FF);
 8013a96:	693b      	ldr	r3, [r7, #16]
 8013a98:	b2db      	uxtb	r3, r3
 8013a9a:	733b      	strb	r3, [r7, #12]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8013a9c:	f107 0108 	add.w	r1, r7, #8
 8013aa0:	2364      	movs	r3, #100	; 0x64
 8013aa2:	2205      	movs	r2, #5
 8013aa4:	6878      	ldr	r0, [r7, #4]
 8013aa6:	f7ff fbc6 	bl	8013236 <SPIF_Transmit>
 8013aaa:	4603      	mov	r3, r0
 8013aac:	f083 0301 	eor.w	r3, r3, #1
 8013ab0:	b2db      	uxtb	r3, r3
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d023      	beq.n	8013afe <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 8013ab6:	2101      	movs	r1, #1
 8013ab8:	6878      	ldr	r0, [r7, #4]
 8013aba:	f7ff fb68 	bl	801318e <SPIF_CsPin>
        break;
 8013abe:	e030      	b.n	8013b22 <SPIF_EraseSector+0xf0>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_SECTORERASE3ADD;
 8013ac0:	2320      	movs	r3, #32
 8013ac2:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0x00FF0000) >> 16;
 8013ac4:	693b      	ldr	r3, [r7, #16]
 8013ac6:	0c1b      	lsrs	r3, r3, #16
 8013ac8:	b2db      	uxtb	r3, r3
 8013aca:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x0000FF00) >> 8;
 8013acc:	693b      	ldr	r3, [r7, #16]
 8013ace:	0a1b      	lsrs	r3, r3, #8
 8013ad0:	b2db      	uxtb	r3, r3
 8013ad2:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x000000FF);
 8013ad4:	693b      	ldr	r3, [r7, #16]
 8013ad6:	b2db      	uxtb	r3, r3
 8013ad8:	72fb      	strb	r3, [r7, #11]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8013ada:	f107 0108 	add.w	r1, r7, #8
 8013ade:	2364      	movs	r3, #100	; 0x64
 8013ae0:	2204      	movs	r2, #4
 8013ae2:	6878      	ldr	r0, [r7, #4]
 8013ae4:	f7ff fba7 	bl	8013236 <SPIF_Transmit>
 8013ae8:	4603      	mov	r3, r0
 8013aea:	f083 0301 	eor.w	r3, r3, #1
 8013aee:	b2db      	uxtb	r3, r3
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	d004      	beq.n	8013afe <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 8013af4:	2101      	movs	r1, #1
 8013af6:	6878      	ldr	r0, [r7, #4]
 8013af8:	f7ff fb49 	bl	801318e <SPIF_CsPin>
        break;
 8013afc:	e011      	b.n	8013b22 <SPIF_EraseSector+0xf0>
      }
    }
    SPIF_CsPin(Handle, 1);
 8013afe:	2101      	movs	r1, #1
 8013b00:	6878      	ldr	r0, [r7, #4]
 8013b02:	f7ff fb44 	bl	801318e <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 1000))
 8013b06:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8013b0a:	6878      	ldr	r0, [r7, #4]
 8013b0c:	f7ff fc6e 	bl	80133ec <SPIF_WaitForWriting>
 8013b10:	4603      	mov	r3, r0
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d005      	beq.n	8013b22 <SPIF_EraseSector+0xf0>
    {
      dprintf("SPIF_EraseSector() DONE AFTER %ld ms\r\n", HAL_GetTick() - dbgTime);
      retVal = true;
 8013b16:	2301      	movs	r3, #1
 8013b18:	75fb      	strb	r3, [r7, #23]
 8013b1a:	e002      	b.n	8013b22 <SPIF_EraseSector+0xf0>
      break;
 8013b1c:	bf00      	nop
 8013b1e:	e000      	b.n	8013b22 <SPIF_EraseSector+0xf0>
      break;
 8013b20:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 8013b22:	6878      	ldr	r0, [r7, #4]
 8013b24:	f7ff fc19 	bl	801335a <SPIF_WriteDisable>
  SPIF_UnLock(Handle);
 8013b28:	6878      	ldr	r0, [r7, #4]
 8013b2a:	f7ff fb23 	bl	8013174 <SPIF_UnLock>
  return retVal;
 8013b2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013b30:	4618      	mov	r0, r3
 8013b32:	3718      	adds	r7, #24
 8013b34:	46bd      	mov	sp, r7
 8013b36:	bd80      	pop	{r7, pc}

08013b38 <SPIF_WritePage>:
  * @param  Offset: The start point for writing data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_WritePage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8013b38:	b580      	push	{r7, lr}
 8013b3a:	b088      	sub	sp, #32
 8013b3c:	af02      	add	r7, sp, #8
 8013b3e:	60f8      	str	r0, [r7, #12]
 8013b40:	60b9      	str	r1, [r7, #8]
 8013b42:	607a      	str	r2, [r7, #4]
 8013b44:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8013b46:	68f8      	ldr	r0, [r7, #12]
 8013b48:	f7ff fb01 	bl	801314e <SPIF_Lock>
  bool retVal = false;
 8013b4c:	2300      	movs	r3, #0
 8013b4e:	75fb      	strb	r3, [r7, #23]
  retVal = SPIF_WriteFn(Handle, PageNumber, Data, Size, Offset);
 8013b50:	6a3b      	ldr	r3, [r7, #32]
 8013b52:	9300      	str	r3, [sp, #0]
 8013b54:	683b      	ldr	r3, [r7, #0]
 8013b56:	687a      	ldr	r2, [r7, #4]
 8013b58:	68b9      	ldr	r1, [r7, #8]
 8013b5a:	68f8      	ldr	r0, [r7, #12]
 8013b5c:	f7ff fe04 	bl	8013768 <SPIF_WriteFn>
 8013b60:	4603      	mov	r3, r0
 8013b62:	75fb      	strb	r3, [r7, #23]
  SPIF_UnLock(Handle);
 8013b64:	68f8      	ldr	r0, [r7, #12]
 8013b66:	f7ff fb05 	bl	8013174 <SPIF_UnLock>
  return retVal;
 8013b6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8013b6c:	4618      	mov	r0, r3
 8013b6e:	3718      	adds	r7, #24
 8013b70:	46bd      	mov	sp, r7
 8013b72:	bd80      	pop	{r7, pc}

08013b74 <SPIF_ReadPage>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadPage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8013b74:	b580      	push	{r7, lr}
 8013b76:	b088      	sub	sp, #32
 8013b78:	af00      	add	r7, sp, #0
 8013b7a:	60f8      	str	r0, [r7, #12]
 8013b7c:	60b9      	str	r1, [r7, #8]
 8013b7e:	607a      	str	r2, [r7, #4]
 8013b80:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8013b82:	68f8      	ldr	r0, [r7, #12]
 8013b84:	f7ff fae3 	bl	801314e <SPIF_Lock>
  bool retVal = false;
 8013b88:	2300      	movs	r3, #0
 8013b8a:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_PageToAddress(PageNumber) + Offset;
 8013b8c:	68bb      	ldr	r3, [r7, #8]
 8013b8e:	021b      	lsls	r3, r3, #8
 8013b90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013b92:	4413      	add	r3, r2
 8013b94:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_PAGE_SIZE - Offset;
 8013b96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b98:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8013b9c:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 8013b9e:	683a      	ldr	r2, [r7, #0]
 8013ba0:	697b      	ldr	r3, [r7, #20]
 8013ba2:	429a      	cmp	r2, r3
 8013ba4:	d901      	bls.n	8013baa <SPIF_ReadPage+0x36>
  {
    Size = maximum;
 8013ba6:	697b      	ldr	r3, [r7, #20]
 8013ba8:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 8013baa:	683b      	ldr	r3, [r7, #0]
 8013bac:	687a      	ldr	r2, [r7, #4]
 8013bae:	69b9      	ldr	r1, [r7, #24]
 8013bb0:	68f8      	ldr	r0, [r7, #12]
 8013bb2:	f7ff fe81 	bl	80138b8 <SPIF_ReadFn>
 8013bb6:	4603      	mov	r3, r0
 8013bb8:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 8013bba:	68f8      	ldr	r0, [r7, #12]
 8013bbc:	f7ff fada 	bl	8013174 <SPIF_UnLock>
  return retVal;
 8013bc0:	7ffb      	ldrb	r3, [r7, #31]
}
 8013bc2:	4618      	mov	r0, r3
 8013bc4:	3720      	adds	r7, #32
 8013bc6:	46bd      	mov	sp, r7
 8013bc8:	bd80      	pop	{r7, pc}
	...

08013bcc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8013bcc:	b580      	push	{r7, lr}
 8013bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8013bd0:	2200      	movs	r2, #0
 8013bd2:	4912      	ldr	r1, [pc, #72]	; (8013c1c <MX_USB_DEVICE_Init+0x50>)
 8013bd4:	4812      	ldr	r0, [pc, #72]	; (8013c20 <MX_USB_DEVICE_Init+0x54>)
 8013bd6:	f7fe f81f 	bl	8011c18 <USBD_Init>
 8013bda:	4603      	mov	r3, r0
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	d001      	beq.n	8013be4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8013be0:	f7ed ff5b 	bl	8001a9a <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8013be4:	490f      	ldr	r1, [pc, #60]	; (8013c24 <MX_USB_DEVICE_Init+0x58>)
 8013be6:	480e      	ldr	r0, [pc, #56]	; (8013c20 <MX_USB_DEVICE_Init+0x54>)
 8013be8:	f7fe f846 	bl	8011c78 <USBD_RegisterClass>
 8013bec:	4603      	mov	r3, r0
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d001      	beq.n	8013bf6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8013bf2:	f7ed ff52 	bl	8001a9a <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8013bf6:	490c      	ldr	r1, [pc, #48]	; (8013c28 <MX_USB_DEVICE_Init+0x5c>)
 8013bf8:	4809      	ldr	r0, [pc, #36]	; (8013c20 <MX_USB_DEVICE_Init+0x54>)
 8013bfa:	f7fd ff3d 	bl	8011a78 <USBD_CDC_RegisterInterface>
 8013bfe:	4603      	mov	r3, r0
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	d001      	beq.n	8013c08 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8013c04:	f7ed ff49 	bl	8001a9a <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8013c08:	4805      	ldr	r0, [pc, #20]	; (8013c20 <MX_USB_DEVICE_Init+0x54>)
 8013c0a:	f7fe f86b 	bl	8011ce4 <USBD_Start>
 8013c0e:	4603      	mov	r3, r0
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d001      	beq.n	8013c18 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8013c14:	f7ed ff41 	bl	8001a9a <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8013c18:	bf00      	nop
 8013c1a:	bd80      	pop	{r7, pc}
 8013c1c:	200000d0 	.word	0x200000d0
 8013c20:	20001354 	.word	0x20001354
 8013c24:	2000003c 	.word	0x2000003c
 8013c28:	200000bc 	.word	0x200000bc

08013c2c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8013c2c:	b580      	push	{r7, lr}
 8013c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8013c30:	2200      	movs	r2, #0
 8013c32:	4905      	ldr	r1, [pc, #20]	; (8013c48 <CDC_Init_FS+0x1c>)
 8013c34:	4805      	ldr	r0, [pc, #20]	; (8013c4c <CDC_Init_FS+0x20>)
 8013c36:	f7fd ff39 	bl	8011aac <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8013c3a:	4905      	ldr	r1, [pc, #20]	; (8013c50 <CDC_Init_FS+0x24>)
 8013c3c:	4803      	ldr	r0, [pc, #12]	; (8013c4c <CDC_Init_FS+0x20>)
 8013c3e:	f7fd ff57 	bl	8011af0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8013c42:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8013c44:	4618      	mov	r0, r3
 8013c46:	bd80      	pop	{r7, pc}
 8013c48:	20001a30 	.word	0x20001a30
 8013c4c:	20001354 	.word	0x20001354
 8013c50:	20001630 	.word	0x20001630

08013c54 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8013c54:	b480      	push	{r7}
 8013c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8013c58:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8013c5a:	4618      	mov	r0, r3
 8013c5c:	46bd      	mov	sp, r7
 8013c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c62:	4770      	bx	lr

08013c64 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8013c64:	b480      	push	{r7}
 8013c66:	b083      	sub	sp, #12
 8013c68:	af00      	add	r7, sp, #0
 8013c6a:	4603      	mov	r3, r0
 8013c6c:	6039      	str	r1, [r7, #0]
 8013c6e:	71fb      	strb	r3, [r7, #7]
 8013c70:	4613      	mov	r3, r2
 8013c72:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8013c74:	79fb      	ldrb	r3, [r7, #7]
 8013c76:	2b23      	cmp	r3, #35	; 0x23
 8013c78:	d84a      	bhi.n	8013d10 <CDC_Control_FS+0xac>
 8013c7a:	a201      	add	r2, pc, #4	; (adr r2, 8013c80 <CDC_Control_FS+0x1c>)
 8013c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c80:	08013d11 	.word	0x08013d11
 8013c84:	08013d11 	.word	0x08013d11
 8013c88:	08013d11 	.word	0x08013d11
 8013c8c:	08013d11 	.word	0x08013d11
 8013c90:	08013d11 	.word	0x08013d11
 8013c94:	08013d11 	.word	0x08013d11
 8013c98:	08013d11 	.word	0x08013d11
 8013c9c:	08013d11 	.word	0x08013d11
 8013ca0:	08013d11 	.word	0x08013d11
 8013ca4:	08013d11 	.word	0x08013d11
 8013ca8:	08013d11 	.word	0x08013d11
 8013cac:	08013d11 	.word	0x08013d11
 8013cb0:	08013d11 	.word	0x08013d11
 8013cb4:	08013d11 	.word	0x08013d11
 8013cb8:	08013d11 	.word	0x08013d11
 8013cbc:	08013d11 	.word	0x08013d11
 8013cc0:	08013d11 	.word	0x08013d11
 8013cc4:	08013d11 	.word	0x08013d11
 8013cc8:	08013d11 	.word	0x08013d11
 8013ccc:	08013d11 	.word	0x08013d11
 8013cd0:	08013d11 	.word	0x08013d11
 8013cd4:	08013d11 	.word	0x08013d11
 8013cd8:	08013d11 	.word	0x08013d11
 8013cdc:	08013d11 	.word	0x08013d11
 8013ce0:	08013d11 	.word	0x08013d11
 8013ce4:	08013d11 	.word	0x08013d11
 8013ce8:	08013d11 	.word	0x08013d11
 8013cec:	08013d11 	.word	0x08013d11
 8013cf0:	08013d11 	.word	0x08013d11
 8013cf4:	08013d11 	.word	0x08013d11
 8013cf8:	08013d11 	.word	0x08013d11
 8013cfc:	08013d11 	.word	0x08013d11
 8013d00:	08013d11 	.word	0x08013d11
 8013d04:	08013d11 	.word	0x08013d11
 8013d08:	08013d11 	.word	0x08013d11
 8013d0c:	08013d11 	.word	0x08013d11
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8013d10:	bf00      	nop
  }

  return (USBD_OK);
 8013d12:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8013d14:	4618      	mov	r0, r3
 8013d16:	370c      	adds	r7, #12
 8013d18:	46bd      	mov	sp, r7
 8013d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d1e:	4770      	bx	lr

08013d20 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8013d20:	b580      	push	{r7, lr}
 8013d22:	b082      	sub	sp, #8
 8013d24:	af00      	add	r7, sp, #0
 8013d26:	6078      	str	r0, [r7, #4]
 8013d28:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8013d2a:	6879      	ldr	r1, [r7, #4]
 8013d2c:	4805      	ldr	r0, [pc, #20]	; (8013d44 <CDC_Receive_FS+0x24>)
 8013d2e:	f7fd fedf 	bl	8011af0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8013d32:	4804      	ldr	r0, [pc, #16]	; (8013d44 <CDC_Receive_FS+0x24>)
 8013d34:	f7fd ff3a 	bl	8011bac <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8013d38:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8013d3a:	4618      	mov	r0, r3
 8013d3c:	3708      	adds	r7, #8
 8013d3e:	46bd      	mov	sp, r7
 8013d40:	bd80      	pop	{r7, pc}
 8013d42:	bf00      	nop
 8013d44:	20001354 	.word	0x20001354

08013d48 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8013d48:	b580      	push	{r7, lr}
 8013d4a:	b084      	sub	sp, #16
 8013d4c:	af00      	add	r7, sp, #0
 8013d4e:	6078      	str	r0, [r7, #4]
 8013d50:	460b      	mov	r3, r1
 8013d52:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8013d54:	2300      	movs	r3, #0
 8013d56:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8013d58:	4b0d      	ldr	r3, [pc, #52]	; (8013d90 <CDC_Transmit_FS+0x48>)
 8013d5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013d5e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8013d60:	68bb      	ldr	r3, [r7, #8]
 8013d62:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d001      	beq.n	8013d6e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8013d6a:	2301      	movs	r3, #1
 8013d6c:	e00b      	b.n	8013d86 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8013d6e:	887b      	ldrh	r3, [r7, #2]
 8013d70:	461a      	mov	r2, r3
 8013d72:	6879      	ldr	r1, [r7, #4]
 8013d74:	4806      	ldr	r0, [pc, #24]	; (8013d90 <CDC_Transmit_FS+0x48>)
 8013d76:	f7fd fe99 	bl	8011aac <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8013d7a:	4805      	ldr	r0, [pc, #20]	; (8013d90 <CDC_Transmit_FS+0x48>)
 8013d7c:	f7fd fed6 	bl	8011b2c <USBD_CDC_TransmitPacket>
 8013d80:	4603      	mov	r3, r0
 8013d82:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8013d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d86:	4618      	mov	r0, r3
 8013d88:	3710      	adds	r7, #16
 8013d8a:	46bd      	mov	sp, r7
 8013d8c:	bd80      	pop	{r7, pc}
 8013d8e:	bf00      	nop
 8013d90:	20001354 	.word	0x20001354

08013d94 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8013d94:	b480      	push	{r7}
 8013d96:	b087      	sub	sp, #28
 8013d98:	af00      	add	r7, sp, #0
 8013d9a:	60f8      	str	r0, [r7, #12]
 8013d9c:	60b9      	str	r1, [r7, #8]
 8013d9e:	4613      	mov	r3, r2
 8013da0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8013da2:	2300      	movs	r3, #0
 8013da4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8013da6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013daa:	4618      	mov	r0, r3
 8013dac:	371c      	adds	r7, #28
 8013dae:	46bd      	mov	sp, r7
 8013db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013db4:	4770      	bx	lr
	...

08013db8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013db8:	b480      	push	{r7}
 8013dba:	b083      	sub	sp, #12
 8013dbc:	af00      	add	r7, sp, #0
 8013dbe:	4603      	mov	r3, r0
 8013dc0:	6039      	str	r1, [r7, #0]
 8013dc2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8013dc4:	683b      	ldr	r3, [r7, #0]
 8013dc6:	2212      	movs	r2, #18
 8013dc8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8013dca:	4b03      	ldr	r3, [pc, #12]	; (8013dd8 <USBD_FS_DeviceDescriptor+0x20>)
}
 8013dcc:	4618      	mov	r0, r3
 8013dce:	370c      	adds	r7, #12
 8013dd0:	46bd      	mov	sp, r7
 8013dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dd6:	4770      	bx	lr
 8013dd8:	200000f0 	.word	0x200000f0

08013ddc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013ddc:	b480      	push	{r7}
 8013dde:	b083      	sub	sp, #12
 8013de0:	af00      	add	r7, sp, #0
 8013de2:	4603      	mov	r3, r0
 8013de4:	6039      	str	r1, [r7, #0]
 8013de6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8013de8:	683b      	ldr	r3, [r7, #0]
 8013dea:	2204      	movs	r2, #4
 8013dec:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8013dee:	4b03      	ldr	r3, [pc, #12]	; (8013dfc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8013df0:	4618      	mov	r0, r3
 8013df2:	370c      	adds	r7, #12
 8013df4:	46bd      	mov	sp, r7
 8013df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dfa:	4770      	bx	lr
 8013dfc:	20000110 	.word	0x20000110

08013e00 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013e00:	b580      	push	{r7, lr}
 8013e02:	b082      	sub	sp, #8
 8013e04:	af00      	add	r7, sp, #0
 8013e06:	4603      	mov	r3, r0
 8013e08:	6039      	str	r1, [r7, #0]
 8013e0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013e0c:	79fb      	ldrb	r3, [r7, #7]
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d105      	bne.n	8013e1e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013e12:	683a      	ldr	r2, [r7, #0]
 8013e14:	4907      	ldr	r1, [pc, #28]	; (8013e34 <USBD_FS_ProductStrDescriptor+0x34>)
 8013e16:	4808      	ldr	r0, [pc, #32]	; (8013e38 <USBD_FS_ProductStrDescriptor+0x38>)
 8013e18:	f7ff f8ae 	bl	8012f78 <USBD_GetString>
 8013e1c:	e004      	b.n	8013e28 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013e1e:	683a      	ldr	r2, [r7, #0]
 8013e20:	4904      	ldr	r1, [pc, #16]	; (8013e34 <USBD_FS_ProductStrDescriptor+0x34>)
 8013e22:	4805      	ldr	r0, [pc, #20]	; (8013e38 <USBD_FS_ProductStrDescriptor+0x38>)
 8013e24:	f7ff f8a8 	bl	8012f78 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013e28:	4b02      	ldr	r3, [pc, #8]	; (8013e34 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8013e2a:	4618      	mov	r0, r3
 8013e2c:	3708      	adds	r7, #8
 8013e2e:	46bd      	mov	sp, r7
 8013e30:	bd80      	pop	{r7, pc}
 8013e32:	bf00      	nop
 8013e34:	20001e30 	.word	0x20001e30
 8013e38:	0801aed4 	.word	0x0801aed4

08013e3c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013e3c:	b580      	push	{r7, lr}
 8013e3e:	b082      	sub	sp, #8
 8013e40:	af00      	add	r7, sp, #0
 8013e42:	4603      	mov	r3, r0
 8013e44:	6039      	str	r1, [r7, #0]
 8013e46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8013e48:	683a      	ldr	r2, [r7, #0]
 8013e4a:	4904      	ldr	r1, [pc, #16]	; (8013e5c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8013e4c:	4804      	ldr	r0, [pc, #16]	; (8013e60 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8013e4e:	f7ff f893 	bl	8012f78 <USBD_GetString>
  return USBD_StrDesc;
 8013e52:	4b02      	ldr	r3, [pc, #8]	; (8013e5c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8013e54:	4618      	mov	r0, r3
 8013e56:	3708      	adds	r7, #8
 8013e58:	46bd      	mov	sp, r7
 8013e5a:	bd80      	pop	{r7, pc}
 8013e5c:	20001e30 	.word	0x20001e30
 8013e60:	0801aee0 	.word	0x0801aee0

08013e64 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013e64:	b580      	push	{r7, lr}
 8013e66:	b082      	sub	sp, #8
 8013e68:	af00      	add	r7, sp, #0
 8013e6a:	4603      	mov	r3, r0
 8013e6c:	6039      	str	r1, [r7, #0]
 8013e6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8013e70:	683b      	ldr	r3, [r7, #0]
 8013e72:	221a      	movs	r2, #26
 8013e74:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8013e76:	f000 f855 	bl	8013f24 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8013e7a:	4b02      	ldr	r3, [pc, #8]	; (8013e84 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8013e7c:	4618      	mov	r0, r3
 8013e7e:	3708      	adds	r7, #8
 8013e80:	46bd      	mov	sp, r7
 8013e82:	bd80      	pop	{r7, pc}
 8013e84:	20000114 	.word	0x20000114

08013e88 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013e88:	b580      	push	{r7, lr}
 8013e8a:	b082      	sub	sp, #8
 8013e8c:	af00      	add	r7, sp, #0
 8013e8e:	4603      	mov	r3, r0
 8013e90:	6039      	str	r1, [r7, #0]
 8013e92:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8013e94:	79fb      	ldrb	r3, [r7, #7]
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	d105      	bne.n	8013ea6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8013e9a:	683a      	ldr	r2, [r7, #0]
 8013e9c:	4907      	ldr	r1, [pc, #28]	; (8013ebc <USBD_FS_ConfigStrDescriptor+0x34>)
 8013e9e:	4808      	ldr	r0, [pc, #32]	; (8013ec0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8013ea0:	f7ff f86a 	bl	8012f78 <USBD_GetString>
 8013ea4:	e004      	b.n	8013eb0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8013ea6:	683a      	ldr	r2, [r7, #0]
 8013ea8:	4904      	ldr	r1, [pc, #16]	; (8013ebc <USBD_FS_ConfigStrDescriptor+0x34>)
 8013eaa:	4805      	ldr	r0, [pc, #20]	; (8013ec0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8013eac:	f7ff f864 	bl	8012f78 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013eb0:	4b02      	ldr	r3, [pc, #8]	; (8013ebc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8013eb2:	4618      	mov	r0, r3
 8013eb4:	3708      	adds	r7, #8
 8013eb6:	46bd      	mov	sp, r7
 8013eb8:	bd80      	pop	{r7, pc}
 8013eba:	bf00      	nop
 8013ebc:	20001e30 	.word	0x20001e30
 8013ec0:	0801aef4 	.word	0x0801aef4

08013ec4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013ec4:	b580      	push	{r7, lr}
 8013ec6:	b082      	sub	sp, #8
 8013ec8:	af00      	add	r7, sp, #0
 8013eca:	4603      	mov	r3, r0
 8013ecc:	6039      	str	r1, [r7, #0]
 8013ece:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013ed0:	79fb      	ldrb	r3, [r7, #7]
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	d105      	bne.n	8013ee2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8013ed6:	683a      	ldr	r2, [r7, #0]
 8013ed8:	4907      	ldr	r1, [pc, #28]	; (8013ef8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013eda:	4808      	ldr	r0, [pc, #32]	; (8013efc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013edc:	f7ff f84c 	bl	8012f78 <USBD_GetString>
 8013ee0:	e004      	b.n	8013eec <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8013ee2:	683a      	ldr	r2, [r7, #0]
 8013ee4:	4904      	ldr	r1, [pc, #16]	; (8013ef8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013ee6:	4805      	ldr	r0, [pc, #20]	; (8013efc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013ee8:	f7ff f846 	bl	8012f78 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013eec:	4b02      	ldr	r3, [pc, #8]	; (8013ef8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8013eee:	4618      	mov	r0, r3
 8013ef0:	3708      	adds	r7, #8
 8013ef2:	46bd      	mov	sp, r7
 8013ef4:	bd80      	pop	{r7, pc}
 8013ef6:	bf00      	nop
 8013ef8:	20001e30 	.word	0x20001e30
 8013efc:	0801af00 	.word	0x0801af00

08013f00 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013f00:	b480      	push	{r7}
 8013f02:	b083      	sub	sp, #12
 8013f04:	af00      	add	r7, sp, #0
 8013f06:	4603      	mov	r3, r0
 8013f08:	6039      	str	r1, [r7, #0]
 8013f0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8013f0c:	683b      	ldr	r3, [r7, #0]
 8013f0e:	220c      	movs	r2, #12
 8013f10:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8013f12:	4b03      	ldr	r3, [pc, #12]	; (8013f20 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8013f14:	4618      	mov	r0, r3
 8013f16:	370c      	adds	r7, #12
 8013f18:	46bd      	mov	sp, r7
 8013f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f1e:	4770      	bx	lr
 8013f20:	20000104 	.word	0x20000104

08013f24 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8013f24:	b580      	push	{r7, lr}
 8013f26:	b084      	sub	sp, #16
 8013f28:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8013f2a:	4b0f      	ldr	r3, [pc, #60]	; (8013f68 <Get_SerialNum+0x44>)
 8013f2c:	681b      	ldr	r3, [r3, #0]
 8013f2e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8013f30:	4b0e      	ldr	r3, [pc, #56]	; (8013f6c <Get_SerialNum+0x48>)
 8013f32:	681b      	ldr	r3, [r3, #0]
 8013f34:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8013f36:	4b0e      	ldr	r3, [pc, #56]	; (8013f70 <Get_SerialNum+0x4c>)
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8013f3c:	68fa      	ldr	r2, [r7, #12]
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	4413      	add	r3, r2
 8013f42:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8013f44:	68fb      	ldr	r3, [r7, #12]
 8013f46:	2b00      	cmp	r3, #0
 8013f48:	d009      	beq.n	8013f5e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8013f4a:	2208      	movs	r2, #8
 8013f4c:	4909      	ldr	r1, [pc, #36]	; (8013f74 <Get_SerialNum+0x50>)
 8013f4e:	68f8      	ldr	r0, [r7, #12]
 8013f50:	f000 f814 	bl	8013f7c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8013f54:	2204      	movs	r2, #4
 8013f56:	4908      	ldr	r1, [pc, #32]	; (8013f78 <Get_SerialNum+0x54>)
 8013f58:	68b8      	ldr	r0, [r7, #8]
 8013f5a:	f000 f80f 	bl	8013f7c <IntToUnicode>
  }
}
 8013f5e:	bf00      	nop
 8013f60:	3710      	adds	r7, #16
 8013f62:	46bd      	mov	sp, r7
 8013f64:	bd80      	pop	{r7, pc}
 8013f66:	bf00      	nop
 8013f68:	1fff7590 	.word	0x1fff7590
 8013f6c:	1fff7594 	.word	0x1fff7594
 8013f70:	1fff7598 	.word	0x1fff7598
 8013f74:	20000116 	.word	0x20000116
 8013f78:	20000126 	.word	0x20000126

08013f7c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8013f7c:	b480      	push	{r7}
 8013f7e:	b087      	sub	sp, #28
 8013f80:	af00      	add	r7, sp, #0
 8013f82:	60f8      	str	r0, [r7, #12]
 8013f84:	60b9      	str	r1, [r7, #8]
 8013f86:	4613      	mov	r3, r2
 8013f88:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8013f8a:	2300      	movs	r3, #0
 8013f8c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8013f8e:	2300      	movs	r3, #0
 8013f90:	75fb      	strb	r3, [r7, #23]
 8013f92:	e027      	b.n	8013fe4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8013f94:	68fb      	ldr	r3, [r7, #12]
 8013f96:	0f1b      	lsrs	r3, r3, #28
 8013f98:	2b09      	cmp	r3, #9
 8013f9a:	d80b      	bhi.n	8013fb4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8013f9c:	68fb      	ldr	r3, [r7, #12]
 8013f9e:	0f1b      	lsrs	r3, r3, #28
 8013fa0:	b2da      	uxtb	r2, r3
 8013fa2:	7dfb      	ldrb	r3, [r7, #23]
 8013fa4:	005b      	lsls	r3, r3, #1
 8013fa6:	4619      	mov	r1, r3
 8013fa8:	68bb      	ldr	r3, [r7, #8]
 8013faa:	440b      	add	r3, r1
 8013fac:	3230      	adds	r2, #48	; 0x30
 8013fae:	b2d2      	uxtb	r2, r2
 8013fb0:	701a      	strb	r2, [r3, #0]
 8013fb2:	e00a      	b.n	8013fca <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8013fb4:	68fb      	ldr	r3, [r7, #12]
 8013fb6:	0f1b      	lsrs	r3, r3, #28
 8013fb8:	b2da      	uxtb	r2, r3
 8013fba:	7dfb      	ldrb	r3, [r7, #23]
 8013fbc:	005b      	lsls	r3, r3, #1
 8013fbe:	4619      	mov	r1, r3
 8013fc0:	68bb      	ldr	r3, [r7, #8]
 8013fc2:	440b      	add	r3, r1
 8013fc4:	3237      	adds	r2, #55	; 0x37
 8013fc6:	b2d2      	uxtb	r2, r2
 8013fc8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8013fca:	68fb      	ldr	r3, [r7, #12]
 8013fcc:	011b      	lsls	r3, r3, #4
 8013fce:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8013fd0:	7dfb      	ldrb	r3, [r7, #23]
 8013fd2:	005b      	lsls	r3, r3, #1
 8013fd4:	3301      	adds	r3, #1
 8013fd6:	68ba      	ldr	r2, [r7, #8]
 8013fd8:	4413      	add	r3, r2
 8013fda:	2200      	movs	r2, #0
 8013fdc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8013fde:	7dfb      	ldrb	r3, [r7, #23]
 8013fe0:	3301      	adds	r3, #1
 8013fe2:	75fb      	strb	r3, [r7, #23]
 8013fe4:	7dfa      	ldrb	r2, [r7, #23]
 8013fe6:	79fb      	ldrb	r3, [r7, #7]
 8013fe8:	429a      	cmp	r2, r3
 8013fea:	d3d3      	bcc.n	8013f94 <IntToUnicode+0x18>
  }
}
 8013fec:	bf00      	nop
 8013fee:	bf00      	nop
 8013ff0:	371c      	adds	r7, #28
 8013ff2:	46bd      	mov	sp, r7
 8013ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ff8:	4770      	bx	lr
	...

08013ffc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8013ffc:	b580      	push	{r7, lr}
 8013ffe:	b084      	sub	sp, #16
 8014000:	af00      	add	r7, sp, #0
 8014002:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	4a0d      	ldr	r2, [pc, #52]	; (8014040 <HAL_PCD_MspInit+0x44>)
 801400a:	4293      	cmp	r3, r2
 801400c:	d113      	bne.n	8014036 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 801400e:	4b0d      	ldr	r3, [pc, #52]	; (8014044 <HAL_PCD_MspInit+0x48>)
 8014010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014012:	4a0c      	ldr	r2, [pc, #48]	; (8014044 <HAL_PCD_MspInit+0x48>)
 8014014:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8014018:	6593      	str	r3, [r2, #88]	; 0x58
 801401a:	4b0a      	ldr	r3, [pc, #40]	; (8014044 <HAL_PCD_MspInit+0x48>)
 801401c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801401e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8014022:	60fb      	str	r3, [r7, #12]
 8014024:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8014026:	2200      	movs	r2, #0
 8014028:	2100      	movs	r1, #0
 801402a:	2043      	movs	r0, #67	; 0x43
 801402c:	f7f3 fcbd 	bl	80079aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8014030:	2043      	movs	r0, #67	; 0x43
 8014032:	f7f3 fcd6 	bl	80079e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8014036:	bf00      	nop
 8014038:	3710      	adds	r7, #16
 801403a:	46bd      	mov	sp, r7
 801403c:	bd80      	pop	{r7, pc}
 801403e:	bf00      	nop
 8014040:	40006800 	.word	0x40006800
 8014044:	40021000 	.word	0x40021000

08014048 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014048:	b580      	push	{r7, lr}
 801404a:	b082      	sub	sp, #8
 801404c:	af00      	add	r7, sp, #0
 801404e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	f8d3 22f4 	ldr.w	r2, [r3, #756]	; 0x2f4
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 801405c:	4619      	mov	r1, r3
 801405e:	4610      	mov	r0, r2
 8014060:	f7fd fe8d 	bl	8011d7e <USBD_LL_SetupStage>
}
 8014064:	bf00      	nop
 8014066:	3708      	adds	r7, #8
 8014068:	46bd      	mov	sp, r7
 801406a:	bd80      	pop	{r7, pc}

0801406c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801406c:	b580      	push	{r7, lr}
 801406e:	b082      	sub	sp, #8
 8014070:	af00      	add	r7, sp, #0
 8014072:	6078      	str	r0, [r7, #4]
 8014074:	460b      	mov	r3, r1
 8014076:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8014078:	687b      	ldr	r3, [r7, #4]
 801407a:	f8d3 02f4 	ldr.w	r0, [r3, #756]	; 0x2f4
 801407e:	78fa      	ldrb	r2, [r7, #3]
 8014080:	6879      	ldr	r1, [r7, #4]
 8014082:	4613      	mov	r3, r2
 8014084:	009b      	lsls	r3, r3, #2
 8014086:	4413      	add	r3, r2
 8014088:	00db      	lsls	r3, r3, #3
 801408a:	440b      	add	r3, r1
 801408c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8014090:	681a      	ldr	r2, [r3, #0]
 8014092:	78fb      	ldrb	r3, [r7, #3]
 8014094:	4619      	mov	r1, r3
 8014096:	f7fd fec7 	bl	8011e28 <USBD_LL_DataOutStage>
}
 801409a:	bf00      	nop
 801409c:	3708      	adds	r7, #8
 801409e:	46bd      	mov	sp, r7
 80140a0:	bd80      	pop	{r7, pc}

080140a2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80140a2:	b580      	push	{r7, lr}
 80140a4:	b082      	sub	sp, #8
 80140a6:	af00      	add	r7, sp, #0
 80140a8:	6078      	str	r0, [r7, #4]
 80140aa:	460b      	mov	r3, r1
 80140ac:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	f8d3 02f4 	ldr.w	r0, [r3, #756]	; 0x2f4
 80140b4:	78fa      	ldrb	r2, [r7, #3]
 80140b6:	6879      	ldr	r1, [r7, #4]
 80140b8:	4613      	mov	r3, r2
 80140ba:	009b      	lsls	r3, r3, #2
 80140bc:	4413      	add	r3, r2
 80140be:	00db      	lsls	r3, r3, #3
 80140c0:	440b      	add	r3, r1
 80140c2:	333c      	adds	r3, #60	; 0x3c
 80140c4:	681a      	ldr	r2, [r3, #0]
 80140c6:	78fb      	ldrb	r3, [r7, #3]
 80140c8:	4619      	mov	r1, r3
 80140ca:	f7fd ff60 	bl	8011f8e <USBD_LL_DataInStage>
}
 80140ce:	bf00      	nop
 80140d0:	3708      	adds	r7, #8
 80140d2:	46bd      	mov	sp, r7
 80140d4:	bd80      	pop	{r7, pc}

080140d6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80140d6:	b580      	push	{r7, lr}
 80140d8:	b082      	sub	sp, #8
 80140da:	af00      	add	r7, sp, #0
 80140dc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 80140e4:	4618      	mov	r0, r3
 80140e6:	f7fe f89a 	bl	801221e <USBD_LL_SOF>
}
 80140ea:	bf00      	nop
 80140ec:	3708      	adds	r7, #8
 80140ee:	46bd      	mov	sp, r7
 80140f0:	bd80      	pop	{r7, pc}

080140f2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80140f2:	b580      	push	{r7, lr}
 80140f4:	b084      	sub	sp, #16
 80140f6:	af00      	add	r7, sp, #0
 80140f8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80140fa:	2301      	movs	r3, #1
 80140fc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80140fe:	687b      	ldr	r3, [r7, #4]
 8014100:	689b      	ldr	r3, [r3, #8]
 8014102:	2b02      	cmp	r3, #2
 8014104:	d001      	beq.n	801410a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8014106:	f7ed fcc8 	bl	8001a9a <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801410a:	687b      	ldr	r3, [r7, #4]
 801410c:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 8014110:	7bfa      	ldrb	r2, [r7, #15]
 8014112:	4611      	mov	r1, r2
 8014114:	4618      	mov	r0, r3
 8014116:	f7fe f83e 	bl	8012196 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 8014120:	4618      	mov	r0, r3
 8014122:	f7fd ffe6 	bl	80120f2 <USBD_LL_Reset>
}
 8014126:	bf00      	nop
 8014128:	3710      	adds	r7, #16
 801412a:	46bd      	mov	sp, r7
 801412c:	bd80      	pop	{r7, pc}
	...

08014130 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014130:	b580      	push	{r7, lr}
 8014132:	b082      	sub	sp, #8
 8014134:	af00      	add	r7, sp, #0
 8014136:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 801413e:	4618      	mov	r0, r3
 8014140:	f7fe f839 	bl	80121b6 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	699b      	ldr	r3, [r3, #24]
 8014148:	2b00      	cmp	r3, #0
 801414a:	d005      	beq.n	8014158 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801414c:	4b04      	ldr	r3, [pc, #16]	; (8014160 <HAL_PCD_SuspendCallback+0x30>)
 801414e:	691b      	ldr	r3, [r3, #16]
 8014150:	4a03      	ldr	r2, [pc, #12]	; (8014160 <HAL_PCD_SuspendCallback+0x30>)
 8014152:	f043 0306 	orr.w	r3, r3, #6
 8014156:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8014158:	bf00      	nop
 801415a:	3708      	adds	r7, #8
 801415c:	46bd      	mov	sp, r7
 801415e:	bd80      	pop	{r7, pc}
 8014160:	e000ed00 	.word	0xe000ed00

08014164 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014164:	b580      	push	{r7, lr}
 8014166:	b082      	sub	sp, #8
 8014168:	af00      	add	r7, sp, #0
 801416a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	699b      	ldr	r3, [r3, #24]
 8014170:	2b00      	cmp	r3, #0
 8014172:	d007      	beq.n	8014184 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014174:	4b08      	ldr	r3, [pc, #32]	; (8014198 <HAL_PCD_ResumeCallback+0x34>)
 8014176:	691b      	ldr	r3, [r3, #16]
 8014178:	4a07      	ldr	r2, [pc, #28]	; (8014198 <HAL_PCD_ResumeCallback+0x34>)
 801417a:	f023 0306 	bic.w	r3, r3, #6
 801417e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8014180:	f000 fab6 	bl	80146f0 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 801418a:	4618      	mov	r0, r3
 801418c:	f7fe f82f 	bl	80121ee <USBD_LL_Resume>
}
 8014190:	bf00      	nop
 8014192:	3708      	adds	r7, #8
 8014194:	46bd      	mov	sp, r7
 8014196:	bd80      	pop	{r7, pc}
 8014198:	e000ed00 	.word	0xe000ed00

0801419c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801419c:	b580      	push	{r7, lr}
 801419e:	b082      	sub	sp, #8
 80141a0:	af00      	add	r7, sp, #0
 80141a2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 80141a4:	f7f6 fb1a 	bl	800a7dc <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80141a8:	4a2b      	ldr	r2, [pc, #172]	; (8014258 <USBD_LL_Init+0xbc>)
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	f8c2 32f4 	str.w	r3, [r2, #756]	; 0x2f4
  pdev->pData = &hpcd_USB_FS;
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	4a29      	ldr	r2, [pc, #164]	; (8014258 <USBD_LL_Init+0xbc>)
 80141b4:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_FS.Instance = USB;
 80141b8:	4b27      	ldr	r3, [pc, #156]	; (8014258 <USBD_LL_Init+0xbc>)
 80141ba:	4a28      	ldr	r2, [pc, #160]	; (801425c <USBD_LL_Init+0xc0>)
 80141bc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80141be:	4b26      	ldr	r3, [pc, #152]	; (8014258 <USBD_LL_Init+0xbc>)
 80141c0:	2208      	movs	r2, #8
 80141c2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80141c4:	4b24      	ldr	r3, [pc, #144]	; (8014258 <USBD_LL_Init+0xbc>)
 80141c6:	2202      	movs	r2, #2
 80141c8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80141ca:	4b23      	ldr	r3, [pc, #140]	; (8014258 <USBD_LL_Init+0xbc>)
 80141cc:	2202      	movs	r2, #2
 80141ce:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80141d0:	4b21      	ldr	r3, [pc, #132]	; (8014258 <USBD_LL_Init+0xbc>)
 80141d2:	2200      	movs	r2, #0
 80141d4:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80141d6:	4b20      	ldr	r3, [pc, #128]	; (8014258 <USBD_LL_Init+0xbc>)
 80141d8:	2200      	movs	r2, #0
 80141da:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80141dc:	4b1e      	ldr	r3, [pc, #120]	; (8014258 <USBD_LL_Init+0xbc>)
 80141de:	2200      	movs	r2, #0
 80141e0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80141e2:	4b1d      	ldr	r3, [pc, #116]	; (8014258 <USBD_LL_Init+0xbc>)
 80141e4:	2200      	movs	r2, #0
 80141e6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80141e8:	481b      	ldr	r0, [pc, #108]	; (8014258 <USBD_LL_Init+0xbc>)
 80141ea:	f7f4 fd15 	bl	8008c18 <HAL_PCD_Init>
 80141ee:	4603      	mov	r3, r0
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	d001      	beq.n	80141f8 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 80141f4:	f7ed fc51 	bl	8001a9a <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80141fe:	2318      	movs	r3, #24
 8014200:	2200      	movs	r2, #0
 8014202:	2100      	movs	r1, #0
 8014204:	f7f6 fa19 	bl	800a63a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801420e:	2358      	movs	r3, #88	; 0x58
 8014210:	2200      	movs	r2, #0
 8014212:	2180      	movs	r1, #128	; 0x80
 8014214:	f7f6 fa11 	bl	800a63a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801421e:	23c0      	movs	r3, #192	; 0xc0
 8014220:	2200      	movs	r2, #0
 8014222:	2181      	movs	r1, #129	; 0x81
 8014224:	f7f6 fa09 	bl	800a63a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801422e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8014232:	2200      	movs	r2, #0
 8014234:	2101      	movs	r1, #1
 8014236:	f7f6 fa00 	bl	800a63a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8014240:	f44f 7380 	mov.w	r3, #256	; 0x100
 8014244:	2200      	movs	r2, #0
 8014246:	2182      	movs	r1, #130	; 0x82
 8014248:	f7f6 f9f7 	bl	800a63a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 801424c:	2300      	movs	r3, #0
}
 801424e:	4618      	mov	r0, r3
 8014250:	3708      	adds	r7, #8
 8014252:	46bd      	mov	sp, r7
 8014254:	bd80      	pop	{r7, pc}
 8014256:	bf00      	nop
 8014258:	20002030 	.word	0x20002030
 801425c:	40006800 	.word	0x40006800

08014260 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8014260:	b580      	push	{r7, lr}
 8014262:	b084      	sub	sp, #16
 8014264:	af00      	add	r7, sp, #0
 8014266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014268:	2300      	movs	r3, #0
 801426a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801426c:	2300      	movs	r3, #0
 801426e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8014276:	4618      	mov	r0, r3
 8014278:	f7f4 fdd4 	bl	8008e24 <HAL_PCD_Start>
 801427c:	4603      	mov	r3, r0
 801427e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014280:	7bbb      	ldrb	r3, [r7, #14]
 8014282:	2b03      	cmp	r3, #3
 8014284:	d816      	bhi.n	80142b4 <USBD_LL_Start+0x54>
 8014286:	a201      	add	r2, pc, #4	; (adr r2, 801428c <USBD_LL_Start+0x2c>)
 8014288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801428c:	0801429d 	.word	0x0801429d
 8014290:	080142a3 	.word	0x080142a3
 8014294:	080142a9 	.word	0x080142a9
 8014298:	080142af 	.word	0x080142af
    case HAL_OK :
      usb_status = USBD_OK;
 801429c:	2300      	movs	r3, #0
 801429e:	73fb      	strb	r3, [r7, #15]
    break;
 80142a0:	e00b      	b.n	80142ba <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80142a2:	2303      	movs	r3, #3
 80142a4:	73fb      	strb	r3, [r7, #15]
    break;
 80142a6:	e008      	b.n	80142ba <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80142a8:	2301      	movs	r3, #1
 80142aa:	73fb      	strb	r3, [r7, #15]
    break;
 80142ac:	e005      	b.n	80142ba <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80142ae:	2303      	movs	r3, #3
 80142b0:	73fb      	strb	r3, [r7, #15]
    break;
 80142b2:	e002      	b.n	80142ba <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 80142b4:	2303      	movs	r3, #3
 80142b6:	73fb      	strb	r3, [r7, #15]
    break;
 80142b8:	bf00      	nop
  }
  return usb_status;
 80142ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80142bc:	4618      	mov	r0, r3
 80142be:	3710      	adds	r7, #16
 80142c0:	46bd      	mov	sp, r7
 80142c2:	bd80      	pop	{r7, pc}

080142c4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80142c4:	b580      	push	{r7, lr}
 80142c6:	b084      	sub	sp, #16
 80142c8:	af00      	add	r7, sp, #0
 80142ca:	6078      	str	r0, [r7, #4]
 80142cc:	4608      	mov	r0, r1
 80142ce:	4611      	mov	r1, r2
 80142d0:	461a      	mov	r2, r3
 80142d2:	4603      	mov	r3, r0
 80142d4:	70fb      	strb	r3, [r7, #3]
 80142d6:	460b      	mov	r3, r1
 80142d8:	70bb      	strb	r3, [r7, #2]
 80142da:	4613      	mov	r3, r2
 80142dc:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80142de:	2300      	movs	r3, #0
 80142e0:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80142e2:	2300      	movs	r3, #0
 80142e4:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80142ec:	78bb      	ldrb	r3, [r7, #2]
 80142ee:	883a      	ldrh	r2, [r7, #0]
 80142f0:	78f9      	ldrb	r1, [r7, #3]
 80142f2:	f7f4 ff05 	bl	8009100 <HAL_PCD_EP_Open>
 80142f6:	4603      	mov	r3, r0
 80142f8:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80142fa:	7bbb      	ldrb	r3, [r7, #14]
 80142fc:	2b03      	cmp	r3, #3
 80142fe:	d817      	bhi.n	8014330 <USBD_LL_OpenEP+0x6c>
 8014300:	a201      	add	r2, pc, #4	; (adr r2, 8014308 <USBD_LL_OpenEP+0x44>)
 8014302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014306:	bf00      	nop
 8014308:	08014319 	.word	0x08014319
 801430c:	0801431f 	.word	0x0801431f
 8014310:	08014325 	.word	0x08014325
 8014314:	0801432b 	.word	0x0801432b
    case HAL_OK :
      usb_status = USBD_OK;
 8014318:	2300      	movs	r3, #0
 801431a:	73fb      	strb	r3, [r7, #15]
    break;
 801431c:	e00b      	b.n	8014336 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801431e:	2303      	movs	r3, #3
 8014320:	73fb      	strb	r3, [r7, #15]
    break;
 8014322:	e008      	b.n	8014336 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014324:	2301      	movs	r3, #1
 8014326:	73fb      	strb	r3, [r7, #15]
    break;
 8014328:	e005      	b.n	8014336 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801432a:	2303      	movs	r3, #3
 801432c:	73fb      	strb	r3, [r7, #15]
    break;
 801432e:	e002      	b.n	8014336 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8014330:	2303      	movs	r3, #3
 8014332:	73fb      	strb	r3, [r7, #15]
    break;
 8014334:	bf00      	nop
  }
  return usb_status;
 8014336:	7bfb      	ldrb	r3, [r7, #15]
}
 8014338:	4618      	mov	r0, r3
 801433a:	3710      	adds	r7, #16
 801433c:	46bd      	mov	sp, r7
 801433e:	bd80      	pop	{r7, pc}

08014340 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014340:	b580      	push	{r7, lr}
 8014342:	b084      	sub	sp, #16
 8014344:	af00      	add	r7, sp, #0
 8014346:	6078      	str	r0, [r7, #4]
 8014348:	460b      	mov	r3, r1
 801434a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801434c:	2300      	movs	r3, #0
 801434e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014350:	2300      	movs	r3, #0
 8014352:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8014354:	687b      	ldr	r3, [r7, #4]
 8014356:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801435a:	78fa      	ldrb	r2, [r7, #3]
 801435c:	4611      	mov	r1, r2
 801435e:	4618      	mov	r0, r3
 8014360:	f7f4 ff2b 	bl	80091ba <HAL_PCD_EP_Close>
 8014364:	4603      	mov	r3, r0
 8014366:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014368:	7bbb      	ldrb	r3, [r7, #14]
 801436a:	2b03      	cmp	r3, #3
 801436c:	d816      	bhi.n	801439c <USBD_LL_CloseEP+0x5c>
 801436e:	a201      	add	r2, pc, #4	; (adr r2, 8014374 <USBD_LL_CloseEP+0x34>)
 8014370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014374:	08014385 	.word	0x08014385
 8014378:	0801438b 	.word	0x0801438b
 801437c:	08014391 	.word	0x08014391
 8014380:	08014397 	.word	0x08014397
    case HAL_OK :
      usb_status = USBD_OK;
 8014384:	2300      	movs	r3, #0
 8014386:	73fb      	strb	r3, [r7, #15]
    break;
 8014388:	e00b      	b.n	80143a2 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801438a:	2303      	movs	r3, #3
 801438c:	73fb      	strb	r3, [r7, #15]
    break;
 801438e:	e008      	b.n	80143a2 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014390:	2301      	movs	r3, #1
 8014392:	73fb      	strb	r3, [r7, #15]
    break;
 8014394:	e005      	b.n	80143a2 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014396:	2303      	movs	r3, #3
 8014398:	73fb      	strb	r3, [r7, #15]
    break;
 801439a:	e002      	b.n	80143a2 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 801439c:	2303      	movs	r3, #3
 801439e:	73fb      	strb	r3, [r7, #15]
    break;
 80143a0:	bf00      	nop
  }
  return usb_status;
 80143a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80143a4:	4618      	mov	r0, r3
 80143a6:	3710      	adds	r7, #16
 80143a8:	46bd      	mov	sp, r7
 80143aa:	bd80      	pop	{r7, pc}

080143ac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80143ac:	b580      	push	{r7, lr}
 80143ae:	b084      	sub	sp, #16
 80143b0:	af00      	add	r7, sp, #0
 80143b2:	6078      	str	r0, [r7, #4]
 80143b4:	460b      	mov	r3, r1
 80143b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80143b8:	2300      	movs	r3, #0
 80143ba:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80143bc:	2300      	movs	r3, #0
 80143be:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80143c0:	687b      	ldr	r3, [r7, #4]
 80143c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80143c6:	78fa      	ldrb	r2, [r7, #3]
 80143c8:	4611      	mov	r1, r2
 80143ca:	4618      	mov	r0, r3
 80143cc:	f7f4 ffbd 	bl	800934a <HAL_PCD_EP_SetStall>
 80143d0:	4603      	mov	r3, r0
 80143d2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80143d4:	7bbb      	ldrb	r3, [r7, #14]
 80143d6:	2b03      	cmp	r3, #3
 80143d8:	d816      	bhi.n	8014408 <USBD_LL_StallEP+0x5c>
 80143da:	a201      	add	r2, pc, #4	; (adr r2, 80143e0 <USBD_LL_StallEP+0x34>)
 80143dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80143e0:	080143f1 	.word	0x080143f1
 80143e4:	080143f7 	.word	0x080143f7
 80143e8:	080143fd 	.word	0x080143fd
 80143ec:	08014403 	.word	0x08014403
    case HAL_OK :
      usb_status = USBD_OK;
 80143f0:	2300      	movs	r3, #0
 80143f2:	73fb      	strb	r3, [r7, #15]
    break;
 80143f4:	e00b      	b.n	801440e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80143f6:	2303      	movs	r3, #3
 80143f8:	73fb      	strb	r3, [r7, #15]
    break;
 80143fa:	e008      	b.n	801440e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80143fc:	2301      	movs	r3, #1
 80143fe:	73fb      	strb	r3, [r7, #15]
    break;
 8014400:	e005      	b.n	801440e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014402:	2303      	movs	r3, #3
 8014404:	73fb      	strb	r3, [r7, #15]
    break;
 8014406:	e002      	b.n	801440e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8014408:	2303      	movs	r3, #3
 801440a:	73fb      	strb	r3, [r7, #15]
    break;
 801440c:	bf00      	nop
  }
  return usb_status;
 801440e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014410:	4618      	mov	r0, r3
 8014412:	3710      	adds	r7, #16
 8014414:	46bd      	mov	sp, r7
 8014416:	bd80      	pop	{r7, pc}

08014418 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014418:	b580      	push	{r7, lr}
 801441a:	b084      	sub	sp, #16
 801441c:	af00      	add	r7, sp, #0
 801441e:	6078      	str	r0, [r7, #4]
 8014420:	460b      	mov	r3, r1
 8014422:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014424:	2300      	movs	r3, #0
 8014426:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014428:	2300      	movs	r3, #0
 801442a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801442c:	687b      	ldr	r3, [r7, #4]
 801442e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8014432:	78fa      	ldrb	r2, [r7, #3]
 8014434:	4611      	mov	r1, r2
 8014436:	4618      	mov	r0, r3
 8014438:	f7f4 ffe7 	bl	800940a <HAL_PCD_EP_ClrStall>
 801443c:	4603      	mov	r3, r0
 801443e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014440:	7bbb      	ldrb	r3, [r7, #14]
 8014442:	2b03      	cmp	r3, #3
 8014444:	d816      	bhi.n	8014474 <USBD_LL_ClearStallEP+0x5c>
 8014446:	a201      	add	r2, pc, #4	; (adr r2, 801444c <USBD_LL_ClearStallEP+0x34>)
 8014448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801444c:	0801445d 	.word	0x0801445d
 8014450:	08014463 	.word	0x08014463
 8014454:	08014469 	.word	0x08014469
 8014458:	0801446f 	.word	0x0801446f
    case HAL_OK :
      usb_status = USBD_OK;
 801445c:	2300      	movs	r3, #0
 801445e:	73fb      	strb	r3, [r7, #15]
    break;
 8014460:	e00b      	b.n	801447a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014462:	2303      	movs	r3, #3
 8014464:	73fb      	strb	r3, [r7, #15]
    break;
 8014466:	e008      	b.n	801447a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014468:	2301      	movs	r3, #1
 801446a:	73fb      	strb	r3, [r7, #15]
    break;
 801446c:	e005      	b.n	801447a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801446e:	2303      	movs	r3, #3
 8014470:	73fb      	strb	r3, [r7, #15]
    break;
 8014472:	e002      	b.n	801447a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8014474:	2303      	movs	r3, #3
 8014476:	73fb      	strb	r3, [r7, #15]
    break;
 8014478:	bf00      	nop
  }
  return usb_status;
 801447a:	7bfb      	ldrb	r3, [r7, #15]
}
 801447c:	4618      	mov	r0, r3
 801447e:	3710      	adds	r7, #16
 8014480:	46bd      	mov	sp, r7
 8014482:	bd80      	pop	{r7, pc}

08014484 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014484:	b480      	push	{r7}
 8014486:	b085      	sub	sp, #20
 8014488:	af00      	add	r7, sp, #0
 801448a:	6078      	str	r0, [r7, #4]
 801448c:	460b      	mov	r3, r1
 801448e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8014496:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8014498:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801449c:	2b00      	cmp	r3, #0
 801449e:	da0c      	bge.n	80144ba <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80144a0:	78fb      	ldrb	r3, [r7, #3]
 80144a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80144a6:	68f9      	ldr	r1, [r7, #12]
 80144a8:	1c5a      	adds	r2, r3, #1
 80144aa:	4613      	mov	r3, r2
 80144ac:	009b      	lsls	r3, r3, #2
 80144ae:	4413      	add	r3, r2
 80144b0:	00db      	lsls	r3, r3, #3
 80144b2:	440b      	add	r3, r1
 80144b4:	3302      	adds	r3, #2
 80144b6:	781b      	ldrb	r3, [r3, #0]
 80144b8:	e00b      	b.n	80144d2 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80144ba:	78fb      	ldrb	r3, [r7, #3]
 80144bc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80144c0:	68f9      	ldr	r1, [r7, #12]
 80144c2:	4613      	mov	r3, r2
 80144c4:	009b      	lsls	r3, r3, #2
 80144c6:	4413      	add	r3, r2
 80144c8:	00db      	lsls	r3, r3, #3
 80144ca:	440b      	add	r3, r1
 80144cc:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 80144d0:	781b      	ldrb	r3, [r3, #0]
  }
}
 80144d2:	4618      	mov	r0, r3
 80144d4:	3714      	adds	r7, #20
 80144d6:	46bd      	mov	sp, r7
 80144d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144dc:	4770      	bx	lr
	...

080144e0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80144e0:	b580      	push	{r7, lr}
 80144e2:	b084      	sub	sp, #16
 80144e4:	af00      	add	r7, sp, #0
 80144e6:	6078      	str	r0, [r7, #4]
 80144e8:	460b      	mov	r3, r1
 80144ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80144ec:	2300      	movs	r3, #0
 80144ee:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80144f0:	2300      	movs	r3, #0
 80144f2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80144f4:	687b      	ldr	r3, [r7, #4]
 80144f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80144fa:	78fa      	ldrb	r2, [r7, #3]
 80144fc:	4611      	mov	r1, r2
 80144fe:	4618      	mov	r0, r3
 8014500:	f7f4 fdd9 	bl	80090b6 <HAL_PCD_SetAddress>
 8014504:	4603      	mov	r3, r0
 8014506:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014508:	7bbb      	ldrb	r3, [r7, #14]
 801450a:	2b03      	cmp	r3, #3
 801450c:	d816      	bhi.n	801453c <USBD_LL_SetUSBAddress+0x5c>
 801450e:	a201      	add	r2, pc, #4	; (adr r2, 8014514 <USBD_LL_SetUSBAddress+0x34>)
 8014510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014514:	08014525 	.word	0x08014525
 8014518:	0801452b 	.word	0x0801452b
 801451c:	08014531 	.word	0x08014531
 8014520:	08014537 	.word	0x08014537
    case HAL_OK :
      usb_status = USBD_OK;
 8014524:	2300      	movs	r3, #0
 8014526:	73fb      	strb	r3, [r7, #15]
    break;
 8014528:	e00b      	b.n	8014542 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801452a:	2303      	movs	r3, #3
 801452c:	73fb      	strb	r3, [r7, #15]
    break;
 801452e:	e008      	b.n	8014542 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014530:	2301      	movs	r3, #1
 8014532:	73fb      	strb	r3, [r7, #15]
    break;
 8014534:	e005      	b.n	8014542 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014536:	2303      	movs	r3, #3
 8014538:	73fb      	strb	r3, [r7, #15]
    break;
 801453a:	e002      	b.n	8014542 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 801453c:	2303      	movs	r3, #3
 801453e:	73fb      	strb	r3, [r7, #15]
    break;
 8014540:	bf00      	nop
  }
  return usb_status;
 8014542:	7bfb      	ldrb	r3, [r7, #15]
}
 8014544:	4618      	mov	r0, r3
 8014546:	3710      	adds	r7, #16
 8014548:	46bd      	mov	sp, r7
 801454a:	bd80      	pop	{r7, pc}

0801454c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801454c:	b580      	push	{r7, lr}
 801454e:	b086      	sub	sp, #24
 8014550:	af00      	add	r7, sp, #0
 8014552:	60f8      	str	r0, [r7, #12]
 8014554:	607a      	str	r2, [r7, #4]
 8014556:	603b      	str	r3, [r7, #0]
 8014558:	460b      	mov	r3, r1
 801455a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801455c:	2300      	movs	r3, #0
 801455e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014560:	2300      	movs	r3, #0
 8014562:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8014564:	68fb      	ldr	r3, [r7, #12]
 8014566:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801456a:	7af9      	ldrb	r1, [r7, #11]
 801456c:	683b      	ldr	r3, [r7, #0]
 801456e:	687a      	ldr	r2, [r7, #4]
 8014570:	f7f4 feb4 	bl	80092dc <HAL_PCD_EP_Transmit>
 8014574:	4603      	mov	r3, r0
 8014576:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8014578:	7dbb      	ldrb	r3, [r7, #22]
 801457a:	2b03      	cmp	r3, #3
 801457c:	d816      	bhi.n	80145ac <USBD_LL_Transmit+0x60>
 801457e:	a201      	add	r2, pc, #4	; (adr r2, 8014584 <USBD_LL_Transmit+0x38>)
 8014580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014584:	08014595 	.word	0x08014595
 8014588:	0801459b 	.word	0x0801459b
 801458c:	080145a1 	.word	0x080145a1
 8014590:	080145a7 	.word	0x080145a7
    case HAL_OK :
      usb_status = USBD_OK;
 8014594:	2300      	movs	r3, #0
 8014596:	75fb      	strb	r3, [r7, #23]
    break;
 8014598:	e00b      	b.n	80145b2 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801459a:	2303      	movs	r3, #3
 801459c:	75fb      	strb	r3, [r7, #23]
    break;
 801459e:	e008      	b.n	80145b2 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80145a0:	2301      	movs	r3, #1
 80145a2:	75fb      	strb	r3, [r7, #23]
    break;
 80145a4:	e005      	b.n	80145b2 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80145a6:	2303      	movs	r3, #3
 80145a8:	75fb      	strb	r3, [r7, #23]
    break;
 80145aa:	e002      	b.n	80145b2 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 80145ac:	2303      	movs	r3, #3
 80145ae:	75fb      	strb	r3, [r7, #23]
    break;
 80145b0:	bf00      	nop
  }
  return usb_status;
 80145b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80145b4:	4618      	mov	r0, r3
 80145b6:	3718      	adds	r7, #24
 80145b8:	46bd      	mov	sp, r7
 80145ba:	bd80      	pop	{r7, pc}

080145bc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80145bc:	b580      	push	{r7, lr}
 80145be:	b086      	sub	sp, #24
 80145c0:	af00      	add	r7, sp, #0
 80145c2:	60f8      	str	r0, [r7, #12]
 80145c4:	607a      	str	r2, [r7, #4]
 80145c6:	603b      	str	r3, [r7, #0]
 80145c8:	460b      	mov	r3, r1
 80145ca:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80145cc:	2300      	movs	r3, #0
 80145ce:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80145d0:	2300      	movs	r3, #0
 80145d2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80145d4:	68fb      	ldr	r3, [r7, #12]
 80145d6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80145da:	7af9      	ldrb	r1, [r7, #11]
 80145dc:	683b      	ldr	r3, [r7, #0]
 80145de:	687a      	ldr	r2, [r7, #4]
 80145e0:	f7f4 fe33 	bl	800924a <HAL_PCD_EP_Receive>
 80145e4:	4603      	mov	r3, r0
 80145e6:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80145e8:	7dbb      	ldrb	r3, [r7, #22]
 80145ea:	2b03      	cmp	r3, #3
 80145ec:	d816      	bhi.n	801461c <USBD_LL_PrepareReceive+0x60>
 80145ee:	a201      	add	r2, pc, #4	; (adr r2, 80145f4 <USBD_LL_PrepareReceive+0x38>)
 80145f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80145f4:	08014605 	.word	0x08014605
 80145f8:	0801460b 	.word	0x0801460b
 80145fc:	08014611 	.word	0x08014611
 8014600:	08014617 	.word	0x08014617
    case HAL_OK :
      usb_status = USBD_OK;
 8014604:	2300      	movs	r3, #0
 8014606:	75fb      	strb	r3, [r7, #23]
    break;
 8014608:	e00b      	b.n	8014622 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801460a:	2303      	movs	r3, #3
 801460c:	75fb      	strb	r3, [r7, #23]
    break;
 801460e:	e008      	b.n	8014622 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014610:	2301      	movs	r3, #1
 8014612:	75fb      	strb	r3, [r7, #23]
    break;
 8014614:	e005      	b.n	8014622 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014616:	2303      	movs	r3, #3
 8014618:	75fb      	strb	r3, [r7, #23]
    break;
 801461a:	e002      	b.n	8014622 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 801461c:	2303      	movs	r3, #3
 801461e:	75fb      	strb	r3, [r7, #23]
    break;
 8014620:	bf00      	nop
  }
  return usb_status;
 8014622:	7dfb      	ldrb	r3, [r7, #23]
}
 8014624:	4618      	mov	r0, r3
 8014626:	3718      	adds	r7, #24
 8014628:	46bd      	mov	sp, r7
 801462a:	bd80      	pop	{r7, pc}

0801462c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801462c:	b580      	push	{r7, lr}
 801462e:	b082      	sub	sp, #8
 8014630:	af00      	add	r7, sp, #0
 8014632:	6078      	str	r0, [r7, #4]
 8014634:	460b      	mov	r3, r1
 8014636:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801463e:	78fa      	ldrb	r2, [r7, #3]
 8014640:	4611      	mov	r1, r2
 8014642:	4618      	mov	r0, r3
 8014644:	f7f4 fe32 	bl	80092ac <HAL_PCD_EP_GetRxCount>
 8014648:	4603      	mov	r3, r0
}
 801464a:	4618      	mov	r0, r3
 801464c:	3708      	adds	r7, #8
 801464e:	46bd      	mov	sp, r7
 8014650:	bd80      	pop	{r7, pc}
	...

08014654 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8014654:	b580      	push	{r7, lr}
 8014656:	b082      	sub	sp, #8
 8014658:	af00      	add	r7, sp, #0
 801465a:	6078      	str	r0, [r7, #4]
 801465c:	460b      	mov	r3, r1
 801465e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8014660:	78fb      	ldrb	r3, [r7, #3]
 8014662:	2b00      	cmp	r3, #0
 8014664:	d002      	beq.n	801466c <HAL_PCDEx_LPM_Callback+0x18>
 8014666:	2b01      	cmp	r3, #1
 8014668:	d013      	beq.n	8014692 <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 801466a:	e023      	b.n	80146b4 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 801466c:	687b      	ldr	r3, [r7, #4]
 801466e:	699b      	ldr	r3, [r3, #24]
 8014670:	2b00      	cmp	r3, #0
 8014672:	d007      	beq.n	8014684 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8014674:	f000 f83c 	bl	80146f0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014678:	4b10      	ldr	r3, [pc, #64]	; (80146bc <HAL_PCDEx_LPM_Callback+0x68>)
 801467a:	691b      	ldr	r3, [r3, #16]
 801467c:	4a0f      	ldr	r2, [pc, #60]	; (80146bc <HAL_PCDEx_LPM_Callback+0x68>)
 801467e:	f023 0306 	bic.w	r3, r3, #6
 8014682:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 801468a:	4618      	mov	r0, r3
 801468c:	f7fd fdaf 	bl	80121ee <USBD_LL_Resume>
    break;
 8014690:	e010      	b.n	80146b4 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8014692:	687b      	ldr	r3, [r7, #4]
 8014694:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 8014698:	4618      	mov	r0, r3
 801469a:	f7fd fd8c 	bl	80121b6 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	699b      	ldr	r3, [r3, #24]
 80146a2:	2b00      	cmp	r3, #0
 80146a4:	d005      	beq.n	80146b2 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80146a6:	4b05      	ldr	r3, [pc, #20]	; (80146bc <HAL_PCDEx_LPM_Callback+0x68>)
 80146a8:	691b      	ldr	r3, [r3, #16]
 80146aa:	4a04      	ldr	r2, [pc, #16]	; (80146bc <HAL_PCDEx_LPM_Callback+0x68>)
 80146ac:	f043 0306 	orr.w	r3, r3, #6
 80146b0:	6113      	str	r3, [r2, #16]
    break;
 80146b2:	bf00      	nop
}
 80146b4:	bf00      	nop
 80146b6:	3708      	adds	r7, #8
 80146b8:	46bd      	mov	sp, r7
 80146ba:	bd80      	pop	{r7, pc}
 80146bc:	e000ed00 	.word	0xe000ed00

080146c0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80146c0:	b480      	push	{r7}
 80146c2:	b083      	sub	sp, #12
 80146c4:	af00      	add	r7, sp, #0
 80146c6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80146c8:	4b03      	ldr	r3, [pc, #12]	; (80146d8 <USBD_static_malloc+0x18>)
}
 80146ca:	4618      	mov	r0, r3
 80146cc:	370c      	adds	r7, #12
 80146ce:	46bd      	mov	sp, r7
 80146d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146d4:	4770      	bx	lr
 80146d6:	bf00      	nop
 80146d8:	20002328 	.word	0x20002328

080146dc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80146dc:	b480      	push	{r7}
 80146de:	b083      	sub	sp, #12
 80146e0:	af00      	add	r7, sp, #0
 80146e2:	6078      	str	r0, [r7, #4]

}
 80146e4:	bf00      	nop
 80146e6:	370c      	adds	r7, #12
 80146e8:	46bd      	mov	sp, r7
 80146ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146ee:	4770      	bx	lr

080146f0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80146f0:	b580      	push	{r7, lr}
 80146f2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80146f4:	f7ed f950 	bl	8001998 <SystemClock_Config>
}
 80146f8:	bf00      	nop
 80146fa:	bd80      	pop	{r7, pc}

080146fc <atoi>:
 80146fc:	220a      	movs	r2, #10
 80146fe:	2100      	movs	r1, #0
 8014700:	f000 bfba 	b.w	8015678 <strtol>

08014704 <malloc>:
 8014704:	4b02      	ldr	r3, [pc, #8]	; (8014710 <malloc+0xc>)
 8014706:	4601      	mov	r1, r0
 8014708:	6818      	ldr	r0, [r3, #0]
 801470a:	f000 b82b 	b.w	8014764 <_malloc_r>
 801470e:	bf00      	nop
 8014710:	200002f4 	.word	0x200002f4

08014714 <free>:
 8014714:	4b02      	ldr	r3, [pc, #8]	; (8014720 <free+0xc>)
 8014716:	4601      	mov	r1, r0
 8014718:	6818      	ldr	r0, [r3, #0]
 801471a:	f002 bf57 	b.w	80175cc <_free_r>
 801471e:	bf00      	nop
 8014720:	200002f4 	.word	0x200002f4

08014724 <sbrk_aligned>:
 8014724:	b570      	push	{r4, r5, r6, lr}
 8014726:	4e0e      	ldr	r6, [pc, #56]	; (8014760 <sbrk_aligned+0x3c>)
 8014728:	460c      	mov	r4, r1
 801472a:	6831      	ldr	r1, [r6, #0]
 801472c:	4605      	mov	r5, r0
 801472e:	b911      	cbnz	r1, 8014736 <sbrk_aligned+0x12>
 8014730:	f002 f840 	bl	80167b4 <_sbrk_r>
 8014734:	6030      	str	r0, [r6, #0]
 8014736:	4621      	mov	r1, r4
 8014738:	4628      	mov	r0, r5
 801473a:	f002 f83b 	bl	80167b4 <_sbrk_r>
 801473e:	1c43      	adds	r3, r0, #1
 8014740:	d00a      	beq.n	8014758 <sbrk_aligned+0x34>
 8014742:	1cc4      	adds	r4, r0, #3
 8014744:	f024 0403 	bic.w	r4, r4, #3
 8014748:	42a0      	cmp	r0, r4
 801474a:	d007      	beq.n	801475c <sbrk_aligned+0x38>
 801474c:	1a21      	subs	r1, r4, r0
 801474e:	4628      	mov	r0, r5
 8014750:	f002 f830 	bl	80167b4 <_sbrk_r>
 8014754:	3001      	adds	r0, #1
 8014756:	d101      	bne.n	801475c <sbrk_aligned+0x38>
 8014758:	f04f 34ff 	mov.w	r4, #4294967295
 801475c:	4620      	mov	r0, r4
 801475e:	bd70      	pop	{r4, r5, r6, pc}
 8014760:	2000254c 	.word	0x2000254c

08014764 <_malloc_r>:
 8014764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014768:	1ccd      	adds	r5, r1, #3
 801476a:	f025 0503 	bic.w	r5, r5, #3
 801476e:	3508      	adds	r5, #8
 8014770:	2d0c      	cmp	r5, #12
 8014772:	bf38      	it	cc
 8014774:	250c      	movcc	r5, #12
 8014776:	2d00      	cmp	r5, #0
 8014778:	4607      	mov	r7, r0
 801477a:	db01      	blt.n	8014780 <_malloc_r+0x1c>
 801477c:	42a9      	cmp	r1, r5
 801477e:	d905      	bls.n	801478c <_malloc_r+0x28>
 8014780:	230c      	movs	r3, #12
 8014782:	603b      	str	r3, [r7, #0]
 8014784:	2600      	movs	r6, #0
 8014786:	4630      	mov	r0, r6
 8014788:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801478c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8014860 <_malloc_r+0xfc>
 8014790:	f000 f868 	bl	8014864 <__malloc_lock>
 8014794:	f8d8 3000 	ldr.w	r3, [r8]
 8014798:	461c      	mov	r4, r3
 801479a:	bb5c      	cbnz	r4, 80147f4 <_malloc_r+0x90>
 801479c:	4629      	mov	r1, r5
 801479e:	4638      	mov	r0, r7
 80147a0:	f7ff ffc0 	bl	8014724 <sbrk_aligned>
 80147a4:	1c43      	adds	r3, r0, #1
 80147a6:	4604      	mov	r4, r0
 80147a8:	d155      	bne.n	8014856 <_malloc_r+0xf2>
 80147aa:	f8d8 4000 	ldr.w	r4, [r8]
 80147ae:	4626      	mov	r6, r4
 80147b0:	2e00      	cmp	r6, #0
 80147b2:	d145      	bne.n	8014840 <_malloc_r+0xdc>
 80147b4:	2c00      	cmp	r4, #0
 80147b6:	d048      	beq.n	801484a <_malloc_r+0xe6>
 80147b8:	6823      	ldr	r3, [r4, #0]
 80147ba:	4631      	mov	r1, r6
 80147bc:	4638      	mov	r0, r7
 80147be:	eb04 0903 	add.w	r9, r4, r3
 80147c2:	f001 fff7 	bl	80167b4 <_sbrk_r>
 80147c6:	4581      	cmp	r9, r0
 80147c8:	d13f      	bne.n	801484a <_malloc_r+0xe6>
 80147ca:	6821      	ldr	r1, [r4, #0]
 80147cc:	1a6d      	subs	r5, r5, r1
 80147ce:	4629      	mov	r1, r5
 80147d0:	4638      	mov	r0, r7
 80147d2:	f7ff ffa7 	bl	8014724 <sbrk_aligned>
 80147d6:	3001      	adds	r0, #1
 80147d8:	d037      	beq.n	801484a <_malloc_r+0xe6>
 80147da:	6823      	ldr	r3, [r4, #0]
 80147dc:	442b      	add	r3, r5
 80147de:	6023      	str	r3, [r4, #0]
 80147e0:	f8d8 3000 	ldr.w	r3, [r8]
 80147e4:	2b00      	cmp	r3, #0
 80147e6:	d038      	beq.n	801485a <_malloc_r+0xf6>
 80147e8:	685a      	ldr	r2, [r3, #4]
 80147ea:	42a2      	cmp	r2, r4
 80147ec:	d12b      	bne.n	8014846 <_malloc_r+0xe2>
 80147ee:	2200      	movs	r2, #0
 80147f0:	605a      	str	r2, [r3, #4]
 80147f2:	e00f      	b.n	8014814 <_malloc_r+0xb0>
 80147f4:	6822      	ldr	r2, [r4, #0]
 80147f6:	1b52      	subs	r2, r2, r5
 80147f8:	d41f      	bmi.n	801483a <_malloc_r+0xd6>
 80147fa:	2a0b      	cmp	r2, #11
 80147fc:	d917      	bls.n	801482e <_malloc_r+0xca>
 80147fe:	1961      	adds	r1, r4, r5
 8014800:	42a3      	cmp	r3, r4
 8014802:	6025      	str	r5, [r4, #0]
 8014804:	bf18      	it	ne
 8014806:	6059      	strne	r1, [r3, #4]
 8014808:	6863      	ldr	r3, [r4, #4]
 801480a:	bf08      	it	eq
 801480c:	f8c8 1000 	streq.w	r1, [r8]
 8014810:	5162      	str	r2, [r4, r5]
 8014812:	604b      	str	r3, [r1, #4]
 8014814:	4638      	mov	r0, r7
 8014816:	f104 060b 	add.w	r6, r4, #11
 801481a:	f000 f829 	bl	8014870 <__malloc_unlock>
 801481e:	f026 0607 	bic.w	r6, r6, #7
 8014822:	1d23      	adds	r3, r4, #4
 8014824:	1af2      	subs	r2, r6, r3
 8014826:	d0ae      	beq.n	8014786 <_malloc_r+0x22>
 8014828:	1b9b      	subs	r3, r3, r6
 801482a:	50a3      	str	r3, [r4, r2]
 801482c:	e7ab      	b.n	8014786 <_malloc_r+0x22>
 801482e:	42a3      	cmp	r3, r4
 8014830:	6862      	ldr	r2, [r4, #4]
 8014832:	d1dd      	bne.n	80147f0 <_malloc_r+0x8c>
 8014834:	f8c8 2000 	str.w	r2, [r8]
 8014838:	e7ec      	b.n	8014814 <_malloc_r+0xb0>
 801483a:	4623      	mov	r3, r4
 801483c:	6864      	ldr	r4, [r4, #4]
 801483e:	e7ac      	b.n	801479a <_malloc_r+0x36>
 8014840:	4634      	mov	r4, r6
 8014842:	6876      	ldr	r6, [r6, #4]
 8014844:	e7b4      	b.n	80147b0 <_malloc_r+0x4c>
 8014846:	4613      	mov	r3, r2
 8014848:	e7cc      	b.n	80147e4 <_malloc_r+0x80>
 801484a:	230c      	movs	r3, #12
 801484c:	603b      	str	r3, [r7, #0]
 801484e:	4638      	mov	r0, r7
 8014850:	f000 f80e 	bl	8014870 <__malloc_unlock>
 8014854:	e797      	b.n	8014786 <_malloc_r+0x22>
 8014856:	6025      	str	r5, [r4, #0]
 8014858:	e7dc      	b.n	8014814 <_malloc_r+0xb0>
 801485a:	605b      	str	r3, [r3, #4]
 801485c:	deff      	udf	#255	; 0xff
 801485e:	bf00      	nop
 8014860:	20002548 	.word	0x20002548

08014864 <__malloc_lock>:
 8014864:	4801      	ldr	r0, [pc, #4]	; (801486c <__malloc_lock+0x8>)
 8014866:	f001 bff2 	b.w	801684e <__retarget_lock_acquire_recursive>
 801486a:	bf00      	nop
 801486c:	20002690 	.word	0x20002690

08014870 <__malloc_unlock>:
 8014870:	4801      	ldr	r0, [pc, #4]	; (8014878 <__malloc_unlock+0x8>)
 8014872:	f001 bfed 	b.w	8016850 <__retarget_lock_release_recursive>
 8014876:	bf00      	nop
 8014878:	20002690 	.word	0x20002690

0801487c <sulp>:
 801487c:	b570      	push	{r4, r5, r6, lr}
 801487e:	4604      	mov	r4, r0
 8014880:	460d      	mov	r5, r1
 8014882:	ec45 4b10 	vmov	d0, r4, r5
 8014886:	4616      	mov	r6, r2
 8014888:	f003 fdc2 	bl	8018410 <__ulp>
 801488c:	ec51 0b10 	vmov	r0, r1, d0
 8014890:	b17e      	cbz	r6, 80148b2 <sulp+0x36>
 8014892:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014896:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801489a:	2b00      	cmp	r3, #0
 801489c:	dd09      	ble.n	80148b2 <sulp+0x36>
 801489e:	051b      	lsls	r3, r3, #20
 80148a0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80148a4:	2400      	movs	r4, #0
 80148a6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80148aa:	4622      	mov	r2, r4
 80148ac:	462b      	mov	r3, r5
 80148ae:	f7eb fea3 	bl	80005f8 <__aeabi_dmul>
 80148b2:	bd70      	pop	{r4, r5, r6, pc}
 80148b4:	0000      	movs	r0, r0
	...

080148b8 <_strtod_l>:
 80148b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148bc:	ed2d 8b02 	vpush	{d8}
 80148c0:	b09b      	sub	sp, #108	; 0x6c
 80148c2:	4604      	mov	r4, r0
 80148c4:	9213      	str	r2, [sp, #76]	; 0x4c
 80148c6:	2200      	movs	r2, #0
 80148c8:	9216      	str	r2, [sp, #88]	; 0x58
 80148ca:	460d      	mov	r5, r1
 80148cc:	f04f 0800 	mov.w	r8, #0
 80148d0:	f04f 0900 	mov.w	r9, #0
 80148d4:	460a      	mov	r2, r1
 80148d6:	9215      	str	r2, [sp, #84]	; 0x54
 80148d8:	7811      	ldrb	r1, [r2, #0]
 80148da:	292b      	cmp	r1, #43	; 0x2b
 80148dc:	d04c      	beq.n	8014978 <_strtod_l+0xc0>
 80148de:	d83a      	bhi.n	8014956 <_strtod_l+0x9e>
 80148e0:	290d      	cmp	r1, #13
 80148e2:	d834      	bhi.n	801494e <_strtod_l+0x96>
 80148e4:	2908      	cmp	r1, #8
 80148e6:	d834      	bhi.n	8014952 <_strtod_l+0x9a>
 80148e8:	2900      	cmp	r1, #0
 80148ea:	d03d      	beq.n	8014968 <_strtod_l+0xb0>
 80148ec:	2200      	movs	r2, #0
 80148ee:	920a      	str	r2, [sp, #40]	; 0x28
 80148f0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80148f2:	7832      	ldrb	r2, [r6, #0]
 80148f4:	2a30      	cmp	r2, #48	; 0x30
 80148f6:	f040 80b4 	bne.w	8014a62 <_strtod_l+0x1aa>
 80148fa:	7872      	ldrb	r2, [r6, #1]
 80148fc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8014900:	2a58      	cmp	r2, #88	; 0x58
 8014902:	d170      	bne.n	80149e6 <_strtod_l+0x12e>
 8014904:	9302      	str	r3, [sp, #8]
 8014906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014908:	9301      	str	r3, [sp, #4]
 801490a:	ab16      	add	r3, sp, #88	; 0x58
 801490c:	9300      	str	r3, [sp, #0]
 801490e:	4a8e      	ldr	r2, [pc, #568]	; (8014b48 <_strtod_l+0x290>)
 8014910:	ab17      	add	r3, sp, #92	; 0x5c
 8014912:	a915      	add	r1, sp, #84	; 0x54
 8014914:	4620      	mov	r0, r4
 8014916:	f002 ff0d 	bl	8017734 <__gethex>
 801491a:	f010 070f 	ands.w	r7, r0, #15
 801491e:	4605      	mov	r5, r0
 8014920:	d005      	beq.n	801492e <_strtod_l+0x76>
 8014922:	2f06      	cmp	r7, #6
 8014924:	d12a      	bne.n	801497c <_strtod_l+0xc4>
 8014926:	3601      	adds	r6, #1
 8014928:	2300      	movs	r3, #0
 801492a:	9615      	str	r6, [sp, #84]	; 0x54
 801492c:	930a      	str	r3, [sp, #40]	; 0x28
 801492e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014930:	2b00      	cmp	r3, #0
 8014932:	f040 857f 	bne.w	8015434 <_strtod_l+0xb7c>
 8014936:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014938:	b1db      	cbz	r3, 8014972 <_strtod_l+0xba>
 801493a:	4642      	mov	r2, r8
 801493c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8014940:	ec43 2b10 	vmov	d0, r2, r3
 8014944:	b01b      	add	sp, #108	; 0x6c
 8014946:	ecbd 8b02 	vpop	{d8}
 801494a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801494e:	2920      	cmp	r1, #32
 8014950:	d1cc      	bne.n	80148ec <_strtod_l+0x34>
 8014952:	3201      	adds	r2, #1
 8014954:	e7bf      	b.n	80148d6 <_strtod_l+0x1e>
 8014956:	292d      	cmp	r1, #45	; 0x2d
 8014958:	d1c8      	bne.n	80148ec <_strtod_l+0x34>
 801495a:	2101      	movs	r1, #1
 801495c:	910a      	str	r1, [sp, #40]	; 0x28
 801495e:	1c51      	adds	r1, r2, #1
 8014960:	9115      	str	r1, [sp, #84]	; 0x54
 8014962:	7852      	ldrb	r2, [r2, #1]
 8014964:	2a00      	cmp	r2, #0
 8014966:	d1c3      	bne.n	80148f0 <_strtod_l+0x38>
 8014968:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801496a:	9515      	str	r5, [sp, #84]	; 0x54
 801496c:	2b00      	cmp	r3, #0
 801496e:	f040 855f 	bne.w	8015430 <_strtod_l+0xb78>
 8014972:	4642      	mov	r2, r8
 8014974:	464b      	mov	r3, r9
 8014976:	e7e3      	b.n	8014940 <_strtod_l+0x88>
 8014978:	2100      	movs	r1, #0
 801497a:	e7ef      	b.n	801495c <_strtod_l+0xa4>
 801497c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801497e:	b13a      	cbz	r2, 8014990 <_strtod_l+0xd8>
 8014980:	2135      	movs	r1, #53	; 0x35
 8014982:	a818      	add	r0, sp, #96	; 0x60
 8014984:	f003 fe41 	bl	801860a <__copybits>
 8014988:	9916      	ldr	r1, [sp, #88]	; 0x58
 801498a:	4620      	mov	r0, r4
 801498c:	f003 fa14 	bl	8017db8 <_Bfree>
 8014990:	3f01      	subs	r7, #1
 8014992:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014994:	2f04      	cmp	r7, #4
 8014996:	d806      	bhi.n	80149a6 <_strtod_l+0xee>
 8014998:	e8df f007 	tbb	[pc, r7]
 801499c:	201d0314 	.word	0x201d0314
 80149a0:	14          	.byte	0x14
 80149a1:	00          	.byte	0x00
 80149a2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80149a6:	05e9      	lsls	r1, r5, #23
 80149a8:	bf48      	it	mi
 80149aa:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80149ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80149b2:	0d1b      	lsrs	r3, r3, #20
 80149b4:	051b      	lsls	r3, r3, #20
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d1b9      	bne.n	801492e <_strtod_l+0x76>
 80149ba:	f001 ff1d 	bl	80167f8 <__errno>
 80149be:	2322      	movs	r3, #34	; 0x22
 80149c0:	6003      	str	r3, [r0, #0]
 80149c2:	e7b4      	b.n	801492e <_strtod_l+0x76>
 80149c4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80149c8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80149cc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80149d0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80149d4:	e7e7      	b.n	80149a6 <_strtod_l+0xee>
 80149d6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8014b50 <_strtod_l+0x298>
 80149da:	e7e4      	b.n	80149a6 <_strtod_l+0xee>
 80149dc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80149e0:	f04f 38ff 	mov.w	r8, #4294967295
 80149e4:	e7df      	b.n	80149a6 <_strtod_l+0xee>
 80149e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80149e8:	1c5a      	adds	r2, r3, #1
 80149ea:	9215      	str	r2, [sp, #84]	; 0x54
 80149ec:	785b      	ldrb	r3, [r3, #1]
 80149ee:	2b30      	cmp	r3, #48	; 0x30
 80149f0:	d0f9      	beq.n	80149e6 <_strtod_l+0x12e>
 80149f2:	2b00      	cmp	r3, #0
 80149f4:	d09b      	beq.n	801492e <_strtod_l+0x76>
 80149f6:	2301      	movs	r3, #1
 80149f8:	f04f 0a00 	mov.w	sl, #0
 80149fc:	9304      	str	r3, [sp, #16]
 80149fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014a00:	930b      	str	r3, [sp, #44]	; 0x2c
 8014a02:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8014a06:	46d3      	mov	fp, sl
 8014a08:	220a      	movs	r2, #10
 8014a0a:	9815      	ldr	r0, [sp, #84]	; 0x54
 8014a0c:	7806      	ldrb	r6, [r0, #0]
 8014a0e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8014a12:	b2d9      	uxtb	r1, r3
 8014a14:	2909      	cmp	r1, #9
 8014a16:	d926      	bls.n	8014a66 <_strtod_l+0x1ae>
 8014a18:	494c      	ldr	r1, [pc, #304]	; (8014b4c <_strtod_l+0x294>)
 8014a1a:	2201      	movs	r2, #1
 8014a1c:	f001 fe0d 	bl	801663a <strncmp>
 8014a20:	2800      	cmp	r0, #0
 8014a22:	d030      	beq.n	8014a86 <_strtod_l+0x1ce>
 8014a24:	2000      	movs	r0, #0
 8014a26:	4632      	mov	r2, r6
 8014a28:	9005      	str	r0, [sp, #20]
 8014a2a:	465e      	mov	r6, fp
 8014a2c:	4603      	mov	r3, r0
 8014a2e:	2a65      	cmp	r2, #101	; 0x65
 8014a30:	d001      	beq.n	8014a36 <_strtod_l+0x17e>
 8014a32:	2a45      	cmp	r2, #69	; 0x45
 8014a34:	d113      	bne.n	8014a5e <_strtod_l+0x1a6>
 8014a36:	b91e      	cbnz	r6, 8014a40 <_strtod_l+0x188>
 8014a38:	9a04      	ldr	r2, [sp, #16]
 8014a3a:	4302      	orrs	r2, r0
 8014a3c:	d094      	beq.n	8014968 <_strtod_l+0xb0>
 8014a3e:	2600      	movs	r6, #0
 8014a40:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8014a42:	1c6a      	adds	r2, r5, #1
 8014a44:	9215      	str	r2, [sp, #84]	; 0x54
 8014a46:	786a      	ldrb	r2, [r5, #1]
 8014a48:	2a2b      	cmp	r2, #43	; 0x2b
 8014a4a:	d074      	beq.n	8014b36 <_strtod_l+0x27e>
 8014a4c:	2a2d      	cmp	r2, #45	; 0x2d
 8014a4e:	d078      	beq.n	8014b42 <_strtod_l+0x28a>
 8014a50:	f04f 0c00 	mov.w	ip, #0
 8014a54:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8014a58:	2909      	cmp	r1, #9
 8014a5a:	d97f      	bls.n	8014b5c <_strtod_l+0x2a4>
 8014a5c:	9515      	str	r5, [sp, #84]	; 0x54
 8014a5e:	2700      	movs	r7, #0
 8014a60:	e09e      	b.n	8014ba0 <_strtod_l+0x2e8>
 8014a62:	2300      	movs	r3, #0
 8014a64:	e7c8      	b.n	80149f8 <_strtod_l+0x140>
 8014a66:	f1bb 0f08 	cmp.w	fp, #8
 8014a6a:	bfd8      	it	le
 8014a6c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8014a6e:	f100 0001 	add.w	r0, r0, #1
 8014a72:	bfda      	itte	le
 8014a74:	fb02 3301 	mlale	r3, r2, r1, r3
 8014a78:	9309      	strle	r3, [sp, #36]	; 0x24
 8014a7a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8014a7e:	f10b 0b01 	add.w	fp, fp, #1
 8014a82:	9015      	str	r0, [sp, #84]	; 0x54
 8014a84:	e7c1      	b.n	8014a0a <_strtod_l+0x152>
 8014a86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014a88:	1c5a      	adds	r2, r3, #1
 8014a8a:	9215      	str	r2, [sp, #84]	; 0x54
 8014a8c:	785a      	ldrb	r2, [r3, #1]
 8014a8e:	f1bb 0f00 	cmp.w	fp, #0
 8014a92:	d037      	beq.n	8014b04 <_strtod_l+0x24c>
 8014a94:	9005      	str	r0, [sp, #20]
 8014a96:	465e      	mov	r6, fp
 8014a98:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8014a9c:	2b09      	cmp	r3, #9
 8014a9e:	d912      	bls.n	8014ac6 <_strtod_l+0x20e>
 8014aa0:	2301      	movs	r3, #1
 8014aa2:	e7c4      	b.n	8014a2e <_strtod_l+0x176>
 8014aa4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014aa6:	1c5a      	adds	r2, r3, #1
 8014aa8:	9215      	str	r2, [sp, #84]	; 0x54
 8014aaa:	785a      	ldrb	r2, [r3, #1]
 8014aac:	3001      	adds	r0, #1
 8014aae:	2a30      	cmp	r2, #48	; 0x30
 8014ab0:	d0f8      	beq.n	8014aa4 <_strtod_l+0x1ec>
 8014ab2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8014ab6:	2b08      	cmp	r3, #8
 8014ab8:	f200 84c1 	bhi.w	801543e <_strtod_l+0xb86>
 8014abc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014abe:	9005      	str	r0, [sp, #20]
 8014ac0:	2000      	movs	r0, #0
 8014ac2:	930b      	str	r3, [sp, #44]	; 0x2c
 8014ac4:	4606      	mov	r6, r0
 8014ac6:	3a30      	subs	r2, #48	; 0x30
 8014ac8:	f100 0301 	add.w	r3, r0, #1
 8014acc:	d014      	beq.n	8014af8 <_strtod_l+0x240>
 8014ace:	9905      	ldr	r1, [sp, #20]
 8014ad0:	4419      	add	r1, r3
 8014ad2:	9105      	str	r1, [sp, #20]
 8014ad4:	4633      	mov	r3, r6
 8014ad6:	eb00 0c06 	add.w	ip, r0, r6
 8014ada:	210a      	movs	r1, #10
 8014adc:	4563      	cmp	r3, ip
 8014ade:	d113      	bne.n	8014b08 <_strtod_l+0x250>
 8014ae0:	1833      	adds	r3, r6, r0
 8014ae2:	2b08      	cmp	r3, #8
 8014ae4:	f106 0601 	add.w	r6, r6, #1
 8014ae8:	4406      	add	r6, r0
 8014aea:	dc1a      	bgt.n	8014b22 <_strtod_l+0x26a>
 8014aec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014aee:	230a      	movs	r3, #10
 8014af0:	fb03 2301 	mla	r3, r3, r1, r2
 8014af4:	9309      	str	r3, [sp, #36]	; 0x24
 8014af6:	2300      	movs	r3, #0
 8014af8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014afa:	1c51      	adds	r1, r2, #1
 8014afc:	9115      	str	r1, [sp, #84]	; 0x54
 8014afe:	7852      	ldrb	r2, [r2, #1]
 8014b00:	4618      	mov	r0, r3
 8014b02:	e7c9      	b.n	8014a98 <_strtod_l+0x1e0>
 8014b04:	4658      	mov	r0, fp
 8014b06:	e7d2      	b.n	8014aae <_strtod_l+0x1f6>
 8014b08:	2b08      	cmp	r3, #8
 8014b0a:	f103 0301 	add.w	r3, r3, #1
 8014b0e:	dc03      	bgt.n	8014b18 <_strtod_l+0x260>
 8014b10:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8014b12:	434f      	muls	r7, r1
 8014b14:	9709      	str	r7, [sp, #36]	; 0x24
 8014b16:	e7e1      	b.n	8014adc <_strtod_l+0x224>
 8014b18:	2b10      	cmp	r3, #16
 8014b1a:	bfd8      	it	le
 8014b1c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8014b20:	e7dc      	b.n	8014adc <_strtod_l+0x224>
 8014b22:	2e10      	cmp	r6, #16
 8014b24:	bfdc      	itt	le
 8014b26:	230a      	movle	r3, #10
 8014b28:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8014b2c:	e7e3      	b.n	8014af6 <_strtod_l+0x23e>
 8014b2e:	2300      	movs	r3, #0
 8014b30:	9305      	str	r3, [sp, #20]
 8014b32:	2301      	movs	r3, #1
 8014b34:	e780      	b.n	8014a38 <_strtod_l+0x180>
 8014b36:	f04f 0c00 	mov.w	ip, #0
 8014b3a:	1caa      	adds	r2, r5, #2
 8014b3c:	9215      	str	r2, [sp, #84]	; 0x54
 8014b3e:	78aa      	ldrb	r2, [r5, #2]
 8014b40:	e788      	b.n	8014a54 <_strtod_l+0x19c>
 8014b42:	f04f 0c01 	mov.w	ip, #1
 8014b46:	e7f8      	b.n	8014b3a <_strtod_l+0x282>
 8014b48:	0801cb14 	.word	0x0801cb14
 8014b4c:	0801cb10 	.word	0x0801cb10
 8014b50:	7ff00000 	.word	0x7ff00000
 8014b54:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014b56:	1c51      	adds	r1, r2, #1
 8014b58:	9115      	str	r1, [sp, #84]	; 0x54
 8014b5a:	7852      	ldrb	r2, [r2, #1]
 8014b5c:	2a30      	cmp	r2, #48	; 0x30
 8014b5e:	d0f9      	beq.n	8014b54 <_strtod_l+0x29c>
 8014b60:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8014b64:	2908      	cmp	r1, #8
 8014b66:	f63f af7a 	bhi.w	8014a5e <_strtod_l+0x1a6>
 8014b6a:	3a30      	subs	r2, #48	; 0x30
 8014b6c:	9208      	str	r2, [sp, #32]
 8014b6e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014b70:	920c      	str	r2, [sp, #48]	; 0x30
 8014b72:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014b74:	1c57      	adds	r7, r2, #1
 8014b76:	9715      	str	r7, [sp, #84]	; 0x54
 8014b78:	7852      	ldrb	r2, [r2, #1]
 8014b7a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8014b7e:	f1be 0f09 	cmp.w	lr, #9
 8014b82:	d938      	bls.n	8014bf6 <_strtod_l+0x33e>
 8014b84:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014b86:	1a7f      	subs	r7, r7, r1
 8014b88:	2f08      	cmp	r7, #8
 8014b8a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8014b8e:	dc03      	bgt.n	8014b98 <_strtod_l+0x2e0>
 8014b90:	9908      	ldr	r1, [sp, #32]
 8014b92:	428f      	cmp	r7, r1
 8014b94:	bfa8      	it	ge
 8014b96:	460f      	movge	r7, r1
 8014b98:	f1bc 0f00 	cmp.w	ip, #0
 8014b9c:	d000      	beq.n	8014ba0 <_strtod_l+0x2e8>
 8014b9e:	427f      	negs	r7, r7
 8014ba0:	2e00      	cmp	r6, #0
 8014ba2:	d14f      	bne.n	8014c44 <_strtod_l+0x38c>
 8014ba4:	9904      	ldr	r1, [sp, #16]
 8014ba6:	4301      	orrs	r1, r0
 8014ba8:	f47f aec1 	bne.w	801492e <_strtod_l+0x76>
 8014bac:	2b00      	cmp	r3, #0
 8014bae:	f47f aedb 	bne.w	8014968 <_strtod_l+0xb0>
 8014bb2:	2a69      	cmp	r2, #105	; 0x69
 8014bb4:	d029      	beq.n	8014c0a <_strtod_l+0x352>
 8014bb6:	dc26      	bgt.n	8014c06 <_strtod_l+0x34e>
 8014bb8:	2a49      	cmp	r2, #73	; 0x49
 8014bba:	d026      	beq.n	8014c0a <_strtod_l+0x352>
 8014bbc:	2a4e      	cmp	r2, #78	; 0x4e
 8014bbe:	f47f aed3 	bne.w	8014968 <_strtod_l+0xb0>
 8014bc2:	499b      	ldr	r1, [pc, #620]	; (8014e30 <_strtod_l+0x578>)
 8014bc4:	a815      	add	r0, sp, #84	; 0x54
 8014bc6:	f002 fff5 	bl	8017bb4 <__match>
 8014bca:	2800      	cmp	r0, #0
 8014bcc:	f43f aecc 	beq.w	8014968 <_strtod_l+0xb0>
 8014bd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014bd2:	781b      	ldrb	r3, [r3, #0]
 8014bd4:	2b28      	cmp	r3, #40	; 0x28
 8014bd6:	d12f      	bne.n	8014c38 <_strtod_l+0x380>
 8014bd8:	4996      	ldr	r1, [pc, #600]	; (8014e34 <_strtod_l+0x57c>)
 8014bda:	aa18      	add	r2, sp, #96	; 0x60
 8014bdc:	a815      	add	r0, sp, #84	; 0x54
 8014bde:	f002 fffd 	bl	8017bdc <__hexnan>
 8014be2:	2805      	cmp	r0, #5
 8014be4:	d128      	bne.n	8014c38 <_strtod_l+0x380>
 8014be6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8014be8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8014bec:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8014bf0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8014bf4:	e69b      	b.n	801492e <_strtod_l+0x76>
 8014bf6:	9f08      	ldr	r7, [sp, #32]
 8014bf8:	210a      	movs	r1, #10
 8014bfa:	fb01 2107 	mla	r1, r1, r7, r2
 8014bfe:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8014c02:	9208      	str	r2, [sp, #32]
 8014c04:	e7b5      	b.n	8014b72 <_strtod_l+0x2ba>
 8014c06:	2a6e      	cmp	r2, #110	; 0x6e
 8014c08:	e7d9      	b.n	8014bbe <_strtod_l+0x306>
 8014c0a:	498b      	ldr	r1, [pc, #556]	; (8014e38 <_strtod_l+0x580>)
 8014c0c:	a815      	add	r0, sp, #84	; 0x54
 8014c0e:	f002 ffd1 	bl	8017bb4 <__match>
 8014c12:	2800      	cmp	r0, #0
 8014c14:	f43f aea8 	beq.w	8014968 <_strtod_l+0xb0>
 8014c18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014c1a:	4988      	ldr	r1, [pc, #544]	; (8014e3c <_strtod_l+0x584>)
 8014c1c:	3b01      	subs	r3, #1
 8014c1e:	a815      	add	r0, sp, #84	; 0x54
 8014c20:	9315      	str	r3, [sp, #84]	; 0x54
 8014c22:	f002 ffc7 	bl	8017bb4 <__match>
 8014c26:	b910      	cbnz	r0, 8014c2e <_strtod_l+0x376>
 8014c28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014c2a:	3301      	adds	r3, #1
 8014c2c:	9315      	str	r3, [sp, #84]	; 0x54
 8014c2e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8014e4c <_strtod_l+0x594>
 8014c32:	f04f 0800 	mov.w	r8, #0
 8014c36:	e67a      	b.n	801492e <_strtod_l+0x76>
 8014c38:	4881      	ldr	r0, [pc, #516]	; (8014e40 <_strtod_l+0x588>)
 8014c3a:	f001 fe21 	bl	8016880 <nan>
 8014c3e:	ec59 8b10 	vmov	r8, r9, d0
 8014c42:	e674      	b.n	801492e <_strtod_l+0x76>
 8014c44:	9b05      	ldr	r3, [sp, #20]
 8014c46:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014c48:	1afb      	subs	r3, r7, r3
 8014c4a:	f1bb 0f00 	cmp.w	fp, #0
 8014c4e:	bf08      	it	eq
 8014c50:	46b3      	moveq	fp, r6
 8014c52:	2e10      	cmp	r6, #16
 8014c54:	9308      	str	r3, [sp, #32]
 8014c56:	4635      	mov	r5, r6
 8014c58:	bfa8      	it	ge
 8014c5a:	2510      	movge	r5, #16
 8014c5c:	f7eb fc52 	bl	8000504 <__aeabi_ui2d>
 8014c60:	2e09      	cmp	r6, #9
 8014c62:	4680      	mov	r8, r0
 8014c64:	4689      	mov	r9, r1
 8014c66:	dd13      	ble.n	8014c90 <_strtod_l+0x3d8>
 8014c68:	4b76      	ldr	r3, [pc, #472]	; (8014e44 <_strtod_l+0x58c>)
 8014c6a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8014c6e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8014c72:	f7eb fcc1 	bl	80005f8 <__aeabi_dmul>
 8014c76:	4680      	mov	r8, r0
 8014c78:	4650      	mov	r0, sl
 8014c7a:	4689      	mov	r9, r1
 8014c7c:	f7eb fc42 	bl	8000504 <__aeabi_ui2d>
 8014c80:	4602      	mov	r2, r0
 8014c82:	460b      	mov	r3, r1
 8014c84:	4640      	mov	r0, r8
 8014c86:	4649      	mov	r1, r9
 8014c88:	f7eb fb00 	bl	800028c <__adddf3>
 8014c8c:	4680      	mov	r8, r0
 8014c8e:	4689      	mov	r9, r1
 8014c90:	2e0f      	cmp	r6, #15
 8014c92:	dc38      	bgt.n	8014d06 <_strtod_l+0x44e>
 8014c94:	9b08      	ldr	r3, [sp, #32]
 8014c96:	2b00      	cmp	r3, #0
 8014c98:	f43f ae49 	beq.w	801492e <_strtod_l+0x76>
 8014c9c:	dd24      	ble.n	8014ce8 <_strtod_l+0x430>
 8014c9e:	2b16      	cmp	r3, #22
 8014ca0:	dc0b      	bgt.n	8014cba <_strtod_l+0x402>
 8014ca2:	4968      	ldr	r1, [pc, #416]	; (8014e44 <_strtod_l+0x58c>)
 8014ca4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014ca8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cac:	4642      	mov	r2, r8
 8014cae:	464b      	mov	r3, r9
 8014cb0:	f7eb fca2 	bl	80005f8 <__aeabi_dmul>
 8014cb4:	4680      	mov	r8, r0
 8014cb6:	4689      	mov	r9, r1
 8014cb8:	e639      	b.n	801492e <_strtod_l+0x76>
 8014cba:	9a08      	ldr	r2, [sp, #32]
 8014cbc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8014cc0:	4293      	cmp	r3, r2
 8014cc2:	db20      	blt.n	8014d06 <_strtod_l+0x44e>
 8014cc4:	4c5f      	ldr	r4, [pc, #380]	; (8014e44 <_strtod_l+0x58c>)
 8014cc6:	f1c6 060f 	rsb	r6, r6, #15
 8014cca:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8014cce:	4642      	mov	r2, r8
 8014cd0:	464b      	mov	r3, r9
 8014cd2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014cd6:	f7eb fc8f 	bl	80005f8 <__aeabi_dmul>
 8014cda:	9b08      	ldr	r3, [sp, #32]
 8014cdc:	1b9e      	subs	r6, r3, r6
 8014cde:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8014ce2:	e9d4 2300 	ldrd	r2, r3, [r4]
 8014ce6:	e7e3      	b.n	8014cb0 <_strtod_l+0x3f8>
 8014ce8:	9b08      	ldr	r3, [sp, #32]
 8014cea:	3316      	adds	r3, #22
 8014cec:	db0b      	blt.n	8014d06 <_strtod_l+0x44e>
 8014cee:	9b05      	ldr	r3, [sp, #20]
 8014cf0:	1bdf      	subs	r7, r3, r7
 8014cf2:	4b54      	ldr	r3, [pc, #336]	; (8014e44 <_strtod_l+0x58c>)
 8014cf4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8014cf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014cfc:	4640      	mov	r0, r8
 8014cfe:	4649      	mov	r1, r9
 8014d00:	f7eb fda4 	bl	800084c <__aeabi_ddiv>
 8014d04:	e7d6      	b.n	8014cb4 <_strtod_l+0x3fc>
 8014d06:	9b08      	ldr	r3, [sp, #32]
 8014d08:	1b75      	subs	r5, r6, r5
 8014d0a:	441d      	add	r5, r3
 8014d0c:	2d00      	cmp	r5, #0
 8014d0e:	dd70      	ble.n	8014df2 <_strtod_l+0x53a>
 8014d10:	f015 030f 	ands.w	r3, r5, #15
 8014d14:	d00a      	beq.n	8014d2c <_strtod_l+0x474>
 8014d16:	494b      	ldr	r1, [pc, #300]	; (8014e44 <_strtod_l+0x58c>)
 8014d18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014d1c:	4642      	mov	r2, r8
 8014d1e:	464b      	mov	r3, r9
 8014d20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d24:	f7eb fc68 	bl	80005f8 <__aeabi_dmul>
 8014d28:	4680      	mov	r8, r0
 8014d2a:	4689      	mov	r9, r1
 8014d2c:	f035 050f 	bics.w	r5, r5, #15
 8014d30:	d04d      	beq.n	8014dce <_strtod_l+0x516>
 8014d32:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8014d36:	dd22      	ble.n	8014d7e <_strtod_l+0x4c6>
 8014d38:	2500      	movs	r5, #0
 8014d3a:	46ab      	mov	fp, r5
 8014d3c:	9509      	str	r5, [sp, #36]	; 0x24
 8014d3e:	9505      	str	r5, [sp, #20]
 8014d40:	2322      	movs	r3, #34	; 0x22
 8014d42:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8014e4c <_strtod_l+0x594>
 8014d46:	6023      	str	r3, [r4, #0]
 8014d48:	f04f 0800 	mov.w	r8, #0
 8014d4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	f43f aded 	beq.w	801492e <_strtod_l+0x76>
 8014d54:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014d56:	4620      	mov	r0, r4
 8014d58:	f003 f82e 	bl	8017db8 <_Bfree>
 8014d5c:	9905      	ldr	r1, [sp, #20]
 8014d5e:	4620      	mov	r0, r4
 8014d60:	f003 f82a 	bl	8017db8 <_Bfree>
 8014d64:	4659      	mov	r1, fp
 8014d66:	4620      	mov	r0, r4
 8014d68:	f003 f826 	bl	8017db8 <_Bfree>
 8014d6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014d6e:	4620      	mov	r0, r4
 8014d70:	f003 f822 	bl	8017db8 <_Bfree>
 8014d74:	4629      	mov	r1, r5
 8014d76:	4620      	mov	r0, r4
 8014d78:	f003 f81e 	bl	8017db8 <_Bfree>
 8014d7c:	e5d7      	b.n	801492e <_strtod_l+0x76>
 8014d7e:	4b32      	ldr	r3, [pc, #200]	; (8014e48 <_strtod_l+0x590>)
 8014d80:	9304      	str	r3, [sp, #16]
 8014d82:	2300      	movs	r3, #0
 8014d84:	112d      	asrs	r5, r5, #4
 8014d86:	4640      	mov	r0, r8
 8014d88:	4649      	mov	r1, r9
 8014d8a:	469a      	mov	sl, r3
 8014d8c:	2d01      	cmp	r5, #1
 8014d8e:	dc21      	bgt.n	8014dd4 <_strtod_l+0x51c>
 8014d90:	b10b      	cbz	r3, 8014d96 <_strtod_l+0x4de>
 8014d92:	4680      	mov	r8, r0
 8014d94:	4689      	mov	r9, r1
 8014d96:	492c      	ldr	r1, [pc, #176]	; (8014e48 <_strtod_l+0x590>)
 8014d98:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8014d9c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014da0:	4642      	mov	r2, r8
 8014da2:	464b      	mov	r3, r9
 8014da4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014da8:	f7eb fc26 	bl	80005f8 <__aeabi_dmul>
 8014dac:	4b27      	ldr	r3, [pc, #156]	; (8014e4c <_strtod_l+0x594>)
 8014dae:	460a      	mov	r2, r1
 8014db0:	400b      	ands	r3, r1
 8014db2:	4927      	ldr	r1, [pc, #156]	; (8014e50 <_strtod_l+0x598>)
 8014db4:	428b      	cmp	r3, r1
 8014db6:	4680      	mov	r8, r0
 8014db8:	d8be      	bhi.n	8014d38 <_strtod_l+0x480>
 8014dba:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8014dbe:	428b      	cmp	r3, r1
 8014dc0:	bf86      	itte	hi
 8014dc2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8014e54 <_strtod_l+0x59c>
 8014dc6:	f04f 38ff 	movhi.w	r8, #4294967295
 8014dca:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8014dce:	2300      	movs	r3, #0
 8014dd0:	9304      	str	r3, [sp, #16]
 8014dd2:	e07b      	b.n	8014ecc <_strtod_l+0x614>
 8014dd4:	07ea      	lsls	r2, r5, #31
 8014dd6:	d505      	bpl.n	8014de4 <_strtod_l+0x52c>
 8014dd8:	9b04      	ldr	r3, [sp, #16]
 8014dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dde:	f7eb fc0b 	bl	80005f8 <__aeabi_dmul>
 8014de2:	2301      	movs	r3, #1
 8014de4:	9a04      	ldr	r2, [sp, #16]
 8014de6:	3208      	adds	r2, #8
 8014de8:	f10a 0a01 	add.w	sl, sl, #1
 8014dec:	106d      	asrs	r5, r5, #1
 8014dee:	9204      	str	r2, [sp, #16]
 8014df0:	e7cc      	b.n	8014d8c <_strtod_l+0x4d4>
 8014df2:	d0ec      	beq.n	8014dce <_strtod_l+0x516>
 8014df4:	426d      	negs	r5, r5
 8014df6:	f015 020f 	ands.w	r2, r5, #15
 8014dfa:	d00a      	beq.n	8014e12 <_strtod_l+0x55a>
 8014dfc:	4b11      	ldr	r3, [pc, #68]	; (8014e44 <_strtod_l+0x58c>)
 8014dfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014e02:	4640      	mov	r0, r8
 8014e04:	4649      	mov	r1, r9
 8014e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e0a:	f7eb fd1f 	bl	800084c <__aeabi_ddiv>
 8014e0e:	4680      	mov	r8, r0
 8014e10:	4689      	mov	r9, r1
 8014e12:	112d      	asrs	r5, r5, #4
 8014e14:	d0db      	beq.n	8014dce <_strtod_l+0x516>
 8014e16:	2d1f      	cmp	r5, #31
 8014e18:	dd1e      	ble.n	8014e58 <_strtod_l+0x5a0>
 8014e1a:	2500      	movs	r5, #0
 8014e1c:	46ab      	mov	fp, r5
 8014e1e:	9509      	str	r5, [sp, #36]	; 0x24
 8014e20:	9505      	str	r5, [sp, #20]
 8014e22:	2322      	movs	r3, #34	; 0x22
 8014e24:	f04f 0800 	mov.w	r8, #0
 8014e28:	f04f 0900 	mov.w	r9, #0
 8014e2c:	6023      	str	r3, [r4, #0]
 8014e2e:	e78d      	b.n	8014d4c <_strtod_l+0x494>
 8014e30:	0801cc76 	.word	0x0801cc76
 8014e34:	0801cb28 	.word	0x0801cb28
 8014e38:	0801cc6e 	.word	0x0801cc6e
 8014e3c:	0801cd5a 	.word	0x0801cd5a
 8014e40:	0801cd56 	.word	0x0801cd56
 8014e44:	0801ceb0 	.word	0x0801ceb0
 8014e48:	0801ce88 	.word	0x0801ce88
 8014e4c:	7ff00000 	.word	0x7ff00000
 8014e50:	7ca00000 	.word	0x7ca00000
 8014e54:	7fefffff 	.word	0x7fefffff
 8014e58:	f015 0310 	ands.w	r3, r5, #16
 8014e5c:	bf18      	it	ne
 8014e5e:	236a      	movne	r3, #106	; 0x6a
 8014e60:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8015204 <_strtod_l+0x94c>
 8014e64:	9304      	str	r3, [sp, #16]
 8014e66:	4640      	mov	r0, r8
 8014e68:	4649      	mov	r1, r9
 8014e6a:	2300      	movs	r3, #0
 8014e6c:	07ea      	lsls	r2, r5, #31
 8014e6e:	d504      	bpl.n	8014e7a <_strtod_l+0x5c2>
 8014e70:	e9da 2300 	ldrd	r2, r3, [sl]
 8014e74:	f7eb fbc0 	bl	80005f8 <__aeabi_dmul>
 8014e78:	2301      	movs	r3, #1
 8014e7a:	106d      	asrs	r5, r5, #1
 8014e7c:	f10a 0a08 	add.w	sl, sl, #8
 8014e80:	d1f4      	bne.n	8014e6c <_strtod_l+0x5b4>
 8014e82:	b10b      	cbz	r3, 8014e88 <_strtod_l+0x5d0>
 8014e84:	4680      	mov	r8, r0
 8014e86:	4689      	mov	r9, r1
 8014e88:	9b04      	ldr	r3, [sp, #16]
 8014e8a:	b1bb      	cbz	r3, 8014ebc <_strtod_l+0x604>
 8014e8c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8014e90:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	4649      	mov	r1, r9
 8014e98:	dd10      	ble.n	8014ebc <_strtod_l+0x604>
 8014e9a:	2b1f      	cmp	r3, #31
 8014e9c:	f340 811e 	ble.w	80150dc <_strtod_l+0x824>
 8014ea0:	2b34      	cmp	r3, #52	; 0x34
 8014ea2:	bfde      	ittt	le
 8014ea4:	f04f 33ff 	movle.w	r3, #4294967295
 8014ea8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8014eac:	4093      	lslle	r3, r2
 8014eae:	f04f 0800 	mov.w	r8, #0
 8014eb2:	bfcc      	ite	gt
 8014eb4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8014eb8:	ea03 0901 	andle.w	r9, r3, r1
 8014ebc:	2200      	movs	r2, #0
 8014ebe:	2300      	movs	r3, #0
 8014ec0:	4640      	mov	r0, r8
 8014ec2:	4649      	mov	r1, r9
 8014ec4:	f7eb fe00 	bl	8000ac8 <__aeabi_dcmpeq>
 8014ec8:	2800      	cmp	r0, #0
 8014eca:	d1a6      	bne.n	8014e1a <_strtod_l+0x562>
 8014ecc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014ece:	9300      	str	r3, [sp, #0]
 8014ed0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014ed2:	4633      	mov	r3, r6
 8014ed4:	465a      	mov	r2, fp
 8014ed6:	4620      	mov	r0, r4
 8014ed8:	f002 ffd6 	bl	8017e88 <__s2b>
 8014edc:	9009      	str	r0, [sp, #36]	; 0x24
 8014ede:	2800      	cmp	r0, #0
 8014ee0:	f43f af2a 	beq.w	8014d38 <_strtod_l+0x480>
 8014ee4:	9a08      	ldr	r2, [sp, #32]
 8014ee6:	9b05      	ldr	r3, [sp, #20]
 8014ee8:	2a00      	cmp	r2, #0
 8014eea:	eba3 0307 	sub.w	r3, r3, r7
 8014eee:	bfa8      	it	ge
 8014ef0:	2300      	movge	r3, #0
 8014ef2:	930c      	str	r3, [sp, #48]	; 0x30
 8014ef4:	2500      	movs	r5, #0
 8014ef6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014efa:	9312      	str	r3, [sp, #72]	; 0x48
 8014efc:	46ab      	mov	fp, r5
 8014efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f00:	4620      	mov	r0, r4
 8014f02:	6859      	ldr	r1, [r3, #4]
 8014f04:	f002 ff18 	bl	8017d38 <_Balloc>
 8014f08:	9005      	str	r0, [sp, #20]
 8014f0a:	2800      	cmp	r0, #0
 8014f0c:	f43f af18 	beq.w	8014d40 <_strtod_l+0x488>
 8014f10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f12:	691a      	ldr	r2, [r3, #16]
 8014f14:	3202      	adds	r2, #2
 8014f16:	f103 010c 	add.w	r1, r3, #12
 8014f1a:	0092      	lsls	r2, r2, #2
 8014f1c:	300c      	adds	r0, #12
 8014f1e:	f001 fca0 	bl	8016862 <memcpy>
 8014f22:	ec49 8b10 	vmov	d0, r8, r9
 8014f26:	aa18      	add	r2, sp, #96	; 0x60
 8014f28:	a917      	add	r1, sp, #92	; 0x5c
 8014f2a:	4620      	mov	r0, r4
 8014f2c:	f003 fae0 	bl	80184f0 <__d2b>
 8014f30:	ec49 8b18 	vmov	d8, r8, r9
 8014f34:	9016      	str	r0, [sp, #88]	; 0x58
 8014f36:	2800      	cmp	r0, #0
 8014f38:	f43f af02 	beq.w	8014d40 <_strtod_l+0x488>
 8014f3c:	2101      	movs	r1, #1
 8014f3e:	4620      	mov	r0, r4
 8014f40:	f003 f83a 	bl	8017fb8 <__i2b>
 8014f44:	4683      	mov	fp, r0
 8014f46:	2800      	cmp	r0, #0
 8014f48:	f43f aefa 	beq.w	8014d40 <_strtod_l+0x488>
 8014f4c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8014f4e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8014f50:	2e00      	cmp	r6, #0
 8014f52:	bfab      	itete	ge
 8014f54:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8014f56:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8014f58:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8014f5a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8014f5e:	bfac      	ite	ge
 8014f60:	eb06 0a03 	addge.w	sl, r6, r3
 8014f64:	1b9f      	sublt	r7, r3, r6
 8014f66:	9b04      	ldr	r3, [sp, #16]
 8014f68:	1af6      	subs	r6, r6, r3
 8014f6a:	4416      	add	r6, r2
 8014f6c:	4ba0      	ldr	r3, [pc, #640]	; (80151f0 <_strtod_l+0x938>)
 8014f6e:	3e01      	subs	r6, #1
 8014f70:	429e      	cmp	r6, r3
 8014f72:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8014f76:	f280 80c4 	bge.w	8015102 <_strtod_l+0x84a>
 8014f7a:	1b9b      	subs	r3, r3, r6
 8014f7c:	2b1f      	cmp	r3, #31
 8014f7e:	eba2 0203 	sub.w	r2, r2, r3
 8014f82:	f04f 0101 	mov.w	r1, #1
 8014f86:	f300 80b0 	bgt.w	80150ea <_strtod_l+0x832>
 8014f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8014f8e:	930e      	str	r3, [sp, #56]	; 0x38
 8014f90:	2300      	movs	r3, #0
 8014f92:	930d      	str	r3, [sp, #52]	; 0x34
 8014f94:	eb0a 0602 	add.w	r6, sl, r2
 8014f98:	9b04      	ldr	r3, [sp, #16]
 8014f9a:	45b2      	cmp	sl, r6
 8014f9c:	4417      	add	r7, r2
 8014f9e:	441f      	add	r7, r3
 8014fa0:	4653      	mov	r3, sl
 8014fa2:	bfa8      	it	ge
 8014fa4:	4633      	movge	r3, r6
 8014fa6:	42bb      	cmp	r3, r7
 8014fa8:	bfa8      	it	ge
 8014faa:	463b      	movge	r3, r7
 8014fac:	2b00      	cmp	r3, #0
 8014fae:	bfc2      	ittt	gt
 8014fb0:	1af6      	subgt	r6, r6, r3
 8014fb2:	1aff      	subgt	r7, r7, r3
 8014fb4:	ebaa 0a03 	subgt.w	sl, sl, r3
 8014fb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014fba:	2b00      	cmp	r3, #0
 8014fbc:	dd17      	ble.n	8014fee <_strtod_l+0x736>
 8014fbe:	4659      	mov	r1, fp
 8014fc0:	461a      	mov	r2, r3
 8014fc2:	4620      	mov	r0, r4
 8014fc4:	f003 f8b8 	bl	8018138 <__pow5mult>
 8014fc8:	4683      	mov	fp, r0
 8014fca:	2800      	cmp	r0, #0
 8014fcc:	f43f aeb8 	beq.w	8014d40 <_strtod_l+0x488>
 8014fd0:	4601      	mov	r1, r0
 8014fd2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8014fd4:	4620      	mov	r0, r4
 8014fd6:	f003 f805 	bl	8017fe4 <__multiply>
 8014fda:	900b      	str	r0, [sp, #44]	; 0x2c
 8014fdc:	2800      	cmp	r0, #0
 8014fde:	f43f aeaf 	beq.w	8014d40 <_strtod_l+0x488>
 8014fe2:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014fe4:	4620      	mov	r0, r4
 8014fe6:	f002 fee7 	bl	8017db8 <_Bfree>
 8014fea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014fec:	9316      	str	r3, [sp, #88]	; 0x58
 8014fee:	2e00      	cmp	r6, #0
 8014ff0:	f300 808c 	bgt.w	801510c <_strtod_l+0x854>
 8014ff4:	9b08      	ldr	r3, [sp, #32]
 8014ff6:	2b00      	cmp	r3, #0
 8014ff8:	dd08      	ble.n	801500c <_strtod_l+0x754>
 8014ffa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014ffc:	9905      	ldr	r1, [sp, #20]
 8014ffe:	4620      	mov	r0, r4
 8015000:	f003 f89a 	bl	8018138 <__pow5mult>
 8015004:	9005      	str	r0, [sp, #20]
 8015006:	2800      	cmp	r0, #0
 8015008:	f43f ae9a 	beq.w	8014d40 <_strtod_l+0x488>
 801500c:	2f00      	cmp	r7, #0
 801500e:	dd08      	ble.n	8015022 <_strtod_l+0x76a>
 8015010:	9905      	ldr	r1, [sp, #20]
 8015012:	463a      	mov	r2, r7
 8015014:	4620      	mov	r0, r4
 8015016:	f003 f8e9 	bl	80181ec <__lshift>
 801501a:	9005      	str	r0, [sp, #20]
 801501c:	2800      	cmp	r0, #0
 801501e:	f43f ae8f 	beq.w	8014d40 <_strtod_l+0x488>
 8015022:	f1ba 0f00 	cmp.w	sl, #0
 8015026:	dd08      	ble.n	801503a <_strtod_l+0x782>
 8015028:	4659      	mov	r1, fp
 801502a:	4652      	mov	r2, sl
 801502c:	4620      	mov	r0, r4
 801502e:	f003 f8dd 	bl	80181ec <__lshift>
 8015032:	4683      	mov	fp, r0
 8015034:	2800      	cmp	r0, #0
 8015036:	f43f ae83 	beq.w	8014d40 <_strtod_l+0x488>
 801503a:	9a05      	ldr	r2, [sp, #20]
 801503c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801503e:	4620      	mov	r0, r4
 8015040:	f003 f95c 	bl	80182fc <__mdiff>
 8015044:	4605      	mov	r5, r0
 8015046:	2800      	cmp	r0, #0
 8015048:	f43f ae7a 	beq.w	8014d40 <_strtod_l+0x488>
 801504c:	68c3      	ldr	r3, [r0, #12]
 801504e:	930b      	str	r3, [sp, #44]	; 0x2c
 8015050:	2300      	movs	r3, #0
 8015052:	60c3      	str	r3, [r0, #12]
 8015054:	4659      	mov	r1, fp
 8015056:	f003 f935 	bl	80182c4 <__mcmp>
 801505a:	2800      	cmp	r0, #0
 801505c:	da60      	bge.n	8015120 <_strtod_l+0x868>
 801505e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015060:	ea53 0308 	orrs.w	r3, r3, r8
 8015064:	f040 8084 	bne.w	8015170 <_strtod_l+0x8b8>
 8015068:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801506c:	2b00      	cmp	r3, #0
 801506e:	d17f      	bne.n	8015170 <_strtod_l+0x8b8>
 8015070:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015074:	0d1b      	lsrs	r3, r3, #20
 8015076:	051b      	lsls	r3, r3, #20
 8015078:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801507c:	d978      	bls.n	8015170 <_strtod_l+0x8b8>
 801507e:	696b      	ldr	r3, [r5, #20]
 8015080:	b913      	cbnz	r3, 8015088 <_strtod_l+0x7d0>
 8015082:	692b      	ldr	r3, [r5, #16]
 8015084:	2b01      	cmp	r3, #1
 8015086:	dd73      	ble.n	8015170 <_strtod_l+0x8b8>
 8015088:	4629      	mov	r1, r5
 801508a:	2201      	movs	r2, #1
 801508c:	4620      	mov	r0, r4
 801508e:	f003 f8ad 	bl	80181ec <__lshift>
 8015092:	4659      	mov	r1, fp
 8015094:	4605      	mov	r5, r0
 8015096:	f003 f915 	bl	80182c4 <__mcmp>
 801509a:	2800      	cmp	r0, #0
 801509c:	dd68      	ble.n	8015170 <_strtod_l+0x8b8>
 801509e:	9904      	ldr	r1, [sp, #16]
 80150a0:	4a54      	ldr	r2, [pc, #336]	; (80151f4 <_strtod_l+0x93c>)
 80150a2:	464b      	mov	r3, r9
 80150a4:	2900      	cmp	r1, #0
 80150a6:	f000 8084 	beq.w	80151b2 <_strtod_l+0x8fa>
 80150aa:	ea02 0109 	and.w	r1, r2, r9
 80150ae:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80150b2:	dc7e      	bgt.n	80151b2 <_strtod_l+0x8fa>
 80150b4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80150b8:	f77f aeb3 	ble.w	8014e22 <_strtod_l+0x56a>
 80150bc:	4b4e      	ldr	r3, [pc, #312]	; (80151f8 <_strtod_l+0x940>)
 80150be:	4640      	mov	r0, r8
 80150c0:	4649      	mov	r1, r9
 80150c2:	2200      	movs	r2, #0
 80150c4:	f7eb fa98 	bl	80005f8 <__aeabi_dmul>
 80150c8:	4b4a      	ldr	r3, [pc, #296]	; (80151f4 <_strtod_l+0x93c>)
 80150ca:	400b      	ands	r3, r1
 80150cc:	4680      	mov	r8, r0
 80150ce:	4689      	mov	r9, r1
 80150d0:	2b00      	cmp	r3, #0
 80150d2:	f47f ae3f 	bne.w	8014d54 <_strtod_l+0x49c>
 80150d6:	2322      	movs	r3, #34	; 0x22
 80150d8:	6023      	str	r3, [r4, #0]
 80150da:	e63b      	b.n	8014d54 <_strtod_l+0x49c>
 80150dc:	f04f 32ff 	mov.w	r2, #4294967295
 80150e0:	fa02 f303 	lsl.w	r3, r2, r3
 80150e4:	ea03 0808 	and.w	r8, r3, r8
 80150e8:	e6e8      	b.n	8014ebc <_strtod_l+0x604>
 80150ea:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80150ee:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80150f2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80150f6:	36e2      	adds	r6, #226	; 0xe2
 80150f8:	fa01 f306 	lsl.w	r3, r1, r6
 80150fc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8015100:	e748      	b.n	8014f94 <_strtod_l+0x6dc>
 8015102:	2100      	movs	r1, #0
 8015104:	2301      	movs	r3, #1
 8015106:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 801510a:	e743      	b.n	8014f94 <_strtod_l+0x6dc>
 801510c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801510e:	4632      	mov	r2, r6
 8015110:	4620      	mov	r0, r4
 8015112:	f003 f86b 	bl	80181ec <__lshift>
 8015116:	9016      	str	r0, [sp, #88]	; 0x58
 8015118:	2800      	cmp	r0, #0
 801511a:	f47f af6b 	bne.w	8014ff4 <_strtod_l+0x73c>
 801511e:	e60f      	b.n	8014d40 <_strtod_l+0x488>
 8015120:	46ca      	mov	sl, r9
 8015122:	d171      	bne.n	8015208 <_strtod_l+0x950>
 8015124:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015126:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801512a:	b352      	cbz	r2, 8015182 <_strtod_l+0x8ca>
 801512c:	4a33      	ldr	r2, [pc, #204]	; (80151fc <_strtod_l+0x944>)
 801512e:	4293      	cmp	r3, r2
 8015130:	d12a      	bne.n	8015188 <_strtod_l+0x8d0>
 8015132:	9b04      	ldr	r3, [sp, #16]
 8015134:	4641      	mov	r1, r8
 8015136:	b1fb      	cbz	r3, 8015178 <_strtod_l+0x8c0>
 8015138:	4b2e      	ldr	r3, [pc, #184]	; (80151f4 <_strtod_l+0x93c>)
 801513a:	ea09 0303 	and.w	r3, r9, r3
 801513e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8015142:	f04f 32ff 	mov.w	r2, #4294967295
 8015146:	d81a      	bhi.n	801517e <_strtod_l+0x8c6>
 8015148:	0d1b      	lsrs	r3, r3, #20
 801514a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801514e:	fa02 f303 	lsl.w	r3, r2, r3
 8015152:	4299      	cmp	r1, r3
 8015154:	d118      	bne.n	8015188 <_strtod_l+0x8d0>
 8015156:	4b2a      	ldr	r3, [pc, #168]	; (8015200 <_strtod_l+0x948>)
 8015158:	459a      	cmp	sl, r3
 801515a:	d102      	bne.n	8015162 <_strtod_l+0x8aa>
 801515c:	3101      	adds	r1, #1
 801515e:	f43f adef 	beq.w	8014d40 <_strtod_l+0x488>
 8015162:	4b24      	ldr	r3, [pc, #144]	; (80151f4 <_strtod_l+0x93c>)
 8015164:	ea0a 0303 	and.w	r3, sl, r3
 8015168:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801516c:	f04f 0800 	mov.w	r8, #0
 8015170:	9b04      	ldr	r3, [sp, #16]
 8015172:	2b00      	cmp	r3, #0
 8015174:	d1a2      	bne.n	80150bc <_strtod_l+0x804>
 8015176:	e5ed      	b.n	8014d54 <_strtod_l+0x49c>
 8015178:	f04f 33ff 	mov.w	r3, #4294967295
 801517c:	e7e9      	b.n	8015152 <_strtod_l+0x89a>
 801517e:	4613      	mov	r3, r2
 8015180:	e7e7      	b.n	8015152 <_strtod_l+0x89a>
 8015182:	ea53 0308 	orrs.w	r3, r3, r8
 8015186:	d08a      	beq.n	801509e <_strtod_l+0x7e6>
 8015188:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801518a:	b1e3      	cbz	r3, 80151c6 <_strtod_l+0x90e>
 801518c:	ea13 0f0a 	tst.w	r3, sl
 8015190:	d0ee      	beq.n	8015170 <_strtod_l+0x8b8>
 8015192:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015194:	9a04      	ldr	r2, [sp, #16]
 8015196:	4640      	mov	r0, r8
 8015198:	4649      	mov	r1, r9
 801519a:	b1c3      	cbz	r3, 80151ce <_strtod_l+0x916>
 801519c:	f7ff fb6e 	bl	801487c <sulp>
 80151a0:	4602      	mov	r2, r0
 80151a2:	460b      	mov	r3, r1
 80151a4:	ec51 0b18 	vmov	r0, r1, d8
 80151a8:	f7eb f870 	bl	800028c <__adddf3>
 80151ac:	4680      	mov	r8, r0
 80151ae:	4689      	mov	r9, r1
 80151b0:	e7de      	b.n	8015170 <_strtod_l+0x8b8>
 80151b2:	4013      	ands	r3, r2
 80151b4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80151b8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80151bc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80151c0:	f04f 38ff 	mov.w	r8, #4294967295
 80151c4:	e7d4      	b.n	8015170 <_strtod_l+0x8b8>
 80151c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80151c8:	ea13 0f08 	tst.w	r3, r8
 80151cc:	e7e0      	b.n	8015190 <_strtod_l+0x8d8>
 80151ce:	f7ff fb55 	bl	801487c <sulp>
 80151d2:	4602      	mov	r2, r0
 80151d4:	460b      	mov	r3, r1
 80151d6:	ec51 0b18 	vmov	r0, r1, d8
 80151da:	f7eb f855 	bl	8000288 <__aeabi_dsub>
 80151de:	2200      	movs	r2, #0
 80151e0:	2300      	movs	r3, #0
 80151e2:	4680      	mov	r8, r0
 80151e4:	4689      	mov	r9, r1
 80151e6:	f7eb fc6f 	bl	8000ac8 <__aeabi_dcmpeq>
 80151ea:	2800      	cmp	r0, #0
 80151ec:	d0c0      	beq.n	8015170 <_strtod_l+0x8b8>
 80151ee:	e618      	b.n	8014e22 <_strtod_l+0x56a>
 80151f0:	fffffc02 	.word	0xfffffc02
 80151f4:	7ff00000 	.word	0x7ff00000
 80151f8:	39500000 	.word	0x39500000
 80151fc:	000fffff 	.word	0x000fffff
 8015200:	7fefffff 	.word	0x7fefffff
 8015204:	0801cb40 	.word	0x0801cb40
 8015208:	4659      	mov	r1, fp
 801520a:	4628      	mov	r0, r5
 801520c:	f003 f9ca 	bl	80185a4 <__ratio>
 8015210:	ec57 6b10 	vmov	r6, r7, d0
 8015214:	ee10 0a10 	vmov	r0, s0
 8015218:	2200      	movs	r2, #0
 801521a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801521e:	4639      	mov	r1, r7
 8015220:	f7eb fc66 	bl	8000af0 <__aeabi_dcmple>
 8015224:	2800      	cmp	r0, #0
 8015226:	d071      	beq.n	801530c <_strtod_l+0xa54>
 8015228:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801522a:	2b00      	cmp	r3, #0
 801522c:	d17c      	bne.n	8015328 <_strtod_l+0xa70>
 801522e:	f1b8 0f00 	cmp.w	r8, #0
 8015232:	d15a      	bne.n	80152ea <_strtod_l+0xa32>
 8015234:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015238:	2b00      	cmp	r3, #0
 801523a:	d15d      	bne.n	80152f8 <_strtod_l+0xa40>
 801523c:	4b90      	ldr	r3, [pc, #576]	; (8015480 <_strtod_l+0xbc8>)
 801523e:	2200      	movs	r2, #0
 8015240:	4630      	mov	r0, r6
 8015242:	4639      	mov	r1, r7
 8015244:	f7eb fc4a 	bl	8000adc <__aeabi_dcmplt>
 8015248:	2800      	cmp	r0, #0
 801524a:	d15c      	bne.n	8015306 <_strtod_l+0xa4e>
 801524c:	4630      	mov	r0, r6
 801524e:	4639      	mov	r1, r7
 8015250:	4b8c      	ldr	r3, [pc, #560]	; (8015484 <_strtod_l+0xbcc>)
 8015252:	2200      	movs	r2, #0
 8015254:	f7eb f9d0 	bl	80005f8 <__aeabi_dmul>
 8015258:	4606      	mov	r6, r0
 801525a:	460f      	mov	r7, r1
 801525c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8015260:	9606      	str	r6, [sp, #24]
 8015262:	9307      	str	r3, [sp, #28]
 8015264:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015268:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801526c:	4b86      	ldr	r3, [pc, #536]	; (8015488 <_strtod_l+0xbd0>)
 801526e:	ea0a 0303 	and.w	r3, sl, r3
 8015272:	930d      	str	r3, [sp, #52]	; 0x34
 8015274:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015276:	4b85      	ldr	r3, [pc, #532]	; (801548c <_strtod_l+0xbd4>)
 8015278:	429a      	cmp	r2, r3
 801527a:	f040 8090 	bne.w	801539e <_strtod_l+0xae6>
 801527e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8015282:	ec49 8b10 	vmov	d0, r8, r9
 8015286:	f003 f8c3 	bl	8018410 <__ulp>
 801528a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801528e:	ec51 0b10 	vmov	r0, r1, d0
 8015292:	f7eb f9b1 	bl	80005f8 <__aeabi_dmul>
 8015296:	4642      	mov	r2, r8
 8015298:	464b      	mov	r3, r9
 801529a:	f7ea fff7 	bl	800028c <__adddf3>
 801529e:	460b      	mov	r3, r1
 80152a0:	4979      	ldr	r1, [pc, #484]	; (8015488 <_strtod_l+0xbd0>)
 80152a2:	4a7b      	ldr	r2, [pc, #492]	; (8015490 <_strtod_l+0xbd8>)
 80152a4:	4019      	ands	r1, r3
 80152a6:	4291      	cmp	r1, r2
 80152a8:	4680      	mov	r8, r0
 80152aa:	d944      	bls.n	8015336 <_strtod_l+0xa7e>
 80152ac:	ee18 2a90 	vmov	r2, s17
 80152b0:	4b78      	ldr	r3, [pc, #480]	; (8015494 <_strtod_l+0xbdc>)
 80152b2:	429a      	cmp	r2, r3
 80152b4:	d104      	bne.n	80152c0 <_strtod_l+0xa08>
 80152b6:	ee18 3a10 	vmov	r3, s16
 80152ba:	3301      	adds	r3, #1
 80152bc:	f43f ad40 	beq.w	8014d40 <_strtod_l+0x488>
 80152c0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8015494 <_strtod_l+0xbdc>
 80152c4:	f04f 38ff 	mov.w	r8, #4294967295
 80152c8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80152ca:	4620      	mov	r0, r4
 80152cc:	f002 fd74 	bl	8017db8 <_Bfree>
 80152d0:	9905      	ldr	r1, [sp, #20]
 80152d2:	4620      	mov	r0, r4
 80152d4:	f002 fd70 	bl	8017db8 <_Bfree>
 80152d8:	4659      	mov	r1, fp
 80152da:	4620      	mov	r0, r4
 80152dc:	f002 fd6c 	bl	8017db8 <_Bfree>
 80152e0:	4629      	mov	r1, r5
 80152e2:	4620      	mov	r0, r4
 80152e4:	f002 fd68 	bl	8017db8 <_Bfree>
 80152e8:	e609      	b.n	8014efe <_strtod_l+0x646>
 80152ea:	f1b8 0f01 	cmp.w	r8, #1
 80152ee:	d103      	bne.n	80152f8 <_strtod_l+0xa40>
 80152f0:	f1b9 0f00 	cmp.w	r9, #0
 80152f4:	f43f ad95 	beq.w	8014e22 <_strtod_l+0x56a>
 80152f8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8015450 <_strtod_l+0xb98>
 80152fc:	4f60      	ldr	r7, [pc, #384]	; (8015480 <_strtod_l+0xbc8>)
 80152fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015302:	2600      	movs	r6, #0
 8015304:	e7ae      	b.n	8015264 <_strtod_l+0x9ac>
 8015306:	4f5f      	ldr	r7, [pc, #380]	; (8015484 <_strtod_l+0xbcc>)
 8015308:	2600      	movs	r6, #0
 801530a:	e7a7      	b.n	801525c <_strtod_l+0x9a4>
 801530c:	4b5d      	ldr	r3, [pc, #372]	; (8015484 <_strtod_l+0xbcc>)
 801530e:	4630      	mov	r0, r6
 8015310:	4639      	mov	r1, r7
 8015312:	2200      	movs	r2, #0
 8015314:	f7eb f970 	bl	80005f8 <__aeabi_dmul>
 8015318:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801531a:	4606      	mov	r6, r0
 801531c:	460f      	mov	r7, r1
 801531e:	2b00      	cmp	r3, #0
 8015320:	d09c      	beq.n	801525c <_strtod_l+0x9a4>
 8015322:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8015326:	e79d      	b.n	8015264 <_strtod_l+0x9ac>
 8015328:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8015458 <_strtod_l+0xba0>
 801532c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015330:	ec57 6b17 	vmov	r6, r7, d7
 8015334:	e796      	b.n	8015264 <_strtod_l+0x9ac>
 8015336:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801533a:	9b04      	ldr	r3, [sp, #16]
 801533c:	46ca      	mov	sl, r9
 801533e:	2b00      	cmp	r3, #0
 8015340:	d1c2      	bne.n	80152c8 <_strtod_l+0xa10>
 8015342:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015346:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015348:	0d1b      	lsrs	r3, r3, #20
 801534a:	051b      	lsls	r3, r3, #20
 801534c:	429a      	cmp	r2, r3
 801534e:	d1bb      	bne.n	80152c8 <_strtod_l+0xa10>
 8015350:	4630      	mov	r0, r6
 8015352:	4639      	mov	r1, r7
 8015354:	f7eb fcb0 	bl	8000cb8 <__aeabi_d2lz>
 8015358:	f7eb f920 	bl	800059c <__aeabi_l2d>
 801535c:	4602      	mov	r2, r0
 801535e:	460b      	mov	r3, r1
 8015360:	4630      	mov	r0, r6
 8015362:	4639      	mov	r1, r7
 8015364:	f7ea ff90 	bl	8000288 <__aeabi_dsub>
 8015368:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801536a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801536e:	ea43 0308 	orr.w	r3, r3, r8
 8015372:	4313      	orrs	r3, r2
 8015374:	4606      	mov	r6, r0
 8015376:	460f      	mov	r7, r1
 8015378:	d054      	beq.n	8015424 <_strtod_l+0xb6c>
 801537a:	a339      	add	r3, pc, #228	; (adr r3, 8015460 <_strtod_l+0xba8>)
 801537c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015380:	f7eb fbac 	bl	8000adc <__aeabi_dcmplt>
 8015384:	2800      	cmp	r0, #0
 8015386:	f47f ace5 	bne.w	8014d54 <_strtod_l+0x49c>
 801538a:	a337      	add	r3, pc, #220	; (adr r3, 8015468 <_strtod_l+0xbb0>)
 801538c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015390:	4630      	mov	r0, r6
 8015392:	4639      	mov	r1, r7
 8015394:	f7eb fbc0 	bl	8000b18 <__aeabi_dcmpgt>
 8015398:	2800      	cmp	r0, #0
 801539a:	d095      	beq.n	80152c8 <_strtod_l+0xa10>
 801539c:	e4da      	b.n	8014d54 <_strtod_l+0x49c>
 801539e:	9b04      	ldr	r3, [sp, #16]
 80153a0:	b333      	cbz	r3, 80153f0 <_strtod_l+0xb38>
 80153a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80153a4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80153a8:	d822      	bhi.n	80153f0 <_strtod_l+0xb38>
 80153aa:	a331      	add	r3, pc, #196	; (adr r3, 8015470 <_strtod_l+0xbb8>)
 80153ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153b0:	4630      	mov	r0, r6
 80153b2:	4639      	mov	r1, r7
 80153b4:	f7eb fb9c 	bl	8000af0 <__aeabi_dcmple>
 80153b8:	b1a0      	cbz	r0, 80153e4 <_strtod_l+0xb2c>
 80153ba:	4639      	mov	r1, r7
 80153bc:	4630      	mov	r0, r6
 80153be:	f7eb fbf3 	bl	8000ba8 <__aeabi_d2uiz>
 80153c2:	2801      	cmp	r0, #1
 80153c4:	bf38      	it	cc
 80153c6:	2001      	movcc	r0, #1
 80153c8:	f7eb f89c 	bl	8000504 <__aeabi_ui2d>
 80153cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80153ce:	4606      	mov	r6, r0
 80153d0:	460f      	mov	r7, r1
 80153d2:	bb23      	cbnz	r3, 801541e <_strtod_l+0xb66>
 80153d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80153d8:	9010      	str	r0, [sp, #64]	; 0x40
 80153da:	9311      	str	r3, [sp, #68]	; 0x44
 80153dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80153e0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80153e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80153e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80153e8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80153ec:	1a9b      	subs	r3, r3, r2
 80153ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80153f0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80153f4:	eeb0 0a48 	vmov.f32	s0, s16
 80153f8:	eef0 0a68 	vmov.f32	s1, s17
 80153fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8015400:	f003 f806 	bl	8018410 <__ulp>
 8015404:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8015408:	ec53 2b10 	vmov	r2, r3, d0
 801540c:	f7eb f8f4 	bl	80005f8 <__aeabi_dmul>
 8015410:	ec53 2b18 	vmov	r2, r3, d8
 8015414:	f7ea ff3a 	bl	800028c <__adddf3>
 8015418:	4680      	mov	r8, r0
 801541a:	4689      	mov	r9, r1
 801541c:	e78d      	b.n	801533a <_strtod_l+0xa82>
 801541e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8015422:	e7db      	b.n	80153dc <_strtod_l+0xb24>
 8015424:	a314      	add	r3, pc, #80	; (adr r3, 8015478 <_strtod_l+0xbc0>)
 8015426:	e9d3 2300 	ldrd	r2, r3, [r3]
 801542a:	f7eb fb57 	bl	8000adc <__aeabi_dcmplt>
 801542e:	e7b3      	b.n	8015398 <_strtod_l+0xae0>
 8015430:	2300      	movs	r3, #0
 8015432:	930a      	str	r3, [sp, #40]	; 0x28
 8015434:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8015436:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015438:	6013      	str	r3, [r2, #0]
 801543a:	f7ff ba7c 	b.w	8014936 <_strtod_l+0x7e>
 801543e:	2a65      	cmp	r2, #101	; 0x65
 8015440:	f43f ab75 	beq.w	8014b2e <_strtod_l+0x276>
 8015444:	2a45      	cmp	r2, #69	; 0x45
 8015446:	f43f ab72 	beq.w	8014b2e <_strtod_l+0x276>
 801544a:	2301      	movs	r3, #1
 801544c:	f7ff bbaa 	b.w	8014ba4 <_strtod_l+0x2ec>
 8015450:	00000000 	.word	0x00000000
 8015454:	bff00000 	.word	0xbff00000
 8015458:	00000000 	.word	0x00000000
 801545c:	3ff00000 	.word	0x3ff00000
 8015460:	94a03595 	.word	0x94a03595
 8015464:	3fdfffff 	.word	0x3fdfffff
 8015468:	35afe535 	.word	0x35afe535
 801546c:	3fe00000 	.word	0x3fe00000
 8015470:	ffc00000 	.word	0xffc00000
 8015474:	41dfffff 	.word	0x41dfffff
 8015478:	94a03595 	.word	0x94a03595
 801547c:	3fcfffff 	.word	0x3fcfffff
 8015480:	3ff00000 	.word	0x3ff00000
 8015484:	3fe00000 	.word	0x3fe00000
 8015488:	7ff00000 	.word	0x7ff00000
 801548c:	7fe00000 	.word	0x7fe00000
 8015490:	7c9fffff 	.word	0x7c9fffff
 8015494:	7fefffff 	.word	0x7fefffff

08015498 <_strtod_r>:
 8015498:	4b01      	ldr	r3, [pc, #4]	; (80154a0 <_strtod_r+0x8>)
 801549a:	f7ff ba0d 	b.w	80148b8 <_strtod_l>
 801549e:	bf00      	nop
 80154a0:	2000013c 	.word	0x2000013c

080154a4 <strtof>:
 80154a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80154a8:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 801556c <strtof+0xc8>
 80154ac:	4b2a      	ldr	r3, [pc, #168]	; (8015558 <strtof+0xb4>)
 80154ae:	460a      	mov	r2, r1
 80154b0:	ed2d 8b02 	vpush	{d8}
 80154b4:	4601      	mov	r1, r0
 80154b6:	f8d8 0000 	ldr.w	r0, [r8]
 80154ba:	f7ff f9fd 	bl	80148b8 <_strtod_l>
 80154be:	ec55 4b10 	vmov	r4, r5, d0
 80154c2:	ee10 2a10 	vmov	r2, s0
 80154c6:	ee10 0a10 	vmov	r0, s0
 80154ca:	462b      	mov	r3, r5
 80154cc:	4629      	mov	r1, r5
 80154ce:	f7eb fb2d 	bl	8000b2c <__aeabi_dcmpun>
 80154d2:	b190      	cbz	r0, 80154fa <strtof+0x56>
 80154d4:	2d00      	cmp	r5, #0
 80154d6:	4821      	ldr	r0, [pc, #132]	; (801555c <strtof+0xb8>)
 80154d8:	da09      	bge.n	80154ee <strtof+0x4a>
 80154da:	f001 f9d9 	bl	8016890 <nanf>
 80154de:	eeb1 8a40 	vneg.f32	s16, s0
 80154e2:	eeb0 0a48 	vmov.f32	s0, s16
 80154e6:	ecbd 8b02 	vpop	{d8}
 80154ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80154ee:	ecbd 8b02 	vpop	{d8}
 80154f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80154f6:	f001 b9cb 	b.w	8016890 <nanf>
 80154fa:	4620      	mov	r0, r4
 80154fc:	4629      	mov	r1, r5
 80154fe:	f7eb fb73 	bl	8000be8 <__aeabi_d2f>
 8015502:	ee08 0a10 	vmov	s16, r0
 8015506:	eddf 7a16 	vldr	s15, [pc, #88]	; 8015560 <strtof+0xbc>
 801550a:	eeb0 7ac8 	vabs.f32	s14, s16
 801550e:	eeb4 7a67 	vcmp.f32	s14, s15
 8015512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015516:	dd11      	ble.n	801553c <strtof+0x98>
 8015518:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 801551c:	4b11      	ldr	r3, [pc, #68]	; (8015564 <strtof+0xc0>)
 801551e:	f04f 32ff 	mov.w	r2, #4294967295
 8015522:	4620      	mov	r0, r4
 8015524:	4639      	mov	r1, r7
 8015526:	f7eb fb01 	bl	8000b2c <__aeabi_dcmpun>
 801552a:	b980      	cbnz	r0, 801554e <strtof+0xaa>
 801552c:	4b0d      	ldr	r3, [pc, #52]	; (8015564 <strtof+0xc0>)
 801552e:	f04f 32ff 	mov.w	r2, #4294967295
 8015532:	4620      	mov	r0, r4
 8015534:	4639      	mov	r1, r7
 8015536:	f7eb fadb 	bl	8000af0 <__aeabi_dcmple>
 801553a:	b940      	cbnz	r0, 801554e <strtof+0xaa>
 801553c:	ee18 3a10 	vmov	r3, s16
 8015540:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8015544:	d1cd      	bne.n	80154e2 <strtof+0x3e>
 8015546:	4b08      	ldr	r3, [pc, #32]	; (8015568 <strtof+0xc4>)
 8015548:	402b      	ands	r3, r5
 801554a:	2b00      	cmp	r3, #0
 801554c:	d0c9      	beq.n	80154e2 <strtof+0x3e>
 801554e:	f8d8 3000 	ldr.w	r3, [r8]
 8015552:	2222      	movs	r2, #34	; 0x22
 8015554:	601a      	str	r2, [r3, #0]
 8015556:	e7c4      	b.n	80154e2 <strtof+0x3e>
 8015558:	2000013c 	.word	0x2000013c
 801555c:	0801cd56 	.word	0x0801cd56
 8015560:	7f7fffff 	.word	0x7f7fffff
 8015564:	7fefffff 	.word	0x7fefffff
 8015568:	7ff00000 	.word	0x7ff00000
 801556c:	200002f4 	.word	0x200002f4

08015570 <_strtol_l.constprop.0>:
 8015570:	2b01      	cmp	r3, #1
 8015572:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015576:	d001      	beq.n	801557c <_strtol_l.constprop.0+0xc>
 8015578:	2b24      	cmp	r3, #36	; 0x24
 801557a:	d906      	bls.n	801558a <_strtol_l.constprop.0+0x1a>
 801557c:	f001 f93c 	bl	80167f8 <__errno>
 8015580:	2316      	movs	r3, #22
 8015582:	6003      	str	r3, [r0, #0]
 8015584:	2000      	movs	r0, #0
 8015586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801558a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8015670 <_strtol_l.constprop.0+0x100>
 801558e:	460d      	mov	r5, r1
 8015590:	462e      	mov	r6, r5
 8015592:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015596:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801559a:	f017 0708 	ands.w	r7, r7, #8
 801559e:	d1f7      	bne.n	8015590 <_strtol_l.constprop.0+0x20>
 80155a0:	2c2d      	cmp	r4, #45	; 0x2d
 80155a2:	d132      	bne.n	801560a <_strtol_l.constprop.0+0x9a>
 80155a4:	782c      	ldrb	r4, [r5, #0]
 80155a6:	2701      	movs	r7, #1
 80155a8:	1cb5      	adds	r5, r6, #2
 80155aa:	2b00      	cmp	r3, #0
 80155ac:	d05b      	beq.n	8015666 <_strtol_l.constprop.0+0xf6>
 80155ae:	2b10      	cmp	r3, #16
 80155b0:	d109      	bne.n	80155c6 <_strtol_l.constprop.0+0x56>
 80155b2:	2c30      	cmp	r4, #48	; 0x30
 80155b4:	d107      	bne.n	80155c6 <_strtol_l.constprop.0+0x56>
 80155b6:	782c      	ldrb	r4, [r5, #0]
 80155b8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80155bc:	2c58      	cmp	r4, #88	; 0x58
 80155be:	d14d      	bne.n	801565c <_strtol_l.constprop.0+0xec>
 80155c0:	786c      	ldrb	r4, [r5, #1]
 80155c2:	2310      	movs	r3, #16
 80155c4:	3502      	adds	r5, #2
 80155c6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80155ca:	f108 38ff 	add.w	r8, r8, #4294967295
 80155ce:	f04f 0e00 	mov.w	lr, #0
 80155d2:	fbb8 f9f3 	udiv	r9, r8, r3
 80155d6:	4676      	mov	r6, lr
 80155d8:	fb03 8a19 	mls	sl, r3, r9, r8
 80155dc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80155e0:	f1bc 0f09 	cmp.w	ip, #9
 80155e4:	d816      	bhi.n	8015614 <_strtol_l.constprop.0+0xa4>
 80155e6:	4664      	mov	r4, ip
 80155e8:	42a3      	cmp	r3, r4
 80155ea:	dd24      	ble.n	8015636 <_strtol_l.constprop.0+0xc6>
 80155ec:	f1be 3fff 	cmp.w	lr, #4294967295
 80155f0:	d008      	beq.n	8015604 <_strtol_l.constprop.0+0x94>
 80155f2:	45b1      	cmp	r9, r6
 80155f4:	d31c      	bcc.n	8015630 <_strtol_l.constprop.0+0xc0>
 80155f6:	d101      	bne.n	80155fc <_strtol_l.constprop.0+0x8c>
 80155f8:	45a2      	cmp	sl, r4
 80155fa:	db19      	blt.n	8015630 <_strtol_l.constprop.0+0xc0>
 80155fc:	fb06 4603 	mla	r6, r6, r3, r4
 8015600:	f04f 0e01 	mov.w	lr, #1
 8015604:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015608:	e7e8      	b.n	80155dc <_strtol_l.constprop.0+0x6c>
 801560a:	2c2b      	cmp	r4, #43	; 0x2b
 801560c:	bf04      	itt	eq
 801560e:	782c      	ldrbeq	r4, [r5, #0]
 8015610:	1cb5      	addeq	r5, r6, #2
 8015612:	e7ca      	b.n	80155aa <_strtol_l.constprop.0+0x3a>
 8015614:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8015618:	f1bc 0f19 	cmp.w	ip, #25
 801561c:	d801      	bhi.n	8015622 <_strtol_l.constprop.0+0xb2>
 801561e:	3c37      	subs	r4, #55	; 0x37
 8015620:	e7e2      	b.n	80155e8 <_strtol_l.constprop.0+0x78>
 8015622:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8015626:	f1bc 0f19 	cmp.w	ip, #25
 801562a:	d804      	bhi.n	8015636 <_strtol_l.constprop.0+0xc6>
 801562c:	3c57      	subs	r4, #87	; 0x57
 801562e:	e7db      	b.n	80155e8 <_strtol_l.constprop.0+0x78>
 8015630:	f04f 3eff 	mov.w	lr, #4294967295
 8015634:	e7e6      	b.n	8015604 <_strtol_l.constprop.0+0x94>
 8015636:	f1be 3fff 	cmp.w	lr, #4294967295
 801563a:	d105      	bne.n	8015648 <_strtol_l.constprop.0+0xd8>
 801563c:	2322      	movs	r3, #34	; 0x22
 801563e:	6003      	str	r3, [r0, #0]
 8015640:	4646      	mov	r6, r8
 8015642:	b942      	cbnz	r2, 8015656 <_strtol_l.constprop.0+0xe6>
 8015644:	4630      	mov	r0, r6
 8015646:	e79e      	b.n	8015586 <_strtol_l.constprop.0+0x16>
 8015648:	b107      	cbz	r7, 801564c <_strtol_l.constprop.0+0xdc>
 801564a:	4276      	negs	r6, r6
 801564c:	2a00      	cmp	r2, #0
 801564e:	d0f9      	beq.n	8015644 <_strtol_l.constprop.0+0xd4>
 8015650:	f1be 0f00 	cmp.w	lr, #0
 8015654:	d000      	beq.n	8015658 <_strtol_l.constprop.0+0xe8>
 8015656:	1e69      	subs	r1, r5, #1
 8015658:	6011      	str	r1, [r2, #0]
 801565a:	e7f3      	b.n	8015644 <_strtol_l.constprop.0+0xd4>
 801565c:	2430      	movs	r4, #48	; 0x30
 801565e:	2b00      	cmp	r3, #0
 8015660:	d1b1      	bne.n	80155c6 <_strtol_l.constprop.0+0x56>
 8015662:	2308      	movs	r3, #8
 8015664:	e7af      	b.n	80155c6 <_strtol_l.constprop.0+0x56>
 8015666:	2c30      	cmp	r4, #48	; 0x30
 8015668:	d0a5      	beq.n	80155b6 <_strtol_l.constprop.0+0x46>
 801566a:	230a      	movs	r3, #10
 801566c:	e7ab      	b.n	80155c6 <_strtol_l.constprop.0+0x56>
 801566e:	bf00      	nop
 8015670:	0801cb69 	.word	0x0801cb69

08015674 <_strtol_r>:
 8015674:	f7ff bf7c 	b.w	8015570 <_strtol_l.constprop.0>

08015678 <strtol>:
 8015678:	4613      	mov	r3, r2
 801567a:	460a      	mov	r2, r1
 801567c:	4601      	mov	r1, r0
 801567e:	4802      	ldr	r0, [pc, #8]	; (8015688 <strtol+0x10>)
 8015680:	6800      	ldr	r0, [r0, #0]
 8015682:	f7ff bf75 	b.w	8015570 <_strtol_l.constprop.0>
 8015686:	bf00      	nop
 8015688:	200002f4 	.word	0x200002f4

0801568c <__cvt>:
 801568c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015690:	ec55 4b10 	vmov	r4, r5, d0
 8015694:	2d00      	cmp	r5, #0
 8015696:	460e      	mov	r6, r1
 8015698:	4619      	mov	r1, r3
 801569a:	462b      	mov	r3, r5
 801569c:	bfbb      	ittet	lt
 801569e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80156a2:	461d      	movlt	r5, r3
 80156a4:	2300      	movge	r3, #0
 80156a6:	232d      	movlt	r3, #45	; 0x2d
 80156a8:	700b      	strb	r3, [r1, #0]
 80156aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80156ac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80156b0:	4691      	mov	r9, r2
 80156b2:	f023 0820 	bic.w	r8, r3, #32
 80156b6:	bfbc      	itt	lt
 80156b8:	4622      	movlt	r2, r4
 80156ba:	4614      	movlt	r4, r2
 80156bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80156c0:	d005      	beq.n	80156ce <__cvt+0x42>
 80156c2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80156c6:	d100      	bne.n	80156ca <__cvt+0x3e>
 80156c8:	3601      	adds	r6, #1
 80156ca:	2102      	movs	r1, #2
 80156cc:	e000      	b.n	80156d0 <__cvt+0x44>
 80156ce:	2103      	movs	r1, #3
 80156d0:	ab03      	add	r3, sp, #12
 80156d2:	9301      	str	r3, [sp, #4]
 80156d4:	ab02      	add	r3, sp, #8
 80156d6:	9300      	str	r3, [sp, #0]
 80156d8:	ec45 4b10 	vmov	d0, r4, r5
 80156dc:	4653      	mov	r3, sl
 80156de:	4632      	mov	r2, r6
 80156e0:	f001 f982 	bl	80169e8 <_dtoa_r>
 80156e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80156e8:	4607      	mov	r7, r0
 80156ea:	d102      	bne.n	80156f2 <__cvt+0x66>
 80156ec:	f019 0f01 	tst.w	r9, #1
 80156f0:	d022      	beq.n	8015738 <__cvt+0xac>
 80156f2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80156f6:	eb07 0906 	add.w	r9, r7, r6
 80156fa:	d110      	bne.n	801571e <__cvt+0x92>
 80156fc:	783b      	ldrb	r3, [r7, #0]
 80156fe:	2b30      	cmp	r3, #48	; 0x30
 8015700:	d10a      	bne.n	8015718 <__cvt+0x8c>
 8015702:	2200      	movs	r2, #0
 8015704:	2300      	movs	r3, #0
 8015706:	4620      	mov	r0, r4
 8015708:	4629      	mov	r1, r5
 801570a:	f7eb f9dd 	bl	8000ac8 <__aeabi_dcmpeq>
 801570e:	b918      	cbnz	r0, 8015718 <__cvt+0x8c>
 8015710:	f1c6 0601 	rsb	r6, r6, #1
 8015714:	f8ca 6000 	str.w	r6, [sl]
 8015718:	f8da 3000 	ldr.w	r3, [sl]
 801571c:	4499      	add	r9, r3
 801571e:	2200      	movs	r2, #0
 8015720:	2300      	movs	r3, #0
 8015722:	4620      	mov	r0, r4
 8015724:	4629      	mov	r1, r5
 8015726:	f7eb f9cf 	bl	8000ac8 <__aeabi_dcmpeq>
 801572a:	b108      	cbz	r0, 8015730 <__cvt+0xa4>
 801572c:	f8cd 900c 	str.w	r9, [sp, #12]
 8015730:	2230      	movs	r2, #48	; 0x30
 8015732:	9b03      	ldr	r3, [sp, #12]
 8015734:	454b      	cmp	r3, r9
 8015736:	d307      	bcc.n	8015748 <__cvt+0xbc>
 8015738:	9b03      	ldr	r3, [sp, #12]
 801573a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801573c:	1bdb      	subs	r3, r3, r7
 801573e:	4638      	mov	r0, r7
 8015740:	6013      	str	r3, [r2, #0]
 8015742:	b004      	add	sp, #16
 8015744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015748:	1c59      	adds	r1, r3, #1
 801574a:	9103      	str	r1, [sp, #12]
 801574c:	701a      	strb	r2, [r3, #0]
 801574e:	e7f0      	b.n	8015732 <__cvt+0xa6>

08015750 <__exponent>:
 8015750:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015752:	4603      	mov	r3, r0
 8015754:	2900      	cmp	r1, #0
 8015756:	bfb8      	it	lt
 8015758:	4249      	neglt	r1, r1
 801575a:	f803 2b02 	strb.w	r2, [r3], #2
 801575e:	bfb4      	ite	lt
 8015760:	222d      	movlt	r2, #45	; 0x2d
 8015762:	222b      	movge	r2, #43	; 0x2b
 8015764:	2909      	cmp	r1, #9
 8015766:	7042      	strb	r2, [r0, #1]
 8015768:	dd2a      	ble.n	80157c0 <__exponent+0x70>
 801576a:	f10d 0207 	add.w	r2, sp, #7
 801576e:	4617      	mov	r7, r2
 8015770:	260a      	movs	r6, #10
 8015772:	4694      	mov	ip, r2
 8015774:	fb91 f5f6 	sdiv	r5, r1, r6
 8015778:	fb06 1415 	mls	r4, r6, r5, r1
 801577c:	3430      	adds	r4, #48	; 0x30
 801577e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8015782:	460c      	mov	r4, r1
 8015784:	2c63      	cmp	r4, #99	; 0x63
 8015786:	f102 32ff 	add.w	r2, r2, #4294967295
 801578a:	4629      	mov	r1, r5
 801578c:	dcf1      	bgt.n	8015772 <__exponent+0x22>
 801578e:	3130      	adds	r1, #48	; 0x30
 8015790:	f1ac 0402 	sub.w	r4, ip, #2
 8015794:	f802 1c01 	strb.w	r1, [r2, #-1]
 8015798:	1c41      	adds	r1, r0, #1
 801579a:	4622      	mov	r2, r4
 801579c:	42ba      	cmp	r2, r7
 801579e:	d30a      	bcc.n	80157b6 <__exponent+0x66>
 80157a0:	f10d 0209 	add.w	r2, sp, #9
 80157a4:	eba2 020c 	sub.w	r2, r2, ip
 80157a8:	42bc      	cmp	r4, r7
 80157aa:	bf88      	it	hi
 80157ac:	2200      	movhi	r2, #0
 80157ae:	4413      	add	r3, r2
 80157b0:	1a18      	subs	r0, r3, r0
 80157b2:	b003      	add	sp, #12
 80157b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80157b6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80157ba:	f801 5f01 	strb.w	r5, [r1, #1]!
 80157be:	e7ed      	b.n	801579c <__exponent+0x4c>
 80157c0:	2330      	movs	r3, #48	; 0x30
 80157c2:	3130      	adds	r1, #48	; 0x30
 80157c4:	7083      	strb	r3, [r0, #2]
 80157c6:	70c1      	strb	r1, [r0, #3]
 80157c8:	1d03      	adds	r3, r0, #4
 80157ca:	e7f1      	b.n	80157b0 <__exponent+0x60>

080157cc <_printf_float>:
 80157cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157d0:	ed2d 8b02 	vpush	{d8}
 80157d4:	b08d      	sub	sp, #52	; 0x34
 80157d6:	460c      	mov	r4, r1
 80157d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80157dc:	4616      	mov	r6, r2
 80157de:	461f      	mov	r7, r3
 80157e0:	4605      	mov	r5, r0
 80157e2:	f000 ffaf 	bl	8016744 <_localeconv_r>
 80157e6:	f8d0 a000 	ldr.w	sl, [r0]
 80157ea:	4650      	mov	r0, sl
 80157ec:	f7ea fd40 	bl	8000270 <strlen>
 80157f0:	2300      	movs	r3, #0
 80157f2:	930a      	str	r3, [sp, #40]	; 0x28
 80157f4:	6823      	ldr	r3, [r4, #0]
 80157f6:	9305      	str	r3, [sp, #20]
 80157f8:	f8d8 3000 	ldr.w	r3, [r8]
 80157fc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8015800:	3307      	adds	r3, #7
 8015802:	f023 0307 	bic.w	r3, r3, #7
 8015806:	f103 0208 	add.w	r2, r3, #8
 801580a:	f8c8 2000 	str.w	r2, [r8]
 801580e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8015812:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015816:	9307      	str	r3, [sp, #28]
 8015818:	f8cd 8018 	str.w	r8, [sp, #24]
 801581c:	ee08 0a10 	vmov	s16, r0
 8015820:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8015824:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015828:	4b9e      	ldr	r3, [pc, #632]	; (8015aa4 <_printf_float+0x2d8>)
 801582a:	f04f 32ff 	mov.w	r2, #4294967295
 801582e:	f7eb f97d 	bl	8000b2c <__aeabi_dcmpun>
 8015832:	bb88      	cbnz	r0, 8015898 <_printf_float+0xcc>
 8015834:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015838:	4b9a      	ldr	r3, [pc, #616]	; (8015aa4 <_printf_float+0x2d8>)
 801583a:	f04f 32ff 	mov.w	r2, #4294967295
 801583e:	f7eb f957 	bl	8000af0 <__aeabi_dcmple>
 8015842:	bb48      	cbnz	r0, 8015898 <_printf_float+0xcc>
 8015844:	2200      	movs	r2, #0
 8015846:	2300      	movs	r3, #0
 8015848:	4640      	mov	r0, r8
 801584a:	4649      	mov	r1, r9
 801584c:	f7eb f946 	bl	8000adc <__aeabi_dcmplt>
 8015850:	b110      	cbz	r0, 8015858 <_printf_float+0x8c>
 8015852:	232d      	movs	r3, #45	; 0x2d
 8015854:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015858:	4a93      	ldr	r2, [pc, #588]	; (8015aa8 <_printf_float+0x2dc>)
 801585a:	4b94      	ldr	r3, [pc, #592]	; (8015aac <_printf_float+0x2e0>)
 801585c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8015860:	bf94      	ite	ls
 8015862:	4690      	movls	r8, r2
 8015864:	4698      	movhi	r8, r3
 8015866:	2303      	movs	r3, #3
 8015868:	6123      	str	r3, [r4, #16]
 801586a:	9b05      	ldr	r3, [sp, #20]
 801586c:	f023 0304 	bic.w	r3, r3, #4
 8015870:	6023      	str	r3, [r4, #0]
 8015872:	f04f 0900 	mov.w	r9, #0
 8015876:	9700      	str	r7, [sp, #0]
 8015878:	4633      	mov	r3, r6
 801587a:	aa0b      	add	r2, sp, #44	; 0x2c
 801587c:	4621      	mov	r1, r4
 801587e:	4628      	mov	r0, r5
 8015880:	f000 f9da 	bl	8015c38 <_printf_common>
 8015884:	3001      	adds	r0, #1
 8015886:	f040 8090 	bne.w	80159aa <_printf_float+0x1de>
 801588a:	f04f 30ff 	mov.w	r0, #4294967295
 801588e:	b00d      	add	sp, #52	; 0x34
 8015890:	ecbd 8b02 	vpop	{d8}
 8015894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015898:	4642      	mov	r2, r8
 801589a:	464b      	mov	r3, r9
 801589c:	4640      	mov	r0, r8
 801589e:	4649      	mov	r1, r9
 80158a0:	f7eb f944 	bl	8000b2c <__aeabi_dcmpun>
 80158a4:	b140      	cbz	r0, 80158b8 <_printf_float+0xec>
 80158a6:	464b      	mov	r3, r9
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	bfbc      	itt	lt
 80158ac:	232d      	movlt	r3, #45	; 0x2d
 80158ae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80158b2:	4a7f      	ldr	r2, [pc, #508]	; (8015ab0 <_printf_float+0x2e4>)
 80158b4:	4b7f      	ldr	r3, [pc, #508]	; (8015ab4 <_printf_float+0x2e8>)
 80158b6:	e7d1      	b.n	801585c <_printf_float+0x90>
 80158b8:	6863      	ldr	r3, [r4, #4]
 80158ba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80158be:	9206      	str	r2, [sp, #24]
 80158c0:	1c5a      	adds	r2, r3, #1
 80158c2:	d13f      	bne.n	8015944 <_printf_float+0x178>
 80158c4:	2306      	movs	r3, #6
 80158c6:	6063      	str	r3, [r4, #4]
 80158c8:	9b05      	ldr	r3, [sp, #20]
 80158ca:	6861      	ldr	r1, [r4, #4]
 80158cc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80158d0:	2300      	movs	r3, #0
 80158d2:	9303      	str	r3, [sp, #12]
 80158d4:	ab0a      	add	r3, sp, #40	; 0x28
 80158d6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80158da:	ab09      	add	r3, sp, #36	; 0x24
 80158dc:	ec49 8b10 	vmov	d0, r8, r9
 80158e0:	9300      	str	r3, [sp, #0]
 80158e2:	6022      	str	r2, [r4, #0]
 80158e4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80158e8:	4628      	mov	r0, r5
 80158ea:	f7ff fecf 	bl	801568c <__cvt>
 80158ee:	9b06      	ldr	r3, [sp, #24]
 80158f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80158f2:	2b47      	cmp	r3, #71	; 0x47
 80158f4:	4680      	mov	r8, r0
 80158f6:	d108      	bne.n	801590a <_printf_float+0x13e>
 80158f8:	1cc8      	adds	r0, r1, #3
 80158fa:	db02      	blt.n	8015902 <_printf_float+0x136>
 80158fc:	6863      	ldr	r3, [r4, #4]
 80158fe:	4299      	cmp	r1, r3
 8015900:	dd41      	ble.n	8015986 <_printf_float+0x1ba>
 8015902:	f1ab 0302 	sub.w	r3, fp, #2
 8015906:	fa5f fb83 	uxtb.w	fp, r3
 801590a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801590e:	d820      	bhi.n	8015952 <_printf_float+0x186>
 8015910:	3901      	subs	r1, #1
 8015912:	465a      	mov	r2, fp
 8015914:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8015918:	9109      	str	r1, [sp, #36]	; 0x24
 801591a:	f7ff ff19 	bl	8015750 <__exponent>
 801591e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015920:	1813      	adds	r3, r2, r0
 8015922:	2a01      	cmp	r2, #1
 8015924:	4681      	mov	r9, r0
 8015926:	6123      	str	r3, [r4, #16]
 8015928:	dc02      	bgt.n	8015930 <_printf_float+0x164>
 801592a:	6822      	ldr	r2, [r4, #0]
 801592c:	07d2      	lsls	r2, r2, #31
 801592e:	d501      	bpl.n	8015934 <_printf_float+0x168>
 8015930:	3301      	adds	r3, #1
 8015932:	6123      	str	r3, [r4, #16]
 8015934:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8015938:	2b00      	cmp	r3, #0
 801593a:	d09c      	beq.n	8015876 <_printf_float+0xaa>
 801593c:	232d      	movs	r3, #45	; 0x2d
 801593e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015942:	e798      	b.n	8015876 <_printf_float+0xaa>
 8015944:	9a06      	ldr	r2, [sp, #24]
 8015946:	2a47      	cmp	r2, #71	; 0x47
 8015948:	d1be      	bne.n	80158c8 <_printf_float+0xfc>
 801594a:	2b00      	cmp	r3, #0
 801594c:	d1bc      	bne.n	80158c8 <_printf_float+0xfc>
 801594e:	2301      	movs	r3, #1
 8015950:	e7b9      	b.n	80158c6 <_printf_float+0xfa>
 8015952:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8015956:	d118      	bne.n	801598a <_printf_float+0x1be>
 8015958:	2900      	cmp	r1, #0
 801595a:	6863      	ldr	r3, [r4, #4]
 801595c:	dd0b      	ble.n	8015976 <_printf_float+0x1aa>
 801595e:	6121      	str	r1, [r4, #16]
 8015960:	b913      	cbnz	r3, 8015968 <_printf_float+0x19c>
 8015962:	6822      	ldr	r2, [r4, #0]
 8015964:	07d0      	lsls	r0, r2, #31
 8015966:	d502      	bpl.n	801596e <_printf_float+0x1a2>
 8015968:	3301      	adds	r3, #1
 801596a:	440b      	add	r3, r1
 801596c:	6123      	str	r3, [r4, #16]
 801596e:	65a1      	str	r1, [r4, #88]	; 0x58
 8015970:	f04f 0900 	mov.w	r9, #0
 8015974:	e7de      	b.n	8015934 <_printf_float+0x168>
 8015976:	b913      	cbnz	r3, 801597e <_printf_float+0x1b2>
 8015978:	6822      	ldr	r2, [r4, #0]
 801597a:	07d2      	lsls	r2, r2, #31
 801597c:	d501      	bpl.n	8015982 <_printf_float+0x1b6>
 801597e:	3302      	adds	r3, #2
 8015980:	e7f4      	b.n	801596c <_printf_float+0x1a0>
 8015982:	2301      	movs	r3, #1
 8015984:	e7f2      	b.n	801596c <_printf_float+0x1a0>
 8015986:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801598a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801598c:	4299      	cmp	r1, r3
 801598e:	db05      	blt.n	801599c <_printf_float+0x1d0>
 8015990:	6823      	ldr	r3, [r4, #0]
 8015992:	6121      	str	r1, [r4, #16]
 8015994:	07d8      	lsls	r0, r3, #31
 8015996:	d5ea      	bpl.n	801596e <_printf_float+0x1a2>
 8015998:	1c4b      	adds	r3, r1, #1
 801599a:	e7e7      	b.n	801596c <_printf_float+0x1a0>
 801599c:	2900      	cmp	r1, #0
 801599e:	bfd4      	ite	le
 80159a0:	f1c1 0202 	rsble	r2, r1, #2
 80159a4:	2201      	movgt	r2, #1
 80159a6:	4413      	add	r3, r2
 80159a8:	e7e0      	b.n	801596c <_printf_float+0x1a0>
 80159aa:	6823      	ldr	r3, [r4, #0]
 80159ac:	055a      	lsls	r2, r3, #21
 80159ae:	d407      	bmi.n	80159c0 <_printf_float+0x1f4>
 80159b0:	6923      	ldr	r3, [r4, #16]
 80159b2:	4642      	mov	r2, r8
 80159b4:	4631      	mov	r1, r6
 80159b6:	4628      	mov	r0, r5
 80159b8:	47b8      	blx	r7
 80159ba:	3001      	adds	r0, #1
 80159bc:	d12c      	bne.n	8015a18 <_printf_float+0x24c>
 80159be:	e764      	b.n	801588a <_printf_float+0xbe>
 80159c0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80159c4:	f240 80e0 	bls.w	8015b88 <_printf_float+0x3bc>
 80159c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80159cc:	2200      	movs	r2, #0
 80159ce:	2300      	movs	r3, #0
 80159d0:	f7eb f87a 	bl	8000ac8 <__aeabi_dcmpeq>
 80159d4:	2800      	cmp	r0, #0
 80159d6:	d034      	beq.n	8015a42 <_printf_float+0x276>
 80159d8:	4a37      	ldr	r2, [pc, #220]	; (8015ab8 <_printf_float+0x2ec>)
 80159da:	2301      	movs	r3, #1
 80159dc:	4631      	mov	r1, r6
 80159de:	4628      	mov	r0, r5
 80159e0:	47b8      	blx	r7
 80159e2:	3001      	adds	r0, #1
 80159e4:	f43f af51 	beq.w	801588a <_printf_float+0xbe>
 80159e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80159ec:	429a      	cmp	r2, r3
 80159ee:	db02      	blt.n	80159f6 <_printf_float+0x22a>
 80159f0:	6823      	ldr	r3, [r4, #0]
 80159f2:	07d8      	lsls	r0, r3, #31
 80159f4:	d510      	bpl.n	8015a18 <_printf_float+0x24c>
 80159f6:	ee18 3a10 	vmov	r3, s16
 80159fa:	4652      	mov	r2, sl
 80159fc:	4631      	mov	r1, r6
 80159fe:	4628      	mov	r0, r5
 8015a00:	47b8      	blx	r7
 8015a02:	3001      	adds	r0, #1
 8015a04:	f43f af41 	beq.w	801588a <_printf_float+0xbe>
 8015a08:	f04f 0800 	mov.w	r8, #0
 8015a0c:	f104 091a 	add.w	r9, r4, #26
 8015a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015a12:	3b01      	subs	r3, #1
 8015a14:	4543      	cmp	r3, r8
 8015a16:	dc09      	bgt.n	8015a2c <_printf_float+0x260>
 8015a18:	6823      	ldr	r3, [r4, #0]
 8015a1a:	079b      	lsls	r3, r3, #30
 8015a1c:	f100 8107 	bmi.w	8015c2e <_printf_float+0x462>
 8015a20:	68e0      	ldr	r0, [r4, #12]
 8015a22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015a24:	4298      	cmp	r0, r3
 8015a26:	bfb8      	it	lt
 8015a28:	4618      	movlt	r0, r3
 8015a2a:	e730      	b.n	801588e <_printf_float+0xc2>
 8015a2c:	2301      	movs	r3, #1
 8015a2e:	464a      	mov	r2, r9
 8015a30:	4631      	mov	r1, r6
 8015a32:	4628      	mov	r0, r5
 8015a34:	47b8      	blx	r7
 8015a36:	3001      	adds	r0, #1
 8015a38:	f43f af27 	beq.w	801588a <_printf_float+0xbe>
 8015a3c:	f108 0801 	add.w	r8, r8, #1
 8015a40:	e7e6      	b.n	8015a10 <_printf_float+0x244>
 8015a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	dc39      	bgt.n	8015abc <_printf_float+0x2f0>
 8015a48:	4a1b      	ldr	r2, [pc, #108]	; (8015ab8 <_printf_float+0x2ec>)
 8015a4a:	2301      	movs	r3, #1
 8015a4c:	4631      	mov	r1, r6
 8015a4e:	4628      	mov	r0, r5
 8015a50:	47b8      	blx	r7
 8015a52:	3001      	adds	r0, #1
 8015a54:	f43f af19 	beq.w	801588a <_printf_float+0xbe>
 8015a58:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8015a5c:	4313      	orrs	r3, r2
 8015a5e:	d102      	bne.n	8015a66 <_printf_float+0x29a>
 8015a60:	6823      	ldr	r3, [r4, #0]
 8015a62:	07d9      	lsls	r1, r3, #31
 8015a64:	d5d8      	bpl.n	8015a18 <_printf_float+0x24c>
 8015a66:	ee18 3a10 	vmov	r3, s16
 8015a6a:	4652      	mov	r2, sl
 8015a6c:	4631      	mov	r1, r6
 8015a6e:	4628      	mov	r0, r5
 8015a70:	47b8      	blx	r7
 8015a72:	3001      	adds	r0, #1
 8015a74:	f43f af09 	beq.w	801588a <_printf_float+0xbe>
 8015a78:	f04f 0900 	mov.w	r9, #0
 8015a7c:	f104 0a1a 	add.w	sl, r4, #26
 8015a80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015a82:	425b      	negs	r3, r3
 8015a84:	454b      	cmp	r3, r9
 8015a86:	dc01      	bgt.n	8015a8c <_printf_float+0x2c0>
 8015a88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015a8a:	e792      	b.n	80159b2 <_printf_float+0x1e6>
 8015a8c:	2301      	movs	r3, #1
 8015a8e:	4652      	mov	r2, sl
 8015a90:	4631      	mov	r1, r6
 8015a92:	4628      	mov	r0, r5
 8015a94:	47b8      	blx	r7
 8015a96:	3001      	adds	r0, #1
 8015a98:	f43f aef7 	beq.w	801588a <_printf_float+0xbe>
 8015a9c:	f109 0901 	add.w	r9, r9, #1
 8015aa0:	e7ee      	b.n	8015a80 <_printf_float+0x2b4>
 8015aa2:	bf00      	nop
 8015aa4:	7fefffff 	.word	0x7fefffff
 8015aa8:	0801cc69 	.word	0x0801cc69
 8015aac:	0801cc6d 	.word	0x0801cc6d
 8015ab0:	0801cc71 	.word	0x0801cc71
 8015ab4:	0801cc75 	.word	0x0801cc75
 8015ab8:	0801cc79 	.word	0x0801cc79
 8015abc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015abe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015ac0:	429a      	cmp	r2, r3
 8015ac2:	bfa8      	it	ge
 8015ac4:	461a      	movge	r2, r3
 8015ac6:	2a00      	cmp	r2, #0
 8015ac8:	4691      	mov	r9, r2
 8015aca:	dc37      	bgt.n	8015b3c <_printf_float+0x370>
 8015acc:	f04f 0b00 	mov.w	fp, #0
 8015ad0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015ad4:	f104 021a 	add.w	r2, r4, #26
 8015ad8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015ada:	9305      	str	r3, [sp, #20]
 8015adc:	eba3 0309 	sub.w	r3, r3, r9
 8015ae0:	455b      	cmp	r3, fp
 8015ae2:	dc33      	bgt.n	8015b4c <_printf_float+0x380>
 8015ae4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015ae8:	429a      	cmp	r2, r3
 8015aea:	db3b      	blt.n	8015b64 <_printf_float+0x398>
 8015aec:	6823      	ldr	r3, [r4, #0]
 8015aee:	07da      	lsls	r2, r3, #31
 8015af0:	d438      	bmi.n	8015b64 <_printf_float+0x398>
 8015af2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8015af6:	eba2 0903 	sub.w	r9, r2, r3
 8015afa:	9b05      	ldr	r3, [sp, #20]
 8015afc:	1ad2      	subs	r2, r2, r3
 8015afe:	4591      	cmp	r9, r2
 8015b00:	bfa8      	it	ge
 8015b02:	4691      	movge	r9, r2
 8015b04:	f1b9 0f00 	cmp.w	r9, #0
 8015b08:	dc35      	bgt.n	8015b76 <_printf_float+0x3aa>
 8015b0a:	f04f 0800 	mov.w	r8, #0
 8015b0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015b12:	f104 0a1a 	add.w	sl, r4, #26
 8015b16:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015b1a:	1a9b      	subs	r3, r3, r2
 8015b1c:	eba3 0309 	sub.w	r3, r3, r9
 8015b20:	4543      	cmp	r3, r8
 8015b22:	f77f af79 	ble.w	8015a18 <_printf_float+0x24c>
 8015b26:	2301      	movs	r3, #1
 8015b28:	4652      	mov	r2, sl
 8015b2a:	4631      	mov	r1, r6
 8015b2c:	4628      	mov	r0, r5
 8015b2e:	47b8      	blx	r7
 8015b30:	3001      	adds	r0, #1
 8015b32:	f43f aeaa 	beq.w	801588a <_printf_float+0xbe>
 8015b36:	f108 0801 	add.w	r8, r8, #1
 8015b3a:	e7ec      	b.n	8015b16 <_printf_float+0x34a>
 8015b3c:	4613      	mov	r3, r2
 8015b3e:	4631      	mov	r1, r6
 8015b40:	4642      	mov	r2, r8
 8015b42:	4628      	mov	r0, r5
 8015b44:	47b8      	blx	r7
 8015b46:	3001      	adds	r0, #1
 8015b48:	d1c0      	bne.n	8015acc <_printf_float+0x300>
 8015b4a:	e69e      	b.n	801588a <_printf_float+0xbe>
 8015b4c:	2301      	movs	r3, #1
 8015b4e:	4631      	mov	r1, r6
 8015b50:	4628      	mov	r0, r5
 8015b52:	9205      	str	r2, [sp, #20]
 8015b54:	47b8      	blx	r7
 8015b56:	3001      	adds	r0, #1
 8015b58:	f43f ae97 	beq.w	801588a <_printf_float+0xbe>
 8015b5c:	9a05      	ldr	r2, [sp, #20]
 8015b5e:	f10b 0b01 	add.w	fp, fp, #1
 8015b62:	e7b9      	b.n	8015ad8 <_printf_float+0x30c>
 8015b64:	ee18 3a10 	vmov	r3, s16
 8015b68:	4652      	mov	r2, sl
 8015b6a:	4631      	mov	r1, r6
 8015b6c:	4628      	mov	r0, r5
 8015b6e:	47b8      	blx	r7
 8015b70:	3001      	adds	r0, #1
 8015b72:	d1be      	bne.n	8015af2 <_printf_float+0x326>
 8015b74:	e689      	b.n	801588a <_printf_float+0xbe>
 8015b76:	9a05      	ldr	r2, [sp, #20]
 8015b78:	464b      	mov	r3, r9
 8015b7a:	4442      	add	r2, r8
 8015b7c:	4631      	mov	r1, r6
 8015b7e:	4628      	mov	r0, r5
 8015b80:	47b8      	blx	r7
 8015b82:	3001      	adds	r0, #1
 8015b84:	d1c1      	bne.n	8015b0a <_printf_float+0x33e>
 8015b86:	e680      	b.n	801588a <_printf_float+0xbe>
 8015b88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015b8a:	2a01      	cmp	r2, #1
 8015b8c:	dc01      	bgt.n	8015b92 <_printf_float+0x3c6>
 8015b8e:	07db      	lsls	r3, r3, #31
 8015b90:	d53a      	bpl.n	8015c08 <_printf_float+0x43c>
 8015b92:	2301      	movs	r3, #1
 8015b94:	4642      	mov	r2, r8
 8015b96:	4631      	mov	r1, r6
 8015b98:	4628      	mov	r0, r5
 8015b9a:	47b8      	blx	r7
 8015b9c:	3001      	adds	r0, #1
 8015b9e:	f43f ae74 	beq.w	801588a <_printf_float+0xbe>
 8015ba2:	ee18 3a10 	vmov	r3, s16
 8015ba6:	4652      	mov	r2, sl
 8015ba8:	4631      	mov	r1, r6
 8015baa:	4628      	mov	r0, r5
 8015bac:	47b8      	blx	r7
 8015bae:	3001      	adds	r0, #1
 8015bb0:	f43f ae6b 	beq.w	801588a <_printf_float+0xbe>
 8015bb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015bb8:	2200      	movs	r2, #0
 8015bba:	2300      	movs	r3, #0
 8015bbc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8015bc0:	f7ea ff82 	bl	8000ac8 <__aeabi_dcmpeq>
 8015bc4:	b9d8      	cbnz	r0, 8015bfe <_printf_float+0x432>
 8015bc6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8015bca:	f108 0201 	add.w	r2, r8, #1
 8015bce:	4631      	mov	r1, r6
 8015bd0:	4628      	mov	r0, r5
 8015bd2:	47b8      	blx	r7
 8015bd4:	3001      	adds	r0, #1
 8015bd6:	d10e      	bne.n	8015bf6 <_printf_float+0x42a>
 8015bd8:	e657      	b.n	801588a <_printf_float+0xbe>
 8015bda:	2301      	movs	r3, #1
 8015bdc:	4652      	mov	r2, sl
 8015bde:	4631      	mov	r1, r6
 8015be0:	4628      	mov	r0, r5
 8015be2:	47b8      	blx	r7
 8015be4:	3001      	adds	r0, #1
 8015be6:	f43f ae50 	beq.w	801588a <_printf_float+0xbe>
 8015bea:	f108 0801 	add.w	r8, r8, #1
 8015bee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015bf0:	3b01      	subs	r3, #1
 8015bf2:	4543      	cmp	r3, r8
 8015bf4:	dcf1      	bgt.n	8015bda <_printf_float+0x40e>
 8015bf6:	464b      	mov	r3, r9
 8015bf8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8015bfc:	e6da      	b.n	80159b4 <_printf_float+0x1e8>
 8015bfe:	f04f 0800 	mov.w	r8, #0
 8015c02:	f104 0a1a 	add.w	sl, r4, #26
 8015c06:	e7f2      	b.n	8015bee <_printf_float+0x422>
 8015c08:	2301      	movs	r3, #1
 8015c0a:	4642      	mov	r2, r8
 8015c0c:	e7df      	b.n	8015bce <_printf_float+0x402>
 8015c0e:	2301      	movs	r3, #1
 8015c10:	464a      	mov	r2, r9
 8015c12:	4631      	mov	r1, r6
 8015c14:	4628      	mov	r0, r5
 8015c16:	47b8      	blx	r7
 8015c18:	3001      	adds	r0, #1
 8015c1a:	f43f ae36 	beq.w	801588a <_printf_float+0xbe>
 8015c1e:	f108 0801 	add.w	r8, r8, #1
 8015c22:	68e3      	ldr	r3, [r4, #12]
 8015c24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8015c26:	1a5b      	subs	r3, r3, r1
 8015c28:	4543      	cmp	r3, r8
 8015c2a:	dcf0      	bgt.n	8015c0e <_printf_float+0x442>
 8015c2c:	e6f8      	b.n	8015a20 <_printf_float+0x254>
 8015c2e:	f04f 0800 	mov.w	r8, #0
 8015c32:	f104 0919 	add.w	r9, r4, #25
 8015c36:	e7f4      	b.n	8015c22 <_printf_float+0x456>

08015c38 <_printf_common>:
 8015c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015c3c:	4616      	mov	r6, r2
 8015c3e:	4699      	mov	r9, r3
 8015c40:	688a      	ldr	r2, [r1, #8]
 8015c42:	690b      	ldr	r3, [r1, #16]
 8015c44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8015c48:	4293      	cmp	r3, r2
 8015c4a:	bfb8      	it	lt
 8015c4c:	4613      	movlt	r3, r2
 8015c4e:	6033      	str	r3, [r6, #0]
 8015c50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8015c54:	4607      	mov	r7, r0
 8015c56:	460c      	mov	r4, r1
 8015c58:	b10a      	cbz	r2, 8015c5e <_printf_common+0x26>
 8015c5a:	3301      	adds	r3, #1
 8015c5c:	6033      	str	r3, [r6, #0]
 8015c5e:	6823      	ldr	r3, [r4, #0]
 8015c60:	0699      	lsls	r1, r3, #26
 8015c62:	bf42      	ittt	mi
 8015c64:	6833      	ldrmi	r3, [r6, #0]
 8015c66:	3302      	addmi	r3, #2
 8015c68:	6033      	strmi	r3, [r6, #0]
 8015c6a:	6825      	ldr	r5, [r4, #0]
 8015c6c:	f015 0506 	ands.w	r5, r5, #6
 8015c70:	d106      	bne.n	8015c80 <_printf_common+0x48>
 8015c72:	f104 0a19 	add.w	sl, r4, #25
 8015c76:	68e3      	ldr	r3, [r4, #12]
 8015c78:	6832      	ldr	r2, [r6, #0]
 8015c7a:	1a9b      	subs	r3, r3, r2
 8015c7c:	42ab      	cmp	r3, r5
 8015c7e:	dc26      	bgt.n	8015cce <_printf_common+0x96>
 8015c80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8015c84:	1e13      	subs	r3, r2, #0
 8015c86:	6822      	ldr	r2, [r4, #0]
 8015c88:	bf18      	it	ne
 8015c8a:	2301      	movne	r3, #1
 8015c8c:	0692      	lsls	r2, r2, #26
 8015c8e:	d42b      	bmi.n	8015ce8 <_printf_common+0xb0>
 8015c90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8015c94:	4649      	mov	r1, r9
 8015c96:	4638      	mov	r0, r7
 8015c98:	47c0      	blx	r8
 8015c9a:	3001      	adds	r0, #1
 8015c9c:	d01e      	beq.n	8015cdc <_printf_common+0xa4>
 8015c9e:	6823      	ldr	r3, [r4, #0]
 8015ca0:	6922      	ldr	r2, [r4, #16]
 8015ca2:	f003 0306 	and.w	r3, r3, #6
 8015ca6:	2b04      	cmp	r3, #4
 8015ca8:	bf02      	ittt	eq
 8015caa:	68e5      	ldreq	r5, [r4, #12]
 8015cac:	6833      	ldreq	r3, [r6, #0]
 8015cae:	1aed      	subeq	r5, r5, r3
 8015cb0:	68a3      	ldr	r3, [r4, #8]
 8015cb2:	bf0c      	ite	eq
 8015cb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015cb8:	2500      	movne	r5, #0
 8015cba:	4293      	cmp	r3, r2
 8015cbc:	bfc4      	itt	gt
 8015cbe:	1a9b      	subgt	r3, r3, r2
 8015cc0:	18ed      	addgt	r5, r5, r3
 8015cc2:	2600      	movs	r6, #0
 8015cc4:	341a      	adds	r4, #26
 8015cc6:	42b5      	cmp	r5, r6
 8015cc8:	d11a      	bne.n	8015d00 <_printf_common+0xc8>
 8015cca:	2000      	movs	r0, #0
 8015ccc:	e008      	b.n	8015ce0 <_printf_common+0xa8>
 8015cce:	2301      	movs	r3, #1
 8015cd0:	4652      	mov	r2, sl
 8015cd2:	4649      	mov	r1, r9
 8015cd4:	4638      	mov	r0, r7
 8015cd6:	47c0      	blx	r8
 8015cd8:	3001      	adds	r0, #1
 8015cda:	d103      	bne.n	8015ce4 <_printf_common+0xac>
 8015cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8015ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015ce4:	3501      	adds	r5, #1
 8015ce6:	e7c6      	b.n	8015c76 <_printf_common+0x3e>
 8015ce8:	18e1      	adds	r1, r4, r3
 8015cea:	1c5a      	adds	r2, r3, #1
 8015cec:	2030      	movs	r0, #48	; 0x30
 8015cee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015cf2:	4422      	add	r2, r4
 8015cf4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8015cf8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015cfc:	3302      	adds	r3, #2
 8015cfe:	e7c7      	b.n	8015c90 <_printf_common+0x58>
 8015d00:	2301      	movs	r3, #1
 8015d02:	4622      	mov	r2, r4
 8015d04:	4649      	mov	r1, r9
 8015d06:	4638      	mov	r0, r7
 8015d08:	47c0      	blx	r8
 8015d0a:	3001      	adds	r0, #1
 8015d0c:	d0e6      	beq.n	8015cdc <_printf_common+0xa4>
 8015d0e:	3601      	adds	r6, #1
 8015d10:	e7d9      	b.n	8015cc6 <_printf_common+0x8e>
	...

08015d14 <_printf_i>:
 8015d14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015d18:	7e0f      	ldrb	r7, [r1, #24]
 8015d1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8015d1c:	2f78      	cmp	r7, #120	; 0x78
 8015d1e:	4691      	mov	r9, r2
 8015d20:	4680      	mov	r8, r0
 8015d22:	460c      	mov	r4, r1
 8015d24:	469a      	mov	sl, r3
 8015d26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8015d2a:	d807      	bhi.n	8015d3c <_printf_i+0x28>
 8015d2c:	2f62      	cmp	r7, #98	; 0x62
 8015d2e:	d80a      	bhi.n	8015d46 <_printf_i+0x32>
 8015d30:	2f00      	cmp	r7, #0
 8015d32:	f000 80d4 	beq.w	8015ede <_printf_i+0x1ca>
 8015d36:	2f58      	cmp	r7, #88	; 0x58
 8015d38:	f000 80c0 	beq.w	8015ebc <_printf_i+0x1a8>
 8015d3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015d40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8015d44:	e03a      	b.n	8015dbc <_printf_i+0xa8>
 8015d46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8015d4a:	2b15      	cmp	r3, #21
 8015d4c:	d8f6      	bhi.n	8015d3c <_printf_i+0x28>
 8015d4e:	a101      	add	r1, pc, #4	; (adr r1, 8015d54 <_printf_i+0x40>)
 8015d50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015d54:	08015dad 	.word	0x08015dad
 8015d58:	08015dc1 	.word	0x08015dc1
 8015d5c:	08015d3d 	.word	0x08015d3d
 8015d60:	08015d3d 	.word	0x08015d3d
 8015d64:	08015d3d 	.word	0x08015d3d
 8015d68:	08015d3d 	.word	0x08015d3d
 8015d6c:	08015dc1 	.word	0x08015dc1
 8015d70:	08015d3d 	.word	0x08015d3d
 8015d74:	08015d3d 	.word	0x08015d3d
 8015d78:	08015d3d 	.word	0x08015d3d
 8015d7c:	08015d3d 	.word	0x08015d3d
 8015d80:	08015ec5 	.word	0x08015ec5
 8015d84:	08015ded 	.word	0x08015ded
 8015d88:	08015e7f 	.word	0x08015e7f
 8015d8c:	08015d3d 	.word	0x08015d3d
 8015d90:	08015d3d 	.word	0x08015d3d
 8015d94:	08015ee7 	.word	0x08015ee7
 8015d98:	08015d3d 	.word	0x08015d3d
 8015d9c:	08015ded 	.word	0x08015ded
 8015da0:	08015d3d 	.word	0x08015d3d
 8015da4:	08015d3d 	.word	0x08015d3d
 8015da8:	08015e87 	.word	0x08015e87
 8015dac:	682b      	ldr	r3, [r5, #0]
 8015dae:	1d1a      	adds	r2, r3, #4
 8015db0:	681b      	ldr	r3, [r3, #0]
 8015db2:	602a      	str	r2, [r5, #0]
 8015db4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015db8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015dbc:	2301      	movs	r3, #1
 8015dbe:	e09f      	b.n	8015f00 <_printf_i+0x1ec>
 8015dc0:	6820      	ldr	r0, [r4, #0]
 8015dc2:	682b      	ldr	r3, [r5, #0]
 8015dc4:	0607      	lsls	r7, r0, #24
 8015dc6:	f103 0104 	add.w	r1, r3, #4
 8015dca:	6029      	str	r1, [r5, #0]
 8015dcc:	d501      	bpl.n	8015dd2 <_printf_i+0xbe>
 8015dce:	681e      	ldr	r6, [r3, #0]
 8015dd0:	e003      	b.n	8015dda <_printf_i+0xc6>
 8015dd2:	0646      	lsls	r6, r0, #25
 8015dd4:	d5fb      	bpl.n	8015dce <_printf_i+0xba>
 8015dd6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8015dda:	2e00      	cmp	r6, #0
 8015ddc:	da03      	bge.n	8015de6 <_printf_i+0xd2>
 8015dde:	232d      	movs	r3, #45	; 0x2d
 8015de0:	4276      	negs	r6, r6
 8015de2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015de6:	485a      	ldr	r0, [pc, #360]	; (8015f50 <_printf_i+0x23c>)
 8015de8:	230a      	movs	r3, #10
 8015dea:	e012      	b.n	8015e12 <_printf_i+0xfe>
 8015dec:	682b      	ldr	r3, [r5, #0]
 8015dee:	6820      	ldr	r0, [r4, #0]
 8015df0:	1d19      	adds	r1, r3, #4
 8015df2:	6029      	str	r1, [r5, #0]
 8015df4:	0605      	lsls	r5, r0, #24
 8015df6:	d501      	bpl.n	8015dfc <_printf_i+0xe8>
 8015df8:	681e      	ldr	r6, [r3, #0]
 8015dfa:	e002      	b.n	8015e02 <_printf_i+0xee>
 8015dfc:	0641      	lsls	r1, r0, #25
 8015dfe:	d5fb      	bpl.n	8015df8 <_printf_i+0xe4>
 8015e00:	881e      	ldrh	r6, [r3, #0]
 8015e02:	4853      	ldr	r0, [pc, #332]	; (8015f50 <_printf_i+0x23c>)
 8015e04:	2f6f      	cmp	r7, #111	; 0x6f
 8015e06:	bf0c      	ite	eq
 8015e08:	2308      	moveq	r3, #8
 8015e0a:	230a      	movne	r3, #10
 8015e0c:	2100      	movs	r1, #0
 8015e0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015e12:	6865      	ldr	r5, [r4, #4]
 8015e14:	60a5      	str	r5, [r4, #8]
 8015e16:	2d00      	cmp	r5, #0
 8015e18:	bfa2      	ittt	ge
 8015e1a:	6821      	ldrge	r1, [r4, #0]
 8015e1c:	f021 0104 	bicge.w	r1, r1, #4
 8015e20:	6021      	strge	r1, [r4, #0]
 8015e22:	b90e      	cbnz	r6, 8015e28 <_printf_i+0x114>
 8015e24:	2d00      	cmp	r5, #0
 8015e26:	d04b      	beq.n	8015ec0 <_printf_i+0x1ac>
 8015e28:	4615      	mov	r5, r2
 8015e2a:	fbb6 f1f3 	udiv	r1, r6, r3
 8015e2e:	fb03 6711 	mls	r7, r3, r1, r6
 8015e32:	5dc7      	ldrb	r7, [r0, r7]
 8015e34:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8015e38:	4637      	mov	r7, r6
 8015e3a:	42bb      	cmp	r3, r7
 8015e3c:	460e      	mov	r6, r1
 8015e3e:	d9f4      	bls.n	8015e2a <_printf_i+0x116>
 8015e40:	2b08      	cmp	r3, #8
 8015e42:	d10b      	bne.n	8015e5c <_printf_i+0x148>
 8015e44:	6823      	ldr	r3, [r4, #0]
 8015e46:	07de      	lsls	r6, r3, #31
 8015e48:	d508      	bpl.n	8015e5c <_printf_i+0x148>
 8015e4a:	6923      	ldr	r3, [r4, #16]
 8015e4c:	6861      	ldr	r1, [r4, #4]
 8015e4e:	4299      	cmp	r1, r3
 8015e50:	bfde      	ittt	le
 8015e52:	2330      	movle	r3, #48	; 0x30
 8015e54:	f805 3c01 	strble.w	r3, [r5, #-1]
 8015e58:	f105 35ff 	addle.w	r5, r5, #4294967295
 8015e5c:	1b52      	subs	r2, r2, r5
 8015e5e:	6122      	str	r2, [r4, #16]
 8015e60:	f8cd a000 	str.w	sl, [sp]
 8015e64:	464b      	mov	r3, r9
 8015e66:	aa03      	add	r2, sp, #12
 8015e68:	4621      	mov	r1, r4
 8015e6a:	4640      	mov	r0, r8
 8015e6c:	f7ff fee4 	bl	8015c38 <_printf_common>
 8015e70:	3001      	adds	r0, #1
 8015e72:	d14a      	bne.n	8015f0a <_printf_i+0x1f6>
 8015e74:	f04f 30ff 	mov.w	r0, #4294967295
 8015e78:	b004      	add	sp, #16
 8015e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e7e:	6823      	ldr	r3, [r4, #0]
 8015e80:	f043 0320 	orr.w	r3, r3, #32
 8015e84:	6023      	str	r3, [r4, #0]
 8015e86:	4833      	ldr	r0, [pc, #204]	; (8015f54 <_printf_i+0x240>)
 8015e88:	2778      	movs	r7, #120	; 0x78
 8015e8a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8015e8e:	6823      	ldr	r3, [r4, #0]
 8015e90:	6829      	ldr	r1, [r5, #0]
 8015e92:	061f      	lsls	r7, r3, #24
 8015e94:	f851 6b04 	ldr.w	r6, [r1], #4
 8015e98:	d402      	bmi.n	8015ea0 <_printf_i+0x18c>
 8015e9a:	065f      	lsls	r7, r3, #25
 8015e9c:	bf48      	it	mi
 8015e9e:	b2b6      	uxthmi	r6, r6
 8015ea0:	07df      	lsls	r7, r3, #31
 8015ea2:	bf48      	it	mi
 8015ea4:	f043 0320 	orrmi.w	r3, r3, #32
 8015ea8:	6029      	str	r1, [r5, #0]
 8015eaa:	bf48      	it	mi
 8015eac:	6023      	strmi	r3, [r4, #0]
 8015eae:	b91e      	cbnz	r6, 8015eb8 <_printf_i+0x1a4>
 8015eb0:	6823      	ldr	r3, [r4, #0]
 8015eb2:	f023 0320 	bic.w	r3, r3, #32
 8015eb6:	6023      	str	r3, [r4, #0]
 8015eb8:	2310      	movs	r3, #16
 8015eba:	e7a7      	b.n	8015e0c <_printf_i+0xf8>
 8015ebc:	4824      	ldr	r0, [pc, #144]	; (8015f50 <_printf_i+0x23c>)
 8015ebe:	e7e4      	b.n	8015e8a <_printf_i+0x176>
 8015ec0:	4615      	mov	r5, r2
 8015ec2:	e7bd      	b.n	8015e40 <_printf_i+0x12c>
 8015ec4:	682b      	ldr	r3, [r5, #0]
 8015ec6:	6826      	ldr	r6, [r4, #0]
 8015ec8:	6961      	ldr	r1, [r4, #20]
 8015eca:	1d18      	adds	r0, r3, #4
 8015ecc:	6028      	str	r0, [r5, #0]
 8015ece:	0635      	lsls	r5, r6, #24
 8015ed0:	681b      	ldr	r3, [r3, #0]
 8015ed2:	d501      	bpl.n	8015ed8 <_printf_i+0x1c4>
 8015ed4:	6019      	str	r1, [r3, #0]
 8015ed6:	e002      	b.n	8015ede <_printf_i+0x1ca>
 8015ed8:	0670      	lsls	r0, r6, #25
 8015eda:	d5fb      	bpl.n	8015ed4 <_printf_i+0x1c0>
 8015edc:	8019      	strh	r1, [r3, #0]
 8015ede:	2300      	movs	r3, #0
 8015ee0:	6123      	str	r3, [r4, #16]
 8015ee2:	4615      	mov	r5, r2
 8015ee4:	e7bc      	b.n	8015e60 <_printf_i+0x14c>
 8015ee6:	682b      	ldr	r3, [r5, #0]
 8015ee8:	1d1a      	adds	r2, r3, #4
 8015eea:	602a      	str	r2, [r5, #0]
 8015eec:	681d      	ldr	r5, [r3, #0]
 8015eee:	6862      	ldr	r2, [r4, #4]
 8015ef0:	2100      	movs	r1, #0
 8015ef2:	4628      	mov	r0, r5
 8015ef4:	f7ea f96c 	bl	80001d0 <memchr>
 8015ef8:	b108      	cbz	r0, 8015efe <_printf_i+0x1ea>
 8015efa:	1b40      	subs	r0, r0, r5
 8015efc:	6060      	str	r0, [r4, #4]
 8015efe:	6863      	ldr	r3, [r4, #4]
 8015f00:	6123      	str	r3, [r4, #16]
 8015f02:	2300      	movs	r3, #0
 8015f04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015f08:	e7aa      	b.n	8015e60 <_printf_i+0x14c>
 8015f0a:	6923      	ldr	r3, [r4, #16]
 8015f0c:	462a      	mov	r2, r5
 8015f0e:	4649      	mov	r1, r9
 8015f10:	4640      	mov	r0, r8
 8015f12:	47d0      	blx	sl
 8015f14:	3001      	adds	r0, #1
 8015f16:	d0ad      	beq.n	8015e74 <_printf_i+0x160>
 8015f18:	6823      	ldr	r3, [r4, #0]
 8015f1a:	079b      	lsls	r3, r3, #30
 8015f1c:	d413      	bmi.n	8015f46 <_printf_i+0x232>
 8015f1e:	68e0      	ldr	r0, [r4, #12]
 8015f20:	9b03      	ldr	r3, [sp, #12]
 8015f22:	4298      	cmp	r0, r3
 8015f24:	bfb8      	it	lt
 8015f26:	4618      	movlt	r0, r3
 8015f28:	e7a6      	b.n	8015e78 <_printf_i+0x164>
 8015f2a:	2301      	movs	r3, #1
 8015f2c:	4632      	mov	r2, r6
 8015f2e:	4649      	mov	r1, r9
 8015f30:	4640      	mov	r0, r8
 8015f32:	47d0      	blx	sl
 8015f34:	3001      	adds	r0, #1
 8015f36:	d09d      	beq.n	8015e74 <_printf_i+0x160>
 8015f38:	3501      	adds	r5, #1
 8015f3a:	68e3      	ldr	r3, [r4, #12]
 8015f3c:	9903      	ldr	r1, [sp, #12]
 8015f3e:	1a5b      	subs	r3, r3, r1
 8015f40:	42ab      	cmp	r3, r5
 8015f42:	dcf2      	bgt.n	8015f2a <_printf_i+0x216>
 8015f44:	e7eb      	b.n	8015f1e <_printf_i+0x20a>
 8015f46:	2500      	movs	r5, #0
 8015f48:	f104 0619 	add.w	r6, r4, #25
 8015f4c:	e7f5      	b.n	8015f3a <_printf_i+0x226>
 8015f4e:	bf00      	nop
 8015f50:	0801cc7b 	.word	0x0801cc7b
 8015f54:	0801cc8c 	.word	0x0801cc8c

08015f58 <_scanf_float>:
 8015f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f5c:	b087      	sub	sp, #28
 8015f5e:	4617      	mov	r7, r2
 8015f60:	9303      	str	r3, [sp, #12]
 8015f62:	688b      	ldr	r3, [r1, #8]
 8015f64:	1e5a      	subs	r2, r3, #1
 8015f66:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8015f6a:	bf83      	ittte	hi
 8015f6c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8015f70:	195b      	addhi	r3, r3, r5
 8015f72:	9302      	strhi	r3, [sp, #8]
 8015f74:	2300      	movls	r3, #0
 8015f76:	bf86      	itte	hi
 8015f78:	f240 135d 	movwhi	r3, #349	; 0x15d
 8015f7c:	608b      	strhi	r3, [r1, #8]
 8015f7e:	9302      	strls	r3, [sp, #8]
 8015f80:	680b      	ldr	r3, [r1, #0]
 8015f82:	468b      	mov	fp, r1
 8015f84:	2500      	movs	r5, #0
 8015f86:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8015f8a:	f84b 3b1c 	str.w	r3, [fp], #28
 8015f8e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8015f92:	4680      	mov	r8, r0
 8015f94:	460c      	mov	r4, r1
 8015f96:	465e      	mov	r6, fp
 8015f98:	46aa      	mov	sl, r5
 8015f9a:	46a9      	mov	r9, r5
 8015f9c:	9501      	str	r5, [sp, #4]
 8015f9e:	68a2      	ldr	r2, [r4, #8]
 8015fa0:	b152      	cbz	r2, 8015fb8 <_scanf_float+0x60>
 8015fa2:	683b      	ldr	r3, [r7, #0]
 8015fa4:	781b      	ldrb	r3, [r3, #0]
 8015fa6:	2b4e      	cmp	r3, #78	; 0x4e
 8015fa8:	d864      	bhi.n	8016074 <_scanf_float+0x11c>
 8015faa:	2b40      	cmp	r3, #64	; 0x40
 8015fac:	d83c      	bhi.n	8016028 <_scanf_float+0xd0>
 8015fae:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8015fb2:	b2c8      	uxtb	r0, r1
 8015fb4:	280e      	cmp	r0, #14
 8015fb6:	d93a      	bls.n	801602e <_scanf_float+0xd6>
 8015fb8:	f1b9 0f00 	cmp.w	r9, #0
 8015fbc:	d003      	beq.n	8015fc6 <_scanf_float+0x6e>
 8015fbe:	6823      	ldr	r3, [r4, #0]
 8015fc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8015fc4:	6023      	str	r3, [r4, #0]
 8015fc6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015fca:	f1ba 0f01 	cmp.w	sl, #1
 8015fce:	f200 8113 	bhi.w	80161f8 <_scanf_float+0x2a0>
 8015fd2:	455e      	cmp	r6, fp
 8015fd4:	f200 8105 	bhi.w	80161e2 <_scanf_float+0x28a>
 8015fd8:	2501      	movs	r5, #1
 8015fda:	4628      	mov	r0, r5
 8015fdc:	b007      	add	sp, #28
 8015fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fe2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8015fe6:	2a0d      	cmp	r2, #13
 8015fe8:	d8e6      	bhi.n	8015fb8 <_scanf_float+0x60>
 8015fea:	a101      	add	r1, pc, #4	; (adr r1, 8015ff0 <_scanf_float+0x98>)
 8015fec:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8015ff0:	0801612f 	.word	0x0801612f
 8015ff4:	08015fb9 	.word	0x08015fb9
 8015ff8:	08015fb9 	.word	0x08015fb9
 8015ffc:	08015fb9 	.word	0x08015fb9
 8016000:	0801618f 	.word	0x0801618f
 8016004:	08016167 	.word	0x08016167
 8016008:	08015fb9 	.word	0x08015fb9
 801600c:	08015fb9 	.word	0x08015fb9
 8016010:	0801613d 	.word	0x0801613d
 8016014:	08015fb9 	.word	0x08015fb9
 8016018:	08015fb9 	.word	0x08015fb9
 801601c:	08015fb9 	.word	0x08015fb9
 8016020:	08015fb9 	.word	0x08015fb9
 8016024:	080160f5 	.word	0x080160f5
 8016028:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801602c:	e7db      	b.n	8015fe6 <_scanf_float+0x8e>
 801602e:	290e      	cmp	r1, #14
 8016030:	d8c2      	bhi.n	8015fb8 <_scanf_float+0x60>
 8016032:	a001      	add	r0, pc, #4	; (adr r0, 8016038 <_scanf_float+0xe0>)
 8016034:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8016038:	080160e7 	.word	0x080160e7
 801603c:	08015fb9 	.word	0x08015fb9
 8016040:	080160e7 	.word	0x080160e7
 8016044:	0801617b 	.word	0x0801617b
 8016048:	08015fb9 	.word	0x08015fb9
 801604c:	08016095 	.word	0x08016095
 8016050:	080160d1 	.word	0x080160d1
 8016054:	080160d1 	.word	0x080160d1
 8016058:	080160d1 	.word	0x080160d1
 801605c:	080160d1 	.word	0x080160d1
 8016060:	080160d1 	.word	0x080160d1
 8016064:	080160d1 	.word	0x080160d1
 8016068:	080160d1 	.word	0x080160d1
 801606c:	080160d1 	.word	0x080160d1
 8016070:	080160d1 	.word	0x080160d1
 8016074:	2b6e      	cmp	r3, #110	; 0x6e
 8016076:	d809      	bhi.n	801608c <_scanf_float+0x134>
 8016078:	2b60      	cmp	r3, #96	; 0x60
 801607a:	d8b2      	bhi.n	8015fe2 <_scanf_float+0x8a>
 801607c:	2b54      	cmp	r3, #84	; 0x54
 801607e:	d077      	beq.n	8016170 <_scanf_float+0x218>
 8016080:	2b59      	cmp	r3, #89	; 0x59
 8016082:	d199      	bne.n	8015fb8 <_scanf_float+0x60>
 8016084:	2d07      	cmp	r5, #7
 8016086:	d197      	bne.n	8015fb8 <_scanf_float+0x60>
 8016088:	2508      	movs	r5, #8
 801608a:	e029      	b.n	80160e0 <_scanf_float+0x188>
 801608c:	2b74      	cmp	r3, #116	; 0x74
 801608e:	d06f      	beq.n	8016170 <_scanf_float+0x218>
 8016090:	2b79      	cmp	r3, #121	; 0x79
 8016092:	e7f6      	b.n	8016082 <_scanf_float+0x12a>
 8016094:	6821      	ldr	r1, [r4, #0]
 8016096:	05c8      	lsls	r0, r1, #23
 8016098:	d51a      	bpl.n	80160d0 <_scanf_float+0x178>
 801609a:	9b02      	ldr	r3, [sp, #8]
 801609c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80160a0:	6021      	str	r1, [r4, #0]
 80160a2:	f109 0901 	add.w	r9, r9, #1
 80160a6:	b11b      	cbz	r3, 80160b0 <_scanf_float+0x158>
 80160a8:	3b01      	subs	r3, #1
 80160aa:	3201      	adds	r2, #1
 80160ac:	9302      	str	r3, [sp, #8]
 80160ae:	60a2      	str	r2, [r4, #8]
 80160b0:	68a3      	ldr	r3, [r4, #8]
 80160b2:	3b01      	subs	r3, #1
 80160b4:	60a3      	str	r3, [r4, #8]
 80160b6:	6923      	ldr	r3, [r4, #16]
 80160b8:	3301      	adds	r3, #1
 80160ba:	6123      	str	r3, [r4, #16]
 80160bc:	687b      	ldr	r3, [r7, #4]
 80160be:	3b01      	subs	r3, #1
 80160c0:	2b00      	cmp	r3, #0
 80160c2:	607b      	str	r3, [r7, #4]
 80160c4:	f340 8084 	ble.w	80161d0 <_scanf_float+0x278>
 80160c8:	683b      	ldr	r3, [r7, #0]
 80160ca:	3301      	adds	r3, #1
 80160cc:	603b      	str	r3, [r7, #0]
 80160ce:	e766      	b.n	8015f9e <_scanf_float+0x46>
 80160d0:	eb1a 0f05 	cmn.w	sl, r5
 80160d4:	f47f af70 	bne.w	8015fb8 <_scanf_float+0x60>
 80160d8:	6822      	ldr	r2, [r4, #0]
 80160da:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80160de:	6022      	str	r2, [r4, #0]
 80160e0:	f806 3b01 	strb.w	r3, [r6], #1
 80160e4:	e7e4      	b.n	80160b0 <_scanf_float+0x158>
 80160e6:	6822      	ldr	r2, [r4, #0]
 80160e8:	0610      	lsls	r0, r2, #24
 80160ea:	f57f af65 	bpl.w	8015fb8 <_scanf_float+0x60>
 80160ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80160f2:	e7f4      	b.n	80160de <_scanf_float+0x186>
 80160f4:	f1ba 0f00 	cmp.w	sl, #0
 80160f8:	d10e      	bne.n	8016118 <_scanf_float+0x1c0>
 80160fa:	f1b9 0f00 	cmp.w	r9, #0
 80160fe:	d10e      	bne.n	801611e <_scanf_float+0x1c6>
 8016100:	6822      	ldr	r2, [r4, #0]
 8016102:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8016106:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801610a:	d108      	bne.n	801611e <_scanf_float+0x1c6>
 801610c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016110:	6022      	str	r2, [r4, #0]
 8016112:	f04f 0a01 	mov.w	sl, #1
 8016116:	e7e3      	b.n	80160e0 <_scanf_float+0x188>
 8016118:	f1ba 0f02 	cmp.w	sl, #2
 801611c:	d055      	beq.n	80161ca <_scanf_float+0x272>
 801611e:	2d01      	cmp	r5, #1
 8016120:	d002      	beq.n	8016128 <_scanf_float+0x1d0>
 8016122:	2d04      	cmp	r5, #4
 8016124:	f47f af48 	bne.w	8015fb8 <_scanf_float+0x60>
 8016128:	3501      	adds	r5, #1
 801612a:	b2ed      	uxtb	r5, r5
 801612c:	e7d8      	b.n	80160e0 <_scanf_float+0x188>
 801612e:	f1ba 0f01 	cmp.w	sl, #1
 8016132:	f47f af41 	bne.w	8015fb8 <_scanf_float+0x60>
 8016136:	f04f 0a02 	mov.w	sl, #2
 801613a:	e7d1      	b.n	80160e0 <_scanf_float+0x188>
 801613c:	b97d      	cbnz	r5, 801615e <_scanf_float+0x206>
 801613e:	f1b9 0f00 	cmp.w	r9, #0
 8016142:	f47f af3c 	bne.w	8015fbe <_scanf_float+0x66>
 8016146:	6822      	ldr	r2, [r4, #0]
 8016148:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801614c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8016150:	f47f af39 	bne.w	8015fc6 <_scanf_float+0x6e>
 8016154:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8016158:	6022      	str	r2, [r4, #0]
 801615a:	2501      	movs	r5, #1
 801615c:	e7c0      	b.n	80160e0 <_scanf_float+0x188>
 801615e:	2d03      	cmp	r5, #3
 8016160:	d0e2      	beq.n	8016128 <_scanf_float+0x1d0>
 8016162:	2d05      	cmp	r5, #5
 8016164:	e7de      	b.n	8016124 <_scanf_float+0x1cc>
 8016166:	2d02      	cmp	r5, #2
 8016168:	f47f af26 	bne.w	8015fb8 <_scanf_float+0x60>
 801616c:	2503      	movs	r5, #3
 801616e:	e7b7      	b.n	80160e0 <_scanf_float+0x188>
 8016170:	2d06      	cmp	r5, #6
 8016172:	f47f af21 	bne.w	8015fb8 <_scanf_float+0x60>
 8016176:	2507      	movs	r5, #7
 8016178:	e7b2      	b.n	80160e0 <_scanf_float+0x188>
 801617a:	6822      	ldr	r2, [r4, #0]
 801617c:	0591      	lsls	r1, r2, #22
 801617e:	f57f af1b 	bpl.w	8015fb8 <_scanf_float+0x60>
 8016182:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8016186:	6022      	str	r2, [r4, #0]
 8016188:	f8cd 9004 	str.w	r9, [sp, #4]
 801618c:	e7a8      	b.n	80160e0 <_scanf_float+0x188>
 801618e:	6822      	ldr	r2, [r4, #0]
 8016190:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8016194:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8016198:	d006      	beq.n	80161a8 <_scanf_float+0x250>
 801619a:	0550      	lsls	r0, r2, #21
 801619c:	f57f af0c 	bpl.w	8015fb8 <_scanf_float+0x60>
 80161a0:	f1b9 0f00 	cmp.w	r9, #0
 80161a4:	f43f af0f 	beq.w	8015fc6 <_scanf_float+0x6e>
 80161a8:	0591      	lsls	r1, r2, #22
 80161aa:	bf58      	it	pl
 80161ac:	9901      	ldrpl	r1, [sp, #4]
 80161ae:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80161b2:	bf58      	it	pl
 80161b4:	eba9 0101 	subpl.w	r1, r9, r1
 80161b8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80161bc:	bf58      	it	pl
 80161be:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80161c2:	6022      	str	r2, [r4, #0]
 80161c4:	f04f 0900 	mov.w	r9, #0
 80161c8:	e78a      	b.n	80160e0 <_scanf_float+0x188>
 80161ca:	f04f 0a03 	mov.w	sl, #3
 80161ce:	e787      	b.n	80160e0 <_scanf_float+0x188>
 80161d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80161d4:	4639      	mov	r1, r7
 80161d6:	4640      	mov	r0, r8
 80161d8:	4798      	blx	r3
 80161da:	2800      	cmp	r0, #0
 80161dc:	f43f aedf 	beq.w	8015f9e <_scanf_float+0x46>
 80161e0:	e6ea      	b.n	8015fb8 <_scanf_float+0x60>
 80161e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80161e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80161ea:	463a      	mov	r2, r7
 80161ec:	4640      	mov	r0, r8
 80161ee:	4798      	blx	r3
 80161f0:	6923      	ldr	r3, [r4, #16]
 80161f2:	3b01      	subs	r3, #1
 80161f4:	6123      	str	r3, [r4, #16]
 80161f6:	e6ec      	b.n	8015fd2 <_scanf_float+0x7a>
 80161f8:	1e6b      	subs	r3, r5, #1
 80161fa:	2b06      	cmp	r3, #6
 80161fc:	d825      	bhi.n	801624a <_scanf_float+0x2f2>
 80161fe:	2d02      	cmp	r5, #2
 8016200:	d836      	bhi.n	8016270 <_scanf_float+0x318>
 8016202:	455e      	cmp	r6, fp
 8016204:	f67f aee8 	bls.w	8015fd8 <_scanf_float+0x80>
 8016208:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801620c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016210:	463a      	mov	r2, r7
 8016212:	4640      	mov	r0, r8
 8016214:	4798      	blx	r3
 8016216:	6923      	ldr	r3, [r4, #16]
 8016218:	3b01      	subs	r3, #1
 801621a:	6123      	str	r3, [r4, #16]
 801621c:	e7f1      	b.n	8016202 <_scanf_float+0x2aa>
 801621e:	9802      	ldr	r0, [sp, #8]
 8016220:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016224:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8016228:	9002      	str	r0, [sp, #8]
 801622a:	463a      	mov	r2, r7
 801622c:	4640      	mov	r0, r8
 801622e:	4798      	blx	r3
 8016230:	6923      	ldr	r3, [r4, #16]
 8016232:	3b01      	subs	r3, #1
 8016234:	6123      	str	r3, [r4, #16]
 8016236:	f10a 3aff 	add.w	sl, sl, #4294967295
 801623a:	fa5f fa8a 	uxtb.w	sl, sl
 801623e:	f1ba 0f02 	cmp.w	sl, #2
 8016242:	d1ec      	bne.n	801621e <_scanf_float+0x2c6>
 8016244:	3d03      	subs	r5, #3
 8016246:	b2ed      	uxtb	r5, r5
 8016248:	1b76      	subs	r6, r6, r5
 801624a:	6823      	ldr	r3, [r4, #0]
 801624c:	05da      	lsls	r2, r3, #23
 801624e:	d52f      	bpl.n	80162b0 <_scanf_float+0x358>
 8016250:	055b      	lsls	r3, r3, #21
 8016252:	d510      	bpl.n	8016276 <_scanf_float+0x31e>
 8016254:	455e      	cmp	r6, fp
 8016256:	f67f aebf 	bls.w	8015fd8 <_scanf_float+0x80>
 801625a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801625e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016262:	463a      	mov	r2, r7
 8016264:	4640      	mov	r0, r8
 8016266:	4798      	blx	r3
 8016268:	6923      	ldr	r3, [r4, #16]
 801626a:	3b01      	subs	r3, #1
 801626c:	6123      	str	r3, [r4, #16]
 801626e:	e7f1      	b.n	8016254 <_scanf_float+0x2fc>
 8016270:	46aa      	mov	sl, r5
 8016272:	9602      	str	r6, [sp, #8]
 8016274:	e7df      	b.n	8016236 <_scanf_float+0x2de>
 8016276:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801627a:	6923      	ldr	r3, [r4, #16]
 801627c:	2965      	cmp	r1, #101	; 0x65
 801627e:	f103 33ff 	add.w	r3, r3, #4294967295
 8016282:	f106 35ff 	add.w	r5, r6, #4294967295
 8016286:	6123      	str	r3, [r4, #16]
 8016288:	d00c      	beq.n	80162a4 <_scanf_float+0x34c>
 801628a:	2945      	cmp	r1, #69	; 0x45
 801628c:	d00a      	beq.n	80162a4 <_scanf_float+0x34c>
 801628e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016292:	463a      	mov	r2, r7
 8016294:	4640      	mov	r0, r8
 8016296:	4798      	blx	r3
 8016298:	6923      	ldr	r3, [r4, #16]
 801629a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801629e:	3b01      	subs	r3, #1
 80162a0:	1eb5      	subs	r5, r6, #2
 80162a2:	6123      	str	r3, [r4, #16]
 80162a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80162a8:	463a      	mov	r2, r7
 80162aa:	4640      	mov	r0, r8
 80162ac:	4798      	blx	r3
 80162ae:	462e      	mov	r6, r5
 80162b0:	6825      	ldr	r5, [r4, #0]
 80162b2:	f015 0510 	ands.w	r5, r5, #16
 80162b6:	d158      	bne.n	801636a <_scanf_float+0x412>
 80162b8:	7035      	strb	r5, [r6, #0]
 80162ba:	6823      	ldr	r3, [r4, #0]
 80162bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80162c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80162c4:	d11c      	bne.n	8016300 <_scanf_float+0x3a8>
 80162c6:	9b01      	ldr	r3, [sp, #4]
 80162c8:	454b      	cmp	r3, r9
 80162ca:	eba3 0209 	sub.w	r2, r3, r9
 80162ce:	d124      	bne.n	801631a <_scanf_float+0x3c2>
 80162d0:	2200      	movs	r2, #0
 80162d2:	4659      	mov	r1, fp
 80162d4:	4640      	mov	r0, r8
 80162d6:	f7ff f8df 	bl	8015498 <_strtod_r>
 80162da:	9b03      	ldr	r3, [sp, #12]
 80162dc:	6821      	ldr	r1, [r4, #0]
 80162de:	681b      	ldr	r3, [r3, #0]
 80162e0:	f011 0f02 	tst.w	r1, #2
 80162e4:	ec57 6b10 	vmov	r6, r7, d0
 80162e8:	f103 0204 	add.w	r2, r3, #4
 80162ec:	d020      	beq.n	8016330 <_scanf_float+0x3d8>
 80162ee:	9903      	ldr	r1, [sp, #12]
 80162f0:	600a      	str	r2, [r1, #0]
 80162f2:	681b      	ldr	r3, [r3, #0]
 80162f4:	e9c3 6700 	strd	r6, r7, [r3]
 80162f8:	68e3      	ldr	r3, [r4, #12]
 80162fa:	3301      	adds	r3, #1
 80162fc:	60e3      	str	r3, [r4, #12]
 80162fe:	e66c      	b.n	8015fda <_scanf_float+0x82>
 8016300:	9b04      	ldr	r3, [sp, #16]
 8016302:	2b00      	cmp	r3, #0
 8016304:	d0e4      	beq.n	80162d0 <_scanf_float+0x378>
 8016306:	9905      	ldr	r1, [sp, #20]
 8016308:	230a      	movs	r3, #10
 801630a:	462a      	mov	r2, r5
 801630c:	3101      	adds	r1, #1
 801630e:	4640      	mov	r0, r8
 8016310:	f7ff f9b0 	bl	8015674 <_strtol_r>
 8016314:	9b04      	ldr	r3, [sp, #16]
 8016316:	9e05      	ldr	r6, [sp, #20]
 8016318:	1ac2      	subs	r2, r0, r3
 801631a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801631e:	429e      	cmp	r6, r3
 8016320:	bf28      	it	cs
 8016322:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8016326:	4912      	ldr	r1, [pc, #72]	; (8016370 <_scanf_float+0x418>)
 8016328:	4630      	mov	r0, r6
 801632a:	f000 f91b 	bl	8016564 <siprintf>
 801632e:	e7cf      	b.n	80162d0 <_scanf_float+0x378>
 8016330:	f011 0f04 	tst.w	r1, #4
 8016334:	9903      	ldr	r1, [sp, #12]
 8016336:	600a      	str	r2, [r1, #0]
 8016338:	d1db      	bne.n	80162f2 <_scanf_float+0x39a>
 801633a:	f8d3 8000 	ldr.w	r8, [r3]
 801633e:	ee10 2a10 	vmov	r2, s0
 8016342:	ee10 0a10 	vmov	r0, s0
 8016346:	463b      	mov	r3, r7
 8016348:	4639      	mov	r1, r7
 801634a:	f7ea fbef 	bl	8000b2c <__aeabi_dcmpun>
 801634e:	b128      	cbz	r0, 801635c <_scanf_float+0x404>
 8016350:	4808      	ldr	r0, [pc, #32]	; (8016374 <_scanf_float+0x41c>)
 8016352:	f000 fa9d 	bl	8016890 <nanf>
 8016356:	ed88 0a00 	vstr	s0, [r8]
 801635a:	e7cd      	b.n	80162f8 <_scanf_float+0x3a0>
 801635c:	4630      	mov	r0, r6
 801635e:	4639      	mov	r1, r7
 8016360:	f7ea fc42 	bl	8000be8 <__aeabi_d2f>
 8016364:	f8c8 0000 	str.w	r0, [r8]
 8016368:	e7c6      	b.n	80162f8 <_scanf_float+0x3a0>
 801636a:	2500      	movs	r5, #0
 801636c:	e635      	b.n	8015fda <_scanf_float+0x82>
 801636e:	bf00      	nop
 8016370:	0801cc9d 	.word	0x0801cc9d
 8016374:	0801cd56 	.word	0x0801cd56

08016378 <std>:
 8016378:	2300      	movs	r3, #0
 801637a:	b510      	push	{r4, lr}
 801637c:	4604      	mov	r4, r0
 801637e:	e9c0 3300 	strd	r3, r3, [r0]
 8016382:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016386:	6083      	str	r3, [r0, #8]
 8016388:	8181      	strh	r1, [r0, #12]
 801638a:	6643      	str	r3, [r0, #100]	; 0x64
 801638c:	81c2      	strh	r2, [r0, #14]
 801638e:	6183      	str	r3, [r0, #24]
 8016390:	4619      	mov	r1, r3
 8016392:	2208      	movs	r2, #8
 8016394:	305c      	adds	r0, #92	; 0x5c
 8016396:	f000 f948 	bl	801662a <memset>
 801639a:	4b0d      	ldr	r3, [pc, #52]	; (80163d0 <std+0x58>)
 801639c:	6263      	str	r3, [r4, #36]	; 0x24
 801639e:	4b0d      	ldr	r3, [pc, #52]	; (80163d4 <std+0x5c>)
 80163a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80163a2:	4b0d      	ldr	r3, [pc, #52]	; (80163d8 <std+0x60>)
 80163a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80163a6:	4b0d      	ldr	r3, [pc, #52]	; (80163dc <std+0x64>)
 80163a8:	6323      	str	r3, [r4, #48]	; 0x30
 80163aa:	4b0d      	ldr	r3, [pc, #52]	; (80163e0 <std+0x68>)
 80163ac:	6224      	str	r4, [r4, #32]
 80163ae:	429c      	cmp	r4, r3
 80163b0:	d006      	beq.n	80163c0 <std+0x48>
 80163b2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80163b6:	4294      	cmp	r4, r2
 80163b8:	d002      	beq.n	80163c0 <std+0x48>
 80163ba:	33d0      	adds	r3, #208	; 0xd0
 80163bc:	429c      	cmp	r4, r3
 80163be:	d105      	bne.n	80163cc <std+0x54>
 80163c0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80163c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80163c8:	f000 ba40 	b.w	801684c <__retarget_lock_init_recursive>
 80163cc:	bd10      	pop	{r4, pc}
 80163ce:	bf00      	nop
 80163d0:	080165a5 	.word	0x080165a5
 80163d4:	080165c7 	.word	0x080165c7
 80163d8:	080165ff 	.word	0x080165ff
 80163dc:	08016623 	.word	0x08016623
 80163e0:	20002550 	.word	0x20002550

080163e4 <stdio_exit_handler>:
 80163e4:	4a02      	ldr	r2, [pc, #8]	; (80163f0 <stdio_exit_handler+0xc>)
 80163e6:	4903      	ldr	r1, [pc, #12]	; (80163f4 <stdio_exit_handler+0x10>)
 80163e8:	4803      	ldr	r0, [pc, #12]	; (80163f8 <stdio_exit_handler+0x14>)
 80163ea:	f000 b869 	b.w	80164c0 <_fwalk_sglue>
 80163ee:	bf00      	nop
 80163f0:	20000130 	.word	0x20000130
 80163f4:	08018a69 	.word	0x08018a69
 80163f8:	200002a8 	.word	0x200002a8

080163fc <cleanup_stdio>:
 80163fc:	6841      	ldr	r1, [r0, #4]
 80163fe:	4b0c      	ldr	r3, [pc, #48]	; (8016430 <cleanup_stdio+0x34>)
 8016400:	4299      	cmp	r1, r3
 8016402:	b510      	push	{r4, lr}
 8016404:	4604      	mov	r4, r0
 8016406:	d001      	beq.n	801640c <cleanup_stdio+0x10>
 8016408:	f002 fb2e 	bl	8018a68 <_fflush_r>
 801640c:	68a1      	ldr	r1, [r4, #8]
 801640e:	4b09      	ldr	r3, [pc, #36]	; (8016434 <cleanup_stdio+0x38>)
 8016410:	4299      	cmp	r1, r3
 8016412:	d002      	beq.n	801641a <cleanup_stdio+0x1e>
 8016414:	4620      	mov	r0, r4
 8016416:	f002 fb27 	bl	8018a68 <_fflush_r>
 801641a:	68e1      	ldr	r1, [r4, #12]
 801641c:	4b06      	ldr	r3, [pc, #24]	; (8016438 <cleanup_stdio+0x3c>)
 801641e:	4299      	cmp	r1, r3
 8016420:	d004      	beq.n	801642c <cleanup_stdio+0x30>
 8016422:	4620      	mov	r0, r4
 8016424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016428:	f002 bb1e 	b.w	8018a68 <_fflush_r>
 801642c:	bd10      	pop	{r4, pc}
 801642e:	bf00      	nop
 8016430:	20002550 	.word	0x20002550
 8016434:	200025b8 	.word	0x200025b8
 8016438:	20002620 	.word	0x20002620

0801643c <global_stdio_init.part.0>:
 801643c:	b510      	push	{r4, lr}
 801643e:	4b0b      	ldr	r3, [pc, #44]	; (801646c <global_stdio_init.part.0+0x30>)
 8016440:	4c0b      	ldr	r4, [pc, #44]	; (8016470 <global_stdio_init.part.0+0x34>)
 8016442:	4a0c      	ldr	r2, [pc, #48]	; (8016474 <global_stdio_init.part.0+0x38>)
 8016444:	601a      	str	r2, [r3, #0]
 8016446:	4620      	mov	r0, r4
 8016448:	2200      	movs	r2, #0
 801644a:	2104      	movs	r1, #4
 801644c:	f7ff ff94 	bl	8016378 <std>
 8016450:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8016454:	2201      	movs	r2, #1
 8016456:	2109      	movs	r1, #9
 8016458:	f7ff ff8e 	bl	8016378 <std>
 801645c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8016460:	2202      	movs	r2, #2
 8016462:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016466:	2112      	movs	r1, #18
 8016468:	f7ff bf86 	b.w	8016378 <std>
 801646c:	20002688 	.word	0x20002688
 8016470:	20002550 	.word	0x20002550
 8016474:	080163e5 	.word	0x080163e5

08016478 <__sfp_lock_acquire>:
 8016478:	4801      	ldr	r0, [pc, #4]	; (8016480 <__sfp_lock_acquire+0x8>)
 801647a:	f000 b9e8 	b.w	801684e <__retarget_lock_acquire_recursive>
 801647e:	bf00      	nop
 8016480:	20002691 	.word	0x20002691

08016484 <__sfp_lock_release>:
 8016484:	4801      	ldr	r0, [pc, #4]	; (801648c <__sfp_lock_release+0x8>)
 8016486:	f000 b9e3 	b.w	8016850 <__retarget_lock_release_recursive>
 801648a:	bf00      	nop
 801648c:	20002691 	.word	0x20002691

08016490 <__sinit>:
 8016490:	b510      	push	{r4, lr}
 8016492:	4604      	mov	r4, r0
 8016494:	f7ff fff0 	bl	8016478 <__sfp_lock_acquire>
 8016498:	6a23      	ldr	r3, [r4, #32]
 801649a:	b11b      	cbz	r3, 80164a4 <__sinit+0x14>
 801649c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80164a0:	f7ff bff0 	b.w	8016484 <__sfp_lock_release>
 80164a4:	4b04      	ldr	r3, [pc, #16]	; (80164b8 <__sinit+0x28>)
 80164a6:	6223      	str	r3, [r4, #32]
 80164a8:	4b04      	ldr	r3, [pc, #16]	; (80164bc <__sinit+0x2c>)
 80164aa:	681b      	ldr	r3, [r3, #0]
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	d1f5      	bne.n	801649c <__sinit+0xc>
 80164b0:	f7ff ffc4 	bl	801643c <global_stdio_init.part.0>
 80164b4:	e7f2      	b.n	801649c <__sinit+0xc>
 80164b6:	bf00      	nop
 80164b8:	080163fd 	.word	0x080163fd
 80164bc:	20002688 	.word	0x20002688

080164c0 <_fwalk_sglue>:
 80164c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80164c4:	4607      	mov	r7, r0
 80164c6:	4688      	mov	r8, r1
 80164c8:	4614      	mov	r4, r2
 80164ca:	2600      	movs	r6, #0
 80164cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80164d0:	f1b9 0901 	subs.w	r9, r9, #1
 80164d4:	d505      	bpl.n	80164e2 <_fwalk_sglue+0x22>
 80164d6:	6824      	ldr	r4, [r4, #0]
 80164d8:	2c00      	cmp	r4, #0
 80164da:	d1f7      	bne.n	80164cc <_fwalk_sglue+0xc>
 80164dc:	4630      	mov	r0, r6
 80164de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80164e2:	89ab      	ldrh	r3, [r5, #12]
 80164e4:	2b01      	cmp	r3, #1
 80164e6:	d907      	bls.n	80164f8 <_fwalk_sglue+0x38>
 80164e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80164ec:	3301      	adds	r3, #1
 80164ee:	d003      	beq.n	80164f8 <_fwalk_sglue+0x38>
 80164f0:	4629      	mov	r1, r5
 80164f2:	4638      	mov	r0, r7
 80164f4:	47c0      	blx	r8
 80164f6:	4306      	orrs	r6, r0
 80164f8:	3568      	adds	r5, #104	; 0x68
 80164fa:	e7e9      	b.n	80164d0 <_fwalk_sglue+0x10>

080164fc <sniprintf>:
 80164fc:	b40c      	push	{r2, r3}
 80164fe:	b530      	push	{r4, r5, lr}
 8016500:	4b17      	ldr	r3, [pc, #92]	; (8016560 <sniprintf+0x64>)
 8016502:	1e0c      	subs	r4, r1, #0
 8016504:	681d      	ldr	r5, [r3, #0]
 8016506:	b09d      	sub	sp, #116	; 0x74
 8016508:	da08      	bge.n	801651c <sniprintf+0x20>
 801650a:	238b      	movs	r3, #139	; 0x8b
 801650c:	602b      	str	r3, [r5, #0]
 801650e:	f04f 30ff 	mov.w	r0, #4294967295
 8016512:	b01d      	add	sp, #116	; 0x74
 8016514:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016518:	b002      	add	sp, #8
 801651a:	4770      	bx	lr
 801651c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8016520:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016524:	bf14      	ite	ne
 8016526:	f104 33ff 	addne.w	r3, r4, #4294967295
 801652a:	4623      	moveq	r3, r4
 801652c:	9304      	str	r3, [sp, #16]
 801652e:	9307      	str	r3, [sp, #28]
 8016530:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016534:	9002      	str	r0, [sp, #8]
 8016536:	9006      	str	r0, [sp, #24]
 8016538:	f8ad 3016 	strh.w	r3, [sp, #22]
 801653c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801653e:	ab21      	add	r3, sp, #132	; 0x84
 8016540:	a902      	add	r1, sp, #8
 8016542:	4628      	mov	r0, r5
 8016544:	9301      	str	r3, [sp, #4]
 8016546:	f002 f90b 	bl	8018760 <_svfiprintf_r>
 801654a:	1c43      	adds	r3, r0, #1
 801654c:	bfbc      	itt	lt
 801654e:	238b      	movlt	r3, #139	; 0x8b
 8016550:	602b      	strlt	r3, [r5, #0]
 8016552:	2c00      	cmp	r4, #0
 8016554:	d0dd      	beq.n	8016512 <sniprintf+0x16>
 8016556:	9b02      	ldr	r3, [sp, #8]
 8016558:	2200      	movs	r2, #0
 801655a:	701a      	strb	r2, [r3, #0]
 801655c:	e7d9      	b.n	8016512 <sniprintf+0x16>
 801655e:	bf00      	nop
 8016560:	200002f4 	.word	0x200002f4

08016564 <siprintf>:
 8016564:	b40e      	push	{r1, r2, r3}
 8016566:	b500      	push	{lr}
 8016568:	b09c      	sub	sp, #112	; 0x70
 801656a:	ab1d      	add	r3, sp, #116	; 0x74
 801656c:	9002      	str	r0, [sp, #8]
 801656e:	9006      	str	r0, [sp, #24]
 8016570:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016574:	4809      	ldr	r0, [pc, #36]	; (801659c <siprintf+0x38>)
 8016576:	9107      	str	r1, [sp, #28]
 8016578:	9104      	str	r1, [sp, #16]
 801657a:	4909      	ldr	r1, [pc, #36]	; (80165a0 <siprintf+0x3c>)
 801657c:	f853 2b04 	ldr.w	r2, [r3], #4
 8016580:	9105      	str	r1, [sp, #20]
 8016582:	6800      	ldr	r0, [r0, #0]
 8016584:	9301      	str	r3, [sp, #4]
 8016586:	a902      	add	r1, sp, #8
 8016588:	f002 f8ea 	bl	8018760 <_svfiprintf_r>
 801658c:	9b02      	ldr	r3, [sp, #8]
 801658e:	2200      	movs	r2, #0
 8016590:	701a      	strb	r2, [r3, #0]
 8016592:	b01c      	add	sp, #112	; 0x70
 8016594:	f85d eb04 	ldr.w	lr, [sp], #4
 8016598:	b003      	add	sp, #12
 801659a:	4770      	bx	lr
 801659c:	200002f4 	.word	0x200002f4
 80165a0:	ffff0208 	.word	0xffff0208

080165a4 <__sread>:
 80165a4:	b510      	push	{r4, lr}
 80165a6:	460c      	mov	r4, r1
 80165a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80165ac:	f000 f8f0 	bl	8016790 <_read_r>
 80165b0:	2800      	cmp	r0, #0
 80165b2:	bfab      	itete	ge
 80165b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80165b6:	89a3      	ldrhlt	r3, [r4, #12]
 80165b8:	181b      	addge	r3, r3, r0
 80165ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80165be:	bfac      	ite	ge
 80165c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80165c2:	81a3      	strhlt	r3, [r4, #12]
 80165c4:	bd10      	pop	{r4, pc}

080165c6 <__swrite>:
 80165c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80165ca:	461f      	mov	r7, r3
 80165cc:	898b      	ldrh	r3, [r1, #12]
 80165ce:	05db      	lsls	r3, r3, #23
 80165d0:	4605      	mov	r5, r0
 80165d2:	460c      	mov	r4, r1
 80165d4:	4616      	mov	r6, r2
 80165d6:	d505      	bpl.n	80165e4 <__swrite+0x1e>
 80165d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80165dc:	2302      	movs	r3, #2
 80165de:	2200      	movs	r2, #0
 80165e0:	f000 f8c4 	bl	801676c <_lseek_r>
 80165e4:	89a3      	ldrh	r3, [r4, #12]
 80165e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80165ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80165ee:	81a3      	strh	r3, [r4, #12]
 80165f0:	4632      	mov	r2, r6
 80165f2:	463b      	mov	r3, r7
 80165f4:	4628      	mov	r0, r5
 80165f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80165fa:	f000 b8eb 	b.w	80167d4 <_write_r>

080165fe <__sseek>:
 80165fe:	b510      	push	{r4, lr}
 8016600:	460c      	mov	r4, r1
 8016602:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016606:	f000 f8b1 	bl	801676c <_lseek_r>
 801660a:	1c43      	adds	r3, r0, #1
 801660c:	89a3      	ldrh	r3, [r4, #12]
 801660e:	bf15      	itete	ne
 8016610:	6560      	strne	r0, [r4, #84]	; 0x54
 8016612:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8016616:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801661a:	81a3      	strheq	r3, [r4, #12]
 801661c:	bf18      	it	ne
 801661e:	81a3      	strhne	r3, [r4, #12]
 8016620:	bd10      	pop	{r4, pc}

08016622 <__sclose>:
 8016622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016626:	f000 b891 	b.w	801674c <_close_r>

0801662a <memset>:
 801662a:	4402      	add	r2, r0
 801662c:	4603      	mov	r3, r0
 801662e:	4293      	cmp	r3, r2
 8016630:	d100      	bne.n	8016634 <memset+0xa>
 8016632:	4770      	bx	lr
 8016634:	f803 1b01 	strb.w	r1, [r3], #1
 8016638:	e7f9      	b.n	801662e <memset+0x4>

0801663a <strncmp>:
 801663a:	b510      	push	{r4, lr}
 801663c:	b16a      	cbz	r2, 801665a <strncmp+0x20>
 801663e:	3901      	subs	r1, #1
 8016640:	1884      	adds	r4, r0, r2
 8016642:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016646:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801664a:	429a      	cmp	r2, r3
 801664c:	d103      	bne.n	8016656 <strncmp+0x1c>
 801664e:	42a0      	cmp	r0, r4
 8016650:	d001      	beq.n	8016656 <strncmp+0x1c>
 8016652:	2a00      	cmp	r2, #0
 8016654:	d1f5      	bne.n	8016642 <strncmp+0x8>
 8016656:	1ad0      	subs	r0, r2, r3
 8016658:	bd10      	pop	{r4, pc}
 801665a:	4610      	mov	r0, r2
 801665c:	e7fc      	b.n	8016658 <strncmp+0x1e>
	...

08016660 <strtok>:
 8016660:	4b16      	ldr	r3, [pc, #88]	; (80166bc <strtok+0x5c>)
 8016662:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016664:	681e      	ldr	r6, [r3, #0]
 8016666:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8016668:	4605      	mov	r5, r0
 801666a:	b9fc      	cbnz	r4, 80166ac <strtok+0x4c>
 801666c:	2050      	movs	r0, #80	; 0x50
 801666e:	9101      	str	r1, [sp, #4]
 8016670:	f7fe f848 	bl	8014704 <malloc>
 8016674:	9901      	ldr	r1, [sp, #4]
 8016676:	6470      	str	r0, [r6, #68]	; 0x44
 8016678:	4602      	mov	r2, r0
 801667a:	b920      	cbnz	r0, 8016686 <strtok+0x26>
 801667c:	4b10      	ldr	r3, [pc, #64]	; (80166c0 <strtok+0x60>)
 801667e:	4811      	ldr	r0, [pc, #68]	; (80166c4 <strtok+0x64>)
 8016680:	215b      	movs	r1, #91	; 0x5b
 8016682:	f000 f90b 	bl	801689c <__assert_func>
 8016686:	e9c0 4400 	strd	r4, r4, [r0]
 801668a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801668e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8016692:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8016696:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 801669a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 801669e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80166a2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80166a6:	6184      	str	r4, [r0, #24]
 80166a8:	7704      	strb	r4, [r0, #28]
 80166aa:	6244      	str	r4, [r0, #36]	; 0x24
 80166ac:	6c72      	ldr	r2, [r6, #68]	; 0x44
 80166ae:	2301      	movs	r3, #1
 80166b0:	4628      	mov	r0, r5
 80166b2:	b002      	add	sp, #8
 80166b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80166b8:	f000 b806 	b.w	80166c8 <__strtok_r>
 80166bc:	200002f4 	.word	0x200002f4
 80166c0:	0801cca2 	.word	0x0801cca2
 80166c4:	0801ccb9 	.word	0x0801ccb9

080166c8 <__strtok_r>:
 80166c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80166ca:	b908      	cbnz	r0, 80166d0 <__strtok_r+0x8>
 80166cc:	6810      	ldr	r0, [r2, #0]
 80166ce:	b188      	cbz	r0, 80166f4 <__strtok_r+0x2c>
 80166d0:	4604      	mov	r4, r0
 80166d2:	4620      	mov	r0, r4
 80166d4:	f814 5b01 	ldrb.w	r5, [r4], #1
 80166d8:	460f      	mov	r7, r1
 80166da:	f817 6b01 	ldrb.w	r6, [r7], #1
 80166de:	b91e      	cbnz	r6, 80166e8 <__strtok_r+0x20>
 80166e0:	b965      	cbnz	r5, 80166fc <__strtok_r+0x34>
 80166e2:	6015      	str	r5, [r2, #0]
 80166e4:	4628      	mov	r0, r5
 80166e6:	e005      	b.n	80166f4 <__strtok_r+0x2c>
 80166e8:	42b5      	cmp	r5, r6
 80166ea:	d1f6      	bne.n	80166da <__strtok_r+0x12>
 80166ec:	2b00      	cmp	r3, #0
 80166ee:	d1f0      	bne.n	80166d2 <__strtok_r+0xa>
 80166f0:	6014      	str	r4, [r2, #0]
 80166f2:	7003      	strb	r3, [r0, #0]
 80166f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80166f6:	461c      	mov	r4, r3
 80166f8:	e00c      	b.n	8016714 <__strtok_r+0x4c>
 80166fa:	b915      	cbnz	r5, 8016702 <__strtok_r+0x3a>
 80166fc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016700:	460e      	mov	r6, r1
 8016702:	f816 5b01 	ldrb.w	r5, [r6], #1
 8016706:	42ab      	cmp	r3, r5
 8016708:	d1f7      	bne.n	80166fa <__strtok_r+0x32>
 801670a:	2b00      	cmp	r3, #0
 801670c:	d0f3      	beq.n	80166f6 <__strtok_r+0x2e>
 801670e:	2300      	movs	r3, #0
 8016710:	f804 3c01 	strb.w	r3, [r4, #-1]
 8016714:	6014      	str	r4, [r2, #0]
 8016716:	e7ed      	b.n	80166f4 <__strtok_r+0x2c>

08016718 <strstr>:
 8016718:	780a      	ldrb	r2, [r1, #0]
 801671a:	b570      	push	{r4, r5, r6, lr}
 801671c:	b96a      	cbnz	r2, 801673a <strstr+0x22>
 801671e:	bd70      	pop	{r4, r5, r6, pc}
 8016720:	429a      	cmp	r2, r3
 8016722:	d109      	bne.n	8016738 <strstr+0x20>
 8016724:	460c      	mov	r4, r1
 8016726:	4605      	mov	r5, r0
 8016728:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801672c:	2b00      	cmp	r3, #0
 801672e:	d0f6      	beq.n	801671e <strstr+0x6>
 8016730:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8016734:	429e      	cmp	r6, r3
 8016736:	d0f7      	beq.n	8016728 <strstr+0x10>
 8016738:	3001      	adds	r0, #1
 801673a:	7803      	ldrb	r3, [r0, #0]
 801673c:	2b00      	cmp	r3, #0
 801673e:	d1ef      	bne.n	8016720 <strstr+0x8>
 8016740:	4618      	mov	r0, r3
 8016742:	e7ec      	b.n	801671e <strstr+0x6>

08016744 <_localeconv_r>:
 8016744:	4800      	ldr	r0, [pc, #0]	; (8016748 <_localeconv_r+0x4>)
 8016746:	4770      	bx	lr
 8016748:	2000022c 	.word	0x2000022c

0801674c <_close_r>:
 801674c:	b538      	push	{r3, r4, r5, lr}
 801674e:	4d06      	ldr	r5, [pc, #24]	; (8016768 <_close_r+0x1c>)
 8016750:	2300      	movs	r3, #0
 8016752:	4604      	mov	r4, r0
 8016754:	4608      	mov	r0, r1
 8016756:	602b      	str	r3, [r5, #0]
 8016758:	f7ee ffcd 	bl	80056f6 <_close>
 801675c:	1c43      	adds	r3, r0, #1
 801675e:	d102      	bne.n	8016766 <_close_r+0x1a>
 8016760:	682b      	ldr	r3, [r5, #0]
 8016762:	b103      	cbz	r3, 8016766 <_close_r+0x1a>
 8016764:	6023      	str	r3, [r4, #0]
 8016766:	bd38      	pop	{r3, r4, r5, pc}
 8016768:	2000268c 	.word	0x2000268c

0801676c <_lseek_r>:
 801676c:	b538      	push	{r3, r4, r5, lr}
 801676e:	4d07      	ldr	r5, [pc, #28]	; (801678c <_lseek_r+0x20>)
 8016770:	4604      	mov	r4, r0
 8016772:	4608      	mov	r0, r1
 8016774:	4611      	mov	r1, r2
 8016776:	2200      	movs	r2, #0
 8016778:	602a      	str	r2, [r5, #0]
 801677a:	461a      	mov	r2, r3
 801677c:	f7ee ffe2 	bl	8005744 <_lseek>
 8016780:	1c43      	adds	r3, r0, #1
 8016782:	d102      	bne.n	801678a <_lseek_r+0x1e>
 8016784:	682b      	ldr	r3, [r5, #0]
 8016786:	b103      	cbz	r3, 801678a <_lseek_r+0x1e>
 8016788:	6023      	str	r3, [r4, #0]
 801678a:	bd38      	pop	{r3, r4, r5, pc}
 801678c:	2000268c 	.word	0x2000268c

08016790 <_read_r>:
 8016790:	b538      	push	{r3, r4, r5, lr}
 8016792:	4d07      	ldr	r5, [pc, #28]	; (80167b0 <_read_r+0x20>)
 8016794:	4604      	mov	r4, r0
 8016796:	4608      	mov	r0, r1
 8016798:	4611      	mov	r1, r2
 801679a:	2200      	movs	r2, #0
 801679c:	602a      	str	r2, [r5, #0]
 801679e:	461a      	mov	r2, r3
 80167a0:	f7ee ff70 	bl	8005684 <_read>
 80167a4:	1c43      	adds	r3, r0, #1
 80167a6:	d102      	bne.n	80167ae <_read_r+0x1e>
 80167a8:	682b      	ldr	r3, [r5, #0]
 80167aa:	b103      	cbz	r3, 80167ae <_read_r+0x1e>
 80167ac:	6023      	str	r3, [r4, #0]
 80167ae:	bd38      	pop	{r3, r4, r5, pc}
 80167b0:	2000268c 	.word	0x2000268c

080167b4 <_sbrk_r>:
 80167b4:	b538      	push	{r3, r4, r5, lr}
 80167b6:	4d06      	ldr	r5, [pc, #24]	; (80167d0 <_sbrk_r+0x1c>)
 80167b8:	2300      	movs	r3, #0
 80167ba:	4604      	mov	r4, r0
 80167bc:	4608      	mov	r0, r1
 80167be:	602b      	str	r3, [r5, #0]
 80167c0:	f7ee ffce 	bl	8005760 <_sbrk>
 80167c4:	1c43      	adds	r3, r0, #1
 80167c6:	d102      	bne.n	80167ce <_sbrk_r+0x1a>
 80167c8:	682b      	ldr	r3, [r5, #0]
 80167ca:	b103      	cbz	r3, 80167ce <_sbrk_r+0x1a>
 80167cc:	6023      	str	r3, [r4, #0]
 80167ce:	bd38      	pop	{r3, r4, r5, pc}
 80167d0:	2000268c 	.word	0x2000268c

080167d4 <_write_r>:
 80167d4:	b538      	push	{r3, r4, r5, lr}
 80167d6:	4d07      	ldr	r5, [pc, #28]	; (80167f4 <_write_r+0x20>)
 80167d8:	4604      	mov	r4, r0
 80167da:	4608      	mov	r0, r1
 80167dc:	4611      	mov	r1, r2
 80167de:	2200      	movs	r2, #0
 80167e0:	602a      	str	r2, [r5, #0]
 80167e2:	461a      	mov	r2, r3
 80167e4:	f7ee ff6b 	bl	80056be <_write>
 80167e8:	1c43      	adds	r3, r0, #1
 80167ea:	d102      	bne.n	80167f2 <_write_r+0x1e>
 80167ec:	682b      	ldr	r3, [r5, #0]
 80167ee:	b103      	cbz	r3, 80167f2 <_write_r+0x1e>
 80167f0:	6023      	str	r3, [r4, #0]
 80167f2:	bd38      	pop	{r3, r4, r5, pc}
 80167f4:	2000268c 	.word	0x2000268c

080167f8 <__errno>:
 80167f8:	4b01      	ldr	r3, [pc, #4]	; (8016800 <__errno+0x8>)
 80167fa:	6818      	ldr	r0, [r3, #0]
 80167fc:	4770      	bx	lr
 80167fe:	bf00      	nop
 8016800:	200002f4 	.word	0x200002f4

08016804 <__libc_init_array>:
 8016804:	b570      	push	{r4, r5, r6, lr}
 8016806:	4d0d      	ldr	r5, [pc, #52]	; (801683c <__libc_init_array+0x38>)
 8016808:	4c0d      	ldr	r4, [pc, #52]	; (8016840 <__libc_init_array+0x3c>)
 801680a:	1b64      	subs	r4, r4, r5
 801680c:	10a4      	asrs	r4, r4, #2
 801680e:	2600      	movs	r6, #0
 8016810:	42a6      	cmp	r6, r4
 8016812:	d109      	bne.n	8016828 <__libc_init_array+0x24>
 8016814:	4d0b      	ldr	r5, [pc, #44]	; (8016844 <__libc_init_array+0x40>)
 8016816:	4c0c      	ldr	r4, [pc, #48]	; (8016848 <__libc_init_array+0x44>)
 8016818:	f004 fa02 	bl	801ac20 <_init>
 801681c:	1b64      	subs	r4, r4, r5
 801681e:	10a4      	asrs	r4, r4, #2
 8016820:	2600      	movs	r6, #0
 8016822:	42a6      	cmp	r6, r4
 8016824:	d105      	bne.n	8016832 <__libc_init_array+0x2e>
 8016826:	bd70      	pop	{r4, r5, r6, pc}
 8016828:	f855 3b04 	ldr.w	r3, [r5], #4
 801682c:	4798      	blx	r3
 801682e:	3601      	adds	r6, #1
 8016830:	e7ee      	b.n	8016810 <__libc_init_array+0xc>
 8016832:	f855 3b04 	ldr.w	r3, [r5], #4
 8016836:	4798      	blx	r3
 8016838:	3601      	adds	r6, #1
 801683a:	e7f2      	b.n	8016822 <__libc_init_array+0x1e>
 801683c:	0801d190 	.word	0x0801d190
 8016840:	0801d190 	.word	0x0801d190
 8016844:	0801d190 	.word	0x0801d190
 8016848:	0801d194 	.word	0x0801d194

0801684c <__retarget_lock_init_recursive>:
 801684c:	4770      	bx	lr

0801684e <__retarget_lock_acquire_recursive>:
 801684e:	4770      	bx	lr

08016850 <__retarget_lock_release_recursive>:
 8016850:	4770      	bx	lr

08016852 <strcpy>:
 8016852:	4603      	mov	r3, r0
 8016854:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016858:	f803 2b01 	strb.w	r2, [r3], #1
 801685c:	2a00      	cmp	r2, #0
 801685e:	d1f9      	bne.n	8016854 <strcpy+0x2>
 8016860:	4770      	bx	lr

08016862 <memcpy>:
 8016862:	440a      	add	r2, r1
 8016864:	4291      	cmp	r1, r2
 8016866:	f100 33ff 	add.w	r3, r0, #4294967295
 801686a:	d100      	bne.n	801686e <memcpy+0xc>
 801686c:	4770      	bx	lr
 801686e:	b510      	push	{r4, lr}
 8016870:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016874:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016878:	4291      	cmp	r1, r2
 801687a:	d1f9      	bne.n	8016870 <memcpy+0xe>
 801687c:	bd10      	pop	{r4, pc}
	...

08016880 <nan>:
 8016880:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016888 <nan+0x8>
 8016884:	4770      	bx	lr
 8016886:	bf00      	nop
 8016888:	00000000 	.word	0x00000000
 801688c:	7ff80000 	.word	0x7ff80000

08016890 <nanf>:
 8016890:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8016898 <nanf+0x8>
 8016894:	4770      	bx	lr
 8016896:	bf00      	nop
 8016898:	7fc00000 	.word	0x7fc00000

0801689c <__assert_func>:
 801689c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801689e:	4614      	mov	r4, r2
 80168a0:	461a      	mov	r2, r3
 80168a2:	4b09      	ldr	r3, [pc, #36]	; (80168c8 <__assert_func+0x2c>)
 80168a4:	681b      	ldr	r3, [r3, #0]
 80168a6:	4605      	mov	r5, r0
 80168a8:	68d8      	ldr	r0, [r3, #12]
 80168aa:	b14c      	cbz	r4, 80168c0 <__assert_func+0x24>
 80168ac:	4b07      	ldr	r3, [pc, #28]	; (80168cc <__assert_func+0x30>)
 80168ae:	9100      	str	r1, [sp, #0]
 80168b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80168b4:	4906      	ldr	r1, [pc, #24]	; (80168d0 <__assert_func+0x34>)
 80168b6:	462b      	mov	r3, r5
 80168b8:	f002 f8fe 	bl	8018ab8 <fiprintf>
 80168bc:	f002 f928 	bl	8018b10 <abort>
 80168c0:	4b04      	ldr	r3, [pc, #16]	; (80168d4 <__assert_func+0x38>)
 80168c2:	461c      	mov	r4, r3
 80168c4:	e7f3      	b.n	80168ae <__assert_func+0x12>
 80168c6:	bf00      	nop
 80168c8:	200002f4 	.word	0x200002f4
 80168cc:	0801cd1b 	.word	0x0801cd1b
 80168d0:	0801cd28 	.word	0x0801cd28
 80168d4:	0801cd56 	.word	0x0801cd56

080168d8 <quorem>:
 80168d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168dc:	6903      	ldr	r3, [r0, #16]
 80168de:	690c      	ldr	r4, [r1, #16]
 80168e0:	42a3      	cmp	r3, r4
 80168e2:	4607      	mov	r7, r0
 80168e4:	db7e      	blt.n	80169e4 <quorem+0x10c>
 80168e6:	3c01      	subs	r4, #1
 80168e8:	f101 0814 	add.w	r8, r1, #20
 80168ec:	f100 0514 	add.w	r5, r0, #20
 80168f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80168f4:	9301      	str	r3, [sp, #4]
 80168f6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80168fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80168fe:	3301      	adds	r3, #1
 8016900:	429a      	cmp	r2, r3
 8016902:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8016906:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801690a:	fbb2 f6f3 	udiv	r6, r2, r3
 801690e:	d331      	bcc.n	8016974 <quorem+0x9c>
 8016910:	f04f 0e00 	mov.w	lr, #0
 8016914:	4640      	mov	r0, r8
 8016916:	46ac      	mov	ip, r5
 8016918:	46f2      	mov	sl, lr
 801691a:	f850 2b04 	ldr.w	r2, [r0], #4
 801691e:	b293      	uxth	r3, r2
 8016920:	fb06 e303 	mla	r3, r6, r3, lr
 8016924:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8016928:	0c1a      	lsrs	r2, r3, #16
 801692a:	b29b      	uxth	r3, r3
 801692c:	ebaa 0303 	sub.w	r3, sl, r3
 8016930:	f8dc a000 	ldr.w	sl, [ip]
 8016934:	fa13 f38a 	uxtah	r3, r3, sl
 8016938:	fb06 220e 	mla	r2, r6, lr, r2
 801693c:	9300      	str	r3, [sp, #0]
 801693e:	9b00      	ldr	r3, [sp, #0]
 8016940:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8016944:	b292      	uxth	r2, r2
 8016946:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801694a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801694e:	f8bd 3000 	ldrh.w	r3, [sp]
 8016952:	4581      	cmp	r9, r0
 8016954:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016958:	f84c 3b04 	str.w	r3, [ip], #4
 801695c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8016960:	d2db      	bcs.n	801691a <quorem+0x42>
 8016962:	f855 300b 	ldr.w	r3, [r5, fp]
 8016966:	b92b      	cbnz	r3, 8016974 <quorem+0x9c>
 8016968:	9b01      	ldr	r3, [sp, #4]
 801696a:	3b04      	subs	r3, #4
 801696c:	429d      	cmp	r5, r3
 801696e:	461a      	mov	r2, r3
 8016970:	d32c      	bcc.n	80169cc <quorem+0xf4>
 8016972:	613c      	str	r4, [r7, #16]
 8016974:	4638      	mov	r0, r7
 8016976:	f001 fca5 	bl	80182c4 <__mcmp>
 801697a:	2800      	cmp	r0, #0
 801697c:	db22      	blt.n	80169c4 <quorem+0xec>
 801697e:	3601      	adds	r6, #1
 8016980:	4629      	mov	r1, r5
 8016982:	2000      	movs	r0, #0
 8016984:	f858 2b04 	ldr.w	r2, [r8], #4
 8016988:	f8d1 c000 	ldr.w	ip, [r1]
 801698c:	b293      	uxth	r3, r2
 801698e:	1ac3      	subs	r3, r0, r3
 8016990:	0c12      	lsrs	r2, r2, #16
 8016992:	fa13 f38c 	uxtah	r3, r3, ip
 8016996:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801699a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801699e:	b29b      	uxth	r3, r3
 80169a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80169a4:	45c1      	cmp	r9, r8
 80169a6:	f841 3b04 	str.w	r3, [r1], #4
 80169aa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80169ae:	d2e9      	bcs.n	8016984 <quorem+0xac>
 80169b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80169b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80169b8:	b922      	cbnz	r2, 80169c4 <quorem+0xec>
 80169ba:	3b04      	subs	r3, #4
 80169bc:	429d      	cmp	r5, r3
 80169be:	461a      	mov	r2, r3
 80169c0:	d30a      	bcc.n	80169d8 <quorem+0x100>
 80169c2:	613c      	str	r4, [r7, #16]
 80169c4:	4630      	mov	r0, r6
 80169c6:	b003      	add	sp, #12
 80169c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80169cc:	6812      	ldr	r2, [r2, #0]
 80169ce:	3b04      	subs	r3, #4
 80169d0:	2a00      	cmp	r2, #0
 80169d2:	d1ce      	bne.n	8016972 <quorem+0x9a>
 80169d4:	3c01      	subs	r4, #1
 80169d6:	e7c9      	b.n	801696c <quorem+0x94>
 80169d8:	6812      	ldr	r2, [r2, #0]
 80169da:	3b04      	subs	r3, #4
 80169dc:	2a00      	cmp	r2, #0
 80169de:	d1f0      	bne.n	80169c2 <quorem+0xea>
 80169e0:	3c01      	subs	r4, #1
 80169e2:	e7eb      	b.n	80169bc <quorem+0xe4>
 80169e4:	2000      	movs	r0, #0
 80169e6:	e7ee      	b.n	80169c6 <quorem+0xee>

080169e8 <_dtoa_r>:
 80169e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80169ec:	ed2d 8b04 	vpush	{d8-d9}
 80169f0:	69c5      	ldr	r5, [r0, #28]
 80169f2:	b093      	sub	sp, #76	; 0x4c
 80169f4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80169f8:	ec57 6b10 	vmov	r6, r7, d0
 80169fc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8016a00:	9107      	str	r1, [sp, #28]
 8016a02:	4604      	mov	r4, r0
 8016a04:	920a      	str	r2, [sp, #40]	; 0x28
 8016a06:	930d      	str	r3, [sp, #52]	; 0x34
 8016a08:	b975      	cbnz	r5, 8016a28 <_dtoa_r+0x40>
 8016a0a:	2010      	movs	r0, #16
 8016a0c:	f7fd fe7a 	bl	8014704 <malloc>
 8016a10:	4602      	mov	r2, r0
 8016a12:	61e0      	str	r0, [r4, #28]
 8016a14:	b920      	cbnz	r0, 8016a20 <_dtoa_r+0x38>
 8016a16:	4bae      	ldr	r3, [pc, #696]	; (8016cd0 <_dtoa_r+0x2e8>)
 8016a18:	21ef      	movs	r1, #239	; 0xef
 8016a1a:	48ae      	ldr	r0, [pc, #696]	; (8016cd4 <_dtoa_r+0x2ec>)
 8016a1c:	f7ff ff3e 	bl	801689c <__assert_func>
 8016a20:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016a24:	6005      	str	r5, [r0, #0]
 8016a26:	60c5      	str	r5, [r0, #12]
 8016a28:	69e3      	ldr	r3, [r4, #28]
 8016a2a:	6819      	ldr	r1, [r3, #0]
 8016a2c:	b151      	cbz	r1, 8016a44 <_dtoa_r+0x5c>
 8016a2e:	685a      	ldr	r2, [r3, #4]
 8016a30:	604a      	str	r2, [r1, #4]
 8016a32:	2301      	movs	r3, #1
 8016a34:	4093      	lsls	r3, r2
 8016a36:	608b      	str	r3, [r1, #8]
 8016a38:	4620      	mov	r0, r4
 8016a3a:	f001 f9bd 	bl	8017db8 <_Bfree>
 8016a3e:	69e3      	ldr	r3, [r4, #28]
 8016a40:	2200      	movs	r2, #0
 8016a42:	601a      	str	r2, [r3, #0]
 8016a44:	1e3b      	subs	r3, r7, #0
 8016a46:	bfbb      	ittet	lt
 8016a48:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8016a4c:	9303      	strlt	r3, [sp, #12]
 8016a4e:	2300      	movge	r3, #0
 8016a50:	2201      	movlt	r2, #1
 8016a52:	bfac      	ite	ge
 8016a54:	f8c8 3000 	strge.w	r3, [r8]
 8016a58:	f8c8 2000 	strlt.w	r2, [r8]
 8016a5c:	4b9e      	ldr	r3, [pc, #632]	; (8016cd8 <_dtoa_r+0x2f0>)
 8016a5e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8016a62:	ea33 0308 	bics.w	r3, r3, r8
 8016a66:	d11b      	bne.n	8016aa0 <_dtoa_r+0xb8>
 8016a68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016a6a:	f242 730f 	movw	r3, #9999	; 0x270f
 8016a6e:	6013      	str	r3, [r2, #0]
 8016a70:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8016a74:	4333      	orrs	r3, r6
 8016a76:	f000 8593 	beq.w	80175a0 <_dtoa_r+0xbb8>
 8016a7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016a7c:	b963      	cbnz	r3, 8016a98 <_dtoa_r+0xb0>
 8016a7e:	4b97      	ldr	r3, [pc, #604]	; (8016cdc <_dtoa_r+0x2f4>)
 8016a80:	e027      	b.n	8016ad2 <_dtoa_r+0xea>
 8016a82:	4b97      	ldr	r3, [pc, #604]	; (8016ce0 <_dtoa_r+0x2f8>)
 8016a84:	9300      	str	r3, [sp, #0]
 8016a86:	3308      	adds	r3, #8
 8016a88:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8016a8a:	6013      	str	r3, [r2, #0]
 8016a8c:	9800      	ldr	r0, [sp, #0]
 8016a8e:	b013      	add	sp, #76	; 0x4c
 8016a90:	ecbd 8b04 	vpop	{d8-d9}
 8016a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a98:	4b90      	ldr	r3, [pc, #576]	; (8016cdc <_dtoa_r+0x2f4>)
 8016a9a:	9300      	str	r3, [sp, #0]
 8016a9c:	3303      	adds	r3, #3
 8016a9e:	e7f3      	b.n	8016a88 <_dtoa_r+0xa0>
 8016aa0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016aa4:	2200      	movs	r2, #0
 8016aa6:	ec51 0b17 	vmov	r0, r1, d7
 8016aaa:	eeb0 8a47 	vmov.f32	s16, s14
 8016aae:	eef0 8a67 	vmov.f32	s17, s15
 8016ab2:	2300      	movs	r3, #0
 8016ab4:	f7ea f808 	bl	8000ac8 <__aeabi_dcmpeq>
 8016ab8:	4681      	mov	r9, r0
 8016aba:	b160      	cbz	r0, 8016ad6 <_dtoa_r+0xee>
 8016abc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016abe:	2301      	movs	r3, #1
 8016ac0:	6013      	str	r3, [r2, #0]
 8016ac2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016ac4:	2b00      	cmp	r3, #0
 8016ac6:	f000 8568 	beq.w	801759a <_dtoa_r+0xbb2>
 8016aca:	4b86      	ldr	r3, [pc, #536]	; (8016ce4 <_dtoa_r+0x2fc>)
 8016acc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8016ace:	6013      	str	r3, [r2, #0]
 8016ad0:	3b01      	subs	r3, #1
 8016ad2:	9300      	str	r3, [sp, #0]
 8016ad4:	e7da      	b.n	8016a8c <_dtoa_r+0xa4>
 8016ad6:	aa10      	add	r2, sp, #64	; 0x40
 8016ad8:	a911      	add	r1, sp, #68	; 0x44
 8016ada:	4620      	mov	r0, r4
 8016adc:	eeb0 0a48 	vmov.f32	s0, s16
 8016ae0:	eef0 0a68 	vmov.f32	s1, s17
 8016ae4:	f001 fd04 	bl	80184f0 <__d2b>
 8016ae8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8016aec:	4682      	mov	sl, r0
 8016aee:	2d00      	cmp	r5, #0
 8016af0:	d07f      	beq.n	8016bf2 <_dtoa_r+0x20a>
 8016af2:	ee18 3a90 	vmov	r3, s17
 8016af6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016afa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8016afe:	ec51 0b18 	vmov	r0, r1, d8
 8016b02:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8016b06:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8016b0a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8016b0e:	4619      	mov	r1, r3
 8016b10:	2200      	movs	r2, #0
 8016b12:	4b75      	ldr	r3, [pc, #468]	; (8016ce8 <_dtoa_r+0x300>)
 8016b14:	f7e9 fbb8 	bl	8000288 <__aeabi_dsub>
 8016b18:	a367      	add	r3, pc, #412	; (adr r3, 8016cb8 <_dtoa_r+0x2d0>)
 8016b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b1e:	f7e9 fd6b 	bl	80005f8 <__aeabi_dmul>
 8016b22:	a367      	add	r3, pc, #412	; (adr r3, 8016cc0 <_dtoa_r+0x2d8>)
 8016b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b28:	f7e9 fbb0 	bl	800028c <__adddf3>
 8016b2c:	4606      	mov	r6, r0
 8016b2e:	4628      	mov	r0, r5
 8016b30:	460f      	mov	r7, r1
 8016b32:	f7e9 fcf7 	bl	8000524 <__aeabi_i2d>
 8016b36:	a364      	add	r3, pc, #400	; (adr r3, 8016cc8 <_dtoa_r+0x2e0>)
 8016b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b3c:	f7e9 fd5c 	bl	80005f8 <__aeabi_dmul>
 8016b40:	4602      	mov	r2, r0
 8016b42:	460b      	mov	r3, r1
 8016b44:	4630      	mov	r0, r6
 8016b46:	4639      	mov	r1, r7
 8016b48:	f7e9 fba0 	bl	800028c <__adddf3>
 8016b4c:	4606      	mov	r6, r0
 8016b4e:	460f      	mov	r7, r1
 8016b50:	f7ea f802 	bl	8000b58 <__aeabi_d2iz>
 8016b54:	2200      	movs	r2, #0
 8016b56:	4683      	mov	fp, r0
 8016b58:	2300      	movs	r3, #0
 8016b5a:	4630      	mov	r0, r6
 8016b5c:	4639      	mov	r1, r7
 8016b5e:	f7e9 ffbd 	bl	8000adc <__aeabi_dcmplt>
 8016b62:	b148      	cbz	r0, 8016b78 <_dtoa_r+0x190>
 8016b64:	4658      	mov	r0, fp
 8016b66:	f7e9 fcdd 	bl	8000524 <__aeabi_i2d>
 8016b6a:	4632      	mov	r2, r6
 8016b6c:	463b      	mov	r3, r7
 8016b6e:	f7e9 ffab 	bl	8000ac8 <__aeabi_dcmpeq>
 8016b72:	b908      	cbnz	r0, 8016b78 <_dtoa_r+0x190>
 8016b74:	f10b 3bff 	add.w	fp, fp, #4294967295
 8016b78:	f1bb 0f16 	cmp.w	fp, #22
 8016b7c:	d857      	bhi.n	8016c2e <_dtoa_r+0x246>
 8016b7e:	4b5b      	ldr	r3, [pc, #364]	; (8016cec <_dtoa_r+0x304>)
 8016b80:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8016b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b88:	ec51 0b18 	vmov	r0, r1, d8
 8016b8c:	f7e9 ffa6 	bl	8000adc <__aeabi_dcmplt>
 8016b90:	2800      	cmp	r0, #0
 8016b92:	d04e      	beq.n	8016c32 <_dtoa_r+0x24a>
 8016b94:	f10b 3bff 	add.w	fp, fp, #4294967295
 8016b98:	2300      	movs	r3, #0
 8016b9a:	930c      	str	r3, [sp, #48]	; 0x30
 8016b9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8016b9e:	1b5b      	subs	r3, r3, r5
 8016ba0:	1e5a      	subs	r2, r3, #1
 8016ba2:	bf45      	ittet	mi
 8016ba4:	f1c3 0301 	rsbmi	r3, r3, #1
 8016ba8:	9305      	strmi	r3, [sp, #20]
 8016baa:	2300      	movpl	r3, #0
 8016bac:	2300      	movmi	r3, #0
 8016bae:	9206      	str	r2, [sp, #24]
 8016bb0:	bf54      	ite	pl
 8016bb2:	9305      	strpl	r3, [sp, #20]
 8016bb4:	9306      	strmi	r3, [sp, #24]
 8016bb6:	f1bb 0f00 	cmp.w	fp, #0
 8016bba:	db3c      	blt.n	8016c36 <_dtoa_r+0x24e>
 8016bbc:	9b06      	ldr	r3, [sp, #24]
 8016bbe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8016bc2:	445b      	add	r3, fp
 8016bc4:	9306      	str	r3, [sp, #24]
 8016bc6:	2300      	movs	r3, #0
 8016bc8:	9308      	str	r3, [sp, #32]
 8016bca:	9b07      	ldr	r3, [sp, #28]
 8016bcc:	2b09      	cmp	r3, #9
 8016bce:	d868      	bhi.n	8016ca2 <_dtoa_r+0x2ba>
 8016bd0:	2b05      	cmp	r3, #5
 8016bd2:	bfc4      	itt	gt
 8016bd4:	3b04      	subgt	r3, #4
 8016bd6:	9307      	strgt	r3, [sp, #28]
 8016bd8:	9b07      	ldr	r3, [sp, #28]
 8016bda:	f1a3 0302 	sub.w	r3, r3, #2
 8016bde:	bfcc      	ite	gt
 8016be0:	2500      	movgt	r5, #0
 8016be2:	2501      	movle	r5, #1
 8016be4:	2b03      	cmp	r3, #3
 8016be6:	f200 8085 	bhi.w	8016cf4 <_dtoa_r+0x30c>
 8016bea:	e8df f003 	tbb	[pc, r3]
 8016bee:	3b2e      	.short	0x3b2e
 8016bf0:	5839      	.short	0x5839
 8016bf2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8016bf6:	441d      	add	r5, r3
 8016bf8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8016bfc:	2b20      	cmp	r3, #32
 8016bfe:	bfc1      	itttt	gt
 8016c00:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8016c04:	fa08 f803 	lslgt.w	r8, r8, r3
 8016c08:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8016c0c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8016c10:	bfd6      	itet	le
 8016c12:	f1c3 0320 	rsble	r3, r3, #32
 8016c16:	ea48 0003 	orrgt.w	r0, r8, r3
 8016c1a:	fa06 f003 	lslle.w	r0, r6, r3
 8016c1e:	f7e9 fc71 	bl	8000504 <__aeabi_ui2d>
 8016c22:	2201      	movs	r2, #1
 8016c24:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8016c28:	3d01      	subs	r5, #1
 8016c2a:	920e      	str	r2, [sp, #56]	; 0x38
 8016c2c:	e76f      	b.n	8016b0e <_dtoa_r+0x126>
 8016c2e:	2301      	movs	r3, #1
 8016c30:	e7b3      	b.n	8016b9a <_dtoa_r+0x1b2>
 8016c32:	900c      	str	r0, [sp, #48]	; 0x30
 8016c34:	e7b2      	b.n	8016b9c <_dtoa_r+0x1b4>
 8016c36:	9b05      	ldr	r3, [sp, #20]
 8016c38:	eba3 030b 	sub.w	r3, r3, fp
 8016c3c:	9305      	str	r3, [sp, #20]
 8016c3e:	f1cb 0300 	rsb	r3, fp, #0
 8016c42:	9308      	str	r3, [sp, #32]
 8016c44:	2300      	movs	r3, #0
 8016c46:	930b      	str	r3, [sp, #44]	; 0x2c
 8016c48:	e7bf      	b.n	8016bca <_dtoa_r+0x1e2>
 8016c4a:	2300      	movs	r3, #0
 8016c4c:	9309      	str	r3, [sp, #36]	; 0x24
 8016c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	dc52      	bgt.n	8016cfa <_dtoa_r+0x312>
 8016c54:	2301      	movs	r3, #1
 8016c56:	9301      	str	r3, [sp, #4]
 8016c58:	9304      	str	r3, [sp, #16]
 8016c5a:	461a      	mov	r2, r3
 8016c5c:	920a      	str	r2, [sp, #40]	; 0x28
 8016c5e:	e00b      	b.n	8016c78 <_dtoa_r+0x290>
 8016c60:	2301      	movs	r3, #1
 8016c62:	e7f3      	b.n	8016c4c <_dtoa_r+0x264>
 8016c64:	2300      	movs	r3, #0
 8016c66:	9309      	str	r3, [sp, #36]	; 0x24
 8016c68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016c6a:	445b      	add	r3, fp
 8016c6c:	9301      	str	r3, [sp, #4]
 8016c6e:	3301      	adds	r3, #1
 8016c70:	2b01      	cmp	r3, #1
 8016c72:	9304      	str	r3, [sp, #16]
 8016c74:	bfb8      	it	lt
 8016c76:	2301      	movlt	r3, #1
 8016c78:	69e0      	ldr	r0, [r4, #28]
 8016c7a:	2100      	movs	r1, #0
 8016c7c:	2204      	movs	r2, #4
 8016c7e:	f102 0614 	add.w	r6, r2, #20
 8016c82:	429e      	cmp	r6, r3
 8016c84:	d93d      	bls.n	8016d02 <_dtoa_r+0x31a>
 8016c86:	6041      	str	r1, [r0, #4]
 8016c88:	4620      	mov	r0, r4
 8016c8a:	f001 f855 	bl	8017d38 <_Balloc>
 8016c8e:	9000      	str	r0, [sp, #0]
 8016c90:	2800      	cmp	r0, #0
 8016c92:	d139      	bne.n	8016d08 <_dtoa_r+0x320>
 8016c94:	4b16      	ldr	r3, [pc, #88]	; (8016cf0 <_dtoa_r+0x308>)
 8016c96:	4602      	mov	r2, r0
 8016c98:	f240 11af 	movw	r1, #431	; 0x1af
 8016c9c:	e6bd      	b.n	8016a1a <_dtoa_r+0x32>
 8016c9e:	2301      	movs	r3, #1
 8016ca0:	e7e1      	b.n	8016c66 <_dtoa_r+0x27e>
 8016ca2:	2501      	movs	r5, #1
 8016ca4:	2300      	movs	r3, #0
 8016ca6:	9307      	str	r3, [sp, #28]
 8016ca8:	9509      	str	r5, [sp, #36]	; 0x24
 8016caa:	f04f 33ff 	mov.w	r3, #4294967295
 8016cae:	9301      	str	r3, [sp, #4]
 8016cb0:	9304      	str	r3, [sp, #16]
 8016cb2:	2200      	movs	r2, #0
 8016cb4:	2312      	movs	r3, #18
 8016cb6:	e7d1      	b.n	8016c5c <_dtoa_r+0x274>
 8016cb8:	636f4361 	.word	0x636f4361
 8016cbc:	3fd287a7 	.word	0x3fd287a7
 8016cc0:	8b60c8b3 	.word	0x8b60c8b3
 8016cc4:	3fc68a28 	.word	0x3fc68a28
 8016cc8:	509f79fb 	.word	0x509f79fb
 8016ccc:	3fd34413 	.word	0x3fd34413
 8016cd0:	0801cca2 	.word	0x0801cca2
 8016cd4:	0801cd64 	.word	0x0801cd64
 8016cd8:	7ff00000 	.word	0x7ff00000
 8016cdc:	0801cd60 	.word	0x0801cd60
 8016ce0:	0801cd57 	.word	0x0801cd57
 8016ce4:	0801cc7a 	.word	0x0801cc7a
 8016ce8:	3ff80000 	.word	0x3ff80000
 8016cec:	0801ceb0 	.word	0x0801ceb0
 8016cf0:	0801cdbc 	.word	0x0801cdbc
 8016cf4:	2301      	movs	r3, #1
 8016cf6:	9309      	str	r3, [sp, #36]	; 0x24
 8016cf8:	e7d7      	b.n	8016caa <_dtoa_r+0x2c2>
 8016cfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016cfc:	9301      	str	r3, [sp, #4]
 8016cfe:	9304      	str	r3, [sp, #16]
 8016d00:	e7ba      	b.n	8016c78 <_dtoa_r+0x290>
 8016d02:	3101      	adds	r1, #1
 8016d04:	0052      	lsls	r2, r2, #1
 8016d06:	e7ba      	b.n	8016c7e <_dtoa_r+0x296>
 8016d08:	69e3      	ldr	r3, [r4, #28]
 8016d0a:	9a00      	ldr	r2, [sp, #0]
 8016d0c:	601a      	str	r2, [r3, #0]
 8016d0e:	9b04      	ldr	r3, [sp, #16]
 8016d10:	2b0e      	cmp	r3, #14
 8016d12:	f200 80a8 	bhi.w	8016e66 <_dtoa_r+0x47e>
 8016d16:	2d00      	cmp	r5, #0
 8016d18:	f000 80a5 	beq.w	8016e66 <_dtoa_r+0x47e>
 8016d1c:	f1bb 0f00 	cmp.w	fp, #0
 8016d20:	dd38      	ble.n	8016d94 <_dtoa_r+0x3ac>
 8016d22:	4bc0      	ldr	r3, [pc, #768]	; (8017024 <_dtoa_r+0x63c>)
 8016d24:	f00b 020f 	and.w	r2, fp, #15
 8016d28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016d2c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8016d30:	e9d3 6700 	ldrd	r6, r7, [r3]
 8016d34:	ea4f 182b 	mov.w	r8, fp, asr #4
 8016d38:	d019      	beq.n	8016d6e <_dtoa_r+0x386>
 8016d3a:	4bbb      	ldr	r3, [pc, #748]	; (8017028 <_dtoa_r+0x640>)
 8016d3c:	ec51 0b18 	vmov	r0, r1, d8
 8016d40:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8016d44:	f7e9 fd82 	bl	800084c <__aeabi_ddiv>
 8016d48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016d4c:	f008 080f 	and.w	r8, r8, #15
 8016d50:	2503      	movs	r5, #3
 8016d52:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8017028 <_dtoa_r+0x640>
 8016d56:	f1b8 0f00 	cmp.w	r8, #0
 8016d5a:	d10a      	bne.n	8016d72 <_dtoa_r+0x38a>
 8016d5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016d60:	4632      	mov	r2, r6
 8016d62:	463b      	mov	r3, r7
 8016d64:	f7e9 fd72 	bl	800084c <__aeabi_ddiv>
 8016d68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016d6c:	e02b      	b.n	8016dc6 <_dtoa_r+0x3de>
 8016d6e:	2502      	movs	r5, #2
 8016d70:	e7ef      	b.n	8016d52 <_dtoa_r+0x36a>
 8016d72:	f018 0f01 	tst.w	r8, #1
 8016d76:	d008      	beq.n	8016d8a <_dtoa_r+0x3a2>
 8016d78:	4630      	mov	r0, r6
 8016d7a:	4639      	mov	r1, r7
 8016d7c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8016d80:	f7e9 fc3a 	bl	80005f8 <__aeabi_dmul>
 8016d84:	3501      	adds	r5, #1
 8016d86:	4606      	mov	r6, r0
 8016d88:	460f      	mov	r7, r1
 8016d8a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016d8e:	f109 0908 	add.w	r9, r9, #8
 8016d92:	e7e0      	b.n	8016d56 <_dtoa_r+0x36e>
 8016d94:	f000 809f 	beq.w	8016ed6 <_dtoa_r+0x4ee>
 8016d98:	f1cb 0600 	rsb	r6, fp, #0
 8016d9c:	4ba1      	ldr	r3, [pc, #644]	; (8017024 <_dtoa_r+0x63c>)
 8016d9e:	4fa2      	ldr	r7, [pc, #648]	; (8017028 <_dtoa_r+0x640>)
 8016da0:	f006 020f 	and.w	r2, r6, #15
 8016da4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016dac:	ec51 0b18 	vmov	r0, r1, d8
 8016db0:	f7e9 fc22 	bl	80005f8 <__aeabi_dmul>
 8016db4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016db8:	1136      	asrs	r6, r6, #4
 8016dba:	2300      	movs	r3, #0
 8016dbc:	2502      	movs	r5, #2
 8016dbe:	2e00      	cmp	r6, #0
 8016dc0:	d17e      	bne.n	8016ec0 <_dtoa_r+0x4d8>
 8016dc2:	2b00      	cmp	r3, #0
 8016dc4:	d1d0      	bne.n	8016d68 <_dtoa_r+0x380>
 8016dc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016dc8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8016dcc:	2b00      	cmp	r3, #0
 8016dce:	f000 8084 	beq.w	8016eda <_dtoa_r+0x4f2>
 8016dd2:	4b96      	ldr	r3, [pc, #600]	; (801702c <_dtoa_r+0x644>)
 8016dd4:	2200      	movs	r2, #0
 8016dd6:	4640      	mov	r0, r8
 8016dd8:	4649      	mov	r1, r9
 8016dda:	f7e9 fe7f 	bl	8000adc <__aeabi_dcmplt>
 8016dde:	2800      	cmp	r0, #0
 8016de0:	d07b      	beq.n	8016eda <_dtoa_r+0x4f2>
 8016de2:	9b04      	ldr	r3, [sp, #16]
 8016de4:	2b00      	cmp	r3, #0
 8016de6:	d078      	beq.n	8016eda <_dtoa_r+0x4f2>
 8016de8:	9b01      	ldr	r3, [sp, #4]
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	dd39      	ble.n	8016e62 <_dtoa_r+0x47a>
 8016dee:	4b90      	ldr	r3, [pc, #576]	; (8017030 <_dtoa_r+0x648>)
 8016df0:	2200      	movs	r2, #0
 8016df2:	4640      	mov	r0, r8
 8016df4:	4649      	mov	r1, r9
 8016df6:	f7e9 fbff 	bl	80005f8 <__aeabi_dmul>
 8016dfa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016dfe:	9e01      	ldr	r6, [sp, #4]
 8016e00:	f10b 37ff 	add.w	r7, fp, #4294967295
 8016e04:	3501      	adds	r5, #1
 8016e06:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8016e0a:	4628      	mov	r0, r5
 8016e0c:	f7e9 fb8a 	bl	8000524 <__aeabi_i2d>
 8016e10:	4642      	mov	r2, r8
 8016e12:	464b      	mov	r3, r9
 8016e14:	f7e9 fbf0 	bl	80005f8 <__aeabi_dmul>
 8016e18:	4b86      	ldr	r3, [pc, #536]	; (8017034 <_dtoa_r+0x64c>)
 8016e1a:	2200      	movs	r2, #0
 8016e1c:	f7e9 fa36 	bl	800028c <__adddf3>
 8016e20:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8016e24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016e28:	9303      	str	r3, [sp, #12]
 8016e2a:	2e00      	cmp	r6, #0
 8016e2c:	d158      	bne.n	8016ee0 <_dtoa_r+0x4f8>
 8016e2e:	4b82      	ldr	r3, [pc, #520]	; (8017038 <_dtoa_r+0x650>)
 8016e30:	2200      	movs	r2, #0
 8016e32:	4640      	mov	r0, r8
 8016e34:	4649      	mov	r1, r9
 8016e36:	f7e9 fa27 	bl	8000288 <__aeabi_dsub>
 8016e3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016e3e:	4680      	mov	r8, r0
 8016e40:	4689      	mov	r9, r1
 8016e42:	f7e9 fe69 	bl	8000b18 <__aeabi_dcmpgt>
 8016e46:	2800      	cmp	r0, #0
 8016e48:	f040 8296 	bne.w	8017378 <_dtoa_r+0x990>
 8016e4c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8016e50:	4640      	mov	r0, r8
 8016e52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016e56:	4649      	mov	r1, r9
 8016e58:	f7e9 fe40 	bl	8000adc <__aeabi_dcmplt>
 8016e5c:	2800      	cmp	r0, #0
 8016e5e:	f040 8289 	bne.w	8017374 <_dtoa_r+0x98c>
 8016e62:	ed8d 8b02 	vstr	d8, [sp, #8]
 8016e66:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	f2c0 814e 	blt.w	801710a <_dtoa_r+0x722>
 8016e6e:	f1bb 0f0e 	cmp.w	fp, #14
 8016e72:	f300 814a 	bgt.w	801710a <_dtoa_r+0x722>
 8016e76:	4b6b      	ldr	r3, [pc, #428]	; (8017024 <_dtoa_r+0x63c>)
 8016e78:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8016e7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016e80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016e82:	2b00      	cmp	r3, #0
 8016e84:	f280 80dc 	bge.w	8017040 <_dtoa_r+0x658>
 8016e88:	9b04      	ldr	r3, [sp, #16]
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	f300 80d8 	bgt.w	8017040 <_dtoa_r+0x658>
 8016e90:	f040 826f 	bne.w	8017372 <_dtoa_r+0x98a>
 8016e94:	4b68      	ldr	r3, [pc, #416]	; (8017038 <_dtoa_r+0x650>)
 8016e96:	2200      	movs	r2, #0
 8016e98:	4640      	mov	r0, r8
 8016e9a:	4649      	mov	r1, r9
 8016e9c:	f7e9 fbac 	bl	80005f8 <__aeabi_dmul>
 8016ea0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016ea4:	f7e9 fe2e 	bl	8000b04 <__aeabi_dcmpge>
 8016ea8:	9e04      	ldr	r6, [sp, #16]
 8016eaa:	4637      	mov	r7, r6
 8016eac:	2800      	cmp	r0, #0
 8016eae:	f040 8245 	bne.w	801733c <_dtoa_r+0x954>
 8016eb2:	9d00      	ldr	r5, [sp, #0]
 8016eb4:	2331      	movs	r3, #49	; 0x31
 8016eb6:	f805 3b01 	strb.w	r3, [r5], #1
 8016eba:	f10b 0b01 	add.w	fp, fp, #1
 8016ebe:	e241      	b.n	8017344 <_dtoa_r+0x95c>
 8016ec0:	07f2      	lsls	r2, r6, #31
 8016ec2:	d505      	bpl.n	8016ed0 <_dtoa_r+0x4e8>
 8016ec4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016ec8:	f7e9 fb96 	bl	80005f8 <__aeabi_dmul>
 8016ecc:	3501      	adds	r5, #1
 8016ece:	2301      	movs	r3, #1
 8016ed0:	1076      	asrs	r6, r6, #1
 8016ed2:	3708      	adds	r7, #8
 8016ed4:	e773      	b.n	8016dbe <_dtoa_r+0x3d6>
 8016ed6:	2502      	movs	r5, #2
 8016ed8:	e775      	b.n	8016dc6 <_dtoa_r+0x3de>
 8016eda:	9e04      	ldr	r6, [sp, #16]
 8016edc:	465f      	mov	r7, fp
 8016ede:	e792      	b.n	8016e06 <_dtoa_r+0x41e>
 8016ee0:	9900      	ldr	r1, [sp, #0]
 8016ee2:	4b50      	ldr	r3, [pc, #320]	; (8017024 <_dtoa_r+0x63c>)
 8016ee4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016ee8:	4431      	add	r1, r6
 8016eea:	9102      	str	r1, [sp, #8]
 8016eec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016eee:	eeb0 9a47 	vmov.f32	s18, s14
 8016ef2:	eef0 9a67 	vmov.f32	s19, s15
 8016ef6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8016efa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8016efe:	2900      	cmp	r1, #0
 8016f00:	d044      	beq.n	8016f8c <_dtoa_r+0x5a4>
 8016f02:	494e      	ldr	r1, [pc, #312]	; (801703c <_dtoa_r+0x654>)
 8016f04:	2000      	movs	r0, #0
 8016f06:	f7e9 fca1 	bl	800084c <__aeabi_ddiv>
 8016f0a:	ec53 2b19 	vmov	r2, r3, d9
 8016f0e:	f7e9 f9bb 	bl	8000288 <__aeabi_dsub>
 8016f12:	9d00      	ldr	r5, [sp, #0]
 8016f14:	ec41 0b19 	vmov	d9, r0, r1
 8016f18:	4649      	mov	r1, r9
 8016f1a:	4640      	mov	r0, r8
 8016f1c:	f7e9 fe1c 	bl	8000b58 <__aeabi_d2iz>
 8016f20:	4606      	mov	r6, r0
 8016f22:	f7e9 faff 	bl	8000524 <__aeabi_i2d>
 8016f26:	4602      	mov	r2, r0
 8016f28:	460b      	mov	r3, r1
 8016f2a:	4640      	mov	r0, r8
 8016f2c:	4649      	mov	r1, r9
 8016f2e:	f7e9 f9ab 	bl	8000288 <__aeabi_dsub>
 8016f32:	3630      	adds	r6, #48	; 0x30
 8016f34:	f805 6b01 	strb.w	r6, [r5], #1
 8016f38:	ec53 2b19 	vmov	r2, r3, d9
 8016f3c:	4680      	mov	r8, r0
 8016f3e:	4689      	mov	r9, r1
 8016f40:	f7e9 fdcc 	bl	8000adc <__aeabi_dcmplt>
 8016f44:	2800      	cmp	r0, #0
 8016f46:	d164      	bne.n	8017012 <_dtoa_r+0x62a>
 8016f48:	4642      	mov	r2, r8
 8016f4a:	464b      	mov	r3, r9
 8016f4c:	4937      	ldr	r1, [pc, #220]	; (801702c <_dtoa_r+0x644>)
 8016f4e:	2000      	movs	r0, #0
 8016f50:	f7e9 f99a 	bl	8000288 <__aeabi_dsub>
 8016f54:	ec53 2b19 	vmov	r2, r3, d9
 8016f58:	f7e9 fdc0 	bl	8000adc <__aeabi_dcmplt>
 8016f5c:	2800      	cmp	r0, #0
 8016f5e:	f040 80b6 	bne.w	80170ce <_dtoa_r+0x6e6>
 8016f62:	9b02      	ldr	r3, [sp, #8]
 8016f64:	429d      	cmp	r5, r3
 8016f66:	f43f af7c 	beq.w	8016e62 <_dtoa_r+0x47a>
 8016f6a:	4b31      	ldr	r3, [pc, #196]	; (8017030 <_dtoa_r+0x648>)
 8016f6c:	ec51 0b19 	vmov	r0, r1, d9
 8016f70:	2200      	movs	r2, #0
 8016f72:	f7e9 fb41 	bl	80005f8 <__aeabi_dmul>
 8016f76:	4b2e      	ldr	r3, [pc, #184]	; (8017030 <_dtoa_r+0x648>)
 8016f78:	ec41 0b19 	vmov	d9, r0, r1
 8016f7c:	2200      	movs	r2, #0
 8016f7e:	4640      	mov	r0, r8
 8016f80:	4649      	mov	r1, r9
 8016f82:	f7e9 fb39 	bl	80005f8 <__aeabi_dmul>
 8016f86:	4680      	mov	r8, r0
 8016f88:	4689      	mov	r9, r1
 8016f8a:	e7c5      	b.n	8016f18 <_dtoa_r+0x530>
 8016f8c:	ec51 0b17 	vmov	r0, r1, d7
 8016f90:	f7e9 fb32 	bl	80005f8 <__aeabi_dmul>
 8016f94:	9b02      	ldr	r3, [sp, #8]
 8016f96:	9d00      	ldr	r5, [sp, #0]
 8016f98:	930f      	str	r3, [sp, #60]	; 0x3c
 8016f9a:	ec41 0b19 	vmov	d9, r0, r1
 8016f9e:	4649      	mov	r1, r9
 8016fa0:	4640      	mov	r0, r8
 8016fa2:	f7e9 fdd9 	bl	8000b58 <__aeabi_d2iz>
 8016fa6:	4606      	mov	r6, r0
 8016fa8:	f7e9 fabc 	bl	8000524 <__aeabi_i2d>
 8016fac:	3630      	adds	r6, #48	; 0x30
 8016fae:	4602      	mov	r2, r0
 8016fb0:	460b      	mov	r3, r1
 8016fb2:	4640      	mov	r0, r8
 8016fb4:	4649      	mov	r1, r9
 8016fb6:	f7e9 f967 	bl	8000288 <__aeabi_dsub>
 8016fba:	f805 6b01 	strb.w	r6, [r5], #1
 8016fbe:	9b02      	ldr	r3, [sp, #8]
 8016fc0:	429d      	cmp	r5, r3
 8016fc2:	4680      	mov	r8, r0
 8016fc4:	4689      	mov	r9, r1
 8016fc6:	f04f 0200 	mov.w	r2, #0
 8016fca:	d124      	bne.n	8017016 <_dtoa_r+0x62e>
 8016fcc:	4b1b      	ldr	r3, [pc, #108]	; (801703c <_dtoa_r+0x654>)
 8016fce:	ec51 0b19 	vmov	r0, r1, d9
 8016fd2:	f7e9 f95b 	bl	800028c <__adddf3>
 8016fd6:	4602      	mov	r2, r0
 8016fd8:	460b      	mov	r3, r1
 8016fda:	4640      	mov	r0, r8
 8016fdc:	4649      	mov	r1, r9
 8016fde:	f7e9 fd9b 	bl	8000b18 <__aeabi_dcmpgt>
 8016fe2:	2800      	cmp	r0, #0
 8016fe4:	d173      	bne.n	80170ce <_dtoa_r+0x6e6>
 8016fe6:	ec53 2b19 	vmov	r2, r3, d9
 8016fea:	4914      	ldr	r1, [pc, #80]	; (801703c <_dtoa_r+0x654>)
 8016fec:	2000      	movs	r0, #0
 8016fee:	f7e9 f94b 	bl	8000288 <__aeabi_dsub>
 8016ff2:	4602      	mov	r2, r0
 8016ff4:	460b      	mov	r3, r1
 8016ff6:	4640      	mov	r0, r8
 8016ff8:	4649      	mov	r1, r9
 8016ffa:	f7e9 fd6f 	bl	8000adc <__aeabi_dcmplt>
 8016ffe:	2800      	cmp	r0, #0
 8017000:	f43f af2f 	beq.w	8016e62 <_dtoa_r+0x47a>
 8017004:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8017006:	1e6b      	subs	r3, r5, #1
 8017008:	930f      	str	r3, [sp, #60]	; 0x3c
 801700a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801700e:	2b30      	cmp	r3, #48	; 0x30
 8017010:	d0f8      	beq.n	8017004 <_dtoa_r+0x61c>
 8017012:	46bb      	mov	fp, r7
 8017014:	e04a      	b.n	80170ac <_dtoa_r+0x6c4>
 8017016:	4b06      	ldr	r3, [pc, #24]	; (8017030 <_dtoa_r+0x648>)
 8017018:	f7e9 faee 	bl	80005f8 <__aeabi_dmul>
 801701c:	4680      	mov	r8, r0
 801701e:	4689      	mov	r9, r1
 8017020:	e7bd      	b.n	8016f9e <_dtoa_r+0x5b6>
 8017022:	bf00      	nop
 8017024:	0801ceb0 	.word	0x0801ceb0
 8017028:	0801ce88 	.word	0x0801ce88
 801702c:	3ff00000 	.word	0x3ff00000
 8017030:	40240000 	.word	0x40240000
 8017034:	401c0000 	.word	0x401c0000
 8017038:	40140000 	.word	0x40140000
 801703c:	3fe00000 	.word	0x3fe00000
 8017040:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8017044:	9d00      	ldr	r5, [sp, #0]
 8017046:	4642      	mov	r2, r8
 8017048:	464b      	mov	r3, r9
 801704a:	4630      	mov	r0, r6
 801704c:	4639      	mov	r1, r7
 801704e:	f7e9 fbfd 	bl	800084c <__aeabi_ddiv>
 8017052:	f7e9 fd81 	bl	8000b58 <__aeabi_d2iz>
 8017056:	9001      	str	r0, [sp, #4]
 8017058:	f7e9 fa64 	bl	8000524 <__aeabi_i2d>
 801705c:	4642      	mov	r2, r8
 801705e:	464b      	mov	r3, r9
 8017060:	f7e9 faca 	bl	80005f8 <__aeabi_dmul>
 8017064:	4602      	mov	r2, r0
 8017066:	460b      	mov	r3, r1
 8017068:	4630      	mov	r0, r6
 801706a:	4639      	mov	r1, r7
 801706c:	f7e9 f90c 	bl	8000288 <__aeabi_dsub>
 8017070:	9e01      	ldr	r6, [sp, #4]
 8017072:	9f04      	ldr	r7, [sp, #16]
 8017074:	3630      	adds	r6, #48	; 0x30
 8017076:	f805 6b01 	strb.w	r6, [r5], #1
 801707a:	9e00      	ldr	r6, [sp, #0]
 801707c:	1bae      	subs	r6, r5, r6
 801707e:	42b7      	cmp	r7, r6
 8017080:	4602      	mov	r2, r0
 8017082:	460b      	mov	r3, r1
 8017084:	d134      	bne.n	80170f0 <_dtoa_r+0x708>
 8017086:	f7e9 f901 	bl	800028c <__adddf3>
 801708a:	4642      	mov	r2, r8
 801708c:	464b      	mov	r3, r9
 801708e:	4606      	mov	r6, r0
 8017090:	460f      	mov	r7, r1
 8017092:	f7e9 fd41 	bl	8000b18 <__aeabi_dcmpgt>
 8017096:	b9c8      	cbnz	r0, 80170cc <_dtoa_r+0x6e4>
 8017098:	4642      	mov	r2, r8
 801709a:	464b      	mov	r3, r9
 801709c:	4630      	mov	r0, r6
 801709e:	4639      	mov	r1, r7
 80170a0:	f7e9 fd12 	bl	8000ac8 <__aeabi_dcmpeq>
 80170a4:	b110      	cbz	r0, 80170ac <_dtoa_r+0x6c4>
 80170a6:	9b01      	ldr	r3, [sp, #4]
 80170a8:	07db      	lsls	r3, r3, #31
 80170aa:	d40f      	bmi.n	80170cc <_dtoa_r+0x6e4>
 80170ac:	4651      	mov	r1, sl
 80170ae:	4620      	mov	r0, r4
 80170b0:	f000 fe82 	bl	8017db8 <_Bfree>
 80170b4:	2300      	movs	r3, #0
 80170b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80170b8:	702b      	strb	r3, [r5, #0]
 80170ba:	f10b 0301 	add.w	r3, fp, #1
 80170be:	6013      	str	r3, [r2, #0]
 80170c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	f43f ace2 	beq.w	8016a8c <_dtoa_r+0xa4>
 80170c8:	601d      	str	r5, [r3, #0]
 80170ca:	e4df      	b.n	8016a8c <_dtoa_r+0xa4>
 80170cc:	465f      	mov	r7, fp
 80170ce:	462b      	mov	r3, r5
 80170d0:	461d      	mov	r5, r3
 80170d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80170d6:	2a39      	cmp	r2, #57	; 0x39
 80170d8:	d106      	bne.n	80170e8 <_dtoa_r+0x700>
 80170da:	9a00      	ldr	r2, [sp, #0]
 80170dc:	429a      	cmp	r2, r3
 80170de:	d1f7      	bne.n	80170d0 <_dtoa_r+0x6e8>
 80170e0:	9900      	ldr	r1, [sp, #0]
 80170e2:	2230      	movs	r2, #48	; 0x30
 80170e4:	3701      	adds	r7, #1
 80170e6:	700a      	strb	r2, [r1, #0]
 80170e8:	781a      	ldrb	r2, [r3, #0]
 80170ea:	3201      	adds	r2, #1
 80170ec:	701a      	strb	r2, [r3, #0]
 80170ee:	e790      	b.n	8017012 <_dtoa_r+0x62a>
 80170f0:	4ba3      	ldr	r3, [pc, #652]	; (8017380 <_dtoa_r+0x998>)
 80170f2:	2200      	movs	r2, #0
 80170f4:	f7e9 fa80 	bl	80005f8 <__aeabi_dmul>
 80170f8:	2200      	movs	r2, #0
 80170fa:	2300      	movs	r3, #0
 80170fc:	4606      	mov	r6, r0
 80170fe:	460f      	mov	r7, r1
 8017100:	f7e9 fce2 	bl	8000ac8 <__aeabi_dcmpeq>
 8017104:	2800      	cmp	r0, #0
 8017106:	d09e      	beq.n	8017046 <_dtoa_r+0x65e>
 8017108:	e7d0      	b.n	80170ac <_dtoa_r+0x6c4>
 801710a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801710c:	2a00      	cmp	r2, #0
 801710e:	f000 80ca 	beq.w	80172a6 <_dtoa_r+0x8be>
 8017112:	9a07      	ldr	r2, [sp, #28]
 8017114:	2a01      	cmp	r2, #1
 8017116:	f300 80ad 	bgt.w	8017274 <_dtoa_r+0x88c>
 801711a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801711c:	2a00      	cmp	r2, #0
 801711e:	f000 80a5 	beq.w	801726c <_dtoa_r+0x884>
 8017122:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8017126:	9e08      	ldr	r6, [sp, #32]
 8017128:	9d05      	ldr	r5, [sp, #20]
 801712a:	9a05      	ldr	r2, [sp, #20]
 801712c:	441a      	add	r2, r3
 801712e:	9205      	str	r2, [sp, #20]
 8017130:	9a06      	ldr	r2, [sp, #24]
 8017132:	2101      	movs	r1, #1
 8017134:	441a      	add	r2, r3
 8017136:	4620      	mov	r0, r4
 8017138:	9206      	str	r2, [sp, #24]
 801713a:	f000 ff3d 	bl	8017fb8 <__i2b>
 801713e:	4607      	mov	r7, r0
 8017140:	b165      	cbz	r5, 801715c <_dtoa_r+0x774>
 8017142:	9b06      	ldr	r3, [sp, #24]
 8017144:	2b00      	cmp	r3, #0
 8017146:	dd09      	ble.n	801715c <_dtoa_r+0x774>
 8017148:	42ab      	cmp	r3, r5
 801714a:	9a05      	ldr	r2, [sp, #20]
 801714c:	bfa8      	it	ge
 801714e:	462b      	movge	r3, r5
 8017150:	1ad2      	subs	r2, r2, r3
 8017152:	9205      	str	r2, [sp, #20]
 8017154:	9a06      	ldr	r2, [sp, #24]
 8017156:	1aed      	subs	r5, r5, r3
 8017158:	1ad3      	subs	r3, r2, r3
 801715a:	9306      	str	r3, [sp, #24]
 801715c:	9b08      	ldr	r3, [sp, #32]
 801715e:	b1f3      	cbz	r3, 801719e <_dtoa_r+0x7b6>
 8017160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017162:	2b00      	cmp	r3, #0
 8017164:	f000 80a3 	beq.w	80172ae <_dtoa_r+0x8c6>
 8017168:	2e00      	cmp	r6, #0
 801716a:	dd10      	ble.n	801718e <_dtoa_r+0x7a6>
 801716c:	4639      	mov	r1, r7
 801716e:	4632      	mov	r2, r6
 8017170:	4620      	mov	r0, r4
 8017172:	f000 ffe1 	bl	8018138 <__pow5mult>
 8017176:	4652      	mov	r2, sl
 8017178:	4601      	mov	r1, r0
 801717a:	4607      	mov	r7, r0
 801717c:	4620      	mov	r0, r4
 801717e:	f000 ff31 	bl	8017fe4 <__multiply>
 8017182:	4651      	mov	r1, sl
 8017184:	4680      	mov	r8, r0
 8017186:	4620      	mov	r0, r4
 8017188:	f000 fe16 	bl	8017db8 <_Bfree>
 801718c:	46c2      	mov	sl, r8
 801718e:	9b08      	ldr	r3, [sp, #32]
 8017190:	1b9a      	subs	r2, r3, r6
 8017192:	d004      	beq.n	801719e <_dtoa_r+0x7b6>
 8017194:	4651      	mov	r1, sl
 8017196:	4620      	mov	r0, r4
 8017198:	f000 ffce 	bl	8018138 <__pow5mult>
 801719c:	4682      	mov	sl, r0
 801719e:	2101      	movs	r1, #1
 80171a0:	4620      	mov	r0, r4
 80171a2:	f000 ff09 	bl	8017fb8 <__i2b>
 80171a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80171a8:	2b00      	cmp	r3, #0
 80171aa:	4606      	mov	r6, r0
 80171ac:	f340 8081 	ble.w	80172b2 <_dtoa_r+0x8ca>
 80171b0:	461a      	mov	r2, r3
 80171b2:	4601      	mov	r1, r0
 80171b4:	4620      	mov	r0, r4
 80171b6:	f000 ffbf 	bl	8018138 <__pow5mult>
 80171ba:	9b07      	ldr	r3, [sp, #28]
 80171bc:	2b01      	cmp	r3, #1
 80171be:	4606      	mov	r6, r0
 80171c0:	dd7a      	ble.n	80172b8 <_dtoa_r+0x8d0>
 80171c2:	f04f 0800 	mov.w	r8, #0
 80171c6:	6933      	ldr	r3, [r6, #16]
 80171c8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80171cc:	6918      	ldr	r0, [r3, #16]
 80171ce:	f000 fea5 	bl	8017f1c <__hi0bits>
 80171d2:	f1c0 0020 	rsb	r0, r0, #32
 80171d6:	9b06      	ldr	r3, [sp, #24]
 80171d8:	4418      	add	r0, r3
 80171da:	f010 001f 	ands.w	r0, r0, #31
 80171de:	f000 8094 	beq.w	801730a <_dtoa_r+0x922>
 80171e2:	f1c0 0320 	rsb	r3, r0, #32
 80171e6:	2b04      	cmp	r3, #4
 80171e8:	f340 8085 	ble.w	80172f6 <_dtoa_r+0x90e>
 80171ec:	9b05      	ldr	r3, [sp, #20]
 80171ee:	f1c0 001c 	rsb	r0, r0, #28
 80171f2:	4403      	add	r3, r0
 80171f4:	9305      	str	r3, [sp, #20]
 80171f6:	9b06      	ldr	r3, [sp, #24]
 80171f8:	4403      	add	r3, r0
 80171fa:	4405      	add	r5, r0
 80171fc:	9306      	str	r3, [sp, #24]
 80171fe:	9b05      	ldr	r3, [sp, #20]
 8017200:	2b00      	cmp	r3, #0
 8017202:	dd05      	ble.n	8017210 <_dtoa_r+0x828>
 8017204:	4651      	mov	r1, sl
 8017206:	461a      	mov	r2, r3
 8017208:	4620      	mov	r0, r4
 801720a:	f000 ffef 	bl	80181ec <__lshift>
 801720e:	4682      	mov	sl, r0
 8017210:	9b06      	ldr	r3, [sp, #24]
 8017212:	2b00      	cmp	r3, #0
 8017214:	dd05      	ble.n	8017222 <_dtoa_r+0x83a>
 8017216:	4631      	mov	r1, r6
 8017218:	461a      	mov	r2, r3
 801721a:	4620      	mov	r0, r4
 801721c:	f000 ffe6 	bl	80181ec <__lshift>
 8017220:	4606      	mov	r6, r0
 8017222:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017224:	2b00      	cmp	r3, #0
 8017226:	d072      	beq.n	801730e <_dtoa_r+0x926>
 8017228:	4631      	mov	r1, r6
 801722a:	4650      	mov	r0, sl
 801722c:	f001 f84a 	bl	80182c4 <__mcmp>
 8017230:	2800      	cmp	r0, #0
 8017232:	da6c      	bge.n	801730e <_dtoa_r+0x926>
 8017234:	2300      	movs	r3, #0
 8017236:	4651      	mov	r1, sl
 8017238:	220a      	movs	r2, #10
 801723a:	4620      	mov	r0, r4
 801723c:	f000 fdde 	bl	8017dfc <__multadd>
 8017240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017242:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017246:	4682      	mov	sl, r0
 8017248:	2b00      	cmp	r3, #0
 801724a:	f000 81b0 	beq.w	80175ae <_dtoa_r+0xbc6>
 801724e:	2300      	movs	r3, #0
 8017250:	4639      	mov	r1, r7
 8017252:	220a      	movs	r2, #10
 8017254:	4620      	mov	r0, r4
 8017256:	f000 fdd1 	bl	8017dfc <__multadd>
 801725a:	9b01      	ldr	r3, [sp, #4]
 801725c:	2b00      	cmp	r3, #0
 801725e:	4607      	mov	r7, r0
 8017260:	f300 8096 	bgt.w	8017390 <_dtoa_r+0x9a8>
 8017264:	9b07      	ldr	r3, [sp, #28]
 8017266:	2b02      	cmp	r3, #2
 8017268:	dc59      	bgt.n	801731e <_dtoa_r+0x936>
 801726a:	e091      	b.n	8017390 <_dtoa_r+0x9a8>
 801726c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801726e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8017272:	e758      	b.n	8017126 <_dtoa_r+0x73e>
 8017274:	9b04      	ldr	r3, [sp, #16]
 8017276:	1e5e      	subs	r6, r3, #1
 8017278:	9b08      	ldr	r3, [sp, #32]
 801727a:	42b3      	cmp	r3, r6
 801727c:	bfbf      	itttt	lt
 801727e:	9b08      	ldrlt	r3, [sp, #32]
 8017280:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8017282:	9608      	strlt	r6, [sp, #32]
 8017284:	1af3      	sublt	r3, r6, r3
 8017286:	bfb4      	ite	lt
 8017288:	18d2      	addlt	r2, r2, r3
 801728a:	1b9e      	subge	r6, r3, r6
 801728c:	9b04      	ldr	r3, [sp, #16]
 801728e:	bfbc      	itt	lt
 8017290:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8017292:	2600      	movlt	r6, #0
 8017294:	2b00      	cmp	r3, #0
 8017296:	bfb7      	itett	lt
 8017298:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 801729c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80172a0:	1a9d      	sublt	r5, r3, r2
 80172a2:	2300      	movlt	r3, #0
 80172a4:	e741      	b.n	801712a <_dtoa_r+0x742>
 80172a6:	9e08      	ldr	r6, [sp, #32]
 80172a8:	9d05      	ldr	r5, [sp, #20]
 80172aa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80172ac:	e748      	b.n	8017140 <_dtoa_r+0x758>
 80172ae:	9a08      	ldr	r2, [sp, #32]
 80172b0:	e770      	b.n	8017194 <_dtoa_r+0x7ac>
 80172b2:	9b07      	ldr	r3, [sp, #28]
 80172b4:	2b01      	cmp	r3, #1
 80172b6:	dc19      	bgt.n	80172ec <_dtoa_r+0x904>
 80172b8:	9b02      	ldr	r3, [sp, #8]
 80172ba:	b9bb      	cbnz	r3, 80172ec <_dtoa_r+0x904>
 80172bc:	9b03      	ldr	r3, [sp, #12]
 80172be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80172c2:	b99b      	cbnz	r3, 80172ec <_dtoa_r+0x904>
 80172c4:	9b03      	ldr	r3, [sp, #12]
 80172c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80172ca:	0d1b      	lsrs	r3, r3, #20
 80172cc:	051b      	lsls	r3, r3, #20
 80172ce:	b183      	cbz	r3, 80172f2 <_dtoa_r+0x90a>
 80172d0:	9b05      	ldr	r3, [sp, #20]
 80172d2:	3301      	adds	r3, #1
 80172d4:	9305      	str	r3, [sp, #20]
 80172d6:	9b06      	ldr	r3, [sp, #24]
 80172d8:	3301      	adds	r3, #1
 80172da:	9306      	str	r3, [sp, #24]
 80172dc:	f04f 0801 	mov.w	r8, #1
 80172e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80172e2:	2b00      	cmp	r3, #0
 80172e4:	f47f af6f 	bne.w	80171c6 <_dtoa_r+0x7de>
 80172e8:	2001      	movs	r0, #1
 80172ea:	e774      	b.n	80171d6 <_dtoa_r+0x7ee>
 80172ec:	f04f 0800 	mov.w	r8, #0
 80172f0:	e7f6      	b.n	80172e0 <_dtoa_r+0x8f8>
 80172f2:	4698      	mov	r8, r3
 80172f4:	e7f4      	b.n	80172e0 <_dtoa_r+0x8f8>
 80172f6:	d082      	beq.n	80171fe <_dtoa_r+0x816>
 80172f8:	9a05      	ldr	r2, [sp, #20]
 80172fa:	331c      	adds	r3, #28
 80172fc:	441a      	add	r2, r3
 80172fe:	9205      	str	r2, [sp, #20]
 8017300:	9a06      	ldr	r2, [sp, #24]
 8017302:	441a      	add	r2, r3
 8017304:	441d      	add	r5, r3
 8017306:	9206      	str	r2, [sp, #24]
 8017308:	e779      	b.n	80171fe <_dtoa_r+0x816>
 801730a:	4603      	mov	r3, r0
 801730c:	e7f4      	b.n	80172f8 <_dtoa_r+0x910>
 801730e:	9b04      	ldr	r3, [sp, #16]
 8017310:	2b00      	cmp	r3, #0
 8017312:	dc37      	bgt.n	8017384 <_dtoa_r+0x99c>
 8017314:	9b07      	ldr	r3, [sp, #28]
 8017316:	2b02      	cmp	r3, #2
 8017318:	dd34      	ble.n	8017384 <_dtoa_r+0x99c>
 801731a:	9b04      	ldr	r3, [sp, #16]
 801731c:	9301      	str	r3, [sp, #4]
 801731e:	9b01      	ldr	r3, [sp, #4]
 8017320:	b963      	cbnz	r3, 801733c <_dtoa_r+0x954>
 8017322:	4631      	mov	r1, r6
 8017324:	2205      	movs	r2, #5
 8017326:	4620      	mov	r0, r4
 8017328:	f000 fd68 	bl	8017dfc <__multadd>
 801732c:	4601      	mov	r1, r0
 801732e:	4606      	mov	r6, r0
 8017330:	4650      	mov	r0, sl
 8017332:	f000 ffc7 	bl	80182c4 <__mcmp>
 8017336:	2800      	cmp	r0, #0
 8017338:	f73f adbb 	bgt.w	8016eb2 <_dtoa_r+0x4ca>
 801733c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801733e:	9d00      	ldr	r5, [sp, #0]
 8017340:	ea6f 0b03 	mvn.w	fp, r3
 8017344:	f04f 0800 	mov.w	r8, #0
 8017348:	4631      	mov	r1, r6
 801734a:	4620      	mov	r0, r4
 801734c:	f000 fd34 	bl	8017db8 <_Bfree>
 8017350:	2f00      	cmp	r7, #0
 8017352:	f43f aeab 	beq.w	80170ac <_dtoa_r+0x6c4>
 8017356:	f1b8 0f00 	cmp.w	r8, #0
 801735a:	d005      	beq.n	8017368 <_dtoa_r+0x980>
 801735c:	45b8      	cmp	r8, r7
 801735e:	d003      	beq.n	8017368 <_dtoa_r+0x980>
 8017360:	4641      	mov	r1, r8
 8017362:	4620      	mov	r0, r4
 8017364:	f000 fd28 	bl	8017db8 <_Bfree>
 8017368:	4639      	mov	r1, r7
 801736a:	4620      	mov	r0, r4
 801736c:	f000 fd24 	bl	8017db8 <_Bfree>
 8017370:	e69c      	b.n	80170ac <_dtoa_r+0x6c4>
 8017372:	2600      	movs	r6, #0
 8017374:	4637      	mov	r7, r6
 8017376:	e7e1      	b.n	801733c <_dtoa_r+0x954>
 8017378:	46bb      	mov	fp, r7
 801737a:	4637      	mov	r7, r6
 801737c:	e599      	b.n	8016eb2 <_dtoa_r+0x4ca>
 801737e:	bf00      	nop
 8017380:	40240000 	.word	0x40240000
 8017384:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017386:	2b00      	cmp	r3, #0
 8017388:	f000 80c8 	beq.w	801751c <_dtoa_r+0xb34>
 801738c:	9b04      	ldr	r3, [sp, #16]
 801738e:	9301      	str	r3, [sp, #4]
 8017390:	2d00      	cmp	r5, #0
 8017392:	dd05      	ble.n	80173a0 <_dtoa_r+0x9b8>
 8017394:	4639      	mov	r1, r7
 8017396:	462a      	mov	r2, r5
 8017398:	4620      	mov	r0, r4
 801739a:	f000 ff27 	bl	80181ec <__lshift>
 801739e:	4607      	mov	r7, r0
 80173a0:	f1b8 0f00 	cmp.w	r8, #0
 80173a4:	d05b      	beq.n	801745e <_dtoa_r+0xa76>
 80173a6:	6879      	ldr	r1, [r7, #4]
 80173a8:	4620      	mov	r0, r4
 80173aa:	f000 fcc5 	bl	8017d38 <_Balloc>
 80173ae:	4605      	mov	r5, r0
 80173b0:	b928      	cbnz	r0, 80173be <_dtoa_r+0x9d6>
 80173b2:	4b83      	ldr	r3, [pc, #524]	; (80175c0 <_dtoa_r+0xbd8>)
 80173b4:	4602      	mov	r2, r0
 80173b6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80173ba:	f7ff bb2e 	b.w	8016a1a <_dtoa_r+0x32>
 80173be:	693a      	ldr	r2, [r7, #16]
 80173c0:	3202      	adds	r2, #2
 80173c2:	0092      	lsls	r2, r2, #2
 80173c4:	f107 010c 	add.w	r1, r7, #12
 80173c8:	300c      	adds	r0, #12
 80173ca:	f7ff fa4a 	bl	8016862 <memcpy>
 80173ce:	2201      	movs	r2, #1
 80173d0:	4629      	mov	r1, r5
 80173d2:	4620      	mov	r0, r4
 80173d4:	f000 ff0a 	bl	80181ec <__lshift>
 80173d8:	9b00      	ldr	r3, [sp, #0]
 80173da:	3301      	adds	r3, #1
 80173dc:	9304      	str	r3, [sp, #16]
 80173de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80173e2:	4413      	add	r3, r2
 80173e4:	9308      	str	r3, [sp, #32]
 80173e6:	9b02      	ldr	r3, [sp, #8]
 80173e8:	f003 0301 	and.w	r3, r3, #1
 80173ec:	46b8      	mov	r8, r7
 80173ee:	9306      	str	r3, [sp, #24]
 80173f0:	4607      	mov	r7, r0
 80173f2:	9b04      	ldr	r3, [sp, #16]
 80173f4:	4631      	mov	r1, r6
 80173f6:	3b01      	subs	r3, #1
 80173f8:	4650      	mov	r0, sl
 80173fa:	9301      	str	r3, [sp, #4]
 80173fc:	f7ff fa6c 	bl	80168d8 <quorem>
 8017400:	4641      	mov	r1, r8
 8017402:	9002      	str	r0, [sp, #8]
 8017404:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8017408:	4650      	mov	r0, sl
 801740a:	f000 ff5b 	bl	80182c4 <__mcmp>
 801740e:	463a      	mov	r2, r7
 8017410:	9005      	str	r0, [sp, #20]
 8017412:	4631      	mov	r1, r6
 8017414:	4620      	mov	r0, r4
 8017416:	f000 ff71 	bl	80182fc <__mdiff>
 801741a:	68c2      	ldr	r2, [r0, #12]
 801741c:	4605      	mov	r5, r0
 801741e:	bb02      	cbnz	r2, 8017462 <_dtoa_r+0xa7a>
 8017420:	4601      	mov	r1, r0
 8017422:	4650      	mov	r0, sl
 8017424:	f000 ff4e 	bl	80182c4 <__mcmp>
 8017428:	4602      	mov	r2, r0
 801742a:	4629      	mov	r1, r5
 801742c:	4620      	mov	r0, r4
 801742e:	9209      	str	r2, [sp, #36]	; 0x24
 8017430:	f000 fcc2 	bl	8017db8 <_Bfree>
 8017434:	9b07      	ldr	r3, [sp, #28]
 8017436:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017438:	9d04      	ldr	r5, [sp, #16]
 801743a:	ea43 0102 	orr.w	r1, r3, r2
 801743e:	9b06      	ldr	r3, [sp, #24]
 8017440:	4319      	orrs	r1, r3
 8017442:	d110      	bne.n	8017466 <_dtoa_r+0xa7e>
 8017444:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8017448:	d029      	beq.n	801749e <_dtoa_r+0xab6>
 801744a:	9b05      	ldr	r3, [sp, #20]
 801744c:	2b00      	cmp	r3, #0
 801744e:	dd02      	ble.n	8017456 <_dtoa_r+0xa6e>
 8017450:	9b02      	ldr	r3, [sp, #8]
 8017452:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8017456:	9b01      	ldr	r3, [sp, #4]
 8017458:	f883 9000 	strb.w	r9, [r3]
 801745c:	e774      	b.n	8017348 <_dtoa_r+0x960>
 801745e:	4638      	mov	r0, r7
 8017460:	e7ba      	b.n	80173d8 <_dtoa_r+0x9f0>
 8017462:	2201      	movs	r2, #1
 8017464:	e7e1      	b.n	801742a <_dtoa_r+0xa42>
 8017466:	9b05      	ldr	r3, [sp, #20]
 8017468:	2b00      	cmp	r3, #0
 801746a:	db04      	blt.n	8017476 <_dtoa_r+0xa8e>
 801746c:	9907      	ldr	r1, [sp, #28]
 801746e:	430b      	orrs	r3, r1
 8017470:	9906      	ldr	r1, [sp, #24]
 8017472:	430b      	orrs	r3, r1
 8017474:	d120      	bne.n	80174b8 <_dtoa_r+0xad0>
 8017476:	2a00      	cmp	r2, #0
 8017478:	dded      	ble.n	8017456 <_dtoa_r+0xa6e>
 801747a:	4651      	mov	r1, sl
 801747c:	2201      	movs	r2, #1
 801747e:	4620      	mov	r0, r4
 8017480:	f000 feb4 	bl	80181ec <__lshift>
 8017484:	4631      	mov	r1, r6
 8017486:	4682      	mov	sl, r0
 8017488:	f000 ff1c 	bl	80182c4 <__mcmp>
 801748c:	2800      	cmp	r0, #0
 801748e:	dc03      	bgt.n	8017498 <_dtoa_r+0xab0>
 8017490:	d1e1      	bne.n	8017456 <_dtoa_r+0xa6e>
 8017492:	f019 0f01 	tst.w	r9, #1
 8017496:	d0de      	beq.n	8017456 <_dtoa_r+0xa6e>
 8017498:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801749c:	d1d8      	bne.n	8017450 <_dtoa_r+0xa68>
 801749e:	9a01      	ldr	r2, [sp, #4]
 80174a0:	2339      	movs	r3, #57	; 0x39
 80174a2:	7013      	strb	r3, [r2, #0]
 80174a4:	462b      	mov	r3, r5
 80174a6:	461d      	mov	r5, r3
 80174a8:	3b01      	subs	r3, #1
 80174aa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80174ae:	2a39      	cmp	r2, #57	; 0x39
 80174b0:	d06c      	beq.n	801758c <_dtoa_r+0xba4>
 80174b2:	3201      	adds	r2, #1
 80174b4:	701a      	strb	r2, [r3, #0]
 80174b6:	e747      	b.n	8017348 <_dtoa_r+0x960>
 80174b8:	2a00      	cmp	r2, #0
 80174ba:	dd07      	ble.n	80174cc <_dtoa_r+0xae4>
 80174bc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80174c0:	d0ed      	beq.n	801749e <_dtoa_r+0xab6>
 80174c2:	9a01      	ldr	r2, [sp, #4]
 80174c4:	f109 0301 	add.w	r3, r9, #1
 80174c8:	7013      	strb	r3, [r2, #0]
 80174ca:	e73d      	b.n	8017348 <_dtoa_r+0x960>
 80174cc:	9b04      	ldr	r3, [sp, #16]
 80174ce:	9a08      	ldr	r2, [sp, #32]
 80174d0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80174d4:	4293      	cmp	r3, r2
 80174d6:	d043      	beq.n	8017560 <_dtoa_r+0xb78>
 80174d8:	4651      	mov	r1, sl
 80174da:	2300      	movs	r3, #0
 80174dc:	220a      	movs	r2, #10
 80174de:	4620      	mov	r0, r4
 80174e0:	f000 fc8c 	bl	8017dfc <__multadd>
 80174e4:	45b8      	cmp	r8, r7
 80174e6:	4682      	mov	sl, r0
 80174e8:	f04f 0300 	mov.w	r3, #0
 80174ec:	f04f 020a 	mov.w	r2, #10
 80174f0:	4641      	mov	r1, r8
 80174f2:	4620      	mov	r0, r4
 80174f4:	d107      	bne.n	8017506 <_dtoa_r+0xb1e>
 80174f6:	f000 fc81 	bl	8017dfc <__multadd>
 80174fa:	4680      	mov	r8, r0
 80174fc:	4607      	mov	r7, r0
 80174fe:	9b04      	ldr	r3, [sp, #16]
 8017500:	3301      	adds	r3, #1
 8017502:	9304      	str	r3, [sp, #16]
 8017504:	e775      	b.n	80173f2 <_dtoa_r+0xa0a>
 8017506:	f000 fc79 	bl	8017dfc <__multadd>
 801750a:	4639      	mov	r1, r7
 801750c:	4680      	mov	r8, r0
 801750e:	2300      	movs	r3, #0
 8017510:	220a      	movs	r2, #10
 8017512:	4620      	mov	r0, r4
 8017514:	f000 fc72 	bl	8017dfc <__multadd>
 8017518:	4607      	mov	r7, r0
 801751a:	e7f0      	b.n	80174fe <_dtoa_r+0xb16>
 801751c:	9b04      	ldr	r3, [sp, #16]
 801751e:	9301      	str	r3, [sp, #4]
 8017520:	9d00      	ldr	r5, [sp, #0]
 8017522:	4631      	mov	r1, r6
 8017524:	4650      	mov	r0, sl
 8017526:	f7ff f9d7 	bl	80168d8 <quorem>
 801752a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801752e:	9b00      	ldr	r3, [sp, #0]
 8017530:	f805 9b01 	strb.w	r9, [r5], #1
 8017534:	1aea      	subs	r2, r5, r3
 8017536:	9b01      	ldr	r3, [sp, #4]
 8017538:	4293      	cmp	r3, r2
 801753a:	dd07      	ble.n	801754c <_dtoa_r+0xb64>
 801753c:	4651      	mov	r1, sl
 801753e:	2300      	movs	r3, #0
 8017540:	220a      	movs	r2, #10
 8017542:	4620      	mov	r0, r4
 8017544:	f000 fc5a 	bl	8017dfc <__multadd>
 8017548:	4682      	mov	sl, r0
 801754a:	e7ea      	b.n	8017522 <_dtoa_r+0xb3a>
 801754c:	9b01      	ldr	r3, [sp, #4]
 801754e:	2b00      	cmp	r3, #0
 8017550:	bfc8      	it	gt
 8017552:	461d      	movgt	r5, r3
 8017554:	9b00      	ldr	r3, [sp, #0]
 8017556:	bfd8      	it	le
 8017558:	2501      	movle	r5, #1
 801755a:	441d      	add	r5, r3
 801755c:	f04f 0800 	mov.w	r8, #0
 8017560:	4651      	mov	r1, sl
 8017562:	2201      	movs	r2, #1
 8017564:	4620      	mov	r0, r4
 8017566:	f000 fe41 	bl	80181ec <__lshift>
 801756a:	4631      	mov	r1, r6
 801756c:	4682      	mov	sl, r0
 801756e:	f000 fea9 	bl	80182c4 <__mcmp>
 8017572:	2800      	cmp	r0, #0
 8017574:	dc96      	bgt.n	80174a4 <_dtoa_r+0xabc>
 8017576:	d102      	bne.n	801757e <_dtoa_r+0xb96>
 8017578:	f019 0f01 	tst.w	r9, #1
 801757c:	d192      	bne.n	80174a4 <_dtoa_r+0xabc>
 801757e:	462b      	mov	r3, r5
 8017580:	461d      	mov	r5, r3
 8017582:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8017586:	2a30      	cmp	r2, #48	; 0x30
 8017588:	d0fa      	beq.n	8017580 <_dtoa_r+0xb98>
 801758a:	e6dd      	b.n	8017348 <_dtoa_r+0x960>
 801758c:	9a00      	ldr	r2, [sp, #0]
 801758e:	429a      	cmp	r2, r3
 8017590:	d189      	bne.n	80174a6 <_dtoa_r+0xabe>
 8017592:	f10b 0b01 	add.w	fp, fp, #1
 8017596:	2331      	movs	r3, #49	; 0x31
 8017598:	e796      	b.n	80174c8 <_dtoa_r+0xae0>
 801759a:	4b0a      	ldr	r3, [pc, #40]	; (80175c4 <_dtoa_r+0xbdc>)
 801759c:	f7ff ba99 	b.w	8016ad2 <_dtoa_r+0xea>
 80175a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80175a2:	2b00      	cmp	r3, #0
 80175a4:	f47f aa6d 	bne.w	8016a82 <_dtoa_r+0x9a>
 80175a8:	4b07      	ldr	r3, [pc, #28]	; (80175c8 <_dtoa_r+0xbe0>)
 80175aa:	f7ff ba92 	b.w	8016ad2 <_dtoa_r+0xea>
 80175ae:	9b01      	ldr	r3, [sp, #4]
 80175b0:	2b00      	cmp	r3, #0
 80175b2:	dcb5      	bgt.n	8017520 <_dtoa_r+0xb38>
 80175b4:	9b07      	ldr	r3, [sp, #28]
 80175b6:	2b02      	cmp	r3, #2
 80175b8:	f73f aeb1 	bgt.w	801731e <_dtoa_r+0x936>
 80175bc:	e7b0      	b.n	8017520 <_dtoa_r+0xb38>
 80175be:	bf00      	nop
 80175c0:	0801cdbc 	.word	0x0801cdbc
 80175c4:	0801cc79 	.word	0x0801cc79
 80175c8:	0801cd57 	.word	0x0801cd57

080175cc <_free_r>:
 80175cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80175ce:	2900      	cmp	r1, #0
 80175d0:	d044      	beq.n	801765c <_free_r+0x90>
 80175d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80175d6:	9001      	str	r0, [sp, #4]
 80175d8:	2b00      	cmp	r3, #0
 80175da:	f1a1 0404 	sub.w	r4, r1, #4
 80175de:	bfb8      	it	lt
 80175e0:	18e4      	addlt	r4, r4, r3
 80175e2:	f7fd f93f 	bl	8014864 <__malloc_lock>
 80175e6:	4a1e      	ldr	r2, [pc, #120]	; (8017660 <_free_r+0x94>)
 80175e8:	9801      	ldr	r0, [sp, #4]
 80175ea:	6813      	ldr	r3, [r2, #0]
 80175ec:	b933      	cbnz	r3, 80175fc <_free_r+0x30>
 80175ee:	6063      	str	r3, [r4, #4]
 80175f0:	6014      	str	r4, [r2, #0]
 80175f2:	b003      	add	sp, #12
 80175f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80175f8:	f7fd b93a 	b.w	8014870 <__malloc_unlock>
 80175fc:	42a3      	cmp	r3, r4
 80175fe:	d908      	bls.n	8017612 <_free_r+0x46>
 8017600:	6825      	ldr	r5, [r4, #0]
 8017602:	1961      	adds	r1, r4, r5
 8017604:	428b      	cmp	r3, r1
 8017606:	bf01      	itttt	eq
 8017608:	6819      	ldreq	r1, [r3, #0]
 801760a:	685b      	ldreq	r3, [r3, #4]
 801760c:	1949      	addeq	r1, r1, r5
 801760e:	6021      	streq	r1, [r4, #0]
 8017610:	e7ed      	b.n	80175ee <_free_r+0x22>
 8017612:	461a      	mov	r2, r3
 8017614:	685b      	ldr	r3, [r3, #4]
 8017616:	b10b      	cbz	r3, 801761c <_free_r+0x50>
 8017618:	42a3      	cmp	r3, r4
 801761a:	d9fa      	bls.n	8017612 <_free_r+0x46>
 801761c:	6811      	ldr	r1, [r2, #0]
 801761e:	1855      	adds	r5, r2, r1
 8017620:	42a5      	cmp	r5, r4
 8017622:	d10b      	bne.n	801763c <_free_r+0x70>
 8017624:	6824      	ldr	r4, [r4, #0]
 8017626:	4421      	add	r1, r4
 8017628:	1854      	adds	r4, r2, r1
 801762a:	42a3      	cmp	r3, r4
 801762c:	6011      	str	r1, [r2, #0]
 801762e:	d1e0      	bne.n	80175f2 <_free_r+0x26>
 8017630:	681c      	ldr	r4, [r3, #0]
 8017632:	685b      	ldr	r3, [r3, #4]
 8017634:	6053      	str	r3, [r2, #4]
 8017636:	440c      	add	r4, r1
 8017638:	6014      	str	r4, [r2, #0]
 801763a:	e7da      	b.n	80175f2 <_free_r+0x26>
 801763c:	d902      	bls.n	8017644 <_free_r+0x78>
 801763e:	230c      	movs	r3, #12
 8017640:	6003      	str	r3, [r0, #0]
 8017642:	e7d6      	b.n	80175f2 <_free_r+0x26>
 8017644:	6825      	ldr	r5, [r4, #0]
 8017646:	1961      	adds	r1, r4, r5
 8017648:	428b      	cmp	r3, r1
 801764a:	bf04      	itt	eq
 801764c:	6819      	ldreq	r1, [r3, #0]
 801764e:	685b      	ldreq	r3, [r3, #4]
 8017650:	6063      	str	r3, [r4, #4]
 8017652:	bf04      	itt	eq
 8017654:	1949      	addeq	r1, r1, r5
 8017656:	6021      	streq	r1, [r4, #0]
 8017658:	6054      	str	r4, [r2, #4]
 801765a:	e7ca      	b.n	80175f2 <_free_r+0x26>
 801765c:	b003      	add	sp, #12
 801765e:	bd30      	pop	{r4, r5, pc}
 8017660:	20002548 	.word	0x20002548

08017664 <rshift>:
 8017664:	6903      	ldr	r3, [r0, #16]
 8017666:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801766a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801766e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8017672:	f100 0414 	add.w	r4, r0, #20
 8017676:	dd45      	ble.n	8017704 <rshift+0xa0>
 8017678:	f011 011f 	ands.w	r1, r1, #31
 801767c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8017680:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8017684:	d10c      	bne.n	80176a0 <rshift+0x3c>
 8017686:	f100 0710 	add.w	r7, r0, #16
 801768a:	4629      	mov	r1, r5
 801768c:	42b1      	cmp	r1, r6
 801768e:	d334      	bcc.n	80176fa <rshift+0x96>
 8017690:	1a9b      	subs	r3, r3, r2
 8017692:	009b      	lsls	r3, r3, #2
 8017694:	1eea      	subs	r2, r5, #3
 8017696:	4296      	cmp	r6, r2
 8017698:	bf38      	it	cc
 801769a:	2300      	movcc	r3, #0
 801769c:	4423      	add	r3, r4
 801769e:	e015      	b.n	80176cc <rshift+0x68>
 80176a0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80176a4:	f1c1 0820 	rsb	r8, r1, #32
 80176a8:	40cf      	lsrs	r7, r1
 80176aa:	f105 0e04 	add.w	lr, r5, #4
 80176ae:	46a1      	mov	r9, r4
 80176b0:	4576      	cmp	r6, lr
 80176b2:	46f4      	mov	ip, lr
 80176b4:	d815      	bhi.n	80176e2 <rshift+0x7e>
 80176b6:	1a9a      	subs	r2, r3, r2
 80176b8:	0092      	lsls	r2, r2, #2
 80176ba:	3a04      	subs	r2, #4
 80176bc:	3501      	adds	r5, #1
 80176be:	42ae      	cmp	r6, r5
 80176c0:	bf38      	it	cc
 80176c2:	2200      	movcc	r2, #0
 80176c4:	18a3      	adds	r3, r4, r2
 80176c6:	50a7      	str	r7, [r4, r2]
 80176c8:	b107      	cbz	r7, 80176cc <rshift+0x68>
 80176ca:	3304      	adds	r3, #4
 80176cc:	1b1a      	subs	r2, r3, r4
 80176ce:	42a3      	cmp	r3, r4
 80176d0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80176d4:	bf08      	it	eq
 80176d6:	2300      	moveq	r3, #0
 80176d8:	6102      	str	r2, [r0, #16]
 80176da:	bf08      	it	eq
 80176dc:	6143      	streq	r3, [r0, #20]
 80176de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80176e2:	f8dc c000 	ldr.w	ip, [ip]
 80176e6:	fa0c fc08 	lsl.w	ip, ip, r8
 80176ea:	ea4c 0707 	orr.w	r7, ip, r7
 80176ee:	f849 7b04 	str.w	r7, [r9], #4
 80176f2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80176f6:	40cf      	lsrs	r7, r1
 80176f8:	e7da      	b.n	80176b0 <rshift+0x4c>
 80176fa:	f851 cb04 	ldr.w	ip, [r1], #4
 80176fe:	f847 cf04 	str.w	ip, [r7, #4]!
 8017702:	e7c3      	b.n	801768c <rshift+0x28>
 8017704:	4623      	mov	r3, r4
 8017706:	e7e1      	b.n	80176cc <rshift+0x68>

08017708 <__hexdig_fun>:
 8017708:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801770c:	2b09      	cmp	r3, #9
 801770e:	d802      	bhi.n	8017716 <__hexdig_fun+0xe>
 8017710:	3820      	subs	r0, #32
 8017712:	b2c0      	uxtb	r0, r0
 8017714:	4770      	bx	lr
 8017716:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801771a:	2b05      	cmp	r3, #5
 801771c:	d801      	bhi.n	8017722 <__hexdig_fun+0x1a>
 801771e:	3847      	subs	r0, #71	; 0x47
 8017720:	e7f7      	b.n	8017712 <__hexdig_fun+0xa>
 8017722:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8017726:	2b05      	cmp	r3, #5
 8017728:	d801      	bhi.n	801772e <__hexdig_fun+0x26>
 801772a:	3827      	subs	r0, #39	; 0x27
 801772c:	e7f1      	b.n	8017712 <__hexdig_fun+0xa>
 801772e:	2000      	movs	r0, #0
 8017730:	4770      	bx	lr
	...

08017734 <__gethex>:
 8017734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017738:	4617      	mov	r7, r2
 801773a:	680a      	ldr	r2, [r1, #0]
 801773c:	b085      	sub	sp, #20
 801773e:	f102 0b02 	add.w	fp, r2, #2
 8017742:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8017746:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801774a:	4681      	mov	r9, r0
 801774c:	468a      	mov	sl, r1
 801774e:	9302      	str	r3, [sp, #8]
 8017750:	32fe      	adds	r2, #254	; 0xfe
 8017752:	eb02 030b 	add.w	r3, r2, fp
 8017756:	46d8      	mov	r8, fp
 8017758:	f81b 0b01 	ldrb.w	r0, [fp], #1
 801775c:	9301      	str	r3, [sp, #4]
 801775e:	2830      	cmp	r0, #48	; 0x30
 8017760:	d0f7      	beq.n	8017752 <__gethex+0x1e>
 8017762:	f7ff ffd1 	bl	8017708 <__hexdig_fun>
 8017766:	4604      	mov	r4, r0
 8017768:	2800      	cmp	r0, #0
 801776a:	d138      	bne.n	80177de <__gethex+0xaa>
 801776c:	49a7      	ldr	r1, [pc, #668]	; (8017a0c <__gethex+0x2d8>)
 801776e:	2201      	movs	r2, #1
 8017770:	4640      	mov	r0, r8
 8017772:	f7fe ff62 	bl	801663a <strncmp>
 8017776:	4606      	mov	r6, r0
 8017778:	2800      	cmp	r0, #0
 801777a:	d169      	bne.n	8017850 <__gethex+0x11c>
 801777c:	f898 0001 	ldrb.w	r0, [r8, #1]
 8017780:	465d      	mov	r5, fp
 8017782:	f7ff ffc1 	bl	8017708 <__hexdig_fun>
 8017786:	2800      	cmp	r0, #0
 8017788:	d064      	beq.n	8017854 <__gethex+0x120>
 801778a:	465a      	mov	r2, fp
 801778c:	7810      	ldrb	r0, [r2, #0]
 801778e:	2830      	cmp	r0, #48	; 0x30
 8017790:	4690      	mov	r8, r2
 8017792:	f102 0201 	add.w	r2, r2, #1
 8017796:	d0f9      	beq.n	801778c <__gethex+0x58>
 8017798:	f7ff ffb6 	bl	8017708 <__hexdig_fun>
 801779c:	2301      	movs	r3, #1
 801779e:	fab0 f480 	clz	r4, r0
 80177a2:	0964      	lsrs	r4, r4, #5
 80177a4:	465e      	mov	r6, fp
 80177a6:	9301      	str	r3, [sp, #4]
 80177a8:	4642      	mov	r2, r8
 80177aa:	4615      	mov	r5, r2
 80177ac:	3201      	adds	r2, #1
 80177ae:	7828      	ldrb	r0, [r5, #0]
 80177b0:	f7ff ffaa 	bl	8017708 <__hexdig_fun>
 80177b4:	2800      	cmp	r0, #0
 80177b6:	d1f8      	bne.n	80177aa <__gethex+0x76>
 80177b8:	4994      	ldr	r1, [pc, #592]	; (8017a0c <__gethex+0x2d8>)
 80177ba:	2201      	movs	r2, #1
 80177bc:	4628      	mov	r0, r5
 80177be:	f7fe ff3c 	bl	801663a <strncmp>
 80177c2:	b978      	cbnz	r0, 80177e4 <__gethex+0xb0>
 80177c4:	b946      	cbnz	r6, 80177d8 <__gethex+0xa4>
 80177c6:	1c6e      	adds	r6, r5, #1
 80177c8:	4632      	mov	r2, r6
 80177ca:	4615      	mov	r5, r2
 80177cc:	3201      	adds	r2, #1
 80177ce:	7828      	ldrb	r0, [r5, #0]
 80177d0:	f7ff ff9a 	bl	8017708 <__hexdig_fun>
 80177d4:	2800      	cmp	r0, #0
 80177d6:	d1f8      	bne.n	80177ca <__gethex+0x96>
 80177d8:	1b73      	subs	r3, r6, r5
 80177da:	009e      	lsls	r6, r3, #2
 80177dc:	e004      	b.n	80177e8 <__gethex+0xb4>
 80177de:	2400      	movs	r4, #0
 80177e0:	4626      	mov	r6, r4
 80177e2:	e7e1      	b.n	80177a8 <__gethex+0x74>
 80177e4:	2e00      	cmp	r6, #0
 80177e6:	d1f7      	bne.n	80177d8 <__gethex+0xa4>
 80177e8:	782b      	ldrb	r3, [r5, #0]
 80177ea:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80177ee:	2b50      	cmp	r3, #80	; 0x50
 80177f0:	d13d      	bne.n	801786e <__gethex+0x13a>
 80177f2:	786b      	ldrb	r3, [r5, #1]
 80177f4:	2b2b      	cmp	r3, #43	; 0x2b
 80177f6:	d02f      	beq.n	8017858 <__gethex+0x124>
 80177f8:	2b2d      	cmp	r3, #45	; 0x2d
 80177fa:	d031      	beq.n	8017860 <__gethex+0x12c>
 80177fc:	1c69      	adds	r1, r5, #1
 80177fe:	f04f 0b00 	mov.w	fp, #0
 8017802:	7808      	ldrb	r0, [r1, #0]
 8017804:	f7ff ff80 	bl	8017708 <__hexdig_fun>
 8017808:	1e42      	subs	r2, r0, #1
 801780a:	b2d2      	uxtb	r2, r2
 801780c:	2a18      	cmp	r2, #24
 801780e:	d82e      	bhi.n	801786e <__gethex+0x13a>
 8017810:	f1a0 0210 	sub.w	r2, r0, #16
 8017814:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017818:	f7ff ff76 	bl	8017708 <__hexdig_fun>
 801781c:	f100 3cff 	add.w	ip, r0, #4294967295
 8017820:	fa5f fc8c 	uxtb.w	ip, ip
 8017824:	f1bc 0f18 	cmp.w	ip, #24
 8017828:	d91d      	bls.n	8017866 <__gethex+0x132>
 801782a:	f1bb 0f00 	cmp.w	fp, #0
 801782e:	d000      	beq.n	8017832 <__gethex+0xfe>
 8017830:	4252      	negs	r2, r2
 8017832:	4416      	add	r6, r2
 8017834:	f8ca 1000 	str.w	r1, [sl]
 8017838:	b1dc      	cbz	r4, 8017872 <__gethex+0x13e>
 801783a:	9b01      	ldr	r3, [sp, #4]
 801783c:	2b00      	cmp	r3, #0
 801783e:	bf14      	ite	ne
 8017840:	f04f 0800 	movne.w	r8, #0
 8017844:	f04f 0806 	moveq.w	r8, #6
 8017848:	4640      	mov	r0, r8
 801784a:	b005      	add	sp, #20
 801784c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017850:	4645      	mov	r5, r8
 8017852:	4626      	mov	r6, r4
 8017854:	2401      	movs	r4, #1
 8017856:	e7c7      	b.n	80177e8 <__gethex+0xb4>
 8017858:	f04f 0b00 	mov.w	fp, #0
 801785c:	1ca9      	adds	r1, r5, #2
 801785e:	e7d0      	b.n	8017802 <__gethex+0xce>
 8017860:	f04f 0b01 	mov.w	fp, #1
 8017864:	e7fa      	b.n	801785c <__gethex+0x128>
 8017866:	230a      	movs	r3, #10
 8017868:	fb03 0002 	mla	r0, r3, r2, r0
 801786c:	e7d0      	b.n	8017810 <__gethex+0xdc>
 801786e:	4629      	mov	r1, r5
 8017870:	e7e0      	b.n	8017834 <__gethex+0x100>
 8017872:	eba5 0308 	sub.w	r3, r5, r8
 8017876:	3b01      	subs	r3, #1
 8017878:	4621      	mov	r1, r4
 801787a:	2b07      	cmp	r3, #7
 801787c:	dc0a      	bgt.n	8017894 <__gethex+0x160>
 801787e:	4648      	mov	r0, r9
 8017880:	f000 fa5a 	bl	8017d38 <_Balloc>
 8017884:	4604      	mov	r4, r0
 8017886:	b940      	cbnz	r0, 801789a <__gethex+0x166>
 8017888:	4b61      	ldr	r3, [pc, #388]	; (8017a10 <__gethex+0x2dc>)
 801788a:	4602      	mov	r2, r0
 801788c:	21e4      	movs	r1, #228	; 0xe4
 801788e:	4861      	ldr	r0, [pc, #388]	; (8017a14 <__gethex+0x2e0>)
 8017890:	f7ff f804 	bl	801689c <__assert_func>
 8017894:	3101      	adds	r1, #1
 8017896:	105b      	asrs	r3, r3, #1
 8017898:	e7ef      	b.n	801787a <__gethex+0x146>
 801789a:	f100 0a14 	add.w	sl, r0, #20
 801789e:	2300      	movs	r3, #0
 80178a0:	495a      	ldr	r1, [pc, #360]	; (8017a0c <__gethex+0x2d8>)
 80178a2:	f8cd a004 	str.w	sl, [sp, #4]
 80178a6:	469b      	mov	fp, r3
 80178a8:	45a8      	cmp	r8, r5
 80178aa:	d342      	bcc.n	8017932 <__gethex+0x1fe>
 80178ac:	9801      	ldr	r0, [sp, #4]
 80178ae:	f840 bb04 	str.w	fp, [r0], #4
 80178b2:	eba0 000a 	sub.w	r0, r0, sl
 80178b6:	1080      	asrs	r0, r0, #2
 80178b8:	6120      	str	r0, [r4, #16]
 80178ba:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80178be:	4658      	mov	r0, fp
 80178c0:	f000 fb2c 	bl	8017f1c <__hi0bits>
 80178c4:	683d      	ldr	r5, [r7, #0]
 80178c6:	eba8 0000 	sub.w	r0, r8, r0
 80178ca:	42a8      	cmp	r0, r5
 80178cc:	dd59      	ble.n	8017982 <__gethex+0x24e>
 80178ce:	eba0 0805 	sub.w	r8, r0, r5
 80178d2:	4641      	mov	r1, r8
 80178d4:	4620      	mov	r0, r4
 80178d6:	f000 febb 	bl	8018650 <__any_on>
 80178da:	4683      	mov	fp, r0
 80178dc:	b1b8      	cbz	r0, 801790e <__gethex+0x1da>
 80178de:	f108 33ff 	add.w	r3, r8, #4294967295
 80178e2:	1159      	asrs	r1, r3, #5
 80178e4:	f003 021f 	and.w	r2, r3, #31
 80178e8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80178ec:	f04f 0b01 	mov.w	fp, #1
 80178f0:	fa0b f202 	lsl.w	r2, fp, r2
 80178f4:	420a      	tst	r2, r1
 80178f6:	d00a      	beq.n	801790e <__gethex+0x1da>
 80178f8:	455b      	cmp	r3, fp
 80178fa:	dd06      	ble.n	801790a <__gethex+0x1d6>
 80178fc:	f1a8 0102 	sub.w	r1, r8, #2
 8017900:	4620      	mov	r0, r4
 8017902:	f000 fea5 	bl	8018650 <__any_on>
 8017906:	2800      	cmp	r0, #0
 8017908:	d138      	bne.n	801797c <__gethex+0x248>
 801790a:	f04f 0b02 	mov.w	fp, #2
 801790e:	4641      	mov	r1, r8
 8017910:	4620      	mov	r0, r4
 8017912:	f7ff fea7 	bl	8017664 <rshift>
 8017916:	4446      	add	r6, r8
 8017918:	68bb      	ldr	r3, [r7, #8]
 801791a:	42b3      	cmp	r3, r6
 801791c:	da41      	bge.n	80179a2 <__gethex+0x26e>
 801791e:	4621      	mov	r1, r4
 8017920:	4648      	mov	r0, r9
 8017922:	f000 fa49 	bl	8017db8 <_Bfree>
 8017926:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017928:	2300      	movs	r3, #0
 801792a:	6013      	str	r3, [r2, #0]
 801792c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8017930:	e78a      	b.n	8017848 <__gethex+0x114>
 8017932:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8017936:	2a2e      	cmp	r2, #46	; 0x2e
 8017938:	d014      	beq.n	8017964 <__gethex+0x230>
 801793a:	2b20      	cmp	r3, #32
 801793c:	d106      	bne.n	801794c <__gethex+0x218>
 801793e:	9b01      	ldr	r3, [sp, #4]
 8017940:	f843 bb04 	str.w	fp, [r3], #4
 8017944:	f04f 0b00 	mov.w	fp, #0
 8017948:	9301      	str	r3, [sp, #4]
 801794a:	465b      	mov	r3, fp
 801794c:	7828      	ldrb	r0, [r5, #0]
 801794e:	9303      	str	r3, [sp, #12]
 8017950:	f7ff feda 	bl	8017708 <__hexdig_fun>
 8017954:	9b03      	ldr	r3, [sp, #12]
 8017956:	f000 000f 	and.w	r0, r0, #15
 801795a:	4098      	lsls	r0, r3
 801795c:	ea4b 0b00 	orr.w	fp, fp, r0
 8017960:	3304      	adds	r3, #4
 8017962:	e7a1      	b.n	80178a8 <__gethex+0x174>
 8017964:	45a8      	cmp	r8, r5
 8017966:	d8e8      	bhi.n	801793a <__gethex+0x206>
 8017968:	2201      	movs	r2, #1
 801796a:	4628      	mov	r0, r5
 801796c:	9303      	str	r3, [sp, #12]
 801796e:	f7fe fe64 	bl	801663a <strncmp>
 8017972:	4926      	ldr	r1, [pc, #152]	; (8017a0c <__gethex+0x2d8>)
 8017974:	9b03      	ldr	r3, [sp, #12]
 8017976:	2800      	cmp	r0, #0
 8017978:	d1df      	bne.n	801793a <__gethex+0x206>
 801797a:	e795      	b.n	80178a8 <__gethex+0x174>
 801797c:	f04f 0b03 	mov.w	fp, #3
 8017980:	e7c5      	b.n	801790e <__gethex+0x1da>
 8017982:	da0b      	bge.n	801799c <__gethex+0x268>
 8017984:	eba5 0800 	sub.w	r8, r5, r0
 8017988:	4621      	mov	r1, r4
 801798a:	4642      	mov	r2, r8
 801798c:	4648      	mov	r0, r9
 801798e:	f000 fc2d 	bl	80181ec <__lshift>
 8017992:	eba6 0608 	sub.w	r6, r6, r8
 8017996:	4604      	mov	r4, r0
 8017998:	f100 0a14 	add.w	sl, r0, #20
 801799c:	f04f 0b00 	mov.w	fp, #0
 80179a0:	e7ba      	b.n	8017918 <__gethex+0x1e4>
 80179a2:	687b      	ldr	r3, [r7, #4]
 80179a4:	42b3      	cmp	r3, r6
 80179a6:	dd73      	ble.n	8017a90 <__gethex+0x35c>
 80179a8:	1b9e      	subs	r6, r3, r6
 80179aa:	42b5      	cmp	r5, r6
 80179ac:	dc34      	bgt.n	8017a18 <__gethex+0x2e4>
 80179ae:	68fb      	ldr	r3, [r7, #12]
 80179b0:	2b02      	cmp	r3, #2
 80179b2:	d023      	beq.n	80179fc <__gethex+0x2c8>
 80179b4:	2b03      	cmp	r3, #3
 80179b6:	d025      	beq.n	8017a04 <__gethex+0x2d0>
 80179b8:	2b01      	cmp	r3, #1
 80179ba:	d115      	bne.n	80179e8 <__gethex+0x2b4>
 80179bc:	42b5      	cmp	r5, r6
 80179be:	d113      	bne.n	80179e8 <__gethex+0x2b4>
 80179c0:	2d01      	cmp	r5, #1
 80179c2:	d10b      	bne.n	80179dc <__gethex+0x2a8>
 80179c4:	9a02      	ldr	r2, [sp, #8]
 80179c6:	687b      	ldr	r3, [r7, #4]
 80179c8:	6013      	str	r3, [r2, #0]
 80179ca:	2301      	movs	r3, #1
 80179cc:	6123      	str	r3, [r4, #16]
 80179ce:	f8ca 3000 	str.w	r3, [sl]
 80179d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80179d4:	f04f 0862 	mov.w	r8, #98	; 0x62
 80179d8:	601c      	str	r4, [r3, #0]
 80179da:	e735      	b.n	8017848 <__gethex+0x114>
 80179dc:	1e69      	subs	r1, r5, #1
 80179de:	4620      	mov	r0, r4
 80179e0:	f000 fe36 	bl	8018650 <__any_on>
 80179e4:	2800      	cmp	r0, #0
 80179e6:	d1ed      	bne.n	80179c4 <__gethex+0x290>
 80179e8:	4621      	mov	r1, r4
 80179ea:	4648      	mov	r0, r9
 80179ec:	f000 f9e4 	bl	8017db8 <_Bfree>
 80179f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80179f2:	2300      	movs	r3, #0
 80179f4:	6013      	str	r3, [r2, #0]
 80179f6:	f04f 0850 	mov.w	r8, #80	; 0x50
 80179fa:	e725      	b.n	8017848 <__gethex+0x114>
 80179fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80179fe:	2b00      	cmp	r3, #0
 8017a00:	d1f2      	bne.n	80179e8 <__gethex+0x2b4>
 8017a02:	e7df      	b.n	80179c4 <__gethex+0x290>
 8017a04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017a06:	2b00      	cmp	r3, #0
 8017a08:	d1dc      	bne.n	80179c4 <__gethex+0x290>
 8017a0a:	e7ed      	b.n	80179e8 <__gethex+0x2b4>
 8017a0c:	0801cb10 	.word	0x0801cb10
 8017a10:	0801cdbc 	.word	0x0801cdbc
 8017a14:	0801cdcd 	.word	0x0801cdcd
 8017a18:	f106 38ff 	add.w	r8, r6, #4294967295
 8017a1c:	f1bb 0f00 	cmp.w	fp, #0
 8017a20:	d133      	bne.n	8017a8a <__gethex+0x356>
 8017a22:	f1b8 0f00 	cmp.w	r8, #0
 8017a26:	d004      	beq.n	8017a32 <__gethex+0x2fe>
 8017a28:	4641      	mov	r1, r8
 8017a2a:	4620      	mov	r0, r4
 8017a2c:	f000 fe10 	bl	8018650 <__any_on>
 8017a30:	4683      	mov	fp, r0
 8017a32:	ea4f 1268 	mov.w	r2, r8, asr #5
 8017a36:	2301      	movs	r3, #1
 8017a38:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8017a3c:	f008 081f 	and.w	r8, r8, #31
 8017a40:	fa03 f308 	lsl.w	r3, r3, r8
 8017a44:	4213      	tst	r3, r2
 8017a46:	4631      	mov	r1, r6
 8017a48:	4620      	mov	r0, r4
 8017a4a:	bf18      	it	ne
 8017a4c:	f04b 0b02 	orrne.w	fp, fp, #2
 8017a50:	1bad      	subs	r5, r5, r6
 8017a52:	f7ff fe07 	bl	8017664 <rshift>
 8017a56:	687e      	ldr	r6, [r7, #4]
 8017a58:	f04f 0802 	mov.w	r8, #2
 8017a5c:	f1bb 0f00 	cmp.w	fp, #0
 8017a60:	d04a      	beq.n	8017af8 <__gethex+0x3c4>
 8017a62:	68fb      	ldr	r3, [r7, #12]
 8017a64:	2b02      	cmp	r3, #2
 8017a66:	d016      	beq.n	8017a96 <__gethex+0x362>
 8017a68:	2b03      	cmp	r3, #3
 8017a6a:	d018      	beq.n	8017a9e <__gethex+0x36a>
 8017a6c:	2b01      	cmp	r3, #1
 8017a6e:	d109      	bne.n	8017a84 <__gethex+0x350>
 8017a70:	f01b 0f02 	tst.w	fp, #2
 8017a74:	d006      	beq.n	8017a84 <__gethex+0x350>
 8017a76:	f8da 3000 	ldr.w	r3, [sl]
 8017a7a:	ea4b 0b03 	orr.w	fp, fp, r3
 8017a7e:	f01b 0f01 	tst.w	fp, #1
 8017a82:	d10f      	bne.n	8017aa4 <__gethex+0x370>
 8017a84:	f048 0810 	orr.w	r8, r8, #16
 8017a88:	e036      	b.n	8017af8 <__gethex+0x3c4>
 8017a8a:	f04f 0b01 	mov.w	fp, #1
 8017a8e:	e7d0      	b.n	8017a32 <__gethex+0x2fe>
 8017a90:	f04f 0801 	mov.w	r8, #1
 8017a94:	e7e2      	b.n	8017a5c <__gethex+0x328>
 8017a96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017a98:	f1c3 0301 	rsb	r3, r3, #1
 8017a9c:	930f      	str	r3, [sp, #60]	; 0x3c
 8017a9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017aa0:	2b00      	cmp	r3, #0
 8017aa2:	d0ef      	beq.n	8017a84 <__gethex+0x350>
 8017aa4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8017aa8:	f104 0214 	add.w	r2, r4, #20
 8017aac:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8017ab0:	9301      	str	r3, [sp, #4]
 8017ab2:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8017ab6:	2300      	movs	r3, #0
 8017ab8:	4694      	mov	ip, r2
 8017aba:	f852 1b04 	ldr.w	r1, [r2], #4
 8017abe:	f1b1 3fff 	cmp.w	r1, #4294967295
 8017ac2:	d01e      	beq.n	8017b02 <__gethex+0x3ce>
 8017ac4:	3101      	adds	r1, #1
 8017ac6:	f8cc 1000 	str.w	r1, [ip]
 8017aca:	f1b8 0f02 	cmp.w	r8, #2
 8017ace:	f104 0214 	add.w	r2, r4, #20
 8017ad2:	d13d      	bne.n	8017b50 <__gethex+0x41c>
 8017ad4:	683b      	ldr	r3, [r7, #0]
 8017ad6:	3b01      	subs	r3, #1
 8017ad8:	42ab      	cmp	r3, r5
 8017ada:	d10b      	bne.n	8017af4 <__gethex+0x3c0>
 8017adc:	1169      	asrs	r1, r5, #5
 8017ade:	2301      	movs	r3, #1
 8017ae0:	f005 051f 	and.w	r5, r5, #31
 8017ae4:	fa03 f505 	lsl.w	r5, r3, r5
 8017ae8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017aec:	421d      	tst	r5, r3
 8017aee:	bf18      	it	ne
 8017af0:	f04f 0801 	movne.w	r8, #1
 8017af4:	f048 0820 	orr.w	r8, r8, #32
 8017af8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017afa:	601c      	str	r4, [r3, #0]
 8017afc:	9b02      	ldr	r3, [sp, #8]
 8017afe:	601e      	str	r6, [r3, #0]
 8017b00:	e6a2      	b.n	8017848 <__gethex+0x114>
 8017b02:	4290      	cmp	r0, r2
 8017b04:	f842 3c04 	str.w	r3, [r2, #-4]
 8017b08:	d8d6      	bhi.n	8017ab8 <__gethex+0x384>
 8017b0a:	68a2      	ldr	r2, [r4, #8]
 8017b0c:	4593      	cmp	fp, r2
 8017b0e:	db17      	blt.n	8017b40 <__gethex+0x40c>
 8017b10:	6861      	ldr	r1, [r4, #4]
 8017b12:	4648      	mov	r0, r9
 8017b14:	3101      	adds	r1, #1
 8017b16:	f000 f90f 	bl	8017d38 <_Balloc>
 8017b1a:	4682      	mov	sl, r0
 8017b1c:	b918      	cbnz	r0, 8017b26 <__gethex+0x3f2>
 8017b1e:	4b1b      	ldr	r3, [pc, #108]	; (8017b8c <__gethex+0x458>)
 8017b20:	4602      	mov	r2, r0
 8017b22:	2184      	movs	r1, #132	; 0x84
 8017b24:	e6b3      	b.n	801788e <__gethex+0x15a>
 8017b26:	6922      	ldr	r2, [r4, #16]
 8017b28:	3202      	adds	r2, #2
 8017b2a:	f104 010c 	add.w	r1, r4, #12
 8017b2e:	0092      	lsls	r2, r2, #2
 8017b30:	300c      	adds	r0, #12
 8017b32:	f7fe fe96 	bl	8016862 <memcpy>
 8017b36:	4621      	mov	r1, r4
 8017b38:	4648      	mov	r0, r9
 8017b3a:	f000 f93d 	bl	8017db8 <_Bfree>
 8017b3e:	4654      	mov	r4, sl
 8017b40:	6922      	ldr	r2, [r4, #16]
 8017b42:	1c51      	adds	r1, r2, #1
 8017b44:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8017b48:	6121      	str	r1, [r4, #16]
 8017b4a:	2101      	movs	r1, #1
 8017b4c:	6151      	str	r1, [r2, #20]
 8017b4e:	e7bc      	b.n	8017aca <__gethex+0x396>
 8017b50:	6921      	ldr	r1, [r4, #16]
 8017b52:	4559      	cmp	r1, fp
 8017b54:	dd0b      	ble.n	8017b6e <__gethex+0x43a>
 8017b56:	2101      	movs	r1, #1
 8017b58:	4620      	mov	r0, r4
 8017b5a:	f7ff fd83 	bl	8017664 <rshift>
 8017b5e:	68bb      	ldr	r3, [r7, #8]
 8017b60:	3601      	adds	r6, #1
 8017b62:	42b3      	cmp	r3, r6
 8017b64:	f6ff aedb 	blt.w	801791e <__gethex+0x1ea>
 8017b68:	f04f 0801 	mov.w	r8, #1
 8017b6c:	e7c2      	b.n	8017af4 <__gethex+0x3c0>
 8017b6e:	f015 051f 	ands.w	r5, r5, #31
 8017b72:	d0f9      	beq.n	8017b68 <__gethex+0x434>
 8017b74:	9b01      	ldr	r3, [sp, #4]
 8017b76:	441a      	add	r2, r3
 8017b78:	f1c5 0520 	rsb	r5, r5, #32
 8017b7c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8017b80:	f000 f9cc 	bl	8017f1c <__hi0bits>
 8017b84:	42a8      	cmp	r0, r5
 8017b86:	dbe6      	blt.n	8017b56 <__gethex+0x422>
 8017b88:	e7ee      	b.n	8017b68 <__gethex+0x434>
 8017b8a:	bf00      	nop
 8017b8c:	0801cdbc 	.word	0x0801cdbc

08017b90 <L_shift>:
 8017b90:	f1c2 0208 	rsb	r2, r2, #8
 8017b94:	0092      	lsls	r2, r2, #2
 8017b96:	b570      	push	{r4, r5, r6, lr}
 8017b98:	f1c2 0620 	rsb	r6, r2, #32
 8017b9c:	6843      	ldr	r3, [r0, #4]
 8017b9e:	6804      	ldr	r4, [r0, #0]
 8017ba0:	fa03 f506 	lsl.w	r5, r3, r6
 8017ba4:	432c      	orrs	r4, r5
 8017ba6:	40d3      	lsrs	r3, r2
 8017ba8:	6004      	str	r4, [r0, #0]
 8017baa:	f840 3f04 	str.w	r3, [r0, #4]!
 8017bae:	4288      	cmp	r0, r1
 8017bb0:	d3f4      	bcc.n	8017b9c <L_shift+0xc>
 8017bb2:	bd70      	pop	{r4, r5, r6, pc}

08017bb4 <__match>:
 8017bb4:	b530      	push	{r4, r5, lr}
 8017bb6:	6803      	ldr	r3, [r0, #0]
 8017bb8:	3301      	adds	r3, #1
 8017bba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017bbe:	b914      	cbnz	r4, 8017bc6 <__match+0x12>
 8017bc0:	6003      	str	r3, [r0, #0]
 8017bc2:	2001      	movs	r0, #1
 8017bc4:	bd30      	pop	{r4, r5, pc}
 8017bc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017bca:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8017bce:	2d19      	cmp	r5, #25
 8017bd0:	bf98      	it	ls
 8017bd2:	3220      	addls	r2, #32
 8017bd4:	42a2      	cmp	r2, r4
 8017bd6:	d0f0      	beq.n	8017bba <__match+0x6>
 8017bd8:	2000      	movs	r0, #0
 8017bda:	e7f3      	b.n	8017bc4 <__match+0x10>

08017bdc <__hexnan>:
 8017bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017be0:	680b      	ldr	r3, [r1, #0]
 8017be2:	6801      	ldr	r1, [r0, #0]
 8017be4:	115e      	asrs	r6, r3, #5
 8017be6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8017bea:	f013 031f 	ands.w	r3, r3, #31
 8017bee:	b087      	sub	sp, #28
 8017bf0:	bf18      	it	ne
 8017bf2:	3604      	addne	r6, #4
 8017bf4:	2500      	movs	r5, #0
 8017bf6:	1f37      	subs	r7, r6, #4
 8017bf8:	4682      	mov	sl, r0
 8017bfa:	4690      	mov	r8, r2
 8017bfc:	9301      	str	r3, [sp, #4]
 8017bfe:	f846 5c04 	str.w	r5, [r6, #-4]
 8017c02:	46b9      	mov	r9, r7
 8017c04:	463c      	mov	r4, r7
 8017c06:	9502      	str	r5, [sp, #8]
 8017c08:	46ab      	mov	fp, r5
 8017c0a:	784a      	ldrb	r2, [r1, #1]
 8017c0c:	1c4b      	adds	r3, r1, #1
 8017c0e:	9303      	str	r3, [sp, #12]
 8017c10:	b342      	cbz	r2, 8017c64 <__hexnan+0x88>
 8017c12:	4610      	mov	r0, r2
 8017c14:	9105      	str	r1, [sp, #20]
 8017c16:	9204      	str	r2, [sp, #16]
 8017c18:	f7ff fd76 	bl	8017708 <__hexdig_fun>
 8017c1c:	2800      	cmp	r0, #0
 8017c1e:	d14f      	bne.n	8017cc0 <__hexnan+0xe4>
 8017c20:	9a04      	ldr	r2, [sp, #16]
 8017c22:	9905      	ldr	r1, [sp, #20]
 8017c24:	2a20      	cmp	r2, #32
 8017c26:	d818      	bhi.n	8017c5a <__hexnan+0x7e>
 8017c28:	9b02      	ldr	r3, [sp, #8]
 8017c2a:	459b      	cmp	fp, r3
 8017c2c:	dd13      	ble.n	8017c56 <__hexnan+0x7a>
 8017c2e:	454c      	cmp	r4, r9
 8017c30:	d206      	bcs.n	8017c40 <__hexnan+0x64>
 8017c32:	2d07      	cmp	r5, #7
 8017c34:	dc04      	bgt.n	8017c40 <__hexnan+0x64>
 8017c36:	462a      	mov	r2, r5
 8017c38:	4649      	mov	r1, r9
 8017c3a:	4620      	mov	r0, r4
 8017c3c:	f7ff ffa8 	bl	8017b90 <L_shift>
 8017c40:	4544      	cmp	r4, r8
 8017c42:	d950      	bls.n	8017ce6 <__hexnan+0x10a>
 8017c44:	2300      	movs	r3, #0
 8017c46:	f1a4 0904 	sub.w	r9, r4, #4
 8017c4a:	f844 3c04 	str.w	r3, [r4, #-4]
 8017c4e:	f8cd b008 	str.w	fp, [sp, #8]
 8017c52:	464c      	mov	r4, r9
 8017c54:	461d      	mov	r5, r3
 8017c56:	9903      	ldr	r1, [sp, #12]
 8017c58:	e7d7      	b.n	8017c0a <__hexnan+0x2e>
 8017c5a:	2a29      	cmp	r2, #41	; 0x29
 8017c5c:	d155      	bne.n	8017d0a <__hexnan+0x12e>
 8017c5e:	3102      	adds	r1, #2
 8017c60:	f8ca 1000 	str.w	r1, [sl]
 8017c64:	f1bb 0f00 	cmp.w	fp, #0
 8017c68:	d04f      	beq.n	8017d0a <__hexnan+0x12e>
 8017c6a:	454c      	cmp	r4, r9
 8017c6c:	d206      	bcs.n	8017c7c <__hexnan+0xa0>
 8017c6e:	2d07      	cmp	r5, #7
 8017c70:	dc04      	bgt.n	8017c7c <__hexnan+0xa0>
 8017c72:	462a      	mov	r2, r5
 8017c74:	4649      	mov	r1, r9
 8017c76:	4620      	mov	r0, r4
 8017c78:	f7ff ff8a 	bl	8017b90 <L_shift>
 8017c7c:	4544      	cmp	r4, r8
 8017c7e:	d934      	bls.n	8017cea <__hexnan+0x10e>
 8017c80:	f1a8 0204 	sub.w	r2, r8, #4
 8017c84:	4623      	mov	r3, r4
 8017c86:	f853 1b04 	ldr.w	r1, [r3], #4
 8017c8a:	f842 1f04 	str.w	r1, [r2, #4]!
 8017c8e:	429f      	cmp	r7, r3
 8017c90:	d2f9      	bcs.n	8017c86 <__hexnan+0xaa>
 8017c92:	1b3b      	subs	r3, r7, r4
 8017c94:	f023 0303 	bic.w	r3, r3, #3
 8017c98:	3304      	adds	r3, #4
 8017c9a:	3e03      	subs	r6, #3
 8017c9c:	3401      	adds	r4, #1
 8017c9e:	42a6      	cmp	r6, r4
 8017ca0:	bf38      	it	cc
 8017ca2:	2304      	movcc	r3, #4
 8017ca4:	4443      	add	r3, r8
 8017ca6:	2200      	movs	r2, #0
 8017ca8:	f843 2b04 	str.w	r2, [r3], #4
 8017cac:	429f      	cmp	r7, r3
 8017cae:	d2fb      	bcs.n	8017ca8 <__hexnan+0xcc>
 8017cb0:	683b      	ldr	r3, [r7, #0]
 8017cb2:	b91b      	cbnz	r3, 8017cbc <__hexnan+0xe0>
 8017cb4:	4547      	cmp	r7, r8
 8017cb6:	d126      	bne.n	8017d06 <__hexnan+0x12a>
 8017cb8:	2301      	movs	r3, #1
 8017cba:	603b      	str	r3, [r7, #0]
 8017cbc:	2005      	movs	r0, #5
 8017cbe:	e025      	b.n	8017d0c <__hexnan+0x130>
 8017cc0:	3501      	adds	r5, #1
 8017cc2:	2d08      	cmp	r5, #8
 8017cc4:	f10b 0b01 	add.w	fp, fp, #1
 8017cc8:	dd06      	ble.n	8017cd8 <__hexnan+0xfc>
 8017cca:	4544      	cmp	r4, r8
 8017ccc:	d9c3      	bls.n	8017c56 <__hexnan+0x7a>
 8017cce:	2300      	movs	r3, #0
 8017cd0:	f844 3c04 	str.w	r3, [r4, #-4]
 8017cd4:	2501      	movs	r5, #1
 8017cd6:	3c04      	subs	r4, #4
 8017cd8:	6822      	ldr	r2, [r4, #0]
 8017cda:	f000 000f 	and.w	r0, r0, #15
 8017cde:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017ce2:	6020      	str	r0, [r4, #0]
 8017ce4:	e7b7      	b.n	8017c56 <__hexnan+0x7a>
 8017ce6:	2508      	movs	r5, #8
 8017ce8:	e7b5      	b.n	8017c56 <__hexnan+0x7a>
 8017cea:	9b01      	ldr	r3, [sp, #4]
 8017cec:	2b00      	cmp	r3, #0
 8017cee:	d0df      	beq.n	8017cb0 <__hexnan+0xd4>
 8017cf0:	f1c3 0320 	rsb	r3, r3, #32
 8017cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8017cf8:	40da      	lsrs	r2, r3
 8017cfa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8017cfe:	4013      	ands	r3, r2
 8017d00:	f846 3c04 	str.w	r3, [r6, #-4]
 8017d04:	e7d4      	b.n	8017cb0 <__hexnan+0xd4>
 8017d06:	3f04      	subs	r7, #4
 8017d08:	e7d2      	b.n	8017cb0 <__hexnan+0xd4>
 8017d0a:	2004      	movs	r0, #4
 8017d0c:	b007      	add	sp, #28
 8017d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017d12 <__ascii_mbtowc>:
 8017d12:	b082      	sub	sp, #8
 8017d14:	b901      	cbnz	r1, 8017d18 <__ascii_mbtowc+0x6>
 8017d16:	a901      	add	r1, sp, #4
 8017d18:	b142      	cbz	r2, 8017d2c <__ascii_mbtowc+0x1a>
 8017d1a:	b14b      	cbz	r3, 8017d30 <__ascii_mbtowc+0x1e>
 8017d1c:	7813      	ldrb	r3, [r2, #0]
 8017d1e:	600b      	str	r3, [r1, #0]
 8017d20:	7812      	ldrb	r2, [r2, #0]
 8017d22:	1e10      	subs	r0, r2, #0
 8017d24:	bf18      	it	ne
 8017d26:	2001      	movne	r0, #1
 8017d28:	b002      	add	sp, #8
 8017d2a:	4770      	bx	lr
 8017d2c:	4610      	mov	r0, r2
 8017d2e:	e7fb      	b.n	8017d28 <__ascii_mbtowc+0x16>
 8017d30:	f06f 0001 	mvn.w	r0, #1
 8017d34:	e7f8      	b.n	8017d28 <__ascii_mbtowc+0x16>
	...

08017d38 <_Balloc>:
 8017d38:	b570      	push	{r4, r5, r6, lr}
 8017d3a:	69c6      	ldr	r6, [r0, #28]
 8017d3c:	4604      	mov	r4, r0
 8017d3e:	460d      	mov	r5, r1
 8017d40:	b976      	cbnz	r6, 8017d60 <_Balloc+0x28>
 8017d42:	2010      	movs	r0, #16
 8017d44:	f7fc fcde 	bl	8014704 <malloc>
 8017d48:	4602      	mov	r2, r0
 8017d4a:	61e0      	str	r0, [r4, #28]
 8017d4c:	b920      	cbnz	r0, 8017d58 <_Balloc+0x20>
 8017d4e:	4b18      	ldr	r3, [pc, #96]	; (8017db0 <_Balloc+0x78>)
 8017d50:	4818      	ldr	r0, [pc, #96]	; (8017db4 <_Balloc+0x7c>)
 8017d52:	216b      	movs	r1, #107	; 0x6b
 8017d54:	f7fe fda2 	bl	801689c <__assert_func>
 8017d58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017d5c:	6006      	str	r6, [r0, #0]
 8017d5e:	60c6      	str	r6, [r0, #12]
 8017d60:	69e6      	ldr	r6, [r4, #28]
 8017d62:	68f3      	ldr	r3, [r6, #12]
 8017d64:	b183      	cbz	r3, 8017d88 <_Balloc+0x50>
 8017d66:	69e3      	ldr	r3, [r4, #28]
 8017d68:	68db      	ldr	r3, [r3, #12]
 8017d6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8017d6e:	b9b8      	cbnz	r0, 8017da0 <_Balloc+0x68>
 8017d70:	2101      	movs	r1, #1
 8017d72:	fa01 f605 	lsl.w	r6, r1, r5
 8017d76:	1d72      	adds	r2, r6, #5
 8017d78:	0092      	lsls	r2, r2, #2
 8017d7a:	4620      	mov	r0, r4
 8017d7c:	f000 fecf 	bl	8018b1e <_calloc_r>
 8017d80:	b160      	cbz	r0, 8017d9c <_Balloc+0x64>
 8017d82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8017d86:	e00e      	b.n	8017da6 <_Balloc+0x6e>
 8017d88:	2221      	movs	r2, #33	; 0x21
 8017d8a:	2104      	movs	r1, #4
 8017d8c:	4620      	mov	r0, r4
 8017d8e:	f000 fec6 	bl	8018b1e <_calloc_r>
 8017d92:	69e3      	ldr	r3, [r4, #28]
 8017d94:	60f0      	str	r0, [r6, #12]
 8017d96:	68db      	ldr	r3, [r3, #12]
 8017d98:	2b00      	cmp	r3, #0
 8017d9a:	d1e4      	bne.n	8017d66 <_Balloc+0x2e>
 8017d9c:	2000      	movs	r0, #0
 8017d9e:	bd70      	pop	{r4, r5, r6, pc}
 8017da0:	6802      	ldr	r2, [r0, #0]
 8017da2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017da6:	2300      	movs	r3, #0
 8017da8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017dac:	e7f7      	b.n	8017d9e <_Balloc+0x66>
 8017dae:	bf00      	nop
 8017db0:	0801cca2 	.word	0x0801cca2
 8017db4:	0801ce2d 	.word	0x0801ce2d

08017db8 <_Bfree>:
 8017db8:	b570      	push	{r4, r5, r6, lr}
 8017dba:	69c6      	ldr	r6, [r0, #28]
 8017dbc:	4605      	mov	r5, r0
 8017dbe:	460c      	mov	r4, r1
 8017dc0:	b976      	cbnz	r6, 8017de0 <_Bfree+0x28>
 8017dc2:	2010      	movs	r0, #16
 8017dc4:	f7fc fc9e 	bl	8014704 <malloc>
 8017dc8:	4602      	mov	r2, r0
 8017dca:	61e8      	str	r0, [r5, #28]
 8017dcc:	b920      	cbnz	r0, 8017dd8 <_Bfree+0x20>
 8017dce:	4b09      	ldr	r3, [pc, #36]	; (8017df4 <_Bfree+0x3c>)
 8017dd0:	4809      	ldr	r0, [pc, #36]	; (8017df8 <_Bfree+0x40>)
 8017dd2:	218f      	movs	r1, #143	; 0x8f
 8017dd4:	f7fe fd62 	bl	801689c <__assert_func>
 8017dd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8017ddc:	6006      	str	r6, [r0, #0]
 8017dde:	60c6      	str	r6, [r0, #12]
 8017de0:	b13c      	cbz	r4, 8017df2 <_Bfree+0x3a>
 8017de2:	69eb      	ldr	r3, [r5, #28]
 8017de4:	6862      	ldr	r2, [r4, #4]
 8017de6:	68db      	ldr	r3, [r3, #12]
 8017de8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017dec:	6021      	str	r1, [r4, #0]
 8017dee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8017df2:	bd70      	pop	{r4, r5, r6, pc}
 8017df4:	0801cca2 	.word	0x0801cca2
 8017df8:	0801ce2d 	.word	0x0801ce2d

08017dfc <__multadd>:
 8017dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e00:	690d      	ldr	r5, [r1, #16]
 8017e02:	4607      	mov	r7, r0
 8017e04:	460c      	mov	r4, r1
 8017e06:	461e      	mov	r6, r3
 8017e08:	f101 0c14 	add.w	ip, r1, #20
 8017e0c:	2000      	movs	r0, #0
 8017e0e:	f8dc 3000 	ldr.w	r3, [ip]
 8017e12:	b299      	uxth	r1, r3
 8017e14:	fb02 6101 	mla	r1, r2, r1, r6
 8017e18:	0c1e      	lsrs	r6, r3, #16
 8017e1a:	0c0b      	lsrs	r3, r1, #16
 8017e1c:	fb02 3306 	mla	r3, r2, r6, r3
 8017e20:	b289      	uxth	r1, r1
 8017e22:	3001      	adds	r0, #1
 8017e24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8017e28:	4285      	cmp	r5, r0
 8017e2a:	f84c 1b04 	str.w	r1, [ip], #4
 8017e2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8017e32:	dcec      	bgt.n	8017e0e <__multadd+0x12>
 8017e34:	b30e      	cbz	r6, 8017e7a <__multadd+0x7e>
 8017e36:	68a3      	ldr	r3, [r4, #8]
 8017e38:	42ab      	cmp	r3, r5
 8017e3a:	dc19      	bgt.n	8017e70 <__multadd+0x74>
 8017e3c:	6861      	ldr	r1, [r4, #4]
 8017e3e:	4638      	mov	r0, r7
 8017e40:	3101      	adds	r1, #1
 8017e42:	f7ff ff79 	bl	8017d38 <_Balloc>
 8017e46:	4680      	mov	r8, r0
 8017e48:	b928      	cbnz	r0, 8017e56 <__multadd+0x5a>
 8017e4a:	4602      	mov	r2, r0
 8017e4c:	4b0c      	ldr	r3, [pc, #48]	; (8017e80 <__multadd+0x84>)
 8017e4e:	480d      	ldr	r0, [pc, #52]	; (8017e84 <__multadd+0x88>)
 8017e50:	21ba      	movs	r1, #186	; 0xba
 8017e52:	f7fe fd23 	bl	801689c <__assert_func>
 8017e56:	6922      	ldr	r2, [r4, #16]
 8017e58:	3202      	adds	r2, #2
 8017e5a:	f104 010c 	add.w	r1, r4, #12
 8017e5e:	0092      	lsls	r2, r2, #2
 8017e60:	300c      	adds	r0, #12
 8017e62:	f7fe fcfe 	bl	8016862 <memcpy>
 8017e66:	4621      	mov	r1, r4
 8017e68:	4638      	mov	r0, r7
 8017e6a:	f7ff ffa5 	bl	8017db8 <_Bfree>
 8017e6e:	4644      	mov	r4, r8
 8017e70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017e74:	3501      	adds	r5, #1
 8017e76:	615e      	str	r6, [r3, #20]
 8017e78:	6125      	str	r5, [r4, #16]
 8017e7a:	4620      	mov	r0, r4
 8017e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e80:	0801cdbc 	.word	0x0801cdbc
 8017e84:	0801ce2d 	.word	0x0801ce2d

08017e88 <__s2b>:
 8017e88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017e8c:	460c      	mov	r4, r1
 8017e8e:	4615      	mov	r5, r2
 8017e90:	461f      	mov	r7, r3
 8017e92:	2209      	movs	r2, #9
 8017e94:	3308      	adds	r3, #8
 8017e96:	4606      	mov	r6, r0
 8017e98:	fb93 f3f2 	sdiv	r3, r3, r2
 8017e9c:	2100      	movs	r1, #0
 8017e9e:	2201      	movs	r2, #1
 8017ea0:	429a      	cmp	r2, r3
 8017ea2:	db09      	blt.n	8017eb8 <__s2b+0x30>
 8017ea4:	4630      	mov	r0, r6
 8017ea6:	f7ff ff47 	bl	8017d38 <_Balloc>
 8017eaa:	b940      	cbnz	r0, 8017ebe <__s2b+0x36>
 8017eac:	4602      	mov	r2, r0
 8017eae:	4b19      	ldr	r3, [pc, #100]	; (8017f14 <__s2b+0x8c>)
 8017eb0:	4819      	ldr	r0, [pc, #100]	; (8017f18 <__s2b+0x90>)
 8017eb2:	21d3      	movs	r1, #211	; 0xd3
 8017eb4:	f7fe fcf2 	bl	801689c <__assert_func>
 8017eb8:	0052      	lsls	r2, r2, #1
 8017eba:	3101      	adds	r1, #1
 8017ebc:	e7f0      	b.n	8017ea0 <__s2b+0x18>
 8017ebe:	9b08      	ldr	r3, [sp, #32]
 8017ec0:	6143      	str	r3, [r0, #20]
 8017ec2:	2d09      	cmp	r5, #9
 8017ec4:	f04f 0301 	mov.w	r3, #1
 8017ec8:	6103      	str	r3, [r0, #16]
 8017eca:	dd16      	ble.n	8017efa <__s2b+0x72>
 8017ecc:	f104 0909 	add.w	r9, r4, #9
 8017ed0:	46c8      	mov	r8, r9
 8017ed2:	442c      	add	r4, r5
 8017ed4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8017ed8:	4601      	mov	r1, r0
 8017eda:	3b30      	subs	r3, #48	; 0x30
 8017edc:	220a      	movs	r2, #10
 8017ede:	4630      	mov	r0, r6
 8017ee0:	f7ff ff8c 	bl	8017dfc <__multadd>
 8017ee4:	45a0      	cmp	r8, r4
 8017ee6:	d1f5      	bne.n	8017ed4 <__s2b+0x4c>
 8017ee8:	f1a5 0408 	sub.w	r4, r5, #8
 8017eec:	444c      	add	r4, r9
 8017eee:	1b2d      	subs	r5, r5, r4
 8017ef0:	1963      	adds	r3, r4, r5
 8017ef2:	42bb      	cmp	r3, r7
 8017ef4:	db04      	blt.n	8017f00 <__s2b+0x78>
 8017ef6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017efa:	340a      	adds	r4, #10
 8017efc:	2509      	movs	r5, #9
 8017efe:	e7f6      	b.n	8017eee <__s2b+0x66>
 8017f00:	f814 3b01 	ldrb.w	r3, [r4], #1
 8017f04:	4601      	mov	r1, r0
 8017f06:	3b30      	subs	r3, #48	; 0x30
 8017f08:	220a      	movs	r2, #10
 8017f0a:	4630      	mov	r0, r6
 8017f0c:	f7ff ff76 	bl	8017dfc <__multadd>
 8017f10:	e7ee      	b.n	8017ef0 <__s2b+0x68>
 8017f12:	bf00      	nop
 8017f14:	0801cdbc 	.word	0x0801cdbc
 8017f18:	0801ce2d 	.word	0x0801ce2d

08017f1c <__hi0bits>:
 8017f1c:	0c03      	lsrs	r3, r0, #16
 8017f1e:	041b      	lsls	r3, r3, #16
 8017f20:	b9d3      	cbnz	r3, 8017f58 <__hi0bits+0x3c>
 8017f22:	0400      	lsls	r0, r0, #16
 8017f24:	2310      	movs	r3, #16
 8017f26:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8017f2a:	bf04      	itt	eq
 8017f2c:	0200      	lsleq	r0, r0, #8
 8017f2e:	3308      	addeq	r3, #8
 8017f30:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8017f34:	bf04      	itt	eq
 8017f36:	0100      	lsleq	r0, r0, #4
 8017f38:	3304      	addeq	r3, #4
 8017f3a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8017f3e:	bf04      	itt	eq
 8017f40:	0080      	lsleq	r0, r0, #2
 8017f42:	3302      	addeq	r3, #2
 8017f44:	2800      	cmp	r0, #0
 8017f46:	db05      	blt.n	8017f54 <__hi0bits+0x38>
 8017f48:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8017f4c:	f103 0301 	add.w	r3, r3, #1
 8017f50:	bf08      	it	eq
 8017f52:	2320      	moveq	r3, #32
 8017f54:	4618      	mov	r0, r3
 8017f56:	4770      	bx	lr
 8017f58:	2300      	movs	r3, #0
 8017f5a:	e7e4      	b.n	8017f26 <__hi0bits+0xa>

08017f5c <__lo0bits>:
 8017f5c:	6803      	ldr	r3, [r0, #0]
 8017f5e:	f013 0207 	ands.w	r2, r3, #7
 8017f62:	d00c      	beq.n	8017f7e <__lo0bits+0x22>
 8017f64:	07d9      	lsls	r1, r3, #31
 8017f66:	d422      	bmi.n	8017fae <__lo0bits+0x52>
 8017f68:	079a      	lsls	r2, r3, #30
 8017f6a:	bf49      	itett	mi
 8017f6c:	085b      	lsrmi	r3, r3, #1
 8017f6e:	089b      	lsrpl	r3, r3, #2
 8017f70:	6003      	strmi	r3, [r0, #0]
 8017f72:	2201      	movmi	r2, #1
 8017f74:	bf5c      	itt	pl
 8017f76:	6003      	strpl	r3, [r0, #0]
 8017f78:	2202      	movpl	r2, #2
 8017f7a:	4610      	mov	r0, r2
 8017f7c:	4770      	bx	lr
 8017f7e:	b299      	uxth	r1, r3
 8017f80:	b909      	cbnz	r1, 8017f86 <__lo0bits+0x2a>
 8017f82:	0c1b      	lsrs	r3, r3, #16
 8017f84:	2210      	movs	r2, #16
 8017f86:	b2d9      	uxtb	r1, r3
 8017f88:	b909      	cbnz	r1, 8017f8e <__lo0bits+0x32>
 8017f8a:	3208      	adds	r2, #8
 8017f8c:	0a1b      	lsrs	r3, r3, #8
 8017f8e:	0719      	lsls	r1, r3, #28
 8017f90:	bf04      	itt	eq
 8017f92:	091b      	lsreq	r3, r3, #4
 8017f94:	3204      	addeq	r2, #4
 8017f96:	0799      	lsls	r1, r3, #30
 8017f98:	bf04      	itt	eq
 8017f9a:	089b      	lsreq	r3, r3, #2
 8017f9c:	3202      	addeq	r2, #2
 8017f9e:	07d9      	lsls	r1, r3, #31
 8017fa0:	d403      	bmi.n	8017faa <__lo0bits+0x4e>
 8017fa2:	085b      	lsrs	r3, r3, #1
 8017fa4:	f102 0201 	add.w	r2, r2, #1
 8017fa8:	d003      	beq.n	8017fb2 <__lo0bits+0x56>
 8017faa:	6003      	str	r3, [r0, #0]
 8017fac:	e7e5      	b.n	8017f7a <__lo0bits+0x1e>
 8017fae:	2200      	movs	r2, #0
 8017fb0:	e7e3      	b.n	8017f7a <__lo0bits+0x1e>
 8017fb2:	2220      	movs	r2, #32
 8017fb4:	e7e1      	b.n	8017f7a <__lo0bits+0x1e>
	...

08017fb8 <__i2b>:
 8017fb8:	b510      	push	{r4, lr}
 8017fba:	460c      	mov	r4, r1
 8017fbc:	2101      	movs	r1, #1
 8017fbe:	f7ff febb 	bl	8017d38 <_Balloc>
 8017fc2:	4602      	mov	r2, r0
 8017fc4:	b928      	cbnz	r0, 8017fd2 <__i2b+0x1a>
 8017fc6:	4b05      	ldr	r3, [pc, #20]	; (8017fdc <__i2b+0x24>)
 8017fc8:	4805      	ldr	r0, [pc, #20]	; (8017fe0 <__i2b+0x28>)
 8017fca:	f240 1145 	movw	r1, #325	; 0x145
 8017fce:	f7fe fc65 	bl	801689c <__assert_func>
 8017fd2:	2301      	movs	r3, #1
 8017fd4:	6144      	str	r4, [r0, #20]
 8017fd6:	6103      	str	r3, [r0, #16]
 8017fd8:	bd10      	pop	{r4, pc}
 8017fda:	bf00      	nop
 8017fdc:	0801cdbc 	.word	0x0801cdbc
 8017fe0:	0801ce2d 	.word	0x0801ce2d

08017fe4 <__multiply>:
 8017fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017fe8:	4691      	mov	r9, r2
 8017fea:	690a      	ldr	r2, [r1, #16]
 8017fec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8017ff0:	429a      	cmp	r2, r3
 8017ff2:	bfb8      	it	lt
 8017ff4:	460b      	movlt	r3, r1
 8017ff6:	460c      	mov	r4, r1
 8017ff8:	bfbc      	itt	lt
 8017ffa:	464c      	movlt	r4, r9
 8017ffc:	4699      	movlt	r9, r3
 8017ffe:	6927      	ldr	r7, [r4, #16]
 8018000:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8018004:	68a3      	ldr	r3, [r4, #8]
 8018006:	6861      	ldr	r1, [r4, #4]
 8018008:	eb07 060a 	add.w	r6, r7, sl
 801800c:	42b3      	cmp	r3, r6
 801800e:	b085      	sub	sp, #20
 8018010:	bfb8      	it	lt
 8018012:	3101      	addlt	r1, #1
 8018014:	f7ff fe90 	bl	8017d38 <_Balloc>
 8018018:	b930      	cbnz	r0, 8018028 <__multiply+0x44>
 801801a:	4602      	mov	r2, r0
 801801c:	4b44      	ldr	r3, [pc, #272]	; (8018130 <__multiply+0x14c>)
 801801e:	4845      	ldr	r0, [pc, #276]	; (8018134 <__multiply+0x150>)
 8018020:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8018024:	f7fe fc3a 	bl	801689c <__assert_func>
 8018028:	f100 0514 	add.w	r5, r0, #20
 801802c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8018030:	462b      	mov	r3, r5
 8018032:	2200      	movs	r2, #0
 8018034:	4543      	cmp	r3, r8
 8018036:	d321      	bcc.n	801807c <__multiply+0x98>
 8018038:	f104 0314 	add.w	r3, r4, #20
 801803c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8018040:	f109 0314 	add.w	r3, r9, #20
 8018044:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8018048:	9202      	str	r2, [sp, #8]
 801804a:	1b3a      	subs	r2, r7, r4
 801804c:	3a15      	subs	r2, #21
 801804e:	f022 0203 	bic.w	r2, r2, #3
 8018052:	3204      	adds	r2, #4
 8018054:	f104 0115 	add.w	r1, r4, #21
 8018058:	428f      	cmp	r7, r1
 801805a:	bf38      	it	cc
 801805c:	2204      	movcc	r2, #4
 801805e:	9201      	str	r2, [sp, #4]
 8018060:	9a02      	ldr	r2, [sp, #8]
 8018062:	9303      	str	r3, [sp, #12]
 8018064:	429a      	cmp	r2, r3
 8018066:	d80c      	bhi.n	8018082 <__multiply+0x9e>
 8018068:	2e00      	cmp	r6, #0
 801806a:	dd03      	ble.n	8018074 <__multiply+0x90>
 801806c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8018070:	2b00      	cmp	r3, #0
 8018072:	d05b      	beq.n	801812c <__multiply+0x148>
 8018074:	6106      	str	r6, [r0, #16]
 8018076:	b005      	add	sp, #20
 8018078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801807c:	f843 2b04 	str.w	r2, [r3], #4
 8018080:	e7d8      	b.n	8018034 <__multiply+0x50>
 8018082:	f8b3 a000 	ldrh.w	sl, [r3]
 8018086:	f1ba 0f00 	cmp.w	sl, #0
 801808a:	d024      	beq.n	80180d6 <__multiply+0xf2>
 801808c:	f104 0e14 	add.w	lr, r4, #20
 8018090:	46a9      	mov	r9, r5
 8018092:	f04f 0c00 	mov.w	ip, #0
 8018096:	f85e 2b04 	ldr.w	r2, [lr], #4
 801809a:	f8d9 1000 	ldr.w	r1, [r9]
 801809e:	fa1f fb82 	uxth.w	fp, r2
 80180a2:	b289      	uxth	r1, r1
 80180a4:	fb0a 110b 	mla	r1, sl, fp, r1
 80180a8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80180ac:	f8d9 2000 	ldr.w	r2, [r9]
 80180b0:	4461      	add	r1, ip
 80180b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80180b6:	fb0a c20b 	mla	r2, sl, fp, ip
 80180ba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80180be:	b289      	uxth	r1, r1
 80180c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80180c4:	4577      	cmp	r7, lr
 80180c6:	f849 1b04 	str.w	r1, [r9], #4
 80180ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80180ce:	d8e2      	bhi.n	8018096 <__multiply+0xb2>
 80180d0:	9a01      	ldr	r2, [sp, #4]
 80180d2:	f845 c002 	str.w	ip, [r5, r2]
 80180d6:	9a03      	ldr	r2, [sp, #12]
 80180d8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80180dc:	3304      	adds	r3, #4
 80180de:	f1b9 0f00 	cmp.w	r9, #0
 80180e2:	d021      	beq.n	8018128 <__multiply+0x144>
 80180e4:	6829      	ldr	r1, [r5, #0]
 80180e6:	f104 0c14 	add.w	ip, r4, #20
 80180ea:	46ae      	mov	lr, r5
 80180ec:	f04f 0a00 	mov.w	sl, #0
 80180f0:	f8bc b000 	ldrh.w	fp, [ip]
 80180f4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80180f8:	fb09 220b 	mla	r2, r9, fp, r2
 80180fc:	4452      	add	r2, sl
 80180fe:	b289      	uxth	r1, r1
 8018100:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8018104:	f84e 1b04 	str.w	r1, [lr], #4
 8018108:	f85c 1b04 	ldr.w	r1, [ip], #4
 801810c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8018110:	f8be 1000 	ldrh.w	r1, [lr]
 8018114:	fb09 110a 	mla	r1, r9, sl, r1
 8018118:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801811c:	4567      	cmp	r7, ip
 801811e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8018122:	d8e5      	bhi.n	80180f0 <__multiply+0x10c>
 8018124:	9a01      	ldr	r2, [sp, #4]
 8018126:	50a9      	str	r1, [r5, r2]
 8018128:	3504      	adds	r5, #4
 801812a:	e799      	b.n	8018060 <__multiply+0x7c>
 801812c:	3e01      	subs	r6, #1
 801812e:	e79b      	b.n	8018068 <__multiply+0x84>
 8018130:	0801cdbc 	.word	0x0801cdbc
 8018134:	0801ce2d 	.word	0x0801ce2d

08018138 <__pow5mult>:
 8018138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801813c:	4615      	mov	r5, r2
 801813e:	f012 0203 	ands.w	r2, r2, #3
 8018142:	4606      	mov	r6, r0
 8018144:	460f      	mov	r7, r1
 8018146:	d007      	beq.n	8018158 <__pow5mult+0x20>
 8018148:	4c25      	ldr	r4, [pc, #148]	; (80181e0 <__pow5mult+0xa8>)
 801814a:	3a01      	subs	r2, #1
 801814c:	2300      	movs	r3, #0
 801814e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018152:	f7ff fe53 	bl	8017dfc <__multadd>
 8018156:	4607      	mov	r7, r0
 8018158:	10ad      	asrs	r5, r5, #2
 801815a:	d03d      	beq.n	80181d8 <__pow5mult+0xa0>
 801815c:	69f4      	ldr	r4, [r6, #28]
 801815e:	b97c      	cbnz	r4, 8018180 <__pow5mult+0x48>
 8018160:	2010      	movs	r0, #16
 8018162:	f7fc facf 	bl	8014704 <malloc>
 8018166:	4602      	mov	r2, r0
 8018168:	61f0      	str	r0, [r6, #28]
 801816a:	b928      	cbnz	r0, 8018178 <__pow5mult+0x40>
 801816c:	4b1d      	ldr	r3, [pc, #116]	; (80181e4 <__pow5mult+0xac>)
 801816e:	481e      	ldr	r0, [pc, #120]	; (80181e8 <__pow5mult+0xb0>)
 8018170:	f240 11b3 	movw	r1, #435	; 0x1b3
 8018174:	f7fe fb92 	bl	801689c <__assert_func>
 8018178:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801817c:	6004      	str	r4, [r0, #0]
 801817e:	60c4      	str	r4, [r0, #12]
 8018180:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8018184:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018188:	b94c      	cbnz	r4, 801819e <__pow5mult+0x66>
 801818a:	f240 2171 	movw	r1, #625	; 0x271
 801818e:	4630      	mov	r0, r6
 8018190:	f7ff ff12 	bl	8017fb8 <__i2b>
 8018194:	2300      	movs	r3, #0
 8018196:	f8c8 0008 	str.w	r0, [r8, #8]
 801819a:	4604      	mov	r4, r0
 801819c:	6003      	str	r3, [r0, #0]
 801819e:	f04f 0900 	mov.w	r9, #0
 80181a2:	07eb      	lsls	r3, r5, #31
 80181a4:	d50a      	bpl.n	80181bc <__pow5mult+0x84>
 80181a6:	4639      	mov	r1, r7
 80181a8:	4622      	mov	r2, r4
 80181aa:	4630      	mov	r0, r6
 80181ac:	f7ff ff1a 	bl	8017fe4 <__multiply>
 80181b0:	4639      	mov	r1, r7
 80181b2:	4680      	mov	r8, r0
 80181b4:	4630      	mov	r0, r6
 80181b6:	f7ff fdff 	bl	8017db8 <_Bfree>
 80181ba:	4647      	mov	r7, r8
 80181bc:	106d      	asrs	r5, r5, #1
 80181be:	d00b      	beq.n	80181d8 <__pow5mult+0xa0>
 80181c0:	6820      	ldr	r0, [r4, #0]
 80181c2:	b938      	cbnz	r0, 80181d4 <__pow5mult+0x9c>
 80181c4:	4622      	mov	r2, r4
 80181c6:	4621      	mov	r1, r4
 80181c8:	4630      	mov	r0, r6
 80181ca:	f7ff ff0b 	bl	8017fe4 <__multiply>
 80181ce:	6020      	str	r0, [r4, #0]
 80181d0:	f8c0 9000 	str.w	r9, [r0]
 80181d4:	4604      	mov	r4, r0
 80181d6:	e7e4      	b.n	80181a2 <__pow5mult+0x6a>
 80181d8:	4638      	mov	r0, r7
 80181da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80181de:	bf00      	nop
 80181e0:	0801cf78 	.word	0x0801cf78
 80181e4:	0801cca2 	.word	0x0801cca2
 80181e8:	0801ce2d 	.word	0x0801ce2d

080181ec <__lshift>:
 80181ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80181f0:	460c      	mov	r4, r1
 80181f2:	6849      	ldr	r1, [r1, #4]
 80181f4:	6923      	ldr	r3, [r4, #16]
 80181f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80181fa:	68a3      	ldr	r3, [r4, #8]
 80181fc:	4607      	mov	r7, r0
 80181fe:	4691      	mov	r9, r2
 8018200:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8018204:	f108 0601 	add.w	r6, r8, #1
 8018208:	42b3      	cmp	r3, r6
 801820a:	db0b      	blt.n	8018224 <__lshift+0x38>
 801820c:	4638      	mov	r0, r7
 801820e:	f7ff fd93 	bl	8017d38 <_Balloc>
 8018212:	4605      	mov	r5, r0
 8018214:	b948      	cbnz	r0, 801822a <__lshift+0x3e>
 8018216:	4602      	mov	r2, r0
 8018218:	4b28      	ldr	r3, [pc, #160]	; (80182bc <__lshift+0xd0>)
 801821a:	4829      	ldr	r0, [pc, #164]	; (80182c0 <__lshift+0xd4>)
 801821c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8018220:	f7fe fb3c 	bl	801689c <__assert_func>
 8018224:	3101      	adds	r1, #1
 8018226:	005b      	lsls	r3, r3, #1
 8018228:	e7ee      	b.n	8018208 <__lshift+0x1c>
 801822a:	2300      	movs	r3, #0
 801822c:	f100 0114 	add.w	r1, r0, #20
 8018230:	f100 0210 	add.w	r2, r0, #16
 8018234:	4618      	mov	r0, r3
 8018236:	4553      	cmp	r3, sl
 8018238:	db33      	blt.n	80182a2 <__lshift+0xb6>
 801823a:	6920      	ldr	r0, [r4, #16]
 801823c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8018240:	f104 0314 	add.w	r3, r4, #20
 8018244:	f019 091f 	ands.w	r9, r9, #31
 8018248:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801824c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8018250:	d02b      	beq.n	80182aa <__lshift+0xbe>
 8018252:	f1c9 0e20 	rsb	lr, r9, #32
 8018256:	468a      	mov	sl, r1
 8018258:	2200      	movs	r2, #0
 801825a:	6818      	ldr	r0, [r3, #0]
 801825c:	fa00 f009 	lsl.w	r0, r0, r9
 8018260:	4310      	orrs	r0, r2
 8018262:	f84a 0b04 	str.w	r0, [sl], #4
 8018266:	f853 2b04 	ldr.w	r2, [r3], #4
 801826a:	459c      	cmp	ip, r3
 801826c:	fa22 f20e 	lsr.w	r2, r2, lr
 8018270:	d8f3      	bhi.n	801825a <__lshift+0x6e>
 8018272:	ebac 0304 	sub.w	r3, ip, r4
 8018276:	3b15      	subs	r3, #21
 8018278:	f023 0303 	bic.w	r3, r3, #3
 801827c:	3304      	adds	r3, #4
 801827e:	f104 0015 	add.w	r0, r4, #21
 8018282:	4584      	cmp	ip, r0
 8018284:	bf38      	it	cc
 8018286:	2304      	movcc	r3, #4
 8018288:	50ca      	str	r2, [r1, r3]
 801828a:	b10a      	cbz	r2, 8018290 <__lshift+0xa4>
 801828c:	f108 0602 	add.w	r6, r8, #2
 8018290:	3e01      	subs	r6, #1
 8018292:	4638      	mov	r0, r7
 8018294:	612e      	str	r6, [r5, #16]
 8018296:	4621      	mov	r1, r4
 8018298:	f7ff fd8e 	bl	8017db8 <_Bfree>
 801829c:	4628      	mov	r0, r5
 801829e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80182a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80182a6:	3301      	adds	r3, #1
 80182a8:	e7c5      	b.n	8018236 <__lshift+0x4a>
 80182aa:	3904      	subs	r1, #4
 80182ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80182b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80182b4:	459c      	cmp	ip, r3
 80182b6:	d8f9      	bhi.n	80182ac <__lshift+0xc0>
 80182b8:	e7ea      	b.n	8018290 <__lshift+0xa4>
 80182ba:	bf00      	nop
 80182bc:	0801cdbc 	.word	0x0801cdbc
 80182c0:	0801ce2d 	.word	0x0801ce2d

080182c4 <__mcmp>:
 80182c4:	b530      	push	{r4, r5, lr}
 80182c6:	6902      	ldr	r2, [r0, #16]
 80182c8:	690c      	ldr	r4, [r1, #16]
 80182ca:	1b12      	subs	r2, r2, r4
 80182cc:	d10e      	bne.n	80182ec <__mcmp+0x28>
 80182ce:	f100 0314 	add.w	r3, r0, #20
 80182d2:	3114      	adds	r1, #20
 80182d4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80182d8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80182dc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80182e0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80182e4:	42a5      	cmp	r5, r4
 80182e6:	d003      	beq.n	80182f0 <__mcmp+0x2c>
 80182e8:	d305      	bcc.n	80182f6 <__mcmp+0x32>
 80182ea:	2201      	movs	r2, #1
 80182ec:	4610      	mov	r0, r2
 80182ee:	bd30      	pop	{r4, r5, pc}
 80182f0:	4283      	cmp	r3, r0
 80182f2:	d3f3      	bcc.n	80182dc <__mcmp+0x18>
 80182f4:	e7fa      	b.n	80182ec <__mcmp+0x28>
 80182f6:	f04f 32ff 	mov.w	r2, #4294967295
 80182fa:	e7f7      	b.n	80182ec <__mcmp+0x28>

080182fc <__mdiff>:
 80182fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018300:	460c      	mov	r4, r1
 8018302:	4606      	mov	r6, r0
 8018304:	4611      	mov	r1, r2
 8018306:	4620      	mov	r0, r4
 8018308:	4690      	mov	r8, r2
 801830a:	f7ff ffdb 	bl	80182c4 <__mcmp>
 801830e:	1e05      	subs	r5, r0, #0
 8018310:	d110      	bne.n	8018334 <__mdiff+0x38>
 8018312:	4629      	mov	r1, r5
 8018314:	4630      	mov	r0, r6
 8018316:	f7ff fd0f 	bl	8017d38 <_Balloc>
 801831a:	b930      	cbnz	r0, 801832a <__mdiff+0x2e>
 801831c:	4b3a      	ldr	r3, [pc, #232]	; (8018408 <__mdiff+0x10c>)
 801831e:	4602      	mov	r2, r0
 8018320:	f240 2137 	movw	r1, #567	; 0x237
 8018324:	4839      	ldr	r0, [pc, #228]	; (801840c <__mdiff+0x110>)
 8018326:	f7fe fab9 	bl	801689c <__assert_func>
 801832a:	2301      	movs	r3, #1
 801832c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8018330:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018334:	bfa4      	itt	ge
 8018336:	4643      	movge	r3, r8
 8018338:	46a0      	movge	r8, r4
 801833a:	4630      	mov	r0, r6
 801833c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8018340:	bfa6      	itte	ge
 8018342:	461c      	movge	r4, r3
 8018344:	2500      	movge	r5, #0
 8018346:	2501      	movlt	r5, #1
 8018348:	f7ff fcf6 	bl	8017d38 <_Balloc>
 801834c:	b920      	cbnz	r0, 8018358 <__mdiff+0x5c>
 801834e:	4b2e      	ldr	r3, [pc, #184]	; (8018408 <__mdiff+0x10c>)
 8018350:	4602      	mov	r2, r0
 8018352:	f240 2145 	movw	r1, #581	; 0x245
 8018356:	e7e5      	b.n	8018324 <__mdiff+0x28>
 8018358:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801835c:	6926      	ldr	r6, [r4, #16]
 801835e:	60c5      	str	r5, [r0, #12]
 8018360:	f104 0914 	add.w	r9, r4, #20
 8018364:	f108 0514 	add.w	r5, r8, #20
 8018368:	f100 0e14 	add.w	lr, r0, #20
 801836c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8018370:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8018374:	f108 0210 	add.w	r2, r8, #16
 8018378:	46f2      	mov	sl, lr
 801837a:	2100      	movs	r1, #0
 801837c:	f859 3b04 	ldr.w	r3, [r9], #4
 8018380:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8018384:	fa11 f88b 	uxtah	r8, r1, fp
 8018388:	b299      	uxth	r1, r3
 801838a:	0c1b      	lsrs	r3, r3, #16
 801838c:	eba8 0801 	sub.w	r8, r8, r1
 8018390:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8018394:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8018398:	fa1f f888 	uxth.w	r8, r8
 801839c:	1419      	asrs	r1, r3, #16
 801839e:	454e      	cmp	r6, r9
 80183a0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80183a4:	f84a 3b04 	str.w	r3, [sl], #4
 80183a8:	d8e8      	bhi.n	801837c <__mdiff+0x80>
 80183aa:	1b33      	subs	r3, r6, r4
 80183ac:	3b15      	subs	r3, #21
 80183ae:	f023 0303 	bic.w	r3, r3, #3
 80183b2:	3304      	adds	r3, #4
 80183b4:	3415      	adds	r4, #21
 80183b6:	42a6      	cmp	r6, r4
 80183b8:	bf38      	it	cc
 80183ba:	2304      	movcc	r3, #4
 80183bc:	441d      	add	r5, r3
 80183be:	4473      	add	r3, lr
 80183c0:	469e      	mov	lr, r3
 80183c2:	462e      	mov	r6, r5
 80183c4:	4566      	cmp	r6, ip
 80183c6:	d30e      	bcc.n	80183e6 <__mdiff+0xea>
 80183c8:	f10c 0203 	add.w	r2, ip, #3
 80183cc:	1b52      	subs	r2, r2, r5
 80183ce:	f022 0203 	bic.w	r2, r2, #3
 80183d2:	3d03      	subs	r5, #3
 80183d4:	45ac      	cmp	ip, r5
 80183d6:	bf38      	it	cc
 80183d8:	2200      	movcc	r2, #0
 80183da:	4413      	add	r3, r2
 80183dc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80183e0:	b17a      	cbz	r2, 8018402 <__mdiff+0x106>
 80183e2:	6107      	str	r7, [r0, #16]
 80183e4:	e7a4      	b.n	8018330 <__mdiff+0x34>
 80183e6:	f856 8b04 	ldr.w	r8, [r6], #4
 80183ea:	fa11 f288 	uxtah	r2, r1, r8
 80183ee:	1414      	asrs	r4, r2, #16
 80183f0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80183f4:	b292      	uxth	r2, r2
 80183f6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80183fa:	f84e 2b04 	str.w	r2, [lr], #4
 80183fe:	1421      	asrs	r1, r4, #16
 8018400:	e7e0      	b.n	80183c4 <__mdiff+0xc8>
 8018402:	3f01      	subs	r7, #1
 8018404:	e7ea      	b.n	80183dc <__mdiff+0xe0>
 8018406:	bf00      	nop
 8018408:	0801cdbc 	.word	0x0801cdbc
 801840c:	0801ce2d 	.word	0x0801ce2d

08018410 <__ulp>:
 8018410:	b082      	sub	sp, #8
 8018412:	ed8d 0b00 	vstr	d0, [sp]
 8018416:	9a01      	ldr	r2, [sp, #4]
 8018418:	4b0f      	ldr	r3, [pc, #60]	; (8018458 <__ulp+0x48>)
 801841a:	4013      	ands	r3, r2
 801841c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8018420:	2b00      	cmp	r3, #0
 8018422:	dc08      	bgt.n	8018436 <__ulp+0x26>
 8018424:	425b      	negs	r3, r3
 8018426:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 801842a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801842e:	da04      	bge.n	801843a <__ulp+0x2a>
 8018430:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8018434:	4113      	asrs	r3, r2
 8018436:	2200      	movs	r2, #0
 8018438:	e008      	b.n	801844c <__ulp+0x3c>
 801843a:	f1a2 0314 	sub.w	r3, r2, #20
 801843e:	2b1e      	cmp	r3, #30
 8018440:	bfda      	itte	le
 8018442:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8018446:	40da      	lsrle	r2, r3
 8018448:	2201      	movgt	r2, #1
 801844a:	2300      	movs	r3, #0
 801844c:	4619      	mov	r1, r3
 801844e:	4610      	mov	r0, r2
 8018450:	ec41 0b10 	vmov	d0, r0, r1
 8018454:	b002      	add	sp, #8
 8018456:	4770      	bx	lr
 8018458:	7ff00000 	.word	0x7ff00000

0801845c <__b2d>:
 801845c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018460:	6906      	ldr	r6, [r0, #16]
 8018462:	f100 0814 	add.w	r8, r0, #20
 8018466:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801846a:	1f37      	subs	r7, r6, #4
 801846c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8018470:	4610      	mov	r0, r2
 8018472:	f7ff fd53 	bl	8017f1c <__hi0bits>
 8018476:	f1c0 0320 	rsb	r3, r0, #32
 801847a:	280a      	cmp	r0, #10
 801847c:	600b      	str	r3, [r1, #0]
 801847e:	491b      	ldr	r1, [pc, #108]	; (80184ec <__b2d+0x90>)
 8018480:	dc15      	bgt.n	80184ae <__b2d+0x52>
 8018482:	f1c0 0c0b 	rsb	ip, r0, #11
 8018486:	fa22 f30c 	lsr.w	r3, r2, ip
 801848a:	45b8      	cmp	r8, r7
 801848c:	ea43 0501 	orr.w	r5, r3, r1
 8018490:	bf34      	ite	cc
 8018492:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8018496:	2300      	movcs	r3, #0
 8018498:	3015      	adds	r0, #21
 801849a:	fa02 f000 	lsl.w	r0, r2, r0
 801849e:	fa23 f30c 	lsr.w	r3, r3, ip
 80184a2:	4303      	orrs	r3, r0
 80184a4:	461c      	mov	r4, r3
 80184a6:	ec45 4b10 	vmov	d0, r4, r5
 80184aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80184ae:	45b8      	cmp	r8, r7
 80184b0:	bf3a      	itte	cc
 80184b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80184b6:	f1a6 0708 	subcc.w	r7, r6, #8
 80184ba:	2300      	movcs	r3, #0
 80184bc:	380b      	subs	r0, #11
 80184be:	d012      	beq.n	80184e6 <__b2d+0x8a>
 80184c0:	f1c0 0120 	rsb	r1, r0, #32
 80184c4:	fa23 f401 	lsr.w	r4, r3, r1
 80184c8:	4082      	lsls	r2, r0
 80184ca:	4322      	orrs	r2, r4
 80184cc:	4547      	cmp	r7, r8
 80184ce:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80184d2:	bf8c      	ite	hi
 80184d4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80184d8:	2200      	movls	r2, #0
 80184da:	4083      	lsls	r3, r0
 80184dc:	40ca      	lsrs	r2, r1
 80184de:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80184e2:	4313      	orrs	r3, r2
 80184e4:	e7de      	b.n	80184a4 <__b2d+0x48>
 80184e6:	ea42 0501 	orr.w	r5, r2, r1
 80184ea:	e7db      	b.n	80184a4 <__b2d+0x48>
 80184ec:	3ff00000 	.word	0x3ff00000

080184f0 <__d2b>:
 80184f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80184f4:	460f      	mov	r7, r1
 80184f6:	2101      	movs	r1, #1
 80184f8:	ec59 8b10 	vmov	r8, r9, d0
 80184fc:	4616      	mov	r6, r2
 80184fe:	f7ff fc1b 	bl	8017d38 <_Balloc>
 8018502:	4604      	mov	r4, r0
 8018504:	b930      	cbnz	r0, 8018514 <__d2b+0x24>
 8018506:	4602      	mov	r2, r0
 8018508:	4b24      	ldr	r3, [pc, #144]	; (801859c <__d2b+0xac>)
 801850a:	4825      	ldr	r0, [pc, #148]	; (80185a0 <__d2b+0xb0>)
 801850c:	f240 310f 	movw	r1, #783	; 0x30f
 8018510:	f7fe f9c4 	bl	801689c <__assert_func>
 8018514:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8018518:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801851c:	bb2d      	cbnz	r5, 801856a <__d2b+0x7a>
 801851e:	9301      	str	r3, [sp, #4]
 8018520:	f1b8 0300 	subs.w	r3, r8, #0
 8018524:	d026      	beq.n	8018574 <__d2b+0x84>
 8018526:	4668      	mov	r0, sp
 8018528:	9300      	str	r3, [sp, #0]
 801852a:	f7ff fd17 	bl	8017f5c <__lo0bits>
 801852e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8018532:	b1e8      	cbz	r0, 8018570 <__d2b+0x80>
 8018534:	f1c0 0320 	rsb	r3, r0, #32
 8018538:	fa02 f303 	lsl.w	r3, r2, r3
 801853c:	430b      	orrs	r3, r1
 801853e:	40c2      	lsrs	r2, r0
 8018540:	6163      	str	r3, [r4, #20]
 8018542:	9201      	str	r2, [sp, #4]
 8018544:	9b01      	ldr	r3, [sp, #4]
 8018546:	61a3      	str	r3, [r4, #24]
 8018548:	2b00      	cmp	r3, #0
 801854a:	bf14      	ite	ne
 801854c:	2202      	movne	r2, #2
 801854e:	2201      	moveq	r2, #1
 8018550:	6122      	str	r2, [r4, #16]
 8018552:	b1bd      	cbz	r5, 8018584 <__d2b+0x94>
 8018554:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8018558:	4405      	add	r5, r0
 801855a:	603d      	str	r5, [r7, #0]
 801855c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8018560:	6030      	str	r0, [r6, #0]
 8018562:	4620      	mov	r0, r4
 8018564:	b003      	add	sp, #12
 8018566:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801856a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801856e:	e7d6      	b.n	801851e <__d2b+0x2e>
 8018570:	6161      	str	r1, [r4, #20]
 8018572:	e7e7      	b.n	8018544 <__d2b+0x54>
 8018574:	a801      	add	r0, sp, #4
 8018576:	f7ff fcf1 	bl	8017f5c <__lo0bits>
 801857a:	9b01      	ldr	r3, [sp, #4]
 801857c:	6163      	str	r3, [r4, #20]
 801857e:	3020      	adds	r0, #32
 8018580:	2201      	movs	r2, #1
 8018582:	e7e5      	b.n	8018550 <__d2b+0x60>
 8018584:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8018588:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801858c:	6038      	str	r0, [r7, #0]
 801858e:	6918      	ldr	r0, [r3, #16]
 8018590:	f7ff fcc4 	bl	8017f1c <__hi0bits>
 8018594:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8018598:	e7e2      	b.n	8018560 <__d2b+0x70>
 801859a:	bf00      	nop
 801859c:	0801cdbc 	.word	0x0801cdbc
 80185a0:	0801ce2d 	.word	0x0801ce2d

080185a4 <__ratio>:
 80185a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185a8:	4688      	mov	r8, r1
 80185aa:	4669      	mov	r1, sp
 80185ac:	4681      	mov	r9, r0
 80185ae:	f7ff ff55 	bl	801845c <__b2d>
 80185b2:	a901      	add	r1, sp, #4
 80185b4:	4640      	mov	r0, r8
 80185b6:	ec55 4b10 	vmov	r4, r5, d0
 80185ba:	f7ff ff4f 	bl	801845c <__b2d>
 80185be:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80185c2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80185c6:	eba3 0c02 	sub.w	ip, r3, r2
 80185ca:	e9dd 3200 	ldrd	r3, r2, [sp]
 80185ce:	1a9b      	subs	r3, r3, r2
 80185d0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80185d4:	ec51 0b10 	vmov	r0, r1, d0
 80185d8:	2b00      	cmp	r3, #0
 80185da:	bfd6      	itet	le
 80185dc:	460a      	movle	r2, r1
 80185de:	462a      	movgt	r2, r5
 80185e0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80185e4:	468b      	mov	fp, r1
 80185e6:	462f      	mov	r7, r5
 80185e8:	bfd4      	ite	le
 80185ea:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80185ee:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80185f2:	4620      	mov	r0, r4
 80185f4:	ee10 2a10 	vmov	r2, s0
 80185f8:	465b      	mov	r3, fp
 80185fa:	4639      	mov	r1, r7
 80185fc:	f7e8 f926 	bl	800084c <__aeabi_ddiv>
 8018600:	ec41 0b10 	vmov	d0, r0, r1
 8018604:	b003      	add	sp, #12
 8018606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801860a <__copybits>:
 801860a:	3901      	subs	r1, #1
 801860c:	b570      	push	{r4, r5, r6, lr}
 801860e:	1149      	asrs	r1, r1, #5
 8018610:	6914      	ldr	r4, [r2, #16]
 8018612:	3101      	adds	r1, #1
 8018614:	f102 0314 	add.w	r3, r2, #20
 8018618:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801861c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8018620:	1f05      	subs	r5, r0, #4
 8018622:	42a3      	cmp	r3, r4
 8018624:	d30c      	bcc.n	8018640 <__copybits+0x36>
 8018626:	1aa3      	subs	r3, r4, r2
 8018628:	3b11      	subs	r3, #17
 801862a:	f023 0303 	bic.w	r3, r3, #3
 801862e:	3211      	adds	r2, #17
 8018630:	42a2      	cmp	r2, r4
 8018632:	bf88      	it	hi
 8018634:	2300      	movhi	r3, #0
 8018636:	4418      	add	r0, r3
 8018638:	2300      	movs	r3, #0
 801863a:	4288      	cmp	r0, r1
 801863c:	d305      	bcc.n	801864a <__copybits+0x40>
 801863e:	bd70      	pop	{r4, r5, r6, pc}
 8018640:	f853 6b04 	ldr.w	r6, [r3], #4
 8018644:	f845 6f04 	str.w	r6, [r5, #4]!
 8018648:	e7eb      	b.n	8018622 <__copybits+0x18>
 801864a:	f840 3b04 	str.w	r3, [r0], #4
 801864e:	e7f4      	b.n	801863a <__copybits+0x30>

08018650 <__any_on>:
 8018650:	f100 0214 	add.w	r2, r0, #20
 8018654:	6900      	ldr	r0, [r0, #16]
 8018656:	114b      	asrs	r3, r1, #5
 8018658:	4298      	cmp	r0, r3
 801865a:	b510      	push	{r4, lr}
 801865c:	db11      	blt.n	8018682 <__any_on+0x32>
 801865e:	dd0a      	ble.n	8018676 <__any_on+0x26>
 8018660:	f011 011f 	ands.w	r1, r1, #31
 8018664:	d007      	beq.n	8018676 <__any_on+0x26>
 8018666:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801866a:	fa24 f001 	lsr.w	r0, r4, r1
 801866e:	fa00 f101 	lsl.w	r1, r0, r1
 8018672:	428c      	cmp	r4, r1
 8018674:	d10b      	bne.n	801868e <__any_on+0x3e>
 8018676:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801867a:	4293      	cmp	r3, r2
 801867c:	d803      	bhi.n	8018686 <__any_on+0x36>
 801867e:	2000      	movs	r0, #0
 8018680:	bd10      	pop	{r4, pc}
 8018682:	4603      	mov	r3, r0
 8018684:	e7f7      	b.n	8018676 <__any_on+0x26>
 8018686:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801868a:	2900      	cmp	r1, #0
 801868c:	d0f5      	beq.n	801867a <__any_on+0x2a>
 801868e:	2001      	movs	r0, #1
 8018690:	e7f6      	b.n	8018680 <__any_on+0x30>

08018692 <__ascii_wctomb>:
 8018692:	b149      	cbz	r1, 80186a8 <__ascii_wctomb+0x16>
 8018694:	2aff      	cmp	r2, #255	; 0xff
 8018696:	bf85      	ittet	hi
 8018698:	238a      	movhi	r3, #138	; 0x8a
 801869a:	6003      	strhi	r3, [r0, #0]
 801869c:	700a      	strbls	r2, [r1, #0]
 801869e:	f04f 30ff 	movhi.w	r0, #4294967295
 80186a2:	bf98      	it	ls
 80186a4:	2001      	movls	r0, #1
 80186a6:	4770      	bx	lr
 80186a8:	4608      	mov	r0, r1
 80186aa:	4770      	bx	lr

080186ac <__ssputs_r>:
 80186ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80186b0:	688e      	ldr	r6, [r1, #8]
 80186b2:	461f      	mov	r7, r3
 80186b4:	42be      	cmp	r6, r7
 80186b6:	680b      	ldr	r3, [r1, #0]
 80186b8:	4682      	mov	sl, r0
 80186ba:	460c      	mov	r4, r1
 80186bc:	4690      	mov	r8, r2
 80186be:	d82c      	bhi.n	801871a <__ssputs_r+0x6e>
 80186c0:	898a      	ldrh	r2, [r1, #12]
 80186c2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80186c6:	d026      	beq.n	8018716 <__ssputs_r+0x6a>
 80186c8:	6965      	ldr	r5, [r4, #20]
 80186ca:	6909      	ldr	r1, [r1, #16]
 80186cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80186d0:	eba3 0901 	sub.w	r9, r3, r1
 80186d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80186d8:	1c7b      	adds	r3, r7, #1
 80186da:	444b      	add	r3, r9
 80186dc:	106d      	asrs	r5, r5, #1
 80186de:	429d      	cmp	r5, r3
 80186e0:	bf38      	it	cc
 80186e2:	461d      	movcc	r5, r3
 80186e4:	0553      	lsls	r3, r2, #21
 80186e6:	d527      	bpl.n	8018738 <__ssputs_r+0x8c>
 80186e8:	4629      	mov	r1, r5
 80186ea:	f7fc f83b 	bl	8014764 <_malloc_r>
 80186ee:	4606      	mov	r6, r0
 80186f0:	b360      	cbz	r0, 801874c <__ssputs_r+0xa0>
 80186f2:	6921      	ldr	r1, [r4, #16]
 80186f4:	464a      	mov	r2, r9
 80186f6:	f7fe f8b4 	bl	8016862 <memcpy>
 80186fa:	89a3      	ldrh	r3, [r4, #12]
 80186fc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8018700:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018704:	81a3      	strh	r3, [r4, #12]
 8018706:	6126      	str	r6, [r4, #16]
 8018708:	6165      	str	r5, [r4, #20]
 801870a:	444e      	add	r6, r9
 801870c:	eba5 0509 	sub.w	r5, r5, r9
 8018710:	6026      	str	r6, [r4, #0]
 8018712:	60a5      	str	r5, [r4, #8]
 8018714:	463e      	mov	r6, r7
 8018716:	42be      	cmp	r6, r7
 8018718:	d900      	bls.n	801871c <__ssputs_r+0x70>
 801871a:	463e      	mov	r6, r7
 801871c:	6820      	ldr	r0, [r4, #0]
 801871e:	4632      	mov	r2, r6
 8018720:	4641      	mov	r1, r8
 8018722:	f000 f9db 	bl	8018adc <memmove>
 8018726:	68a3      	ldr	r3, [r4, #8]
 8018728:	1b9b      	subs	r3, r3, r6
 801872a:	60a3      	str	r3, [r4, #8]
 801872c:	6823      	ldr	r3, [r4, #0]
 801872e:	4433      	add	r3, r6
 8018730:	6023      	str	r3, [r4, #0]
 8018732:	2000      	movs	r0, #0
 8018734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018738:	462a      	mov	r2, r5
 801873a:	f000 fa06 	bl	8018b4a <_realloc_r>
 801873e:	4606      	mov	r6, r0
 8018740:	2800      	cmp	r0, #0
 8018742:	d1e0      	bne.n	8018706 <__ssputs_r+0x5a>
 8018744:	6921      	ldr	r1, [r4, #16]
 8018746:	4650      	mov	r0, sl
 8018748:	f7fe ff40 	bl	80175cc <_free_r>
 801874c:	230c      	movs	r3, #12
 801874e:	f8ca 3000 	str.w	r3, [sl]
 8018752:	89a3      	ldrh	r3, [r4, #12]
 8018754:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018758:	81a3      	strh	r3, [r4, #12]
 801875a:	f04f 30ff 	mov.w	r0, #4294967295
 801875e:	e7e9      	b.n	8018734 <__ssputs_r+0x88>

08018760 <_svfiprintf_r>:
 8018760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018764:	4698      	mov	r8, r3
 8018766:	898b      	ldrh	r3, [r1, #12]
 8018768:	061b      	lsls	r3, r3, #24
 801876a:	b09d      	sub	sp, #116	; 0x74
 801876c:	4607      	mov	r7, r0
 801876e:	460d      	mov	r5, r1
 8018770:	4614      	mov	r4, r2
 8018772:	d50e      	bpl.n	8018792 <_svfiprintf_r+0x32>
 8018774:	690b      	ldr	r3, [r1, #16]
 8018776:	b963      	cbnz	r3, 8018792 <_svfiprintf_r+0x32>
 8018778:	2140      	movs	r1, #64	; 0x40
 801877a:	f7fb fff3 	bl	8014764 <_malloc_r>
 801877e:	6028      	str	r0, [r5, #0]
 8018780:	6128      	str	r0, [r5, #16]
 8018782:	b920      	cbnz	r0, 801878e <_svfiprintf_r+0x2e>
 8018784:	230c      	movs	r3, #12
 8018786:	603b      	str	r3, [r7, #0]
 8018788:	f04f 30ff 	mov.w	r0, #4294967295
 801878c:	e0d0      	b.n	8018930 <_svfiprintf_r+0x1d0>
 801878e:	2340      	movs	r3, #64	; 0x40
 8018790:	616b      	str	r3, [r5, #20]
 8018792:	2300      	movs	r3, #0
 8018794:	9309      	str	r3, [sp, #36]	; 0x24
 8018796:	2320      	movs	r3, #32
 8018798:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801879c:	f8cd 800c 	str.w	r8, [sp, #12]
 80187a0:	2330      	movs	r3, #48	; 0x30
 80187a2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8018948 <_svfiprintf_r+0x1e8>
 80187a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80187aa:	f04f 0901 	mov.w	r9, #1
 80187ae:	4623      	mov	r3, r4
 80187b0:	469a      	mov	sl, r3
 80187b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80187b6:	b10a      	cbz	r2, 80187bc <_svfiprintf_r+0x5c>
 80187b8:	2a25      	cmp	r2, #37	; 0x25
 80187ba:	d1f9      	bne.n	80187b0 <_svfiprintf_r+0x50>
 80187bc:	ebba 0b04 	subs.w	fp, sl, r4
 80187c0:	d00b      	beq.n	80187da <_svfiprintf_r+0x7a>
 80187c2:	465b      	mov	r3, fp
 80187c4:	4622      	mov	r2, r4
 80187c6:	4629      	mov	r1, r5
 80187c8:	4638      	mov	r0, r7
 80187ca:	f7ff ff6f 	bl	80186ac <__ssputs_r>
 80187ce:	3001      	adds	r0, #1
 80187d0:	f000 80a9 	beq.w	8018926 <_svfiprintf_r+0x1c6>
 80187d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80187d6:	445a      	add	r2, fp
 80187d8:	9209      	str	r2, [sp, #36]	; 0x24
 80187da:	f89a 3000 	ldrb.w	r3, [sl]
 80187de:	2b00      	cmp	r3, #0
 80187e0:	f000 80a1 	beq.w	8018926 <_svfiprintf_r+0x1c6>
 80187e4:	2300      	movs	r3, #0
 80187e6:	f04f 32ff 	mov.w	r2, #4294967295
 80187ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80187ee:	f10a 0a01 	add.w	sl, sl, #1
 80187f2:	9304      	str	r3, [sp, #16]
 80187f4:	9307      	str	r3, [sp, #28]
 80187f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80187fa:	931a      	str	r3, [sp, #104]	; 0x68
 80187fc:	4654      	mov	r4, sl
 80187fe:	2205      	movs	r2, #5
 8018800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018804:	4850      	ldr	r0, [pc, #320]	; (8018948 <_svfiprintf_r+0x1e8>)
 8018806:	f7e7 fce3 	bl	80001d0 <memchr>
 801880a:	9a04      	ldr	r2, [sp, #16]
 801880c:	b9d8      	cbnz	r0, 8018846 <_svfiprintf_r+0xe6>
 801880e:	06d0      	lsls	r0, r2, #27
 8018810:	bf44      	itt	mi
 8018812:	2320      	movmi	r3, #32
 8018814:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018818:	0711      	lsls	r1, r2, #28
 801881a:	bf44      	itt	mi
 801881c:	232b      	movmi	r3, #43	; 0x2b
 801881e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018822:	f89a 3000 	ldrb.w	r3, [sl]
 8018826:	2b2a      	cmp	r3, #42	; 0x2a
 8018828:	d015      	beq.n	8018856 <_svfiprintf_r+0xf6>
 801882a:	9a07      	ldr	r2, [sp, #28]
 801882c:	4654      	mov	r4, sl
 801882e:	2000      	movs	r0, #0
 8018830:	f04f 0c0a 	mov.w	ip, #10
 8018834:	4621      	mov	r1, r4
 8018836:	f811 3b01 	ldrb.w	r3, [r1], #1
 801883a:	3b30      	subs	r3, #48	; 0x30
 801883c:	2b09      	cmp	r3, #9
 801883e:	d94d      	bls.n	80188dc <_svfiprintf_r+0x17c>
 8018840:	b1b0      	cbz	r0, 8018870 <_svfiprintf_r+0x110>
 8018842:	9207      	str	r2, [sp, #28]
 8018844:	e014      	b.n	8018870 <_svfiprintf_r+0x110>
 8018846:	eba0 0308 	sub.w	r3, r0, r8
 801884a:	fa09 f303 	lsl.w	r3, r9, r3
 801884e:	4313      	orrs	r3, r2
 8018850:	9304      	str	r3, [sp, #16]
 8018852:	46a2      	mov	sl, r4
 8018854:	e7d2      	b.n	80187fc <_svfiprintf_r+0x9c>
 8018856:	9b03      	ldr	r3, [sp, #12]
 8018858:	1d19      	adds	r1, r3, #4
 801885a:	681b      	ldr	r3, [r3, #0]
 801885c:	9103      	str	r1, [sp, #12]
 801885e:	2b00      	cmp	r3, #0
 8018860:	bfbb      	ittet	lt
 8018862:	425b      	neglt	r3, r3
 8018864:	f042 0202 	orrlt.w	r2, r2, #2
 8018868:	9307      	strge	r3, [sp, #28]
 801886a:	9307      	strlt	r3, [sp, #28]
 801886c:	bfb8      	it	lt
 801886e:	9204      	strlt	r2, [sp, #16]
 8018870:	7823      	ldrb	r3, [r4, #0]
 8018872:	2b2e      	cmp	r3, #46	; 0x2e
 8018874:	d10c      	bne.n	8018890 <_svfiprintf_r+0x130>
 8018876:	7863      	ldrb	r3, [r4, #1]
 8018878:	2b2a      	cmp	r3, #42	; 0x2a
 801887a:	d134      	bne.n	80188e6 <_svfiprintf_r+0x186>
 801887c:	9b03      	ldr	r3, [sp, #12]
 801887e:	1d1a      	adds	r2, r3, #4
 8018880:	681b      	ldr	r3, [r3, #0]
 8018882:	9203      	str	r2, [sp, #12]
 8018884:	2b00      	cmp	r3, #0
 8018886:	bfb8      	it	lt
 8018888:	f04f 33ff 	movlt.w	r3, #4294967295
 801888c:	3402      	adds	r4, #2
 801888e:	9305      	str	r3, [sp, #20]
 8018890:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8018958 <_svfiprintf_r+0x1f8>
 8018894:	7821      	ldrb	r1, [r4, #0]
 8018896:	2203      	movs	r2, #3
 8018898:	4650      	mov	r0, sl
 801889a:	f7e7 fc99 	bl	80001d0 <memchr>
 801889e:	b138      	cbz	r0, 80188b0 <_svfiprintf_r+0x150>
 80188a0:	9b04      	ldr	r3, [sp, #16]
 80188a2:	eba0 000a 	sub.w	r0, r0, sl
 80188a6:	2240      	movs	r2, #64	; 0x40
 80188a8:	4082      	lsls	r2, r0
 80188aa:	4313      	orrs	r3, r2
 80188ac:	3401      	adds	r4, #1
 80188ae:	9304      	str	r3, [sp, #16]
 80188b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80188b4:	4825      	ldr	r0, [pc, #148]	; (801894c <_svfiprintf_r+0x1ec>)
 80188b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80188ba:	2206      	movs	r2, #6
 80188bc:	f7e7 fc88 	bl	80001d0 <memchr>
 80188c0:	2800      	cmp	r0, #0
 80188c2:	d038      	beq.n	8018936 <_svfiprintf_r+0x1d6>
 80188c4:	4b22      	ldr	r3, [pc, #136]	; (8018950 <_svfiprintf_r+0x1f0>)
 80188c6:	bb1b      	cbnz	r3, 8018910 <_svfiprintf_r+0x1b0>
 80188c8:	9b03      	ldr	r3, [sp, #12]
 80188ca:	3307      	adds	r3, #7
 80188cc:	f023 0307 	bic.w	r3, r3, #7
 80188d0:	3308      	adds	r3, #8
 80188d2:	9303      	str	r3, [sp, #12]
 80188d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80188d6:	4433      	add	r3, r6
 80188d8:	9309      	str	r3, [sp, #36]	; 0x24
 80188da:	e768      	b.n	80187ae <_svfiprintf_r+0x4e>
 80188dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80188e0:	460c      	mov	r4, r1
 80188e2:	2001      	movs	r0, #1
 80188e4:	e7a6      	b.n	8018834 <_svfiprintf_r+0xd4>
 80188e6:	2300      	movs	r3, #0
 80188e8:	3401      	adds	r4, #1
 80188ea:	9305      	str	r3, [sp, #20]
 80188ec:	4619      	mov	r1, r3
 80188ee:	f04f 0c0a 	mov.w	ip, #10
 80188f2:	4620      	mov	r0, r4
 80188f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80188f8:	3a30      	subs	r2, #48	; 0x30
 80188fa:	2a09      	cmp	r2, #9
 80188fc:	d903      	bls.n	8018906 <_svfiprintf_r+0x1a6>
 80188fe:	2b00      	cmp	r3, #0
 8018900:	d0c6      	beq.n	8018890 <_svfiprintf_r+0x130>
 8018902:	9105      	str	r1, [sp, #20]
 8018904:	e7c4      	b.n	8018890 <_svfiprintf_r+0x130>
 8018906:	fb0c 2101 	mla	r1, ip, r1, r2
 801890a:	4604      	mov	r4, r0
 801890c:	2301      	movs	r3, #1
 801890e:	e7f0      	b.n	80188f2 <_svfiprintf_r+0x192>
 8018910:	ab03      	add	r3, sp, #12
 8018912:	9300      	str	r3, [sp, #0]
 8018914:	462a      	mov	r2, r5
 8018916:	4b0f      	ldr	r3, [pc, #60]	; (8018954 <_svfiprintf_r+0x1f4>)
 8018918:	a904      	add	r1, sp, #16
 801891a:	4638      	mov	r0, r7
 801891c:	f7fc ff56 	bl	80157cc <_printf_float>
 8018920:	1c42      	adds	r2, r0, #1
 8018922:	4606      	mov	r6, r0
 8018924:	d1d6      	bne.n	80188d4 <_svfiprintf_r+0x174>
 8018926:	89ab      	ldrh	r3, [r5, #12]
 8018928:	065b      	lsls	r3, r3, #25
 801892a:	f53f af2d 	bmi.w	8018788 <_svfiprintf_r+0x28>
 801892e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018930:	b01d      	add	sp, #116	; 0x74
 8018932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018936:	ab03      	add	r3, sp, #12
 8018938:	9300      	str	r3, [sp, #0]
 801893a:	462a      	mov	r2, r5
 801893c:	4b05      	ldr	r3, [pc, #20]	; (8018954 <_svfiprintf_r+0x1f4>)
 801893e:	a904      	add	r1, sp, #16
 8018940:	4638      	mov	r0, r7
 8018942:	f7fd f9e7 	bl	8015d14 <_printf_i>
 8018946:	e7eb      	b.n	8018920 <_svfiprintf_r+0x1c0>
 8018948:	0801cf84 	.word	0x0801cf84
 801894c:	0801cf8e 	.word	0x0801cf8e
 8018950:	080157cd 	.word	0x080157cd
 8018954:	080186ad 	.word	0x080186ad
 8018958:	0801cf8a 	.word	0x0801cf8a

0801895c <__sflush_r>:
 801895c:	898a      	ldrh	r2, [r1, #12]
 801895e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018962:	4605      	mov	r5, r0
 8018964:	0710      	lsls	r0, r2, #28
 8018966:	460c      	mov	r4, r1
 8018968:	d458      	bmi.n	8018a1c <__sflush_r+0xc0>
 801896a:	684b      	ldr	r3, [r1, #4]
 801896c:	2b00      	cmp	r3, #0
 801896e:	dc05      	bgt.n	801897c <__sflush_r+0x20>
 8018970:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8018972:	2b00      	cmp	r3, #0
 8018974:	dc02      	bgt.n	801897c <__sflush_r+0x20>
 8018976:	2000      	movs	r0, #0
 8018978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801897c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801897e:	2e00      	cmp	r6, #0
 8018980:	d0f9      	beq.n	8018976 <__sflush_r+0x1a>
 8018982:	2300      	movs	r3, #0
 8018984:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8018988:	682f      	ldr	r7, [r5, #0]
 801898a:	6a21      	ldr	r1, [r4, #32]
 801898c:	602b      	str	r3, [r5, #0]
 801898e:	d032      	beq.n	80189f6 <__sflush_r+0x9a>
 8018990:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8018992:	89a3      	ldrh	r3, [r4, #12]
 8018994:	075a      	lsls	r2, r3, #29
 8018996:	d505      	bpl.n	80189a4 <__sflush_r+0x48>
 8018998:	6863      	ldr	r3, [r4, #4]
 801899a:	1ac0      	subs	r0, r0, r3
 801899c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801899e:	b10b      	cbz	r3, 80189a4 <__sflush_r+0x48>
 80189a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80189a2:	1ac0      	subs	r0, r0, r3
 80189a4:	2300      	movs	r3, #0
 80189a6:	4602      	mov	r2, r0
 80189a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80189aa:	6a21      	ldr	r1, [r4, #32]
 80189ac:	4628      	mov	r0, r5
 80189ae:	47b0      	blx	r6
 80189b0:	1c43      	adds	r3, r0, #1
 80189b2:	89a3      	ldrh	r3, [r4, #12]
 80189b4:	d106      	bne.n	80189c4 <__sflush_r+0x68>
 80189b6:	6829      	ldr	r1, [r5, #0]
 80189b8:	291d      	cmp	r1, #29
 80189ba:	d82b      	bhi.n	8018a14 <__sflush_r+0xb8>
 80189bc:	4a29      	ldr	r2, [pc, #164]	; (8018a64 <__sflush_r+0x108>)
 80189be:	410a      	asrs	r2, r1
 80189c0:	07d6      	lsls	r6, r2, #31
 80189c2:	d427      	bmi.n	8018a14 <__sflush_r+0xb8>
 80189c4:	2200      	movs	r2, #0
 80189c6:	6062      	str	r2, [r4, #4]
 80189c8:	04d9      	lsls	r1, r3, #19
 80189ca:	6922      	ldr	r2, [r4, #16]
 80189cc:	6022      	str	r2, [r4, #0]
 80189ce:	d504      	bpl.n	80189da <__sflush_r+0x7e>
 80189d0:	1c42      	adds	r2, r0, #1
 80189d2:	d101      	bne.n	80189d8 <__sflush_r+0x7c>
 80189d4:	682b      	ldr	r3, [r5, #0]
 80189d6:	b903      	cbnz	r3, 80189da <__sflush_r+0x7e>
 80189d8:	6560      	str	r0, [r4, #84]	; 0x54
 80189da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80189dc:	602f      	str	r7, [r5, #0]
 80189de:	2900      	cmp	r1, #0
 80189e0:	d0c9      	beq.n	8018976 <__sflush_r+0x1a>
 80189e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80189e6:	4299      	cmp	r1, r3
 80189e8:	d002      	beq.n	80189f0 <__sflush_r+0x94>
 80189ea:	4628      	mov	r0, r5
 80189ec:	f7fe fdee 	bl	80175cc <_free_r>
 80189f0:	2000      	movs	r0, #0
 80189f2:	6360      	str	r0, [r4, #52]	; 0x34
 80189f4:	e7c0      	b.n	8018978 <__sflush_r+0x1c>
 80189f6:	2301      	movs	r3, #1
 80189f8:	4628      	mov	r0, r5
 80189fa:	47b0      	blx	r6
 80189fc:	1c41      	adds	r1, r0, #1
 80189fe:	d1c8      	bne.n	8018992 <__sflush_r+0x36>
 8018a00:	682b      	ldr	r3, [r5, #0]
 8018a02:	2b00      	cmp	r3, #0
 8018a04:	d0c5      	beq.n	8018992 <__sflush_r+0x36>
 8018a06:	2b1d      	cmp	r3, #29
 8018a08:	d001      	beq.n	8018a0e <__sflush_r+0xb2>
 8018a0a:	2b16      	cmp	r3, #22
 8018a0c:	d101      	bne.n	8018a12 <__sflush_r+0xb6>
 8018a0e:	602f      	str	r7, [r5, #0]
 8018a10:	e7b1      	b.n	8018976 <__sflush_r+0x1a>
 8018a12:	89a3      	ldrh	r3, [r4, #12]
 8018a14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018a18:	81a3      	strh	r3, [r4, #12]
 8018a1a:	e7ad      	b.n	8018978 <__sflush_r+0x1c>
 8018a1c:	690f      	ldr	r7, [r1, #16]
 8018a1e:	2f00      	cmp	r7, #0
 8018a20:	d0a9      	beq.n	8018976 <__sflush_r+0x1a>
 8018a22:	0793      	lsls	r3, r2, #30
 8018a24:	680e      	ldr	r6, [r1, #0]
 8018a26:	bf08      	it	eq
 8018a28:	694b      	ldreq	r3, [r1, #20]
 8018a2a:	600f      	str	r7, [r1, #0]
 8018a2c:	bf18      	it	ne
 8018a2e:	2300      	movne	r3, #0
 8018a30:	eba6 0807 	sub.w	r8, r6, r7
 8018a34:	608b      	str	r3, [r1, #8]
 8018a36:	f1b8 0f00 	cmp.w	r8, #0
 8018a3a:	dd9c      	ble.n	8018976 <__sflush_r+0x1a>
 8018a3c:	6a21      	ldr	r1, [r4, #32]
 8018a3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8018a40:	4643      	mov	r3, r8
 8018a42:	463a      	mov	r2, r7
 8018a44:	4628      	mov	r0, r5
 8018a46:	47b0      	blx	r6
 8018a48:	2800      	cmp	r0, #0
 8018a4a:	dc06      	bgt.n	8018a5a <__sflush_r+0xfe>
 8018a4c:	89a3      	ldrh	r3, [r4, #12]
 8018a4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018a52:	81a3      	strh	r3, [r4, #12]
 8018a54:	f04f 30ff 	mov.w	r0, #4294967295
 8018a58:	e78e      	b.n	8018978 <__sflush_r+0x1c>
 8018a5a:	4407      	add	r7, r0
 8018a5c:	eba8 0800 	sub.w	r8, r8, r0
 8018a60:	e7e9      	b.n	8018a36 <__sflush_r+0xda>
 8018a62:	bf00      	nop
 8018a64:	dfbffffe 	.word	0xdfbffffe

08018a68 <_fflush_r>:
 8018a68:	b538      	push	{r3, r4, r5, lr}
 8018a6a:	690b      	ldr	r3, [r1, #16]
 8018a6c:	4605      	mov	r5, r0
 8018a6e:	460c      	mov	r4, r1
 8018a70:	b913      	cbnz	r3, 8018a78 <_fflush_r+0x10>
 8018a72:	2500      	movs	r5, #0
 8018a74:	4628      	mov	r0, r5
 8018a76:	bd38      	pop	{r3, r4, r5, pc}
 8018a78:	b118      	cbz	r0, 8018a82 <_fflush_r+0x1a>
 8018a7a:	6a03      	ldr	r3, [r0, #32]
 8018a7c:	b90b      	cbnz	r3, 8018a82 <_fflush_r+0x1a>
 8018a7e:	f7fd fd07 	bl	8016490 <__sinit>
 8018a82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018a86:	2b00      	cmp	r3, #0
 8018a88:	d0f3      	beq.n	8018a72 <_fflush_r+0xa>
 8018a8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8018a8c:	07d0      	lsls	r0, r2, #31
 8018a8e:	d404      	bmi.n	8018a9a <_fflush_r+0x32>
 8018a90:	0599      	lsls	r1, r3, #22
 8018a92:	d402      	bmi.n	8018a9a <_fflush_r+0x32>
 8018a94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018a96:	f7fd feda 	bl	801684e <__retarget_lock_acquire_recursive>
 8018a9a:	4628      	mov	r0, r5
 8018a9c:	4621      	mov	r1, r4
 8018a9e:	f7ff ff5d 	bl	801895c <__sflush_r>
 8018aa2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018aa4:	07da      	lsls	r2, r3, #31
 8018aa6:	4605      	mov	r5, r0
 8018aa8:	d4e4      	bmi.n	8018a74 <_fflush_r+0xc>
 8018aaa:	89a3      	ldrh	r3, [r4, #12]
 8018aac:	059b      	lsls	r3, r3, #22
 8018aae:	d4e1      	bmi.n	8018a74 <_fflush_r+0xc>
 8018ab0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018ab2:	f7fd fecd 	bl	8016850 <__retarget_lock_release_recursive>
 8018ab6:	e7dd      	b.n	8018a74 <_fflush_r+0xc>

08018ab8 <fiprintf>:
 8018ab8:	b40e      	push	{r1, r2, r3}
 8018aba:	b503      	push	{r0, r1, lr}
 8018abc:	4601      	mov	r1, r0
 8018abe:	ab03      	add	r3, sp, #12
 8018ac0:	4805      	ldr	r0, [pc, #20]	; (8018ad8 <fiprintf+0x20>)
 8018ac2:	f853 2b04 	ldr.w	r2, [r3], #4
 8018ac6:	6800      	ldr	r0, [r0, #0]
 8018ac8:	9301      	str	r3, [sp, #4]
 8018aca:	f000 f897 	bl	8018bfc <_vfiprintf_r>
 8018ace:	b002      	add	sp, #8
 8018ad0:	f85d eb04 	ldr.w	lr, [sp], #4
 8018ad4:	b003      	add	sp, #12
 8018ad6:	4770      	bx	lr
 8018ad8:	200002f4 	.word	0x200002f4

08018adc <memmove>:
 8018adc:	4288      	cmp	r0, r1
 8018ade:	b510      	push	{r4, lr}
 8018ae0:	eb01 0402 	add.w	r4, r1, r2
 8018ae4:	d902      	bls.n	8018aec <memmove+0x10>
 8018ae6:	4284      	cmp	r4, r0
 8018ae8:	4623      	mov	r3, r4
 8018aea:	d807      	bhi.n	8018afc <memmove+0x20>
 8018aec:	1e43      	subs	r3, r0, #1
 8018aee:	42a1      	cmp	r1, r4
 8018af0:	d008      	beq.n	8018b04 <memmove+0x28>
 8018af2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018af6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018afa:	e7f8      	b.n	8018aee <memmove+0x12>
 8018afc:	4402      	add	r2, r0
 8018afe:	4601      	mov	r1, r0
 8018b00:	428a      	cmp	r2, r1
 8018b02:	d100      	bne.n	8018b06 <memmove+0x2a>
 8018b04:	bd10      	pop	{r4, pc}
 8018b06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018b0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018b0e:	e7f7      	b.n	8018b00 <memmove+0x24>

08018b10 <abort>:
 8018b10:	b508      	push	{r3, lr}
 8018b12:	2006      	movs	r0, #6
 8018b14:	f000 fa4a 	bl	8018fac <raise>
 8018b18:	2001      	movs	r0, #1
 8018b1a:	f7ec fda9 	bl	8005670 <_exit>

08018b1e <_calloc_r>:
 8018b1e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018b20:	fba1 2402 	umull	r2, r4, r1, r2
 8018b24:	b94c      	cbnz	r4, 8018b3a <_calloc_r+0x1c>
 8018b26:	4611      	mov	r1, r2
 8018b28:	9201      	str	r2, [sp, #4]
 8018b2a:	f7fb fe1b 	bl	8014764 <_malloc_r>
 8018b2e:	9a01      	ldr	r2, [sp, #4]
 8018b30:	4605      	mov	r5, r0
 8018b32:	b930      	cbnz	r0, 8018b42 <_calloc_r+0x24>
 8018b34:	4628      	mov	r0, r5
 8018b36:	b003      	add	sp, #12
 8018b38:	bd30      	pop	{r4, r5, pc}
 8018b3a:	220c      	movs	r2, #12
 8018b3c:	6002      	str	r2, [r0, #0]
 8018b3e:	2500      	movs	r5, #0
 8018b40:	e7f8      	b.n	8018b34 <_calloc_r+0x16>
 8018b42:	4621      	mov	r1, r4
 8018b44:	f7fd fd71 	bl	801662a <memset>
 8018b48:	e7f4      	b.n	8018b34 <_calloc_r+0x16>

08018b4a <_realloc_r>:
 8018b4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018b4e:	4680      	mov	r8, r0
 8018b50:	4614      	mov	r4, r2
 8018b52:	460e      	mov	r6, r1
 8018b54:	b921      	cbnz	r1, 8018b60 <_realloc_r+0x16>
 8018b56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018b5a:	4611      	mov	r1, r2
 8018b5c:	f7fb be02 	b.w	8014764 <_malloc_r>
 8018b60:	b92a      	cbnz	r2, 8018b6e <_realloc_r+0x24>
 8018b62:	f7fe fd33 	bl	80175cc <_free_r>
 8018b66:	4625      	mov	r5, r4
 8018b68:	4628      	mov	r0, r5
 8018b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018b6e:	f000 fa39 	bl	8018fe4 <_malloc_usable_size_r>
 8018b72:	4284      	cmp	r4, r0
 8018b74:	4607      	mov	r7, r0
 8018b76:	d802      	bhi.n	8018b7e <_realloc_r+0x34>
 8018b78:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8018b7c:	d812      	bhi.n	8018ba4 <_realloc_r+0x5a>
 8018b7e:	4621      	mov	r1, r4
 8018b80:	4640      	mov	r0, r8
 8018b82:	f7fb fdef 	bl	8014764 <_malloc_r>
 8018b86:	4605      	mov	r5, r0
 8018b88:	2800      	cmp	r0, #0
 8018b8a:	d0ed      	beq.n	8018b68 <_realloc_r+0x1e>
 8018b8c:	42bc      	cmp	r4, r7
 8018b8e:	4622      	mov	r2, r4
 8018b90:	4631      	mov	r1, r6
 8018b92:	bf28      	it	cs
 8018b94:	463a      	movcs	r2, r7
 8018b96:	f7fd fe64 	bl	8016862 <memcpy>
 8018b9a:	4631      	mov	r1, r6
 8018b9c:	4640      	mov	r0, r8
 8018b9e:	f7fe fd15 	bl	80175cc <_free_r>
 8018ba2:	e7e1      	b.n	8018b68 <_realloc_r+0x1e>
 8018ba4:	4635      	mov	r5, r6
 8018ba6:	e7df      	b.n	8018b68 <_realloc_r+0x1e>

08018ba8 <__sfputc_r>:
 8018ba8:	6893      	ldr	r3, [r2, #8]
 8018baa:	3b01      	subs	r3, #1
 8018bac:	2b00      	cmp	r3, #0
 8018bae:	b410      	push	{r4}
 8018bb0:	6093      	str	r3, [r2, #8]
 8018bb2:	da08      	bge.n	8018bc6 <__sfputc_r+0x1e>
 8018bb4:	6994      	ldr	r4, [r2, #24]
 8018bb6:	42a3      	cmp	r3, r4
 8018bb8:	db01      	blt.n	8018bbe <__sfputc_r+0x16>
 8018bba:	290a      	cmp	r1, #10
 8018bbc:	d103      	bne.n	8018bc6 <__sfputc_r+0x1e>
 8018bbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018bc2:	f000 b935 	b.w	8018e30 <__swbuf_r>
 8018bc6:	6813      	ldr	r3, [r2, #0]
 8018bc8:	1c58      	adds	r0, r3, #1
 8018bca:	6010      	str	r0, [r2, #0]
 8018bcc:	7019      	strb	r1, [r3, #0]
 8018bce:	4608      	mov	r0, r1
 8018bd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018bd4:	4770      	bx	lr

08018bd6 <__sfputs_r>:
 8018bd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018bd8:	4606      	mov	r6, r0
 8018bda:	460f      	mov	r7, r1
 8018bdc:	4614      	mov	r4, r2
 8018bde:	18d5      	adds	r5, r2, r3
 8018be0:	42ac      	cmp	r4, r5
 8018be2:	d101      	bne.n	8018be8 <__sfputs_r+0x12>
 8018be4:	2000      	movs	r0, #0
 8018be6:	e007      	b.n	8018bf8 <__sfputs_r+0x22>
 8018be8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018bec:	463a      	mov	r2, r7
 8018bee:	4630      	mov	r0, r6
 8018bf0:	f7ff ffda 	bl	8018ba8 <__sfputc_r>
 8018bf4:	1c43      	adds	r3, r0, #1
 8018bf6:	d1f3      	bne.n	8018be0 <__sfputs_r+0xa>
 8018bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018bfc <_vfiprintf_r>:
 8018bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c00:	460d      	mov	r5, r1
 8018c02:	b09d      	sub	sp, #116	; 0x74
 8018c04:	4614      	mov	r4, r2
 8018c06:	4698      	mov	r8, r3
 8018c08:	4606      	mov	r6, r0
 8018c0a:	b118      	cbz	r0, 8018c14 <_vfiprintf_r+0x18>
 8018c0c:	6a03      	ldr	r3, [r0, #32]
 8018c0e:	b90b      	cbnz	r3, 8018c14 <_vfiprintf_r+0x18>
 8018c10:	f7fd fc3e 	bl	8016490 <__sinit>
 8018c14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018c16:	07d9      	lsls	r1, r3, #31
 8018c18:	d405      	bmi.n	8018c26 <_vfiprintf_r+0x2a>
 8018c1a:	89ab      	ldrh	r3, [r5, #12]
 8018c1c:	059a      	lsls	r2, r3, #22
 8018c1e:	d402      	bmi.n	8018c26 <_vfiprintf_r+0x2a>
 8018c20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018c22:	f7fd fe14 	bl	801684e <__retarget_lock_acquire_recursive>
 8018c26:	89ab      	ldrh	r3, [r5, #12]
 8018c28:	071b      	lsls	r3, r3, #28
 8018c2a:	d501      	bpl.n	8018c30 <_vfiprintf_r+0x34>
 8018c2c:	692b      	ldr	r3, [r5, #16]
 8018c2e:	b99b      	cbnz	r3, 8018c58 <_vfiprintf_r+0x5c>
 8018c30:	4629      	mov	r1, r5
 8018c32:	4630      	mov	r0, r6
 8018c34:	f000 f93a 	bl	8018eac <__swsetup_r>
 8018c38:	b170      	cbz	r0, 8018c58 <_vfiprintf_r+0x5c>
 8018c3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018c3c:	07dc      	lsls	r4, r3, #31
 8018c3e:	d504      	bpl.n	8018c4a <_vfiprintf_r+0x4e>
 8018c40:	f04f 30ff 	mov.w	r0, #4294967295
 8018c44:	b01d      	add	sp, #116	; 0x74
 8018c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c4a:	89ab      	ldrh	r3, [r5, #12]
 8018c4c:	0598      	lsls	r0, r3, #22
 8018c4e:	d4f7      	bmi.n	8018c40 <_vfiprintf_r+0x44>
 8018c50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018c52:	f7fd fdfd 	bl	8016850 <__retarget_lock_release_recursive>
 8018c56:	e7f3      	b.n	8018c40 <_vfiprintf_r+0x44>
 8018c58:	2300      	movs	r3, #0
 8018c5a:	9309      	str	r3, [sp, #36]	; 0x24
 8018c5c:	2320      	movs	r3, #32
 8018c5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018c62:	f8cd 800c 	str.w	r8, [sp, #12]
 8018c66:	2330      	movs	r3, #48	; 0x30
 8018c68:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8018e1c <_vfiprintf_r+0x220>
 8018c6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018c70:	f04f 0901 	mov.w	r9, #1
 8018c74:	4623      	mov	r3, r4
 8018c76:	469a      	mov	sl, r3
 8018c78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018c7c:	b10a      	cbz	r2, 8018c82 <_vfiprintf_r+0x86>
 8018c7e:	2a25      	cmp	r2, #37	; 0x25
 8018c80:	d1f9      	bne.n	8018c76 <_vfiprintf_r+0x7a>
 8018c82:	ebba 0b04 	subs.w	fp, sl, r4
 8018c86:	d00b      	beq.n	8018ca0 <_vfiprintf_r+0xa4>
 8018c88:	465b      	mov	r3, fp
 8018c8a:	4622      	mov	r2, r4
 8018c8c:	4629      	mov	r1, r5
 8018c8e:	4630      	mov	r0, r6
 8018c90:	f7ff ffa1 	bl	8018bd6 <__sfputs_r>
 8018c94:	3001      	adds	r0, #1
 8018c96:	f000 80a9 	beq.w	8018dec <_vfiprintf_r+0x1f0>
 8018c9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018c9c:	445a      	add	r2, fp
 8018c9e:	9209      	str	r2, [sp, #36]	; 0x24
 8018ca0:	f89a 3000 	ldrb.w	r3, [sl]
 8018ca4:	2b00      	cmp	r3, #0
 8018ca6:	f000 80a1 	beq.w	8018dec <_vfiprintf_r+0x1f0>
 8018caa:	2300      	movs	r3, #0
 8018cac:	f04f 32ff 	mov.w	r2, #4294967295
 8018cb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018cb4:	f10a 0a01 	add.w	sl, sl, #1
 8018cb8:	9304      	str	r3, [sp, #16]
 8018cba:	9307      	str	r3, [sp, #28]
 8018cbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018cc0:	931a      	str	r3, [sp, #104]	; 0x68
 8018cc2:	4654      	mov	r4, sl
 8018cc4:	2205      	movs	r2, #5
 8018cc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018cca:	4854      	ldr	r0, [pc, #336]	; (8018e1c <_vfiprintf_r+0x220>)
 8018ccc:	f7e7 fa80 	bl	80001d0 <memchr>
 8018cd0:	9a04      	ldr	r2, [sp, #16]
 8018cd2:	b9d8      	cbnz	r0, 8018d0c <_vfiprintf_r+0x110>
 8018cd4:	06d1      	lsls	r1, r2, #27
 8018cd6:	bf44      	itt	mi
 8018cd8:	2320      	movmi	r3, #32
 8018cda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018cde:	0713      	lsls	r3, r2, #28
 8018ce0:	bf44      	itt	mi
 8018ce2:	232b      	movmi	r3, #43	; 0x2b
 8018ce4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018ce8:	f89a 3000 	ldrb.w	r3, [sl]
 8018cec:	2b2a      	cmp	r3, #42	; 0x2a
 8018cee:	d015      	beq.n	8018d1c <_vfiprintf_r+0x120>
 8018cf0:	9a07      	ldr	r2, [sp, #28]
 8018cf2:	4654      	mov	r4, sl
 8018cf4:	2000      	movs	r0, #0
 8018cf6:	f04f 0c0a 	mov.w	ip, #10
 8018cfa:	4621      	mov	r1, r4
 8018cfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018d00:	3b30      	subs	r3, #48	; 0x30
 8018d02:	2b09      	cmp	r3, #9
 8018d04:	d94d      	bls.n	8018da2 <_vfiprintf_r+0x1a6>
 8018d06:	b1b0      	cbz	r0, 8018d36 <_vfiprintf_r+0x13a>
 8018d08:	9207      	str	r2, [sp, #28]
 8018d0a:	e014      	b.n	8018d36 <_vfiprintf_r+0x13a>
 8018d0c:	eba0 0308 	sub.w	r3, r0, r8
 8018d10:	fa09 f303 	lsl.w	r3, r9, r3
 8018d14:	4313      	orrs	r3, r2
 8018d16:	9304      	str	r3, [sp, #16]
 8018d18:	46a2      	mov	sl, r4
 8018d1a:	e7d2      	b.n	8018cc2 <_vfiprintf_r+0xc6>
 8018d1c:	9b03      	ldr	r3, [sp, #12]
 8018d1e:	1d19      	adds	r1, r3, #4
 8018d20:	681b      	ldr	r3, [r3, #0]
 8018d22:	9103      	str	r1, [sp, #12]
 8018d24:	2b00      	cmp	r3, #0
 8018d26:	bfbb      	ittet	lt
 8018d28:	425b      	neglt	r3, r3
 8018d2a:	f042 0202 	orrlt.w	r2, r2, #2
 8018d2e:	9307      	strge	r3, [sp, #28]
 8018d30:	9307      	strlt	r3, [sp, #28]
 8018d32:	bfb8      	it	lt
 8018d34:	9204      	strlt	r2, [sp, #16]
 8018d36:	7823      	ldrb	r3, [r4, #0]
 8018d38:	2b2e      	cmp	r3, #46	; 0x2e
 8018d3a:	d10c      	bne.n	8018d56 <_vfiprintf_r+0x15a>
 8018d3c:	7863      	ldrb	r3, [r4, #1]
 8018d3e:	2b2a      	cmp	r3, #42	; 0x2a
 8018d40:	d134      	bne.n	8018dac <_vfiprintf_r+0x1b0>
 8018d42:	9b03      	ldr	r3, [sp, #12]
 8018d44:	1d1a      	adds	r2, r3, #4
 8018d46:	681b      	ldr	r3, [r3, #0]
 8018d48:	9203      	str	r2, [sp, #12]
 8018d4a:	2b00      	cmp	r3, #0
 8018d4c:	bfb8      	it	lt
 8018d4e:	f04f 33ff 	movlt.w	r3, #4294967295
 8018d52:	3402      	adds	r4, #2
 8018d54:	9305      	str	r3, [sp, #20]
 8018d56:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8018e2c <_vfiprintf_r+0x230>
 8018d5a:	7821      	ldrb	r1, [r4, #0]
 8018d5c:	2203      	movs	r2, #3
 8018d5e:	4650      	mov	r0, sl
 8018d60:	f7e7 fa36 	bl	80001d0 <memchr>
 8018d64:	b138      	cbz	r0, 8018d76 <_vfiprintf_r+0x17a>
 8018d66:	9b04      	ldr	r3, [sp, #16]
 8018d68:	eba0 000a 	sub.w	r0, r0, sl
 8018d6c:	2240      	movs	r2, #64	; 0x40
 8018d6e:	4082      	lsls	r2, r0
 8018d70:	4313      	orrs	r3, r2
 8018d72:	3401      	adds	r4, #1
 8018d74:	9304      	str	r3, [sp, #16]
 8018d76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018d7a:	4829      	ldr	r0, [pc, #164]	; (8018e20 <_vfiprintf_r+0x224>)
 8018d7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018d80:	2206      	movs	r2, #6
 8018d82:	f7e7 fa25 	bl	80001d0 <memchr>
 8018d86:	2800      	cmp	r0, #0
 8018d88:	d03f      	beq.n	8018e0a <_vfiprintf_r+0x20e>
 8018d8a:	4b26      	ldr	r3, [pc, #152]	; (8018e24 <_vfiprintf_r+0x228>)
 8018d8c:	bb1b      	cbnz	r3, 8018dd6 <_vfiprintf_r+0x1da>
 8018d8e:	9b03      	ldr	r3, [sp, #12]
 8018d90:	3307      	adds	r3, #7
 8018d92:	f023 0307 	bic.w	r3, r3, #7
 8018d96:	3308      	adds	r3, #8
 8018d98:	9303      	str	r3, [sp, #12]
 8018d9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018d9c:	443b      	add	r3, r7
 8018d9e:	9309      	str	r3, [sp, #36]	; 0x24
 8018da0:	e768      	b.n	8018c74 <_vfiprintf_r+0x78>
 8018da2:	fb0c 3202 	mla	r2, ip, r2, r3
 8018da6:	460c      	mov	r4, r1
 8018da8:	2001      	movs	r0, #1
 8018daa:	e7a6      	b.n	8018cfa <_vfiprintf_r+0xfe>
 8018dac:	2300      	movs	r3, #0
 8018dae:	3401      	adds	r4, #1
 8018db0:	9305      	str	r3, [sp, #20]
 8018db2:	4619      	mov	r1, r3
 8018db4:	f04f 0c0a 	mov.w	ip, #10
 8018db8:	4620      	mov	r0, r4
 8018dba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018dbe:	3a30      	subs	r2, #48	; 0x30
 8018dc0:	2a09      	cmp	r2, #9
 8018dc2:	d903      	bls.n	8018dcc <_vfiprintf_r+0x1d0>
 8018dc4:	2b00      	cmp	r3, #0
 8018dc6:	d0c6      	beq.n	8018d56 <_vfiprintf_r+0x15a>
 8018dc8:	9105      	str	r1, [sp, #20]
 8018dca:	e7c4      	b.n	8018d56 <_vfiprintf_r+0x15a>
 8018dcc:	fb0c 2101 	mla	r1, ip, r1, r2
 8018dd0:	4604      	mov	r4, r0
 8018dd2:	2301      	movs	r3, #1
 8018dd4:	e7f0      	b.n	8018db8 <_vfiprintf_r+0x1bc>
 8018dd6:	ab03      	add	r3, sp, #12
 8018dd8:	9300      	str	r3, [sp, #0]
 8018dda:	462a      	mov	r2, r5
 8018ddc:	4b12      	ldr	r3, [pc, #72]	; (8018e28 <_vfiprintf_r+0x22c>)
 8018dde:	a904      	add	r1, sp, #16
 8018de0:	4630      	mov	r0, r6
 8018de2:	f7fc fcf3 	bl	80157cc <_printf_float>
 8018de6:	4607      	mov	r7, r0
 8018de8:	1c78      	adds	r0, r7, #1
 8018dea:	d1d6      	bne.n	8018d9a <_vfiprintf_r+0x19e>
 8018dec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018dee:	07d9      	lsls	r1, r3, #31
 8018df0:	d405      	bmi.n	8018dfe <_vfiprintf_r+0x202>
 8018df2:	89ab      	ldrh	r3, [r5, #12]
 8018df4:	059a      	lsls	r2, r3, #22
 8018df6:	d402      	bmi.n	8018dfe <_vfiprintf_r+0x202>
 8018df8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018dfa:	f7fd fd29 	bl	8016850 <__retarget_lock_release_recursive>
 8018dfe:	89ab      	ldrh	r3, [r5, #12]
 8018e00:	065b      	lsls	r3, r3, #25
 8018e02:	f53f af1d 	bmi.w	8018c40 <_vfiprintf_r+0x44>
 8018e06:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018e08:	e71c      	b.n	8018c44 <_vfiprintf_r+0x48>
 8018e0a:	ab03      	add	r3, sp, #12
 8018e0c:	9300      	str	r3, [sp, #0]
 8018e0e:	462a      	mov	r2, r5
 8018e10:	4b05      	ldr	r3, [pc, #20]	; (8018e28 <_vfiprintf_r+0x22c>)
 8018e12:	a904      	add	r1, sp, #16
 8018e14:	4630      	mov	r0, r6
 8018e16:	f7fc ff7d 	bl	8015d14 <_printf_i>
 8018e1a:	e7e4      	b.n	8018de6 <_vfiprintf_r+0x1ea>
 8018e1c:	0801cf84 	.word	0x0801cf84
 8018e20:	0801cf8e 	.word	0x0801cf8e
 8018e24:	080157cd 	.word	0x080157cd
 8018e28:	08018bd7 	.word	0x08018bd7
 8018e2c:	0801cf8a 	.word	0x0801cf8a

08018e30 <__swbuf_r>:
 8018e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018e32:	460e      	mov	r6, r1
 8018e34:	4614      	mov	r4, r2
 8018e36:	4605      	mov	r5, r0
 8018e38:	b118      	cbz	r0, 8018e42 <__swbuf_r+0x12>
 8018e3a:	6a03      	ldr	r3, [r0, #32]
 8018e3c:	b90b      	cbnz	r3, 8018e42 <__swbuf_r+0x12>
 8018e3e:	f7fd fb27 	bl	8016490 <__sinit>
 8018e42:	69a3      	ldr	r3, [r4, #24]
 8018e44:	60a3      	str	r3, [r4, #8]
 8018e46:	89a3      	ldrh	r3, [r4, #12]
 8018e48:	071a      	lsls	r2, r3, #28
 8018e4a:	d525      	bpl.n	8018e98 <__swbuf_r+0x68>
 8018e4c:	6923      	ldr	r3, [r4, #16]
 8018e4e:	b31b      	cbz	r3, 8018e98 <__swbuf_r+0x68>
 8018e50:	6823      	ldr	r3, [r4, #0]
 8018e52:	6922      	ldr	r2, [r4, #16]
 8018e54:	1a98      	subs	r0, r3, r2
 8018e56:	6963      	ldr	r3, [r4, #20]
 8018e58:	b2f6      	uxtb	r6, r6
 8018e5a:	4283      	cmp	r3, r0
 8018e5c:	4637      	mov	r7, r6
 8018e5e:	dc04      	bgt.n	8018e6a <__swbuf_r+0x3a>
 8018e60:	4621      	mov	r1, r4
 8018e62:	4628      	mov	r0, r5
 8018e64:	f7ff fe00 	bl	8018a68 <_fflush_r>
 8018e68:	b9e0      	cbnz	r0, 8018ea4 <__swbuf_r+0x74>
 8018e6a:	68a3      	ldr	r3, [r4, #8]
 8018e6c:	3b01      	subs	r3, #1
 8018e6e:	60a3      	str	r3, [r4, #8]
 8018e70:	6823      	ldr	r3, [r4, #0]
 8018e72:	1c5a      	adds	r2, r3, #1
 8018e74:	6022      	str	r2, [r4, #0]
 8018e76:	701e      	strb	r6, [r3, #0]
 8018e78:	6962      	ldr	r2, [r4, #20]
 8018e7a:	1c43      	adds	r3, r0, #1
 8018e7c:	429a      	cmp	r2, r3
 8018e7e:	d004      	beq.n	8018e8a <__swbuf_r+0x5a>
 8018e80:	89a3      	ldrh	r3, [r4, #12]
 8018e82:	07db      	lsls	r3, r3, #31
 8018e84:	d506      	bpl.n	8018e94 <__swbuf_r+0x64>
 8018e86:	2e0a      	cmp	r6, #10
 8018e88:	d104      	bne.n	8018e94 <__swbuf_r+0x64>
 8018e8a:	4621      	mov	r1, r4
 8018e8c:	4628      	mov	r0, r5
 8018e8e:	f7ff fdeb 	bl	8018a68 <_fflush_r>
 8018e92:	b938      	cbnz	r0, 8018ea4 <__swbuf_r+0x74>
 8018e94:	4638      	mov	r0, r7
 8018e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018e98:	4621      	mov	r1, r4
 8018e9a:	4628      	mov	r0, r5
 8018e9c:	f000 f806 	bl	8018eac <__swsetup_r>
 8018ea0:	2800      	cmp	r0, #0
 8018ea2:	d0d5      	beq.n	8018e50 <__swbuf_r+0x20>
 8018ea4:	f04f 37ff 	mov.w	r7, #4294967295
 8018ea8:	e7f4      	b.n	8018e94 <__swbuf_r+0x64>
	...

08018eac <__swsetup_r>:
 8018eac:	b538      	push	{r3, r4, r5, lr}
 8018eae:	4b2a      	ldr	r3, [pc, #168]	; (8018f58 <__swsetup_r+0xac>)
 8018eb0:	4605      	mov	r5, r0
 8018eb2:	6818      	ldr	r0, [r3, #0]
 8018eb4:	460c      	mov	r4, r1
 8018eb6:	b118      	cbz	r0, 8018ec0 <__swsetup_r+0x14>
 8018eb8:	6a03      	ldr	r3, [r0, #32]
 8018eba:	b90b      	cbnz	r3, 8018ec0 <__swsetup_r+0x14>
 8018ebc:	f7fd fae8 	bl	8016490 <__sinit>
 8018ec0:	89a3      	ldrh	r3, [r4, #12]
 8018ec2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018ec6:	0718      	lsls	r0, r3, #28
 8018ec8:	d422      	bmi.n	8018f10 <__swsetup_r+0x64>
 8018eca:	06d9      	lsls	r1, r3, #27
 8018ecc:	d407      	bmi.n	8018ede <__swsetup_r+0x32>
 8018ece:	2309      	movs	r3, #9
 8018ed0:	602b      	str	r3, [r5, #0]
 8018ed2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8018ed6:	81a3      	strh	r3, [r4, #12]
 8018ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8018edc:	e034      	b.n	8018f48 <__swsetup_r+0x9c>
 8018ede:	0758      	lsls	r0, r3, #29
 8018ee0:	d512      	bpl.n	8018f08 <__swsetup_r+0x5c>
 8018ee2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018ee4:	b141      	cbz	r1, 8018ef8 <__swsetup_r+0x4c>
 8018ee6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018eea:	4299      	cmp	r1, r3
 8018eec:	d002      	beq.n	8018ef4 <__swsetup_r+0x48>
 8018eee:	4628      	mov	r0, r5
 8018ef0:	f7fe fb6c 	bl	80175cc <_free_r>
 8018ef4:	2300      	movs	r3, #0
 8018ef6:	6363      	str	r3, [r4, #52]	; 0x34
 8018ef8:	89a3      	ldrh	r3, [r4, #12]
 8018efa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8018efe:	81a3      	strh	r3, [r4, #12]
 8018f00:	2300      	movs	r3, #0
 8018f02:	6063      	str	r3, [r4, #4]
 8018f04:	6923      	ldr	r3, [r4, #16]
 8018f06:	6023      	str	r3, [r4, #0]
 8018f08:	89a3      	ldrh	r3, [r4, #12]
 8018f0a:	f043 0308 	orr.w	r3, r3, #8
 8018f0e:	81a3      	strh	r3, [r4, #12]
 8018f10:	6923      	ldr	r3, [r4, #16]
 8018f12:	b94b      	cbnz	r3, 8018f28 <__swsetup_r+0x7c>
 8018f14:	89a3      	ldrh	r3, [r4, #12]
 8018f16:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8018f1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018f1e:	d003      	beq.n	8018f28 <__swsetup_r+0x7c>
 8018f20:	4621      	mov	r1, r4
 8018f22:	4628      	mov	r0, r5
 8018f24:	f000 f88c 	bl	8019040 <__smakebuf_r>
 8018f28:	89a0      	ldrh	r0, [r4, #12]
 8018f2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8018f2e:	f010 0301 	ands.w	r3, r0, #1
 8018f32:	d00a      	beq.n	8018f4a <__swsetup_r+0x9e>
 8018f34:	2300      	movs	r3, #0
 8018f36:	60a3      	str	r3, [r4, #8]
 8018f38:	6963      	ldr	r3, [r4, #20]
 8018f3a:	425b      	negs	r3, r3
 8018f3c:	61a3      	str	r3, [r4, #24]
 8018f3e:	6923      	ldr	r3, [r4, #16]
 8018f40:	b943      	cbnz	r3, 8018f54 <__swsetup_r+0xa8>
 8018f42:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8018f46:	d1c4      	bne.n	8018ed2 <__swsetup_r+0x26>
 8018f48:	bd38      	pop	{r3, r4, r5, pc}
 8018f4a:	0781      	lsls	r1, r0, #30
 8018f4c:	bf58      	it	pl
 8018f4e:	6963      	ldrpl	r3, [r4, #20]
 8018f50:	60a3      	str	r3, [r4, #8]
 8018f52:	e7f4      	b.n	8018f3e <__swsetup_r+0x92>
 8018f54:	2000      	movs	r0, #0
 8018f56:	e7f7      	b.n	8018f48 <__swsetup_r+0x9c>
 8018f58:	200002f4 	.word	0x200002f4

08018f5c <_raise_r>:
 8018f5c:	291f      	cmp	r1, #31
 8018f5e:	b538      	push	{r3, r4, r5, lr}
 8018f60:	4604      	mov	r4, r0
 8018f62:	460d      	mov	r5, r1
 8018f64:	d904      	bls.n	8018f70 <_raise_r+0x14>
 8018f66:	2316      	movs	r3, #22
 8018f68:	6003      	str	r3, [r0, #0]
 8018f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8018f6e:	bd38      	pop	{r3, r4, r5, pc}
 8018f70:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8018f72:	b112      	cbz	r2, 8018f7a <_raise_r+0x1e>
 8018f74:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018f78:	b94b      	cbnz	r3, 8018f8e <_raise_r+0x32>
 8018f7a:	4620      	mov	r0, r4
 8018f7c:	f000 f830 	bl	8018fe0 <_getpid_r>
 8018f80:	462a      	mov	r2, r5
 8018f82:	4601      	mov	r1, r0
 8018f84:	4620      	mov	r0, r4
 8018f86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018f8a:	f000 b817 	b.w	8018fbc <_kill_r>
 8018f8e:	2b01      	cmp	r3, #1
 8018f90:	d00a      	beq.n	8018fa8 <_raise_r+0x4c>
 8018f92:	1c59      	adds	r1, r3, #1
 8018f94:	d103      	bne.n	8018f9e <_raise_r+0x42>
 8018f96:	2316      	movs	r3, #22
 8018f98:	6003      	str	r3, [r0, #0]
 8018f9a:	2001      	movs	r0, #1
 8018f9c:	e7e7      	b.n	8018f6e <_raise_r+0x12>
 8018f9e:	2400      	movs	r4, #0
 8018fa0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8018fa4:	4628      	mov	r0, r5
 8018fa6:	4798      	blx	r3
 8018fa8:	2000      	movs	r0, #0
 8018faa:	e7e0      	b.n	8018f6e <_raise_r+0x12>

08018fac <raise>:
 8018fac:	4b02      	ldr	r3, [pc, #8]	; (8018fb8 <raise+0xc>)
 8018fae:	4601      	mov	r1, r0
 8018fb0:	6818      	ldr	r0, [r3, #0]
 8018fb2:	f7ff bfd3 	b.w	8018f5c <_raise_r>
 8018fb6:	bf00      	nop
 8018fb8:	200002f4 	.word	0x200002f4

08018fbc <_kill_r>:
 8018fbc:	b538      	push	{r3, r4, r5, lr}
 8018fbe:	4d07      	ldr	r5, [pc, #28]	; (8018fdc <_kill_r+0x20>)
 8018fc0:	2300      	movs	r3, #0
 8018fc2:	4604      	mov	r4, r0
 8018fc4:	4608      	mov	r0, r1
 8018fc6:	4611      	mov	r1, r2
 8018fc8:	602b      	str	r3, [r5, #0]
 8018fca:	f7ec fb41 	bl	8005650 <_kill>
 8018fce:	1c43      	adds	r3, r0, #1
 8018fd0:	d102      	bne.n	8018fd8 <_kill_r+0x1c>
 8018fd2:	682b      	ldr	r3, [r5, #0]
 8018fd4:	b103      	cbz	r3, 8018fd8 <_kill_r+0x1c>
 8018fd6:	6023      	str	r3, [r4, #0]
 8018fd8:	bd38      	pop	{r3, r4, r5, pc}
 8018fda:	bf00      	nop
 8018fdc:	2000268c 	.word	0x2000268c

08018fe0 <_getpid_r>:
 8018fe0:	f7ec bb2e 	b.w	8005640 <_getpid>

08018fe4 <_malloc_usable_size_r>:
 8018fe4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018fe8:	1f18      	subs	r0, r3, #4
 8018fea:	2b00      	cmp	r3, #0
 8018fec:	bfbc      	itt	lt
 8018fee:	580b      	ldrlt	r3, [r1, r0]
 8018ff0:	18c0      	addlt	r0, r0, r3
 8018ff2:	4770      	bx	lr

08018ff4 <__swhatbuf_r>:
 8018ff4:	b570      	push	{r4, r5, r6, lr}
 8018ff6:	460c      	mov	r4, r1
 8018ff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018ffc:	2900      	cmp	r1, #0
 8018ffe:	b096      	sub	sp, #88	; 0x58
 8019000:	4615      	mov	r5, r2
 8019002:	461e      	mov	r6, r3
 8019004:	da0d      	bge.n	8019022 <__swhatbuf_r+0x2e>
 8019006:	89a3      	ldrh	r3, [r4, #12]
 8019008:	f013 0f80 	tst.w	r3, #128	; 0x80
 801900c:	f04f 0100 	mov.w	r1, #0
 8019010:	bf0c      	ite	eq
 8019012:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8019016:	2340      	movne	r3, #64	; 0x40
 8019018:	2000      	movs	r0, #0
 801901a:	6031      	str	r1, [r6, #0]
 801901c:	602b      	str	r3, [r5, #0]
 801901e:	b016      	add	sp, #88	; 0x58
 8019020:	bd70      	pop	{r4, r5, r6, pc}
 8019022:	466a      	mov	r2, sp
 8019024:	f000 f848 	bl	80190b8 <_fstat_r>
 8019028:	2800      	cmp	r0, #0
 801902a:	dbec      	blt.n	8019006 <__swhatbuf_r+0x12>
 801902c:	9901      	ldr	r1, [sp, #4]
 801902e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8019032:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8019036:	4259      	negs	r1, r3
 8019038:	4159      	adcs	r1, r3
 801903a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801903e:	e7eb      	b.n	8019018 <__swhatbuf_r+0x24>

08019040 <__smakebuf_r>:
 8019040:	898b      	ldrh	r3, [r1, #12]
 8019042:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8019044:	079d      	lsls	r5, r3, #30
 8019046:	4606      	mov	r6, r0
 8019048:	460c      	mov	r4, r1
 801904a:	d507      	bpl.n	801905c <__smakebuf_r+0x1c>
 801904c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8019050:	6023      	str	r3, [r4, #0]
 8019052:	6123      	str	r3, [r4, #16]
 8019054:	2301      	movs	r3, #1
 8019056:	6163      	str	r3, [r4, #20]
 8019058:	b002      	add	sp, #8
 801905a:	bd70      	pop	{r4, r5, r6, pc}
 801905c:	ab01      	add	r3, sp, #4
 801905e:	466a      	mov	r2, sp
 8019060:	f7ff ffc8 	bl	8018ff4 <__swhatbuf_r>
 8019064:	9900      	ldr	r1, [sp, #0]
 8019066:	4605      	mov	r5, r0
 8019068:	4630      	mov	r0, r6
 801906a:	f7fb fb7b 	bl	8014764 <_malloc_r>
 801906e:	b948      	cbnz	r0, 8019084 <__smakebuf_r+0x44>
 8019070:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019074:	059a      	lsls	r2, r3, #22
 8019076:	d4ef      	bmi.n	8019058 <__smakebuf_r+0x18>
 8019078:	f023 0303 	bic.w	r3, r3, #3
 801907c:	f043 0302 	orr.w	r3, r3, #2
 8019080:	81a3      	strh	r3, [r4, #12]
 8019082:	e7e3      	b.n	801904c <__smakebuf_r+0xc>
 8019084:	89a3      	ldrh	r3, [r4, #12]
 8019086:	6020      	str	r0, [r4, #0]
 8019088:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801908c:	81a3      	strh	r3, [r4, #12]
 801908e:	9b00      	ldr	r3, [sp, #0]
 8019090:	6163      	str	r3, [r4, #20]
 8019092:	9b01      	ldr	r3, [sp, #4]
 8019094:	6120      	str	r0, [r4, #16]
 8019096:	b15b      	cbz	r3, 80190b0 <__smakebuf_r+0x70>
 8019098:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801909c:	4630      	mov	r0, r6
 801909e:	f000 f81d 	bl	80190dc <_isatty_r>
 80190a2:	b128      	cbz	r0, 80190b0 <__smakebuf_r+0x70>
 80190a4:	89a3      	ldrh	r3, [r4, #12]
 80190a6:	f023 0303 	bic.w	r3, r3, #3
 80190aa:	f043 0301 	orr.w	r3, r3, #1
 80190ae:	81a3      	strh	r3, [r4, #12]
 80190b0:	89a3      	ldrh	r3, [r4, #12]
 80190b2:	431d      	orrs	r5, r3
 80190b4:	81a5      	strh	r5, [r4, #12]
 80190b6:	e7cf      	b.n	8019058 <__smakebuf_r+0x18>

080190b8 <_fstat_r>:
 80190b8:	b538      	push	{r3, r4, r5, lr}
 80190ba:	4d07      	ldr	r5, [pc, #28]	; (80190d8 <_fstat_r+0x20>)
 80190bc:	2300      	movs	r3, #0
 80190be:	4604      	mov	r4, r0
 80190c0:	4608      	mov	r0, r1
 80190c2:	4611      	mov	r1, r2
 80190c4:	602b      	str	r3, [r5, #0]
 80190c6:	f7ec fb22 	bl	800570e <_fstat>
 80190ca:	1c43      	adds	r3, r0, #1
 80190cc:	d102      	bne.n	80190d4 <_fstat_r+0x1c>
 80190ce:	682b      	ldr	r3, [r5, #0]
 80190d0:	b103      	cbz	r3, 80190d4 <_fstat_r+0x1c>
 80190d2:	6023      	str	r3, [r4, #0]
 80190d4:	bd38      	pop	{r3, r4, r5, pc}
 80190d6:	bf00      	nop
 80190d8:	2000268c 	.word	0x2000268c

080190dc <_isatty_r>:
 80190dc:	b538      	push	{r3, r4, r5, lr}
 80190de:	4d06      	ldr	r5, [pc, #24]	; (80190f8 <_isatty_r+0x1c>)
 80190e0:	2300      	movs	r3, #0
 80190e2:	4604      	mov	r4, r0
 80190e4:	4608      	mov	r0, r1
 80190e6:	602b      	str	r3, [r5, #0]
 80190e8:	f7ec fb21 	bl	800572e <_isatty>
 80190ec:	1c43      	adds	r3, r0, #1
 80190ee:	d102      	bne.n	80190f6 <_isatty_r+0x1a>
 80190f0:	682b      	ldr	r3, [r5, #0]
 80190f2:	b103      	cbz	r3, 80190f6 <_isatty_r+0x1a>
 80190f4:	6023      	str	r3, [r4, #0]
 80190f6:	bd38      	pop	{r3, r4, r5, pc}
 80190f8:	2000268c 	.word	0x2000268c
 80190fc:	00000000 	.word	0x00000000

08019100 <cos>:
 8019100:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019102:	ec53 2b10 	vmov	r2, r3, d0
 8019106:	4826      	ldr	r0, [pc, #152]	; (80191a0 <cos+0xa0>)
 8019108:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801910c:	4281      	cmp	r1, r0
 801910e:	dc06      	bgt.n	801911e <cos+0x1e>
 8019110:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8019198 <cos+0x98>
 8019114:	b005      	add	sp, #20
 8019116:	f85d eb04 	ldr.w	lr, [sp], #4
 801911a:	f000 b9b9 	b.w	8019490 <__kernel_cos>
 801911e:	4821      	ldr	r0, [pc, #132]	; (80191a4 <cos+0xa4>)
 8019120:	4281      	cmp	r1, r0
 8019122:	dd09      	ble.n	8019138 <cos+0x38>
 8019124:	ee10 0a10 	vmov	r0, s0
 8019128:	4619      	mov	r1, r3
 801912a:	f7e7 f8ad 	bl	8000288 <__aeabi_dsub>
 801912e:	ec41 0b10 	vmov	d0, r0, r1
 8019132:	b005      	add	sp, #20
 8019134:	f85d fb04 	ldr.w	pc, [sp], #4
 8019138:	4668      	mov	r0, sp
 801913a:	f000 fb31 	bl	80197a0 <__ieee754_rem_pio2>
 801913e:	f000 0003 	and.w	r0, r0, #3
 8019142:	2801      	cmp	r0, #1
 8019144:	d00b      	beq.n	801915e <cos+0x5e>
 8019146:	2802      	cmp	r0, #2
 8019148:	d016      	beq.n	8019178 <cos+0x78>
 801914a:	b9e0      	cbnz	r0, 8019186 <cos+0x86>
 801914c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019150:	ed9d 0b00 	vldr	d0, [sp]
 8019154:	f000 f99c 	bl	8019490 <__kernel_cos>
 8019158:	ec51 0b10 	vmov	r0, r1, d0
 801915c:	e7e7      	b.n	801912e <cos+0x2e>
 801915e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019162:	ed9d 0b00 	vldr	d0, [sp]
 8019166:	f000 fa5b 	bl	8019620 <__kernel_sin>
 801916a:	ec53 2b10 	vmov	r2, r3, d0
 801916e:	ee10 0a10 	vmov	r0, s0
 8019172:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8019176:	e7da      	b.n	801912e <cos+0x2e>
 8019178:	ed9d 1b02 	vldr	d1, [sp, #8]
 801917c:	ed9d 0b00 	vldr	d0, [sp]
 8019180:	f000 f986 	bl	8019490 <__kernel_cos>
 8019184:	e7f1      	b.n	801916a <cos+0x6a>
 8019186:	ed9d 1b02 	vldr	d1, [sp, #8]
 801918a:	ed9d 0b00 	vldr	d0, [sp]
 801918e:	2001      	movs	r0, #1
 8019190:	f000 fa46 	bl	8019620 <__kernel_sin>
 8019194:	e7e0      	b.n	8019158 <cos+0x58>
 8019196:	bf00      	nop
	...
 80191a0:	3fe921fb 	.word	0x3fe921fb
 80191a4:	7fefffff 	.word	0x7fefffff

080191a8 <sin>:
 80191a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80191aa:	ec53 2b10 	vmov	r2, r3, d0
 80191ae:	4828      	ldr	r0, [pc, #160]	; (8019250 <sin+0xa8>)
 80191b0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80191b4:	4281      	cmp	r1, r0
 80191b6:	dc07      	bgt.n	80191c8 <sin+0x20>
 80191b8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8019248 <sin+0xa0>
 80191bc:	2000      	movs	r0, #0
 80191be:	b005      	add	sp, #20
 80191c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80191c4:	f000 ba2c 	b.w	8019620 <__kernel_sin>
 80191c8:	4822      	ldr	r0, [pc, #136]	; (8019254 <sin+0xac>)
 80191ca:	4281      	cmp	r1, r0
 80191cc:	dd09      	ble.n	80191e2 <sin+0x3a>
 80191ce:	ee10 0a10 	vmov	r0, s0
 80191d2:	4619      	mov	r1, r3
 80191d4:	f7e7 f858 	bl	8000288 <__aeabi_dsub>
 80191d8:	ec41 0b10 	vmov	d0, r0, r1
 80191dc:	b005      	add	sp, #20
 80191de:	f85d fb04 	ldr.w	pc, [sp], #4
 80191e2:	4668      	mov	r0, sp
 80191e4:	f000 fadc 	bl	80197a0 <__ieee754_rem_pio2>
 80191e8:	f000 0003 	and.w	r0, r0, #3
 80191ec:	2801      	cmp	r0, #1
 80191ee:	d00c      	beq.n	801920a <sin+0x62>
 80191f0:	2802      	cmp	r0, #2
 80191f2:	d011      	beq.n	8019218 <sin+0x70>
 80191f4:	b9f0      	cbnz	r0, 8019234 <sin+0x8c>
 80191f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80191fa:	ed9d 0b00 	vldr	d0, [sp]
 80191fe:	2001      	movs	r0, #1
 8019200:	f000 fa0e 	bl	8019620 <__kernel_sin>
 8019204:	ec51 0b10 	vmov	r0, r1, d0
 8019208:	e7e6      	b.n	80191d8 <sin+0x30>
 801920a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801920e:	ed9d 0b00 	vldr	d0, [sp]
 8019212:	f000 f93d 	bl	8019490 <__kernel_cos>
 8019216:	e7f5      	b.n	8019204 <sin+0x5c>
 8019218:	ed9d 1b02 	vldr	d1, [sp, #8]
 801921c:	ed9d 0b00 	vldr	d0, [sp]
 8019220:	2001      	movs	r0, #1
 8019222:	f000 f9fd 	bl	8019620 <__kernel_sin>
 8019226:	ec53 2b10 	vmov	r2, r3, d0
 801922a:	ee10 0a10 	vmov	r0, s0
 801922e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8019232:	e7d1      	b.n	80191d8 <sin+0x30>
 8019234:	ed9d 1b02 	vldr	d1, [sp, #8]
 8019238:	ed9d 0b00 	vldr	d0, [sp]
 801923c:	f000 f928 	bl	8019490 <__kernel_cos>
 8019240:	e7f1      	b.n	8019226 <sin+0x7e>
 8019242:	bf00      	nop
 8019244:	f3af 8000 	nop.w
	...
 8019250:	3fe921fb 	.word	0x3fe921fb
 8019254:	7fefffff 	.word	0x7fefffff

08019258 <expf>:
 8019258:	b508      	push	{r3, lr}
 801925a:	ed2d 8b02 	vpush	{d8}
 801925e:	eef0 8a40 	vmov.f32	s17, s0
 8019262:	f000 fce1 	bl	8019c28 <__ieee754_expf>
 8019266:	eeb0 8a40 	vmov.f32	s16, s0
 801926a:	eeb0 0a68 	vmov.f32	s0, s17
 801926e:	f000 f87b 	bl	8019368 <finitef>
 8019272:	b160      	cbz	r0, 801928e <expf+0x36>
 8019274:	eddf 7a0f 	vldr	s15, [pc, #60]	; 80192b4 <expf+0x5c>
 8019278:	eef4 8ae7 	vcmpe.f32	s17, s15
 801927c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019280:	dd0a      	ble.n	8019298 <expf+0x40>
 8019282:	f7fd fab9 	bl	80167f8 <__errno>
 8019286:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 80192b8 <expf+0x60>
 801928a:	2322      	movs	r3, #34	; 0x22
 801928c:	6003      	str	r3, [r0, #0]
 801928e:	eeb0 0a48 	vmov.f32	s0, s16
 8019292:	ecbd 8b02 	vpop	{d8}
 8019296:	bd08      	pop	{r3, pc}
 8019298:	eddf 7a08 	vldr	s15, [pc, #32]	; 80192bc <expf+0x64>
 801929c:	eef4 8ae7 	vcmpe.f32	s17, s15
 80192a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192a4:	d5f3      	bpl.n	801928e <expf+0x36>
 80192a6:	f7fd faa7 	bl	80167f8 <__errno>
 80192aa:	2322      	movs	r3, #34	; 0x22
 80192ac:	ed9f 8a04 	vldr	s16, [pc, #16]	; 80192c0 <expf+0x68>
 80192b0:	6003      	str	r3, [r0, #0]
 80192b2:	e7ec      	b.n	801928e <expf+0x36>
 80192b4:	42b17217 	.word	0x42b17217
 80192b8:	7f800000 	.word	0x7f800000
 80192bc:	c2cff1b5 	.word	0xc2cff1b5
 80192c0:	00000000 	.word	0x00000000

080192c4 <fmin>:
 80192c4:	b508      	push	{r3, lr}
 80192c6:	ed2d 8b04 	vpush	{d8-d9}
 80192ca:	eeb0 8a40 	vmov.f32	s16, s0
 80192ce:	eef0 8a60 	vmov.f32	s17, s1
 80192d2:	eeb0 9a41 	vmov.f32	s18, s2
 80192d6:	eef0 9a61 	vmov.f32	s19, s3
 80192da:	f000 f81b 	bl	8019314 <__fpclassifyd>
 80192de:	b168      	cbz	r0, 80192fc <fmin+0x38>
 80192e0:	eeb0 0a49 	vmov.f32	s0, s18
 80192e4:	eef0 0a69 	vmov.f32	s1, s19
 80192e8:	f000 f814 	bl	8019314 <__fpclassifyd>
 80192ec:	b150      	cbz	r0, 8019304 <fmin+0x40>
 80192ee:	ec53 2b19 	vmov	r2, r3, d9
 80192f2:	ec51 0b18 	vmov	r0, r1, d8
 80192f6:	f7e7 fbf1 	bl	8000adc <__aeabi_dcmplt>
 80192fa:	b918      	cbnz	r0, 8019304 <fmin+0x40>
 80192fc:	eeb0 8a49 	vmov.f32	s16, s18
 8019300:	eef0 8a69 	vmov.f32	s17, s19
 8019304:	eeb0 0a48 	vmov.f32	s0, s16
 8019308:	eef0 0a68 	vmov.f32	s1, s17
 801930c:	ecbd 8b04 	vpop	{d8-d9}
 8019310:	bd08      	pop	{r3, pc}
	...

08019314 <__fpclassifyd>:
 8019314:	ec51 0b10 	vmov	r0, r1, d0
 8019318:	b510      	push	{r4, lr}
 801931a:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 801931e:	460b      	mov	r3, r1
 8019320:	d019      	beq.n	8019356 <__fpclassifyd+0x42>
 8019322:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 8019326:	490e      	ldr	r1, [pc, #56]	; (8019360 <__fpclassifyd+0x4c>)
 8019328:	428a      	cmp	r2, r1
 801932a:	d90e      	bls.n	801934a <__fpclassifyd+0x36>
 801932c:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 8019330:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 8019334:	428a      	cmp	r2, r1
 8019336:	d908      	bls.n	801934a <__fpclassifyd+0x36>
 8019338:	4a0a      	ldr	r2, [pc, #40]	; (8019364 <__fpclassifyd+0x50>)
 801933a:	4213      	tst	r3, r2
 801933c:	d007      	beq.n	801934e <__fpclassifyd+0x3a>
 801933e:	4294      	cmp	r4, r2
 8019340:	d107      	bne.n	8019352 <__fpclassifyd+0x3e>
 8019342:	fab0 f080 	clz	r0, r0
 8019346:	0940      	lsrs	r0, r0, #5
 8019348:	bd10      	pop	{r4, pc}
 801934a:	2004      	movs	r0, #4
 801934c:	e7fc      	b.n	8019348 <__fpclassifyd+0x34>
 801934e:	2003      	movs	r0, #3
 8019350:	e7fa      	b.n	8019348 <__fpclassifyd+0x34>
 8019352:	2000      	movs	r0, #0
 8019354:	e7f8      	b.n	8019348 <__fpclassifyd+0x34>
 8019356:	2800      	cmp	r0, #0
 8019358:	d1ee      	bne.n	8019338 <__fpclassifyd+0x24>
 801935a:	2002      	movs	r0, #2
 801935c:	e7f4      	b.n	8019348 <__fpclassifyd+0x34>
 801935e:	bf00      	nop
 8019360:	7fdfffff 	.word	0x7fdfffff
 8019364:	7ff00000 	.word	0x7ff00000

08019368 <finitef>:
 8019368:	b082      	sub	sp, #8
 801936a:	ed8d 0a01 	vstr	s0, [sp, #4]
 801936e:	9801      	ldr	r0, [sp, #4]
 8019370:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8019374:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8019378:	bfac      	ite	ge
 801937a:	2000      	movge	r0, #0
 801937c:	2001      	movlt	r0, #1
 801937e:	b002      	add	sp, #8
 8019380:	4770      	bx	lr

08019382 <cosl>:
 8019382:	f7ff bebd 	b.w	8019100 <cos>

08019386 <sinl>:
 8019386:	f7ff bf0f 	b.w	80191a8 <sin>

0801938a <acosl>:
 801938a:	f000 bc0f 	b.w	8019bac <acos>
	...

08019390 <floor>:
 8019390:	ec51 0b10 	vmov	r0, r1, d0
 8019394:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8019398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801939c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 80193a0:	2e13      	cmp	r6, #19
 80193a2:	ee10 5a10 	vmov	r5, s0
 80193a6:	ee10 8a10 	vmov	r8, s0
 80193aa:	460c      	mov	r4, r1
 80193ac:	dc31      	bgt.n	8019412 <floor+0x82>
 80193ae:	2e00      	cmp	r6, #0
 80193b0:	da14      	bge.n	80193dc <floor+0x4c>
 80193b2:	a333      	add	r3, pc, #204	; (adr r3, 8019480 <floor+0xf0>)
 80193b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80193b8:	f7e6 ff68 	bl	800028c <__adddf3>
 80193bc:	2200      	movs	r2, #0
 80193be:	2300      	movs	r3, #0
 80193c0:	f7e7 fbaa 	bl	8000b18 <__aeabi_dcmpgt>
 80193c4:	b138      	cbz	r0, 80193d6 <floor+0x46>
 80193c6:	2c00      	cmp	r4, #0
 80193c8:	da53      	bge.n	8019472 <floor+0xe2>
 80193ca:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80193ce:	4325      	orrs	r5, r4
 80193d0:	d052      	beq.n	8019478 <floor+0xe8>
 80193d2:	4c2d      	ldr	r4, [pc, #180]	; (8019488 <floor+0xf8>)
 80193d4:	2500      	movs	r5, #0
 80193d6:	4621      	mov	r1, r4
 80193d8:	4628      	mov	r0, r5
 80193da:	e024      	b.n	8019426 <floor+0x96>
 80193dc:	4f2b      	ldr	r7, [pc, #172]	; (801948c <floor+0xfc>)
 80193de:	4137      	asrs	r7, r6
 80193e0:	ea01 0307 	and.w	r3, r1, r7
 80193e4:	4303      	orrs	r3, r0
 80193e6:	d01e      	beq.n	8019426 <floor+0x96>
 80193e8:	a325      	add	r3, pc, #148	; (adr r3, 8019480 <floor+0xf0>)
 80193ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80193ee:	f7e6 ff4d 	bl	800028c <__adddf3>
 80193f2:	2200      	movs	r2, #0
 80193f4:	2300      	movs	r3, #0
 80193f6:	f7e7 fb8f 	bl	8000b18 <__aeabi_dcmpgt>
 80193fa:	2800      	cmp	r0, #0
 80193fc:	d0eb      	beq.n	80193d6 <floor+0x46>
 80193fe:	2c00      	cmp	r4, #0
 8019400:	bfbe      	ittt	lt
 8019402:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8019406:	4133      	asrlt	r3, r6
 8019408:	18e4      	addlt	r4, r4, r3
 801940a:	ea24 0407 	bic.w	r4, r4, r7
 801940e:	2500      	movs	r5, #0
 8019410:	e7e1      	b.n	80193d6 <floor+0x46>
 8019412:	2e33      	cmp	r6, #51	; 0x33
 8019414:	dd0b      	ble.n	801942e <floor+0x9e>
 8019416:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801941a:	d104      	bne.n	8019426 <floor+0x96>
 801941c:	ee10 2a10 	vmov	r2, s0
 8019420:	460b      	mov	r3, r1
 8019422:	f7e6 ff33 	bl	800028c <__adddf3>
 8019426:	ec41 0b10 	vmov	d0, r0, r1
 801942a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801942e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8019432:	f04f 37ff 	mov.w	r7, #4294967295
 8019436:	40df      	lsrs	r7, r3
 8019438:	4238      	tst	r0, r7
 801943a:	d0f4      	beq.n	8019426 <floor+0x96>
 801943c:	a310      	add	r3, pc, #64	; (adr r3, 8019480 <floor+0xf0>)
 801943e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019442:	f7e6 ff23 	bl	800028c <__adddf3>
 8019446:	2200      	movs	r2, #0
 8019448:	2300      	movs	r3, #0
 801944a:	f7e7 fb65 	bl	8000b18 <__aeabi_dcmpgt>
 801944e:	2800      	cmp	r0, #0
 8019450:	d0c1      	beq.n	80193d6 <floor+0x46>
 8019452:	2c00      	cmp	r4, #0
 8019454:	da0a      	bge.n	801946c <floor+0xdc>
 8019456:	2e14      	cmp	r6, #20
 8019458:	d101      	bne.n	801945e <floor+0xce>
 801945a:	3401      	adds	r4, #1
 801945c:	e006      	b.n	801946c <floor+0xdc>
 801945e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8019462:	2301      	movs	r3, #1
 8019464:	40b3      	lsls	r3, r6
 8019466:	441d      	add	r5, r3
 8019468:	45a8      	cmp	r8, r5
 801946a:	d8f6      	bhi.n	801945a <floor+0xca>
 801946c:	ea25 0507 	bic.w	r5, r5, r7
 8019470:	e7b1      	b.n	80193d6 <floor+0x46>
 8019472:	2500      	movs	r5, #0
 8019474:	462c      	mov	r4, r5
 8019476:	e7ae      	b.n	80193d6 <floor+0x46>
 8019478:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801947c:	e7ab      	b.n	80193d6 <floor+0x46>
 801947e:	bf00      	nop
 8019480:	8800759c 	.word	0x8800759c
 8019484:	7e37e43c 	.word	0x7e37e43c
 8019488:	bff00000 	.word	0xbff00000
 801948c:	000fffff 	.word	0x000fffff

08019490 <__kernel_cos>:
 8019490:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019494:	ec57 6b10 	vmov	r6, r7, d0
 8019498:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 801949c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80194a0:	ed8d 1b00 	vstr	d1, [sp]
 80194a4:	da07      	bge.n	80194b6 <__kernel_cos+0x26>
 80194a6:	ee10 0a10 	vmov	r0, s0
 80194aa:	4639      	mov	r1, r7
 80194ac:	f7e7 fb54 	bl	8000b58 <__aeabi_d2iz>
 80194b0:	2800      	cmp	r0, #0
 80194b2:	f000 8088 	beq.w	80195c6 <__kernel_cos+0x136>
 80194b6:	4632      	mov	r2, r6
 80194b8:	463b      	mov	r3, r7
 80194ba:	4630      	mov	r0, r6
 80194bc:	4639      	mov	r1, r7
 80194be:	f7e7 f89b 	bl	80005f8 <__aeabi_dmul>
 80194c2:	4b51      	ldr	r3, [pc, #324]	; (8019608 <__kernel_cos+0x178>)
 80194c4:	2200      	movs	r2, #0
 80194c6:	4604      	mov	r4, r0
 80194c8:	460d      	mov	r5, r1
 80194ca:	f7e7 f895 	bl	80005f8 <__aeabi_dmul>
 80194ce:	a340      	add	r3, pc, #256	; (adr r3, 80195d0 <__kernel_cos+0x140>)
 80194d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194d4:	4682      	mov	sl, r0
 80194d6:	468b      	mov	fp, r1
 80194d8:	4620      	mov	r0, r4
 80194da:	4629      	mov	r1, r5
 80194dc:	f7e7 f88c 	bl	80005f8 <__aeabi_dmul>
 80194e0:	a33d      	add	r3, pc, #244	; (adr r3, 80195d8 <__kernel_cos+0x148>)
 80194e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194e6:	f7e6 fed1 	bl	800028c <__adddf3>
 80194ea:	4622      	mov	r2, r4
 80194ec:	462b      	mov	r3, r5
 80194ee:	f7e7 f883 	bl	80005f8 <__aeabi_dmul>
 80194f2:	a33b      	add	r3, pc, #236	; (adr r3, 80195e0 <__kernel_cos+0x150>)
 80194f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194f8:	f7e6 fec6 	bl	8000288 <__aeabi_dsub>
 80194fc:	4622      	mov	r2, r4
 80194fe:	462b      	mov	r3, r5
 8019500:	f7e7 f87a 	bl	80005f8 <__aeabi_dmul>
 8019504:	a338      	add	r3, pc, #224	; (adr r3, 80195e8 <__kernel_cos+0x158>)
 8019506:	e9d3 2300 	ldrd	r2, r3, [r3]
 801950a:	f7e6 febf 	bl	800028c <__adddf3>
 801950e:	4622      	mov	r2, r4
 8019510:	462b      	mov	r3, r5
 8019512:	f7e7 f871 	bl	80005f8 <__aeabi_dmul>
 8019516:	a336      	add	r3, pc, #216	; (adr r3, 80195f0 <__kernel_cos+0x160>)
 8019518:	e9d3 2300 	ldrd	r2, r3, [r3]
 801951c:	f7e6 feb4 	bl	8000288 <__aeabi_dsub>
 8019520:	4622      	mov	r2, r4
 8019522:	462b      	mov	r3, r5
 8019524:	f7e7 f868 	bl	80005f8 <__aeabi_dmul>
 8019528:	a333      	add	r3, pc, #204	; (adr r3, 80195f8 <__kernel_cos+0x168>)
 801952a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801952e:	f7e6 fead 	bl	800028c <__adddf3>
 8019532:	4622      	mov	r2, r4
 8019534:	462b      	mov	r3, r5
 8019536:	f7e7 f85f 	bl	80005f8 <__aeabi_dmul>
 801953a:	4622      	mov	r2, r4
 801953c:	462b      	mov	r3, r5
 801953e:	f7e7 f85b 	bl	80005f8 <__aeabi_dmul>
 8019542:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019546:	4604      	mov	r4, r0
 8019548:	460d      	mov	r5, r1
 801954a:	4630      	mov	r0, r6
 801954c:	4639      	mov	r1, r7
 801954e:	f7e7 f853 	bl	80005f8 <__aeabi_dmul>
 8019552:	460b      	mov	r3, r1
 8019554:	4602      	mov	r2, r0
 8019556:	4629      	mov	r1, r5
 8019558:	4620      	mov	r0, r4
 801955a:	f7e6 fe95 	bl	8000288 <__aeabi_dsub>
 801955e:	4b2b      	ldr	r3, [pc, #172]	; (801960c <__kernel_cos+0x17c>)
 8019560:	4598      	cmp	r8, r3
 8019562:	4606      	mov	r6, r0
 8019564:	460f      	mov	r7, r1
 8019566:	dc10      	bgt.n	801958a <__kernel_cos+0xfa>
 8019568:	4602      	mov	r2, r0
 801956a:	460b      	mov	r3, r1
 801956c:	4650      	mov	r0, sl
 801956e:	4659      	mov	r1, fp
 8019570:	f7e6 fe8a 	bl	8000288 <__aeabi_dsub>
 8019574:	460b      	mov	r3, r1
 8019576:	4926      	ldr	r1, [pc, #152]	; (8019610 <__kernel_cos+0x180>)
 8019578:	4602      	mov	r2, r0
 801957a:	2000      	movs	r0, #0
 801957c:	f7e6 fe84 	bl	8000288 <__aeabi_dsub>
 8019580:	ec41 0b10 	vmov	d0, r0, r1
 8019584:	b003      	add	sp, #12
 8019586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801958a:	4b22      	ldr	r3, [pc, #136]	; (8019614 <__kernel_cos+0x184>)
 801958c:	4920      	ldr	r1, [pc, #128]	; (8019610 <__kernel_cos+0x180>)
 801958e:	4598      	cmp	r8, r3
 8019590:	bfcc      	ite	gt
 8019592:	4d21      	ldrgt	r5, [pc, #132]	; (8019618 <__kernel_cos+0x188>)
 8019594:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8019598:	2400      	movs	r4, #0
 801959a:	4622      	mov	r2, r4
 801959c:	462b      	mov	r3, r5
 801959e:	2000      	movs	r0, #0
 80195a0:	f7e6 fe72 	bl	8000288 <__aeabi_dsub>
 80195a4:	4622      	mov	r2, r4
 80195a6:	4680      	mov	r8, r0
 80195a8:	4689      	mov	r9, r1
 80195aa:	462b      	mov	r3, r5
 80195ac:	4650      	mov	r0, sl
 80195ae:	4659      	mov	r1, fp
 80195b0:	f7e6 fe6a 	bl	8000288 <__aeabi_dsub>
 80195b4:	4632      	mov	r2, r6
 80195b6:	463b      	mov	r3, r7
 80195b8:	f7e6 fe66 	bl	8000288 <__aeabi_dsub>
 80195bc:	4602      	mov	r2, r0
 80195be:	460b      	mov	r3, r1
 80195c0:	4640      	mov	r0, r8
 80195c2:	4649      	mov	r1, r9
 80195c4:	e7da      	b.n	801957c <__kernel_cos+0xec>
 80195c6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8019600 <__kernel_cos+0x170>
 80195ca:	e7db      	b.n	8019584 <__kernel_cos+0xf4>
 80195cc:	f3af 8000 	nop.w
 80195d0:	be8838d4 	.word	0xbe8838d4
 80195d4:	bda8fae9 	.word	0xbda8fae9
 80195d8:	bdb4b1c4 	.word	0xbdb4b1c4
 80195dc:	3e21ee9e 	.word	0x3e21ee9e
 80195e0:	809c52ad 	.word	0x809c52ad
 80195e4:	3e927e4f 	.word	0x3e927e4f
 80195e8:	19cb1590 	.word	0x19cb1590
 80195ec:	3efa01a0 	.word	0x3efa01a0
 80195f0:	16c15177 	.word	0x16c15177
 80195f4:	3f56c16c 	.word	0x3f56c16c
 80195f8:	5555554c 	.word	0x5555554c
 80195fc:	3fa55555 	.word	0x3fa55555
 8019600:	00000000 	.word	0x00000000
 8019604:	3ff00000 	.word	0x3ff00000
 8019608:	3fe00000 	.word	0x3fe00000
 801960c:	3fd33332 	.word	0x3fd33332
 8019610:	3ff00000 	.word	0x3ff00000
 8019614:	3fe90000 	.word	0x3fe90000
 8019618:	3fd20000 	.word	0x3fd20000
 801961c:	00000000 	.word	0x00000000

08019620 <__kernel_sin>:
 8019620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019624:	ed2d 8b04 	vpush	{d8-d9}
 8019628:	eeb0 8a41 	vmov.f32	s16, s2
 801962c:	eef0 8a61 	vmov.f32	s17, s3
 8019630:	ec55 4b10 	vmov	r4, r5, d0
 8019634:	b083      	sub	sp, #12
 8019636:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801963a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801963e:	9001      	str	r0, [sp, #4]
 8019640:	da06      	bge.n	8019650 <__kernel_sin+0x30>
 8019642:	ee10 0a10 	vmov	r0, s0
 8019646:	4629      	mov	r1, r5
 8019648:	f7e7 fa86 	bl	8000b58 <__aeabi_d2iz>
 801964c:	2800      	cmp	r0, #0
 801964e:	d051      	beq.n	80196f4 <__kernel_sin+0xd4>
 8019650:	4622      	mov	r2, r4
 8019652:	462b      	mov	r3, r5
 8019654:	4620      	mov	r0, r4
 8019656:	4629      	mov	r1, r5
 8019658:	f7e6 ffce 	bl	80005f8 <__aeabi_dmul>
 801965c:	4682      	mov	sl, r0
 801965e:	468b      	mov	fp, r1
 8019660:	4602      	mov	r2, r0
 8019662:	460b      	mov	r3, r1
 8019664:	4620      	mov	r0, r4
 8019666:	4629      	mov	r1, r5
 8019668:	f7e6 ffc6 	bl	80005f8 <__aeabi_dmul>
 801966c:	a341      	add	r3, pc, #260	; (adr r3, 8019774 <__kernel_sin+0x154>)
 801966e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019672:	4680      	mov	r8, r0
 8019674:	4689      	mov	r9, r1
 8019676:	4650      	mov	r0, sl
 8019678:	4659      	mov	r1, fp
 801967a:	f7e6 ffbd 	bl	80005f8 <__aeabi_dmul>
 801967e:	a33f      	add	r3, pc, #252	; (adr r3, 801977c <__kernel_sin+0x15c>)
 8019680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019684:	f7e6 fe00 	bl	8000288 <__aeabi_dsub>
 8019688:	4652      	mov	r2, sl
 801968a:	465b      	mov	r3, fp
 801968c:	f7e6 ffb4 	bl	80005f8 <__aeabi_dmul>
 8019690:	a33c      	add	r3, pc, #240	; (adr r3, 8019784 <__kernel_sin+0x164>)
 8019692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019696:	f7e6 fdf9 	bl	800028c <__adddf3>
 801969a:	4652      	mov	r2, sl
 801969c:	465b      	mov	r3, fp
 801969e:	f7e6 ffab 	bl	80005f8 <__aeabi_dmul>
 80196a2:	a33a      	add	r3, pc, #232	; (adr r3, 801978c <__kernel_sin+0x16c>)
 80196a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196a8:	f7e6 fdee 	bl	8000288 <__aeabi_dsub>
 80196ac:	4652      	mov	r2, sl
 80196ae:	465b      	mov	r3, fp
 80196b0:	f7e6 ffa2 	bl	80005f8 <__aeabi_dmul>
 80196b4:	a337      	add	r3, pc, #220	; (adr r3, 8019794 <__kernel_sin+0x174>)
 80196b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196ba:	f7e6 fde7 	bl	800028c <__adddf3>
 80196be:	9b01      	ldr	r3, [sp, #4]
 80196c0:	4606      	mov	r6, r0
 80196c2:	460f      	mov	r7, r1
 80196c4:	b9eb      	cbnz	r3, 8019702 <__kernel_sin+0xe2>
 80196c6:	4602      	mov	r2, r0
 80196c8:	460b      	mov	r3, r1
 80196ca:	4650      	mov	r0, sl
 80196cc:	4659      	mov	r1, fp
 80196ce:	f7e6 ff93 	bl	80005f8 <__aeabi_dmul>
 80196d2:	a325      	add	r3, pc, #148	; (adr r3, 8019768 <__kernel_sin+0x148>)
 80196d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196d8:	f7e6 fdd6 	bl	8000288 <__aeabi_dsub>
 80196dc:	4642      	mov	r2, r8
 80196de:	464b      	mov	r3, r9
 80196e0:	f7e6 ff8a 	bl	80005f8 <__aeabi_dmul>
 80196e4:	4602      	mov	r2, r0
 80196e6:	460b      	mov	r3, r1
 80196e8:	4620      	mov	r0, r4
 80196ea:	4629      	mov	r1, r5
 80196ec:	f7e6 fdce 	bl	800028c <__adddf3>
 80196f0:	4604      	mov	r4, r0
 80196f2:	460d      	mov	r5, r1
 80196f4:	ec45 4b10 	vmov	d0, r4, r5
 80196f8:	b003      	add	sp, #12
 80196fa:	ecbd 8b04 	vpop	{d8-d9}
 80196fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019702:	4b1b      	ldr	r3, [pc, #108]	; (8019770 <__kernel_sin+0x150>)
 8019704:	ec51 0b18 	vmov	r0, r1, d8
 8019708:	2200      	movs	r2, #0
 801970a:	f7e6 ff75 	bl	80005f8 <__aeabi_dmul>
 801970e:	4632      	mov	r2, r6
 8019710:	ec41 0b19 	vmov	d9, r0, r1
 8019714:	463b      	mov	r3, r7
 8019716:	4640      	mov	r0, r8
 8019718:	4649      	mov	r1, r9
 801971a:	f7e6 ff6d 	bl	80005f8 <__aeabi_dmul>
 801971e:	4602      	mov	r2, r0
 8019720:	460b      	mov	r3, r1
 8019722:	ec51 0b19 	vmov	r0, r1, d9
 8019726:	f7e6 fdaf 	bl	8000288 <__aeabi_dsub>
 801972a:	4652      	mov	r2, sl
 801972c:	465b      	mov	r3, fp
 801972e:	f7e6 ff63 	bl	80005f8 <__aeabi_dmul>
 8019732:	ec53 2b18 	vmov	r2, r3, d8
 8019736:	f7e6 fda7 	bl	8000288 <__aeabi_dsub>
 801973a:	a30b      	add	r3, pc, #44	; (adr r3, 8019768 <__kernel_sin+0x148>)
 801973c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019740:	4606      	mov	r6, r0
 8019742:	460f      	mov	r7, r1
 8019744:	4640      	mov	r0, r8
 8019746:	4649      	mov	r1, r9
 8019748:	f7e6 ff56 	bl	80005f8 <__aeabi_dmul>
 801974c:	4602      	mov	r2, r0
 801974e:	460b      	mov	r3, r1
 8019750:	4630      	mov	r0, r6
 8019752:	4639      	mov	r1, r7
 8019754:	f7e6 fd9a 	bl	800028c <__adddf3>
 8019758:	4602      	mov	r2, r0
 801975a:	460b      	mov	r3, r1
 801975c:	4620      	mov	r0, r4
 801975e:	4629      	mov	r1, r5
 8019760:	f7e6 fd92 	bl	8000288 <__aeabi_dsub>
 8019764:	e7c4      	b.n	80196f0 <__kernel_sin+0xd0>
 8019766:	bf00      	nop
 8019768:	55555549 	.word	0x55555549
 801976c:	3fc55555 	.word	0x3fc55555
 8019770:	3fe00000 	.word	0x3fe00000
 8019774:	5acfd57c 	.word	0x5acfd57c
 8019778:	3de5d93a 	.word	0x3de5d93a
 801977c:	8a2b9ceb 	.word	0x8a2b9ceb
 8019780:	3e5ae5e6 	.word	0x3e5ae5e6
 8019784:	57b1fe7d 	.word	0x57b1fe7d
 8019788:	3ec71de3 	.word	0x3ec71de3
 801978c:	19c161d5 	.word	0x19c161d5
 8019790:	3f2a01a0 	.word	0x3f2a01a0
 8019794:	1110f8a6 	.word	0x1110f8a6
 8019798:	3f811111 	.word	0x3f811111
 801979c:	00000000 	.word	0x00000000

080197a0 <__ieee754_rem_pio2>:
 80197a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80197a4:	ed2d 8b02 	vpush	{d8}
 80197a8:	ec55 4b10 	vmov	r4, r5, d0
 80197ac:	4bca      	ldr	r3, [pc, #808]	; (8019ad8 <__ieee754_rem_pio2+0x338>)
 80197ae:	b08b      	sub	sp, #44	; 0x2c
 80197b0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80197b4:	4598      	cmp	r8, r3
 80197b6:	4682      	mov	sl, r0
 80197b8:	9502      	str	r5, [sp, #8]
 80197ba:	dc08      	bgt.n	80197ce <__ieee754_rem_pio2+0x2e>
 80197bc:	2200      	movs	r2, #0
 80197be:	2300      	movs	r3, #0
 80197c0:	ed80 0b00 	vstr	d0, [r0]
 80197c4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80197c8:	f04f 0b00 	mov.w	fp, #0
 80197cc:	e028      	b.n	8019820 <__ieee754_rem_pio2+0x80>
 80197ce:	4bc3      	ldr	r3, [pc, #780]	; (8019adc <__ieee754_rem_pio2+0x33c>)
 80197d0:	4598      	cmp	r8, r3
 80197d2:	dc78      	bgt.n	80198c6 <__ieee754_rem_pio2+0x126>
 80197d4:	9b02      	ldr	r3, [sp, #8]
 80197d6:	4ec2      	ldr	r6, [pc, #776]	; (8019ae0 <__ieee754_rem_pio2+0x340>)
 80197d8:	2b00      	cmp	r3, #0
 80197da:	ee10 0a10 	vmov	r0, s0
 80197de:	a3b0      	add	r3, pc, #704	; (adr r3, 8019aa0 <__ieee754_rem_pio2+0x300>)
 80197e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80197e4:	4629      	mov	r1, r5
 80197e6:	dd39      	ble.n	801985c <__ieee754_rem_pio2+0xbc>
 80197e8:	f7e6 fd4e 	bl	8000288 <__aeabi_dsub>
 80197ec:	45b0      	cmp	r8, r6
 80197ee:	4604      	mov	r4, r0
 80197f0:	460d      	mov	r5, r1
 80197f2:	d01b      	beq.n	801982c <__ieee754_rem_pio2+0x8c>
 80197f4:	a3ac      	add	r3, pc, #688	; (adr r3, 8019aa8 <__ieee754_rem_pio2+0x308>)
 80197f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80197fa:	f7e6 fd45 	bl	8000288 <__aeabi_dsub>
 80197fe:	4602      	mov	r2, r0
 8019800:	460b      	mov	r3, r1
 8019802:	e9ca 2300 	strd	r2, r3, [sl]
 8019806:	4620      	mov	r0, r4
 8019808:	4629      	mov	r1, r5
 801980a:	f7e6 fd3d 	bl	8000288 <__aeabi_dsub>
 801980e:	a3a6      	add	r3, pc, #664	; (adr r3, 8019aa8 <__ieee754_rem_pio2+0x308>)
 8019810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019814:	f7e6 fd38 	bl	8000288 <__aeabi_dsub>
 8019818:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801981c:	f04f 0b01 	mov.w	fp, #1
 8019820:	4658      	mov	r0, fp
 8019822:	b00b      	add	sp, #44	; 0x2c
 8019824:	ecbd 8b02 	vpop	{d8}
 8019828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801982c:	a3a0      	add	r3, pc, #640	; (adr r3, 8019ab0 <__ieee754_rem_pio2+0x310>)
 801982e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019832:	f7e6 fd29 	bl	8000288 <__aeabi_dsub>
 8019836:	a3a0      	add	r3, pc, #640	; (adr r3, 8019ab8 <__ieee754_rem_pio2+0x318>)
 8019838:	e9d3 2300 	ldrd	r2, r3, [r3]
 801983c:	4604      	mov	r4, r0
 801983e:	460d      	mov	r5, r1
 8019840:	f7e6 fd22 	bl	8000288 <__aeabi_dsub>
 8019844:	4602      	mov	r2, r0
 8019846:	460b      	mov	r3, r1
 8019848:	e9ca 2300 	strd	r2, r3, [sl]
 801984c:	4620      	mov	r0, r4
 801984e:	4629      	mov	r1, r5
 8019850:	f7e6 fd1a 	bl	8000288 <__aeabi_dsub>
 8019854:	a398      	add	r3, pc, #608	; (adr r3, 8019ab8 <__ieee754_rem_pio2+0x318>)
 8019856:	e9d3 2300 	ldrd	r2, r3, [r3]
 801985a:	e7db      	b.n	8019814 <__ieee754_rem_pio2+0x74>
 801985c:	f7e6 fd16 	bl	800028c <__adddf3>
 8019860:	45b0      	cmp	r8, r6
 8019862:	4604      	mov	r4, r0
 8019864:	460d      	mov	r5, r1
 8019866:	d016      	beq.n	8019896 <__ieee754_rem_pio2+0xf6>
 8019868:	a38f      	add	r3, pc, #572	; (adr r3, 8019aa8 <__ieee754_rem_pio2+0x308>)
 801986a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801986e:	f7e6 fd0d 	bl	800028c <__adddf3>
 8019872:	4602      	mov	r2, r0
 8019874:	460b      	mov	r3, r1
 8019876:	e9ca 2300 	strd	r2, r3, [sl]
 801987a:	4620      	mov	r0, r4
 801987c:	4629      	mov	r1, r5
 801987e:	f7e6 fd03 	bl	8000288 <__aeabi_dsub>
 8019882:	a389      	add	r3, pc, #548	; (adr r3, 8019aa8 <__ieee754_rem_pio2+0x308>)
 8019884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019888:	f7e6 fd00 	bl	800028c <__adddf3>
 801988c:	f04f 3bff 	mov.w	fp, #4294967295
 8019890:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8019894:	e7c4      	b.n	8019820 <__ieee754_rem_pio2+0x80>
 8019896:	a386      	add	r3, pc, #536	; (adr r3, 8019ab0 <__ieee754_rem_pio2+0x310>)
 8019898:	e9d3 2300 	ldrd	r2, r3, [r3]
 801989c:	f7e6 fcf6 	bl	800028c <__adddf3>
 80198a0:	a385      	add	r3, pc, #532	; (adr r3, 8019ab8 <__ieee754_rem_pio2+0x318>)
 80198a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80198a6:	4604      	mov	r4, r0
 80198a8:	460d      	mov	r5, r1
 80198aa:	f7e6 fcef 	bl	800028c <__adddf3>
 80198ae:	4602      	mov	r2, r0
 80198b0:	460b      	mov	r3, r1
 80198b2:	e9ca 2300 	strd	r2, r3, [sl]
 80198b6:	4620      	mov	r0, r4
 80198b8:	4629      	mov	r1, r5
 80198ba:	f7e6 fce5 	bl	8000288 <__aeabi_dsub>
 80198be:	a37e      	add	r3, pc, #504	; (adr r3, 8019ab8 <__ieee754_rem_pio2+0x318>)
 80198c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80198c4:	e7e0      	b.n	8019888 <__ieee754_rem_pio2+0xe8>
 80198c6:	4b87      	ldr	r3, [pc, #540]	; (8019ae4 <__ieee754_rem_pio2+0x344>)
 80198c8:	4598      	cmp	r8, r3
 80198ca:	f300 80d8 	bgt.w	8019a7e <__ieee754_rem_pio2+0x2de>
 80198ce:	f000 f9a1 	bl	8019c14 <fabs>
 80198d2:	ec55 4b10 	vmov	r4, r5, d0
 80198d6:	ee10 0a10 	vmov	r0, s0
 80198da:	a379      	add	r3, pc, #484	; (adr r3, 8019ac0 <__ieee754_rem_pio2+0x320>)
 80198dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80198e0:	4629      	mov	r1, r5
 80198e2:	f7e6 fe89 	bl	80005f8 <__aeabi_dmul>
 80198e6:	4b80      	ldr	r3, [pc, #512]	; (8019ae8 <__ieee754_rem_pio2+0x348>)
 80198e8:	2200      	movs	r2, #0
 80198ea:	f7e6 fccf 	bl	800028c <__adddf3>
 80198ee:	f7e7 f933 	bl	8000b58 <__aeabi_d2iz>
 80198f2:	4683      	mov	fp, r0
 80198f4:	f7e6 fe16 	bl	8000524 <__aeabi_i2d>
 80198f8:	4602      	mov	r2, r0
 80198fa:	460b      	mov	r3, r1
 80198fc:	ec43 2b18 	vmov	d8, r2, r3
 8019900:	a367      	add	r3, pc, #412	; (adr r3, 8019aa0 <__ieee754_rem_pio2+0x300>)
 8019902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019906:	f7e6 fe77 	bl	80005f8 <__aeabi_dmul>
 801990a:	4602      	mov	r2, r0
 801990c:	460b      	mov	r3, r1
 801990e:	4620      	mov	r0, r4
 8019910:	4629      	mov	r1, r5
 8019912:	f7e6 fcb9 	bl	8000288 <__aeabi_dsub>
 8019916:	a364      	add	r3, pc, #400	; (adr r3, 8019aa8 <__ieee754_rem_pio2+0x308>)
 8019918:	e9d3 2300 	ldrd	r2, r3, [r3]
 801991c:	4606      	mov	r6, r0
 801991e:	460f      	mov	r7, r1
 8019920:	ec51 0b18 	vmov	r0, r1, d8
 8019924:	f7e6 fe68 	bl	80005f8 <__aeabi_dmul>
 8019928:	f1bb 0f1f 	cmp.w	fp, #31
 801992c:	4604      	mov	r4, r0
 801992e:	460d      	mov	r5, r1
 8019930:	dc0d      	bgt.n	801994e <__ieee754_rem_pio2+0x1ae>
 8019932:	4b6e      	ldr	r3, [pc, #440]	; (8019aec <__ieee754_rem_pio2+0x34c>)
 8019934:	f10b 32ff 	add.w	r2, fp, #4294967295
 8019938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801993c:	4543      	cmp	r3, r8
 801993e:	d006      	beq.n	801994e <__ieee754_rem_pio2+0x1ae>
 8019940:	4622      	mov	r2, r4
 8019942:	462b      	mov	r3, r5
 8019944:	4630      	mov	r0, r6
 8019946:	4639      	mov	r1, r7
 8019948:	f7e6 fc9e 	bl	8000288 <__aeabi_dsub>
 801994c:	e00e      	b.n	801996c <__ieee754_rem_pio2+0x1cc>
 801994e:	462b      	mov	r3, r5
 8019950:	4622      	mov	r2, r4
 8019952:	4630      	mov	r0, r6
 8019954:	4639      	mov	r1, r7
 8019956:	f7e6 fc97 	bl	8000288 <__aeabi_dsub>
 801995a:	ea4f 5328 	mov.w	r3, r8, asr #20
 801995e:	9303      	str	r3, [sp, #12]
 8019960:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8019964:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8019968:	2b10      	cmp	r3, #16
 801996a:	dc02      	bgt.n	8019972 <__ieee754_rem_pio2+0x1d2>
 801996c:	e9ca 0100 	strd	r0, r1, [sl]
 8019970:	e039      	b.n	80199e6 <__ieee754_rem_pio2+0x246>
 8019972:	a34f      	add	r3, pc, #316	; (adr r3, 8019ab0 <__ieee754_rem_pio2+0x310>)
 8019974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019978:	ec51 0b18 	vmov	r0, r1, d8
 801997c:	f7e6 fe3c 	bl	80005f8 <__aeabi_dmul>
 8019980:	4604      	mov	r4, r0
 8019982:	460d      	mov	r5, r1
 8019984:	4602      	mov	r2, r0
 8019986:	460b      	mov	r3, r1
 8019988:	4630      	mov	r0, r6
 801998a:	4639      	mov	r1, r7
 801998c:	f7e6 fc7c 	bl	8000288 <__aeabi_dsub>
 8019990:	4602      	mov	r2, r0
 8019992:	460b      	mov	r3, r1
 8019994:	4680      	mov	r8, r0
 8019996:	4689      	mov	r9, r1
 8019998:	4630      	mov	r0, r6
 801999a:	4639      	mov	r1, r7
 801999c:	f7e6 fc74 	bl	8000288 <__aeabi_dsub>
 80199a0:	4622      	mov	r2, r4
 80199a2:	462b      	mov	r3, r5
 80199a4:	f7e6 fc70 	bl	8000288 <__aeabi_dsub>
 80199a8:	a343      	add	r3, pc, #268	; (adr r3, 8019ab8 <__ieee754_rem_pio2+0x318>)
 80199aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80199ae:	4604      	mov	r4, r0
 80199b0:	460d      	mov	r5, r1
 80199b2:	ec51 0b18 	vmov	r0, r1, d8
 80199b6:	f7e6 fe1f 	bl	80005f8 <__aeabi_dmul>
 80199ba:	4622      	mov	r2, r4
 80199bc:	462b      	mov	r3, r5
 80199be:	f7e6 fc63 	bl	8000288 <__aeabi_dsub>
 80199c2:	4602      	mov	r2, r0
 80199c4:	460b      	mov	r3, r1
 80199c6:	4604      	mov	r4, r0
 80199c8:	460d      	mov	r5, r1
 80199ca:	4640      	mov	r0, r8
 80199cc:	4649      	mov	r1, r9
 80199ce:	f7e6 fc5b 	bl	8000288 <__aeabi_dsub>
 80199d2:	9a03      	ldr	r2, [sp, #12]
 80199d4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80199d8:	1ad3      	subs	r3, r2, r3
 80199da:	2b31      	cmp	r3, #49	; 0x31
 80199dc:	dc24      	bgt.n	8019a28 <__ieee754_rem_pio2+0x288>
 80199de:	e9ca 0100 	strd	r0, r1, [sl]
 80199e2:	4646      	mov	r6, r8
 80199e4:	464f      	mov	r7, r9
 80199e6:	e9da 8900 	ldrd	r8, r9, [sl]
 80199ea:	4630      	mov	r0, r6
 80199ec:	4642      	mov	r2, r8
 80199ee:	464b      	mov	r3, r9
 80199f0:	4639      	mov	r1, r7
 80199f2:	f7e6 fc49 	bl	8000288 <__aeabi_dsub>
 80199f6:	462b      	mov	r3, r5
 80199f8:	4622      	mov	r2, r4
 80199fa:	f7e6 fc45 	bl	8000288 <__aeabi_dsub>
 80199fe:	9b02      	ldr	r3, [sp, #8]
 8019a00:	2b00      	cmp	r3, #0
 8019a02:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8019a06:	f6bf af0b 	bge.w	8019820 <__ieee754_rem_pio2+0x80>
 8019a0a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8019a0e:	f8ca 3004 	str.w	r3, [sl, #4]
 8019a12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019a16:	f8ca 8000 	str.w	r8, [sl]
 8019a1a:	f8ca 0008 	str.w	r0, [sl, #8]
 8019a1e:	f8ca 300c 	str.w	r3, [sl, #12]
 8019a22:	f1cb 0b00 	rsb	fp, fp, #0
 8019a26:	e6fb      	b.n	8019820 <__ieee754_rem_pio2+0x80>
 8019a28:	a327      	add	r3, pc, #156	; (adr r3, 8019ac8 <__ieee754_rem_pio2+0x328>)
 8019a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a2e:	ec51 0b18 	vmov	r0, r1, d8
 8019a32:	f7e6 fde1 	bl	80005f8 <__aeabi_dmul>
 8019a36:	4604      	mov	r4, r0
 8019a38:	460d      	mov	r5, r1
 8019a3a:	4602      	mov	r2, r0
 8019a3c:	460b      	mov	r3, r1
 8019a3e:	4640      	mov	r0, r8
 8019a40:	4649      	mov	r1, r9
 8019a42:	f7e6 fc21 	bl	8000288 <__aeabi_dsub>
 8019a46:	4602      	mov	r2, r0
 8019a48:	460b      	mov	r3, r1
 8019a4a:	4606      	mov	r6, r0
 8019a4c:	460f      	mov	r7, r1
 8019a4e:	4640      	mov	r0, r8
 8019a50:	4649      	mov	r1, r9
 8019a52:	f7e6 fc19 	bl	8000288 <__aeabi_dsub>
 8019a56:	4622      	mov	r2, r4
 8019a58:	462b      	mov	r3, r5
 8019a5a:	f7e6 fc15 	bl	8000288 <__aeabi_dsub>
 8019a5e:	a31c      	add	r3, pc, #112	; (adr r3, 8019ad0 <__ieee754_rem_pio2+0x330>)
 8019a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a64:	4604      	mov	r4, r0
 8019a66:	460d      	mov	r5, r1
 8019a68:	ec51 0b18 	vmov	r0, r1, d8
 8019a6c:	f7e6 fdc4 	bl	80005f8 <__aeabi_dmul>
 8019a70:	4622      	mov	r2, r4
 8019a72:	462b      	mov	r3, r5
 8019a74:	f7e6 fc08 	bl	8000288 <__aeabi_dsub>
 8019a78:	4604      	mov	r4, r0
 8019a7a:	460d      	mov	r5, r1
 8019a7c:	e760      	b.n	8019940 <__ieee754_rem_pio2+0x1a0>
 8019a7e:	4b1c      	ldr	r3, [pc, #112]	; (8019af0 <__ieee754_rem_pio2+0x350>)
 8019a80:	4598      	cmp	r8, r3
 8019a82:	dd37      	ble.n	8019af4 <__ieee754_rem_pio2+0x354>
 8019a84:	ee10 2a10 	vmov	r2, s0
 8019a88:	462b      	mov	r3, r5
 8019a8a:	4620      	mov	r0, r4
 8019a8c:	4629      	mov	r1, r5
 8019a8e:	f7e6 fbfb 	bl	8000288 <__aeabi_dsub>
 8019a92:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8019a96:	e9ca 0100 	strd	r0, r1, [sl]
 8019a9a:	e695      	b.n	80197c8 <__ieee754_rem_pio2+0x28>
 8019a9c:	f3af 8000 	nop.w
 8019aa0:	54400000 	.word	0x54400000
 8019aa4:	3ff921fb 	.word	0x3ff921fb
 8019aa8:	1a626331 	.word	0x1a626331
 8019aac:	3dd0b461 	.word	0x3dd0b461
 8019ab0:	1a600000 	.word	0x1a600000
 8019ab4:	3dd0b461 	.word	0x3dd0b461
 8019ab8:	2e037073 	.word	0x2e037073
 8019abc:	3ba3198a 	.word	0x3ba3198a
 8019ac0:	6dc9c883 	.word	0x6dc9c883
 8019ac4:	3fe45f30 	.word	0x3fe45f30
 8019ac8:	2e000000 	.word	0x2e000000
 8019acc:	3ba3198a 	.word	0x3ba3198a
 8019ad0:	252049c1 	.word	0x252049c1
 8019ad4:	397b839a 	.word	0x397b839a
 8019ad8:	3fe921fb 	.word	0x3fe921fb
 8019adc:	4002d97b 	.word	0x4002d97b
 8019ae0:	3ff921fb 	.word	0x3ff921fb
 8019ae4:	413921fb 	.word	0x413921fb
 8019ae8:	3fe00000 	.word	0x3fe00000
 8019aec:	0801cf98 	.word	0x0801cf98
 8019af0:	7fefffff 	.word	0x7fefffff
 8019af4:	ea4f 5628 	mov.w	r6, r8, asr #20
 8019af8:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8019afc:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8019b00:	4620      	mov	r0, r4
 8019b02:	460d      	mov	r5, r1
 8019b04:	f7e7 f828 	bl	8000b58 <__aeabi_d2iz>
 8019b08:	f7e6 fd0c 	bl	8000524 <__aeabi_i2d>
 8019b0c:	4602      	mov	r2, r0
 8019b0e:	460b      	mov	r3, r1
 8019b10:	4620      	mov	r0, r4
 8019b12:	4629      	mov	r1, r5
 8019b14:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019b18:	f7e6 fbb6 	bl	8000288 <__aeabi_dsub>
 8019b1c:	4b21      	ldr	r3, [pc, #132]	; (8019ba4 <__ieee754_rem_pio2+0x404>)
 8019b1e:	2200      	movs	r2, #0
 8019b20:	f7e6 fd6a 	bl	80005f8 <__aeabi_dmul>
 8019b24:	460d      	mov	r5, r1
 8019b26:	4604      	mov	r4, r0
 8019b28:	f7e7 f816 	bl	8000b58 <__aeabi_d2iz>
 8019b2c:	f7e6 fcfa 	bl	8000524 <__aeabi_i2d>
 8019b30:	4602      	mov	r2, r0
 8019b32:	460b      	mov	r3, r1
 8019b34:	4620      	mov	r0, r4
 8019b36:	4629      	mov	r1, r5
 8019b38:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8019b3c:	f7e6 fba4 	bl	8000288 <__aeabi_dsub>
 8019b40:	4b18      	ldr	r3, [pc, #96]	; (8019ba4 <__ieee754_rem_pio2+0x404>)
 8019b42:	2200      	movs	r2, #0
 8019b44:	f7e6 fd58 	bl	80005f8 <__aeabi_dmul>
 8019b48:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8019b4c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8019b50:	2703      	movs	r7, #3
 8019b52:	2400      	movs	r4, #0
 8019b54:	2500      	movs	r5, #0
 8019b56:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8019b5a:	4622      	mov	r2, r4
 8019b5c:	462b      	mov	r3, r5
 8019b5e:	46b9      	mov	r9, r7
 8019b60:	3f01      	subs	r7, #1
 8019b62:	f7e6 ffb1 	bl	8000ac8 <__aeabi_dcmpeq>
 8019b66:	2800      	cmp	r0, #0
 8019b68:	d1f5      	bne.n	8019b56 <__ieee754_rem_pio2+0x3b6>
 8019b6a:	4b0f      	ldr	r3, [pc, #60]	; (8019ba8 <__ieee754_rem_pio2+0x408>)
 8019b6c:	9301      	str	r3, [sp, #4]
 8019b6e:	2302      	movs	r3, #2
 8019b70:	9300      	str	r3, [sp, #0]
 8019b72:	4632      	mov	r2, r6
 8019b74:	464b      	mov	r3, r9
 8019b76:	4651      	mov	r1, sl
 8019b78:	a804      	add	r0, sp, #16
 8019b7a:	f000 faa1 	bl	801a0c0 <__kernel_rem_pio2>
 8019b7e:	9b02      	ldr	r3, [sp, #8]
 8019b80:	2b00      	cmp	r3, #0
 8019b82:	4683      	mov	fp, r0
 8019b84:	f6bf ae4c 	bge.w	8019820 <__ieee754_rem_pio2+0x80>
 8019b88:	e9da 2100 	ldrd	r2, r1, [sl]
 8019b8c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019b90:	e9ca 2300 	strd	r2, r3, [sl]
 8019b94:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8019b98:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019b9c:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8019ba0:	e73f      	b.n	8019a22 <__ieee754_rem_pio2+0x282>
 8019ba2:	bf00      	nop
 8019ba4:	41700000 	.word	0x41700000
 8019ba8:	0801d018 	.word	0x0801d018

08019bac <acos>:
 8019bac:	b538      	push	{r3, r4, r5, lr}
 8019bae:	ed2d 8b02 	vpush	{d8}
 8019bb2:	ec55 4b10 	vmov	r4, r5, d0
 8019bb6:	f000 fdd3 	bl	801a760 <__ieee754_acos>
 8019bba:	4622      	mov	r2, r4
 8019bbc:	462b      	mov	r3, r5
 8019bbe:	4620      	mov	r0, r4
 8019bc0:	4629      	mov	r1, r5
 8019bc2:	eeb0 8a40 	vmov.f32	s16, s0
 8019bc6:	eef0 8a60 	vmov.f32	s17, s1
 8019bca:	f7e6 ffaf 	bl	8000b2c <__aeabi_dcmpun>
 8019bce:	b9a8      	cbnz	r0, 8019bfc <acos+0x50>
 8019bd0:	ec45 4b10 	vmov	d0, r4, r5
 8019bd4:	f000 f81e 	bl	8019c14 <fabs>
 8019bd8:	4b0c      	ldr	r3, [pc, #48]	; (8019c0c <acos+0x60>)
 8019bda:	ec51 0b10 	vmov	r0, r1, d0
 8019bde:	2200      	movs	r2, #0
 8019be0:	f7e6 ff9a 	bl	8000b18 <__aeabi_dcmpgt>
 8019be4:	b150      	cbz	r0, 8019bfc <acos+0x50>
 8019be6:	f7fc fe07 	bl	80167f8 <__errno>
 8019bea:	ecbd 8b02 	vpop	{d8}
 8019bee:	2321      	movs	r3, #33	; 0x21
 8019bf0:	6003      	str	r3, [r0, #0]
 8019bf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019bf6:	4806      	ldr	r0, [pc, #24]	; (8019c10 <acos+0x64>)
 8019bf8:	f7fc be42 	b.w	8016880 <nan>
 8019bfc:	eeb0 0a48 	vmov.f32	s0, s16
 8019c00:	eef0 0a68 	vmov.f32	s1, s17
 8019c04:	ecbd 8b02 	vpop	{d8}
 8019c08:	bd38      	pop	{r3, r4, r5, pc}
 8019c0a:	bf00      	nop
 8019c0c:	3ff00000 	.word	0x3ff00000
 8019c10:	0801cd56 	.word	0x0801cd56

08019c14 <fabs>:
 8019c14:	ec51 0b10 	vmov	r0, r1, d0
 8019c18:	ee10 2a10 	vmov	r2, s0
 8019c1c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8019c20:	ec43 2b10 	vmov	d0, r2, r3
 8019c24:	4770      	bx	lr
	...

08019c28 <__ieee754_expf>:
 8019c28:	ee10 2a10 	vmov	r2, s0
 8019c2c:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8019c30:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8019c34:	d902      	bls.n	8019c3c <__ieee754_expf+0x14>
 8019c36:	ee30 0a00 	vadd.f32	s0, s0, s0
 8019c3a:	4770      	bx	lr
 8019c3c:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8019c40:	d106      	bne.n	8019c50 <__ieee754_expf+0x28>
 8019c42:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8019d7c <__ieee754_expf+0x154>
 8019c46:	2900      	cmp	r1, #0
 8019c48:	bf18      	it	ne
 8019c4a:	eeb0 0a67 	vmovne.f32	s0, s15
 8019c4e:	4770      	bx	lr
 8019c50:	484b      	ldr	r0, [pc, #300]	; (8019d80 <__ieee754_expf+0x158>)
 8019c52:	4282      	cmp	r2, r0
 8019c54:	dd02      	ble.n	8019c5c <__ieee754_expf+0x34>
 8019c56:	2000      	movs	r0, #0
 8019c58:	f000 b950 	b.w	8019efc <__math_oflowf>
 8019c5c:	2a00      	cmp	r2, #0
 8019c5e:	da05      	bge.n	8019c6c <__ieee754_expf+0x44>
 8019c60:	4a48      	ldr	r2, [pc, #288]	; (8019d84 <__ieee754_expf+0x15c>)
 8019c62:	4293      	cmp	r3, r2
 8019c64:	d902      	bls.n	8019c6c <__ieee754_expf+0x44>
 8019c66:	2000      	movs	r0, #0
 8019c68:	f000 b942 	b.w	8019ef0 <__math_uflowf>
 8019c6c:	4a46      	ldr	r2, [pc, #280]	; (8019d88 <__ieee754_expf+0x160>)
 8019c6e:	4293      	cmp	r3, r2
 8019c70:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8019c74:	d952      	bls.n	8019d1c <__ieee754_expf+0xf4>
 8019c76:	4a45      	ldr	r2, [pc, #276]	; (8019d8c <__ieee754_expf+0x164>)
 8019c78:	4293      	cmp	r3, r2
 8019c7a:	ea4f 0281 	mov.w	r2, r1, lsl #2
 8019c7e:	d834      	bhi.n	8019cea <__ieee754_expf+0xc2>
 8019c80:	4b43      	ldr	r3, [pc, #268]	; (8019d90 <__ieee754_expf+0x168>)
 8019c82:	4413      	add	r3, r2
 8019c84:	ed93 7a00 	vldr	s14, [r3]
 8019c88:	4b42      	ldr	r3, [pc, #264]	; (8019d94 <__ieee754_expf+0x16c>)
 8019c8a:	4413      	add	r3, r2
 8019c8c:	ee30 7a47 	vsub.f32	s14, s0, s14
 8019c90:	f1c1 0201 	rsb	r2, r1, #1
 8019c94:	edd3 7a00 	vldr	s15, [r3]
 8019c98:	1a52      	subs	r2, r2, r1
 8019c9a:	ee37 0a67 	vsub.f32	s0, s14, s15
 8019c9e:	ee20 6a00 	vmul.f32	s12, s0, s0
 8019ca2:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 8019d98 <__ieee754_expf+0x170>
 8019ca6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8019d9c <__ieee754_expf+0x174>
 8019caa:	eee6 6a05 	vfma.f32	s13, s12, s10
 8019cae:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 8019da0 <__ieee754_expf+0x178>
 8019cb2:	eea6 5a86 	vfma.f32	s10, s13, s12
 8019cb6:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8019da4 <__ieee754_expf+0x17c>
 8019cba:	eee5 6a06 	vfma.f32	s13, s10, s12
 8019cbe:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 8019da8 <__ieee754_expf+0x180>
 8019cc2:	eea6 5a86 	vfma.f32	s10, s13, s12
 8019cc6:	eef0 6a40 	vmov.f32	s13, s0
 8019cca:	eee5 6a46 	vfms.f32	s13, s10, s12
 8019cce:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8019cd2:	ee20 5a26 	vmul.f32	s10, s0, s13
 8019cd6:	bb92      	cbnz	r2, 8019d3e <__ieee754_expf+0x116>
 8019cd8:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8019cdc:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8019ce0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8019ce4:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8019ce8:	4770      	bx	lr
 8019cea:	4b30      	ldr	r3, [pc, #192]	; (8019dac <__ieee754_expf+0x184>)
 8019cec:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8019db0 <__ieee754_expf+0x188>
 8019cf0:	eddf 6a30 	vldr	s13, [pc, #192]	; 8019db4 <__ieee754_expf+0x18c>
 8019cf4:	4413      	add	r3, r2
 8019cf6:	edd3 7a00 	vldr	s15, [r3]
 8019cfa:	eee0 7a07 	vfma.f32	s15, s0, s14
 8019cfe:	eeb0 7a40 	vmov.f32	s14, s0
 8019d02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019d06:	ee17 2a90 	vmov	r2, s15
 8019d0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019d0e:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8019d12:	eddf 6a29 	vldr	s13, [pc, #164]	; 8019db8 <__ieee754_expf+0x190>
 8019d16:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8019d1a:	e7be      	b.n	8019c9a <__ieee754_expf+0x72>
 8019d1c:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
 8019d20:	d20b      	bcs.n	8019d3a <__ieee754_expf+0x112>
 8019d22:	eddf 6a26 	vldr	s13, [pc, #152]	; 8019dbc <__ieee754_expf+0x194>
 8019d26:	ee70 6a26 	vadd.f32	s13, s0, s13
 8019d2a:	eef4 6ae5 	vcmpe.f32	s13, s11
 8019d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019d32:	dd02      	ble.n	8019d3a <__ieee754_expf+0x112>
 8019d34:	ee30 0a25 	vadd.f32	s0, s0, s11
 8019d38:	4770      	bx	lr
 8019d3a:	2200      	movs	r2, #0
 8019d3c:	e7af      	b.n	8019c9e <__ieee754_expf+0x76>
 8019d3e:	ee36 6a66 	vsub.f32	s12, s12, s13
 8019d42:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 8019d46:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8019d4a:	bfb8      	it	lt
 8019d4c:	3264      	addlt	r2, #100	; 0x64
 8019d4e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8019d52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8019d56:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8019d5a:	ee17 3a90 	vmov	r3, s15
 8019d5e:	bfab      	itete	ge
 8019d60:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8019d64:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8019d68:	ee00 3a10 	vmovge	s0, r3
 8019d6c:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 8019dc0 <__ieee754_expf+0x198>
 8019d70:	bfbc      	itt	lt
 8019d72:	ee00 3a10 	vmovlt	s0, r3
 8019d76:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8019d7a:	4770      	bx	lr
 8019d7c:	00000000 	.word	0x00000000
 8019d80:	42b17217 	.word	0x42b17217
 8019d84:	42cff1b5 	.word	0x42cff1b5
 8019d88:	3eb17218 	.word	0x3eb17218
 8019d8c:	3f851591 	.word	0x3f851591
 8019d90:	0801d128 	.word	0x0801d128
 8019d94:	0801d130 	.word	0x0801d130
 8019d98:	3331bb4c 	.word	0x3331bb4c
 8019d9c:	b5ddea0e 	.word	0xb5ddea0e
 8019da0:	388ab355 	.word	0x388ab355
 8019da4:	bb360b61 	.word	0xbb360b61
 8019da8:	3e2aaaab 	.word	0x3e2aaaab
 8019dac:	0801d120 	.word	0x0801d120
 8019db0:	3fb8aa3b 	.word	0x3fb8aa3b
 8019db4:	3f317180 	.word	0x3f317180
 8019db8:	3717f7d1 	.word	0x3717f7d1
 8019dbc:	7149f2ca 	.word	0x7149f2ca
 8019dc0:	0d800000 	.word	0x0d800000
 8019dc4:	00000000 	.word	0x00000000

08019dc8 <scalbn>:
 8019dc8:	b570      	push	{r4, r5, r6, lr}
 8019dca:	ec55 4b10 	vmov	r4, r5, d0
 8019dce:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8019dd2:	4606      	mov	r6, r0
 8019dd4:	462b      	mov	r3, r5
 8019dd6:	b999      	cbnz	r1, 8019e00 <scalbn+0x38>
 8019dd8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8019ddc:	4323      	orrs	r3, r4
 8019dde:	d03f      	beq.n	8019e60 <scalbn+0x98>
 8019de0:	4b35      	ldr	r3, [pc, #212]	; (8019eb8 <scalbn+0xf0>)
 8019de2:	4629      	mov	r1, r5
 8019de4:	ee10 0a10 	vmov	r0, s0
 8019de8:	2200      	movs	r2, #0
 8019dea:	f7e6 fc05 	bl	80005f8 <__aeabi_dmul>
 8019dee:	4b33      	ldr	r3, [pc, #204]	; (8019ebc <scalbn+0xf4>)
 8019df0:	429e      	cmp	r6, r3
 8019df2:	4604      	mov	r4, r0
 8019df4:	460d      	mov	r5, r1
 8019df6:	da10      	bge.n	8019e1a <scalbn+0x52>
 8019df8:	a327      	add	r3, pc, #156	; (adr r3, 8019e98 <scalbn+0xd0>)
 8019dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019dfe:	e01f      	b.n	8019e40 <scalbn+0x78>
 8019e00:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8019e04:	4291      	cmp	r1, r2
 8019e06:	d10c      	bne.n	8019e22 <scalbn+0x5a>
 8019e08:	ee10 2a10 	vmov	r2, s0
 8019e0c:	4620      	mov	r0, r4
 8019e0e:	4629      	mov	r1, r5
 8019e10:	f7e6 fa3c 	bl	800028c <__adddf3>
 8019e14:	4604      	mov	r4, r0
 8019e16:	460d      	mov	r5, r1
 8019e18:	e022      	b.n	8019e60 <scalbn+0x98>
 8019e1a:	460b      	mov	r3, r1
 8019e1c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8019e20:	3936      	subs	r1, #54	; 0x36
 8019e22:	f24c 3250 	movw	r2, #50000	; 0xc350
 8019e26:	4296      	cmp	r6, r2
 8019e28:	dd0d      	ble.n	8019e46 <scalbn+0x7e>
 8019e2a:	2d00      	cmp	r5, #0
 8019e2c:	a11c      	add	r1, pc, #112	; (adr r1, 8019ea0 <scalbn+0xd8>)
 8019e2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019e32:	da02      	bge.n	8019e3a <scalbn+0x72>
 8019e34:	a11c      	add	r1, pc, #112	; (adr r1, 8019ea8 <scalbn+0xe0>)
 8019e36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019e3a:	a319      	add	r3, pc, #100	; (adr r3, 8019ea0 <scalbn+0xd8>)
 8019e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e40:	f7e6 fbda 	bl	80005f8 <__aeabi_dmul>
 8019e44:	e7e6      	b.n	8019e14 <scalbn+0x4c>
 8019e46:	1872      	adds	r2, r6, r1
 8019e48:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8019e4c:	428a      	cmp	r2, r1
 8019e4e:	dcec      	bgt.n	8019e2a <scalbn+0x62>
 8019e50:	2a00      	cmp	r2, #0
 8019e52:	dd08      	ble.n	8019e66 <scalbn+0x9e>
 8019e54:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8019e58:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8019e5c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8019e60:	ec45 4b10 	vmov	d0, r4, r5
 8019e64:	bd70      	pop	{r4, r5, r6, pc}
 8019e66:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8019e6a:	da08      	bge.n	8019e7e <scalbn+0xb6>
 8019e6c:	2d00      	cmp	r5, #0
 8019e6e:	a10a      	add	r1, pc, #40	; (adr r1, 8019e98 <scalbn+0xd0>)
 8019e70:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019e74:	dac0      	bge.n	8019df8 <scalbn+0x30>
 8019e76:	a10e      	add	r1, pc, #56	; (adr r1, 8019eb0 <scalbn+0xe8>)
 8019e78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019e7c:	e7bc      	b.n	8019df8 <scalbn+0x30>
 8019e7e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8019e82:	3236      	adds	r2, #54	; 0x36
 8019e84:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8019e88:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8019e8c:	4620      	mov	r0, r4
 8019e8e:	4b0c      	ldr	r3, [pc, #48]	; (8019ec0 <scalbn+0xf8>)
 8019e90:	2200      	movs	r2, #0
 8019e92:	e7d5      	b.n	8019e40 <scalbn+0x78>
 8019e94:	f3af 8000 	nop.w
 8019e98:	c2f8f359 	.word	0xc2f8f359
 8019e9c:	01a56e1f 	.word	0x01a56e1f
 8019ea0:	8800759c 	.word	0x8800759c
 8019ea4:	7e37e43c 	.word	0x7e37e43c
 8019ea8:	8800759c 	.word	0x8800759c
 8019eac:	fe37e43c 	.word	0xfe37e43c
 8019eb0:	c2f8f359 	.word	0xc2f8f359
 8019eb4:	81a56e1f 	.word	0x81a56e1f
 8019eb8:	43500000 	.word	0x43500000
 8019ebc:	ffff3cb0 	.word	0xffff3cb0
 8019ec0:	3c900000 	.word	0x3c900000

08019ec4 <with_errnof>:
 8019ec4:	b513      	push	{r0, r1, r4, lr}
 8019ec6:	4604      	mov	r4, r0
 8019ec8:	ed8d 0a01 	vstr	s0, [sp, #4]
 8019ecc:	f7fc fc94 	bl	80167f8 <__errno>
 8019ed0:	ed9d 0a01 	vldr	s0, [sp, #4]
 8019ed4:	6004      	str	r4, [r0, #0]
 8019ed6:	b002      	add	sp, #8
 8019ed8:	bd10      	pop	{r4, pc}

08019eda <xflowf>:
 8019eda:	b130      	cbz	r0, 8019eea <xflowf+0x10>
 8019edc:	eef1 7a40 	vneg.f32	s15, s0
 8019ee0:	ee27 0a80 	vmul.f32	s0, s15, s0
 8019ee4:	2022      	movs	r0, #34	; 0x22
 8019ee6:	f7ff bfed 	b.w	8019ec4 <with_errnof>
 8019eea:	eef0 7a40 	vmov.f32	s15, s0
 8019eee:	e7f7      	b.n	8019ee0 <xflowf+0x6>

08019ef0 <__math_uflowf>:
 8019ef0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8019ef8 <__math_uflowf+0x8>
 8019ef4:	f7ff bff1 	b.w	8019eda <xflowf>
 8019ef8:	10000000 	.word	0x10000000

08019efc <__math_oflowf>:
 8019efc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8019f04 <__math_oflowf+0x8>
 8019f00:	f7ff bfeb 	b.w	8019eda <xflowf>
 8019f04:	70000000 	.word	0x70000000

08019f08 <__ieee754_sqrt>:
 8019f08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019f0c:	ec55 4b10 	vmov	r4, r5, d0
 8019f10:	4e67      	ldr	r6, [pc, #412]	; (801a0b0 <__ieee754_sqrt+0x1a8>)
 8019f12:	43ae      	bics	r6, r5
 8019f14:	ee10 0a10 	vmov	r0, s0
 8019f18:	ee10 2a10 	vmov	r2, s0
 8019f1c:	4629      	mov	r1, r5
 8019f1e:	462b      	mov	r3, r5
 8019f20:	d10d      	bne.n	8019f3e <__ieee754_sqrt+0x36>
 8019f22:	f7e6 fb69 	bl	80005f8 <__aeabi_dmul>
 8019f26:	4602      	mov	r2, r0
 8019f28:	460b      	mov	r3, r1
 8019f2a:	4620      	mov	r0, r4
 8019f2c:	4629      	mov	r1, r5
 8019f2e:	f7e6 f9ad 	bl	800028c <__adddf3>
 8019f32:	4604      	mov	r4, r0
 8019f34:	460d      	mov	r5, r1
 8019f36:	ec45 4b10 	vmov	d0, r4, r5
 8019f3a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019f3e:	2d00      	cmp	r5, #0
 8019f40:	dc0b      	bgt.n	8019f5a <__ieee754_sqrt+0x52>
 8019f42:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8019f46:	4326      	orrs	r6, r4
 8019f48:	d0f5      	beq.n	8019f36 <__ieee754_sqrt+0x2e>
 8019f4a:	b135      	cbz	r5, 8019f5a <__ieee754_sqrt+0x52>
 8019f4c:	f7e6 f99c 	bl	8000288 <__aeabi_dsub>
 8019f50:	4602      	mov	r2, r0
 8019f52:	460b      	mov	r3, r1
 8019f54:	f7e6 fc7a 	bl	800084c <__aeabi_ddiv>
 8019f58:	e7eb      	b.n	8019f32 <__ieee754_sqrt+0x2a>
 8019f5a:	1509      	asrs	r1, r1, #20
 8019f5c:	f000 808d 	beq.w	801a07a <__ieee754_sqrt+0x172>
 8019f60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019f64:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8019f68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8019f6c:	07c9      	lsls	r1, r1, #31
 8019f6e:	bf5c      	itt	pl
 8019f70:	005b      	lslpl	r3, r3, #1
 8019f72:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8019f76:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8019f7a:	bf58      	it	pl
 8019f7c:	0052      	lslpl	r2, r2, #1
 8019f7e:	2500      	movs	r5, #0
 8019f80:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8019f84:	1076      	asrs	r6, r6, #1
 8019f86:	0052      	lsls	r2, r2, #1
 8019f88:	f04f 0e16 	mov.w	lr, #22
 8019f8c:	46ac      	mov	ip, r5
 8019f8e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8019f92:	eb0c 0001 	add.w	r0, ip, r1
 8019f96:	4298      	cmp	r0, r3
 8019f98:	bfde      	ittt	le
 8019f9a:	1a1b      	suble	r3, r3, r0
 8019f9c:	eb00 0c01 	addle.w	ip, r0, r1
 8019fa0:	186d      	addle	r5, r5, r1
 8019fa2:	005b      	lsls	r3, r3, #1
 8019fa4:	f1be 0e01 	subs.w	lr, lr, #1
 8019fa8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8019fac:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8019fb0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8019fb4:	d1ed      	bne.n	8019f92 <__ieee754_sqrt+0x8a>
 8019fb6:	4674      	mov	r4, lr
 8019fb8:	2720      	movs	r7, #32
 8019fba:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8019fbe:	4563      	cmp	r3, ip
 8019fc0:	eb01 000e 	add.w	r0, r1, lr
 8019fc4:	dc02      	bgt.n	8019fcc <__ieee754_sqrt+0xc4>
 8019fc6:	d113      	bne.n	8019ff0 <__ieee754_sqrt+0xe8>
 8019fc8:	4290      	cmp	r0, r2
 8019fca:	d811      	bhi.n	8019ff0 <__ieee754_sqrt+0xe8>
 8019fcc:	2800      	cmp	r0, #0
 8019fce:	eb00 0e01 	add.w	lr, r0, r1
 8019fd2:	da57      	bge.n	801a084 <__ieee754_sqrt+0x17c>
 8019fd4:	f1be 0f00 	cmp.w	lr, #0
 8019fd8:	db54      	blt.n	801a084 <__ieee754_sqrt+0x17c>
 8019fda:	f10c 0801 	add.w	r8, ip, #1
 8019fde:	eba3 030c 	sub.w	r3, r3, ip
 8019fe2:	4290      	cmp	r0, r2
 8019fe4:	bf88      	it	hi
 8019fe6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8019fea:	1a12      	subs	r2, r2, r0
 8019fec:	440c      	add	r4, r1
 8019fee:	46c4      	mov	ip, r8
 8019ff0:	005b      	lsls	r3, r3, #1
 8019ff2:	3f01      	subs	r7, #1
 8019ff4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8019ff8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8019ffc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801a000:	d1dd      	bne.n	8019fbe <__ieee754_sqrt+0xb6>
 801a002:	4313      	orrs	r3, r2
 801a004:	d01b      	beq.n	801a03e <__ieee754_sqrt+0x136>
 801a006:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 801a0b4 <__ieee754_sqrt+0x1ac>
 801a00a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 801a0b8 <__ieee754_sqrt+0x1b0>
 801a00e:	e9da 0100 	ldrd	r0, r1, [sl]
 801a012:	e9db 2300 	ldrd	r2, r3, [fp]
 801a016:	f7e6 f937 	bl	8000288 <__aeabi_dsub>
 801a01a:	e9da 8900 	ldrd	r8, r9, [sl]
 801a01e:	4602      	mov	r2, r0
 801a020:	460b      	mov	r3, r1
 801a022:	4640      	mov	r0, r8
 801a024:	4649      	mov	r1, r9
 801a026:	f7e6 fd63 	bl	8000af0 <__aeabi_dcmple>
 801a02a:	b140      	cbz	r0, 801a03e <__ieee754_sqrt+0x136>
 801a02c:	f1b4 3fff 	cmp.w	r4, #4294967295
 801a030:	e9da 0100 	ldrd	r0, r1, [sl]
 801a034:	e9db 2300 	ldrd	r2, r3, [fp]
 801a038:	d126      	bne.n	801a088 <__ieee754_sqrt+0x180>
 801a03a:	3501      	adds	r5, #1
 801a03c:	463c      	mov	r4, r7
 801a03e:	106a      	asrs	r2, r5, #1
 801a040:	0863      	lsrs	r3, r4, #1
 801a042:	07e9      	lsls	r1, r5, #31
 801a044:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 801a048:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801a04c:	bf48      	it	mi
 801a04e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801a052:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 801a056:	461c      	mov	r4, r3
 801a058:	e76d      	b.n	8019f36 <__ieee754_sqrt+0x2e>
 801a05a:	0ad3      	lsrs	r3, r2, #11
 801a05c:	3815      	subs	r0, #21
 801a05e:	0552      	lsls	r2, r2, #21
 801a060:	2b00      	cmp	r3, #0
 801a062:	d0fa      	beq.n	801a05a <__ieee754_sqrt+0x152>
 801a064:	02dc      	lsls	r4, r3, #11
 801a066:	d50a      	bpl.n	801a07e <__ieee754_sqrt+0x176>
 801a068:	f1c1 0420 	rsb	r4, r1, #32
 801a06c:	fa22 f404 	lsr.w	r4, r2, r4
 801a070:	1e4d      	subs	r5, r1, #1
 801a072:	408a      	lsls	r2, r1
 801a074:	4323      	orrs	r3, r4
 801a076:	1b41      	subs	r1, r0, r5
 801a078:	e772      	b.n	8019f60 <__ieee754_sqrt+0x58>
 801a07a:	4608      	mov	r0, r1
 801a07c:	e7f0      	b.n	801a060 <__ieee754_sqrt+0x158>
 801a07e:	005b      	lsls	r3, r3, #1
 801a080:	3101      	adds	r1, #1
 801a082:	e7ef      	b.n	801a064 <__ieee754_sqrt+0x15c>
 801a084:	46e0      	mov	r8, ip
 801a086:	e7aa      	b.n	8019fde <__ieee754_sqrt+0xd6>
 801a088:	f7e6 f900 	bl	800028c <__adddf3>
 801a08c:	e9da 8900 	ldrd	r8, r9, [sl]
 801a090:	4602      	mov	r2, r0
 801a092:	460b      	mov	r3, r1
 801a094:	4640      	mov	r0, r8
 801a096:	4649      	mov	r1, r9
 801a098:	f7e6 fd20 	bl	8000adc <__aeabi_dcmplt>
 801a09c:	b120      	cbz	r0, 801a0a8 <__ieee754_sqrt+0x1a0>
 801a09e:	1ca0      	adds	r0, r4, #2
 801a0a0:	bf08      	it	eq
 801a0a2:	3501      	addeq	r5, #1
 801a0a4:	3402      	adds	r4, #2
 801a0a6:	e7ca      	b.n	801a03e <__ieee754_sqrt+0x136>
 801a0a8:	3401      	adds	r4, #1
 801a0aa:	f024 0401 	bic.w	r4, r4, #1
 801a0ae:	e7c6      	b.n	801a03e <__ieee754_sqrt+0x136>
 801a0b0:	7ff00000 	.word	0x7ff00000
 801a0b4:	200002f8 	.word	0x200002f8
 801a0b8:	20000300 	.word	0x20000300
 801a0bc:	00000000 	.word	0x00000000

0801a0c0 <__kernel_rem_pio2>:
 801a0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0c4:	ed2d 8b02 	vpush	{d8}
 801a0c8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 801a0cc:	f112 0f14 	cmn.w	r2, #20
 801a0d0:	9306      	str	r3, [sp, #24]
 801a0d2:	9104      	str	r1, [sp, #16]
 801a0d4:	4bc2      	ldr	r3, [pc, #776]	; (801a3e0 <__kernel_rem_pio2+0x320>)
 801a0d6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 801a0d8:	9009      	str	r0, [sp, #36]	; 0x24
 801a0da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a0de:	9300      	str	r3, [sp, #0]
 801a0e0:	9b06      	ldr	r3, [sp, #24]
 801a0e2:	f103 33ff 	add.w	r3, r3, #4294967295
 801a0e6:	bfa8      	it	ge
 801a0e8:	1ed4      	subge	r4, r2, #3
 801a0ea:	9305      	str	r3, [sp, #20]
 801a0ec:	bfb2      	itee	lt
 801a0ee:	2400      	movlt	r4, #0
 801a0f0:	2318      	movge	r3, #24
 801a0f2:	fb94 f4f3 	sdivge	r4, r4, r3
 801a0f6:	f06f 0317 	mvn.w	r3, #23
 801a0fa:	fb04 3303 	mla	r3, r4, r3, r3
 801a0fe:	eb03 0a02 	add.w	sl, r3, r2
 801a102:	9b00      	ldr	r3, [sp, #0]
 801a104:	9a05      	ldr	r2, [sp, #20]
 801a106:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 801a3d0 <__kernel_rem_pio2+0x310>
 801a10a:	eb03 0802 	add.w	r8, r3, r2
 801a10e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 801a110:	1aa7      	subs	r7, r4, r2
 801a112:	ae20      	add	r6, sp, #128	; 0x80
 801a114:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801a118:	2500      	movs	r5, #0
 801a11a:	4545      	cmp	r5, r8
 801a11c:	dd13      	ble.n	801a146 <__kernel_rem_pio2+0x86>
 801a11e:	9b06      	ldr	r3, [sp, #24]
 801a120:	aa20      	add	r2, sp, #128	; 0x80
 801a122:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801a126:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 801a12a:	f04f 0800 	mov.w	r8, #0
 801a12e:	9b00      	ldr	r3, [sp, #0]
 801a130:	4598      	cmp	r8, r3
 801a132:	dc31      	bgt.n	801a198 <__kernel_rem_pio2+0xd8>
 801a134:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 801a3d0 <__kernel_rem_pio2+0x310>
 801a138:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801a13c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a140:	462f      	mov	r7, r5
 801a142:	2600      	movs	r6, #0
 801a144:	e01b      	b.n	801a17e <__kernel_rem_pio2+0xbe>
 801a146:	42ef      	cmn	r7, r5
 801a148:	d407      	bmi.n	801a15a <__kernel_rem_pio2+0x9a>
 801a14a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801a14e:	f7e6 f9e9 	bl	8000524 <__aeabi_i2d>
 801a152:	e8e6 0102 	strd	r0, r1, [r6], #8
 801a156:	3501      	adds	r5, #1
 801a158:	e7df      	b.n	801a11a <__kernel_rem_pio2+0x5a>
 801a15a:	ec51 0b18 	vmov	r0, r1, d8
 801a15e:	e7f8      	b.n	801a152 <__kernel_rem_pio2+0x92>
 801a160:	e9d7 2300 	ldrd	r2, r3, [r7]
 801a164:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801a168:	f7e6 fa46 	bl	80005f8 <__aeabi_dmul>
 801a16c:	4602      	mov	r2, r0
 801a16e:	460b      	mov	r3, r1
 801a170:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a174:	f7e6 f88a 	bl	800028c <__adddf3>
 801a178:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801a17c:	3601      	adds	r6, #1
 801a17e:	9b05      	ldr	r3, [sp, #20]
 801a180:	429e      	cmp	r6, r3
 801a182:	f1a7 0708 	sub.w	r7, r7, #8
 801a186:	ddeb      	ble.n	801a160 <__kernel_rem_pio2+0xa0>
 801a188:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a18c:	f108 0801 	add.w	r8, r8, #1
 801a190:	ecab 7b02 	vstmia	fp!, {d7}
 801a194:	3508      	adds	r5, #8
 801a196:	e7ca      	b.n	801a12e <__kernel_rem_pio2+0x6e>
 801a198:	9b00      	ldr	r3, [sp, #0]
 801a19a:	aa0c      	add	r2, sp, #48	; 0x30
 801a19c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801a1a0:	930b      	str	r3, [sp, #44]	; 0x2c
 801a1a2:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 801a1a4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801a1a8:	9c00      	ldr	r4, [sp, #0]
 801a1aa:	930a      	str	r3, [sp, #40]	; 0x28
 801a1ac:	00e3      	lsls	r3, r4, #3
 801a1ae:	9308      	str	r3, [sp, #32]
 801a1b0:	ab98      	add	r3, sp, #608	; 0x260
 801a1b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801a1b6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 801a1ba:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 801a1be:	ab70      	add	r3, sp, #448	; 0x1c0
 801a1c0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 801a1c4:	46c3      	mov	fp, r8
 801a1c6:	46a1      	mov	r9, r4
 801a1c8:	f1b9 0f00 	cmp.w	r9, #0
 801a1cc:	f1a5 0508 	sub.w	r5, r5, #8
 801a1d0:	dc77      	bgt.n	801a2c2 <__kernel_rem_pio2+0x202>
 801a1d2:	ec47 6b10 	vmov	d0, r6, r7
 801a1d6:	4650      	mov	r0, sl
 801a1d8:	f7ff fdf6 	bl	8019dc8 <scalbn>
 801a1dc:	ec57 6b10 	vmov	r6, r7, d0
 801a1e0:	2200      	movs	r2, #0
 801a1e2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801a1e6:	ee10 0a10 	vmov	r0, s0
 801a1ea:	4639      	mov	r1, r7
 801a1ec:	f7e6 fa04 	bl	80005f8 <__aeabi_dmul>
 801a1f0:	ec41 0b10 	vmov	d0, r0, r1
 801a1f4:	f7ff f8cc 	bl	8019390 <floor>
 801a1f8:	4b7a      	ldr	r3, [pc, #488]	; (801a3e4 <__kernel_rem_pio2+0x324>)
 801a1fa:	ec51 0b10 	vmov	r0, r1, d0
 801a1fe:	2200      	movs	r2, #0
 801a200:	f7e6 f9fa 	bl	80005f8 <__aeabi_dmul>
 801a204:	4602      	mov	r2, r0
 801a206:	460b      	mov	r3, r1
 801a208:	4630      	mov	r0, r6
 801a20a:	4639      	mov	r1, r7
 801a20c:	f7e6 f83c 	bl	8000288 <__aeabi_dsub>
 801a210:	460f      	mov	r7, r1
 801a212:	4606      	mov	r6, r0
 801a214:	f7e6 fca0 	bl	8000b58 <__aeabi_d2iz>
 801a218:	9002      	str	r0, [sp, #8]
 801a21a:	f7e6 f983 	bl	8000524 <__aeabi_i2d>
 801a21e:	4602      	mov	r2, r0
 801a220:	460b      	mov	r3, r1
 801a222:	4630      	mov	r0, r6
 801a224:	4639      	mov	r1, r7
 801a226:	f7e6 f82f 	bl	8000288 <__aeabi_dsub>
 801a22a:	f1ba 0f00 	cmp.w	sl, #0
 801a22e:	4606      	mov	r6, r0
 801a230:	460f      	mov	r7, r1
 801a232:	dd6d      	ble.n	801a310 <__kernel_rem_pio2+0x250>
 801a234:	1e61      	subs	r1, r4, #1
 801a236:	ab0c      	add	r3, sp, #48	; 0x30
 801a238:	9d02      	ldr	r5, [sp, #8]
 801a23a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a23e:	f1ca 0018 	rsb	r0, sl, #24
 801a242:	fa43 f200 	asr.w	r2, r3, r0
 801a246:	4415      	add	r5, r2
 801a248:	4082      	lsls	r2, r0
 801a24a:	1a9b      	subs	r3, r3, r2
 801a24c:	aa0c      	add	r2, sp, #48	; 0x30
 801a24e:	9502      	str	r5, [sp, #8]
 801a250:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801a254:	f1ca 0217 	rsb	r2, sl, #23
 801a258:	fa43 fb02 	asr.w	fp, r3, r2
 801a25c:	f1bb 0f00 	cmp.w	fp, #0
 801a260:	dd65      	ble.n	801a32e <__kernel_rem_pio2+0x26e>
 801a262:	9b02      	ldr	r3, [sp, #8]
 801a264:	2200      	movs	r2, #0
 801a266:	3301      	adds	r3, #1
 801a268:	9302      	str	r3, [sp, #8]
 801a26a:	4615      	mov	r5, r2
 801a26c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801a270:	4294      	cmp	r4, r2
 801a272:	f300 809f 	bgt.w	801a3b4 <__kernel_rem_pio2+0x2f4>
 801a276:	f1ba 0f00 	cmp.w	sl, #0
 801a27a:	dd07      	ble.n	801a28c <__kernel_rem_pio2+0x1cc>
 801a27c:	f1ba 0f01 	cmp.w	sl, #1
 801a280:	f000 80c1 	beq.w	801a406 <__kernel_rem_pio2+0x346>
 801a284:	f1ba 0f02 	cmp.w	sl, #2
 801a288:	f000 80c7 	beq.w	801a41a <__kernel_rem_pio2+0x35a>
 801a28c:	f1bb 0f02 	cmp.w	fp, #2
 801a290:	d14d      	bne.n	801a32e <__kernel_rem_pio2+0x26e>
 801a292:	4632      	mov	r2, r6
 801a294:	463b      	mov	r3, r7
 801a296:	4954      	ldr	r1, [pc, #336]	; (801a3e8 <__kernel_rem_pio2+0x328>)
 801a298:	2000      	movs	r0, #0
 801a29a:	f7e5 fff5 	bl	8000288 <__aeabi_dsub>
 801a29e:	4606      	mov	r6, r0
 801a2a0:	460f      	mov	r7, r1
 801a2a2:	2d00      	cmp	r5, #0
 801a2a4:	d043      	beq.n	801a32e <__kernel_rem_pio2+0x26e>
 801a2a6:	4650      	mov	r0, sl
 801a2a8:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 801a3d8 <__kernel_rem_pio2+0x318>
 801a2ac:	f7ff fd8c 	bl	8019dc8 <scalbn>
 801a2b0:	4630      	mov	r0, r6
 801a2b2:	4639      	mov	r1, r7
 801a2b4:	ec53 2b10 	vmov	r2, r3, d0
 801a2b8:	f7e5 ffe6 	bl	8000288 <__aeabi_dsub>
 801a2bc:	4606      	mov	r6, r0
 801a2be:	460f      	mov	r7, r1
 801a2c0:	e035      	b.n	801a32e <__kernel_rem_pio2+0x26e>
 801a2c2:	4b4a      	ldr	r3, [pc, #296]	; (801a3ec <__kernel_rem_pio2+0x32c>)
 801a2c4:	2200      	movs	r2, #0
 801a2c6:	4630      	mov	r0, r6
 801a2c8:	4639      	mov	r1, r7
 801a2ca:	f7e6 f995 	bl	80005f8 <__aeabi_dmul>
 801a2ce:	f7e6 fc43 	bl	8000b58 <__aeabi_d2iz>
 801a2d2:	f7e6 f927 	bl	8000524 <__aeabi_i2d>
 801a2d6:	4602      	mov	r2, r0
 801a2d8:	460b      	mov	r3, r1
 801a2da:	ec43 2b18 	vmov	d8, r2, r3
 801a2de:	4b44      	ldr	r3, [pc, #272]	; (801a3f0 <__kernel_rem_pio2+0x330>)
 801a2e0:	2200      	movs	r2, #0
 801a2e2:	f7e6 f989 	bl	80005f8 <__aeabi_dmul>
 801a2e6:	4602      	mov	r2, r0
 801a2e8:	460b      	mov	r3, r1
 801a2ea:	4630      	mov	r0, r6
 801a2ec:	4639      	mov	r1, r7
 801a2ee:	f7e5 ffcb 	bl	8000288 <__aeabi_dsub>
 801a2f2:	f7e6 fc31 	bl	8000b58 <__aeabi_d2iz>
 801a2f6:	e9d5 2300 	ldrd	r2, r3, [r5]
 801a2fa:	f84b 0b04 	str.w	r0, [fp], #4
 801a2fe:	ec51 0b18 	vmov	r0, r1, d8
 801a302:	f7e5 ffc3 	bl	800028c <__adddf3>
 801a306:	f109 39ff 	add.w	r9, r9, #4294967295
 801a30a:	4606      	mov	r6, r0
 801a30c:	460f      	mov	r7, r1
 801a30e:	e75b      	b.n	801a1c8 <__kernel_rem_pio2+0x108>
 801a310:	d106      	bne.n	801a320 <__kernel_rem_pio2+0x260>
 801a312:	1e63      	subs	r3, r4, #1
 801a314:	aa0c      	add	r2, sp, #48	; 0x30
 801a316:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801a31a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 801a31e:	e79d      	b.n	801a25c <__kernel_rem_pio2+0x19c>
 801a320:	4b34      	ldr	r3, [pc, #208]	; (801a3f4 <__kernel_rem_pio2+0x334>)
 801a322:	2200      	movs	r2, #0
 801a324:	f7e6 fbee 	bl	8000b04 <__aeabi_dcmpge>
 801a328:	2800      	cmp	r0, #0
 801a32a:	d140      	bne.n	801a3ae <__kernel_rem_pio2+0x2ee>
 801a32c:	4683      	mov	fp, r0
 801a32e:	2200      	movs	r2, #0
 801a330:	2300      	movs	r3, #0
 801a332:	4630      	mov	r0, r6
 801a334:	4639      	mov	r1, r7
 801a336:	f7e6 fbc7 	bl	8000ac8 <__aeabi_dcmpeq>
 801a33a:	2800      	cmp	r0, #0
 801a33c:	f000 80c1 	beq.w	801a4c2 <__kernel_rem_pio2+0x402>
 801a340:	1e65      	subs	r5, r4, #1
 801a342:	462b      	mov	r3, r5
 801a344:	2200      	movs	r2, #0
 801a346:	9900      	ldr	r1, [sp, #0]
 801a348:	428b      	cmp	r3, r1
 801a34a:	da6d      	bge.n	801a428 <__kernel_rem_pio2+0x368>
 801a34c:	2a00      	cmp	r2, #0
 801a34e:	f000 808a 	beq.w	801a466 <__kernel_rem_pio2+0x3a6>
 801a352:	ab0c      	add	r3, sp, #48	; 0x30
 801a354:	f1aa 0a18 	sub.w	sl, sl, #24
 801a358:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801a35c:	2b00      	cmp	r3, #0
 801a35e:	f000 80ae 	beq.w	801a4be <__kernel_rem_pio2+0x3fe>
 801a362:	4650      	mov	r0, sl
 801a364:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 801a3d8 <__kernel_rem_pio2+0x318>
 801a368:	f7ff fd2e 	bl	8019dc8 <scalbn>
 801a36c:	1c6b      	adds	r3, r5, #1
 801a36e:	00da      	lsls	r2, r3, #3
 801a370:	9205      	str	r2, [sp, #20]
 801a372:	ec57 6b10 	vmov	r6, r7, d0
 801a376:	aa70      	add	r2, sp, #448	; 0x1c0
 801a378:	f8df 9070 	ldr.w	r9, [pc, #112]	; 801a3ec <__kernel_rem_pio2+0x32c>
 801a37c:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 801a380:	462c      	mov	r4, r5
 801a382:	f04f 0800 	mov.w	r8, #0
 801a386:	2c00      	cmp	r4, #0
 801a388:	f280 80d4 	bge.w	801a534 <__kernel_rem_pio2+0x474>
 801a38c:	462c      	mov	r4, r5
 801a38e:	2c00      	cmp	r4, #0
 801a390:	f2c0 8102 	blt.w	801a598 <__kernel_rem_pio2+0x4d8>
 801a394:	4b18      	ldr	r3, [pc, #96]	; (801a3f8 <__kernel_rem_pio2+0x338>)
 801a396:	461e      	mov	r6, r3
 801a398:	ab70      	add	r3, sp, #448	; 0x1c0
 801a39a:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 801a39e:	1b2b      	subs	r3, r5, r4
 801a3a0:	f04f 0900 	mov.w	r9, #0
 801a3a4:	f04f 0a00 	mov.w	sl, #0
 801a3a8:	2700      	movs	r7, #0
 801a3aa:	9306      	str	r3, [sp, #24]
 801a3ac:	e0e6      	b.n	801a57c <__kernel_rem_pio2+0x4bc>
 801a3ae:	f04f 0b02 	mov.w	fp, #2
 801a3b2:	e756      	b.n	801a262 <__kernel_rem_pio2+0x1a2>
 801a3b4:	f8d8 3000 	ldr.w	r3, [r8]
 801a3b8:	bb05      	cbnz	r5, 801a3fc <__kernel_rem_pio2+0x33c>
 801a3ba:	b123      	cbz	r3, 801a3c6 <__kernel_rem_pio2+0x306>
 801a3bc:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801a3c0:	f8c8 3000 	str.w	r3, [r8]
 801a3c4:	2301      	movs	r3, #1
 801a3c6:	3201      	adds	r2, #1
 801a3c8:	f108 0804 	add.w	r8, r8, #4
 801a3cc:	461d      	mov	r5, r3
 801a3ce:	e74f      	b.n	801a270 <__kernel_rem_pio2+0x1b0>
	...
 801a3dc:	3ff00000 	.word	0x3ff00000
 801a3e0:	0801d178 	.word	0x0801d178
 801a3e4:	40200000 	.word	0x40200000
 801a3e8:	3ff00000 	.word	0x3ff00000
 801a3ec:	3e700000 	.word	0x3e700000
 801a3f0:	41700000 	.word	0x41700000
 801a3f4:	3fe00000 	.word	0x3fe00000
 801a3f8:	0801d138 	.word	0x0801d138
 801a3fc:	1acb      	subs	r3, r1, r3
 801a3fe:	f8c8 3000 	str.w	r3, [r8]
 801a402:	462b      	mov	r3, r5
 801a404:	e7df      	b.n	801a3c6 <__kernel_rem_pio2+0x306>
 801a406:	1e62      	subs	r2, r4, #1
 801a408:	ab0c      	add	r3, sp, #48	; 0x30
 801a40a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a40e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801a412:	a90c      	add	r1, sp, #48	; 0x30
 801a414:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801a418:	e738      	b.n	801a28c <__kernel_rem_pio2+0x1cc>
 801a41a:	1e62      	subs	r2, r4, #1
 801a41c:	ab0c      	add	r3, sp, #48	; 0x30
 801a41e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a422:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801a426:	e7f4      	b.n	801a412 <__kernel_rem_pio2+0x352>
 801a428:	a90c      	add	r1, sp, #48	; 0x30
 801a42a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801a42e:	3b01      	subs	r3, #1
 801a430:	430a      	orrs	r2, r1
 801a432:	e788      	b.n	801a346 <__kernel_rem_pio2+0x286>
 801a434:	3301      	adds	r3, #1
 801a436:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801a43a:	2900      	cmp	r1, #0
 801a43c:	d0fa      	beq.n	801a434 <__kernel_rem_pio2+0x374>
 801a43e:	9a08      	ldr	r2, [sp, #32]
 801a440:	f502 7218 	add.w	r2, r2, #608	; 0x260
 801a444:	446a      	add	r2, sp
 801a446:	3a98      	subs	r2, #152	; 0x98
 801a448:	9208      	str	r2, [sp, #32]
 801a44a:	9a06      	ldr	r2, [sp, #24]
 801a44c:	a920      	add	r1, sp, #128	; 0x80
 801a44e:	18a2      	adds	r2, r4, r2
 801a450:	18e3      	adds	r3, r4, r3
 801a452:	f104 0801 	add.w	r8, r4, #1
 801a456:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 801a45a:	9302      	str	r3, [sp, #8]
 801a45c:	9b02      	ldr	r3, [sp, #8]
 801a45e:	4543      	cmp	r3, r8
 801a460:	da04      	bge.n	801a46c <__kernel_rem_pio2+0x3ac>
 801a462:	461c      	mov	r4, r3
 801a464:	e6a2      	b.n	801a1ac <__kernel_rem_pio2+0xec>
 801a466:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a468:	2301      	movs	r3, #1
 801a46a:	e7e4      	b.n	801a436 <__kernel_rem_pio2+0x376>
 801a46c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a46e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801a472:	f7e6 f857 	bl	8000524 <__aeabi_i2d>
 801a476:	e8e5 0102 	strd	r0, r1, [r5], #8
 801a47a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a47c:	46ab      	mov	fp, r5
 801a47e:	461c      	mov	r4, r3
 801a480:	f04f 0900 	mov.w	r9, #0
 801a484:	2600      	movs	r6, #0
 801a486:	2700      	movs	r7, #0
 801a488:	9b05      	ldr	r3, [sp, #20]
 801a48a:	4599      	cmp	r9, r3
 801a48c:	dd06      	ble.n	801a49c <__kernel_rem_pio2+0x3dc>
 801a48e:	9b08      	ldr	r3, [sp, #32]
 801a490:	e8e3 6702 	strd	r6, r7, [r3], #8
 801a494:	f108 0801 	add.w	r8, r8, #1
 801a498:	9308      	str	r3, [sp, #32]
 801a49a:	e7df      	b.n	801a45c <__kernel_rem_pio2+0x39c>
 801a49c:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801a4a0:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801a4a4:	f7e6 f8a8 	bl	80005f8 <__aeabi_dmul>
 801a4a8:	4602      	mov	r2, r0
 801a4aa:	460b      	mov	r3, r1
 801a4ac:	4630      	mov	r0, r6
 801a4ae:	4639      	mov	r1, r7
 801a4b0:	f7e5 feec 	bl	800028c <__adddf3>
 801a4b4:	f109 0901 	add.w	r9, r9, #1
 801a4b8:	4606      	mov	r6, r0
 801a4ba:	460f      	mov	r7, r1
 801a4bc:	e7e4      	b.n	801a488 <__kernel_rem_pio2+0x3c8>
 801a4be:	3d01      	subs	r5, #1
 801a4c0:	e747      	b.n	801a352 <__kernel_rem_pio2+0x292>
 801a4c2:	ec47 6b10 	vmov	d0, r6, r7
 801a4c6:	f1ca 0000 	rsb	r0, sl, #0
 801a4ca:	f7ff fc7d 	bl	8019dc8 <scalbn>
 801a4ce:	ec57 6b10 	vmov	r6, r7, d0
 801a4d2:	4ba0      	ldr	r3, [pc, #640]	; (801a754 <__kernel_rem_pio2+0x694>)
 801a4d4:	ee10 0a10 	vmov	r0, s0
 801a4d8:	2200      	movs	r2, #0
 801a4da:	4639      	mov	r1, r7
 801a4dc:	f7e6 fb12 	bl	8000b04 <__aeabi_dcmpge>
 801a4e0:	b1f8      	cbz	r0, 801a522 <__kernel_rem_pio2+0x462>
 801a4e2:	4b9d      	ldr	r3, [pc, #628]	; (801a758 <__kernel_rem_pio2+0x698>)
 801a4e4:	2200      	movs	r2, #0
 801a4e6:	4630      	mov	r0, r6
 801a4e8:	4639      	mov	r1, r7
 801a4ea:	f7e6 f885 	bl	80005f8 <__aeabi_dmul>
 801a4ee:	f7e6 fb33 	bl	8000b58 <__aeabi_d2iz>
 801a4f2:	4680      	mov	r8, r0
 801a4f4:	f7e6 f816 	bl	8000524 <__aeabi_i2d>
 801a4f8:	4b96      	ldr	r3, [pc, #600]	; (801a754 <__kernel_rem_pio2+0x694>)
 801a4fa:	2200      	movs	r2, #0
 801a4fc:	f7e6 f87c 	bl	80005f8 <__aeabi_dmul>
 801a500:	460b      	mov	r3, r1
 801a502:	4602      	mov	r2, r0
 801a504:	4639      	mov	r1, r7
 801a506:	4630      	mov	r0, r6
 801a508:	f7e5 febe 	bl	8000288 <__aeabi_dsub>
 801a50c:	f7e6 fb24 	bl	8000b58 <__aeabi_d2iz>
 801a510:	1c65      	adds	r5, r4, #1
 801a512:	ab0c      	add	r3, sp, #48	; 0x30
 801a514:	f10a 0a18 	add.w	sl, sl, #24
 801a518:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801a51c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801a520:	e71f      	b.n	801a362 <__kernel_rem_pio2+0x2a2>
 801a522:	4630      	mov	r0, r6
 801a524:	4639      	mov	r1, r7
 801a526:	f7e6 fb17 	bl	8000b58 <__aeabi_d2iz>
 801a52a:	ab0c      	add	r3, sp, #48	; 0x30
 801a52c:	4625      	mov	r5, r4
 801a52e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801a532:	e716      	b.n	801a362 <__kernel_rem_pio2+0x2a2>
 801a534:	ab0c      	add	r3, sp, #48	; 0x30
 801a536:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801a53a:	f7e5 fff3 	bl	8000524 <__aeabi_i2d>
 801a53e:	4632      	mov	r2, r6
 801a540:	463b      	mov	r3, r7
 801a542:	f7e6 f859 	bl	80005f8 <__aeabi_dmul>
 801a546:	4642      	mov	r2, r8
 801a548:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 801a54c:	464b      	mov	r3, r9
 801a54e:	4630      	mov	r0, r6
 801a550:	4639      	mov	r1, r7
 801a552:	f7e6 f851 	bl	80005f8 <__aeabi_dmul>
 801a556:	3c01      	subs	r4, #1
 801a558:	4606      	mov	r6, r0
 801a55a:	460f      	mov	r7, r1
 801a55c:	e713      	b.n	801a386 <__kernel_rem_pio2+0x2c6>
 801a55e:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 801a562:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 801a566:	f7e6 f847 	bl	80005f8 <__aeabi_dmul>
 801a56a:	4602      	mov	r2, r0
 801a56c:	460b      	mov	r3, r1
 801a56e:	4648      	mov	r0, r9
 801a570:	4651      	mov	r1, sl
 801a572:	f7e5 fe8b 	bl	800028c <__adddf3>
 801a576:	3701      	adds	r7, #1
 801a578:	4681      	mov	r9, r0
 801a57a:	468a      	mov	sl, r1
 801a57c:	9b00      	ldr	r3, [sp, #0]
 801a57e:	429f      	cmp	r7, r3
 801a580:	dc02      	bgt.n	801a588 <__kernel_rem_pio2+0x4c8>
 801a582:	9b06      	ldr	r3, [sp, #24]
 801a584:	429f      	cmp	r7, r3
 801a586:	ddea      	ble.n	801a55e <__kernel_rem_pio2+0x49e>
 801a588:	9a06      	ldr	r2, [sp, #24]
 801a58a:	ab48      	add	r3, sp, #288	; 0x120
 801a58c:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 801a590:	e9c6 9a00 	strd	r9, sl, [r6]
 801a594:	3c01      	subs	r4, #1
 801a596:	e6fa      	b.n	801a38e <__kernel_rem_pio2+0x2ce>
 801a598:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 801a59a:	2b02      	cmp	r3, #2
 801a59c:	dc0b      	bgt.n	801a5b6 <__kernel_rem_pio2+0x4f6>
 801a59e:	2b00      	cmp	r3, #0
 801a5a0:	dc39      	bgt.n	801a616 <__kernel_rem_pio2+0x556>
 801a5a2:	d05d      	beq.n	801a660 <__kernel_rem_pio2+0x5a0>
 801a5a4:	9b02      	ldr	r3, [sp, #8]
 801a5a6:	f003 0007 	and.w	r0, r3, #7
 801a5aa:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 801a5ae:	ecbd 8b02 	vpop	{d8}
 801a5b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a5b6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 801a5b8:	2b03      	cmp	r3, #3
 801a5ba:	d1f3      	bne.n	801a5a4 <__kernel_rem_pio2+0x4e4>
 801a5bc:	9b05      	ldr	r3, [sp, #20]
 801a5be:	9500      	str	r5, [sp, #0]
 801a5c0:	f503 7318 	add.w	r3, r3, #608	; 0x260
 801a5c4:	eb0d 0403 	add.w	r4, sp, r3
 801a5c8:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 801a5cc:	46a2      	mov	sl, r4
 801a5ce:	9b00      	ldr	r3, [sp, #0]
 801a5d0:	2b00      	cmp	r3, #0
 801a5d2:	f1aa 0a08 	sub.w	sl, sl, #8
 801a5d6:	dc69      	bgt.n	801a6ac <__kernel_rem_pio2+0x5ec>
 801a5d8:	46aa      	mov	sl, r5
 801a5da:	f1ba 0f01 	cmp.w	sl, #1
 801a5de:	f1a4 0408 	sub.w	r4, r4, #8
 801a5e2:	f300 8083 	bgt.w	801a6ec <__kernel_rem_pio2+0x62c>
 801a5e6:	9c05      	ldr	r4, [sp, #20]
 801a5e8:	ab48      	add	r3, sp, #288	; 0x120
 801a5ea:	441c      	add	r4, r3
 801a5ec:	2000      	movs	r0, #0
 801a5ee:	2100      	movs	r1, #0
 801a5f0:	2d01      	cmp	r5, #1
 801a5f2:	f300 809a 	bgt.w	801a72a <__kernel_rem_pio2+0x66a>
 801a5f6:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 801a5fa:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 801a5fe:	f1bb 0f00 	cmp.w	fp, #0
 801a602:	f040 8098 	bne.w	801a736 <__kernel_rem_pio2+0x676>
 801a606:	9b04      	ldr	r3, [sp, #16]
 801a608:	e9c3 7800 	strd	r7, r8, [r3]
 801a60c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 801a610:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801a614:	e7c6      	b.n	801a5a4 <__kernel_rem_pio2+0x4e4>
 801a616:	9e05      	ldr	r6, [sp, #20]
 801a618:	ab48      	add	r3, sp, #288	; 0x120
 801a61a:	441e      	add	r6, r3
 801a61c:	462c      	mov	r4, r5
 801a61e:	2000      	movs	r0, #0
 801a620:	2100      	movs	r1, #0
 801a622:	2c00      	cmp	r4, #0
 801a624:	da33      	bge.n	801a68e <__kernel_rem_pio2+0x5ce>
 801a626:	f1bb 0f00 	cmp.w	fp, #0
 801a62a:	d036      	beq.n	801a69a <__kernel_rem_pio2+0x5da>
 801a62c:	4602      	mov	r2, r0
 801a62e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a632:	9c04      	ldr	r4, [sp, #16]
 801a634:	e9c4 2300 	strd	r2, r3, [r4]
 801a638:	4602      	mov	r2, r0
 801a63a:	460b      	mov	r3, r1
 801a63c:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 801a640:	f7e5 fe22 	bl	8000288 <__aeabi_dsub>
 801a644:	ae4a      	add	r6, sp, #296	; 0x128
 801a646:	2401      	movs	r4, #1
 801a648:	42a5      	cmp	r5, r4
 801a64a:	da29      	bge.n	801a6a0 <__kernel_rem_pio2+0x5e0>
 801a64c:	f1bb 0f00 	cmp.w	fp, #0
 801a650:	d002      	beq.n	801a658 <__kernel_rem_pio2+0x598>
 801a652:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a656:	4619      	mov	r1, r3
 801a658:	9b04      	ldr	r3, [sp, #16]
 801a65a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801a65e:	e7a1      	b.n	801a5a4 <__kernel_rem_pio2+0x4e4>
 801a660:	9c05      	ldr	r4, [sp, #20]
 801a662:	ab48      	add	r3, sp, #288	; 0x120
 801a664:	441c      	add	r4, r3
 801a666:	2000      	movs	r0, #0
 801a668:	2100      	movs	r1, #0
 801a66a:	2d00      	cmp	r5, #0
 801a66c:	da09      	bge.n	801a682 <__kernel_rem_pio2+0x5c2>
 801a66e:	f1bb 0f00 	cmp.w	fp, #0
 801a672:	d002      	beq.n	801a67a <__kernel_rem_pio2+0x5ba>
 801a674:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a678:	4619      	mov	r1, r3
 801a67a:	9b04      	ldr	r3, [sp, #16]
 801a67c:	e9c3 0100 	strd	r0, r1, [r3]
 801a680:	e790      	b.n	801a5a4 <__kernel_rem_pio2+0x4e4>
 801a682:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801a686:	f7e5 fe01 	bl	800028c <__adddf3>
 801a68a:	3d01      	subs	r5, #1
 801a68c:	e7ed      	b.n	801a66a <__kernel_rem_pio2+0x5aa>
 801a68e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801a692:	f7e5 fdfb 	bl	800028c <__adddf3>
 801a696:	3c01      	subs	r4, #1
 801a698:	e7c3      	b.n	801a622 <__kernel_rem_pio2+0x562>
 801a69a:	4602      	mov	r2, r0
 801a69c:	460b      	mov	r3, r1
 801a69e:	e7c8      	b.n	801a632 <__kernel_rem_pio2+0x572>
 801a6a0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801a6a4:	f7e5 fdf2 	bl	800028c <__adddf3>
 801a6a8:	3401      	adds	r4, #1
 801a6aa:	e7cd      	b.n	801a648 <__kernel_rem_pio2+0x588>
 801a6ac:	e9da 8900 	ldrd	r8, r9, [sl]
 801a6b0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 801a6b4:	9b00      	ldr	r3, [sp, #0]
 801a6b6:	3b01      	subs	r3, #1
 801a6b8:	9300      	str	r3, [sp, #0]
 801a6ba:	4632      	mov	r2, r6
 801a6bc:	463b      	mov	r3, r7
 801a6be:	4640      	mov	r0, r8
 801a6c0:	4649      	mov	r1, r9
 801a6c2:	f7e5 fde3 	bl	800028c <__adddf3>
 801a6c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801a6ca:	4602      	mov	r2, r0
 801a6cc:	460b      	mov	r3, r1
 801a6ce:	4640      	mov	r0, r8
 801a6d0:	4649      	mov	r1, r9
 801a6d2:	f7e5 fdd9 	bl	8000288 <__aeabi_dsub>
 801a6d6:	4632      	mov	r2, r6
 801a6d8:	463b      	mov	r3, r7
 801a6da:	f7e5 fdd7 	bl	800028c <__adddf3>
 801a6de:	ed9d 7b06 	vldr	d7, [sp, #24]
 801a6e2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801a6e6:	ed8a 7b00 	vstr	d7, [sl]
 801a6ea:	e770      	b.n	801a5ce <__kernel_rem_pio2+0x50e>
 801a6ec:	e9d4 8900 	ldrd	r8, r9, [r4]
 801a6f0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 801a6f4:	4640      	mov	r0, r8
 801a6f6:	4632      	mov	r2, r6
 801a6f8:	463b      	mov	r3, r7
 801a6fa:	4649      	mov	r1, r9
 801a6fc:	f7e5 fdc6 	bl	800028c <__adddf3>
 801a700:	e9cd 0100 	strd	r0, r1, [sp]
 801a704:	4602      	mov	r2, r0
 801a706:	460b      	mov	r3, r1
 801a708:	4640      	mov	r0, r8
 801a70a:	4649      	mov	r1, r9
 801a70c:	f7e5 fdbc 	bl	8000288 <__aeabi_dsub>
 801a710:	4632      	mov	r2, r6
 801a712:	463b      	mov	r3, r7
 801a714:	f7e5 fdba 	bl	800028c <__adddf3>
 801a718:	ed9d 7b00 	vldr	d7, [sp]
 801a71c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801a720:	ed84 7b00 	vstr	d7, [r4]
 801a724:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a728:	e757      	b.n	801a5da <__kernel_rem_pio2+0x51a>
 801a72a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801a72e:	f7e5 fdad 	bl	800028c <__adddf3>
 801a732:	3d01      	subs	r5, #1
 801a734:	e75c      	b.n	801a5f0 <__kernel_rem_pio2+0x530>
 801a736:	9b04      	ldr	r3, [sp, #16]
 801a738:	9a04      	ldr	r2, [sp, #16]
 801a73a:	601f      	str	r7, [r3, #0]
 801a73c:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 801a740:	605c      	str	r4, [r3, #4]
 801a742:	609d      	str	r5, [r3, #8]
 801a744:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801a748:	60d3      	str	r3, [r2, #12]
 801a74a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a74e:	6110      	str	r0, [r2, #16]
 801a750:	6153      	str	r3, [r2, #20]
 801a752:	e727      	b.n	801a5a4 <__kernel_rem_pio2+0x4e4>
 801a754:	41700000 	.word	0x41700000
 801a758:	3e700000 	.word	0x3e700000
 801a75c:	00000000 	.word	0x00000000

0801a760 <__ieee754_acos>:
 801a760:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a764:	ec55 4b10 	vmov	r4, r5, d0
 801a768:	49b7      	ldr	r1, [pc, #732]	; (801aa48 <__ieee754_acos+0x2e8>)
 801a76a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801a76e:	428b      	cmp	r3, r1
 801a770:	dd1b      	ble.n	801a7aa <__ieee754_acos+0x4a>
 801a772:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 801a776:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801a77a:	4323      	orrs	r3, r4
 801a77c:	d106      	bne.n	801a78c <__ieee754_acos+0x2c>
 801a77e:	2d00      	cmp	r5, #0
 801a780:	f300 8211 	bgt.w	801aba6 <__ieee754_acos+0x446>
 801a784:	ed9f 0b96 	vldr	d0, [pc, #600]	; 801a9e0 <__ieee754_acos+0x280>
 801a788:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a78c:	ee10 2a10 	vmov	r2, s0
 801a790:	462b      	mov	r3, r5
 801a792:	ee10 0a10 	vmov	r0, s0
 801a796:	4629      	mov	r1, r5
 801a798:	f7e5 fd76 	bl	8000288 <__aeabi_dsub>
 801a79c:	4602      	mov	r2, r0
 801a79e:	460b      	mov	r3, r1
 801a7a0:	f7e6 f854 	bl	800084c <__aeabi_ddiv>
 801a7a4:	ec41 0b10 	vmov	d0, r0, r1
 801a7a8:	e7ee      	b.n	801a788 <__ieee754_acos+0x28>
 801a7aa:	49a8      	ldr	r1, [pc, #672]	; (801aa4c <__ieee754_acos+0x2ec>)
 801a7ac:	428b      	cmp	r3, r1
 801a7ae:	f300 8087 	bgt.w	801a8c0 <__ieee754_acos+0x160>
 801a7b2:	4aa7      	ldr	r2, [pc, #668]	; (801aa50 <__ieee754_acos+0x2f0>)
 801a7b4:	4293      	cmp	r3, r2
 801a7b6:	f340 81f9 	ble.w	801abac <__ieee754_acos+0x44c>
 801a7ba:	ee10 2a10 	vmov	r2, s0
 801a7be:	ee10 0a10 	vmov	r0, s0
 801a7c2:	462b      	mov	r3, r5
 801a7c4:	4629      	mov	r1, r5
 801a7c6:	f7e5 ff17 	bl	80005f8 <__aeabi_dmul>
 801a7ca:	a387      	add	r3, pc, #540	; (adr r3, 801a9e8 <__ieee754_acos+0x288>)
 801a7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a7d0:	4606      	mov	r6, r0
 801a7d2:	460f      	mov	r7, r1
 801a7d4:	f7e5 ff10 	bl	80005f8 <__aeabi_dmul>
 801a7d8:	a385      	add	r3, pc, #532	; (adr r3, 801a9f0 <__ieee754_acos+0x290>)
 801a7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a7de:	f7e5 fd55 	bl	800028c <__adddf3>
 801a7e2:	4632      	mov	r2, r6
 801a7e4:	463b      	mov	r3, r7
 801a7e6:	f7e5 ff07 	bl	80005f8 <__aeabi_dmul>
 801a7ea:	a383      	add	r3, pc, #524	; (adr r3, 801a9f8 <__ieee754_acos+0x298>)
 801a7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a7f0:	f7e5 fd4a 	bl	8000288 <__aeabi_dsub>
 801a7f4:	4632      	mov	r2, r6
 801a7f6:	463b      	mov	r3, r7
 801a7f8:	f7e5 fefe 	bl	80005f8 <__aeabi_dmul>
 801a7fc:	a380      	add	r3, pc, #512	; (adr r3, 801aa00 <__ieee754_acos+0x2a0>)
 801a7fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a802:	f7e5 fd43 	bl	800028c <__adddf3>
 801a806:	4632      	mov	r2, r6
 801a808:	463b      	mov	r3, r7
 801a80a:	f7e5 fef5 	bl	80005f8 <__aeabi_dmul>
 801a80e:	a37e      	add	r3, pc, #504	; (adr r3, 801aa08 <__ieee754_acos+0x2a8>)
 801a810:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a814:	f7e5 fd38 	bl	8000288 <__aeabi_dsub>
 801a818:	4632      	mov	r2, r6
 801a81a:	463b      	mov	r3, r7
 801a81c:	f7e5 feec 	bl	80005f8 <__aeabi_dmul>
 801a820:	a37b      	add	r3, pc, #492	; (adr r3, 801aa10 <__ieee754_acos+0x2b0>)
 801a822:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a826:	f7e5 fd31 	bl	800028c <__adddf3>
 801a82a:	4632      	mov	r2, r6
 801a82c:	463b      	mov	r3, r7
 801a82e:	f7e5 fee3 	bl	80005f8 <__aeabi_dmul>
 801a832:	a379      	add	r3, pc, #484	; (adr r3, 801aa18 <__ieee754_acos+0x2b8>)
 801a834:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a838:	4680      	mov	r8, r0
 801a83a:	4689      	mov	r9, r1
 801a83c:	4630      	mov	r0, r6
 801a83e:	4639      	mov	r1, r7
 801a840:	f7e5 feda 	bl	80005f8 <__aeabi_dmul>
 801a844:	a376      	add	r3, pc, #472	; (adr r3, 801aa20 <__ieee754_acos+0x2c0>)
 801a846:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a84a:	f7e5 fd1d 	bl	8000288 <__aeabi_dsub>
 801a84e:	4632      	mov	r2, r6
 801a850:	463b      	mov	r3, r7
 801a852:	f7e5 fed1 	bl	80005f8 <__aeabi_dmul>
 801a856:	a374      	add	r3, pc, #464	; (adr r3, 801aa28 <__ieee754_acos+0x2c8>)
 801a858:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a85c:	f7e5 fd16 	bl	800028c <__adddf3>
 801a860:	4632      	mov	r2, r6
 801a862:	463b      	mov	r3, r7
 801a864:	f7e5 fec8 	bl	80005f8 <__aeabi_dmul>
 801a868:	a371      	add	r3, pc, #452	; (adr r3, 801aa30 <__ieee754_acos+0x2d0>)
 801a86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a86e:	f7e5 fd0b 	bl	8000288 <__aeabi_dsub>
 801a872:	4632      	mov	r2, r6
 801a874:	463b      	mov	r3, r7
 801a876:	f7e5 febf 	bl	80005f8 <__aeabi_dmul>
 801a87a:	4b76      	ldr	r3, [pc, #472]	; (801aa54 <__ieee754_acos+0x2f4>)
 801a87c:	2200      	movs	r2, #0
 801a87e:	f7e5 fd05 	bl	800028c <__adddf3>
 801a882:	4602      	mov	r2, r0
 801a884:	460b      	mov	r3, r1
 801a886:	4640      	mov	r0, r8
 801a888:	4649      	mov	r1, r9
 801a88a:	f7e5 ffdf 	bl	800084c <__aeabi_ddiv>
 801a88e:	4622      	mov	r2, r4
 801a890:	462b      	mov	r3, r5
 801a892:	f7e5 feb1 	bl	80005f8 <__aeabi_dmul>
 801a896:	4602      	mov	r2, r0
 801a898:	460b      	mov	r3, r1
 801a89a:	a167      	add	r1, pc, #412	; (adr r1, 801aa38 <__ieee754_acos+0x2d8>)
 801a89c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a8a0:	f7e5 fcf2 	bl	8000288 <__aeabi_dsub>
 801a8a4:	4602      	mov	r2, r0
 801a8a6:	460b      	mov	r3, r1
 801a8a8:	4620      	mov	r0, r4
 801a8aa:	4629      	mov	r1, r5
 801a8ac:	f7e5 fcec 	bl	8000288 <__aeabi_dsub>
 801a8b0:	4602      	mov	r2, r0
 801a8b2:	460b      	mov	r3, r1
 801a8b4:	a162      	add	r1, pc, #392	; (adr r1, 801aa40 <__ieee754_acos+0x2e0>)
 801a8b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a8ba:	f7e5 fce5 	bl	8000288 <__aeabi_dsub>
 801a8be:	e771      	b.n	801a7a4 <__ieee754_acos+0x44>
 801a8c0:	2d00      	cmp	r5, #0
 801a8c2:	f280 80cb 	bge.w	801aa5c <__ieee754_acos+0x2fc>
 801a8c6:	ee10 0a10 	vmov	r0, s0
 801a8ca:	4b62      	ldr	r3, [pc, #392]	; (801aa54 <__ieee754_acos+0x2f4>)
 801a8cc:	2200      	movs	r2, #0
 801a8ce:	4629      	mov	r1, r5
 801a8d0:	f7e5 fcdc 	bl	800028c <__adddf3>
 801a8d4:	4b60      	ldr	r3, [pc, #384]	; (801aa58 <__ieee754_acos+0x2f8>)
 801a8d6:	2200      	movs	r2, #0
 801a8d8:	f7e5 fe8e 	bl	80005f8 <__aeabi_dmul>
 801a8dc:	a342      	add	r3, pc, #264	; (adr r3, 801a9e8 <__ieee754_acos+0x288>)
 801a8de:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a8e2:	4604      	mov	r4, r0
 801a8e4:	460d      	mov	r5, r1
 801a8e6:	f7e5 fe87 	bl	80005f8 <__aeabi_dmul>
 801a8ea:	a341      	add	r3, pc, #260	; (adr r3, 801a9f0 <__ieee754_acos+0x290>)
 801a8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a8f0:	f7e5 fccc 	bl	800028c <__adddf3>
 801a8f4:	4622      	mov	r2, r4
 801a8f6:	462b      	mov	r3, r5
 801a8f8:	f7e5 fe7e 	bl	80005f8 <__aeabi_dmul>
 801a8fc:	a33e      	add	r3, pc, #248	; (adr r3, 801a9f8 <__ieee754_acos+0x298>)
 801a8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a902:	f7e5 fcc1 	bl	8000288 <__aeabi_dsub>
 801a906:	4622      	mov	r2, r4
 801a908:	462b      	mov	r3, r5
 801a90a:	f7e5 fe75 	bl	80005f8 <__aeabi_dmul>
 801a90e:	a33c      	add	r3, pc, #240	; (adr r3, 801aa00 <__ieee754_acos+0x2a0>)
 801a910:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a914:	f7e5 fcba 	bl	800028c <__adddf3>
 801a918:	4622      	mov	r2, r4
 801a91a:	462b      	mov	r3, r5
 801a91c:	f7e5 fe6c 	bl	80005f8 <__aeabi_dmul>
 801a920:	a339      	add	r3, pc, #228	; (adr r3, 801aa08 <__ieee754_acos+0x2a8>)
 801a922:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a926:	f7e5 fcaf 	bl	8000288 <__aeabi_dsub>
 801a92a:	4622      	mov	r2, r4
 801a92c:	462b      	mov	r3, r5
 801a92e:	f7e5 fe63 	bl	80005f8 <__aeabi_dmul>
 801a932:	a337      	add	r3, pc, #220	; (adr r3, 801aa10 <__ieee754_acos+0x2b0>)
 801a934:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a938:	f7e5 fca8 	bl	800028c <__adddf3>
 801a93c:	4622      	mov	r2, r4
 801a93e:	462b      	mov	r3, r5
 801a940:	f7e5 fe5a 	bl	80005f8 <__aeabi_dmul>
 801a944:	ec45 4b10 	vmov	d0, r4, r5
 801a948:	4680      	mov	r8, r0
 801a94a:	4689      	mov	r9, r1
 801a94c:	f7ff fadc 	bl	8019f08 <__ieee754_sqrt>
 801a950:	a331      	add	r3, pc, #196	; (adr r3, 801aa18 <__ieee754_acos+0x2b8>)
 801a952:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a956:	4620      	mov	r0, r4
 801a958:	4629      	mov	r1, r5
 801a95a:	ec57 6b10 	vmov	r6, r7, d0
 801a95e:	f7e5 fe4b 	bl	80005f8 <__aeabi_dmul>
 801a962:	a32f      	add	r3, pc, #188	; (adr r3, 801aa20 <__ieee754_acos+0x2c0>)
 801a964:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a968:	f7e5 fc8e 	bl	8000288 <__aeabi_dsub>
 801a96c:	4622      	mov	r2, r4
 801a96e:	462b      	mov	r3, r5
 801a970:	f7e5 fe42 	bl	80005f8 <__aeabi_dmul>
 801a974:	a32c      	add	r3, pc, #176	; (adr r3, 801aa28 <__ieee754_acos+0x2c8>)
 801a976:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a97a:	f7e5 fc87 	bl	800028c <__adddf3>
 801a97e:	4622      	mov	r2, r4
 801a980:	462b      	mov	r3, r5
 801a982:	f7e5 fe39 	bl	80005f8 <__aeabi_dmul>
 801a986:	a32a      	add	r3, pc, #168	; (adr r3, 801aa30 <__ieee754_acos+0x2d0>)
 801a988:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a98c:	f7e5 fc7c 	bl	8000288 <__aeabi_dsub>
 801a990:	4622      	mov	r2, r4
 801a992:	462b      	mov	r3, r5
 801a994:	f7e5 fe30 	bl	80005f8 <__aeabi_dmul>
 801a998:	4b2e      	ldr	r3, [pc, #184]	; (801aa54 <__ieee754_acos+0x2f4>)
 801a99a:	2200      	movs	r2, #0
 801a99c:	f7e5 fc76 	bl	800028c <__adddf3>
 801a9a0:	4602      	mov	r2, r0
 801a9a2:	460b      	mov	r3, r1
 801a9a4:	4640      	mov	r0, r8
 801a9a6:	4649      	mov	r1, r9
 801a9a8:	f7e5 ff50 	bl	800084c <__aeabi_ddiv>
 801a9ac:	4632      	mov	r2, r6
 801a9ae:	463b      	mov	r3, r7
 801a9b0:	f7e5 fe22 	bl	80005f8 <__aeabi_dmul>
 801a9b4:	a320      	add	r3, pc, #128	; (adr r3, 801aa38 <__ieee754_acos+0x2d8>)
 801a9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9ba:	f7e5 fc65 	bl	8000288 <__aeabi_dsub>
 801a9be:	4632      	mov	r2, r6
 801a9c0:	463b      	mov	r3, r7
 801a9c2:	f7e5 fc63 	bl	800028c <__adddf3>
 801a9c6:	4602      	mov	r2, r0
 801a9c8:	460b      	mov	r3, r1
 801a9ca:	f7e5 fc5f 	bl	800028c <__adddf3>
 801a9ce:	4602      	mov	r2, r0
 801a9d0:	460b      	mov	r3, r1
 801a9d2:	a103      	add	r1, pc, #12	; (adr r1, 801a9e0 <__ieee754_acos+0x280>)
 801a9d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a9d8:	e76f      	b.n	801a8ba <__ieee754_acos+0x15a>
 801a9da:	bf00      	nop
 801a9dc:	f3af 8000 	nop.w
 801a9e0:	54442d18 	.word	0x54442d18
 801a9e4:	400921fb 	.word	0x400921fb
 801a9e8:	0dfdf709 	.word	0x0dfdf709
 801a9ec:	3f023de1 	.word	0x3f023de1
 801a9f0:	7501b288 	.word	0x7501b288
 801a9f4:	3f49efe0 	.word	0x3f49efe0
 801a9f8:	b5688f3b 	.word	0xb5688f3b
 801a9fc:	3fa48228 	.word	0x3fa48228
 801aa00:	0e884455 	.word	0x0e884455
 801aa04:	3fc9c155 	.word	0x3fc9c155
 801aa08:	03eb6f7d 	.word	0x03eb6f7d
 801aa0c:	3fd4d612 	.word	0x3fd4d612
 801aa10:	55555555 	.word	0x55555555
 801aa14:	3fc55555 	.word	0x3fc55555
 801aa18:	b12e9282 	.word	0xb12e9282
 801aa1c:	3fb3b8c5 	.word	0x3fb3b8c5
 801aa20:	1b8d0159 	.word	0x1b8d0159
 801aa24:	3fe6066c 	.word	0x3fe6066c
 801aa28:	9c598ac8 	.word	0x9c598ac8
 801aa2c:	40002ae5 	.word	0x40002ae5
 801aa30:	1c8a2d4b 	.word	0x1c8a2d4b
 801aa34:	40033a27 	.word	0x40033a27
 801aa38:	33145c07 	.word	0x33145c07
 801aa3c:	3c91a626 	.word	0x3c91a626
 801aa40:	54442d18 	.word	0x54442d18
 801aa44:	3ff921fb 	.word	0x3ff921fb
 801aa48:	3fefffff 	.word	0x3fefffff
 801aa4c:	3fdfffff 	.word	0x3fdfffff
 801aa50:	3c600000 	.word	0x3c600000
 801aa54:	3ff00000 	.word	0x3ff00000
 801aa58:	3fe00000 	.word	0x3fe00000
 801aa5c:	ee10 2a10 	vmov	r2, s0
 801aa60:	462b      	mov	r3, r5
 801aa62:	496d      	ldr	r1, [pc, #436]	; (801ac18 <__ieee754_acos+0x4b8>)
 801aa64:	2000      	movs	r0, #0
 801aa66:	f7e5 fc0f 	bl	8000288 <__aeabi_dsub>
 801aa6a:	4b6c      	ldr	r3, [pc, #432]	; (801ac1c <__ieee754_acos+0x4bc>)
 801aa6c:	2200      	movs	r2, #0
 801aa6e:	f7e5 fdc3 	bl	80005f8 <__aeabi_dmul>
 801aa72:	4604      	mov	r4, r0
 801aa74:	460d      	mov	r5, r1
 801aa76:	ec45 4b10 	vmov	d0, r4, r5
 801aa7a:	f7ff fa45 	bl	8019f08 <__ieee754_sqrt>
 801aa7e:	a34e      	add	r3, pc, #312	; (adr r3, 801abb8 <__ieee754_acos+0x458>)
 801aa80:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa84:	4620      	mov	r0, r4
 801aa86:	4629      	mov	r1, r5
 801aa88:	ec59 8b10 	vmov	r8, r9, d0
 801aa8c:	f7e5 fdb4 	bl	80005f8 <__aeabi_dmul>
 801aa90:	a34b      	add	r3, pc, #300	; (adr r3, 801abc0 <__ieee754_acos+0x460>)
 801aa92:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa96:	f7e5 fbf9 	bl	800028c <__adddf3>
 801aa9a:	4622      	mov	r2, r4
 801aa9c:	462b      	mov	r3, r5
 801aa9e:	f7e5 fdab 	bl	80005f8 <__aeabi_dmul>
 801aaa2:	a349      	add	r3, pc, #292	; (adr r3, 801abc8 <__ieee754_acos+0x468>)
 801aaa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aaa8:	f7e5 fbee 	bl	8000288 <__aeabi_dsub>
 801aaac:	4622      	mov	r2, r4
 801aaae:	462b      	mov	r3, r5
 801aab0:	f7e5 fda2 	bl	80005f8 <__aeabi_dmul>
 801aab4:	a346      	add	r3, pc, #280	; (adr r3, 801abd0 <__ieee754_acos+0x470>)
 801aab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aaba:	f7e5 fbe7 	bl	800028c <__adddf3>
 801aabe:	4622      	mov	r2, r4
 801aac0:	462b      	mov	r3, r5
 801aac2:	f7e5 fd99 	bl	80005f8 <__aeabi_dmul>
 801aac6:	a344      	add	r3, pc, #272	; (adr r3, 801abd8 <__ieee754_acos+0x478>)
 801aac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aacc:	f7e5 fbdc 	bl	8000288 <__aeabi_dsub>
 801aad0:	4622      	mov	r2, r4
 801aad2:	462b      	mov	r3, r5
 801aad4:	f7e5 fd90 	bl	80005f8 <__aeabi_dmul>
 801aad8:	a341      	add	r3, pc, #260	; (adr r3, 801abe0 <__ieee754_acos+0x480>)
 801aada:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aade:	f7e5 fbd5 	bl	800028c <__adddf3>
 801aae2:	4622      	mov	r2, r4
 801aae4:	462b      	mov	r3, r5
 801aae6:	f7e5 fd87 	bl	80005f8 <__aeabi_dmul>
 801aaea:	a33f      	add	r3, pc, #252	; (adr r3, 801abe8 <__ieee754_acos+0x488>)
 801aaec:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aaf0:	4682      	mov	sl, r0
 801aaf2:	468b      	mov	fp, r1
 801aaf4:	4620      	mov	r0, r4
 801aaf6:	4629      	mov	r1, r5
 801aaf8:	f7e5 fd7e 	bl	80005f8 <__aeabi_dmul>
 801aafc:	a33c      	add	r3, pc, #240	; (adr r3, 801abf0 <__ieee754_acos+0x490>)
 801aafe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab02:	f7e5 fbc1 	bl	8000288 <__aeabi_dsub>
 801ab06:	4622      	mov	r2, r4
 801ab08:	462b      	mov	r3, r5
 801ab0a:	f7e5 fd75 	bl	80005f8 <__aeabi_dmul>
 801ab0e:	a33a      	add	r3, pc, #232	; (adr r3, 801abf8 <__ieee754_acos+0x498>)
 801ab10:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab14:	f7e5 fbba 	bl	800028c <__adddf3>
 801ab18:	4622      	mov	r2, r4
 801ab1a:	462b      	mov	r3, r5
 801ab1c:	f7e5 fd6c 	bl	80005f8 <__aeabi_dmul>
 801ab20:	a337      	add	r3, pc, #220	; (adr r3, 801ac00 <__ieee754_acos+0x4a0>)
 801ab22:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab26:	f7e5 fbaf 	bl	8000288 <__aeabi_dsub>
 801ab2a:	4622      	mov	r2, r4
 801ab2c:	462b      	mov	r3, r5
 801ab2e:	f7e5 fd63 	bl	80005f8 <__aeabi_dmul>
 801ab32:	4b39      	ldr	r3, [pc, #228]	; (801ac18 <__ieee754_acos+0x4b8>)
 801ab34:	2200      	movs	r2, #0
 801ab36:	f7e5 fba9 	bl	800028c <__adddf3>
 801ab3a:	4602      	mov	r2, r0
 801ab3c:	460b      	mov	r3, r1
 801ab3e:	4650      	mov	r0, sl
 801ab40:	4659      	mov	r1, fp
 801ab42:	f7e5 fe83 	bl	800084c <__aeabi_ddiv>
 801ab46:	4642      	mov	r2, r8
 801ab48:	464b      	mov	r3, r9
 801ab4a:	f7e5 fd55 	bl	80005f8 <__aeabi_dmul>
 801ab4e:	2600      	movs	r6, #0
 801ab50:	4682      	mov	sl, r0
 801ab52:	468b      	mov	fp, r1
 801ab54:	4632      	mov	r2, r6
 801ab56:	464b      	mov	r3, r9
 801ab58:	4630      	mov	r0, r6
 801ab5a:	4649      	mov	r1, r9
 801ab5c:	f7e5 fd4c 	bl	80005f8 <__aeabi_dmul>
 801ab60:	4602      	mov	r2, r0
 801ab62:	460b      	mov	r3, r1
 801ab64:	4620      	mov	r0, r4
 801ab66:	4629      	mov	r1, r5
 801ab68:	f7e5 fb8e 	bl	8000288 <__aeabi_dsub>
 801ab6c:	4632      	mov	r2, r6
 801ab6e:	4604      	mov	r4, r0
 801ab70:	460d      	mov	r5, r1
 801ab72:	464b      	mov	r3, r9
 801ab74:	4640      	mov	r0, r8
 801ab76:	4649      	mov	r1, r9
 801ab78:	f7e5 fb88 	bl	800028c <__adddf3>
 801ab7c:	4602      	mov	r2, r0
 801ab7e:	460b      	mov	r3, r1
 801ab80:	4620      	mov	r0, r4
 801ab82:	4629      	mov	r1, r5
 801ab84:	f7e5 fe62 	bl	800084c <__aeabi_ddiv>
 801ab88:	4602      	mov	r2, r0
 801ab8a:	460b      	mov	r3, r1
 801ab8c:	4650      	mov	r0, sl
 801ab8e:	4659      	mov	r1, fp
 801ab90:	f7e5 fb7c 	bl	800028c <__adddf3>
 801ab94:	4632      	mov	r2, r6
 801ab96:	464b      	mov	r3, r9
 801ab98:	f7e5 fb78 	bl	800028c <__adddf3>
 801ab9c:	4602      	mov	r2, r0
 801ab9e:	460b      	mov	r3, r1
 801aba0:	f7e5 fb74 	bl	800028c <__adddf3>
 801aba4:	e5fe      	b.n	801a7a4 <__ieee754_acos+0x44>
 801aba6:	ed9f 0b18 	vldr	d0, [pc, #96]	; 801ac08 <__ieee754_acos+0x4a8>
 801abaa:	e5ed      	b.n	801a788 <__ieee754_acos+0x28>
 801abac:	ed9f 0b18 	vldr	d0, [pc, #96]	; 801ac10 <__ieee754_acos+0x4b0>
 801abb0:	e5ea      	b.n	801a788 <__ieee754_acos+0x28>
 801abb2:	bf00      	nop
 801abb4:	f3af 8000 	nop.w
 801abb8:	0dfdf709 	.word	0x0dfdf709
 801abbc:	3f023de1 	.word	0x3f023de1
 801abc0:	7501b288 	.word	0x7501b288
 801abc4:	3f49efe0 	.word	0x3f49efe0
 801abc8:	b5688f3b 	.word	0xb5688f3b
 801abcc:	3fa48228 	.word	0x3fa48228
 801abd0:	0e884455 	.word	0x0e884455
 801abd4:	3fc9c155 	.word	0x3fc9c155
 801abd8:	03eb6f7d 	.word	0x03eb6f7d
 801abdc:	3fd4d612 	.word	0x3fd4d612
 801abe0:	55555555 	.word	0x55555555
 801abe4:	3fc55555 	.word	0x3fc55555
 801abe8:	b12e9282 	.word	0xb12e9282
 801abec:	3fb3b8c5 	.word	0x3fb3b8c5
 801abf0:	1b8d0159 	.word	0x1b8d0159
 801abf4:	3fe6066c 	.word	0x3fe6066c
 801abf8:	9c598ac8 	.word	0x9c598ac8
 801abfc:	40002ae5 	.word	0x40002ae5
 801ac00:	1c8a2d4b 	.word	0x1c8a2d4b
 801ac04:	40033a27 	.word	0x40033a27
	...
 801ac10:	54442d18 	.word	0x54442d18
 801ac14:	3ff921fb 	.word	0x3ff921fb
 801ac18:	3ff00000 	.word	0x3ff00000
 801ac1c:	3fe00000 	.word	0x3fe00000

0801ac20 <_init>:
 801ac20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ac22:	bf00      	nop
 801ac24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ac26:	bc08      	pop	{r3}
 801ac28:	469e      	mov	lr, r3
 801ac2a:	4770      	bx	lr

0801ac2c <_fini>:
 801ac2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ac2e:	bf00      	nop
 801ac30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ac32:	bc08      	pop	{r3}
 801ac34:	469e      	mov	lr, r3
 801ac36:	4770      	bx	lr
