{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632407472641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632407472656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 23 16:31:12 2021 " "Processing started: Thu Sep 23 16:31:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632407472656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632407472656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DiviseurFrequence -c DiviseurFrequence " "Command: quartus_map --read_settings_files=on --write_settings_files=off DiviseurFrequence -c DiviseurFrequence" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632407472656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632407473536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632407473536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseurfrequence.v 1 1 " "Found 1 design units, including 1 entities, in source file diviseurfrequence.v" { { "Info" "ISGN_ENTITY_NAME" "1 DiviseurFrequence " "Found entity 1: DiviseurFrequence" {  } { { "DiviseurFrequence.v" "" { Text "C:/Quartus_work/miniprojet/diviseurFrequence/DiviseurFrequence.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632407488170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632407488170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseurfrequence_de2_115.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diviseurfrequence_de2_115.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DiviseurFrequence_DE2_115 " "Found entity 1: DiviseurFrequence_DE2_115" {  } { { "DiviseurFrequence_DE2_115.bdf" "" { Schematic "C:/Quartus_work/miniprojet/diviseurFrequence/DiviseurFrequence_DE2_115.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632407488170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632407488170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DiviseurFrequence_DE2_115 " "Elaborating entity \"DiviseurFrequence_DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632407488252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiviseurFrequence DiviseurFrequence:inst " "Elaborating entity \"DiviseurFrequence\" for hierarchy \"DiviseurFrequence:inst\"" {  } { { "DiviseurFrequence_DE2_115.bdf" "inst" { Schematic "C:/Quartus_work/miniprojet/diviseurFrequence/DiviseurFrequence_DE2_115.bdf" { { 56 512 664 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632407488270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DiviseurFrequence.v(34) " "Verilog HDL assignment warning at DiviseurFrequence.v(34): truncated value with size 32 to match size of target (1)" {  } { { "DiviseurFrequence.v" "" { Text "C:/Quartus_work/miniprojet/diviseurFrequence/DiviseurFrequence.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632407488270 "|DiviseurFrequence_DE2_115|DiviseurFrequence:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DiviseurFrequence.v(38) " "Verilog HDL assignment warning at DiviseurFrequence.v(38): truncated value with size 32 to match size of target (1)" {  } { { "DiviseurFrequence.v" "" { Text "C:/Quartus_work/miniprojet/diviseurFrequence/DiviseurFrequence.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632407488270 "|DiviseurFrequence_DE2_115|DiviseurFrequence:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiviseurFrequence DiviseurFrequence:inst1 " "Elaborating entity \"DiviseurFrequence\" for hierarchy \"DiviseurFrequence:inst1\"" {  } { { "DiviseurFrequence_DE2_115.bdf" "inst1" { Schematic "C:/Quartus_work/miniprojet/diviseurFrequence/DiviseurFrequence_DE2_115.bdf" { { 168 504 656 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632407488280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DiviseurFrequence.v(34) " "Verilog HDL assignment warning at DiviseurFrequence.v(34): truncated value with size 32 to match size of target (1)" {  } { { "DiviseurFrequence.v" "" { Text "C:/Quartus_work/miniprojet/diviseurFrequence/DiviseurFrequence.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632407488291 "|DiviseurFrequence_DE2_115|DiviseurFrequence:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DiviseurFrequence.v(38) " "Verilog HDL assignment warning at DiviseurFrequence.v(38): truncated value with size 32 to match size of target (1)" {  } { { "DiviseurFrequence.v" "" { Text "C:/Quartus_work/miniprojet/diviseurFrequence/DiviseurFrequence.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632407488291 "|DiviseurFrequence_DE2_115|DiviseurFrequence:inst1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632407489300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632407490371 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632407490371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632407490620 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632407490620 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632407490620 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632407490620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632407490641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 23 16:31:30 2021 " "Processing ended: Thu Sep 23 16:31:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632407490641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632407490641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632407490641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632407490641 ""}
