{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 14:28:10 2013 " "Info: Processing started: Thu Oct 31 14:28:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Sin -c Sin --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Sin -c Sin --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "Sin.bdf" "" { Schematic "E:/Workspace/Quartus/Sin/Sin.bdf" { { 128 8 176 144 "clk_in" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_in memory memory lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|ram_block1a0~porta_address_reg0 lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|q_a\[0\] 500.0 MHz Internal " "Info: Clock \"clk_in\" Internal fmax is restricted to 500.0 MHz between source memory \"lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M512_X16_Y4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X16_Y4; Fanout = 8; MEM Node = 'lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6r71.tdf" "" { Text "E:/Workspace/Quartus/Sin/db/altsyncram_6r71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|q_a\[0\] 2 MEM M512_X16_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X16_Y4; Fanout = 1; MEM Node = 'lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_6r71.tdf" "" { Text "E:/Workspace/Quartus/Sin/db/altsyncram_6r71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.045 ns - Smallest " "Info: - Smallest clock skew is -0.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.262 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk_in\" to destination memory is 2.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Sin.bdf" "" { Schematic "E:/Workspace/Quartus/Sin/Sin.bdf" { { 128 8 176 144 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Sin.bdf" "" { Schematic "E:/Workspace/Quartus/Sin/Sin.bdf" { { 128 8 176 144 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.413 ns) 2.262 ns lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|q_a\[0\] 3 MEM M512_X16_Y4 1 " "Info: 3: + IC(0.652 ns) + CELL(0.413 ns) = 2.262 ns; Loc. = M512_X16_Y4; Fanout = 1; MEM Node = 'lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { clk_in~clkctrl lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_6r71.tdf" "" { Text "E:/Workspace/Quartus/Sin/db/altsyncram_6r71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 56.01 % ) " "Info: Total cell delay = 1.267 ns ( 56.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 43.99 % ) " "Info: Total interconnect delay = 0.995 ns ( 43.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { clk_in clk_in~clkctrl lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.262 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.307 ns - Longest memory " "Info: - Longest clock path from clock \"clk_in\" to source memory is 2.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Sin.bdf" "" { Schematic "E:/Workspace/Quartus/Sin/Sin.bdf" { { 128 8 176 144 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Sin.bdf" "" { Schematic "E:/Workspace/Quartus/Sin/Sin.bdf" { { 128 8 176 144 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.458 ns) 2.307 ns lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M512_X16_Y4 8 " "Info: 3: + IC(0.652 ns) + CELL(0.458 ns) = 2.307 ns; Loc. = M512_X16_Y4; Fanout = 8; MEM Node = 'lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { clk_in~clkctrl lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_6r71.tdf" "" { Text "E:/Workspace/Quartus/Sin/db/altsyncram_6r71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.87 % ) " "Info: Total cell delay = 1.312 ns ( 56.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 43.13 % ) " "Info: Total interconnect delay = 0.995 ns ( 43.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk_in clk_in~clkctrl lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { clk_in clk_in~clkctrl lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.262 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk_in clk_in~clkctrl lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_6r71.tdf" "" { Text "E:/Workspace/Quartus/Sin/db/altsyncram_6r71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_6r71.tdf" "" { Text "E:/Workspace/Quartus/Sin/db/altsyncram_6r71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { clk_in clk_in~clkctrl lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.262 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk_in clk_in~clkctrl lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[0] {} } { 0.000ns } { 0.065ns } "" } } { "db/altsyncram_6r71.tdf" "" { Text "E:/Workspace/Quartus/Sin/db/altsyncram_6r71.tdf" 31 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in sin_out\[5\] lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|q_a\[5\] 7.015 ns memory " "Info: tco from clock \"clk_in\" to destination pin \"sin_out\[5\]\" through memory \"lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|q_a\[5\]\" is 7.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.262 ns + Longest memory " "Info: + Longest clock path from clock \"clk_in\" to source memory is 2.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Sin.bdf" "" { Schematic "E:/Workspace/Quartus/Sin/Sin.bdf" { { 128 8 176 144 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Sin.bdf" "" { Schematic "E:/Workspace/Quartus/Sin/Sin.bdf" { { 128 8 176 144 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.413 ns) 2.262 ns lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|q_a\[5\] 3 MEM M512_X16_Y4 1 " "Info: 3: + IC(0.652 ns) + CELL(0.413 ns) = 2.262 ns; Loc. = M512_X16_Y4; Fanout = 1; MEM Node = 'lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|q_a\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { clk_in~clkctrl lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_6r71.tdf" "" { Text "E:/Workspace/Quartus/Sin/db/altsyncram_6r71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 56.01 % ) " "Info: Total cell delay = 1.267 ns ( 56.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 43.99 % ) " "Info: Total interconnect delay = 0.995 ns ( 43.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { clk_in clk_in~clkctrl lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.262 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_6r71.tdf" "" { Text "E:/Workspace/Quartus/Sin/db/altsyncram_6r71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.613 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|q_a\[5\] 1 MEM M512_X16_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y4; Fanout = 1; MEM Node = 'lpm_rom_sin:inst1\|altsyncram:altsyncram_component\|altsyncram_6r71:auto_generated\|q_a\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_6r71.tdf" "" { Text "E:/Workspace/Quartus/Sin/db/altsyncram_6r71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.512 ns) + CELL(2.036 ns) 4.613 ns sin_out\[5\] 2 PIN PIN_D10 0 " "Info: 2: + IC(2.512 ns) + CELL(2.036 ns) = 4.613 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'sin_out\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.548 ns" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[5] sin_out[5] } "NODE_NAME" } } { "Sin.bdf" "" { Schematic "E:/Workspace/Quartus/Sin/Sin.bdf" { { 144 560 736 160 "sin_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.101 ns ( 45.55 % ) " "Info: Total cell delay = 2.101 ns ( 45.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.512 ns ( 54.45 % ) " "Info: Total interconnect delay = 2.512 ns ( 54.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.613 ns" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[5] sin_out[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.613 ns" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[5] {} sin_out[5] {} } { 0.000ns 2.512ns } { 0.065ns 2.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { clk_in clk_in~clkctrl lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.262 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.613 ns" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[5] sin_out[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.613 ns" { lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_6r71:auto_generated|q_a[5] {} sin_out[5] {} } { 0.000ns 2.512ns } { 0.065ns 2.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 14:28:10 2013 " "Info: Processing ended: Thu Oct 31 14:28:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
