<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN"><HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 7.0/HTML Export Filter">
<LINK REL="STYLESHEET" HREF="ipexpress_tab.css" CHARSET="ISO-8859-1" TYPE="text/css">
<TITLE> DDR</TITLE>
</HEAD>
<BODY BGCOLOR="#ffffff">
<DIV>
<H4 CLASS="Heading3">
<A NAME="0_pgfId-1173708"></A><A NAME="0_WP0167"></A>DDR</H4>
<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1173709"></A>Description:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1173710"></A>Allows you to generate a DDR of the specified width and mode. Although a DDR generated for a specific width can be used for other widths, it usually requires extra care in specifying the connection while instantiating.</P>
</DIV>
<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1173711"></A>Devices Supported:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1173712"></A>LatticeSC, LatticeSCM</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1173713"></A>Version: </H6>
<P CLASS="Body">
<A NAME="0_pgfId-1173714"></A>4.2</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1173715"></A>Revision History:</H6>
<P CLASS="Body"><A NAME="0_pgfId-1173716"></A>
4.2: Changed VHDL "dont_touch" attribute to boolean instead of string.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1173716"></A>4.1: Added "wire" declaration in verilog output.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1173716"></A>4.0: Added RSTAIL pin for AIL mode; added output clock mode.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1182991"></A>3.2: Added single clock option for x1 gear inputs and bidirectional.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1173717"></A>3.1: The CLKMODE attribute for output registers is removed. (It is available only for input registers).</P>
<P CLASS="Body">
<A NAME="0_pgfId-1173718"></A>3.0: Added CLKMODE to allow the user to specify IO clock routing.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1173719"></A>2.0: Updated for compatibility with IPexpress.</P>
<P CLASS="Body">
<A NAME="0_pgfId-1173720"></A>1.0: Original released version.</P>
</DIV>
<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1173721"></A>References</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1173723"></A><SPAN CLASS="Hyperlink">
<A HREF="http://www.latticesemi.com/view_document?document_id=19020" CLASS="URL">TN1099</A></SPAN>
 - LatticeSC DDR/DDR2 SDRAM Memory Interface User's Guide</P>
</DIV>
</DIV>
</BODY>
</HTML>
