****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Sun Feb 23 21:25:54 2025
****************************************


  Startpoint: A[4] (input port clocked by clk)
  Endpoint: O[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  A[4] (in)                               0.000      0.000 f
  U72/ZN (NAND2_X1)                       0.035      0.035 r
  U71/ZN (XNOR2_X1)                       0.063      0.098 r
  U91/ZN (XNOR2_X1)                       0.064      0.162 r
  U94/ZN (AOI21_X1)                       0.035      0.198 f
  U102/S (FA_X1)                          0.136      0.334 r
  U65/ZN (AND2_X2)                        0.054      0.388 r
  U111/ZN (AOI21_X1)                      0.036      0.423 f
  U64/ZN (OR3_X2)                         0.073      0.496 f
  U129/ZN (AOI21_X1)                      0.032      0.528 r
  O[15] (out)                             0.002      0.530 r
  data arrival time                                  0.530

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock reconvergence pessimism           0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  ---------------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -0.530
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -0.530


1
