m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/prj_bch/dseredyn/BCH-Verilog/tests/modul_studenta_unit_test/tmp_svunit
v__testsuite
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z3 DXx4 work 9 junit_xml 0 22 iiSz?iS]h4c1n1moN_Dc:1
Z4 DXx4 work 10 svunit_pkg 0 22 `8MJO<=8`6S64cR`3LQFF3
Z5 !s110 1747249835
!i10b 1
!s100 EPe@^mS80eb_bj;]ih1Z71
IUEFIPR;e[XDbZCcQ=LFhI2
S1
R1
Z6 w1747249835
8.__testsuite.sv
F.__testsuite.sv
!i122 37
L0 1 35
Z7 VDg1SIo80bB@j0V0VzS_@n1
Z8 OL;L;2021.2;73
r1
!s85 0
31
Z9 !s108 1747249835.000000
Z10 !s107 /prj_bch/dseredyn/BCH-Verilog/tests/modul_studenta_unit_test/../svunit/svunit_base/svunit_defines.svh|../../../axi4_lite/axi4_lite_driver_slave.svh|../../../axi4_lite/modport.svh|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_filter.svh|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_filter_for_single_pattern.svh|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_testrunner.sv|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_testsuite.sv|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_testcase.sv|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_test.svh|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_base.sv|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_string_utils.svh|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_types.svh|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_globals.svh|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_internal_defines.svh|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_version_defines.svh|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_defines.svh|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/junit-xml/TestSuite.svh|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/junit-xml/TestCase.svh|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/junit-xml/XmlElement.svh|.testrunner.sv|.__testsuite.sv|/prj_bch/dseredyn/BCH-Verilog/tests/modul_studenta_unit_test/./modul_studenta_unit_test.sv|../../../rtl/modul_studenta.sv|../../../axi4_lite/unit_test_pkg.sv|../../../axi4_lite/axi4_lite_if.sv|../../../axi4_lite/axi4_lite_pkg.sv|../../../rdl/outputs/registers.sv|../../../rdl/outputs/registers_pkg.sv|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_pkg.sv|/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/junit-xml/junit_xml.sv|
Z11 !s90 -l|compile.log|-f|.svunit.f|
!i113 0
Z12 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z13 !s92 +incdir+/prj_bch/dseredyn/BCH-Verilog/tests/modul_studenta_unit_test +incdir+/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/junit-xml +incdir+/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base +incdir+/prj_bch/dseredyn/BCH-Verilog/tests/modul_studenta_unit_test/. -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z14 tCvgOpt 0
n@__testsuite
T_opt
!s11d unit_test_pkg /prj_bch/dseredyn/BCH-Verilog/tests/modul_studenta_unit_test/tmp_svunit/work 1 axi4_lite_if 1 /prj_bch/dseredyn/BCH-Verilog/tests/modul_studenta_unit_test/tmp_svunit/work 
!s110 1747249837
VzbFgP=gc2z2VU_Gkn;X6z0
04 10 4 work testrunner fast 0
=1-000533485c57-6824eaac-e698c-124ea1
!s124 OEM10U6 
o-quiet -auto_acc_if_foreign -work work -suppress 12003,8386 +acc
R14
n@_opt
OL;O;2021.2;73
Yaxi4_lite_if
R2
Z15 DXx4 work 13 axi4_lite_pkg 0 22 44dmU7mD48R4Xa6G98bgW3
R5
!i10b 1
!s100 eCFgg4b5mcjHT?C_?N?R32
IB_UP::]?eFYM>F0KRA<Vh0
S1
R1
Z16 w1747229796
8../../../axi4_lite/axi4_lite_if.sv
F../../../axi4_lite/axi4_lite_if.sv
!i122 37
L0 18 0
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
Xaxi4_lite_pkg
R2
R5
!i10b 1
!s100 eTY3>O[zf_<B88XEYelj]1
I44dmU7mD48R4Xa6G98bgW3
S1
R1
R16
8../../../axi4_lite/axi4_lite_pkg.sv
F../../../axi4_lite/axi4_lite_pkg.sv
!i122 37
Z17 L0 4 0
V44dmU7mD48R4Xa6G98bgW3
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
Xjunit_xml
R2
R5
!i10b 1
!s100 CTeghFlz@iLFCk[:7[Fl23
IiiSz?iS]h4c1n1moN_Dc:1
S1
R1
R16
8/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/junit-xml/junit_xml.sv
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/junit-xml/junit_xml.sv
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/junit-xml/XmlElement.svh
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/junit-xml/TestCase.svh
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/junit-xml/TestSuite.svh
!i122 37
L0 19 0
ViiSz?iS]h4c1n1moN_Dc:1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
vmodul_studenta
R2
Z18 DXx4 work 13 registers_pkg 0 22 Y^aczhMAL2dFW2hbgi>_80
R5
!i10b 1
!s100 9FTF6SaBL;ni46ET7NMPm3
I9cHF]?]XnAB[J`4R2m<0e1
S1
R1
w1747249831
8../../../rtl/modul_studenta.sv
F../../../rtl/modul_studenta.sv
!i122 37
L0 1 235
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
vmodul_studenta_unit_test
R2
R3
R4
R15
DXx4 work 13 unit_test_pkg 0 22 3hzE8[bQE0nm;_1mIh<:R2
R18
R5
!i10b 1
!s100 bIoH;BB:8[Jd2`F3XQm==0
ILZK;Q5z8B7nBO56iDPETW0
S1
R1
w1747249807
8/prj_bch/dseredyn/BCH-Verilog/tests/modul_studenta_unit_test/./modul_studenta_unit_test.sv
F/prj_bch/dseredyn/BCH-Verilog/tests/modul_studenta_unit_test/./modul_studenta_unit_test.sv
!i122 37
L0 5 309
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
vregisters
R2
R18
R5
!i10b 1
!s100 82NUI4_n]1jc_Qz``T_GI0
II^RkAT9UH4oXH_l15hmSO2
S1
R1
R16
8../../../rdl/outputs/registers.sv
F../../../rdl/outputs/registers.sv
!i122 37
L0 4 323
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
Xregisters_pkg
R2
R5
!i10b 1
!s100 TSG2;a39PDOH`<^_A:hz02
IY^aczhMAL2dFW2hbgi>_80
S1
R1
R16
8../../../rdl/outputs/registers_pkg.sv
F../../../rdl/outputs/registers_pkg.sv
!i122 37
R17
VY^aczhMAL2dFW2hbgi>_80
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
Xsvunit_pkg
R2
R3
R5
!i10b 1
!s100 @7_?7J]BB9BU?mACGPYDV0
I`8MJO<=8`6S64cR`3LQFF3
S1
R1
R16
8/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_pkg.sv
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_pkg.sv
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_globals.svh
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_types.svh
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_string_utils.svh
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_base.sv
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_test.svh
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_testcase.sv
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_testsuite.sv
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_testrunner.sv
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_filter_for_single_pattern.svh
F/prj_bch/dseredyn/BCH-Verilog/tests/svunit/svunit_base/svunit_filter.svh
!i122 37
L0 23 0
V`8MJO<=8`6S64cR`3LQFF3
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
vtestrunner
R2
R3
R4
R5
!i10b 1
!s100 Cf<GjNFHIe4`aOmhTXX_@1
IGOIFkG^:R[hGK91<=Fg?_1
S1
R1
R6
8.testrunner.sv
F.testrunner.sv
!i122 37
L0 5 59
R7
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
Xunit_test_pkg
!s115 axi4_lite_if
R2
R15
R5
!i10b 1
!s100 YCn[Xa0NJV=`DXL0I8[0k3
I3hzE8[bQE0nm;_1mIh<:R2
S1
R1
R16
8../../../axi4_lite/unit_test_pkg.sv
F../../../axi4_lite/unit_test_pkg.sv
F../../../axi4_lite/axi4_lite_driver_slave.svh
!i122 37
L0 1 0
V3hzE8[bQE0nm;_1mIh<:R2
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R14
