explain concept:
https://www.youtube.com/watch?v=Ut2SjYuVBM0


MyHDL:
https://www.youtube.com/watch?v=LSgOpvr8FII&list=PLN13mrcNz7atw3X3XqVmoXzBjcHItJvDi
http://docs.myhdl.org/en/stable/manual/conversion_examples.html
https://media.readthedocs.org/pdf/myhdl/0.8-maintenance/myhdl.pdf
https://fpga-designs-with-myhdl.readthedocs.io/en/latest/myhdl/designEx.html


Bluespec:
http://wiki.bluespec.com/Home/Interfaces
http://csg.csail.mit.edu/6.S078/6_S078_2012_www/resources/reference-guide.pdf
https://www.cl.cam.ac.uk/teaching/1819/ECAD+Arch/bluespec.html
http://wiki.bluespec.com/Home/Interfaces/FIFO-Interface-Example


Chisel:
https://github.com/ucb-bar/chisel-tutorial/tree/release/src/main/scala/examples
https://chisel.eecs.berkeley.edu/tutorial-20120618.pdf
https://chisel.eecs.berkeley.edu/latest/chisel-tutorial.pdf
https://chisel.eecs.berkeley.edu/2.2.0/chisel-cheatsheet.pdf
https://chisel.eecs.berkeley.edu/2.2.0/getting-started.html
https://www.instructables.com/id/Getting-Started-With-Chisel/


VHDL:
https://www.edaboard.com/showthread.php?231360-Using-Multiple-Processes-In-VHDL
http://vhdlguru.blogspot.com/2010/03/concatenation-operator-in-vhdl.html
http://dftgroup.valuehost.pro/Elsevier/9780750683975/PDF/AppG-H8397_Mod1.pdf
http://vhdlguru.blogspot.com/2010/03/positive-edge-triggered-jk-flip-flop.html
http://esd.cs.ucr.edu/labs/tutorial/mux.vhd
http://esd.cs.ucr.edu/labs/tutorial/


Lucid:
https://electrovolt.ir/wp-content/uploads/2018/03/Learning-FPGAs-ElectroVolt.ir_.pdf
