// Seed: 1420325888
`define pp_0 0
module module_0;
  logic id_0 = id_0;
  reg id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  always @(negedge 1) id_2 <= {1 ? 1 : id_4{1'b0}};
  reg   id_11 = id_4;
  logic id_12;
  assign id_8 = 1;
  logic id_13;
  logic id_14;
  assign id_3 = 1 == 1'b0;
endmodule
