# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../AD9361_CONFIG_v1.2.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_sim_netlist.v" --include "../../../AD9361_CONFIG_v1.2.srcs/sources_1/ip/clk_wiz_0"
verilog xil_defaultlib  "../../../AD9361_CONFIG_v1.2.srcs/sources_1/new/ad9361_txdata.v" --include "../../../AD9361_CONFIG_v1.2.srcs/sources_1/ip/clk_wiz_0"
verilog xil_defaultlib  "../../../AD9361_CONFIG_v1.2.srcs/sim_1/new/dds_test.v" --include "../../../AD9361_CONFIG_v1.2.srcs/sources_1/ip/clk_wiz_0"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
