$date
	Sun Sep 14 21:50:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module flip_flop_tb $end
$var wire 1 ! t_out $end
$var wire 1 " sr_out $end
$var wire 1 # jk_out $end
$var wire 1 $ dft_out $end
$var wire 1 % d_out $end
$var reg 1 & clk $end
$var reg 1 ' inp1 $end
$var reg 1 ( inp2 $end
$var reg 1 ) rst $end
$scope module U0 $end
$var wire 1 & clk $end
$var wire 1 ) rst $end
$var wire 1 ' t $end
$var reg 1 ! q $end
$upscope $end
$scope module U1 $end
$var wire 1 & clk $end
$var wire 1 ' data $end
$var wire 1 ) rst $end
$var reg 1 % q $end
$upscope $end
$scope module U2 $end
$var wire 1 & clk $end
$var wire 1 ' j $end
$var wire 1 ( k $end
$var reg 1 # q $end
$upscope $end
$scope module U3 $end
$var wire 1 & clk $end
$var wire 1 ( rst $end
$var wire 1 ' set $end
$var reg 1 " q $end
$upscope $end
$scope module U4 $end
$var wire 1 & clk $end
$var wire 1 ' data $end
$var wire 1 * med0 $end
$var wire 1 ) rst $end
$var wire 1 $ out $end
$scope module U0 $end
$var wire 1 & clk $end
$var wire 1 ) rst $end
$var wire 1 * t $end
$var reg 1 $ q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
1)
1(
0'
0&
0%
0$
x#
x"
0!
$end
#5
0#
0"
1&
0)
#10
0&
#15
1&
0(
#20
0&
#25
1&
1(
#30
0&
#35
1!
1%
1$
1"
1#
0*
1&
1'
0(
#40
0&
#45
0!
0#
x"
1&
1(
#50
0&
#55
1!
1#
1&
#60
0&
#65
0!
0#
1&
