#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Feb 17 13:11:52 2016
# Process ID: 4648
# Current directory: /home/bas/workspace
# Command line: vivado
# Log file: /home/bas/workspace/vivado.log
# Journal file: /home/bas/workspace/vivado.jou
#-----------------------------------------------------------
start_gui
create_project simple_axi_interface /home/bas/workspace/simple_axi_interface -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user simple_axi_interface 1.0 -dir /home/bas/workspace/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:simple_axi_interface:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:simple_axi_interface:1.0]
WARNING: [IP_Flow 19-627] AddressBlock Parameter 'OFFSET_BASE_PARAM': XPath expression failed: Undefined parameter "ADDRBLOCKPARAM_VALUE.S00_AXI_reg.OFFSET_BASE_PARAM" used in XPATH expression "ADDRBLOCKPARAM_VALUE.S00_AXI_reg.OFFSET_BASE_PARAM".
WARNING: [IP_Flow 19-627] AddressBlock Parameter 'OFFSET_HIGH_PARAM': XPath expression failed: Undefined parameter "ADDRBLOCKPARAM_VALUE.S00_AXI_reg.OFFSET_HIGH_PARAM" used in XPATH expression "ADDRBLOCKPARAM_VALUE.S00_AXI_reg.OFFSET_HIGH_PARAM".
write_peripheral [ipx::find_open_core user.org:user:simple_axi_interface:1.0]
set_property  ip_repo_paths  /home/bas/workspace/ip_repo/simple_axi_interface_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bas/workspace/ip_repo/simple_axi_interface_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_simple_axi_interface_v1_0 -directory /home/bas/workspace/ip_repo /home/bas/workspace/ip_repo/simple_axi_interface_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bas/workspace/ip_repo/simple_axi_interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/bas/workspace/ip_repo/edit_simple_axi_interface_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 17 13:15:17 2016...
update_ip_catalog -rebuild -repo_path /home/bas/workspace/ip_repo/simple_axi_interface_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/bas/workspace/ip_repo/simple_axi_interface_1.0'
create_bd_design "simple_axi_interface"
Wrote  : </home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/simple_axi_interface.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:simple_axi_interface:1.0 simple_axi_interface_0
endgroup
set_property location {2.5 701 -82} [get_bd_cells simple_axi_interface_0]
set_property location {2.5 1100 -19} [get_bd_cells simple_axi_interface_0]
set_property location {814 -189} [get_bd_intf_ports DDR]
set_property location {1.5 725 -48} [get_bd_cells simple_axi_interface_0]
set_property location {875 -190} [get_bd_intf_ports DDR]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins simple_axi_interface_0/S00_AXI]
</simple_axi_interface_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
save_bd_design
Wrote  : </home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/simple_axi_interface.bd> 
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/bas/workspace/simple_axi_interface/simple_axi_interface.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 17 14:22:33 2016...
open_project /home/bas/workspace/simple_axi_interface/simple_axi_interface.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bas/workspace/ip_repo/simple_axi_interface_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
ipx::edit_ip_in_project -upgrade true -name simple_axi_interface_v1_0_v1_0_project -directory /home/bas/workspace/simple_axi_interface/simple_axi_interface.tmp/simple_axi_interface_v1_0_v1_0_project /home/bas/workspace/ip_repo/simple_axi_interface_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bas/workspace/ip_repo/simple_axi_interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/bas/workspace/ip_repo/simple_axi_interface_1.0/hdl/simple_axi_interface_v1_0.vhd" into library xil_defaultlib [/home/bas/workspace/ip_repo/simple_axi_interface_1.0/hdl/simple_axi_interface_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/bas/workspace/ip_repo/simple_axi_interface_1.0/hdl/simple_axi_interface_v1_0_S00_AXI.vhd" into library xil_defaultlib [/home/bas/workspace/ip_repo/simple_axi_interface_1.0/hdl/simple_axi_interface_v1_0_S00_AXI.vhd:1]
[Wed Feb 17 14:33:51 2016] Launched synth_1...
Run output will be captured here: /home/bas/workspace/simple_axi_interface/simple_axi_interface.tmp/simple_axi_interface_v1_0_v1_0_project/simple_axi_interface_v1_0_v1_0_project.runs/synth_1/runme.log
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/bas/workspace/simple_axi_interface/simple_axi_interface.tmp/simple_axi_interface_v1_0_v1_0_project/simple_axi_interface_v1_0_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 17 14:35:22 2016...
ipx::edit_ip_in_project -upgrade true -name simple_axi_interface_v1_0_v1_0_project -directory /home/bas/workspace/simple_axi_interface/simple_axi_interface.tmp/simple_axi_interface_v1_0_v1_0_project /home/bas/workspace/ip_repo/simple_axi_interface_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bas/workspace/ip_repo/simple_axi_interface_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property version 1.01 [ipx::current_core]
set_property previous_version_for_upgrade user.org:user:simple_axi_interface:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/bas/workspace/simple_axi_interface/simple_axi_interface.tmp/simple_axi_interface_v1_0_v1_0_project/simple_axi_interface_v1_0_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 17 14:36:59 2016...
update_ip_catalog -rebuild -repo_path /home/bas/workspace/ip_repo/simple_axi_interface_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/bas/workspace/ip_repo/simple_axi_interface_1.0'
close_project
open_project /home/bas/workspace/simple_axi_interface/simple_axi_interface.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bas/workspace/ip_repo/simple_axi_interface_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'simple_axi_interface.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
simple_axi_interface_simple_axi_interface_0_0

report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:simple_axi_interface:1.01 [get_ips  simple_axi_interface_simple_axi_interface_0_0]
Upgrading '/home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/simple_axi_interface.bd'
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- user.org:user:simple_axi_interface:1.0 - simple_axi_interface_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Successfully read diagram <simple_axi_interface> from BD file </home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/simple_axi_interface.bd>
INFO: [IP_Flow 19-1972] Upgraded simple_axi_interface_simple_axi_interface_0_0 from simple_axi_interface_v1.0 1.0 to simple_axi_interface_v1.0 1.01
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/ip/simple_axi_interface_simple_axi_interface_0_0/simple_axi_interface_simple_axi_interface_0_0.upgrade_log'.
Wrote  : </home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/simple_axi_interface.bd> 
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6033.469 ; gain = 16.992 ; free physical = 1127 ; free virtual = 9578
make_wrapper -files [get_files /home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/simple_axi_interface.bd] -top
VHDL Output written to : /home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/hdl/simple_axi_interface.vhd
VHDL Output written to : /home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/hdl/simple_axi_interface_wrapper.vhd
Wrote  : </home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/simple_axi_interface.bd> 
add_files -norecurse /home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/hdl/simple_axi_interface_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'simple_axi_interface.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/hdl/simple_axi_interface.vhd
VHDL Output written to : /home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/hdl/simple_axi_interface_wrapper.vhd
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'simple_axi_interface_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'simple_axi_interface_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'simple_axi_interface_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] simple_axi_interface_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'simple_axi_interface_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'simple_axi_interface_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'simple_axi_interface_simple_axi_interface_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'simple_axi_interface_simple_axi_interface_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'simple_axi_interface_simple_axi_interface_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'simple_axi_interface_simple_axi_interface_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block simple_axi_interface_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'simple_axi_interface_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'simple_axi_interface_rst_processing_system7_0_50M_0'...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'simple_axi_interface_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'simple_axi_interface_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'simple_axi_interface_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'simple_axi_interface_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'simple_axi_interface_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'simple_axi_interface_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'simple_axi_interface_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/hw_handoff/simple_axi_interface.hwh
Generated Block Design Tcl file /home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/hw_handoff/simple_axi_interface_bd.tcl
Generated Hardware Definition File /home/bas/workspace/simple_axi_interface/simple_axi_interface.srcs/sources_1/bd/simple_axi_interface/hdl/simple_axi_interface.hwdef
[Wed Feb 17 14:40:30 2016] Launched synth_1...
Run output will be captured here: /home/bas/workspace/simple_axi_interface/simple_axi_interface.runs/synth_1/runme.log
[Wed Feb 17 14:40:30 2016] Launched impl_1...
Run output will be captured here: /home/bas/workspace/simple_axi_interface/simple_axi_interface.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 6199.336 ; gain = 120.938 ; free physical = 380 ; free virtual = 9355
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bas/workspace/.Xil/Vivado-4648-Mimas/dcp/simple_axi_interface_wrapper_early.xdc]
Finished Parsing XDC File [/home/bas/workspace/.Xil/Vivado-4648-Mimas/dcp/simple_axi_interface_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.38 . Memory (MB): peak = 6273.902 ; gain = 1.000 ; free physical = 2340 ; free virtual = 9409
Restored from archive | CPU: 0.280000 secs | Memory: -4.168228 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.38 . Memory (MB): peak = 6273.902 ; gain = 1.000 ; free physical = 2340 ; free virtual = 9409
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6417.516 ; gain = 199.609 ; free physical = 2489 ; free virtual = 9302
file copy -force /home/bas/workspace/simple_axi_interface/simple_axi_interface.runs/impl_1/simple_axi_interface_wrapper.bit /home/bas/workspace/simple_axi_interface/simple_axi_interface_stream.bit
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [TCP:localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
refresh_hw_server {localhost:3121}
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [TCP:localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248707232
set_property PROGRAM.FILE {/home/bas/workspace/simple_axi_interface/simple_axi_interface.runs/impl_1/simple_axi_interface_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/bas/workspace/simple_axi_interface/simple_axi_interface.runs/impl_1/simple_axi_interface_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248707232
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 17 15:43:00 2016...
