// Seed: 1526653300
`define pp_4 0
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3
    , id_4, id_5
);
  reg id_6;
  always @(posedge 1) begin
    id_6 <= 1;
  end
  type_11(
      id_3, id_1
  );
  logic id_7;
  logic id_8;
  assign id_6 = 1;
  assign id_6 = id_4;
endmodule
