
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176, clang 14.0.6 -fPIC -Os)


-- Parsing `pulse_gen.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: pulse_gen.v
Parsing Verilog input from `pulse_gen.v' to AST representation.
Storing AST representation for module `$abstract\pulse_gen'.
Successfully finished Verilog frontend.

-- Parsing `pulses.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: pulses.v
Parsing Verilog input from `pulses.v' to AST representation.
Storing AST representation for module `$abstract\pulses'.
Successfully finished Verilog frontend.

-- Parsing `pulse_control.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: pulse_control.v
Parsing Verilog input from `pulse_control.v' to AST representation.
Storing AST representation for module `$abstract\pulse_control'.
Successfully finished Verilog frontend.

-- Parsing `uart.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: uart.v
Parsing Verilog input from `uart.v' to AST representation.
Storing AST representation for module `$abstract\uart'.
Successfully finished Verilog frontend.

-- Parsing `ecppll.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: ecppll.v
Parsing Verilog input from `ecppll.v' to AST representation.
Storing AST representation for module `$abstract\pll'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -json pulse_gen.json -top pulse_gen' --

6. Executing SYNTH_ECP5 pass.

6.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

6.3. Executing HIERARCHY pass (managing design hierarchy).

6.4. Executing AST frontend in derive mode using pre-parsed AST for module `\pulse_gen'.
Generating RTLIL representation for module `\pulse_gen'.

6.4.1. Analyzing design hierarchy..
Top module:  \pulse_gen

6.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\pulses'.
Generating RTLIL representation for module `\pulses'.

6.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\pulse_control'.
Generating RTLIL representation for module `\pulse_control'.

6.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\pll'.
Generating RTLIL representation for module `\pll'.

6.4.5. Analyzing design hierarchy..
Top module:  \pulse_gen
Used module:     \pulses
Used module:     \pulse_control
Used module:     \pll

6.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Generating RTLIL representation for module `\uart'.

6.4.7. Analyzing design hierarchy..
Top module:  \pulse_gen
Used module:     \pulses
Used module:     \pulse_control
Used module:         \uart
Used module:     \pll

6.4.8. Analyzing design hierarchy..
Top module:  \pulse_gen
Used module:     \pulses
Used module:     \pulse_control
Used module:         \uart
Used module:     \pll
Removing unused module `$abstract\pll'.
Removing unused module `$abstract\uart'.
Removing unused module `$abstract\pulse_control'.
Removing unused module `$abstract\pulses'.
Removing unused module `$abstract\pulse_gen'.
Removed 5 unused modules.

6.5. Executing PROC pass (convert processes to netlists).

6.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$118'.
Cleaned up 1 empty switch.

6.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$225 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$177 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$119 in module TRELLIS_DPR16X4.
Removed 2 dead cases from process $proc$uart.v:135$401 in module uart.
Marked 17 switch rules as full_case in process $proc$uart.v:135$401 in module uart.
Removed 1 dead cases from process $proc$pulse_control.v:152$335 in module pulse_control.
Marked 5 switch rules as full_case in process $proc$pulse_control.v:152$335 in module pulse_control.
Marked 1 switch rules as full_case in process $proc$pulses.v:198$241 in module pulses.
Removed a total of 3 dead cases.

6.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 118 assignments to connections.

6.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$226'.
  Set init value: \Q = 1'0
Found init rule in `\uart.$proc$uart.v:106$430'.
  Set init value: \tx_state = 2'00
Found init rule in `\uart.$proc$uart.v:105$429'.
  Set init value: \tx_out = 1'1
Found init rule in `\uart.$proc$uart.v:101$428'.
  Set init value: \recv_state = 3'000
Found init rule in `\pulse_control.$proc$pulse_control.v:149$394'.
  Set init value: \state = 3'000
Found init rule in `\pulse_control.$proc$pulse_control.v:133$393'.
  Set init value: \readcount = 6'000000
Found init rule in `\pulse_control.$proc$pulse_control.v:132$392'.
  Set init value: \readstate = 2'00
Found init rule in `\pulse_control.$proc$pulse_control.v:130$390'.
  Set init value: \writestate = 1'0
Found init rule in `\pulse_control.$proc$pulse_control.v:65$389'.
  Set init value: \post_att = 7'1111111
Found init rule in `\pulse_control.$proc$pulse_control.v:64$388'.
  Set init value: \pre_att = 7'0000000
Found init rule in `\pulse_control.$proc$pulse_control.v:59$387'.
  Set init value: \phase_sub = 1'1
Found init rule in `\pulse_control.$proc$pulse_control.v:58$386'.
  Set init value: \recv_set = 1'0
Found init rule in `\pulse_control.$proc$pulse_control.v:57$385'.
  Set init value: \nut_wid = 8'00101000
Found init rule in `\pulse_control.$proc$pulse_control.v:56$384'.
  Set init value: \nut_del = 16'1110101001100000
Found init rule in `\pulse_control.$proc$pulse_control.v:55$383'.
  Set init value: \rx_done = 1'0
Found init rule in `\pulse_control.$proc$pulse_control.v:54$382'.
  Set init value: \block = 1'1
Found init rule in `\pulse_control.$proc$pulse_control.v:53$381'.
  Set init value: \cpmg = 8'00000001
Found init rule in `\pulse_control.$proc$pulse_control.v:52$380'.
  Set init value: \pulse_block_half = 16'0000000000110010
Found init rule in `\pulse_control.$proc$pulse_control.v:51$379'.
  Set init value: \pulse_block = 8'01100100
Found init rule in `\pulse_control.$proc$pulse_control.v:50$378'.
  Set init value: \p1start2 = 16'0000000000001000
Found init rule in `\pulse_control.$proc$pulse_control.v:49$377'.
  Set init value: \p2width2 = 16'0000000000000000
Found init rule in `\pulse_control.$proc$pulse_control.v:48$376'.
  Set init value: \delay2 = 16'0000000010010110
Found init rule in `\pulse_control.$proc$pulse_control.v:47$375'.
  Set init value: \p1width2 = 16'0000000000110000
Found init rule in `\pulse_control.$proc$pulse_control.v:46$374'.
  Set init value: \p2width = 16'0000000000101000
Found init rule in `\pulse_control.$proc$pulse_control.v:45$373'.
  Set init value: \delay = 16'0000000010010110
Found init rule in `\pulse_control.$proc$pulse_control.v:44$372'.
  Set init value: \p1width = 16'0000000000101000
Found init rule in `\pulse_control.$proc$pulse_control.v:43$371'.
  Set init value: \period = 10000
Found init rule in `\pulses.$proc$pulses.v:121$330'.
  Set init value: \cdelay = 1000
Found init rule in `\pulses.$proc$pulses.v:120$329'.
  Set init value: \ccount = 8'00000000
Found init rule in `\pulses.$proc$pulses.v:84$328'.
  Set init value: \period = 10000
Found init rule in `\pulses.$proc$pulses.v:72$327'.
  Set init value: \pcounter = 2'00
Found init rule in `\pulses.$proc$pulses.v:69$326'.
  Set init value: \cw = 1'0
Found init rule in `\pulses.$proc$pulses.v:57$324'.
  Set init value: \counter = 0

6.5.5. Executing PROC_ARST pass (detect async resets in processes).

6.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~34 debug messages>

6.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$226'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$225'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$177'.
     1/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$176_EN[3:0]$183
     2/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$176_DATA[3:0]$182
     3/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$176_ADDR[3:0]$181
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$119'.
     1/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$117_EN[3:0]$125
     2/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$117_DATA[3:0]$124
     3/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$117_ADDR[3:0]$123
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$118'.
Creating decoders for process `\uart.$proc$uart.v:106$430'.
Creating decoders for process `\uart.$proc$uart.v:105$429'.
Creating decoders for process `\uart.$proc$uart.v:101$428'.
Creating decoders for process `\uart.$proc$uart.v:135$401'.
     1/57: $5\tx_state[1:0]
     2/57: $5\tx_clk[10:0]
     3/57: $4\tx_data[7:0]
     4/57: $4\tx_out[0:0]
     5/57: $4\tx_bits_remaining[3:0]
     6/57: $3\tx_data[7:0]
     7/57: $3\tx_bits_remaining[3:0]
     8/57: $4\tx_state[1:0]
     9/57: $3\tx_out[0:0]
    10/57: $4\tx_clk[10:0]
    11/57: $3\tx_state[1:0]
    12/57: $2\tx_bits_remaining[3:0]
    13/57: $2\tx_out[0:0]
    14/57: $3\tx_clk[10:0]
    15/57: $2\tx_data[7:0]
    16/57: $1\tx_data[7:0]
    17/57: $1\tx_bits_remaining[3:0]
    18/57: $2\tx_state[1:0]
    19/57: $1\tx_out[0:0]
    20/57: $2\tx_clk[10:0]
    21/57: $9\recv_state[2:0]
    22/57: $8\recv_state[2:0]
    23/57: $8\rx_clk[14:0]
    24/57: $3\rx_data[7:0]
    25/57: $7\recv_state[2:0]
    26/57: $7\rx_clk[14:0]
    27/57: $4\rx_bits_remaining[3:0]
    28/57: $5\rx_sample_countdown[3:0]
    29/57: $6\rx_samples[3:0]
    30/57: $2\rx_data[7:0]
    31/57: $5\rx_samples[3:0]
    32/57: $6\recv_state[2:0]
    33/57: $4\rx_sample_countdown[3:0]
    34/57: $6\rx_clk[14:0]
    35/57: $4\rx_samples[3:0]
    36/57: $3\rx_sample_countdown[3:0]
    37/57: $3\rx_samples[3:0]
    38/57: $5\recv_state[2:0]
    39/57: $3\rx_bits_remaining[3:0]
    40/57: $5\rx_clk[14:0]
    41/57: $2\rx_bits_remaining[3:0]
    42/57: $4\recv_state[2:0]
    43/57: $4\rx_clk[14:0]
    44/57: $2\rx_sample_countdown[3:0]
    45/57: $2\rx_samples[3:0]
    46/57: $3\recv_state[2:0]
    47/57: $3\rx_clk[14:0]
    48/57: $2\recv_state[2:0]
    49/57: $2\rx_clk[14:0]
    50/57: $1\rx_data[7:0]
    51/57: $1\rx_bits_remaining[3:0]
    52/57: $1\rx_sample_countdown[3:0]
    53/57: $1\rx_samples[3:0]
    54/57: $1\tx_clk[10:0]
    55/57: $1\rx_clk[14:0]
    56/57: $1\tx_state[1:0]
    57/57: $1\recv_state[2:0]
Creating decoders for process `\pulse_control.$proc$pulse_control.v:149$394'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:133$393'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:132$392'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:131$391'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:130$390'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:65$389'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:64$388'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:59$387'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:58$386'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:57$385'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:56$384'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:55$383'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:54$382'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:53$381'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:52$380'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:51$379'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:50$378'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:49$377'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:48$376'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:47$375'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:46$374'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:45$373'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:44$372'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:43$371'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:152$335'.
     1/44: $2\rx_done[0:0]
     2/44: $4$bitselwrite$sel$pulse_control.v:167$334[31:0]$351
     3/44: $4$bitselwrite$data$pulse_control.v:167$333[31:0]$350
     4/44: $4$bitselwrite$mask$pulse_control.v:167$332[31:0]$349
     5/44: $4\vinput[31:0]
     6/44: $3$bitselwrite$sel$pulse_control.v:167$334[31:0]$347
     7/44: $3$bitselwrite$data$pulse_control.v:167$333[31:0]$346
     8/44: $3$bitselwrite$mask$pulse_control.v:167$332[31:0]$345
     9/44: $3\vinput[31:0]
    10/44: $2$bitselwrite$sel$pulse_control.v:167$334[31:0]$344
    11/44: $2$bitselwrite$data$pulse_control.v:167$333[31:0]$343
    12/44: $2$bitselwrite$mask$pulse_control.v:167$332[31:0]$342
    13/44: $2\vinput[31:0]
    14/44: $1$bitselwrite$sel$pulse_control.v:167$334[31:0]$341
    15/44: $1$bitselwrite$data$pulse_control.v:167$333[31:0]$340
    16/44: $1$bitselwrite$mask$pulse_control.v:167$332[31:0]$339
    17/44: $1\vinput[31:0]
    18/44: $1\voutput[7:0]
    19/44: $1\rx_done[0:0]
    20/44: $0\state[2:0]
    21/44: $0\readcount[5:0]
    22/44: $0\readstate[1:0]
    23/44: $0\writestate[0:0]
    24/44: $0\vcontrol[7:0]
    25/44: $0\tx_byte[7:0]
    26/44: $0\transmit[0:0]
    27/44: $0\recv_set[0:0]
    28/44: $0\phase_sub[0:0]
    29/44: $0\cpmg[7:0]
    30/44: $0\pulse_block_half[15:0]
    31/44: $0\pulse_block[7:0]
    32/44: $0\block[0:0]
    33/44: $0\nut_wid[7:0]
    34/44: $0\nut_del[15:0]
    35/44: $0\p2width2[15:0]
    36/44: $0\delay2[15:0]
    37/44: $0\p1width2[15:0]
    38/44: $0\p1start2[15:0]
    39/44: $0\p2width[15:0]
    40/44: $0\delay[15:0]
    41/44: $0\p1width[15:0]
    42/44: $0\period[31:0]
    43/44: $0\post_att[6:0]
    44/44: $0\pre_att[6:0]
Creating decoders for process `\pulses.$proc$pulses.v:126$331'.
Creating decoders for process `\pulses.$proc$pulses.v:121$330'.
Creating decoders for process `\pulses.$proc$pulses.v:120$329'.
Creating decoders for process `\pulses.$proc$pulses.v:84$328'.
Creating decoders for process `\pulses.$proc$pulses.v:72$327'.
Creating decoders for process `\pulses.$proc$pulses.v:69$326'.
Creating decoders for process `\pulses.$proc$pulses.v:68$325'.
Creating decoders for process `\pulses.$proc$pulses.v:57$324'.
Creating decoders for process `\pulses.$proc$pulses.v:198$241'.
     1/18: $0\pre_att_val[6:0]
     2/18: $0\pr_inh[0:0]
     3/18: $0\inh[0:0]
     4/18: $0\sync[0:0]
     5/18: $0\pulse2[0:0]
     6/18: $0\pulse[0:0]
     7/18: $0\cblock_on[31:0]
     8/18: $0\cblock_delay[31:0]
     9/18: $0\cpulse[31:0]
    10/18: $0\cdelay[31:0]
    11/18: $0\ccount[7:0]
    12/18: $0\sync_down[15:0]
    13/18: $0\pcounter[1:0]
    14/18: $0\ph180[0:0]
    15/18: $0\ph90[0:0]
    16/18: $0\nut_pulse[0:0]
    17/18: $0\pulse2s[0:0]
    18/18: $0\pulses[0:0]
Creating decoders for process `\pulses.$proc$pulses.v:142$227'.

6.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\pulse_control.\writecount' from process `\pulse_control.$proc$pulse_control.v:131$391'.
No latch inferred for signal `\pulses.\xfer_bits' from process `\pulses.$proc$pulses.v:126$331'.
No latch inferred for signal `\pulses.\rec' from process `\pulses.$proc$pulses.v:68$325'.

6.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$225'.
  created $dff cell `$procdff$1517' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$161_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$176_ADDR' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$177'.
  created $dff cell `$procdff$1518' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$176_DATA' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$177'.
  created $dff cell `$procdff$1519' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$176_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$177'.
  created $dff cell `$procdff$1520' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$101_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$117_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$119'.
  created $dff cell `$procdff$1521' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$117_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$119'.
  created $dff cell `$procdff$1522' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$117_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$119'.
  created $dff cell `$procdff$1523' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$118'.
  created direct connection (no actual register cell created).
Creating register for signal `\uart.\rx_samples' using process `\uart.$proc$uart.v:135$401'.
  created $dff cell `$procdff$1524' with positive edge clock.
Creating register for signal `\uart.\rx_sample_countdown' using process `\uart.$proc$uart.v:135$401'.
  created $dff cell `$procdff$1525' with positive edge clock.
Creating register for signal `\uart.\rx_clk' using process `\uart.$proc$uart.v:135$401'.
  created $dff cell `$procdff$1526' with positive edge clock.
Creating register for signal `\uart.\tx_clk' using process `\uart.$proc$uart.v:135$401'.
  created $dff cell `$procdff$1527' with positive edge clock.
Creating register for signal `\uart.\recv_state' using process `\uart.$proc$uart.v:135$401'.
  created $dff cell `$procdff$1528' with positive edge clock.
Creating register for signal `\uart.\rx_bits_remaining' using process `\uart.$proc$uart.v:135$401'.
  created $dff cell `$procdff$1529' with positive edge clock.
Creating register for signal `\uart.\rx_data' using process `\uart.$proc$uart.v:135$401'.
  created $dff cell `$procdff$1530' with positive edge clock.
Creating register for signal `\uart.\tx_out' using process `\uart.$proc$uart.v:135$401'.
  created $dff cell `$procdff$1531' with positive edge clock.
Creating register for signal `\uart.\tx_state' using process `\uart.$proc$uart.v:135$401'.
  created $dff cell `$procdff$1532' with positive edge clock.
Creating register for signal `\uart.\tx_bits_remaining' using process `\uart.$proc$uart.v:135$401'.
  created $dff cell `$procdff$1533' with positive edge clock.
Creating register for signal `\uart.\tx_data' using process `\uart.$proc$uart.v:135$401'.
  created $dff cell `$procdff$1534' with positive edge clock.
Creating register for signal `\pulse_control.\pre_att' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1535' with positive edge clock.
Creating register for signal `\pulse_control.\post_att' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1536' with positive edge clock.
Creating register for signal `\pulse_control.\period' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1537' with positive edge clock.
Creating register for signal `\pulse_control.\p1width' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1538' with positive edge clock.
Creating register for signal `\pulse_control.\delay' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1539' with positive edge clock.
Creating register for signal `\pulse_control.\p2width' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1540' with positive edge clock.
Creating register for signal `\pulse_control.\p1start2' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1541' with positive edge clock.
Creating register for signal `\pulse_control.\p1width2' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1542' with positive edge clock.
Creating register for signal `\pulse_control.\delay2' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1543' with positive edge clock.
Creating register for signal `\pulse_control.\p2width2' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1544' with positive edge clock.
Creating register for signal `\pulse_control.\nut_del' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1545' with positive edge clock.
Creating register for signal `\pulse_control.\nut_wid' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1546' with positive edge clock.
Creating register for signal `\pulse_control.\block' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1547' with positive edge clock.
Creating register for signal `\pulse_control.\pulse_block' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1548' with positive edge clock.
Creating register for signal `\pulse_control.\pulse_block_half' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1549' with positive edge clock.
Creating register for signal `\pulse_control.\cpmg' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1550' with positive edge clock.
Creating register for signal `\pulse_control.\rx_done' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1551' with positive edge clock.
Creating register for signal `\pulse_control.\phase_sub' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1552' with positive edge clock.
Creating register for signal `\pulse_control.\recv_set' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1553' with positive edge clock.
Creating register for signal `\pulse_control.\transmit' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1554' with positive edge clock.
Creating register for signal `\pulse_control.\tx_byte' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1555' with positive edge clock.
Creating register for signal `\pulse_control.\vinput' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1556' with positive edge clock.
Creating register for signal `\pulse_control.\vcontrol' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1557' with positive edge clock.
Creating register for signal `\pulse_control.\voutput' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1558' with positive edge clock.
Creating register for signal `\pulse_control.\writestate' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1559' with positive edge clock.
Creating register for signal `\pulse_control.\readstate' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1560' with positive edge clock.
Creating register for signal `\pulse_control.\readcount' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1561' with positive edge clock.
Creating register for signal `\pulse_control.\state' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1562' with positive edge clock.
Creating register for signal `\pulse_control.$bitselwrite$mask$pulse_control.v:167$332' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1563' with positive edge clock.
Creating register for signal `\pulse_control.$bitselwrite$data$pulse_control.v:167$333' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1564' with positive edge clock.
Creating register for signal `\pulse_control.$bitselwrite$sel$pulse_control.v:167$334' using process `\pulse_control.$proc$pulse_control.v:152$335'.
  created $dff cell `$procdff$1565' with positive edge clock.
Creating register for signal `\pulses.\pre_att_val' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1566' with positive edge clock.
Creating register for signal `\pulses.\pulses' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1567' with positive edge clock.
Creating register for signal `\pulses.\counter' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1568' with positive edge clock.
Creating register for signal `\pulses.\sync' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1569' with positive edge clock.
Creating register for signal `\pulses.\pulse' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1570' with positive edge clock.
Creating register for signal `\pulses.\pulse2' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1571' with positive edge clock.
Creating register for signal `\pulses.\pulse2s' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1572' with positive edge clock.
Creating register for signal `\pulses.\nut_pulse' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1573' with positive edge clock.
Creating register for signal `\pulses.\pr_inh' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1574' with positive edge clock.
Creating register for signal `\pulses.\inh' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1575' with positive edge clock.
Creating register for signal `\pulses.\ph90' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1576' with positive edge clock.
Creating register for signal `\pulses.\ph180' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1577' with positive edge clock.
Creating register for signal `\pulses.\pcounter' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1578' with positive edge clock.
Creating register for signal `\pulses.\sync_down' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1579' with positive edge clock.
Creating register for signal `\pulses.\ccount' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1580' with positive edge clock.
Creating register for signal `\pulses.\cdelay' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1581' with positive edge clock.
Creating register for signal `\pulses.\cpulse' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1582' with positive edge clock.
Creating register for signal `\pulses.\cblock_delay' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1583' with positive edge clock.
Creating register for signal `\pulses.\cblock_on' using process `\pulses.$proc$pulses.v:198$241'.
  created $dff cell `$procdff$1584' with positive edge clock.
Creating register for signal `\pulses.\period' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1585' with positive edge clock.
Creating register for signal `\pulses.\p1width' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1586' with positive edge clock.
Creating register for signal `\pulses.\delay' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1587' with positive edge clock.
Creating register for signal `\pulses.\p2width' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1588' with positive edge clock.
Creating register for signal `\pulses.\p1start2' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1589' with positive edge clock.
Creating register for signal `\pulses.\p1width2' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1590' with positive edge clock.
Creating register for signal `\pulses.\p2width2' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1591' with positive edge clock.
Creating register for signal `\pulses.\block' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1592' with positive edge clock.
Creating register for signal `\pulses.\pulse_block' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1593' with positive edge clock.
Creating register for signal `\pulses.\pulse_block_half' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1594' with positive edge clock.
Creating register for signal `\pulses.\cpmg' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1595' with positive edge clock.
Creating register for signal `\pulses.\phase_sub' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1596' with positive edge clock.
Creating register for signal `\pulses.\cw' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1597' with positive edge clock.
Creating register for signal `\pulses.\p2start2' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1598' with positive edge clock.
Creating register for signal `\pulses.\p2stop2' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1599' with positive edge clock.
Creating register for signal `\pulses.\p2start' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1600' with positive edge clock.
Creating register for signal `\pulses.\sdown' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1601' with positive edge clock.
Creating register for signal `\pulses.\block_off' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1602' with positive edge clock.
Creating register for signal `\pulses.\block_on' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1603' with positive edge clock.
Creating register for signal `\pulses.\nutation_pulse_width' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1604' with positive edge clock.
Creating register for signal `\pulses.\nutation_pulse_delay' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1605' with positive edge clock.
Creating register for signal `\pulses.\nutation_pulse_start' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1606' with positive edge clock.
Creating register for signal `\pulses.\nutation_pulse_stop' using process `\pulses.$proc$pulses.v:142$227'.
  created $dff cell `$procdff$1607' with positive edge clock.

6.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$226'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$225'.
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$225'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$200'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$177'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$143'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$119'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$118'.
Removing empty process `uart.$proc$uart.v:106$430'.
Removing empty process `uart.$proc$uart.v:105$429'.
Removing empty process `uart.$proc$uart.v:101$428'.
Found and cleaned up 17 empty switches in `\uart.$proc$uart.v:135$401'.
Removing empty process `uart.$proc$uart.v:135$401'.
Removing empty process `pulse_control.$proc$pulse_control.v:149$394'.
Removing empty process `pulse_control.$proc$pulse_control.v:133$393'.
Removing empty process `pulse_control.$proc$pulse_control.v:132$392'.
Removing empty process `pulse_control.$proc$pulse_control.v:131$391'.
Removing empty process `pulse_control.$proc$pulse_control.v:130$390'.
Removing empty process `pulse_control.$proc$pulse_control.v:65$389'.
Removing empty process `pulse_control.$proc$pulse_control.v:64$388'.
Removing empty process `pulse_control.$proc$pulse_control.v:59$387'.
Removing empty process `pulse_control.$proc$pulse_control.v:58$386'.
Removing empty process `pulse_control.$proc$pulse_control.v:57$385'.
Removing empty process `pulse_control.$proc$pulse_control.v:56$384'.
Removing empty process `pulse_control.$proc$pulse_control.v:55$383'.
Removing empty process `pulse_control.$proc$pulse_control.v:54$382'.
Removing empty process `pulse_control.$proc$pulse_control.v:53$381'.
Removing empty process `pulse_control.$proc$pulse_control.v:52$380'.
Removing empty process `pulse_control.$proc$pulse_control.v:51$379'.
Removing empty process `pulse_control.$proc$pulse_control.v:50$378'.
Removing empty process `pulse_control.$proc$pulse_control.v:49$377'.
Removing empty process `pulse_control.$proc$pulse_control.v:48$376'.
Removing empty process `pulse_control.$proc$pulse_control.v:47$375'.
Removing empty process `pulse_control.$proc$pulse_control.v:46$374'.
Removing empty process `pulse_control.$proc$pulse_control.v:45$373'.
Removing empty process `pulse_control.$proc$pulse_control.v:44$372'.
Removing empty process `pulse_control.$proc$pulse_control.v:43$371'.
Found and cleaned up 9 empty switches in `\pulse_control.$proc$pulse_control.v:152$335'.
Removing empty process `pulse_control.$proc$pulse_control.v:152$335'.
Removing empty process `pulses.$proc$pulses.v:126$331'.
Removing empty process `pulses.$proc$pulses.v:121$330'.
Removing empty process `pulses.$proc$pulses.v:120$329'.
Removing empty process `pulses.$proc$pulses.v:84$328'.
Removing empty process `pulses.$proc$pulses.v:72$327'.
Removing empty process `pulses.$proc$pulses.v:69$326'.
Removing empty process `pulses.$proc$pulses.v:68$325'.
Removing empty process `pulses.$proc$pulses.v:57$324'.
Found and cleaned up 4 empty switches in `\pulses.$proc$pulses.v:198$241'.
Removing empty process `pulses.$proc$pulses.v:198$241'.
Removing empty process `pulses.$proc$pulses.v:142$227'.
Cleaned up 34 empty switches.

6.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart.
<suppressed ~27 debug messages>
Optimizing module pll.
Optimizing module pulse_control.
<suppressed ~56 debug messages>
Optimizing module pulses.
<suppressed ~25 debug messages>
Optimizing module pulse_gen.

6.6. Executing FLATTEN pass (flatten design).
Deleting now unused module uart.
Deleting now unused module pll.
Deleting now unused module pulse_control.
Deleting now unused module pulses.
<suppressed ~4 debug messages>

6.7. Executing TRIBUF pass.

6.8. Executing DEMINOUT pass (demote inout ports to input or output).

6.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~11 debug messages>

6.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 88 unused cells and 403 unused wires.
<suppressed ~113 debug messages>

6.11. Executing CHECK pass (checking for obvious problems).
Checking module pulse_gen...
Warning: Wire pulse_gen.\post_att [6] is used but has no driver.
Warning: Wire pulse_gen.\post_att [5] is used but has no driver.
Warning: Wire pulse_gen.\post_att [4] is used but has no driver.
Warning: Wire pulse_gen.\post_att [3] is used but has no driver.
Warning: Wire pulse_gen.\post_att [2] is used but has no driver.
Warning: Wire pulse_gen.\post_att [1] is used but has no driver.
Warning: Wire pulse_gen.\post_att [0] is used but has no driver.
Found and reported 7 problems.

6.12. Executing OPT pass (performing simple optimizations).

6.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~570 debug messages>
Removed a total of 190 cells.

6.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\control.$procmux$1204: \control.writestate -> 1'0
      Replacing known input bits on port B of cell $flatten\control.$procmux$1202: \control.writestate -> 1'1
      Replacing known input bits on port B of cell $flatten\control.$procmux$1206: \control.writestate -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$460.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$462.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$470.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$472.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$480.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$482.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$490.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$492.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$500.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$502.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$509.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$516.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$523.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$530.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$537.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$545.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$553.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$561.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$569.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$577.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$610.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$620.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$622.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$632.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$634.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$644.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$646.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$655.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$664.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$673.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$682.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$691.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$700.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$711.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$713.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$723.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$733.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$743.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$753.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$765.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$767.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$779.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$781.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$793.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$795.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$807.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$809.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$821.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$823.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$834.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$845.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$856.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$867.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$878.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$890.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$902.
    dead port 2/2 on $mux $flatten\control.$procmux$1030.
    dead port 2/2 on $mux $flatten\control.$procmux$1032.
    dead port 2/2 on $mux $flatten\control.$procmux$1034.
    dead port 2/2 on $mux $flatten\control.$procmux$1080.
    dead port 2/2 on $mux $flatten\control.$procmux$1082.
    dead port 2/2 on $mux $flatten\control.$procmux$1118.
Removed 62 multiplexer ports.
<suppressed ~57 debug messages>

6.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$594: { $flatten\control.\uart0.$procmux$546_CMP $flatten\control.\uart0.$procmux$463_CMP $auto$opt_reduce.cc:134:opt_pmux$1609 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$599: { $flatten\control.\uart0.$procmux$546_CMP $flatten\control.\uart0.$procmux$463_CMP $auto$opt_reduce.cc:134:opt_pmux$1611 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$579: { $flatten\control.\uart0.$procmux$546_CMP $flatten\control.\uart0.$procmux$463_CMP $auto$opt_reduce.cc:134:opt_pmux$1613 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$913: { $flatten\control.\uart0.$procmux$891_CMP $flatten\control.\uart0.$procmux$768_CMP $flatten\control.\uart0.$procmux$714_CMP $flatten\control.\uart0.$procmux$623_CMP $flatten\control.\uart0.$procmux$907_CMP $auto$opt_reduce.cc:134:opt_pmux$1615 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$922: { $flatten\control.\uart0.$procmux$623_CMP $auto$opt_reduce.cc:134:opt_pmux$1617 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$931: { $flatten\control.\uart0.$procmux$768_CMP $flatten\control.\uart0.$procmux$623_CMP $auto$opt_reduce.cc:134:opt_pmux$1619 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$940: { $flatten\control.\uart0.$procmux$768_CMP $flatten\control.\uart0.$procmux$714_CMP $flatten\control.\uart0.$procmux$623_CMP $auto$opt_reduce.cc:134:opt_pmux$1621 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$949: { $flatten\control.\uart0.$procmux$768_CMP $flatten\control.\uart0.$procmux$714_CMP $flatten\control.\uart0.$procmux$623_CMP $auto$opt_reduce.cc:134:opt_pmux$1623 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$584: { $flatten\control.\uart0.$procmux$546_CMP $flatten\control.\uart0.$procmux$463_CMP $auto$opt_reduce.cc:134:opt_pmux$1625 }
    New ctrl vector for $pmux cell $flatten\control.$procmux$1170: { $flatten\control.$procmux$1035_CMP $auto$opt_reduce.cc:134:opt_pmux$1627 }
  Optimizing cells in module \pulse_gen.
Performed a total of 10 changes.

6.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

6.12.6. Executing OPT_DFF pass (perform DFF optimizations).

6.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 264 unused wires.
<suppressed ~9 debug messages>

6.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.12.9. Rerunning OPT passes. (Maybe there is more to do..)

6.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

6.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.12.13. Executing OPT_DFF pass (perform DFF optimizations).

6.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.12.16. Finished OPT passes. (There is nothing left to do.)

6.13. Executing FSM pass (extract and optimize FSM).

6.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking pulse_gen.control.readstate as FSM state register:
    Register has an initialization value.
Not marking pulse_gen.control.state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking pulse_gen.control.uart0.recv_state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking pulse_gen.control.uart0.tx_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
    Circuit seems to be self-resetting.

6.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.14. Executing OPT pass (performing simple optimizations).

6.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

6.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\pulses.$procdff$1584 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1440_Y, Q = \pulses.cblock_on).
Adding EN signal on $flatten\pulses.$procdff$1583 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1451_Y, Q = \pulses.cblock_delay).
Adding EN signal on $flatten\pulses.$procdff$1582 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1461_Y, Q = \pulses.cpulse).
Adding SRST signal on $auto$ff.cc:266:slice$1650 ($dffe) from module pulse_gen (D = $flatten\pulses.$procmux$1459_Y [31:16], Q = \pulses.cpulse [31:16], rval = 16'0000000000000000).
Adding EN signal on $flatten\pulses.$procdff$1581 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1471_Y, Q = \pulses.cdelay).
Adding EN signal on $flatten\pulses.$procdff$1580 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1480_Y, Q = \pulses.ccount).
Adding SRST signal on $auto$ff.cc:266:slice$1670 ($dffe) from module pulse_gen (D = $flatten\pulses.$procmux$1478_Y, Q = \pulses.ccount, rval = 8'00000000).
Adding EN signal on $flatten\pulses.$procdff$1579 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1490_Y, Q = \pulses.sync_down).
Adding EN signal on $flatten\pulses.$procdff$1578 ($dff) from module pulse_gen (D = $flatten\pulses.$add$pulses.v:268$305_Y [1:0], Q = \pulses.pcounter).
Adding EN signal on $flatten\pulses.$procdff$1577 ($dff) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:253$299_Y [0], Q = \pulses.ph180).
Adding SRST signal on $auto$ff.cc:266:slice$1694 ($dffe) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:253$298_Y [0], Q = \pulses.ph180, rval = 1'0).
Adding EN signal on $flatten\pulses.$procdff$1576 ($dff) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:252$294_Y [0], Q = \pulses.ph90).
Adding SRST signal on $auto$ff.cc:266:slice$1696 ($dffe) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:252$293_Y [0], Q = \pulses.ph90, rval = 1'0).
Adding SRST signal on $flatten\pulses.$procdff$1575 ($dff) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:233$267_Y [0], Q = \pulses.inh, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1698 ($sdff) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:233$267_Y [0], Q = \pulses.inh).
Adding SRST signal on $flatten\pulses.$procdff$1574 ($dff) from module pulse_gen (D = $flatten\pulses.$or$pulses.v:332$320_Y, Q = \pulses.pr_inh, rval = 1'1).
Adding EN signal on $flatten\pulses.$procdff$1573 ($dff) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:237$271_Y [0], Q = \pulses.nut_pulse).
Adding SRST signal on $auto$ff.cc:266:slice$1707 ($dffe) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:238$270_Y [0], Q = \pulses.nut_pulse, rval = 1'0).
Adding EN signal on $flatten\pulses.$procdff$1572 ($dff) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:240$279_Y [0], Q = \pulses.pulse2s).
Adding SRST signal on $auto$ff.cc:266:slice$1709 ($dffe) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:241$278_Y [0], Q = \pulses.pulse2s, rval = 1'0).
Adding SRST signal on $flatten\pulses.$procdff$1568 ($dff) from module pulse_gen (D = $flatten\pulses.$add$pulses.v:335$322_Y, Q = \pulses.counter, rval = 0).
Adding EN signal on $flatten\pulses.$procdff$1567 ($dff) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:229$256_Y [0], Q = \pulses.pulses).
Adding SRST signal on $auto$ff.cc:266:slice$1712 ($dffe) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:230$255_Y [0], Q = \pulses.pulses, rval = 1'1).
Adding EN signal on $flatten\control.\uart0.$procdff$1534 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\tx_data[7:0], Q = \control.uart0.tx_data).
Adding EN signal on $flatten\control.\uart0.$procdff$1533 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\tx_bits_remaining[3:0], Q = \control.uart0.tx_bits_remaining).
Adding EN signal on $flatten\control.\uart0.$procdff$1532 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\tx_state[1:0], Q = \control.uart0.tx_state).
Adding EN signal on $flatten\control.\uart0.$procdff$1531 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\tx_out[0:0], Q = \control.uart0.tx_out).
Adding EN signal on $flatten\control.\uart0.$procdff$1530 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\rx_data[7:0], Q = \control.uart0.rx_data).
Adding EN signal on $flatten\control.\uart0.$procdff$1529 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\rx_bits_remaining[3:0], Q = \control.uart0.rx_bits_remaining).
Adding EN signal on $flatten\control.\uart0.$procdff$1528 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\recv_state[2:0], Q = \control.uart0.recv_state).
Adding EN signal on $flatten\control.\uart0.$procdff$1525 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\rx_sample_countdown[3:0], Q = \control.uart0.rx_sample_countdown).
Adding EN signal on $flatten\control.\uart0.$procdff$1524 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\rx_samples[3:0], Q = \control.uart0.rx_samples).
Adding EN signal on $flatten\control.$procdff$1562 ($dff) from module pulse_gen (D = $flatten\control.$0\state[2:0], Q = \control.state).
Adding EN signal on $flatten\control.$procdff$1561 ($dff) from module pulse_gen (D = $flatten\control.$0\readcount[5:0], Q = \control.readcount).
Adding EN signal on $flatten\control.$procdff$1560 ($dff) from module pulse_gen (D = $flatten\control.$procmux$1190_Y, Q = \control.readstate).
Adding EN signal on $flatten\control.$procdff$1559 ($dff) from module pulse_gen (D = $flatten\control.$0\writestate[0:0], Q = \control.writestate).
Adding EN signal on $flatten\control.$procdff$1558 ($dff) from module pulse_gen (D = $flatten\control.$add$pulse_control.v:184$367_Y, Q = \control.voutput).
Adding EN signal on $flatten\control.$procdff$1557 ($dff) from module pulse_gen (D = \control.uart0.rx_data, Q = \control.vcontrol).
Adding EN signal on $flatten\control.$procdff$1556 ($dff) from module pulse_gen (D = $flatten\control.$or$pulse_control.v:0$362_Y, Q = \control.vinput).
Adding EN signal on $flatten\control.$procdff$1555 ($dff) from module pulse_gen (D = \control.voutput, Q = \control.tx_byte).
Adding EN signal on $flatten\control.$procdff$1554 ($dff) from module pulse_gen (D = $flatten\control.$0\transmit[0:0], Q = \control.transmit).
Adding EN signal on $flatten\control.$procdff$1553 ($dff) from module pulse_gen (D = 1'1, Q = \control.recv_set).
Adding EN signal on $flatten\control.$procdff$1552 ($dff) from module pulse_gen (D = \control.vinput [1], Q = \control.phase_sub).
Adding EN signal on $flatten\control.$procdff$1550 ($dff) from module pulse_gen (D = \control.vinput [7:0], Q = \control.cpmg).
Adding EN signal on $flatten\control.$procdff$1548 ($dff) from module pulse_gen (D = \control.vinput [15:8], Q = \control.pulse_block).
Adding EN signal on $flatten\control.$procdff$1547 ($dff) from module pulse_gen (D = \control.vinput [0], Q = \control.block).
Adding EN signal on $flatten\control.$procdff$1546 ($dff) from module pulse_gen (D = \control.vinput [7:0], Q = \control.nut_wid).
Adding EN signal on $flatten\control.$procdff$1545 ($dff) from module pulse_gen (D = \control.vinput [31:16], Q = \control.nut_del).
Adding EN signal on $flatten\control.$procdff$1544 ($dff) from module pulse_gen (D = \control.vinput [31:16], Q = \control.p2width2).
Adding EN signal on $flatten\control.$procdff$1543 ($dff) from module pulse_gen (D = \control.vinput [31:16], Q = \control.delay2).
Adding EN signal on $flatten\control.$procdff$1542 ($dff) from module pulse_gen (D = \control.vinput [31:16], Q = \control.p1width2).
Adding EN signal on $flatten\control.$procdff$1541 ($dff) from module pulse_gen (D = \control.vinput [31:16], Q = \control.p1start2).
Adding EN signal on $flatten\control.$procdff$1540 ($dff) from module pulse_gen (D = \control.vinput [15:0], Q = \control.p2width).
Adding EN signal on $flatten\control.$procdff$1539 ($dff) from module pulse_gen (D = \control.vinput [15:0], Q = \control.delay).
Adding EN signal on $flatten\control.$procdff$1538 ($dff) from module pulse_gen (D = \control.vinput [15:0], Q = \control.p1width).
Adding EN signal on $flatten\control.$procdff$1537 ($dff) from module pulse_gen (D = \control.vinput, Q = \control.period).
Adding EN signal on $flatten\control.$procdff$1535 ($dff) from module pulse_gen (D = \control.vinput [6:0], Q = \control.pre_att).

6.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 68 unused cells and 68 unused wires.
<suppressed ~69 debug messages>

6.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~17 debug messages>

6.14.9. Rerunning OPT passes. (Maybe there is more to do..)

6.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

6.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$579: { $flatten\control.\uart0.$procmux$546_CMP $flatten\control.\uart0.$procmux$463_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$584: { $flatten\control.\uart0.$procmux$546_CMP $flatten\control.\uart0.$procmux$463_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$594: { $flatten\control.\uart0.$procmux$546_CMP $flatten\control.\uart0.$procmux$463_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$922: $flatten\control.\uart0.$procmux$623_CMP
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$931: { $flatten\control.\uart0.$procmux$768_CMP $flatten\control.\uart0.$procmux$623_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$940: { $flatten\control.\uart0.$procmux$768_CMP $flatten\control.\uart0.$procmux$714_CMP $flatten\control.\uart0.$procmux$623_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$949: { $flatten\control.\uart0.$procmux$768_CMP $flatten\control.\uart0.$procmux$714_CMP $flatten\control.\uart0.$procmux$623_CMP }
  Optimizing cells in module \pulse_gen.
Performed a total of 7 changes.

6.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

6.14.13. Executing OPT_DFF pass (perform DFF optimizations).

6.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 53 unused wires.
<suppressed ~1 debug messages>

6.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.14.16. Rerunning OPT passes. (Maybe there is more to do..)

6.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

6.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.14.20. Executing OPT_DFF pass (perform DFF optimizations).

6.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.14.23. Finished OPT passes. (There is nothing left to do.)

6.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$auto$opt_dff.cc:195:make_patterns_logic$1720 ($ne).
Removed top 2 bits (of 3) from port B of cell pulse_gen.$auto$opt_dff.cc:195:make_patterns_logic$1813 ($ne).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$auto$opt_dff.cc:195:make_patterns_logic$1819 ($ne).
Removed top 1 bits (of 3) from port B of cell pulse_gen.$auto$opt_dff.cc:195:make_patterns_logic$1823 ($ne).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$auto$opt_dff.cc:195:make_patterns_logic$1841 ($ne).
Removed top 2 bits (of 3) from port B of cell pulse_gen.$auto$opt_dff.cc:195:make_patterns_logic$1703 ($ne).
Removed top 2 bits (of 3) from port B of cell pulse_gen.$auto$opt_dff.cc:195:make_patterns_logic$1701 ($ne).
Removed top 1 bits (of 3) from port B of cell pulse_gen.$auto$opt_dff.cc:195:make_patterns_logic$1654 ($ne).
Removed top 2 bits (of 3) from mux cell pulse_gen.$flatten\control.\uart0.$ternary$uart.v:193$413 ($mux).
Removed top 30 bits (of 32) from port B of cell pulse_gen.$flatten\control.\uart0.$gt$uart.v:201$415 ($gt).
Removed top 2 bits (of 3) from mux cell pulse_gen.$flatten\control.\uart0.$ternary$uart.v:226$419 ($mux).
Removed top 1 bits (of 2) from mux cell pulse_gen.$flatten\control.\uart0.$ternary$uart.v:301$426 ($mux).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$flatten\control.\uart0.$procmux$463_CMP0 ($eq).
Removed top 1 bits (of 11) from mux cell pulse_gen.$flatten\control.\uart0.$procmux$468 ($mux).
Removed top 1 bits (of 3) from port B of cell pulse_gen.$flatten\control.\uart0.$procmux$623_CMP0 ($eq).
Removed top 5 bits (of 15) from mux cell pulse_gen.$flatten\control.\uart0.$procmux$630 ($mux).
Removed top 1 bits (of 3) from port B of cell pulse_gen.$flatten\control.\uart0.$procmux$714_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell pulse_gen.$flatten\control.\uart0.$procmux$768_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1413_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1401_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1347_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1323_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1306_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1272_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1264_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell pulse_gen.$flatten\control.$procmux$1194 ($mux).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$flatten\control.$procmux$1191_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pulse_gen.$flatten\control.$procmux$1156_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell pulse_gen.$flatten\control.$procmux$1143_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell pulse_gen.$flatten\control.$add$pulse_control.v:168$363 ($add).
Removed top 26 bits (of 32) from port Y of cell pulse_gen.$flatten\control.$add$pulse_control.v:168$363 ($add).
Removed top 26 bits (of 33) from port A of cell pulse_gen.$flatten\control.$neg$pulse_control.v:0$354 ($neg).
Converting cell pulse_gen.$flatten\control.$neg$pulse_control.v:0$354 ($neg) from signed to unsigned.
Removed top 1 bits (of 7) from port A of cell pulse_gen.$flatten\control.$neg$pulse_control.v:0$354 ($neg).
Removed top 1 bits (of 4) from port B of cell pulse_gen.$auto$opt_dff.cc:195:make_patterns_logic$1632 ($ne).
Removed top 16 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$procmux$1461 ($mux).
Removed top 31 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$add$pulses.v:335$322 ($add).
Removed top 31 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$add$pulses.v:315$318 ($add).
Removed top 24 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$add$pulses.v:315$318 ($add).
Removed top 29 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$sub$pulses.v:312$317 ($sub).
Removed top 15 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$add$pulses.v:312$316 ($add).
Removed top 31 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$sub$pulses.v:309$312 ($sub).
Removed top 23 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$sub$pulses.v:309$312 ($sub).
Removed top 31 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$add$pulses.v:268$305 ($add).
Removed top 30 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$add$pulses.v:268$305 ($add).
Removed top 29 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$sub$pulses.v:264$304 ($sub).
Removed top 15 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$add$pulses.v:264$303 ($add).
Removed top 14 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$add$pulses.v:264$303 ($add).
Removed top 15 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$add$pulses.v:263$301 ($add).
Removed top 15 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$add$pulses.v:260$300 ($add).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:253$298 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:252$293 ($mux).
Removed top 25 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:245$291 ($mux).
Removed top 25 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:250$290 ($mux).
Removed top 27 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$sub$pulses.v:250$286 ($sub).
Removed top 29 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$add$pulses.v:245$285 ($add).
Removed top 25 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$add$pulses.v:245$285 ($add).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:241$278 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:242$277 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:243$276 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:238$270 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:233$267 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:234$265 ($mux).
Removed top 29 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$sub$pulses.v:235$262 ($sub).
Removed top 7 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$sub$pulses.v:235$262 ($sub).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:234$261 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:230$255 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:231$254 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:231$253 ($mux).
Removed top 31 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$gt$pulses.v:231$251 ($gt).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:227$246 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:206$244 ($mux).
Removed top 8 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$sub$pulses.v:181$237 ($sub).
Removed top 8 bits (of 32) from port A of cell pulse_gen.$flatten\pulses.$sub$pulses.v:181$237 ($sub).
Removed top 8 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$sub$pulses.v:181$236 ($sub).
Removed top 8 bits (of 32) from port A of cell pulse_gen.$flatten\pulses.$sub$pulses.v:181$236 ($sub).
Removed top 26 bits (of 32) from wire pulse_gen.$flatten\control.$add$pulse_control.v:168$363_Y.
Removed top 1 bits (of 2) from wire pulse_gen.$flatten\control.$procmux$1194_Y.
Removed top 1 bits (of 11) from wire pulse_gen.$flatten\control.\uart0.$5\tx_clk[10:0].
Removed top 5 bits (of 15) from wire pulse_gen.$flatten\control.\uart0.$8\rx_clk[14:0].
Removed top 2 bits (of 3) from wire pulse_gen.$flatten\control.\uart0.$ternary$uart.v:193$413_Y.
Removed top 2 bits (of 3) from wire pulse_gen.$flatten\control.\uart0.$ternary$uart.v:226$419_Y.
Removed top 1 bits (of 2) from wire pulse_gen.$flatten\control.\uart0.$ternary$uart.v:301$426_Y.
Removed top 25 bits (of 32) from wire pulse_gen.$flatten\pulses.$add$pulses.v:245$285_Y.
Removed top 15 bits (of 32) from wire pulse_gen.$flatten\pulses.$add$pulses.v:260$300_Y.
Removed top 17 bits (of 32) from wire pulse_gen.$flatten\pulses.$add$pulses.v:263$301_Y.
Removed top 17 bits (of 32) from wire pulse_gen.$flatten\pulses.$add$pulses.v:264$303_Y.
Removed top 30 bits (of 32) from wire pulse_gen.$flatten\pulses.$add$pulses.v:268$305_Y.
Removed top 20 bits (of 32) from wire pulse_gen.$flatten\pulses.$add$pulses.v:284$308_Y.
Removed top 3 bits (of 32) from wire pulse_gen.$flatten\pulses.$add$pulses.v:285$311_Y.
Removed top 2 bits (of 32) from wire pulse_gen.$flatten\pulses.$add$pulses.v:311$314_Y.
Removed top 2 bits (of 32) from wire pulse_gen.$flatten\pulses.$add$pulses.v:312$316_Y.
Removed top 24 bits (of 32) from wire pulse_gen.$flatten\pulses.$add$pulses.v:315$318_Y.
Removed top 14 bits (of 32) from wire pulse_gen.$flatten\pulses.$procmux$1440_Y.
Removed top 16 bits (of 32) from wire pulse_gen.$flatten\pulses.$procmux$1461_Y.
Removed top 7 bits (of 32) from wire pulse_gen.$flatten\pulses.$procmux$1467_Y.
Removed top 15 bits (of 32) from wire pulse_gen.$flatten\pulses.$procmux$1469_Y.
Removed top 1 bits (of 32) from wire pulse_gen.$flatten\pulses.$procmux$1471_Y.
Removed top 7 bits (of 8) from wire pulse_gen.$flatten\pulses.$procmux$1476_Y.
Removed top 7 bits (of 32) from wire pulse_gen.$flatten\pulses.$sub$pulses.v:264$304_Y.
Removed top 2 bits (of 32) from wire pulse_gen.$flatten\pulses.$sub$pulses.v:312$317_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:206$244_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:227$246_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:230$255_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:231$253_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:231$254_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:233$267_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:234$261_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:234$265_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:238$270_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:241$278_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:242$277_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:243$276_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:253$298_Y.

6.16. Executing PEEPOPT pass (run peephole optimizers).

6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 40 unused wires.
<suppressed ~1 debug messages>

6.18. Executing SHARE pass (SAT-based resource sharing).

6.19. Executing TECHMAP pass (map to technology primitives).

6.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.19.2. Continuing TECHMAP pass.
Using template $paramod$f54d6daa1ea9364666b00dfbaf2b5f48e9789cce\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~222 debug messages>

6.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

6.22. Executing TECHMAP pass (map to technology primitives).

6.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

6.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module pulse_gen:
  creating $macc model for $flatten\control.$add$pulse_control.v:168$363 ($add).
  creating $macc model for $flatten\control.$add$pulse_control.v:184$365 ($add).
  creating $macc model for $flatten\control.$add$pulse_control.v:184$366 ($add).
  creating $macc model for $flatten\control.$add$pulse_control.v:184$367 ($add).
  creating $macc model for $flatten\control.$neg$pulse_control.v:0$354 ($neg).
  creating $macc model for $flatten\control.\uart0.$add$uart.v:189$410 ($add).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:145$403 ($sub).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:149$405 ($sub).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:192$411 ($sub).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:210$416 ($sub).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:283$424 ($sub).
  creating $macc model for $flatten\pulses.$add$pulses.v:174$228 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:175$229 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:176$230 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:176$231 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:177$232 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:178$233 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:245$285 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:260$300 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:263$301 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:264$303 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:268$305 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:284$307 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:284$308 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:285$311 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:311$314 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:312$316 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:315$318 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:335$322 ($add).
  creating $macc model for $flatten\pulses.$sub$pulses.v:181$236 ($sub).
  creating $macc model for $flatten\pulses.$sub$pulses.v:181$237 ($sub).
  creating $macc model for $flatten\pulses.$sub$pulses.v:235$262 ($sub).
  creating $macc model for $flatten\pulses.$sub$pulses.v:250$286 ($sub).
  creating $macc model for $flatten\pulses.$sub$pulses.v:264$304 ($sub).
  creating $macc model for $flatten\pulses.$sub$pulses.v:309$312 ($sub).
  creating $macc model for $flatten\pulses.$sub$pulses.v:312$317 ($sub).
  merging $macc model for $flatten\pulses.$add$pulses.v:312$316 into $flatten\pulses.$sub$pulses.v:312$317.
  merging $macc model for $flatten\pulses.$add$pulses.v:284$307 into $flatten\pulses.$add$pulses.v:284$308.
  merging $macc model for $flatten\pulses.$add$pulses.v:176$230 into $flatten\pulses.$add$pulses.v:176$231.
  merging $macc model for $flatten\control.$add$pulse_control.v:184$366 into $flatten\control.$add$pulse_control.v:184$367.
  merging $macc model for $flatten\control.$add$pulse_control.v:184$365 into $flatten\control.$add$pulse_control.v:184$367.
  creating $alu model for $macc $flatten\pulses.$sub$pulses.v:181$237.
  creating $alu model for $macc $flatten\pulses.$sub$pulses.v:181$236.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:335$322.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:315$318.
  creating $alu model for $macc $flatten\pulses.$sub$pulses.v:235$262.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:311$314.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:285$311.
  creating $alu model for $macc $flatten\pulses.$sub$pulses.v:250$286.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:268$305.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:264$303.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:263$301.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:260$300.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:245$285.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:178$233.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:177$232.
  creating $alu model for $macc $flatten\pulses.$sub$pulses.v:264$304.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:175$229.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:174$228.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:283$424.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:210$416.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:192$411.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:149$405.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:145$403.
  creating $alu model for $macc $flatten\control.\uart0.$add$uart.v:189$410.
  creating $alu model for $macc $flatten\control.$neg$pulse_control.v:0$354.
  creating $alu model for $macc $flatten\pulses.$sub$pulses.v:309$312.
  creating $alu model for $macc $flatten\control.$add$pulse_control.v:168$363.
  creating $macc cell for $flatten\control.$add$pulse_control.v:184$367: $auto$alumacc.cc:365:replace_macc$1963
  creating $macc cell for $flatten\pulses.$add$pulses.v:284$308: $auto$alumacc.cc:365:replace_macc$1964
  creating $macc cell for $flatten\pulses.$sub$pulses.v:312$317: $auto$alumacc.cc:365:replace_macc$1965
  creating $macc cell for $flatten\pulses.$add$pulses.v:176$231: $auto$alumacc.cc:365:replace_macc$1966
  creating $alu model for $flatten\pulses.$gt$pulses.v:231$251 ($gt): new $alu
  creating $alu model for $flatten\pulses.$gt$pulses.v:245$281 ($gt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:206$243 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:227$245 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:229$247 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:230$248 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:231$249 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:231$250 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:233$257 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:234$258 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:235$263 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:237$268 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:238$269 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:240$272 ($lt): merged with $flatten\pulses.$gt$pulses.v:245$281.
  creating $alu model for $flatten\pulses.$lt$pulses.v:241$273 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:242$274 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:243$275 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:250$287 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:309$313 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:335$321 ($lt): new $alu
  creating $alu model for $flatten\pulses.$procmux$1437_CMP0 ($eq): merged with $flatten\pulses.$lt$pulses.v:234$258.
  creating $alu model for $flatten\pulses.$procmux$1439_CMP0 ($eq): merged with $flatten\pulses.$lt$pulses.v:231$249.
  creating $alu cell for $flatten\pulses.$lt$pulses.v:335$321: $auto$alumacc.cc:485:replace_alu$1986
  creating $alu cell for $flatten\pulses.$lt$pulses.v:309$313: $auto$alumacc.cc:485:replace_alu$1997
  creating $alu cell for $flatten\pulses.$lt$pulses.v:250$287: $auto$alumacc.cc:485:replace_alu$2002
  creating $alu cell for $flatten\pulses.$lt$pulses.v:243$275: $auto$alumacc.cc:485:replace_alu$2007
  creating $alu cell for $flatten\pulses.$lt$pulses.v:242$274: $auto$alumacc.cc:485:replace_alu$2018
  creating $alu cell for $flatten\pulses.$lt$pulses.v:241$273: $auto$alumacc.cc:485:replace_alu$2029
  creating $alu cell for $flatten\pulses.$lt$pulses.v:238$269: $auto$alumacc.cc:485:replace_alu$2040
  creating $alu cell for $flatten\pulses.$lt$pulses.v:237$268: $auto$alumacc.cc:485:replace_alu$2051
  creating $alu cell for $flatten\pulses.$lt$pulses.v:235$263: $auto$alumacc.cc:485:replace_alu$2062
  creating $alu cell for $flatten\pulses.$lt$pulses.v:234$258, $flatten\pulses.$procmux$1437_CMP0: $auto$alumacc.cc:485:replace_alu$2067
  creating $alu cell for $flatten\pulses.$lt$pulses.v:233$257: $auto$alumacc.cc:485:replace_alu$2078
  creating $alu cell for $flatten\pulses.$lt$pulses.v:231$250: $auto$alumacc.cc:485:replace_alu$2089
  creating $alu cell for $flatten\pulses.$lt$pulses.v:231$249, $flatten\pulses.$procmux$1439_CMP0: $auto$alumacc.cc:485:replace_alu$2094
  creating $alu cell for $flatten\pulses.$lt$pulses.v:230$248: $auto$alumacc.cc:485:replace_alu$2105
  creating $alu cell for $flatten\pulses.$lt$pulses.v:229$247: $auto$alumacc.cc:485:replace_alu$2116
  creating $alu cell for $flatten\pulses.$lt$pulses.v:227$245: $auto$alumacc.cc:485:replace_alu$2127
  creating $alu cell for $flatten\pulses.$lt$pulses.v:206$243: $auto$alumacc.cc:485:replace_alu$2138
  creating $alu cell for $flatten\pulses.$gt$pulses.v:245$281, $flatten\pulses.$lt$pulses.v:240$272: $auto$alumacc.cc:485:replace_alu$2149
  creating $alu cell for $flatten\pulses.$gt$pulses.v:231$251: $auto$alumacc.cc:485:replace_alu$2160
  creating $alu cell for $flatten\control.$add$pulse_control.v:168$363: $auto$alumacc.cc:485:replace_alu$2165
  creating $alu cell for $flatten\pulses.$sub$pulses.v:309$312: $auto$alumacc.cc:485:replace_alu$2168
  creating $alu cell for $flatten\control.$neg$pulse_control.v:0$354: $auto$alumacc.cc:485:replace_alu$2171
  creating $alu cell for $flatten\control.\uart0.$add$uart.v:189$410: $auto$alumacc.cc:485:replace_alu$2174
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:145$403: $auto$alumacc.cc:485:replace_alu$2177
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:149$405: $auto$alumacc.cc:485:replace_alu$2180
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:192$411: $auto$alumacc.cc:485:replace_alu$2183
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:210$416: $auto$alumacc.cc:485:replace_alu$2186
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:283$424: $auto$alumacc.cc:485:replace_alu$2189
  creating $alu cell for $flatten\pulses.$add$pulses.v:175$229: $auto$alumacc.cc:485:replace_alu$2192
  creating $alu cell for $flatten\pulses.$sub$pulses.v:264$304: $auto$alumacc.cc:485:replace_alu$2195
  creating $alu cell for $flatten\pulses.$add$pulses.v:177$232: $auto$alumacc.cc:485:replace_alu$2198
  creating $alu cell for $flatten\pulses.$add$pulses.v:178$233: $auto$alumacc.cc:485:replace_alu$2201
  creating $alu cell for $flatten\pulses.$add$pulses.v:245$285: $auto$alumacc.cc:485:replace_alu$2204
  creating $alu cell for $flatten\pulses.$add$pulses.v:174$228: $auto$alumacc.cc:485:replace_alu$2207
  creating $alu cell for $flatten\pulses.$add$pulses.v:260$300: $auto$alumacc.cc:485:replace_alu$2210
  creating $alu cell for $flatten\pulses.$add$pulses.v:263$301: $auto$alumacc.cc:485:replace_alu$2213
  creating $alu cell for $flatten\pulses.$add$pulses.v:264$303: $auto$alumacc.cc:485:replace_alu$2216
  creating $alu cell for $flatten\pulses.$add$pulses.v:268$305: $auto$alumacc.cc:485:replace_alu$2219
  creating $alu cell for $flatten\pulses.$sub$pulses.v:250$286: $auto$alumacc.cc:485:replace_alu$2222
  creating $alu cell for $flatten\pulses.$add$pulses.v:285$311: $auto$alumacc.cc:485:replace_alu$2225
  creating $alu cell for $flatten\pulses.$add$pulses.v:311$314: $auto$alumacc.cc:485:replace_alu$2228
  creating $alu cell for $flatten\pulses.$sub$pulses.v:235$262: $auto$alumacc.cc:485:replace_alu$2231
  creating $alu cell for $flatten\pulses.$add$pulses.v:315$318: $auto$alumacc.cc:485:replace_alu$2234
  creating $alu cell for $flatten\pulses.$add$pulses.v:335$322: $auto$alumacc.cc:485:replace_alu$2237
  creating $alu cell for $flatten\pulses.$sub$pulses.v:181$236: $auto$alumacc.cc:485:replace_alu$2240
  creating $alu cell for $flatten\pulses.$sub$pulses.v:181$237: $auto$alumacc.cc:485:replace_alu$2243
  created 46 $alu and 4 $macc cells.

6.24. Executing OPT pass (performing simple optimizations).

6.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~24 debug messages>

6.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

6.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1661 ($dffe) from module pulse_gen (D = $auto$wreduce.cc:455:run$1942 [31:17], Q = \pulses.cdelay [31:17], rval = 15'000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$1639 ($dffe) from module pulse_gen (D = $flatten\pulses.$procmux$1449_Y [31:17], Q = \pulses.cblock_delay [31:17], rval = 15'000000000000000).

6.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 16 unused cells and 38 unused wires.
<suppressed ~17 debug messages>

6.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.24.9. Rerunning OPT passes. (Maybe there is more to do..)

6.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

6.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.24.13. Executing OPT_DFF pass (perform DFF optimizations).

6.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.24.16. Finished OPT passes. (There is nothing left to do.)

6.25. Executing MEMORY pass.

6.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

6.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).

6.28. Executing TECHMAP pass (map to technology primitives).

6.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

6.28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

6.28.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.29. Executing OPT pass (performing simple optimizations).

6.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~86 debug messages>

6.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1863 ($dffe) from module pulse_gen (D = $flatten\control.$procmux$1238_Y, Q = \control.transmit, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1844 ($dffe) from module pulse_gen (D = $flatten\control.$procmux$1204_Y, Q = \control.writestate, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1835 ($dffe) from module pulse_gen (D = $flatten\control.$procmux$1196_Y, Q = \control.readstate, rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$1826 ($dffe) from module pulse_gen (D = $flatten\control.$procmux$1181_Y, Q = \control.readcount, rval = 6'000000).
Adding SRST signal on $auto$ff.cc:266:slice$1759 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$4\rx_bits_remaining[3:0], Q = \control.uart0.rx_bits_remaining, rval = 4'1000).
Adding SRST signal on $auto$ff.cc:266:slice$1743 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$3\tx_out[0:0], Q = \control.uart0.tx_out, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1725 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$3\tx_bits_remaining[3:0], Q = \control.uart0.tx_bits_remaining, rval = 4'1000).

6.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 9 unused cells and 70 unused wires.
<suppressed ~10 debug messages>

6.29.5. Rerunning OPT passes. (Removed registers in this run.)

6.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$2387 ($sdffce) from module pulse_gen (D = $auto$wreduce.cc:455:run$1922 [5:3], Q = \control.readcount [5:3], rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$1714 ($dffe) from module pulse_gen (D = \control.tx_byte [7], Q = \control.uart0.tx_data [7], rval = 1'0).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$2386 ($sdffce) from module pulse_gen.

6.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.29.10. Rerunning OPT passes. (Removed registers in this run.)

6.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~4 debug messages>

6.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.29.13. Executing OPT_DFF pass (perform DFF optimizations).

6.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.29.15. Finished fast OPT passes.

6.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6.31. Executing OPT pass (performing simple optimizations).

6.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

6.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
    Consolidated identical input bits for $mux cell $flatten\control.$procmux$1150:
      Old ports: A=3'010, B=3'000, Y=$flatten\control.$procmux$1150_Y
      New ports: A=1'1, B=1'0, Y=$flatten\control.$procmux$1150_Y [1]
      New connections: { $flatten\control.$procmux$1150_Y [2] $flatten\control.$procmux$1150_Y [0] } = 2'00
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$468:
      Old ports: A=10'1000100000, B=10'0011100010, Y=$auto$wreduce.cc:455:run$1924 [9:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:455:run$1924 [9] $auto$wreduce.cc:455:run$1924 [1] }
      New connections: { $auto$wreduce.cc:455:run$1924 [8:2] $auto$wreduce.cc:455:run$1924 [0] } = { 1'0 $auto$wreduce.cc:455:run$1924 [1] $auto$wreduce.cc:455:run$1924 [1] 5'10000 }
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$618:
      Old ports: A=3'100, B=3'010, Y=$flatten\control.\uart0.$7\recv_state[2:0]
      New ports: A=2'10, B=2'01, Y=$flatten\control.\uart0.$7\recv_state[2:0] [2:1]
      New connections: $flatten\control.\uart0.$7\recv_state[2:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$630:
      Old ports: A=10'1001110001, B=10'0111010100, Y=$auto$wreduce.cc:455:run$1925 [9:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$1925 [2] $auto$wreduce.cc:455:run$1925 [0] }
      New connections: { $auto$wreduce.cc:455:run$1925 [9:3] $auto$wreduce.cc:455:run$1925 [1] } = { $auto$wreduce.cc:455:run$1925 [0] $auto$wreduce.cc:455:run$1925 [2] $auto$wreduce.cc:455:run$1925 [2] 1'1 $auto$wreduce.cc:455:run$1925 [0] 3'100 }
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$642:
      Old ports: A={ 1'0 \control.uart0.rx_data [7:1] }, B={ 1'1 \control.uart0.rx_data [7:1] }, Y=$flatten\control.\uart0.$0\rx_data[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\control.\uart0.$0\rx_data[7:0] [7]
      New connections: $flatten\control.\uart0.$0\rx_data[7:0] [6:0] = \control.uart0.rx_data [7:1]
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$791:
      Old ports: A=3'010, B=3'110, Y=$flatten\control.\uart0.$4\recv_state[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\control.\uart0.$4\recv_state[2:0] [2]
      New connections: $flatten\control.\uart0.$4\recv_state[2:0] [1:0] = 2'10
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$940: $flatten\control.\uart0.$procmux$714_CMP
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$949: $flatten\control.\uart0.$procmux$714_CMP
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$ternary$uart.v:247$421:
      Old ports: A=3'000, B=3'101, Y=$flatten\control.\uart0.$ternary$uart.v:247$421_Y
      New ports: A=1'0, B=1'1, Y=$flatten\control.\uart0.$ternary$uart.v:247$421_Y [0]
      New connections: $flatten\control.\uart0.$ternary$uart.v:247$421_Y [2:1] = { $flatten\control.\uart0.$ternary$uart.v:247$421_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$ternary$uart.v:306$427:
      Old ports: A=2'00, B=2'11, Y=$flatten\control.\uart0.$ternary$uart.v:306$427_Y
      New ports: A=1'0, B=1'1, Y=$flatten\control.\uart0.$ternary$uart.v:306$427_Y [0]
      New connections: $flatten\control.\uart0.$ternary$uart.v:306$427_Y [1] = $flatten\control.\uart0.$ternary$uart.v:306$427_Y [0]
    Consolidated identical input bits for $mux cell $flatten\pulses.$ternary$pulses.v:250$290:
      Old ports: A=\control.pre_att, B={ $auto$wreduce.cc:455:run$1929 [6:1] \control.pre_att [0] }, Y=$flatten\pulses.$ternary$pulses.v:250$290_Y [6:0]
      New ports: A=\control.pre_att [6:1], B=$auto$wreduce.cc:455:run$1929 [6:1], Y=$flatten\pulses.$ternary$pulses.v:250$290_Y [6:1]
      New connections: $flatten\pulses.$ternary$pulses.v:250$290_Y [0] = \control.pre_att [0]
  Optimizing cells in module \pulse_gen.
    Consolidated identical input bits for $pmux cell $flatten\control.$procmux$1155:
      Old ports: A=3'000, B={ 6'001010 $flatten\control.$procmux$1150_Y }, Y=$flatten\control.$0\state[2:0]
      New ports: A=2'00, B={ 4'0110 $flatten\control.$procmux$1150_Y [1] 1'0 }, Y=$flatten\control.$0\state[2:0] [1:0]
      New connections: $flatten\control.$0\state[2:0] [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\pulses.$ternary$pulses.v:245$291:
      Old ports: A=$flatten\pulses.$ternary$pulses.v:250$290_Y [6:0], B={ $auto$wreduce.cc:455:run$1929 [6:1] \control.pre_att [0] }, Y=$flatten\pulses.$ternary$pulses.v:245$291_Y [6:0]
      New ports: A=$flatten\pulses.$ternary$pulses.v:250$290_Y [6:1], B=$auto$wreduce.cc:455:run$1929 [6:1], Y=$flatten\pulses.$ternary$pulses.v:245$291_Y [6:1]
      New connections: $flatten\pulses.$ternary$pulses.v:245$291_Y [0] = \control.pre_att [0]
  Optimizing cells in module \pulse_gen.
    Consolidated identical input bits for $mux cell $flatten\pulses.$procmux$1417:
      Old ports: A=$flatten\pulses.$ternary$pulses.v:245$291_Y [6:0], B=\control.pre_att, Y=$flatten\pulses.$0\pre_att_val[6:0]
      New ports: A=$flatten\pulses.$ternary$pulses.v:245$291_Y [6:1], B=\control.pre_att [6:1], Y=$flatten\pulses.$0\pre_att_val[6:0] [6:1]
      New connections: $flatten\pulses.$0\pre_att_val[6:0] [0] = \control.pre_att [0]
  Optimizing cells in module \pulse_gen.
Performed a total of 14 changes.

6.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.31.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1796 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$4\rx_samples[3:0], Q = \control.uart0.rx_samples, rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$1783 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$4\rx_sample_countdown[3:0], Q = \control.uart0.rx_sample_countdown, rval = 4'0101).

6.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

6.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.31.9. Rerunning OPT passes. (Maybe there is more to do..)

6.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

6.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1811 ($dffe) from module pulse_gen.

6.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~1 debug messages>

6.31.16. Rerunning OPT passes. (Maybe there is more to do..)

6.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

6.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.31.20. Executing OPT_DFF pass (perform DFF optimizations).

6.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.31.23. Finished OPT passes. (There is nothing left to do.)

6.32. Executing TECHMAP pass (map to technology primitives).

6.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.32.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

6.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$d4fbf181fbf74ad2c33c84c81168c20bdbe88f93\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$a285b5a57fe61eabc57c91b8c412748ee1151a85\_90_pmux for cells of type $pmux.
Using template $paramod$b8ea6e7c6ecccd0b6399df876113e6297c7d0180\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper maccmap for cells of type $macc.
  add \pulses.cpulse (32 bits, unsigned)
  add \pulses.delay (16 bits, unsigned)
  add \pulses.delay (16 bits, unsigned)
Using template $paramod$19189243523493d505a4933d1bad417c570ea8a6\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$3ef274a4ad1e446c08416d1cf6cb5ab03146d407\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:87f1fa8c8dcb9196cfcf01ac6d09276950f96d52$paramod$f7d26b43d3f1e8db078109925a281da6be642e01\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:5804069588edb7ff25baa001bebacc87928895c1$paramod$f7d26b43d3f1e8db078109925a281da6be642e01\_90_shift_shiftx'.

6.32.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5804069588edb7ff25baa001bebacc87928895c1$paramod$f7d26b43d3f1e8db078109925a281da6be642e01\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4690.
    dead port 2/2 on $mux $procmux$4684.
    dead port 2/2 on $mux $procmux$4678.
    dead port 2/2 on $mux $procmux$4672.
    dead port 2/2 on $mux $procmux$4666.
    dead port 2/2 on $mux $procmux$4660.
Removed 6 multiplexer ports.
<suppressed ~735 debug messages>

6.32.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5804069588edb7ff25baa001bebacc87928895c1$paramod$f7d26b43d3f1e8db078109925a281da6be642e01\_90_shift_shiftx.
<suppressed ~28 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:5804069588edb7ff25baa001bebacc87928895c1$paramod$f7d26b43d3f1e8db078109925a281da6be642e01\_90_shift_shiftx for cells of type $shift.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
  add \control.vinput [31:24] (8 bits, unsigned)
  add \control.vinput [7:0] (8 bits, unsigned)
  add \control.vinput [15:8] (8 bits, unsigned)
  add \control.vinput [23:16] (8 bits, unsigned)
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$3c4ebba1937e04a3f553f5acfdf31330508b9f10\_80_ecp5_alu for cells of type $alu.
Using template $paramod$91f82ead1edc61e0a1452110f15ef747116b421b\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
  add \pulses.p1start2 (16 bits, unsigned)
  add \control.delay2 (16 bits, unsigned)
  add \pulses.p1width2 (16 bits, unsigned)
Using template $paramod$c832172b8712ad73b0a6ba54a43a9009406a1d44\_80_ecp5_alu for cells of type $alu.
Using template $paramod$197ee40a469cd4e7091034ab83059d66873b1bf0\_80_ecp5_alu for cells of type $alu.
  add \pulses.cpulse (32 bits, unsigned)
  add { \pulses.delay 1'0 } (17 bits, unsigned)
  add 32'11111111111111111111111111111011 (32 bits, unsigned)
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$ff146397e8facf98559f945dca1f80d42bbb5efb\_80_ecp5_alu for cells of type $alu.
Using template $paramod$0670e2b5f39a952ee2dd39072443556343a2df97\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$2bd81f420048247ff6903399c560fe0f8bd48ccc\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$610911f8769324f781128d641f7fe2120143c328\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$c3a687f25c2ef54efbe9261265cfc1fe181b7ca3\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9970e6a829a899c1fae39c88305c3c80d98a6bfd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3e92930b84a1f8e99102decb41b57db2b77e2f7a\_80_ecp5_alu for cells of type $alu.
Using template $paramod$081ba1a4a7201ecdb44563d3c3bd7013d1ebf4eb\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~3652 debug messages>

6.33. Executing OPT pass (performing simple optimizations).

6.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~4413 debug messages>

6.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~2904 debug messages>
Removed a total of 968 cells.

6.33.3. Executing OPT_DFF pass (perform DFF optimizations).

6.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 2205 unused cells and 3956 unused wires.
<suppressed ~2206 debug messages>

6.33.5. Finished fast OPT passes.

6.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.36. Executing TECHMAP pass (map to technology primitives).

6.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.36.2. Continuing TECHMAP pass.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~957 debug messages>

6.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~6 debug messages>

6.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

6.39. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in pulse_gen.

6.40. Executing ATTRMVCP pass (move or copy attributes).

6.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 3814 unused wires.
<suppressed ~1 debug messages>

6.42. Executing TECHMAP pass (map to technology primitives).

6.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.43. Executing ABC pass (technology mapping using ABC).

6.43.1. Extracting gate netlist of module `\pulse_gen' to `<abc-temp-dir>/input.blif'..
Extracted 2377 gates and 3140 wires to a netlist network with 761 inputs and 429 outputs.

6.43.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =     523.
ABC: Participating nodes from both networks       =    1308.
ABC: Participating nodes from the first network   =     599. (  69.81 % of nodes)
ABC: Participating nodes from the second network  =     709. (  82.63 % of nodes)
ABC: Node pairs (any polarity)                    =     599. (  69.81 % of names can be moved)
ABC: Node pairs (same polarity)                   =     550. (  64.10 % of names can be moved)
ABC: Total runtime =     0.08 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

6.43.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      857
ABC RESULTS:        internal signals:     1950
ABC RESULTS:           input signals:      761
ABC RESULTS:          output signals:      429
Removing temp directory.
Removed 0 unused cells and 1591 unused wires.

6.44. Executing TECHMAP pass (map to technology primitives).

6.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.44.2. Continuing TECHMAP pass.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$1db4f5370f46f4c48b3a3dcb66a9737cdc3566f0\$lut for cells of type $lut.
Using template $paramod$c441dbd41fa7b52ce609b1fb3e8a706905598601\$lut for cells of type $lut.
Using template $paramod$39166a4ec47bc23f733b6882e44cc51d6fd0d50a\$lut for cells of type $lut.
Using template $paramod$6ceb6597b4dde6c7f1ed8a2afa69cf30f83c9a10\$lut for cells of type $lut.
Using template $paramod$107906fddf7d89ab854e4846eb6fd13bd75a6fed\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$ee4b98bad07bc0ced6d708127af2144fc9ba3e00\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$a710625e9e626ef5063a9eaeb20113d01f3592de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$99e8e978b22ef71f0dc5bc15b07fc355d272684f\$lut for cells of type $lut.
Using template $paramod$3163d45877a3f8f0c8b4efea8b7f6b126391c461\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000011 for cells of type $lut.
Using template $paramod$8636f62498d858f27c9d4766dbb8b7cdc8d1e1ab\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$2b2b3565ec13859d2b24f2fa297fa46249270140\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$7c57228df39eed5240de04995e61ac6a2ad834e4\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$5964dec528c7ded1ee9f528024feacf1107270a1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$70584433677bebb1f97d6827c9ba85513c8c682b\$lut for cells of type $lut.
Using template $paramod$338911d6797f74b018183134ed62d4c851372877\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$f8a8c794cb64a461b57b2c5f5a6987b5331481ec\$lut for cells of type $lut.
Using template $paramod$6961918e3564ac9ead822ba7e0287e436372f86a\$lut for cells of type $lut.
Using template $paramod$46d446751dfe0d327e63a7b7b48b60b7a0653c8e\$lut for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569\$lut for cells of type $lut.
Using template $paramod$69de93ad679e1d9c47ef3797381acae72ee72a68\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$8d85dfcd60e8547cb4cd7f2aa22174847ea6bfc7\$lut for cells of type $lut.
Using template $paramod$581dedda6b3c075c10439fa707d503e48cef8928\$lut for cells of type $lut.
Using template $paramod$25ca743a258a023888504edd8f4ed98e3c215f36\$lut for cells of type $lut.
Using template $paramod$eeed37ce45abdda29d3e180f2d1dfc0c4c376530\$lut for cells of type $lut.
Using template $paramod$67d1276b5880128bd02a907d067d471945074317\$lut for cells of type $lut.
Using template $paramod$8ce928d3bb20ea63d0c4397eafa78205dcfd18e4\$lut for cells of type $lut.
Using template $paramod$2bc4db8bd4fb8d056f72dd182e27de9a154d9eee\$lut for cells of type $lut.
Using template $paramod$f98e2cb7b7313e2dfcdaf548bb28d3ddf25ea91b\$lut for cells of type $lut.
Using template $paramod$c11479dd3b5a3410863bc7c7b864f3414db344b6\$lut for cells of type $lut.
Using template $paramod$77f942d10b5dff3e65c05e138b8016f9e5543244\$lut for cells of type $lut.
Using template $paramod$2e96173b8f06b401a653e687eeb5a430cdc6ad6d\$lut for cells of type $lut.
Using template $paramod$3a44ae8aaf4c4f85ec15770edbdbbbaeafe0ce10\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$61e22148bd436038cc33270b75d0b48cfc3f252d\$lut for cells of type $lut.
Using template $paramod$d3c29bee1432222c8cfc08db151b56d325cf44c2\$lut for cells of type $lut.
Using template $paramod$e856f6af4132f2ee9d4980afecb67ed58ab1c46f\$lut for cells of type $lut.
Using template $paramod$75f2815bfca80f71c6f64dc3f5f5e99e5f67ffa1\$lut for cells of type $lut.
Using template $paramod$ace5fc8249985fec91313c7c3cbd0cc11e7814e7\$lut for cells of type $lut.
Using template $paramod$bd3c36884e3eab0008071a0a9c6d7f9059a07104\$lut for cells of type $lut.
Using template $paramod$d8531a3cace99005ad73c1b207199757529dbd60\$lut for cells of type $lut.
Using template $paramod$fa4fbb20261f4785166656de5eca13250704131e\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$a792011fb4d8a2102b04f0ef1a0db37ed1d6df1f\$lut for cells of type $lut.
Using template $paramod$563b8adb3f90daac8dc57ddf79ff9edf4017cf0a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$d2845ee2da121e591069744d16cf238f53bde61d\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$7614968db5bb082ee538195c00594779836d04ec\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$202ef33ed7c16f8af46b2c0a3a76b0741a206df4\$lut for cells of type $lut.
Using template $paramod$6db0b990494a79d755d22c84bb4f8db411b424ea\$lut for cells of type $lut.
Using template $paramod$d1665c77c3adc964f0581b1cadefad61ef28e7b4\$lut for cells of type $lut.
Using template $paramod$2013570d761f495d9f2a2412bd0fd083419991ac\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$014c7c9e56ca8c989a398087ce90554b5d5b4c03\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$4d375e8ebadb5ec6d1c3b4ffcfc15975eee4e5a7\$lut for cells of type $lut.
Using template $paramod$20ee32512b0b6b624969f152cf571660754c9bba\$lut for cells of type $lut.
Using template $paramod$aa96ebd6809992e4904f297c9d1f4736d62cbf5e\$lut for cells of type $lut.
Using template $paramod$ee708ec34c44f4cd6b1ee1606909c4e69bf4c340\$lut for cells of type $lut.
Using template $paramod$8bb169cef35b4630ce60fef50bf9e4b000725824\$lut for cells of type $lut.
Using template $paramod$a4aefcfd303f70a0d2498352e4c09b34d8dbc44b\$lut for cells of type $lut.
Using template $paramod$b009103f99fee251e65186e74b538c53c45de410\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$be8728c7ba9ea616216cd913057b5975fe614f0b\$lut for cells of type $lut.
Using template $paramod$f75091eeaa391e8b7c814c62de713b0bde0f40d5\$lut for cells of type $lut.
Using template $paramod$8cb348b56ad3b8b948df5a6eb088cf103a6cbe40\$lut for cells of type $lut.
Using template $paramod$223b0f063022bece1fbf5a255874b6a0be3fbc28\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$1a95e0da14fff355d7b4438b7358c951bbb08ccd\$lut for cells of type $lut.
Using template $paramod$979794232a1b12010187e90e68ca43f80b43cf7f\$lut for cells of type $lut.
Using template $paramod$8f7286da4ab7ba4964b679b5a6195b6f3ddc0c0d\$lut for cells of type $lut.
Using template $paramod$9747e27d592a5de65fe94778f9dc8ad338a6e3d4\$lut for cells of type $lut.
Using template $paramod$924f50b1e335ab9ed6ceab63a817d1eb10fd7640\$lut for cells of type $lut.
Using template $paramod$0c5495469aa3140c088c448e91374d2559224297\$lut for cells of type $lut.
Using template $paramod$0a7cd6c52af7cba770d775484e23bf18dd4f7cfd\$lut for cells of type $lut.
Using template $paramod$cfa5e712d109a8003b4b08621dc5253acb2e530e\$lut for cells of type $lut.
Using template $paramod$dacb7eb2d01a1e5070579ab023ad7fff04f931d0\$lut for cells of type $lut.
Using template $paramod$e9b58d4a396b290b2b63c31302180a5241fd8c80\$lut for cells of type $lut.
Using template $paramod$f85118f727cbfc385385a0fcb2d977c74c137bb0\$lut for cells of type $lut.
Using template $paramod$987d4c6b9265ec278a119d59a96dbc9e6ffc65bc\$lut for cells of type $lut.
Using template $paramod$3ad962e2cee20130d81daa0a1c7e6ed4f1d22b38\$lut for cells of type $lut.
Using template $paramod$77653db5f043f09d9e9474c0909c488e468ed244\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$d25dec69d8e68c29bc78dcfb738c7c5d85ce5459\$lut for cells of type $lut.
Using template $paramod$100319c0075640cd86d910d40c7e9492b18d93d6\$lut for cells of type $lut.
Using template $paramod$fdf3791c38fe6cbcbe81f04d95195250c5bddc63\$lut for cells of type $lut.
Using template $paramod$d2e6d37235ab843778c678747f5760d5e87de899\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$42fddac0c11e32a5c945f1a3edd01305e5c80d60\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod$21a9cf1c7cffed4ea7970972274e8bcced7c7005\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$7ce26b13f17ca10db1a4f6cacc5995b79c4c531e\$lut for cells of type $lut.
Using template $paramod$e00400f55b537aff66cdf59c86b123569598d753\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$0c14750196ebfdae8d1c3eeba14de53d03b6c178\$lut for cells of type $lut.
Using template $paramod$b38f14cbf649de888742c8d9c245315a16ac4233\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$301a7cf5772561b53af3cd8536b8aec4f1afe6fb\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$7c3bb340ef8d4d1167134e647a3ec3a50eeb633a\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$76d5f0d2d567fe0f95d60b2a305825b3ef4b4f35\$lut for cells of type $lut.
Using template $paramod$5b7734e7819b994a0116b26e2ec459ae425dd300\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$7d6586f3507acd661d9fed43580c1ff901ec866c\$lut for cells of type $lut.
Using template $paramod$09194da5f2c8e08bed8f609fd0e254d8629b24b3\$lut for cells of type $lut.
Using template $paramod$2902eb8ec3ca272968b5d8a7010e48f85069ed0f\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$7d2ffb1127b6d3bcd5c17f2724b343ab1bc3ea11\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$c28567469ea66f93bb992c5b70c6e74beb4a0a83\$lut for cells of type $lut.
Using template $paramod$9a81777f423aeabf9c84cda0ab0d23ae1c73de9d\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$565d47446cd23dadf7883972f80562abb2d037b3\$lut for cells of type $lut.
Using template $paramod$d3bb9514a3594165d144c3ee85869ced3e63222b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod$9ab494594f178f1b2722725c1a755ee5c002129c\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3227 debug messages>

6.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in pulse_gen.
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16613.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16613.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16698.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16740.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16612.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16274.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16380.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16381.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16388.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16390.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16613.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16615.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16734.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16739.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16855.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16920.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16923.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16927.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16932.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16938.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16950.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16954.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$16973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$17090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$17091.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$17092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$17093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$17094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$17095.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$17096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$16253$auto$blifparse.cc:525:parse_blif$17100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
Removed 0 unused cells and 1910 unused wires.

6.46. Executing AUTONAME pass.
Renamed 115186 objects in module pulse_gen (177 iterations).
<suppressed ~4725 debug messages>

6.47. Executing HIERARCHY pass (managing design hierarchy).

6.47.1. Analyzing design hierarchy..
Top module:  \pulse_gen

6.47.2. Analyzing design hierarchy..
Top module:  \pulse_gen
Removed 0 unused modules.

6.48. Printing statistics.

=== pulse_gen ===

   Number of wires:               1745
   Number of wire bits:           6986
   Number of public wires:        1745
   Number of public wire bits:    6986
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3149
     CCU2C                         546
     EHXPLLL                         1
     L6MUX21                       144
     LUT4                         1317
     PFUMX                         332
     TRELLIS_FF                    809

6.49. Executing CHECK pass (checking for obvious problems).
Checking module pulse_gen...
Found and reported 0 problems.

6.50. Executing JSON backend.

Warnings: 7 unique messages, 7 total
End of script. Logfile hash: e0c919e426, CPU: user 2.16s system 0.03s, MEM: 102.32 MB peak
Yosys 0.30+48 (git sha1 14d50a176, clang 14.0.6 -fPIC -Os)
Time spent: 18% 1x abc (0 sec), 17% 7x techmap (0 sec), ...
