xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7k160t-ffg676-1 My74LS161.ngc My74LS161.ngd  
map -intstyle ise -p xc7k160t-ffg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o My74LS161_map.ncd My74LS161.ngd My74LS161.pcf 
par -w -intstyle ise -ol high -mt off My74LS161_map.ncd My74LS161.ncd My74LS161.pcf 
bitgen -intstyle ise -f My74LS161.ut My74LS161.ncd 
xst -intstyle ise -ifn "Z:/Projects/Verilog/My74LS161/My74LS161.xst" -ofn "Z:/Projects/Verilog/My74LS161/My74LS161.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7k160t-ffg676-1 My74LS161.ngc My74LS161.ngd  
map -intstyle ise -p xc7k160t-ffg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o My74LS161_map.ncd My74LS161.ngd My74LS161.pcf 
par -w -intstyle ise -ol high -mt off My74LS161_map.ncd My74LS161.ncd My74LS161.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml My74LS161.twx My74LS161.ncd -o My74LS161.twr My74LS161.pcf 
bitgen -intstyle ise -f My74LS161.ut My74LS161.ncd 
