

================================================================
== Vivado HLS Report for 'b_max'
================================================================
* Date:           Mon Dec 10 15:19:44 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15737|  15737|  15737|  15737|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  15736|  15736|       562|          -|          -|    28|    no    |
        | + Loop 1.1      |    560|    560|        20|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |     18|     18|         3|          -|          -|     6|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    175|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     74|
|Register         |        -|      -|     127|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     127|    249|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |b_k_2_fu_134_p2      |     +    |      0|  0|  15|           5|           1|
    |c_k_2_fu_180_p2      |     +    |      0|  0|  12|           3|           1|
    |k_4_fu_122_p2        |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_110_p2   |     +    |      0|  0|  20|          13|           8|
    |tmp1_fu_186_p2       |     +    |      0|  0|  16|           9|           9|
    |tmp_97_fu_195_p2     |     +    |      0|  0|  21|          14|          14|
    |tmp_s_fu_164_p2      |     -    |      0|  0|  16|           9|           9|
    |exitcond1_fu_128_p2  |   icmp   |      0|  0|  11|           5|           4|
    |exitcond2_fu_116_p2  |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_174_p2   |   icmp   |      0|  0|   9|           3|           3|
    |tmp_99_fu_209_p2     |   icmp   |      0|  0|  13|          16|           1|
    |maxval_d0            |  select  |      0|  0|  16|           1|          16|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 175|          88|          71|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  38|          7|    1|          7|
    |b_k_reg_84      |   9|          2|    5|         10|
    |c_k_reg_95      |   9|          2|    3|          6|
    |k_reg_62        |   9|          2|    5|         10|
    |phi_mul_reg_73  |   9|          2|   13|         26|
    +----------------+----+-----------+-----+-----------+
    |Total           |  74|         15|   27|         59|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   6|   0|    6|          0|
    |b_k_2_reg_243         |   5|   0|    5|          0|
    |b_k_reg_84            |   5|   0|    5|          0|
    |b_y0_load_reg_271     |  16|   0|   16|          0|
    |c_k_2_reg_256         |   3|   0|    3|          0|
    |c_k_reg_95            |   3|   0|    3|          0|
    |k_4_reg_235           |   5|   0|    5|          0|
    |k_reg_62              |   5|   0|    5|          0|
    |next_mul_reg_227      |  13|   0|   13|          0|
    |phi_mul_cast_reg_222  |  13|   0|   14|          1|
    |phi_mul_reg_73        |  13|   0|   13|          0|
    |tmp_98_reg_261        |  32|   0|   64|         32|
    |tmp_s_reg_248         |   8|   0|    9|          1|
    +----------------------+----+----+-----+-----------+
    |Total                 | 127|   0|  161|         34|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |     b_max    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |     b_max    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |     b_max    | return value |
|ap_done          | out |    1| ap_ctrl_hs |     b_max    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |     b_max    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |     b_max    | return value |
|b_y0_address0    | out |   13|  ap_memory |     b_y0     |     array    |
|b_y0_ce0         | out |    1|  ap_memory |     b_y0     |     array    |
|b_y0_q0          |  in |   16|  ap_memory |     b_y0     |     array    |
|maxval_address0  | out |   13|  ap_memory |    maxval    |     array    |
|maxval_ce0       | out |    1|  ap_memory |    maxval    |     array    |
|maxval_we0       | out |    1|  ap_memory |    maxval    |     array    |
|maxval_d0        | out |   16|  ap_memory |    maxval    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (1.66ns)   --->   "br label %.loopexit" [../Desktop/quantTest/max.c:27]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %0 ], [ %k_4, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i13 %phi_mul to i14"   --->   Operation 10 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.13ns)   --->   "%next_mul = add i13 %phi_mul, 168"   --->   Operation 11 'add' 'next_mul' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.44ns)   --->   "%exitcond2 = icmp eq i5 %k, -4" [../Desktop/quantTest/max.c:27]   --->   Operation 12 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.86ns)   --->   "%k_4 = add i5 %k, 1" [../Desktop/quantTest/max.c:27]   --->   Operation 14 'add' 'k_4' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader3.preheader" [../Desktop/quantTest/max.c:27]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.66ns)   --->   "br label %.preheader3" [../Desktop/quantTest/max.c:28]   --->   Operation 16 'br' <Predicate = (!exitcond2)> <Delay = 1.66>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [../Desktop/quantTest/max.c:38]   --->   Operation 17 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.11>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%b_k = phi i5 [ %b_k_2, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 18 'phi' 'b_k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.44ns)   --->   "%exitcond1 = icmp eq i5 %b_k, -4" [../Desktop/quantTest/max.c:28]   --->   Operation 19 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 20 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.86ns)   --->   "%b_k_2 = add i5 %b_k, 1" [../Desktop/quantTest/max.c:28]   --->   Operation 21 'add' 'b_k_2' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [../Desktop/quantTest/max.c:28]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %b_k, i3 0)" [../Desktop/quantTest/max.c:30]   --->   Operation 23 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [../Desktop/quantTest/max.c:30]   --->   Operation 24 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %b_k, i1 false)" [../Desktop/quantTest/max.c:30]   --->   Operation 25 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i6 %p_shl7 to i9" [../Desktop/quantTest/max.c:30]   --->   Operation 26 'zext' 'p_shl7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.11ns)   --->   "%tmp_s = sub i9 %p_shl_cast, %p_shl7_cast" [../Desktop/quantTest/max.c:30]   --->   Operation 27 'sub' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.66ns)   --->   "br label %.preheader" [../Desktop/quantTest/max.c:29]   --->   Operation 28 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 29 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.51>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%c_k = phi i3 [ %c_k_2, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 30 'phi' 'c_k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%c_k_cast2 = zext i3 %c_k to i9" [../Desktop/quantTest/max.c:29]   --->   Operation 31 'zext' 'c_k_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.18ns)   --->   "%exitcond = icmp eq i3 %c_k, -2" [../Desktop/quantTest/max.c:29]   --->   Operation 32 'icmp' 'exitcond' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 33 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.68ns)   --->   "%c_k_2 = add i3 %c_k, 1" [../Desktop/quantTest/max.c:29]   --->   Operation 34 'add' 'c_k_2' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.loopexit, label %1" [../Desktop/quantTest/max.c:29]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.11ns)   --->   "%tmp1 = add i9 %tmp_s, %c_k_cast2" [../Desktop/quantTest/max.c:30]   --->   Operation 36 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i9 %tmp1 to i14" [../Desktop/quantTest/max.c:30]   --->   Operation 37 'sext' 'tmp1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.13ns)   --->   "%tmp_97 = add i14 %tmp1_cast, %phi_mul_cast" [../Desktop/quantTest/max.c:30]   --->   Operation 38 'add' 'tmp_97' <Predicate = (!exitcond)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_192_cast = sext i14 %tmp_97 to i32" [../Desktop/quantTest/max.c:30]   --->   Operation 39 'sext' 'tmp_192_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_98 = zext i32 %tmp_192_cast to i64" [../Desktop/quantTest/max.c:30]   --->   Operation 40 'zext' 'tmp_98' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%b_y0_addr = getelementptr [4704 x i16]* %b_y0, i64 0, i64 %tmp_98" [../Desktop/quantTest/max.c:30]   --->   Operation 41 'getelementptr' 'b_y0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (3.25ns)   --->   "%b_y0_load = load i16* %b_y0_addr, align 2" [../Desktop/quantTest/max.c:30]   --->   Operation 42 'load' 'b_y0_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 43 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 44 [1/2] (3.25ns)   --->   "%b_y0_load = load i16* %b_y0_addr, align 2" [../Desktop/quantTest/max.c:30]   --->   Operation 44 'load' 'b_y0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 6.93>
ST_6 : Operation 45 [1/1] (2.38ns)   --->   "%tmp_99 = icmp sgt i16 %b_y0_load, 0" [../Desktop/quantTest/max.c:30]   --->   Operation 45 'icmp' 'tmp_99' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%maxval_addr = getelementptr [4704 x i16]* %maxval, i64 0, i64 %tmp_98" [../Desktop/quantTest/max.c:31]   --->   Operation 46 'getelementptr' 'maxval_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.29ns)   --->   "%b_y0_load_s = select i1 %tmp_99, i16 %b_y0_load, i16 0" [../Desktop/quantTest/max.c:30]   --->   Operation 47 'select' 'b_y0_load_s' <Predicate = true> <Delay = 1.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (3.25ns)   --->   "store i16 %b_y0_load_s, i16* %maxval_addr, align 2" [../Desktop/quantTest/max.c:31]   --->   Operation 48 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader" [../Desktop/quantTest/max.c:29]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_y0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ maxval]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7   (br               ) [ 0111111]
k            (phi              ) [ 0010000]
phi_mul      (phi              ) [ 0010000]
phi_mul_cast (zext             ) [ 0001111]
next_mul     (add              ) [ 0111111]
exitcond2    (icmp             ) [ 0011111]
empty        (speclooptripcount) [ 0000000]
k_4          (add              ) [ 0111111]
StgValue_15  (br               ) [ 0000000]
StgValue_16  (br               ) [ 0011111]
StgValue_17  (ret              ) [ 0000000]
b_k          (phi              ) [ 0001000]
exitcond1    (icmp             ) [ 0011111]
empty_43     (speclooptripcount) [ 0000000]
b_k_2        (add              ) [ 0011111]
StgValue_22  (br               ) [ 0000000]
p_shl        (bitconcatenate   ) [ 0000000]
p_shl_cast   (zext             ) [ 0000000]
p_shl7       (bitconcatenate   ) [ 0000000]
p_shl7_cast  (zext             ) [ 0000000]
tmp_s        (sub              ) [ 0000111]
StgValue_28  (br               ) [ 0011111]
StgValue_29  (br               ) [ 0111111]
c_k          (phi              ) [ 0000100]
c_k_cast2    (zext             ) [ 0000000]
exitcond     (icmp             ) [ 0011111]
empty_44     (speclooptripcount) [ 0000000]
c_k_2        (add              ) [ 0011111]
StgValue_35  (br               ) [ 0000000]
tmp1         (add              ) [ 0000000]
tmp1_cast    (sext             ) [ 0000000]
tmp_97       (add              ) [ 0000000]
tmp_192_cast (sext             ) [ 0000000]
tmp_98       (zext             ) [ 0000011]
b_y0_addr    (getelementptr    ) [ 0000010]
StgValue_43  (br               ) [ 0011111]
b_y0_load    (load             ) [ 0000001]
tmp_99       (icmp             ) [ 0000000]
maxval_addr  (getelementptr    ) [ 0000000]
b_y0_load_s  (select           ) [ 0000000]
StgValue_48  (store            ) [ 0000000]
StgValue_49  (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_y0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_y0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="maxval">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxval"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="b_y0_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="32" slack="0"/>
<pin id="40" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_y0_addr/4 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="13" slack="0"/>
<pin id="45" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_y0_load/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="maxval_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="16" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="32" slack="2"/>
<pin id="53" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="maxval_addr/6 "/>
</bind>
</comp>

<comp id="56" class="1004" name="StgValue_48_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="13" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/6 "/>
</bind>
</comp>

<comp id="62" class="1005" name="k_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="1"/>
<pin id="64" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="k_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="1"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="5" slack="0"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="73" class="1005" name="phi_mul_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="13" slack="1"/>
<pin id="75" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="phi_mul_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="13" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="b_k_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="1"/>
<pin id="86" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_k (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="b_k_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="1"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_k/3 "/>
</bind>
</comp>

<comp id="95" class="1005" name="c_k_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="1"/>
<pin id="97" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_k (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="c_k_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="1" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_k/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="phi_mul_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="13" slack="0"/>
<pin id="108" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul_cast/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="next_mul_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="13" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="0"/>
<pin id="113" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exitcond2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="5" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="k_4_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="exitcond1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="b_k_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_k_2/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_shl_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_shl_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_shl7_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_shl7_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="c_k_cast2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_k_cast2/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="exitcond_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="c_k_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_k_2/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="1"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp1_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_97_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="0" index="1" bw="13" slack="2"/>
<pin id="198" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_97/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_192_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="14" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_192_cast/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_98_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="14" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_98/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_99_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="1"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_99/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="b_y0_load_s_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="1"/>
<pin id="217" dir="0" index="2" bw="16" slack="0"/>
<pin id="218" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_y0_load_s/6 "/>
</bind>
</comp>

<comp id="222" class="1005" name="phi_mul_cast_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="14" slack="2"/>
<pin id="224" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="phi_mul_cast "/>
</bind>
</comp>

<comp id="227" class="1005" name="next_mul_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="13" slack="0"/>
<pin id="229" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="235" class="1005" name="k_4_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="243" class="1005" name="b_k_2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="b_k_2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_s_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="1"/>
<pin id="250" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="256" class="1005" name="c_k_2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_k_2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_98_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="2"/>
<pin id="263" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="266" class="1005" name="b_y0_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="1"/>
<pin id="268" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="b_y0_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="b_y0_load_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_y0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="32" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="32" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="109"><net_src comp="77" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="77" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="66" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="66" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="88" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="88" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="88" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="88" pin="4"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="148" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="99" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="99" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="99" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="170" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="56" pin=1"/></net>

<net id="225"><net_src comp="106" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="230"><net_src comp="110" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="238"><net_src comp="122" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="246"><net_src comp="134" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="251"><net_src comp="164" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="259"><net_src comp="180" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="264"><net_src comp="204" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="269"><net_src comp="36" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="274"><net_src comp="43" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="214" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: maxval | {6 }
 - Input state : 
	Port: b_max : b_y0 | {4 5 }
  - Chain level:
	State 1
	State 2
		phi_mul_cast : 1
		next_mul : 1
		exitcond2 : 1
		k_4 : 1
		StgValue_15 : 2
	State 3
		exitcond1 : 1
		b_k_2 : 1
		StgValue_22 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl7 : 1
		p_shl7_cast : 2
		tmp_s : 3
	State 4
		c_k_cast2 : 1
		exitcond : 1
		c_k_2 : 1
		StgValue_35 : 2
		tmp1 : 2
		tmp1_cast : 3
		tmp_97 : 4
		tmp_192_cast : 5
		tmp_98 : 6
		b_y0_addr : 7
		b_y0_load : 8
	State 5
	State 6
		b_y0_load_s : 1
		StgValue_48 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   next_mul_fu_110   |    0    |    20   |
|          |      k_4_fu_122     |    0    |    15   |
|    add   |     b_k_2_fu_134    |    0    |    15   |
|          |     c_k_2_fu_180    |    0    |    12   |
|          |     tmp1_fu_186     |    0    |    16   |
|          |    tmp_97_fu_195    |    0    |    20   |
|----------|---------------------|---------|---------|
|          |   exitcond2_fu_116  |    0    |    11   |
|   icmp   |   exitcond1_fu_128  |    0    |    11   |
|          |   exitcond_fu_174   |    0    |    9    |
|          |    tmp_99_fu_209    |    0    |    13   |
|----------|---------------------|---------|---------|
|  select  |  b_y0_load_s_fu_214 |    0    |    16   |
|----------|---------------------|---------|---------|
|    sub   |     tmp_s_fu_164    |    0    |    15   |
|----------|---------------------|---------|---------|
|          | phi_mul_cast_fu_106 |    0    |    0    |
|          |  p_shl_cast_fu_148  |    0    |    0    |
|   zext   |  p_shl7_cast_fu_160 |    0    |    0    |
|          |   c_k_cast2_fu_170  |    0    |    0    |
|          |    tmp_98_fu_204    |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     p_shl_fu_140    |    0    |    0    |
|          |    p_shl7_fu_152    |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |   tmp1_cast_fu_191  |    0    |    0    |
|          | tmp_192_cast_fu_200 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   173   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    b_k_2_reg_243   |    5   |
|     b_k_reg_84     |    5   |
|  b_y0_addr_reg_266 |   13   |
|  b_y0_load_reg_271 |   16   |
|    c_k_2_reg_256   |    3   |
|     c_k_reg_95     |    3   |
|     k_4_reg_235    |    5   |
|      k_reg_62      |    5   |
|  next_mul_reg_227  |   13   |
|phi_mul_cast_reg_222|   14   |
|   phi_mul_reg_73   |   13   |
|   tmp_98_reg_261   |   64   |
|    tmp_s_reg_248   |    9   |
+--------------------+--------+
|        Total       |   168  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  1.664  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   173  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   168  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   168  |   182  |
+-----------+--------+--------+--------+
