create_clock -name CLK -period 20.000 [get_ports {CLK}]
create_clock -name ADC_DCLKA -period 20.000 [get_ports {ADC_DCLKA}]
create_clock -name ADC_CLK -period 20.000 [get_ports {ADC_CLK}]
set_clock_latency -source 5 [get_clocks *]
create_clock -name PLL_CLK0 -period 6.666 [get_pins {Corr_Main_1|corr_buffer_update|clk}]
create_clock -name PLL_CLK1 -period 6.666 [get_pins {Corr_Main_1|corr_buffer_update|datain}]
create_clock -name PLL_CLK2 -period 6.666 [get_pins {Corr_Main_1|corr_buffer_update|regout}]
create_clock -name PLL_CLK3 -period 6.666 [get_pins {Corr_Main_1|corr_buffer_update~clkctrl|inclk[0]}]
create_clock -name CORR_BUFFER_UPDATE_CLK -period 6.666 [get_pins {Corr_Main_1|corr_buffer_update~clkctrl|outclk}]
create_clock -name PLL_CLK5 -period 6.666 [get_pins {Corr_Main_1|corr_buffer_update~feeder|combout}]
create_clock -name PLL_CLK6 -period 6.666 [get_pins {Corr_Main_1|corr_buffer_update~feeder|datad}]