{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 15 01:11:58 2019 " "Info: Processing started: Fri Feb 15 01:11:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPGA_Main -c FPGA_Main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGA_Main -c FPGA_Main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "sample~reg0 " "Info: Detected ripple clock \"sample~reg0\" as buffer" {  } { { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sample~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Servo_Driver:comb_4\|pulse_length\[2\] register Servo_Driver:comb_4\|pulse 65.65 MHz 15.232 ns Internal " "Info: Clock \"clk\" has Internal fmax of 65.65 MHz between source register \"Servo_Driver:comb_4\|pulse_length\[2\]\" and destination register \"Servo_Driver:comb_4\|pulse\" (period= 15.232 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.717 ns + Longest register register " "Info: + Longest register to register delay is 3.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Servo_Driver:comb_4\|pulse_length\[2\] 1 REG LCFF_X42_Y24_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y24_N1; Fanout = 1; REG Node = 'Servo_Driver:comb_4\|pulse_length\[2\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Servo_Driver:comb_4|pulse_length[2] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.495 ns) 0.850 ns Servo_Driver:comb_4\|LessThan0~1 2 COMB LCCOMB_X42_Y24_N0 1 " "Info: 2: + IC(0.355 ns) + CELL(0.495 ns) = 0.850 ns; Loc. = LCCOMB_X42_Y24_N0; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { Servo_Driver:comb_4|pulse_length[2] Servo_Driver:comb_4|LessThan0~1 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.930 ns Servo_Driver:comb_4\|LessThan0~3 3 COMB LCCOMB_X42_Y24_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.930 ns; Loc. = LCCOMB_X42_Y24_N2; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~3'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:comb_4|LessThan0~1 Servo_Driver:comb_4|LessThan0~3 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.010 ns Servo_Driver:comb_4\|LessThan0~5 4 COMB LCCOMB_X42_Y24_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.010 ns; Loc. = LCCOMB_X42_Y24_N4; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~5'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:comb_4|LessThan0~3 Servo_Driver:comb_4|LessThan0~5 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.090 ns Servo_Driver:comb_4\|LessThan0~7 5 COMB LCCOMB_X42_Y24_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.090 ns; Loc. = LCCOMB_X42_Y24_N6; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~7'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:comb_4|LessThan0~5 Servo_Driver:comb_4|LessThan0~7 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.170 ns Servo_Driver:comb_4\|LessThan0~9 6 COMB LCCOMB_X42_Y24_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.170 ns; Loc. = LCCOMB_X42_Y24_N8; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~9'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:comb_4|LessThan0~7 Servo_Driver:comb_4|LessThan0~9 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.250 ns Servo_Driver:comb_4\|LessThan0~11 7 COMB LCCOMB_X42_Y24_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.250 ns; Loc. = LCCOMB_X42_Y24_N10; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~11'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:comb_4|LessThan0~9 Servo_Driver:comb_4|LessThan0~11 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.330 ns Servo_Driver:comb_4\|LessThan0~13 8 COMB LCCOMB_X42_Y24_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.330 ns; Loc. = LCCOMB_X42_Y24_N12; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~13'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:comb_4|LessThan0~11 Servo_Driver:comb_4|LessThan0~13 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.504 ns Servo_Driver:comb_4\|LessThan0~15 9 COMB LCCOMB_X42_Y24_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 1.504 ns; Loc. = LCCOMB_X42_Y24_N14; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~15'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Servo_Driver:comb_4|LessThan0~13 Servo_Driver:comb_4|LessThan0~15 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.584 ns Servo_Driver:comb_4\|LessThan0~17 10 COMB LCCOMB_X42_Y24_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.584 ns; Loc. = LCCOMB_X42_Y24_N16; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~17'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:comb_4|LessThan0~15 Servo_Driver:comb_4|LessThan0~17 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.664 ns Servo_Driver:comb_4\|LessThan0~19 11 COMB LCCOMB_X42_Y24_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.664 ns; Loc. = LCCOMB_X42_Y24_N18; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~19'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:comb_4|LessThan0~17 Servo_Driver:comb_4|LessThan0~19 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.744 ns Servo_Driver:comb_4\|LessThan0~21 12 COMB LCCOMB_X42_Y24_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.744 ns; Loc. = LCCOMB_X42_Y24_N20; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~21'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:comb_4|LessThan0~19 Servo_Driver:comb_4|LessThan0~21 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.824 ns Servo_Driver:comb_4\|LessThan0~23 13 COMB LCCOMB_X42_Y24_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 1.824 ns; Loc. = LCCOMB_X42_Y24_N22; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~23'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:comb_4|LessThan0~21 Servo_Driver:comb_4|LessThan0~23 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.904 ns Servo_Driver:comb_4\|LessThan0~25 14 COMB LCCOMB_X42_Y24_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 1.904 ns; Loc. = LCCOMB_X42_Y24_N24; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~25'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:comb_4|LessThan0~23 Servo_Driver:comb_4|LessThan0~25 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.984 ns Servo_Driver:comb_4\|LessThan0~27 15 COMB LCCOMB_X42_Y24_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 1.984 ns; Loc. = LCCOMB_X42_Y24_N26; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~27'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:comb_4|LessThan0~25 Servo_Driver:comb_4|LessThan0~27 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.442 ns Servo_Driver:comb_4\|LessThan0~28 16 COMB LCCOMB_X42_Y24_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 2.442 ns; Loc. = LCCOMB_X42_Y24_N28; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~28'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Servo_Driver:comb_4|LessThan0~27 Servo_Driver:comb_4|LessThan0~28 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.319 ns) 3.621 ns Servo_Driver:comb_4\|LessThan0~30 17 COMB LCCOMB_X42_Y22_N20 1 " "Info: 17: + IC(0.860 ns) + CELL(0.319 ns) = 3.621 ns; Loc. = LCCOMB_X42_Y22_N20; Fanout = 1; COMB Node = 'Servo_Driver:comb_4\|LessThan0~30'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { Servo_Driver:comb_4|LessThan0~28 Servo_Driver:comb_4|LessThan0~30 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.717 ns Servo_Driver:comb_4\|pulse 18 REG LCFF_X42_Y22_N21 1 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 3.717 ns; Loc. = LCFF_X42_Y22_N21; Fanout = 1; REG Node = 'Servo_Driver:comb_4\|pulse'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Servo_Driver:comb_4|LessThan0~30 Servo_Driver:comb_4|pulse } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.502 ns ( 67.31 % ) " "Info: Total cell delay = 2.502 ns ( 67.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 32.69 % ) " "Info: Total interconnect delay = 1.215 ns ( 32.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.717 ns" { Servo_Driver:comb_4|pulse_length[2] Servo_Driver:comb_4|LessThan0~1 Servo_Driver:comb_4|LessThan0~3 Servo_Driver:comb_4|LessThan0~5 Servo_Driver:comb_4|LessThan0~7 Servo_Driver:comb_4|LessThan0~9 Servo_Driver:comb_4|LessThan0~11 Servo_Driver:comb_4|LessThan0~13 Servo_Driver:comb_4|LessThan0~15 Servo_Driver:comb_4|LessThan0~17 Servo_Driver:comb_4|LessThan0~19 Servo_Driver:comb_4|LessThan0~21 Servo_Driver:comb_4|LessThan0~23 Servo_Driver:comb_4|LessThan0~25 Servo_Driver:comb_4|LessThan0~27 Servo_Driver:comb_4|LessThan0~28 Servo_Driver:comb_4|LessThan0~30 Servo_Driver:comb_4|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.717 ns" { Servo_Driver:comb_4|pulse_length[2] {} Servo_Driver:comb_4|LessThan0~1 {} Servo_Driver:comb_4|LessThan0~3 {} Servo_Driver:comb_4|LessThan0~5 {} Servo_Driver:comb_4|LessThan0~7 {} Servo_Driver:comb_4|LessThan0~9 {} Servo_Driver:comb_4|LessThan0~11 {} Servo_Driver:comb_4|LessThan0~13 {} Servo_Driver:comb_4|LessThan0~15 {} Servo_Driver:comb_4|LessThan0~17 {} Servo_Driver:comb_4|LessThan0~19 {} Servo_Driver:comb_4|LessThan0~21 {} Servo_Driver:comb_4|LessThan0~23 {} Servo_Driver:comb_4|LessThan0~25 {} Servo_Driver:comb_4|LessThan0~27 {} Servo_Driver:comb_4|LessThan0~28 {} Servo_Driver:comb_4|LessThan0~30 {} Servo_Driver:comb_4|pulse {} } { 0.000ns 0.355ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.860ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.660 ns - Smallest " "Info: - Smallest clock skew is -3.660 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.856 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns Servo_Driver:comb_4\|pulse 3 REG LCFF_X42_Y22_N21 1 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X42_Y22_N21; Fanout = 1; REG Node = 'Servo_Driver:comb_4\|pulse'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk~clkctrl Servo_Driver:comb_4|pulse } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk clk~clkctrl Servo_Driver:comb_4|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:comb_4|pulse {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.516 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.879 ns) 3.128 ns sample~reg0 2 REG LCFF_X21_Y14_N5 9 " "Info: 2: + IC(1.223 ns) + CELL(0.879 ns) = 3.128 ns; Loc. = LCFF_X21_Y14_N5; Fanout = 9; REG Node = 'sample~reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { clk sample~reg0 } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.000 ns) 4.909 ns sample~reg0clkctrl 3 COMB CLKCTRL_G5 15 " "Info: 3: + IC(1.781 ns) + CELL(0.000 ns) = 4.909 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'sample~reg0clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { sample~reg0 sample~reg0clkctrl } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.602 ns) 6.516 ns Servo_Driver:comb_4\|pulse_length\[2\] 4 REG LCFF_X42_Y24_N1 1 " "Info: 4: + IC(1.005 ns) + CELL(0.602 ns) = 6.516 ns; Loc. = LCFF_X42_Y24_N1; Fanout = 1; REG Node = 'Servo_Driver:comb_4\|pulse_length\[2\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { sample~reg0clkctrl Servo_Driver:comb_4|pulse_length[2] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.47 % ) " "Info: Total cell delay = 2.507 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.009 ns ( 61.53 % ) " "Info: Total interconnect delay = 4.009 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk sample~reg0 sample~reg0clkctrl Servo_Driver:comb_4|pulse_length[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} sample~reg0 {} sample~reg0clkctrl {} Servo_Driver:comb_4|pulse_length[2] {} } { 0.000ns 0.000ns 1.223ns 1.781ns 1.005ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk clk~clkctrl Servo_Driver:comb_4|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:comb_4|pulse {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk sample~reg0 sample~reg0clkctrl Servo_Driver:comb_4|pulse_length[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} sample~reg0 {} sample~reg0clkctrl {} Servo_Driver:comb_4|pulse_length[2] {} } { 0.000ns 0.000ns 1.223ns 1.781ns 1.005ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.717 ns" { Servo_Driver:comb_4|pulse_length[2] Servo_Driver:comb_4|LessThan0~1 Servo_Driver:comb_4|LessThan0~3 Servo_Driver:comb_4|LessThan0~5 Servo_Driver:comb_4|LessThan0~7 Servo_Driver:comb_4|LessThan0~9 Servo_Driver:comb_4|LessThan0~11 Servo_Driver:comb_4|LessThan0~13 Servo_Driver:comb_4|LessThan0~15 Servo_Driver:comb_4|LessThan0~17 Servo_Driver:comb_4|LessThan0~19 Servo_Driver:comb_4|LessThan0~21 Servo_Driver:comb_4|LessThan0~23 Servo_Driver:comb_4|LessThan0~25 Servo_Driver:comb_4|LessThan0~27 Servo_Driver:comb_4|LessThan0~28 Servo_Driver:comb_4|LessThan0~30 Servo_Driver:comb_4|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.717 ns" { Servo_Driver:comb_4|pulse_length[2] {} Servo_Driver:comb_4|LessThan0~1 {} Servo_Driver:comb_4|LessThan0~3 {} Servo_Driver:comb_4|LessThan0~5 {} Servo_Driver:comb_4|LessThan0~7 {} Servo_Driver:comb_4|LessThan0~9 {} Servo_Driver:comb_4|LessThan0~11 {} Servo_Driver:comb_4|LessThan0~13 {} Servo_Driver:comb_4|LessThan0~15 {} Servo_Driver:comb_4|LessThan0~17 {} Servo_Driver:comb_4|LessThan0~19 {} Servo_Driver:comb_4|LessThan0~21 {} Servo_Driver:comb_4|LessThan0~23 {} Servo_Driver:comb_4|LessThan0~25 {} Servo_Driver:comb_4|LessThan0~27 {} Servo_Driver:comb_4|LessThan0~28 {} Servo_Driver:comb_4|LessThan0~30 {} Servo_Driver:comb_4|pulse {} } { 0.000ns 0.355ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.860ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.096ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk clk~clkctrl Servo_Driver:comb_4|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:comb_4|pulse {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk sample~reg0 sample~reg0clkctrl Servo_Driver:comb_4|pulse_length[2] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} sample~reg0 {} sample~reg0clkctrl {} Servo_Driver:comb_4|pulse_length[2] {} } { 0.000ns 0.000ns 1.223ns 1.781ns 1.005ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 43 " "Warning: Circuit may not operate. Detected 43 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mbed_data\[1\]~reg0 Servo_Driver:comb_4\|pulse_length\[3\] clk 2.327 ns " "Info: Found hold time violation between source  pin or register \"mbed_data\[1\]~reg0\" and destination pin or register \"Servo_Driver:comb_4\|pulse_length\[3\]\" for clock \"clk\" (Hold time is 2.327 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.651 ns + Largest " "Info: + Largest clock skew is 3.651 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.516 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.879 ns) 3.128 ns sample~reg0 2 REG LCFF_X21_Y14_N5 9 " "Info: 2: + IC(1.223 ns) + CELL(0.879 ns) = 3.128 ns; Loc. = LCFF_X21_Y14_N5; Fanout = 9; REG Node = 'sample~reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { clk sample~reg0 } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.000 ns) 4.909 ns sample~reg0clkctrl 3 COMB CLKCTRL_G5 15 " "Info: 3: + IC(1.781 ns) + CELL(0.000 ns) = 4.909 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'sample~reg0clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { sample~reg0 sample~reg0clkctrl } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.602 ns) 6.516 ns Servo_Driver:comb_4\|pulse_length\[3\] 4 REG LCFF_X42_Y24_N3 1 " "Info: 4: + IC(1.005 ns) + CELL(0.602 ns) = 6.516 ns; Loc. = LCFF_X42_Y24_N3; Fanout = 1; REG Node = 'Servo_Driver:comb_4\|pulse_length\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { sample~reg0clkctrl Servo_Driver:comb_4|pulse_length[3] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.47 % ) " "Info: Total cell delay = 2.507 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.009 ns ( 61.53 % ) " "Info: Total interconnect delay = 4.009 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk sample~reg0 sample~reg0clkctrl Servo_Driver:comb_4|pulse_length[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} sample~reg0 {} sample~reg0clkctrl {} Servo_Driver:comb_4|pulse_length[3] {} } { 0.000ns 0.000ns 1.223ns 1.781ns 1.005ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.865 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns mbed_data\[1\]~reg0 3 REG LCFF_X43_Y24_N31 8 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X43_Y24_N31; Fanout = 8; REG Node = 'mbed_data\[1\]~reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk~clkctrl mbed_data[1]~reg0 } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk clk~clkctrl mbed_data[1]~reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk {} clk~combout {} clk~clkctrl {} mbed_data[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk sample~reg0 sample~reg0clkctrl Servo_Driver:comb_4|pulse_length[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} sample~reg0 {} sample~reg0clkctrl {} Servo_Driver:comb_4|pulse_length[3] {} } { 0.000ns 0.000ns 1.223ns 1.781ns 1.005ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk clk~clkctrl mbed_data[1]~reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk {} clk~combout {} clk~clkctrl {} mbed_data[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.333 ns - Shortest register register " "Info: - Shortest register to register delay is 1.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mbed_data\[1\]~reg0 1 REG LCFF_X43_Y24_N31 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y24_N31; Fanout = 8; REG Node = 'mbed_data\[1\]~reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mbed_data[1]~reg0 } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.413 ns) 1.333 ns Servo_Driver:comb_4\|pulse_length\[3\] 2 REG LCFF_X42_Y24_N3 1 " "Info: 2: + IC(0.920 ns) + CELL(0.413 ns) = 1.333 ns; Loc. = LCFF_X42_Y24_N3; Fanout = 1; REG Node = 'Servo_Driver:comb_4\|pulse_length\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { mbed_data[1]~reg0 Servo_Driver:comb_4|pulse_length[3] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.413 ns ( 30.98 % ) " "Info: Total cell delay = 0.413 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.920 ns ( 69.02 % ) " "Info: Total interconnect delay = 0.920 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { mbed_data[1]~reg0 Servo_Driver:comb_4|pulse_length[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.333 ns" { mbed_data[1]~reg0 {} Servo_Driver:comb_4|pulse_length[3] {} } { 0.000ns 0.920ns } { 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.516 ns" { clk sample~reg0 sample~reg0clkctrl Servo_Driver:comb_4|pulse_length[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.516 ns" { clk {} clk~combout {} sample~reg0 {} sample~reg0clkctrl {} Servo_Driver:comb_4|pulse_length[3] {} } { 0.000ns 0.000ns 1.223ns 1.781ns 1.005ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk clk~clkctrl mbed_data[1]~reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk {} clk~combout {} clk~clkctrl {} mbed_data[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { mbed_data[1]~reg0 Servo_Driver:comb_4|pulse_length[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.333 ns" { mbed_data[1]~reg0 {} Servo_Driver:comb_4|pulse_length[3] {} } { 0.000ns 0.920ns } { 0.000ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sample~reg0 mbed_pulse clk 4.855 ns register " "Info: tsu for register \"sample~reg0\" (data pin = \"mbed_pulse\", clock pin = \"clk\") is 4.855 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.744 ns + Longest pin register " "Info: + Longest pin to register delay is 7.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns mbed_pulse 1 PIN PIN_J19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_J19; Fanout = 2; PIN Node = 'mbed_pulse'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mbed_pulse } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.487 ns) + CELL(0.413 ns) 7.744 ns sample~reg0 2 REG LCFF_X21_Y14_N5 9 " "Info: 2: + IC(6.487 ns) + CELL(0.413 ns) = 7.744 ns; Loc. = LCFF_X21_Y14_N5; Fanout = 9; REG Node = 'sample~reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { mbed_pulse sample~reg0 } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 16.23 % ) " "Info: Total cell delay = 1.257 ns ( 16.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.487 ns ( 83.77 % ) " "Info: Total interconnect delay = 6.487 ns ( 83.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.744 ns" { mbed_pulse sample~reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.744 ns" { mbed_pulse {} mbed_pulse~combout {} sample~reg0 {} } { 0.000ns 0.000ns 6.487ns } { 0.000ns 0.844ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.851 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.602 ns) 2.851 ns sample~reg0 2 REG LCFF_X21_Y14_N5 9 " "Info: 2: + IC(1.223 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X21_Y14_N5; Fanout = 9; REG Node = 'sample~reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { clk sample~reg0 } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk sample~reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} sample~reg0 {} } { 0.000ns 0.000ns 1.223ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.744 ns" { mbed_pulse sample~reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.744 ns" { mbed_pulse {} mbed_pulse~combout {} sample~reg0 {} } { 0.000ns 0.000ns 6.487ns } { 0.000ns 0.844ns 0.413ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk sample~reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} sample~reg0 {} } { 0.000ns 0.000ns 1.223ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mbed_data\[7\] mbed_data\[7\]~reg0 9.847 ns register " "Info: tco from clock \"clk\" to destination pin \"mbed_data\[7\]\" through register \"mbed_data\[7\]~reg0\" is 9.847 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.861 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns mbed_data\[7\]~reg0 3 REG LCFF_X33_Y24_N27 7 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X33_Y24_N27; Fanout = 7; REG Node = 'mbed_data\[7\]~reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk~clkctrl mbed_data[7]~reg0 } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl mbed_data[7]~reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} mbed_data[7]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.709 ns + Longest register pin " "Info: + Longest register to pin delay is 6.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mbed_data\[7\]~reg0 1 REG LCFF_X33_Y24_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y24_N27; Fanout = 7; REG Node = 'mbed_data\[7\]~reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mbed_data[7]~reg0 } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.713 ns) + CELL(2.996 ns) 6.709 ns mbed_data\[7\] 2 PIN PIN_Y16 0 " "Info: 2: + IC(3.713 ns) + CELL(2.996 ns) = 6.709 ns; Loc. = PIN_Y16; Fanout = 0; PIN Node = 'mbed_data\[7\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { mbed_data[7]~reg0 mbed_data[7] } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.996 ns ( 44.66 % ) " "Info: Total cell delay = 2.996 ns ( 44.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.713 ns ( 55.34 % ) " "Info: Total interconnect delay = 3.713 ns ( 55.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { mbed_data[7]~reg0 mbed_data[7] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.709 ns" { mbed_data[7]~reg0 {} mbed_data[7] {} } { 0.000ns 3.713ns } { 0.000ns 2.996ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl mbed_data[7]~reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} mbed_data[7]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { mbed_data[7]~reg0 mbed_data[7] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.709 ns" { mbed_data[7]~reg0 {} mbed_data[7] {} } { 0.000ns 3.713ns } { 0.000ns 2.996ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mbed_data\[0\]~reg0 mbed_pulse clk -4.450 ns register " "Info: th for register \"mbed_data\[0\]~reg0\" (data pin = \"mbed_pulse\", clock pin = \"clk\") is -4.450 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.861 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns mbed_data\[0\]~reg0 3 REG LCFF_X33_Y24_N21 10 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X33_Y24_N21; Fanout = 10; REG Node = 'mbed_data\[0\]~reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clk~clkctrl mbed_data[0]~reg0 } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl mbed_data[0]~reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} mbed_data[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.597 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns mbed_pulse 1 PIN PIN_J19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_J19; Fanout = 2; PIN Node = 'mbed_pulse'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mbed_pulse } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.340 ns) + CELL(0.413 ns) 7.597 ns mbed_data\[0\]~reg0 2 REG LCFF_X33_Y24_N21 10 " "Info: 2: + IC(6.340 ns) + CELL(0.413 ns) = 7.597 ns; Loc. = LCFF_X33_Y24_N21; Fanout = 10; REG Node = 'mbed_data\[0\]~reg0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.753 ns" { mbed_pulse mbed_data[0]~reg0 } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 16.55 % ) " "Info: Total cell delay = 1.257 ns ( 16.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.340 ns ( 83.45 % ) " "Info: Total interconnect delay = 6.340 ns ( 83.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.597 ns" { mbed_pulse mbed_data[0]~reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.597 ns" { mbed_pulse {} mbed_pulse~combout {} mbed_data[0]~reg0 {} } { 0.000ns 0.000ns 6.340ns } { 0.000ns 0.844ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clk clk~clkctrl mbed_data[0]~reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clk {} clk~combout {} clk~clkctrl {} mbed_data[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.597 ns" { mbed_pulse mbed_data[0]~reg0 } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.597 ns" { mbed_pulse {} mbed_pulse~combout {} mbed_data[0]~reg0 {} } { 0.000ns 0.000ns 6.340ns } { 0.000ns 0.844ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 15 01:11:58 2019 " "Info: Processing ended: Fri Feb 15 01:11:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
