Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/BTECH/Mini Project/Barell shifter/ISE/4 bit right shifter/rshift_4/t_rshift_4_isim_beh.exe -prj F:/BTECH/Mini Project/Barell shifter/ISE/4 bit right shifter/rshift_4/t_rshift_4_beh.prj work.t_rshift_4 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/BTECH/Mini Project/Barell shifter/ISE/4 bit right shifter/rshift_4/rshift_4.v" into library work
Analyzing Verilog file "F:/BTECH/Mini Project/Barell shifter/ISE/4 bit right shifter/rshift_4/t_rshift_4.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "F:/BTECH/Mini Project/Barell shifter/ISE/4 bit right shifter/rshift_4/t_rshift_4.v" Line 35: Port y0 is not connected to this instance
Completed static elaboration
Compiling module mux2x1
Compiling module rshift_4
Compiling module t_rshift_4
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable F:/BTECH/Mini Project/Barell shifter/ISE/4 bit right shifter/rshift_4/t_rshift_4_isim_beh.exe
Fuse Memory Usage: 27900 KB
Fuse CPU Usage: 452 ms
