# RTL Simulation

sim.inputs:
  top_module: gcd
  tb_dut: gcd_dut
  tb_name: "gcd_tb"
  input_files: ['src/gcd.v', 'src/gcd_tb.v']
  defines: ['CLOCK_PERIOD=1']
  defines_meta: 'append'
  options: ['-timescale=1ns/10ps']
  options_meta: append

# sim.inputs.execute_sim: false
