# 8.7 DDS函数信号发生器

```verilog
//=====相位累加器和数据锁存器====
module addr_cnt(CPi, K, ROMaddr, Address);
    input CPi;
    input [12:
           0] K;
    output reg [9:
                0] ROMaddr;
    output reg [16:
                0] Address;
    always@(posedge CPi)  begin
        Address= Address+K;
        ROMaddr= Address[16:7];
    end
endmodule
```

```verilog
module squwave(CPi, RSTn, Address, Square);
    input CPi;
    input RSTn;
    input [16:
           0] Address;
    output reg[11:
               0] Qsquare;
    always@(posedge CPi)
        if(! RSTn)
            Qsquare=12'h000;
        else begin
            if(Address<=17'h0FFFF)
                Qsquare=12'hFFF;
            else
                Qsquare=12'h000;
        end
endmodule
```

```c
// 生成sin函数值，以mif文件格式保存
#include <stdio.h>
#include <math.h>
#define PI 3.141592
#define DEPTH 1024
#define WIDTH 12
int main(void)
{
    int n, temp;
    float v;
    FILE *fp;
    fp = fopen("sine1024.mif", "w+");
    if (fp == NULL)
        printf("can not create file!\r\n");
    else
    {
        printf("File created successfully!\n");
        fprintf(fp, "DEPTH = %d;\n", DEPTH);
        fprintf(fp, "WIDTH = %d;\n", WIDTH);
        fprintf(fp, "ADDRESS_RADIX = HEX;\n");
        fprintf(fp, "DATA_RADIX = HEX;\n");
        fprintf(fp, "CONTENT\n");
        fprintf(fp, "BEGIN\n");
        for (n = 0; n < DEPTH; n++)
        {
            v = sin(2 * PI * n / DEPTH);
            temp = (int)((v + 1) * 4095 / 2);
            fprintf(fp, "%x\t:\t%x;\n", n, temp);
        }
        fprintf(fp, "END;\n");
        fclose(fp);
    }
}

```

```verilog
module Var_Counter(CP, CLR_, En, SW, Q);
    input CP, CLR_, En;
    input [1:0] SW;
    output reg [3:0] Q;
    always@(posedge CP or negedge CLR_) begin
        if (!CLR_)
            Q<= 4'd0;
        else if (En)
        case (SW)
            2'b00:
                if (Q >= 4'd5)
                    Q <= 4'd0;
                else
                    Q <= Q + 1'd1;
            2'b01:
                if (Q >= 4'd7)
                    Q <= 4'd0;
                else
                    Q <= Q + 1'd1;
            2'b10:
                if (Q >= 4'd9)
                    Q <= 4'd0;
                else
                    Q <= Q + 1'd1;
            2'b11:
                if (Q >= 4'd14)
                    Q <= 4'd0;
                else
                    Q <= Q + 1'd1;
            default:
                Q <= 4'd0;
        endcase
    end
endmodule

module CounterDisplay_top(KEY, SW, LEDG, HEX1, HEX0);
    input [1:0]	KEY;
    input [2:0] SW;
    output [3:0] LEDG;
    output [6:0] HEX0, HEX1;
    wire [3:0] BCD1, BCD0, Q;
    wire CP, CLR_, EN;
    assign CP = KEY[0];
    assign CLR_=KEY[1];
    assign EN = SW[2];
    assign LEDG = Q;
    Var_Counter B0(CP, CLR_, EN, SW[1:0], Q);
    _4bitBIN2bcd B1(.Bin(Q), .BCD1(BCD1), .BCD0(BCD0));
    SEG7_LUT	u0(.oSEG(HEX0), .iDIG(BCD0));
    SEG7_LUT	u1(HEX1, BCD1);
endmodule

//8.2

module Hello7seg(char, display);
    input [2:0]	char;
    output reg [0:6] display;

    always@(char)
    case(char)
        3'h0:
            display = 7'b1001000;	//'H'
        3'h1:
            display = 7'b0110000;		//'E'
        3'h2:
            display = 7'b1110001;		//'L'
        3'h3:
            display = 7'b1110001;		//'L'
        4'h4:
            display = 7'b0000001;	//'O'
        default:
            display = 7'b1111111;	//'  '
    endcase
endmodule

module Modulo_counter(CP, RSTn, En, Q, Carry_out);
    parameter N=4;
    parameter MOD=16;
    input CP, RSTn, En;
    output Carry_out;
    output reg [N-1:0] Q;
    always@(posege CP or negedge RSTn)
        if (!RSTn)
            Q <= 0;
        else if (En) begin
            if (Q == MOD-1)
                Q<= 0;
            else
                Q <= Q + 1'b1;
        end
    assign Carry_out = (Q == MOD-1);
endmodule



module Hello_Display(CLOCK_50, KEY, HEX7, HEX6, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
    input CLOCK_50;
    input KEY;
    output [6:0] HEX7, HEX6, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
    wire [2:0] Cnt_7, Cnt_6, Cnt_5, Cnt_4, Cnt_3, Cnt_2, Cnt_1, Cnt_0;
    wire [2:0] Count;
    wire One_second_enable;
    Modulo_Counter slow_clock(
                       .CP(CLOCK_50),
                       .RSTn(KEY),
                       .En(1'b1),
                       .Q(),
                       .Carry_out(One_second_enable));
    defparam slow_clock.N=27;
    defparam slow_clock.MOD=50000000;
    Modulo_counter Counter8(
                       .CP(CLOCK_50),
                       .RSTn(KEY),
                       .En(One_second_enable),
                       .Q(Count),
                       .Carry_out());
    defparam Counter8.N=3;
    defparam Counter8.MOD=8;
    assign Cnt_7 = Count;
    assign Cnt_6 = Count + 3'b001;
    assign Cnt_5 = Count + 3'b010;
    assign Cnt_4 = Count + 3'b011;
    assign Cnt_3 = Count + 3'b100;
    assign Cnt_2 = Count + 3'b101;
    assign Cnt_1 = Count + 3'b110;
    assign Cnt_0 = Count + 3'b111;
    Hello7seg digit_7(Cnt_7, HEX7);
    Hello7seg digit_6(Cnt_6, HEX6);
    Hello7seg digit_5(Cnt_5, HEX5);
    Hello7seg digit_4(Cnt_4, HEX4);
    Hello7seg digit_3(Cnt_3, HEX3);
    Hello7seg digit_2(Cnt_2, HEX2);
    Hello7seg digit_1(Cnt_1, HEX1);
    Hello7seg digit_0(Cnt_0, HEX0);
endmodule

//8.3

module Fre_Division(CP, CLR_, SW_Fre, SW_Duty, CP_out);
    input CP, CLR_;
    input [2:0] SW_Fre;
    input [1:0] SW_Duty;
    output reg CP_out;
    reg [7:0] Division;
    reg [6:0] Pulse;
    reg [6:0] Count;

    always@(*) begin
        case(SW_Fre)
            3'b000:
                Division = 8'd4;
            3'b001:
                Division = 8'd8;
            3'b010:
                Division = 8'd16;
            3'b011:
                Division = 8'd32;
            3'b100:
                Division = 8'd64;
            3'b101:
                Division	= 8'd128;
            default:
                Division = 8'bxxxxxxxx;
        endcase
    end

    always@(SW_Duty or Division) begin
        case(SW_Duty)
            2'b01:
                Pulse = Division*3/4;
            2'b10:
                Pulse = Division/4;
            2'b11:
                Pulse = Division/8;
            default:
                Pulse = Division/2;
        endcase
    end
    always@(posedge CP or negedge CLR_) begin
        if (!CLR_) begin
            Count <= 0;
            CP_out <= 1'b0;
            else begin
                if (count >= Division -1'b1)
                    Count <= 0;
                else
                    Count <= Count + 1'b1;

                if (Count < Pulse)
                    CP_out <= 1'b1;
                else
                    CP_out <= 1'b0;
            end
        end
    end//课件这里少了一个end
endmodule


//8.4
module Divider50MHz(CR,CLK_50M, CLK_1HzOut);
    parameter N=25;
    parameter CLK_Freq = 50000000;
    parameter OUT_Freq = 1;
    input	CR,CLK_50M;
    output reg CLK_1HzOut;
    reg [N-1:0] Count_DIV; //内部节点
    always @(posedge CLK_50M or negedge CR)  begin
        if(!CR)  begin
            CLK_1HzOut <= 0;
            Count_DIV <= 0;
        end
        else  begin
            if( Count_DIV < (CLK_Freq/(2*OUT_Freq)-1))
                Count_DIV <= Count_DIV+1'b1;
            else begin
                Count_DIV    <=	0;
                CLK_1HzOut  <=  ~CLK_1HzOut;
            end
        end
    end
endmodule

module Basketball(TimerH, TimerL, Alarm, nRST, nPAUSE,CP);
    input nRST, nPAUSE, CP;
    output reg [3:0] TimerH, TimerL;
    output Alarm;
    assign Alarm = ({TimerH, TimerL} == 8'h00)&(nRST==1'b1));
    always@(posedge CP or negedge nRST or negedge nPAUSE) begin
        if (!nRST)
            {TimerH, TimerL} <= 8'h30;
        else if (~nPAUSE)
            {TimerH, TimerL} <= {TimerH, TimerL};
        else if  ({TimerH, TimerL} == 8'h00)
            {TimerH, TimerL} <= {TimerH, TimerL};
        else if (TimerL == 4'h0 ) begin
            TimerH <= TimerH – 1'b1;
            TimerL <= 4'h9;
        end
        else begin
            TimerH <= TimerH;
            TimerL <= TimerL -1'b1;
        end
    end
endmodule
//8.4 篮球竞赛30秒定时器的设计(修改）

module Basketball(TimerH, TimerL, Alarm, nRST, nPAUSE,CP);
    input nRST, nPAUSE, CP;
    output reg [3:
                0] TimerH, TimerL;
    output Alarm;
    assign Alarm = ({TimerH, TimerL} == 8'h00);
    always@(posedge CP or negedge nRST) begin
        if (!nRST)
            {TimerH, TimerL} <= 8'h30;
        else if (nPAUSE) begin
            if (TimerL == 4'h0 && TimerH != 4'h0) begin
                TimerH <= TimerH – 1'b1;
                TimerL <= 4'h9;
            end
            else if ({TimerH, TimerL} != 8'h00) begin
                TimerH <= TimerH;
                TimerL <= TimerL -1'b1;
            end
        end
    end//课件这里漏了一个end
endmodule

module Basketball_top(oSEG0, oSEG1, Alarm, nRST, PAUSE, CP);
    input CP, nRST, PAUSE;
    output [6:
            0] oSEG0, oSEG1;
    wire CLK_1Hz;
    wire [3:
          0] TimerH, TimerL;
    Divider_50MHz U0(
                      .CLK_50M(CP),
                      .nCLR(nRST),
                      .CLK_1HzOut(CLK_1Hz));
    Basketball U1(
                   .TimerH(TimerH),
                   .TimerL(TimerL),
                   .Alarm(Alarm),
                   .nRST(nRST),
                   .PAUSE(PAUSE),
                   .CP(CLK_1Hz));
    SEG7_LUT U2(
                 .oSEG(oSEG0),
                 .iDIG(TimerL));
    SEG7_LUT U3(
                 .oSEG(oSEG1),
                 .iDIG(TimerH));
endmodule
//8.4 篮球竞赛30秒定时器的设计（同步设计）
module clock_en_generator(CP, RSTn, clock_enable);
    parameter N=25;
    parameter MOD=50000000;
    input CP, RSTn;
    output clock_enable;
    reg [N-1:
         0] cnt;
    always@(posege CP or negedge RSTn)
        if (!RSTn)						cnt <= 0;
        else if (cnt == MOD-1) 	cnt<= 0;
        else
            cnt <= cnt + 1'b1;

    assign clock_enable = (cnt == MOD-1) ? 1'b1: 1'b0;
endmodule

module Basketball(TimerH, TimerL, Alarm, clock_enable,  nRST, nPAUSE,CP);
    input clock_enable, nRST, nPAUSE, CP;
    output reg [3:
                0] TimerH, TimerL;
    output Alarm;
    assign Alarm = ({TimerH, TimerL} == 8'h00);
    always@(posedge CP or negedge nRST) begin
        if (!nRST)
            {TimerH, TimerL} <= 8'h30;
        else if (nPAUSE && clock_enable) begin
            if (TimerL == 4'h0 && TimerH != 4'h0) begin
                TimerH <= TimerH – 1'b1;
                TimerL <= 4'h9;
            end
            else if ({TimerH, TimerL} != 8'h00) begin
                TimerH <= TimerH;
                TimerL <= TimerL -1'b1;
            end
        end
    end
endmodule


module Basketball_top(oSEG0, oSEG1, Alarm, nRST, PAUSE, CP);
    input CP, nRST, PAUSE;
    output [6:
            0] oSEG0, oSEG1;
    wire clock_enable;
    wire [3:
          0] TimerH, TimerL;
    clock_en_generator U0(
                           .CLK_50M(CP),
                           .nCLR(nRST),
                           .clock_enable(clock_enable));
    Basketball U1(
                   .TimerH(TimerH),
                   .TimerL(TimerL),
                   .Alarm(Alarm),
                   .clock_enable(clock_enable),
                   .nRST(nRST),
                   .PAUSE(PAUSE),
                   .CP(CP));
    SEG7_LUT U2(
                 .oSEG(oSEG0),
                 .iDIG(TimerL));
    SEG7_LUT U3(
                 .oSEG(oSEG1),
                 .iDIG(TimerH));
endmodule


//**********CP_100kHz_1Hz.v**********
module CP_100kHz_1Hz(nRST, CLK_50,_1Hz,_10Hz,_100Hz,_1kHz);
    input CLK_50, nRST;
    output _1Hz, _10Hz,_100Hz,_1kHz;

    Divider50MHz U2(.CLK_50M(CLK_50),
                    .CLR(nRST),
                    .CLK 1HzOut(_1kHz));
    defparam        U2.N=15,
                    U2.CLK_Freq=50000000,
                    U2.OUT_Freq=1000;

    Divider50MHz U3(.CLK_50M(CLK_50),
                    .nCLR(nRST),
                    .CLK_1HzOut(_100Hz));
    defparam        U3.N=18,
                    U3.CLK_Freq =50000000,
                    U3.OUT_Freq =100;

    Divider50MHZ U4(.CLK_50M(CLK_50),
                    .nCLR(nRST),
                    .CLK_1HZOut(_10Hz));
    defparam        U4.N=22,
                    U4 CLK_Freq=50000000,
                    U4 OUT_Freq=10;

    Divider50MHz U5(.CLK_50M(CLK_50),
                    .nCLR(nRST),
                    .CLK_1HzOut(_1Hz));
    defparam        U5.N=25,
                    U5. CLK_Freq=50000000,
                    U5 OUT_Freq=l;
endmodule

// 4选1模块
module Mux4to1(_1Hz, _10Hz, _100Hz, _1kHz, Sel, Mux_CP, DotLed);
    input _1Hz,_10Hz,_100Hz;
    input[1:
          0] Sel;
    output reg Mux_CP;
    output reg[2:
               0]DotLed;
    always@(Sel)
    case(Sel)
        2'b00: begin
            Mux_CP=_1Hz;
            DotLed=3'b100;
        end
        2'b01: begin
            Mux_CP=_10Hz;
            DotLed=3'b010;
        end
        2'b10: begin
            Mux_CP=_100Hz;
            DotLed=3'b001;
        end
        2'b11: begin
            Mux_CP=_1kHz;
            DotLed=1'b000;
        end
    endcase
endmodule

//======== 定时与控制模块Timing and controller ==========
module Timing_Control(MuxCP, nRST, c_Clear, C_Enable, C_Store);
    input MuxCP;
    input nRST;
    output reg C_Clear, C_Enable, C_Store;
    reg [2:
         0]Q;
    always@(posedge MuxCP or negedge nRST)
        if (!nRST)
            Q<=3'b000;
        else if(Q==3'b101)
            Q<=3'b000;
        else
            Q<=Q+1'b1;
    Mux4to1U1(_1Hz,_10Hz, _100Hz,_1kHz, Select, Mux_CP, DotLed);

    Timing_Contro1U2(Mux_CP,
                     nRST,
                     C_Clear,
                     C_Enable,
                     C_Store);
endmodule

// 通用BCD计数器
module modulo_counter (CP, nRST, En, Q, Carry_out);
    parameter N=4;
    parameter MOD=16;
    input CP, nRST, En;
    output Carry_out;
    output reg[N-1:
               0]Q;
    always@(posedge CP or negedge nRST)
        if (~nRST)
            Q<='d0;
        else if(En)  begin
            if (Q==MOD-1)
                Q<='d0;
            else
                Q<=Q+1'b1;
        end
    assign Carry_out =(Q==MOD-1);
endmodule

//===========4-digit BCD counter====================
module BCD_Counter(CPx, nRST, En, BCD3, BCD2, BCDl, BCD0);
    input CPx;
    input nRST, En;
    output [3:
            0] BCD3, BCD2, BCD1,BCDO;

    wire CO_BCD0, CO_BCD1, CO_BCD2, CO_BCD3;
    modulo_counter ones(.CP(CPx),
                        .nRST(nRST),
                        .En(En),
                        .Q(BCD0),
                        .Carry_out(CO_BCD0));
    defparam ones.N=4;
    defparam ones.MOD=10;
    modulo_counter tens(.CP(CPx),
                        .nRST(nRST),
                        .En(En&CO_BCD0),
                        .Q(BCD1),
                        .Carry_out(CO_BCD1));
    defparam tens.N=4;
    defparam tens.MOD =10;

    modulo counter hundreds(.CP(CPx),
                            .nRST(nRST),
                            .En(En & CO_BCD0 & CO_BCD1),                        		.Q(BCD2),
                            .Carry_out(CO_BCD2));
    defparam hundreds.N=4;
    defparam hundreds.MOD=10;
    modulo_counter thousands(
                       .CP(CPx),
                       .nRST(nRST),
                       .En(En & CO_BCD0 & CO_BCD1 & CO_BCD2),
                       .Q(BCD3),
                       .Carry_out(CO_BCD3));
    defparam thousands.N=4;
    defparam thousands.MOD=10;
endmodule

//----------锁存显示模块 Latch Decoder and Display =========
module Latch_Display (Store, nRST, BCD0, BCD1, BCD2, BCD3, HEX0, HEX1, HEX2, HEX3);
    input store, nRST;
    input[3:
          0] BCD0, BCD1, BCD2, BCD3;
    output [0:
            6] HEX0, HEX1, HEX2,HEX3;
    wire[3:
         0] LatchBCD0, LatchBCD1, LatchBCD2, LatchBCD3;
    D_FF Latch0(LatchBCD0, BCD0, Store, nRST);
    D_FF Latchl(LatchBCDl, BCD1, Store, nRST);
    D_FF Latch2(LatchBCD2, BCD2, Store, nRST);
    D_FF Latch3(LatchBCD3, BCD3, Store, nRST);
    bcd7seg digit0(LatchBCD0, HEX0);
    bcd7seg digitl(LatchBCDl, HEX1);
    bcd7seg digit2(LatchBCD2, HEX2);
    bcd7seg digit3(LatchBCD3, HEX3);
endmodule

// 顶层模块
module Frequency_Meter(CLOCK_50, GPIO_0, LEDG, LEDR, SW, KEY, HEX0, HEX1, HEX2, HEX3);
    input CLOCK_50;
    wire CLK_50=CLOCK_50;
    output [0:
            6] HEX0, HEX1, HEX2, HEX3;
    input[0:
          0]GPIO_0;
    wire CPx=GPIO_0[0];
    input[2:
          0]SW;
    wire [1:
          0] Select=SW[1:
                       0];
    input [3:
           3]KEY;
    wire nRST=KEY[3];
    wire C_Clear,C_Enable,C_Store;
    wire [3:
          0] BCD0, BCD1, BCD2, BCD3;
    output [0:
            0] LEDG;
    wire _1Hz;
    assign LEDG[0]=_1Hz;
    output [9:
            7] LEDR;
    wire [2:
          0] DotLed;
    assign LEDR =DotLed;

    Timing_Control_top UT0(CLK 50, nRST, Select, C_Clear, C_Enable, C_Store, DotLed,_1Hz);

    BCD_Counter        UT1(.CPx(CPx),
                           .nRST(~C_Clear&nRST),
                           .En(C_Enable),
                           .BCD3(BCD3),
                           .BCD2(BCD2),
                           .BCD1(BCD1),
                           .BCD0(BCD0));
    Latch_Display        UT2(
                             .Store(C_Store),
                             .nRST(nRST),
                             .BCD0(BCD0),
                             .BCD1(BCD1),
                             .BCD2(BCD2),
                             .BCD3(BCD3),
                             .HEX0(HEX0),
                             .HEX1(HEX1),
                             .HEX2(HEX2),                         				.HEX3(HEX3));
endmodule

module Frequency_Meter(CLOCK_50, GPIO_0, LEDG, LEDR, SW, KEY, HEX0, HEX1, HEX2, HEX3);
    input CLOCK_50;
    wire CLK_50=CLOCK_50;
    output [0:
            6] HEX0, HEX1, HEX2, HEX3;
    input[0:
          0]GPIO_0;
    wire CPx=GPIO_0[0];
    input[2:
          0]SW;
    wire [1:
          0] Select=SW[1:
                       0];
    input [3:
           3]KEY;
    wire nRST=KEY[3];
    wire C_Clear,C_Enable,C_Store;
    wire [3:
          0] BCD0, BCD1, BCD2, BCD3;
    output [0:
            0] LEDG;
    wire _1Hz;
    assign LEDG[0]=_1Hz;
    output [9:
            7] LEDR;
    wire [2:
          0] DotLed;
    assign LEDR =DotLed;

    Timing_Control_top UT0(CLK 50, nRST, Select, C_Clear, C_Enable, C_Store, DotLed,_1Hz);

    BCD_Counter        UT1(.CPx(CPx),//异步设计
                           .nRST(~C_Clear&nRST),//易因为毛刺导致误操作
                           .En(C_Enable),
                           .BCD3(BCD3),
                           .BCD2(BCD2),
                           .BCD1(BCD1),
                           .BCD0(BCD0));
    Latch_Display        UT2(
                             .Store(C_Store),//异步设计，易因为毛刺导致误操作
                             .nRST(nRST),
                             .BCD0(BCD0),
                             .BCD1(BCD1),
                             .BCD2(BCD2),
                             .BCD3(BCD3),
                             .HEX0(HEX0),
                             .HEX1(HEX1),
                             .HEX2(HEX2),                         				.HEX3(HEX3));
endmodule

//=====相位累加器和数据锁存器====
module addr_cnt(CPi, K, ROMaddr, Address);
    input CPi;
    input [12:
           0] K;
    output reg [9:
                0] ROMaddr;
    output reg [16:
                0] Address;
    always@(posedge CPi)  begin
        Address= Address+K;
        ROMaddr= Address[16:7];
    end
endmodule

//=====方波产生模块squwave.v======
module squwave(CPi, RSTn, Address, Square);
    input CPi;
    input RSTn;
    input [16:
           0] Address;
    output reg[11:
               0] Qsquare;
    always@(posedge CPi)
        if(! RSTn)
            Qsquare=12'h000;
        else begin
            if(Address<=17'h0FFFF)
                Qsquare=12'hFFF;
            else
                Qsquare=12'h000;
        end
endmodule

//======DDS_top.v====
module DDS_top(CLOCK_50, RSTn, WaveSel, K,                    WaveValue, LEDG, CLOCK_100);
    input CLOCK_50;
    input[1:
          0] Wavesel;
    input RSTn;
    input[12:
          0]K;
    output reg[11:
               0] WaveValue;
    wire [9:
          0] ROMaddr;
    wire [16:
          0] Address;
    wire[11:
         0] Qsine, Qsquare;
    output[0:
           0]LEDG;
    output CLOCK_100;
    wire CPi= CLOCK_100;
    PLL100M_CP PLLl00M_CP_inst(
                   .inclk0(CLOCK_50),
                   .c0(CLOCK_100),
                   .locked(LEDG[0])             );
    addr_cnt U0_instance(CPi, K, ROMaddr, Address);
    SineROM ROM_inst(
                .address(ROMaddr),
                .clock( CPi),
                .q( Qsine)             );
    squwave U1(CPi,RSTn,Address,Qsquare);
    always@(posedge CPi)  begin
        case(WaveSel)
            2'b01:
                WaveValue=Qsine;
            2'b10:
                WaveValue=QSquare;
            default:
                WaveValue=Qsine;
        endcase
    end
endmodule

```



## 利用Quartus软件调用宏模块定制ROM

Quartus: tools>Megawizard Plug-In Manager

见课本P288