// Seed: 881528036
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2
);
  assign id_3[1] = id_2;
  logic id_4, id_5;
  logic id_6;
endmodule
