# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2006 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Wed Jul 01 03:00:03 2020
# 
# Allegro PCB Router v16-3-85 made 2009/11/03 at 11:55:32
# Running on: second_xp, OS Version: WindowsNT 5.1.2600, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/CADENCE/PROJECTS/TEST FIXTURE_PSPICEFILES/BOARD\test_fixture_3.dsn
# Batch File Name: pasde.do
# Did File Name: C:/CADENCE/PROJECTS/TEST FIXTURE_PSPICEFILES/BOARD/specctra.did
# Current time = Wed Jul 01 03:00:03 2020
# PCB C:/CADENCE/PROJECTS/TEST FIXTURE_PSPICEFILES/BOARD
# Master Unit set up as: MIL 1000
# PCB Limits xlo= 60.0000 ylo=-200.0000 xhi=3140.0000 yhi=4400.0000
# Total 38 Images Consolidated.
# Via VIA z=1, 3 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  MIDDLE  BOTTOM
# 
#    TOP  ------   VIA     VIA  
# MIDDLE   VIA    ------   VIA  
# BOTTOM   VIA     VIA    ------
# 
# Wires Processed 253, Vias Processed 164
# Using colormap in design file.
# Layers Processed: Signal Layers 3
# Layers Processed: Power Layers 2
# Components Placed 48, Images Processed 57, Padstacks Processed 11
# Nets Processed 87, Net Terminals 413
# PCB Area=11200000.000  EIC=18  Area/EIC=622222.222  SMDs=0
# Total Pin Count: 264
# Net AGND uses split power plane.
# Net V3_3 uses split power plane.
# Net V5_5 uses split power plane.
# Net VCC uses split power plane.
# Signal Connections Created 20
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer MIDDLE Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/CADENCE/PROJECTS/TEST FIXTURE_PSPICEFILES/BOARD\test_fixture_3.dsn
# Nets 87 Connections 163 Unroutes 20
# Signal Layers 3 Power Layers 2
# Wire Junctions 3, at vias 0 Total Vias 164
# Percent Connected   78.53
# Manhattan Length 144671.7200 Horizontal 90599.6310 Vertical 54072.0890
# Routed Length 147894.5460 Horizontal 98207.4100 Vertical 69219.6400
# Ratio Actual / Manhattan   1.0223
# Unconnected Length 16835.2400 Horizontal 11022.2600 Vertical 5812.9800
# Total Conflicts: 15 (Cross: 2, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:02  Elapsed Time = 0:00:04
# Loading Do File pasde.do ...
# Loading Do File C:/CADENCE/PROJECTS/TEST FIXTURE_PSPICEFILES/BOARD\test_fixture_3_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/DOCUME~1/Owner/LOCALS~1/Temp/#Taaaaah07752.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction MIDDLE vertical
select layer MIDDLE
unprotect layer_wires MIDDLE
# Wires on layer MIDDLE were Unprotected.
direction BOTTOM horizontal
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Command route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command route will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Wed Jul 01 03:00:24 2020
# 
#    VIA     TOP  MIDDLE  BOTTOM
# 
#    TOP  ------   VIA     VIA  
# MIDDLE   VIA    ------   VIA  
# BOTTOM   VIA     VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer MIDDLE Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/CADENCE/PROJECTS/TEST FIXTURE_PSPICEFILES/BOARD\test_fixture_3.dsn
# Nets 87 Connections 163 Unroutes 20
# Signal Layers 3 Power Layers 2
# Wire Junctions 3, at vias 0 Total Vias 164
# Percent Connected   78.53
# Manhattan Length 144671.7200 Horizontal 90599.6310 Vertical 54072.0890
# Routed Length 147894.5460 Horizontal 98207.4100 Vertical 69219.6400
# Ratio Actual / Manhattan   1.0223
# Unconnected Length 16835.2400 Horizontal 11022.2600 Vertical 5812.9800
# Start Route Pass 1 of 25
# Routing 272 wires.
# 23 bend points have been removed.
# 9 bend points have been removed.
# Total Conflicts: 54 (Cross: 32, Clear: 22, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 172 Successes 172 Failures 0 Vias 115
# Cpu Time = 0:00:04  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 226 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 11 bend points have been removed.
# 17 bend points have been removed.
# Total Conflicts: 52 (Cross: 31, Clear: 21, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 172 Successes 172 Failures 0 Vias 85
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.0371
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 199 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 12 bend points have been removed.
# Total Conflicts: 37 (Cross: 16, Clear: 21, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 172 Successes 172 Failures 0 Vias 73
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.2885
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 188 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 7 bend points have been removed.
# 11 bend points have been removed.
# Total Conflicts: 35 (Cross: 10, Clear: 25, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 172 Successes 172 Failures 0 Vias 67
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.0541
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 183 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 8 bend points have been removed.
# 9 bend points have been removed.
# Total Conflicts: 24 (Cross: 0, Clear: 24, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 171 Successes 171 Failures 0 Vias 71
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.3143
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 6 of 25
# Routing 21 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 23 (Cross: 0, Clear: 23, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 21 Successes 21 Failures 0 Vias 70
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 6 of 25
# Start Route Pass 7 of 25
# Routing 19 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 21 (Cross: 0, Clear: 21, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 19 Successes 19 Failures 0 Vias 71
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 7 of 25
# Start Route Pass 8 of 25
# Routing 18 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 21 (Cross: 0, Clear: 21, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 18 Successes 18 Failures 0 Vias 71
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 8 of 25
# Start Route Pass 9 of 25
# Routing 18 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 21 (Cross: 0, Clear: 21, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 18 Successes 18 Failures 0 Vias 71
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 9 of 25
# Start Route Pass 10 of 25
# Routing 18 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 61 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 21 (Cross: 0, Clear: 21, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 18 Successes 18 Failures 0 Vias 71
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 10 of 25
# Start Route Pass 11 of 25
# Routing 18 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 21 (Cross: 0, Clear: 21, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 18 Successes 18 Failures 0 Vias 71
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 11 of 25
# Start Route Pass 12 of 25
# Routing 18 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 18 (Cross: 0, Clear: 18, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 18 Successes 18 Failures 0 Vias 72
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 12 of 25
# Start Route Pass 13 of 25
# Routing 17 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 10 (Cross: 0, Clear: 10, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 17 Successes 17 Failures 0 Vias 76
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 13 of 25
# Start Route Pass 14 of 25
# Routing 9 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 9 Successes 9 Failures 0 Vias 84
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 14 of 25
# Start Route Pass 15 of 25
# Routing 1 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 58 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 1 Successes 1 Failures 0 Vias 84
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 15 of 25
# Start Route Pass 16 of 25
# Routing 1 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 1 Successes 1 Failures 0 Vias 84
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 16 of 25
# Start Route Pass 17 of 25
# Routing 1 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 1 Successes 1 Failures 0 Vias 84
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 17 of 25
# Start Route Pass 18 of 25
# Routing 1 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 1 Successes 1 Failures 0 Vias 84
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 18 of 25
# Start Route Pass 19 of 25
# Routing 1 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 1 Successes 1 Failures 0 Vias 84
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 19 of 25
# Start Route Pass 20 of 25
# Routing 1 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 58 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 1 Successes 1 Failures 0 Vias 84
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 20 of 25
# Start Route Pass 21 of 25
# Routing 1 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 1 Successes 1 Failures 0 Vias 84
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 21 of 25
# Start Route Pass 22 of 25
# Routing 1 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 1 Successes 1 Failures 0 Vias 84
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 22 of 25
# Start Route Pass 23 of 25
# Routing 1 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 1 Successes 1 Failures 0 Vias 84
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 23 of 25
# Start Route Pass 24 of 25
# Routing 1 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 1 Successes 1 Failures 0 Vias 84
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 24 of 25
# Start Route Pass 25 of 25
# Routing 1 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 58 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 1 Successes 1 Failures 0 Vias 84
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 25 of 25
# Cpu Time = 0:00:14  Elapsed Time = 0:00:18
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer MIDDLE Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    32|    22|   0|    0|  115|    0|   0|  0|  0:00:04|  0:00:04|
# Route    |  2|    31|    21|   0|    0|   85|    0|   0|  3|  0:00:02|  0:00:06|
# Route    |  3|    16|    21|   0|    0|   73|    0|   0| 28|  0:00:02|  0:00:08|
# Route    |  4|    10|    25|   0|    0|   67|    0|   0|  5|  0:00:02|  0:00:10|
# Route    |  5|     0|    24|   0|    0|   71|    0|   0| 31|  0:00:03|  0:00:13|
# Route    |  6|     0|    23|   0|    0|   70|    0|   0|  4|  0:00:00|  0:00:13|
# Route    |  7|     0|    21|   0|    0|   71|    0|   0|  8|  0:00:00|  0:00:13|
# Route    |  8|     0|    21|   0|    0|   71|    0|   0|  0|  0:00:00|  0:00:13|
# Route    |  9|     0|    21|   0|    0|   71|    0|   0|  0|  0:00:00|  0:00:13|
# Route    | 10|     0|    21|   0|    0|   71|    0|   0|  0|  0:00:00|  0:00:13|
# Route    | 11|     0|    21|   0|    0|   71|    0|   0|  0|  0:00:00|  0:00:13|
# Route    | 12|     0|    18|   0|    0|   72|    0|   0| 14|  0:00:00|  0:00:13|
# Route    | 13|     0|    10|   0|    0|   76|    0|   0| 44|  0:00:00|  0:00:13|
# Route    | 14|     0|     1|   0|    0|   84|    0|   0| 90|  0:00:00|  0:00:13|
# Route    | 15|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:01|  0:00:14|
# Route    | 16|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 17|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 18|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 19|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 20|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 21|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 22|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 23|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 24|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 25|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:14
# 
# Wiring Statistics ----------------- C:/CADENCE/PROJECTS/TEST FIXTURE_PSPICEFILES/BOARD\test_fixture_3.dsn
# Nets 87 Connections 163 Unroutes 0
# Signal Layers 3 Power Layers 2
# Wire Junctions 11, at vias 3 Total Vias 84
# Percent Connected   99.39
# Manhattan Length 143780.1300 Horizontal 90718.0930 Vertical 53062.0370
# Routed Length 172819.7600 Horizontal 100422.8000 Vertical 72396.9600
# Ratio Actual / Manhattan   1.2020
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Command clean detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command clean will ignore pcb layer rule(s), mcm via rule(s)
# Current time = Wed Jul 01 03:00:42 2020
# 
#    VIA     TOP  MIDDLE  BOTTOM
# 
#    TOP  ------   VIA     VIA  
# MIDDLE   VIA    ------   VIA  
# BOTTOM   VIA     VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer MIDDLE Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/CADENCE/PROJECTS/TEST FIXTURE_PSPICEFILES/BOARD\test_fixture_3.dsn
# Nets 87 Connections 163 Unroutes 0
# Signal Layers 3 Power Layers 2
# Wire Junctions 11, at vias 3 Total Vias 84
# Percent Connected   99.39
# Manhattan Length 143780.1300 Horizontal 90718.0930 Vertical 53062.0370
# Routed Length 172819.7600 Horizontal 100422.8000 Vertical 72396.9600
# Ratio Actual / Manhattan   1.2020
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 200 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 174 Successes 156 Failures 18 Vias 83
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 202 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 1 (Cross: 0, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 172 Successes 155 Failures 17 Vias 82
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Cpu Time = 0:00:04  Elapsed Time = 0:00:05
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer MIDDLE Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    32|    22|   0|    0|  115|    0|   0|  0|  0:00:04|  0:00:04|
# Route    |  2|    31|    21|   0|    0|   85|    0|   0|  3|  0:00:02|  0:00:06|
# Route    |  3|    16|    21|   0|    0|   73|    0|   0| 28|  0:00:02|  0:00:08|
# Route    |  4|    10|    25|   0|    0|   67|    0|   0|  5|  0:00:02|  0:00:10|
# Route    |  5|     0|    24|   0|    0|   71|    0|   0| 31|  0:00:03|  0:00:13|
# Route    |  6|     0|    23|   0|    0|   70|    0|   0|  4|  0:00:00|  0:00:13|
# Route    |  7|     0|    21|   0|    0|   71|    0|   0|  8|  0:00:00|  0:00:13|
# Route    |  8|     0|    21|   0|    0|   71|    0|   0|  0|  0:00:00|  0:00:13|
# Route    |  9|     0|    21|   0|    0|   71|    0|   0|  0|  0:00:00|  0:00:13|
# Route    | 10|     0|    21|   0|    0|   71|    0|   0|  0|  0:00:00|  0:00:13|
# Route    | 11|     0|    21|   0|    0|   71|    0|   0|  0|  0:00:00|  0:00:13|
# Route    | 12|     0|    18|   0|    0|   72|    0|   0| 14|  0:00:00|  0:00:13|
# Route    | 13|     0|    10|   0|    0|   76|    0|   0| 44|  0:00:00|  0:00:13|
# Route    | 14|     0|     1|   0|    0|   84|    0|   0| 90|  0:00:00|  0:00:13|
# Route    | 15|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:01|  0:00:14|
# Route    | 16|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 17|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 18|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 19|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 20|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 21|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 22|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 23|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 24|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Route    | 25|     0|     1|   0|    0|   84|    0|   0|  0|  0:00:00|  0:00:14|
# Clean    | 26|     0|     1|  18|    0|   83|    0|   0|   |  0:00:02|  0:00:16|
# Clean    | 27|     0|     1|  17|    0|   82|    0|   0|   |  0:00:02|  0:00:18|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:18
# 
# Wiring Statistics ----------------- C:/CADENCE/PROJECTS/TEST FIXTURE_PSPICEFILES/BOARD\test_fixture_3.dsn
# Nets 87 Connections 163 Unroutes 0
# Signal Layers 3 Power Layers 2
# Wire Junctions 9, at vias 1 Total Vias 82
# Percent Connected   99.39
# Manhattan Length 143318.5400 Horizontal 90275.6460 Vertical 53042.8940
# Routed Length 169084.9000 Horizontal 99437.2800 Vertical 69647.6200
# Ratio Actual / Manhattan   1.1798
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/DOCUME~1/Owner/LOCALS~1/Temp/#Taaaaai07752.tmp
# Routing Written to File C:/DOCUME~1/Owner/LOCALS~1/Temp/#Taaaaai07752.tmp
quit
