# ALU_verilog

## References

· [SystemVerilog for Hardware Synthesis](https://www.youtube.com/watch?v=A2b82ACe25g)

· [Verilog Tutorial 10 -- Generate Blocks](https://www.youtube.com/watch?v=5CKfP4n9ge0)

· [SystemVerilog Log2](https://www.edaboard.com/showthread.php?167892-What-is-the-clog2-built-in-function-do-in-systemverilog)
