$date
	Sat Sep 24 22:34:43 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clk $end
$scope module CLK1 $end
$var reg 1 " clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#24
1"
1!
#48
0"
0!
#72
1"
1!
#96
0"
0!
#120
1"
1!
