
stratus_hls 19.10-p100  (91500.011111)
Copyright (c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

        00481: -D is set to "__x86_64__, STRATUS=1, STRATUS_HLS=1, CYNTHESIZER,
        00481.   CYNTHHL, DPA=1, BDW_RTL_in_buff_DPA=1".
        00481: -I is set to "., bdw_work/wrappers,
        00481.   /usr/cadence/installs/Stratus/share/stratus/include,
        00481.   bdw_work/libs/cynw_cm_float/c_parts,
        00481.   /usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/c_parts,
        00481.   /usr/cadence/installs/Stratus/share/stratus/include,
        00481.   /usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --allow_pipeline_loop_expansion is set to "on".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "off".
        00481: --cachelib is set to "on".
        00481: --cachelib_dir is not set.
        00481: --cap_table_file is not set.
        00481: --clock_gating_module is not set.
        00481: --clock_period is set to "0.970".
        00481: --comm_subexp_elim is set to "off".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.000".
        00481: --default_input_delay is set to "0.100".
        00481: --default_preserve_io is set to "off".
        00481: --default_protocol is set to "off".
        00481: --default_stable_input_delay is not set.
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "op,expr".
        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "off".
        00481: --eco_baseline is not set.
        00481: --eco_sharing is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".
        00481: --flatten_arrays is set to "none".
        00481: --fpga_dsp_latency is set to "2".
        00481: --fpga_dsp_min_widths is set to "12,12".
        00481: --fpga_part is not set.
        00481: --fpga_tool is not set.
        00481: --fpga_use_dsp is set to "off".
        00481: --global_state_encoding is set to "binary".
        00481: --help is not set.
        00481: --hls_config is set to "DPA".
        00481: --hls_module is set to "in_buff".
        00481: --ignore_cells is not set.
        00481: --ignore_scan_cells is set to "off".
        00481: --inline_partial_constants is set to "off".
        00481: --interconnect_mode is set to "wireload".
        00481: --lef_library is not set.
        00481: --logfile is set to "bdw_work/modules/in_buff/DPA/stratus_hls.log".
        00481: --lsb_trimming is set to "off".
        00481: --message_detail is set to "3".
        00481: --message_level is not set.
        00481: --message_suppress is not set.
        00481: --method_processing is set to "synthesize".
        00481: --mux_pushing is set to "on".
        00481: --number_of_routing_layers is not set.
        00481: --output is set to "in_buff_rtl.cpp".
        00481: --output_dir is set to "bdw_work/modules/in_buff/DPA".
        00481: --output_style_fp_rtl_same_arch is set to "off".
        00481: --output_style_fsm_increment is set to "on".
        00481: --output_style_mem is set to "array".
        00481: --output_style_merge_cases is set to "on".
        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_pipelined_parts is set to "generic".
        00481: --output_style_reset_all is set to "off".
        00481: --output_style_reset_all_async is set to "off".
        00481: --output_style_reset_all_sync is set to "off".
        00481: --output_style_separate_behaviors is set to "off".
        00481: --output_style_separate_memories is set to "off".
        00481: --output_style_starc is set to "S2.2.2.2,S2.2.3.1,S2.3.1.1".
        00481: --output_style_structure_only is set to "off".
        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "on".
        00481: --parts_effort is set to "high".
        00481: --parts_lib is set to "cynw_cm_float".
        00481: --parts_lib_path is set to "bdw_work/libs/cynw_cm_float/c_parts,
        00481.   /usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/c_parts".
        00481: --path_delay_limit is set to "100".
        00481: --path_delay_limit_unshare_regs is set to "on".
        00481: --pipelined_parts is set to "on".
        00481: --port_conns is set to "named".
        00481: --power is set to "off".
        00481: --power_clock_gating is set to "off".
        00481: --power_fsm is set to "off".
        00481: --power_memory is set to "off".
        00481: --prints is set to "on".
        00481: --project is set to "project.tcl".
        00481: --qrc_tech_file is not set.
        00481: --register_fsm_mux_selects is set to "on".
        00481: --relax_timing is set to "off".
        00481: --rtl_annotation is set to "op,stack".
        00481: --run_through is set to "rtl".
        00481: --scale_of_cap_per_unit_len is not set.
        00481: --scale_of_res_per_unit_len is not set.
        00481: --sched_analysis is set to "on_failure".
        00481: --sched_asap is set to "off".
        00481: --sched_effort is set to "medium".
        00481: --sharing_effort_parts is set to "high".
        00481: --sharing_effort_regs is set to "high".
        00481: --shift_trimming is set to "standard".
        00481: --simple_index_mapping is set to "off".
        00481: --split_add is set to "0".
        00481: --split_multiply is set to "0".
        00481: --src_file is set to "in_buff.cpp".
        00481: --summary_level is set to "WARNING".
        00481: --switch_optimizer is set to "on".
        00481: --tech_lib is set to "/usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".
        00481: --timing_aggression is set to "off".
        00481: --undef_func is set to "warn".
        00481: --unroll_loops is set to "off".
        00481: --verilog_dialect is set to "1995".
        00481: --wait_for_license is set to "off".
        00481: --wireload is not set.
   NOTE 03065: Control flow zipping is enabled
   NOTE 01483: Using cmdesigner 2019.1.01.8041 (03251817).
   NOTE 01727: Using Genus 17.11-s014_1.

        01425: Loading design and library files:
        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 0.970ns.
        01824:     Physical estimation options:
        01825:       interconnect_mode .......... wireload
        01825:       techlib ....................
        01825.         /usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
        00967:   Processing library
        02788:       Using cached results for cyn_reg_estimate_1
        01472:       Register Metrics:
        01440:          Register Type          Area              Delay (ns)
        01440.         --------------   -------------------   ---------------
        01440.         EN SS SC AS AC   Total   Comb    Seq     Prop    Setup
        01440.         -- -- -- -- --   -----  -----  -----   ------   ------
        01438:          0  0  0  0  0     5.5    0.0    5.5    0.114    0.066
        01438:          0  0  0  0  1     6.2    0.0    6.2    0.131    0.067
        01438:          0  0  0  1  0     6.5    0.0    6.5    0.127    0.067
        01438:          0  0  0  1  1    12.0    0.7   11.3    0.141    0.098
        01438:          0  0  1  0  0     6.8    1.4    5.5    0.114    0.123
        01438:          0  0  1  0  1     7.5    1.4    6.2    0.131    0.125
        01438:          0  0  1  1  0     7.9    1.4    6.5    0.127    0.125
        01438:          0  0  1  1  1    12.3    1.0   11.3    0.141    0.106
        01438:          0  1  0  0  0     6.8    1.4    5.5    0.114    0.104
        01438:          0  1  0  0  1     7.5    1.4    6.2    0.131    0.105
        01438:          0  1  0  1  0     7.9    1.4    6.5    0.127    0.120
        01438:          0  1  0  1  1    12.3    1.0   11.3    0.141    0.115
        01438:          0  1  1  0  0     7.5    2.1    5.5    0.114    0.147
        01438:          0  1  1  0  1     8.2    2.1    6.2    0.131    0.149
        01438:          0  1  1  1  0     8.6    2.1    6.5    0.127    0.149
        01438:          0  1  1  1  1    13.0    1.7   11.3    0.141    0.127
        01438:          1  0  0  0  0     7.5    0.0    7.5    0.112    0.122
        01438:          1  0  0  0  1     8.2    0.0    8.2    0.134    0.110
        01438:          1  0  0  1  0     8.9    2.4    6.5    0.129    0.143
        01438:          1  0  0  1  1    13.7    2.4   11.3    0.143    0.133
        01438:          1  0  1  0  0     8.9    1.4    7.5    0.112    0.177
        01438:          1  0  1  0  1     9.6    1.4    8.2    0.134    0.169
        01438:          1  0  1  1  0     9.9    1.7    8.2    0.153    0.131
        01438:          1  0  1  1  1    14.4    1.7   12.7    0.149    0.164
        01438:          1  1  0  0  0     8.9    1.4    7.5    0.112    0.158
        01438:          1  1  0  0  1     9.6    1.4    8.2    0.134    0.150
        01438:          1  1  0  1  0     9.9    1.7    8.2    0.153    0.145
        01438:          1  1  0  1  1    14.4    1.7   12.7    0.149    0.175
        01438:          1  1  1  0  0     9.6    2.1    7.5    0.112    0.202
        01438:          1  1  1  0  1    10.3    2.1    8.2    0.134    0.192
        01438:          1  1  1  1  0    10.6    2.4    8.2    0.153    0.156
        01438:          1  1  1  1  1    15.0    2.4   12.7    0.149    0.187
   NOTE 01037:     Characterizing multiplexors up to 1 bits by 33 inputs.
        02788:       Using cached results for cyn_mux_estimate_4
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249

        00148: Normalization and optimization:
   NOTE 00860:   Long int data types are being implemented with 64 bits.
        02923:   Dissolving function boundaries.
        02924:   Dissolved 0 function calls.
   NOTE 01446:   at in_buff.h line 71
   NOTE 01446.     The edge-triggered SC_METHOD, _fifo_write, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at in_buff.h line 83
   NOTE 01446.     The edge-triggered SC_METHOD, _fifo_read, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at in_buff.h line 92
   NOTE 01446.     The edge-triggered SC_METHOD, _w_data, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at in_buff.h line 207
   NOTE 01446.     The edge-triggered SC_METHOD, _out_data, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at in_buff.h line 240
   NOTE 01446.     The edge-triggered SC_METHOD, _out_data_valid, does not have
   NOTE 01446.     a "dont_initialize()" invocation. This may lead to a
   NOTE 01446.     mismatch between the SystemC and Verilog simulation models.
   NOTE 01446:   at in_buff.h line 38
   NOTE 01446.     The edge-triggered SC_METHOD, _delay, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at in_buff.h line 151
   NOTE 01446.     The edge-triggered SC_METHOD, _fifo_cnt, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at in_buff.h line 181
   NOTE 01446.     The edge-triggered SC_METHOD, _read_en, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at in_buff.h line 186
   NOTE 01446.     The edge-triggered SC_METHOD, _wr_ptr, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at in_buff.h line 194
   NOTE 01446.     The edge-triggered SC_METHOD, _tmp_rd_ptr, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
        00116:   at in_buff.h line 240
        00116.     Optimizing method in_buff::_out_data_valid
        00116:   at in_buff.h line 207
        00116.     Optimizing method in_buff::_out_data
        00116:   at in_buff.h line 202
        00116.     Optimizing method in_buff::_rd_ptr
        00116:   at in_buff.h line 194
        00116.     Optimizing method in_buff::_tmp_rd_ptr
        00116:   at in_buff.h line 186
        00116.     Optimizing method in_buff::_wr_ptr
        00116:   at in_buff.h line 181
        00116.     Optimizing method in_buff::_read_en
        00116:   at in_buff.h line 172
        00116.     Optimizing method in_buff::_rd_en
        00116:   at in_buff.h line 164
        00116.     Optimizing method in_buff::_wr_en
        00116:   at in_buff.h line 151
        00116.     Optimizing method in_buff::_fifo_cnt
        00116:   at in_buff.h line 92
        00116.     Optimizing method in_buff::_w_data
        00116:   at in_buff.h line 83
        00116.     Optimizing method in_buff::_fifo_read
        00116:   at in_buff.h line 71
        00116.     Optimizing method in_buff::_fifo_write
        00116:   at in_buff.h line 53
        00116.     Optimizing method in_buff::_in_data_concate
        00116:   at in_buff.h line 38
        00116.     Optimizing method in_buff::_delay
   HINT 00333:     at in_buff.h line 97
   HINT 00333.       This design may benefit from propagation of partial
   HINT 00333.       constants. Try using --inline_partial_constants=on
        00116:   at in_buff.h line 240
        00116.     Optimizing method in_buff::_out_data_valid
        00305:     137 nodes
        00306:     Optimize: pass 1.
        00305:     54 nodes
        00306:     Optimize: pass 2.
        00305:     60 nodes
        00306:     Optimize: pass 3..
        00305:     57 nodes
        00306:     Optimize: pass 4.
        00305:     57 nodes
        00306:     Optimize: pass 5.
        00305:     57 nodes
        00306:     Optimize: pass 6.
        00305:     56 nodes
        00306:     Optimize: pass 7.
        00305:     62 nodes
        00306:     Optimize: pass 8..
        00305:     59 nodes
        00306:     Optimize: pass 9.
        00305:     59 nodes
        00306:     Optimize: pass 10.
        00305:     59 nodes
        00306:     Optimize: pass 11.
        00116:   at in_buff.h line 207
        00116.     Optimizing method in_buff::_out_data
        00305:     754 nodes
        00306:     Optimize: pass 1..
        00305:     371 nodes
        00306:     Optimize: pass 2.
        00305:     384 nodes
        00306:     Optimize: pass 3.
        00305:     373 nodes
        00306:     Optimize: pass 4.
        00288:     at in_buff.h line 212
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at in_buff.h line 235
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at in_buff.h line 229
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at in_buff.h line 223
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00288:     at in_buff.h line 217
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     1029 nodes
        00306:     Optimize: pass 5....
        00305:     490 nodes
        00306:     Optimize: pass 6..
        00305:     475 nodes
        00306:     Optimize: pass 7.
        00258:       at in_buff.h line 13
        00258.         Array out_data, 8 words x 32 bits (256 total bits), HAS
        00258.         been flattened into 8, 32 bit scalar variables because
        00258.         it is an array of ports.
        00258:       at in_buff.h line 21
        00258.         Array w_data, 32 words x 32 bits (1024 total bits), HAS
        00258.         been flattened into 32, 32 bit scalar variables because
        00258.         it is an array of signals.
        00305:     331 nodes
        00306:     Optimize: pass 8..
        00305:     331 nodes
        00306:     Optimize: pass 9.
        00305:     331 nodes
        00306:     Optimize: pass 10.
        00305:     331 nodes
        00306:     Optimize: pass 11.
        00305:     278 nodes
        00306:     Optimize: pass 12.
        00305:     278 nodes
        00306:     Optimize: pass 13.
        00305:     278 nodes
        00306:     Optimize: pass 14.
        02835:       at in_buff.h line 215
        02835.         Not converting control branching to datapath elements
        02835.         because one of the branch states has a different
        02835.         successor.
        02835:       at in_buff.h line 221
        02835.         Not converting control branching to datapath elements
        02835.         because one of the branch states has a different
        02835.         successor.
        02835:       at in_buff.h line 227
        02835.         Not converting control branching to datapath elements
        02835.         because one of the branch states has a different
        02835.         successor.
        00116:   at in_buff.h line 202
        00116.     Optimizing method in_buff::_rd_ptr
        00305:     26 nodes
        00306:     Optimize: pass 1.
        00305:     32 nodes
        00306:     Optimize: pass 2..
        00305:     29 nodes
        00306:     Optimize: pass 3.
        00305:     29 nodes
        00306:     Optimize: pass 4.
        00305:     29 nodes
        00306:     Optimize: pass 5.
        00305:     29 nodes
        00306:     Optimize: pass 6.
        00305:     29 nodes
        00306:     Optimize: pass 7.
        00116:   at in_buff.h line 194
        00116.     Optimizing method in_buff::_tmp_rd_ptr
        00305:     165 nodes
        00306:     Optimize: pass 1.
        00305:     67 nodes
        00306:     Optimize: pass 2.
        00305:     89 nodes
        00306:     Optimize: pass 3.
        00305:     89 nodes
        00306:     Optimize: pass 4.
        00305:     89 nodes
        00306:     Optimize: pass 5.
        02831:       at in_buff.h line 198
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     70 nodes
        00306:     Optimize: pass 6..
        00305:     67 nodes
        00306:     Optimize: pass 7.
        00305:     66 nodes
        00306:     Optimize: pass 8..
        00305:     66 nodes
        00306:     Optimize: pass 9.
        00305:     55 nodes
        00306:     Optimize: pass 10.
        00305:     55 nodes
        00306:     Optimize: pass 11.
        00116:   at in_buff.h line 186
        00116.     Optimizing method in_buff::_wr_ptr
        00305:     171 nodes
        00306:     Optimize: pass 1.
        00305:     72 nodes
        00306:     Optimize: pass 2.
        00305:     94 nodes
        00306:     Optimize: pass 3.
        00305:     94 nodes
        00306:     Optimize: pass 4.
        00305:     94 nodes
        00306:     Optimize: pass 5.
        02831:       at in_buff.h line 190
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     74 nodes
        00306:     Optimize: pass 6..
        00305:     71 nodes
        00306:     Optimize: pass 7.
        00305:     70 nodes
        00306:     Optimize: pass 8..
        00305:     68 nodes
        00306:     Optimize: pass 9.
        00305:     64 nodes
        00306:     Optimize: pass 10..
        00305:     61 nodes
        00306:     Optimize: pass 11.
        00305:     61 nodes
        00306:     Optimize: pass 12.
        00305:     61 nodes
        00306:     Optimize: pass 13.
        00116:   at in_buff.h line 181
        00116.     Optimizing method in_buff::_read_en
        00305:     25 nodes
        00306:     Optimize: pass 1.
        00305:     31 nodes
        00306:     Optimize: pass 2..
        00305:     28 nodes
        00306:     Optimize: pass 3.
        00305:     28 nodes
        00306:     Optimize: pass 4.
        00305:     28 nodes
        00306:     Optimize: pass 5.
        00305:     28 nodes
        00306:     Optimize: pass 6.
        00305:     28 nodes
        00306:     Optimize: pass 7.
        00116:   at in_buff.h line 172
        00116.     Optimizing method in_buff::_rd_en
        00305:     62 nodes
        00306:     Optimize: pass 1.
        00305:     59 nodes
        00306:     Optimize: pass 2.
        00305:     78 nodes
        00306:     Optimize: pass 3..
        00305:     75 nodes
        00306:     Optimize: pass 4.
        00305:     75 nodes
        00306:     Optimize: pass 5.
        00305:     75 nodes
        00306:     Optimize: pass 6.
        02831:       at in_buff.h line 175
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     45 nodes
        00306:     Optimize: pass 7..
        00305:     39 nodes
        00306:     Optimize: pass 8.
        00305:     38 nodes
        00306:     Optimize: pass 9..
        00305:     35 nodes
        00306:     Optimize: pass 10.
        00305:     31 nodes
        00306:     Optimize: pass 11.
        00305:     31 nodes
        00306:     Optimize: pass 12.
        00116:   at in_buff.h line 164
        00116.     Optimizing method in_buff::_wr_en
        00305:     59 nodes
        00306:     Optimize: pass 1.
        00305:     78 nodes
        00306:     Optimize: pass 2..
        00305:     75 nodes
        00306:     Optimize: pass 3.
        00305:     75 nodes
        00306:     Optimize: pass 4.
        00305:     75 nodes
        00306:     Optimize: pass 5.
        02831:       at in_buff.h line 166
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     44 nodes
        00306:     Optimize: pass 6..
        00305:     38 nodes
        00306:     Optimize: pass 7.
        00305:     37 nodes
        00306:     Optimize: pass 8..
        00305:     32 nodes
        00306:     Optimize: pass 9.
        00305:     28 nodes
        00306:     Optimize: pass 10.
        00305:     28 nodes
        00306:     Optimize: pass 11.
        00116:   at in_buff.h line 151
        00116.     Optimizing method in_buff::_fifo_cnt
        00305:     337 nodes
        00306:     Optimize: pass 1.
        00305:     159 nodes
        00306:     Optimize: pass 2.
        00305:     181 nodes
        00306:     Optimize: pass 3.
        00305:     181 nodes
        00306:     Optimize: pass 4.
        00305:     181 nodes
        00306:     Optimize: pass 5.
        02831:       at in_buff.h line 160
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     172 nodes
        00306:     Optimize: pass 6.
        02831:       at in_buff.h line 158
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     152 nodes
        00306:     Optimize: pass 7..
        00305:     149 nodes
        00306:     Optimize: pass 8.
        02831:       at in_buff.h line 155
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     118 nodes
        00306:     Optimize: pass 9..
        00305:     112 nodes
        00306:     Optimize: pass 10.
        00305:     109 nodes
        00306:     Optimize: pass 11..
        00305:     103 nodes
        00306:     Optimize: pass 12.
        00305:     105 nodes
        00306:     Optimize: pass 13.
        00305:     93 nodes
        00306:     Optimize: pass 14.
        00305:     93 nodes
        00306:     Optimize: pass 15.
        00305:     93 nodes
        00306:     Optimize: pass 16.
        00116:   at in_buff.h line 92
        00116.     Optimizing method in_buff::_w_data
        00305:     74 nodes
        00306:     Optimize: pass 1.
        00305:     73 nodes
        00306:     Optimize: pass 2.
        00305:     86 nodes
        00306:     Optimize: pass 3.
        00305:     75 nodes
        00306:     Optimize: pass 4.
        00288:     at in_buff.h line 94
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     851 nodes
        00306:     Optimize: pass 5....
        00305:     284 nodes
        00306:     Optimize: pass 6..
        00305:     281 nodes
        00306:     Optimize: pass 7.
        00305:     217 nodes
        00306:     Optimize: pass 8.
        00305:     217 nodes
        00306:     Optimize: pass 9.
        00305:     217 nodes
        00306:     Optimize: pass 10.
        00305:     185 nodes
        00306:     Optimize: pass 11.
        00305:     185 nodes
        00306:     Optimize: pass 12.
        00305:     185 nodes
        00306:     Optimize: pass 13.
        00116:   at in_buff.h line 83
        00116.     Optimizing method in_buff::_fifo_read
        00305:     51 nodes
        00306:     Optimize: pass 1.
        00305:     64 nodes
        00306:     Optimize: pass 2.
        00305:     53 nodes
        00306:     Optimize: pass 3.
        00305:     53 nodes
        00306:     Optimize: pass 4.
        00258:       at in_buff.h line 37
        00258.         Array fifo, 8 words x 1024 bits (8192 total bits), HAS
        00258.         been flattened into 8, 1024 bit scalar variables because
        00258.         it is an array of signals.
        00261:       at in_buff.h line 89
        00261.         This is the first of 1 variable reads from fifo.
        00305:     81 nodes
        00306:     Optimize: pass 5..
        00305:     81 nodes
        00306:     Optimize: pass 6.
        00305:     81 nodes
        00306:     Optimize: pass 7.
        00305:     115 nodes
        00306:     Optimize: pass 8.
        00305:     115 nodes
        00306:     Optimize: pass 9.
        00305:     115 nodes
        00306:     Optimize: pass 10.
        00116:   at in_buff.h line 71
        00116.     Optimizing method in_buff::_fifo_write
        00305:     246 nodes
        00306:     Optimize: pass 1..
        00305:     106 nodes
        00306:     Optimize: pass 2.
        00305:     119 nodes
        00306:     Optimize: pass 3.
        00305:     108 nodes
        00306:     Optimize: pass 4.
        00288:     at in_buff.h line 74
        00288.       Unrolling loop 8 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     212 nodes
        00306:     Optimize: pass 5....
        00305:     126 nodes
        00306:     Optimize: pass 6..
        00305:     123 nodes
        00306:     Optimize: pass 7.
        00305:     123 nodes
        00306:     Optimize: pass 8.
   NOTE 00260:       at in_buff.h line 80
   NOTE 00260.         This is the first of 1 variable writes to fifo.
        00305:     153 nodes
        00306:     Optimize: pass 9..
        00305:     153 nodes
        00306:     Optimize: pass 10.
        00305:     153 nodes
        00306:     Optimize: pass 11.
        00305:     146 nodes
        00306:     Optimize: pass 12.
        00305:     146 nodes
        00306:     Optimize: pass 13.
        00305:     146 nodes
        00306:     Optimize: pass 14.
        00116:   at in_buff.h line 53
        00116.     Optimizing method in_buff::_in_data_concate
        00305:     129 nodes
        00306:     Optimize: pass 1..
        00305:     127 nodes
        00306:     Optimize: pass 2.
        00305:     140 nodes
        00306:     Optimize: pass 3.
        00305:     129 nodes
        00306:     Optimize: pass 4.
        00288:     at in_buff.h line 57
        00288.       Unrolling loop 32 times because it is inside a protocol
        00288.       block and does not contain a wait.
        00305:     873 nodes
        00306:     Optimize: pass 5....
        00305:     482 nodes
        00306:     Optimize: pass 6.................................
        00305:     253 nodes
        00306:     Optimize: pass 7.
        00258:       at in_buff.h line 11
        00258.         Array in_data, 32 words x 32 bits (1024 total bits), HAS
        00258.         been flattened into 32, 32 bit scalar variables because
        00258.         it is an array of ports.
        00305:     189 nodes
        00306:     Optimize: pass 8.
        00305:     189 nodes
        00306:     Optimize: pass 9.
        00305:     189 nodes
        00306:     Optimize: pass 10.
        00305:     252 nodes
        00306:     Optimize: pass 11.
        00305:     252 nodes
        00306:     Optimize: pass 12.
        00305:     252 nodes
        00306:     Optimize: pass 13.
        02835:       at in_buff.h line 55
        02835.         Not converting control branching to datapath elements
        02835.         because we have a process output, volatile variable, or
        02835.         unresolved pointer.
        00116:   at in_buff.h line 38
        00116.     Optimizing method in_buff::_delay
        00305:     157 nodes
        00306:     Optimize: pass 1.
        00305:     64 nodes
        00306:     Optimize: pass 2.
        00305:     97 nodes
        00306:     Optimize: pass 3..
        00305:     76 nodes
        00306:     Optimize: pass 4.
        00305:     76 nodes
        00306:     Optimize: pass 5.
        00305:     76 nodes
        00306:     Optimize: pass 6.
        00305:     70 nodes
        00306:     Optimize: pass 7.
        00305:     70 nodes
        00306:     Optimize: pass 8.
        01352:   at in_buff.h line 240
        01352.     Postprocessing method in_buff::_out_data_valid
        01352:   at in_buff.h line 207
        01352.     Postprocessing method in_buff::_out_data
        01352:   at in_buff.h line 202
        01352.     Postprocessing method in_buff::_rd_ptr
        01352:   at in_buff.h line 194
        01352.     Postprocessing method in_buff::_tmp_rd_ptr
        01352:   at in_buff.h line 186
        01352.     Postprocessing method in_buff::_wr_ptr
        01352:   at in_buff.h line 181
        01352.     Postprocessing method in_buff::_read_en
        01352:   at in_buff.h line 172
        01352.     Postprocessing method in_buff::_rd_en
        01352:   at in_buff.h line 164
        01352.     Postprocessing method in_buff::_wr_en
        01352:   at in_buff.h line 151
        01352.     Postprocessing method in_buff::_fifo_cnt
        01352:   at in_buff.h line 92
        01352.     Postprocessing method in_buff::_w_data
        01352:   at in_buff.h line 83
        01352.     Postprocessing method in_buff::_fifo_read
        01352:   at in_buff.h line 71
        01352.     Postprocessing method in_buff::_fifo_write
        01352:   at in_buff.h line 53
        01352.     Postprocessing method in_buff::_in_data_concate
        01352:   at in_buff.h line 38
        01352.     Postprocessing method in_buff::_delay
   NOTE 00486: Creating custom parts for this design
   NOTE 00487: Created 25 parts
   NOTE 00488:     dpopt_auto: Suggesting 15 parts

        00182: Initial resource mapping:
   NOTE 01037:     Characterizing multiplexors up to 1024 bits by 33 inputs.
        02788:       Using cached results for cyn_mux_estimate_5
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01430:     2            2          5.72      0.061
        01430:     2            3          8.36      0.129
        01430:     2            4         12.66      0.129
        01430:     2            5         16.96      0.188
        01430:     2            8         29.86      0.188
        01430:     2            9         34.16      0.246
        01430:     2           16         64.27      0.246
        01430:     2           17         68.57      0.305
        01430:     2           32        133.08      0.305
        01430:     2           33        137.38      0.363
        01430:     4            2         11.45      0.061
        01430:     4            3         16.72      0.139
        01430:     4            4         25.32      0.139
        01430:     4            5         33.92      0.197
        01430:     4            8         59.72      0.197
        01430:     4            9         68.32      0.256
        01430:     4           16        128.53      0.256
        01430:     4           17        137.13      0.314
        01430:     4           32        266.15      0.314
        01430:     4           33        274.75      0.373
        01430:     8            2         22.89      0.061
        01430:     8            3         31.04      0.148
        01430:     8            4         47.02      0.148
        01430:     8            5         62.99      0.207
        01430:     8            8        110.91      0.207
        01430:     8            9        126.89      0.265
        01430:     8           16        238.70      0.265
        01430:     8           17        254.68      0.324
        01430:     8           32        494.28      0.324
        01430:     8           33        510.26      0.382
        01430:    32            2         91.57      0.061
        01430:    32            3        117.01      0.167
        01430:    32            4        177.22      0.167
        01430:    32            5        237.43      0.225
        01430:    32            8        418.05      0.225
        01430:    32            9        478.26      0.284
        01430:    32           16        899.73      0.284
        01430:    32           17        959.93      0.342
        01430:    32           32       1863.07      0.342
        01430:    32           33       1923.28      0.401
        01430:    64            2        183.15      0.061
        01430:    64            3        231.63      0.176
        01430:    64            4        350.81      0.176
        01430:    64            5        470.00      0.235
        01430:    64            8        827.57      0.235
        01430:    64            9        946.76      0.293
        01430:    64           16       1781.09      0.293
        01430:    64           17       1900.28      0.352
        01430:    64           32       3688.12      0.352
        01430:    64           33       3807.31      0.410
        01430:   128            2        366.30      0.061
        01430:   128            3        460.86      0.186
        01430:   128            4        698.01      0.186
        01430:   128            5        935.16      0.244
        01430:   128            8       1646.61      0.244
        01430:   128            9       1883.76      0.303
        01430:   128           16       3543.81      0.303
        01430:   128           17       3780.97      0.361
        01430:   128           32       7338.22      0.361
        01430:   128           33       7575.37      0.420
        01430:   256            2        732.59      0.061
        01430:   256            3        919.34      0.195
        01430:   256            4       1392.41      0.195
        01430:   256            5       1865.48      0.254
        01430:   256            8       3284.70      0.254
        01430:   256            9       3757.77      0.312
        01430:   256           16       7069.27      0.312
        01430:   256           17       7542.34      0.371
        01430:   256           32      14638.40      0.371
        01430:   256           33      15111.50      0.429
        01430:   512            2       1465.18      0.061
        01430:   512            3       1836.29      0.205
        01430:   512            4       2781.20      0.205
        01430:   512            5       3726.12      0.263
        01430:   512            8       6560.86      0.263
        01430:   512            9       7505.78      0.322
        01430:   512           16      14120.20      0.322
        01430:   512           17      15065.10      0.380
        01430:   512           32      29238.80      0.380
        01430:   512           33      30183.70      0.438
        01430:   1024            2       2930.37      0.061
        01430:   1024            3       3670.19      0.214
        01430:   1024            4       5558.79      0.214
        01430:   1024            5       7447.39      0.272
        01430:   1024            8      13113.20      0.272
        01430:   1024            9      15001.80      0.331
        01430:   1024           16      28222.00      0.331
        01430:   1024           17      30110.60      0.389
        01430:   1024           32      58439.60      0.389
        01430:   1024           33      60328.20      0.448
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249
        01430:     2            2          6.21      0.061
        01430:     2            3          7.26      0.095
        01430:     2            4          9.76      0.095
        01430:     2            5         12.25      0.133
        01430:     2            8         19.73      0.133
        01430:     2            9         22.22      0.172
        01430:     2           16         39.67      0.172
        01430:     2           17         42.16      0.210
        01430:     2           32         79.55      0.210
        01430:     2           33         82.04      0.249
        01430:     4            2         12.42      0.061
        01430:     4            3         14.53      0.095
        01430:     4            4         19.51      0.095
        01430:     4            5         24.50      0.133
        01430:     4            8         39.45      0.133
        01430:     4            9         44.44      0.172
        01430:     4           16         79.34      0.172
        01430:     4           17         84.32      0.210
        01430:     4           32        159.10      0.210
        01430:     4           33        164.09      0.249
        01430:     8            2         24.84      0.061
        01430:     8            3         26.98      0.095
        01430:     8            4         36.23      0.095
        01430:     8            5         45.49      0.133
        01430:     8            8         73.27      0.133
        01430:     8            9         82.53      0.172
        01430:     8           16        147.34      0.172
        01430:     8           17        156.60      0.210
        01430:     8           32        295.48      0.210
        01430:     8           33        304.73      0.249
        01430:    32            2         99.34      0.061
        01430:    32            3        101.68      0.095
        01430:    32            4        136.58      0.095
        01430:    32            5        171.47      0.133
        01430:    32            8        276.17      0.133
        01430:    32            9        311.07      0.172
        01430:    32           16        555.35      0.172
        01430:    32           17        590.25      0.210
        01430:    32           32       1113.72      0.210
        01430:    32           33       1148.61      0.249
        01430:    64            2        198.69      0.061
        01430:    64            3        201.28      0.095
        01430:    64            4        270.37      0.095
        01430:    64            5        339.45      0.133
        01430:    64            8        546.70      0.133
        01430:    64            9        615.78      0.172
        01430:    64           16       1099.37      0.172
        01430:    64           17       1168.45      0.210
        01430:    64           32       2204.70      0.210
        01430:    64           33       2273.79      0.249
        01430:   128            2        397.38      0.061
        01430:   128            3        400.49      0.095
        01430:   128            4        537.95      0.095
        01430:   128            5        675.40      0.133
        01430:   128            8       1087.77      0.133
        01430:   128            9       1225.22      0.172
        01430:   128           16       2187.40      0.172
        01430:   128           17       2324.86      0.210
        01430:   128           32       4386.68      0.210
        01430:   128           33       4524.13      0.249
        01430:   256            2        794.75      0.061
        01430:   256            3        798.91      0.095
        01430:   256            4       1073.11      0.095
        01430:   256            5       1347.31      0.133
        01430:   256            8       2169.90      0.133
        01430:   256            9       2444.09      0.172
        01430:   256           16       4363.47      0.172
        01430:   256           17       4637.67      0.210
        01430:   256           32       8750.62      0.210
        01430:   256           33       9024.82      0.249
        01430:   512            2       1589.51      0.061
        01430:   512            3       1595.75      0.095
        01430:   512            4       2143.43      0.095
        01430:   512            5       2691.12      0.133
        01430:   512            8       4334.16      0.133
        01430:   512            9       4881.84      0.172
        01430:   512           16       8715.61      0.172
        01430:   512           17       9263.29      0.210
        01430:   512           32      17478.50      0.210
        01430:   512           33      18026.20      0.249
        01430:   1024            2       3179.01      0.061
        01430:   1024            3       3189.43      0.095
        01430:   1024            4       4284.08      0.095
        01430:   1024            5       5378.73      0.133
        01430:   1024            8       8662.68      0.133
        01430:   1024            9       9757.34      0.172
        01430:   1024           16      17419.90      0.172
        01430:   1024           17      18514.50      0.210
        01430:   1024           32      34934.30      0.210
        01430:   1024           33      36029.00      0.249
        00968:   Matching resources
        02788:       Using cached results for in_buff_Not_1U_1U_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns
        02788:       Using cached results for in_buff_Equal_3Ux1U_1U_4
        02790:         Area =     4.45  Latency = 0  Delay =    0.190ns
        02788:       Using cached results for in_buff_Equal_3Ux2U_1U_4
        02790:         Area =     6.84  Latency = 0  Delay =    0.179ns
        02788:       Using cached results for in_buff_Equal_3Ux3U_1U_4
        02790:         Area =     9.23  Latency = 0  Delay =    0.212ns
        02788:       Using cached results for in_buff_N_MuxB_1024_8_25_4
        02790:         Area = 10257.61  Latency = 0  Delay =    0.565ns
        02788:       Using cached results for in_buff_Sub_3Ux1U_3S_4
        02790:         Area =    10.26  Latency = 0  Delay =    0.186ns
        02788:       Using cached results for in_buff_Equal_2Ux2U_1U_4
        02790:         Area =     6.16  Latency = 0  Delay =    0.172ns
        02788:       Using cached results for in_buff_Add_3Ux1U_3U_4
        02790:         Area =     9.92  Latency = 0  Delay =    0.196ns
        02788:       Using cached results for in_buff_And_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for in_buff_NotEQ_3Ux3U_1U_4
        02790:         Area =     8.89  Latency = 0  Delay =    0.177ns
        02788:       Using cached results for in_buff_Add_5Ux1U_5U_4
        02790:         Area =    17.78  Latency = 0  Delay =    0.301ns
        02788:       Using cached results for in_buff_OrReduction_3U_1U_4
        02790:         Area =     2.05  Latency = 0  Delay =    0.107ns
        02788:       Using cached results for in_buff_OrReduction_4U_1U_4
        02790:         Area =     2.05  Latency = 0  Delay =    0.168ns
        02788:       Using cached results for in_buff_N_Mux_3_2_23_4
        02790:         Area =     7.18  Latency = 0  Delay =    0.090ns
        02788:       Using cached results for in_buff_N_Mux_5_2_24_4
        02790:         Area =    11.97  Latency = 0  Delay =    0.090ns
        02788:       Using cached results for in_buff_Nei7u3_4
        02790:         Area =     1.71  Latency = 0  Delay =    0.076ns
        02788:       Using cached results for in_buff_Add2i1u3_4
        02790:         Area =     6.84  Latency = 0  Delay =    0.135ns
        02788:       Using cached results for in_buff_MuxAdd2i1u3u3u1_4
        02790:         Area =    14.02  Latency = 0  Delay =    0.212ns
        02788:       Using cached results for in_buff_Subi1u3_4
        02790:         Area =     6.84  Latency = 0  Delay =    0.126ns
        02788:       Using cached results for in_buff_Eqi7u3_4
        02790:         Area =     2.05  Latency = 0  Delay =    0.112ns
        02788:       Using cached results for in_buff_Eqi6u3_4
        02790:         Area =     2.05  Latency = 0  Delay =    0.079ns
        02788:       Using cached results for in_buff_Eqi5u3_4
        02790:         Area =     2.74  Latency = 0  Delay =    0.089ns
        02788:       Using cached results for in_buff_Eqi4u3_4
        02790:         Area =     2.05  Latency = 0  Delay =    0.089ns
        02788:       Using cached results for in_buff_Eqi3u3_4
        02790:         Area =     2.74  Latency = 0  Delay =    0.089ns
        02788:       Using cached results for in_buff_Eqi3u2_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for in_buff_Eqi2u3_4
        02790:         Area =     2.05  Latency = 0  Delay =    0.089ns
        02788:       Using cached results for in_buff_Add2i1u5_4
        02790:         Area =    14.71  Latency = 0  Delay =    0.231ns
        02788:       Using cached results for in_buff_Eqi1u3_4
        02790:         Area =     2.05  Latency = 0  Delay =    0.089ns
        02788:       Using cached results for in_buff_MuxSubi1u3u3u1_4
        02790:         Area =    14.02  Latency = 0  Delay =    0.195ns
        02788:       Using cached results for in_buff_MuxAdd2i1u5u5u1_4
        02790:         Area =    27.02  Latency = 0  Delay =    0.307ns
        02723:       Synthesizing in_buff_AndReduction_4S_1U_4...

   NOTE 03280: A specified technology library contains scan flip flops which
   NOTE 03280.   may be used in timing estimation.

   NOTE 00171: No wireload models present in technology library,
   NOTE 00171.   /usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib.

   NOTE 00198: No wire load model is being used.

        02790:         Area =     2.39  Latency = 0  Delay =    0.165ns
        02788:       Using cached results for in_buff_Not_1U_1U_1
        02790:         Area =     4.10  Latency = 0  Delay =    0.019ns
        02788:       Using cached results for in_buff_Equal_3Ux1U_1U_1
        02790:         Area =    14.02  Latency = 0  Delay =    0.089ns
        02788:       Using cached results for in_buff_Equal_3Ux2U_1U_1
        02790:         Area =    21.55  Latency = 0  Delay =    0.114ns
        02788:       Using cached results for in_buff_Equal_3Ux3U_1U_1
        02790:         Area =    31.46  Latency = 0  Delay =    0.120ns
        02788:       Using cached results for in_buff_N_MuxB_1024_8_25_1
        02790:         Area = 15719.00  Latency = 0  Delay =    0.328ns
        02788:       Using cached results for in_buff_Sub_3Ux1U_3S_1
        02790:         Area =    20.64  Latency = 0  Delay =    0.128ns
        02788:       Using cached results for in_buff_Equal_2Ux2U_1U_1
        02790:         Area =    25.65  Latency = 0  Delay =    0.097ns
        02788:       Using cached results for in_buff_Add_3Ux1U_3U_1
        02790:         Area =    16.54  Latency = 0  Delay =    0.121ns
        02788:       Using cached results for in_buff_And_1Ux1U_1U_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.046ns
        02788:       Using cached results for in_buff_NotEQ_3Ux3U_1U_1
        02790:         Area =    21.55  Latency = 0  Delay =    0.134ns
        02788:       Using cached results for in_buff_Add_5Ux1U_5U_1
        02790:         Area =    29.19  Latency = 0  Delay =    0.175ns
        02788:       Using cached results for in_buff_OrReduction_3U_1U_1
        02790:         Area =     5.47  Latency = 0  Delay =    0.068ns
        02788:       Using cached results for in_buff_OrReduction_4U_1U_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.068ns
        02788:       Using cached results for in_buff_N_Mux_3_2_23_1
        02790:         Area =    35.24  Latency = 0  Delay =    0.060ns
        02788:       Using cached results for in_buff_N_Mux_5_2_24_1
        02790:         Area =    58.74  Latency = 0  Delay =    0.060ns
        02788:       Using cached results for in_buff_Nei7u3_1
        02790:         Area =     8.21  Latency = 0  Delay =    0.060ns
        02788:       Using cached results for in_buff_Add2i1u3_1
        02790:         Area =    12.43  Latency = 0  Delay =    0.096ns
        02788:       Using cached results for in_buff_MuxAdd2i1u3u3u1_1
        02790:         Area =    20.98  Latency = 0  Delay =    0.150ns
        02788:       Using cached results for in_buff_Subi1u3_1
        02790:         Area =    12.65  Latency = 0  Delay =    0.087ns
        02788:       Using cached results for in_buff_Eqi7u3_1
        02790:         Area =     5.88  Latency = 0  Delay =    0.070ns
        02788:       Using cached results for in_buff_Eqi6u3_1
        02790:         Area =     8.33  Latency = 0  Delay =    0.063ns
        02788:       Using cached results for in_buff_Eqi5u3_1
        02790:         Area =    11.41  Latency = 0  Delay =    0.073ns
        02788:       Using cached results for in_buff_Eqi4u3_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.052ns
        02788:       Using cached results for in_buff_Eqi3u3_1
        02790:         Area =    11.41  Latency = 0  Delay =    0.073ns
        02788:       Using cached results for in_buff_Eqi3u2_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.046ns
        02788:       Using cached results for in_buff_Eqi2u3_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.052ns
        02788:       Using cached results for in_buff_Add2i1u5_1
        02790:         Area =    24.18  Latency = 0  Delay =    0.132ns
        02788:       Using cached results for in_buff_Eqi1u3_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.052ns
        02788:       Using cached results for in_buff_MuxSubi1u3u3u1_1
        02790:         Area =    21.55  Latency = 0  Delay =    0.144ns
        02788:       Using cached results for in_buff_MuxAdd2i1u5u5u1_1
        02790:         Area =    38.89  Latency = 0  Delay =    0.185ns
        02723:       Synthesizing in_buff_AndReduction_4S_1U_1...
        02790:         Area =    11.47  Latency = 0  Delay =    0.069ns

        00969: Scheduling:
   NOTE 01437:   at in_buff.h line 240
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at in_buff.h line 207
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at in_buff.h line 194
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at in_buff.h line 186
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at in_buff.h line 164
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at in_buff.h line 151
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at in_buff.h line 83
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at in_buff.h line 71
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at in_buff.h line 53
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at in_buff.h line 38
   NOTE 01437.     Using global default input delay value of 0.100ns.
               .
        01171:   Scheduling method in_buff::_out_data_valid
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 7
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                          Resource Quantity
        01220:       in_buff_OrReduction_4U_1U_4        1
               .
        01171:   Scheduling method in_buff::_out_data
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 80
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 80
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method in_buff::_tmp_rd_ptr
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 7
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                          Resource Quantity
        01220:         in_buff_MuxAdd2i1u5u5u1_4        1
        01220:       in_buff_OrReduction_3U_1U_1        1
               .
        01171:   Scheduling method in_buff::_w_data
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 33
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 33
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method in_buff::_delay
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 15
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 15
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method in_buff::_rd_ptr
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 2
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 2
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method in_buff::_rd_en
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:               Resource Quantity
        01220:       in_buff_Eqi3u2_1        1
               .
        01171:   Scheduling method in_buff::_read_en
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 2
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 2
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method in_buff::_fifo_cnt
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 21
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 21
        01166:     Estimated intrinsic mux area: 70
        01167:     at in_buff.h line 158 estimated mux area: 35
        01168:     Symbol:CynTemp_7 Mux inputs: 2 Width: 3 Mux area: 35
        01167:     at in_buff.h line 161 estimated mux area: 35
        01168:     Symbol:fifo_cnt Mux inputs: 2 Width: 3 Mux area: 35
        01117:     Initialized resource counts
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.....
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                           Resource Quantity
        01220:             in_buff_And_1Ux1U_1U_4        2
        01220:             in_buff_N_Mux_3_2_23_4        2
        01220:                   in_buff_Nei7u3_4        2
        01220:        in_buff_OrReduction_3U_1U_1        2
        01220:                 in_buff_Add2i1u3_1        1
        01220:       in_buff_AndReduction_4S_1U_4        1
        01220:           in_buff_MuxSubi1u3u3u1_1        1
               .
        01171:   Scheduling method in_buff::_fifo_read
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 18
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 18
        01166:     Estimated intrinsic mux area: 15719
        01167:     at in_buff.h line 89 estimated mux area: 15719
        01168:     Symbol:out_tmp Mux inputs: 8 Width: 1024 Mux area: 15719
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                          Resource Quantity
        01220:            in_buff_And_1Ux1U_1U_1        2
        01220:        in_buff_N_MuxB_1024_8_25_1        1
        01220:       in_buff_OrReduction_3U_1U_1        1
               .
        01171:   Scheduling method in_buff::_wr_en
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 2
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 2
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method in_buff::_wr_ptr
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 9
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 9
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1....
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                        Resource Quantity
        01220:          in_buff_And_1Ux1U_1U_4        1
        01220:       in_buff_MuxAdd2i1u3u3u1_4        1
        01220:                in_buff_Nei7u3_4        1
               .
        01171:   Scheduling method in_buff::_in_data_concate
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 36
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 36
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method in_buff::_fifo_write
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 34
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 34
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                          Resource Quantity
        01220:            in_buff_And_1Ux1U_1U_1        2
        01220:                  in_buff_Eqi1u3_1        1
        01220:                  in_buff_Eqi2u3_1        1
        01220:                  in_buff_Eqi3u3_1        1
        01220:                  in_buff_Eqi4u3_1        1
        01220:                  in_buff_Eqi5u3_1        1
        01220:                  in_buff_Eqi6u3_1        1
        01220:                  in_buff_Eqi7u3_1        1
        01220:                  in_buff_Nei7u3_1        1
        01220:               in_buff_Not_1U_1U_1        1
        01220:       in_buff_OrReduction_3U_1U_1        1

        02918: RTL Generation & Optimization:
        02917:   Preparing method in_buff::_out_data_valid for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .........................................................................
               .                                                                       .
        00802: . Allocation Report for method "_out_data_valid":                       .
        00805: .                                           Area/Instance               .
        00805: .                                     ------------------------    Total .
        00805: .                    Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------------  -----  ----------  ------  ----  ------- .
        00807: . in_buff_OrReduction_4U_1U_4      1                 2.1            2.1 .
        00810: .              implicit muxes                                       2.9 .
        00808: .                   registers      1                                    .
        00809: .               register bits      1    5.5(1)       0.0            5.5 .
        00811: . --------------------------------------------------------------------- .
        00812: .                  Total Area           5.5(1)       4.9   0.0     10.4 .
               .                                                                       .
               .........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method in_buff::_out_data for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .............................................................
               .                                                           .
        00802: . Allocation Report for method "_out_data":                 .
        00805: .                              Area/Instance                .
        00805: .                        -------------------------    Total .
        00805: .       Resource  Count     Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  -----------  ------  ----  ------- .
        00810: . implicit muxes                                     1899.4 .
        00808: .      registers     12                                     .
        00809: .  register bits    260     5.5(1)       0.0         1422.7 .
        00811: . --------------------------------------------------------- .
        00812: .     Total Area         1422.7(260)  1899.4   0.0   3322.1 .
               .                                                           .
               .............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method in_buff::_tmp_rd_ptr for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .........................................................................
               .                                                                       .
        00802: . Allocation Report for method "_tmp_rd_ptr":                           .
        00805: .                                           Area/Instance               .
        00805: .                                     ------------------------    Total .
        00805: .                    Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------------  -----  ----------  ------  ----  ------- .
        00807: .   in_buff_MuxAdd2i1u5u5u1_4      1                27.0           27.0 .
        00807: . in_buff_OrReduction_3U_1U_4      1                 2.1            2.1 .
        00810: .              implicit muxes                                      14.3 .
        00808: .                   registers      1                                    .
        00809: .               register bits      5    5.5(1)       0.0           27.4 .
        00811: . --------------------------------------------------------------------- .
        00812: .                  Total Area          27.4(5)      43.4   0.0     70.7 .
               .                                                                       .
               .........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method in_buff::_w_data for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ..............................................................
               .                                                            .
        00802: . Allocation Report for method "_w_data":                    .
        00805: .                               Area/Instance                .
        00805: .                        --------------------------    Total .
        00805: .       Resource  Count     Seq(#FF)     Comb    BB     Area .
        00805: . --------------  -----  ------------  ------  ----  ------- .
        00810: . implicit muxes                                         0.0 .
        00808: .      registers     32                                      .
        00809: .  register bits   1024     5.5(1)        0.0         5603.3 .
        00811: . ---------------------------------------------------------- .
        00812: .     Total Area         5603.3(1024)     0.0   0.0   5603.3 .
               .                                                            .
               ..............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method in_buff::_delay for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "_delay":                   .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                      11.4 .
        00808: .      registers      4                                    .
        00809: .  register bits      4    5.5(1)       0.0           21.9 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area          21.9(4)      11.4   0.0     33.3 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method in_buff::_rd_ptr for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "_rd_ptr":                  .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       0.0 .
        00808: .      registers      0                                    .
        00809: .  register bits      0    5.5(1)       0.0            0.0 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           0.0(0)       0.0   0.0      0.0 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method in_buff::_rd_en for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ..............................................................
               .                                                            .
        00802: . Allocation Report for method "_rd_en":                     .
        00805: .                                Area/Instance               .
        00805: .                          ------------------------    Total .
        00805: .         Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ----------------  -----  ----------  ------  ----  ------- .
        00807: . in_buff_Eqi3u2_1      1                 8.9            8.9 .
        00810: .   implicit muxes                                       0.0 .
        00808: .        registers      0                                    .
        00809: .    register bits      0    5.5(1)       0.0            0.0 .
        00811: . ---------------------------------------------------------- .
        00812: .       Total Area           0.0(0)       8.9   0.0      8.9 .
               .                                                            .
               ..............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method in_buff::_read_en for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "_read_en":                 .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       0.0 .
        00808: .      registers      1                                    .
        00809: .  register bits      1    5.5(1)       0.0            5.5 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           5.5(1)       0.0   0.0      5.5 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method in_buff::_fifo_cnt for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ..........................................................................
               .                                                                        .
        00802: . Allocation Report for method "_fifo_cnt":                              .
        00805: .                                            Area/Instance               .
        00805: .                                      ------------------------    Total .
        00805: .                     Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ----------------------------  -----  ----------  ------  ----  ------- .
        00807: .       in_buff_N_Mux_3_2_23_4      2                 7.2           14.4 .
        00807: .     in_buff_MuxSubi1u3u3u1_4      1                14.0           14.0 .
        00807: .           in_buff_Add2i1u3_4      1                 6.8            6.8 .
        00807: .       in_buff_And_1Ux1U_1U_4      2                 1.4            2.7 .
        00807: . in_buff_AndReduction_4S_1U_4      1                 2.4            2.4 .
        00807: .  in_buff_OrReduction_3U_1U_4      1                 2.1            2.1 .
        00807: .             in_buff_Nei7u3_4      1                 1.7            1.7 .
        00810: .               implicit muxes                                       8.6 .
        00808: .                    registers      1                                    .
        00809: .                register bits      3    5.5(1)       0.0           16.4 .
        00811: . ---------------------------------------------------------------------- .
        00812: .                   Total Area          16.4(3)      52.7   0.0     69.1 .
               .                                                                        .
               ..........................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method in_buff::_fifo_read for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................................
               .                                                                          .
        00802: . Allocation Report for method "_fifo_read":                               .
        00805: .                                            Area/Instance                 .
        00805: .                                     ---------------------------    Total .
        00805: .                    Resource  Count     Seq(#FF)      Comb    BB     Area .
        00805: . ---------------------------  -----  ------------  -------  ----  ------- .
        00807: .  in_buff_N_MuxB_1024_8_25_4      1                10257.6        10257.6 .
        00807: .      in_buff_And_1Ux1U_1U_4      2                    1.4            2.7 .
        00807: . in_buff_OrReduction_3U_1U_4      1                    2.1            2.1 .
        00810: .              implicit muxes                                          0.0 .
        00808: .                   registers      1                                       .
        00809: .               register bits   1024     5.5(1)         0.0         5603.3 .
        00811: . ------------------------------------------------------------------------ .
        00812: .                  Total Area         5603.3(1024)  10262.4   0.0  15865.7 .
               .                                                                          .
               ............................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method in_buff::_wr_en for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "_wr_en":                   .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       0.0 .
        00808: .      registers      0                                    .
        00809: .  register bits      0    5.5(1)       0.0            0.0 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           0.0(0)       0.0   0.0      0.0 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method in_buff::_wr_ptr for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .......................................................................
               .                                                                     .
        00802: . Allocation Report for method "_wr_ptr":                             .
        00805: .                                         Area/Instance               .
        00805: .                                   ------------------------    Total .
        00805: .                  Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -------------------------  -----  ----------  ------  ----  ------- .
        00807: . in_buff_MuxAdd2i1u3u3u1_4      1                14.0           14.0 .
        00807: .          in_buff_Nei7u3_4      1                 1.7            1.7 .
        00807: .    in_buff_And_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .            implicit muxes                                       8.6 .
        00808: .                 registers      1                                    .
        00809: .             register bits      3    5.5(1)       0.0           16.4 .
        00811: . ------------------------------------------------------------------- .
        00812: .                Total Area          16.4(3)      25.7   0.0     42.1 .
               .                                                                     .
               .......................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method in_buff::_in_data_concate for final RTL
        02917.     output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "_in_data_concate":         .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                       0.0 .
        00808: .      registers      0                                    .
        00809: .  register bits      0    5.5(1)       0.0            0.0 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area           0.0(0)       0.0   0.0      0.0 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method in_buff::_fifo_write for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .............................................................................
               .                                                                           .
        00802: . Allocation Report for method "_fifo_write":                               .
        00805: .                                             Area/Instance                 .
        00805: .                                     ----------------------------    Total .
        00805: .                    Resource  Count      Seq(#FF)      Comb    BB     Area .
        00805: . ---------------------------  -----  -------------  -------  ----  ------- .
        00807: .            in_buff_Eqi5u3_4      1                     2.7            2.7 .
        00807: .            in_buff_Eqi3u3_4      1                     2.7            2.7 .
        00807: .      in_buff_And_1Ux1U_1U_4      2                     1.4            2.7 .
        00807: . in_buff_OrReduction_3U_1U_4      1                     2.1            2.1 .
        00807: .            in_buff_Eqi7u3_4      1                     2.1            2.1 .
        00807: .            in_buff_Eqi6u3_4      1                     2.1            2.1 .
        00807: .            in_buff_Eqi4u3_4      1                     2.1            2.1 .
        00807: .            in_buff_Eqi2u3_4      1                     2.1            2.1 .
        00807: .            in_buff_Eqi1u3_4      1                     2.1            2.1 .
        00807: .            in_buff_Nei7u3_4      1                     1.7            1.7 .
        00807: .         in_buff_Not_1U_1U_4      1                     0.7            0.7 .
        00810: .              implicit muxes                                       23443.0 .
        00808: .                   registers      8                                        .
        00809: .               register bits   8192      5.5(1)         0.0        44826.6 .
        00811: . ------------------------------------------------------------------------- .
        00812: .                  Total Area         44826.6(8192)  23465.9   0.0  68292.5 .
               .                                                                           .
               .............................................................................


        01677:     Building RTL structures, pass 3
        00971:   Cleaning up
        00144:     Global optimizations.......................
        00144:     Global optimizations.......................
        02788:       Using cached results for in_buff_DECODE_2U_26_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns

               +-----------------------------------------------------------------------------+
               |                                                                             |
        00803: | Allocation Report for all threads:                                          |
        00805: |                                              Area/Instance                  |
        00805: |                                      -----------------------------    Total |
        00805: |                     Resource  Count      Seq(#FF)       Comb    BB     Area |
        00805: | ----------------------------  -----  --------------  -------  ----  ------- |
        00807: |   in_buff_N_MuxB_1024_8_25_4      1                  10257.6        10257.6 |
        00807: |               mux_1024bx2i1c      1                   2781.6         2781.6 |
        00807: |                 mux_32bx4i0c      8                    136.6         1092.6 |
        00807: |    in_buff_MuxAdd2i1u5u5u1_4      1                     27.0           27.0 |
        00807: |       in_buff_N_Mux_3_2_23_4      2                      7.2           14.4 |
        00807: |     in_buff_MuxSubi1u3u3u1_4      1                     14.0           14.0 |
        00807: |    in_buff_MuxAdd2i1u3u3u1_4      1                     14.0           14.0 |
        00807: |       in_buff_And_1Ux1U_1U_4      7                      1.4            9.6 |
        00807: |             in_buff_Eqi3u2_1      1                      8.9            8.9 |
        00807: |  in_buff_OrReduction_3U_1U_4      4                      2.1            8.2 |
        00807: |           in_buff_Add2i1u3_4      1                      6.8            6.8 |
        00807: |             in_buff_Nei7u3_4      3                      1.7            5.1 |
        00807: |             in_buff_Eqi3u3_4      1                      2.7            2.7 |
        00807: |             in_buff_Eqi5u3_4      1                      2.7            2.7 |
        00807: | in_buff_AndReduction_4S_1U_4      1                      2.4            2.4 |
        00807: |             in_buff_Eqi1u3_4      1                      2.1            2.1 |
        00807: |             in_buff_Eqi2u3_4      1                      2.1            2.1 |
        00807: |             in_buff_Eqi4u3_4      1                      2.1            2.1 |
        00807: |             in_buff_Eqi6u3_4      1                      2.1            2.1 |
        00807: |             in_buff_Eqi7u3_4      1                      2.1            2.1 |
        00807: |  in_buff_OrReduction_4U_1U_4      1                      2.1            2.1 |
        00807: |          in_buff_Not_1U_1U_4      1                      0.7            0.7 |
        00808: |                    registers     58                                         |
        01442: |            Reg bits by type:                                                |
        01442. |               EN SS SC AS AC                                                |
        00809: |                0  0  0  0  0   1025      5.5(1)          0.0                |
        00809: |                0  0  0  0  1     16      6.2(1)          0.0                |
        00809: |                1  0  0  0  0   1024      7.5(1)          0.0                |
        00809: |                1  0  0  0  1   8448      8.2(1)          0.0                |
        00809: |            all register bits  10513      7.9(1)          0.0        82753.1 |
        02604: |              estimated cntrl      1                     23.3           23.3 |
        00811: | --------------------------------------------------------------------------- |
        00812: |                   Total Area         82753.1(10513)  14284.1   0.0  97037.2 |
               |                                                                             |
               +-----------------------------------------------------------------------------+



        00195: Writing RTL files:
        01766:   bdw_work/modules/in_buff/DPA/in_buff_rtl.h
        01767:   bdw_work/modules/in_buff/DPA/in_buff_rtl.cpp
        01768:   bdw_work/modules/in_buff/DPA/in_buff_rtl.v

stratus_hls succeeded with 0 errors and 0 warnings.

