Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c695451237034e408de18d4dfab1c60f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_Tx_Active' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm_tb.sv:44]
WARNING: [VRFC 10-3705] select index 2 into 'o_Result_Mem_Din' is out of bounds [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm.sv:149]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
