// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_load_linear_weights (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        weights_dst_address0,
        weights_dst_ce0,
        weights_dst_we0,
        weights_dst_d0,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        weights_src,
        out_dim_offset,
        in_dim_offset
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] weights_dst_address0;
output   weights_dst_ce0;
output   weights_dst_we0;
output  [4095:0] weights_dst_d0;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [63:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [255:0] m_axi_weights_WDATA;
output  [31:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [63:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [255:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [8:0] m_axi_weights_RFIFONUM;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [63:0] weights_src;
input  [31:0] out_dim_offset;
input  [31:0] in_dim_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_weights_ARVALID;
reg m_axi_weights_RREADY;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [9:0] empty_fu_127_p1;
reg   [9:0] empty_reg_416;
wire   [5:0] num_src_col_blocks_fu_145_p4;
reg   [5:0] num_src_col_blocks_reg_426;
wire    ap_CS_fsm_state4;
wire   [5:0] last_src_col_block_fu_159_p2;
reg   [5:0] last_src_col_block_reg_441;
wire  signed [15:0] grp_fu_409_p2;
reg   [15:0] num_src_blocks_reg_446;
wire   [9:0] last_src_row_fu_165_p2;
reg   [9:0] last_src_row_reg_451;
wire   [7:0] shl_ln_fu_265_p3;
reg   [7:0] shl_ln_reg_456;
wire   [7:0] shl_ln65_1_fu_274_p3;
reg   [7:0] shl_ln65_1_reg_461;
wire   [7:0] shl_ln65_2_fu_283_p3;
reg   [7:0] shl_ln65_2_reg_466;
wire   [7:0] shl_ln65_3_fu_292_p3;
reg   [7:0] shl_ln65_3_reg_471;
wire   [7:0] shl_ln65_4_fu_301_p3;
reg   [7:0] shl_ln65_4_reg_476;
wire   [7:0] shl_ln65_5_fu_310_p3;
reg   [7:0] shl_ln65_5_reg_481;
wire   [7:0] shl_ln65_6_fu_319_p3;
reg   [7:0] shl_ln65_6_reg_486;
wire   [7:0] shl_ln65_7_fu_328_p3;
reg   [7:0] shl_ln65_7_reg_491;
wire   [7:0] shl_ln65_8_fu_337_p3;
reg   [7:0] shl_ln65_8_reg_496;
wire   [7:0] shl_ln65_9_fu_346_p3;
reg   [7:0] shl_ln65_9_reg_501;
wire   [7:0] shl_ln65_s_fu_355_p3;
reg   [7:0] shl_ln65_s_reg_506;
wire   [7:0] shl_ln65_10_fu_364_p3;
reg   [7:0] shl_ln65_10_reg_511;
wire   [7:0] shl_ln65_11_fu_373_p3;
reg   [7:0] shl_ln65_11_reg_516;
wire   [7:0] shl_ln65_12_fu_382_p3;
reg   [7:0] shl_ln65_12_reg_521;
wire   [7:0] shl_ln65_13_fu_391_p3;
reg   [7:0] shl_ln65_13_reg_526;
wire   [7:0] shl_ln65_14_fu_400_p3;
reg   [7:0] shl_ln65_14_reg_531;
wire    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start;
wire    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done;
wire    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_idle;
wire    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_ready;
wire    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWVALID;
wire   [63:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWADDR;
wire   [0:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWID;
wire   [31:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWLEN;
wire   [2:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWSIZE;
wire   [1:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWBURST;
wire   [1:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWLOCK;
wire   [3:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWCACHE;
wire   [2:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWPROT;
wire   [3:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWQOS;
wire   [3:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWREGION;
wire   [0:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWUSER;
wire    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WVALID;
wire   [255:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WDATA;
wire   [31:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WSTRB;
wire    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WLAST;
wire   [0:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WID;
wire   [0:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WUSER;
wire    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARVALID;
wire   [63:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARADDR;
wire   [0:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARID;
wire   [31:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARLEN;
wire   [2:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARSIZE;
wire   [1:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARBURST;
wire   [1:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARLOCK;
wire   [3:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARCACHE;
wire   [2:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARPROT;
wire   [3:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARQOS;
wire   [3:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARREGION;
wire   [0:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARUSER;
wire    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_RREADY;
wire    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_BREADY;
wire   [9:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_address0;
wire    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_ce0;
wire    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_we0;
wire   [4095:0] grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_d0;
reg    grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start_reg;
wire    ap_CS_fsm_state5;
wire   [9:0] empty_203_fu_135_p1;
wire   [9:0] add_ln70_fu_139_p2;
wire   [4:0] trunc_ln46_fu_171_p1;
wire   [4:0] add_ln46_fu_175_p2;
wire   [4:0] add_ln46_1_fu_181_p2;
wire   [4:0] add_ln46_2_fu_187_p2;
wire   [4:0] add_ln46_3_fu_193_p2;
wire   [4:0] add_ln46_4_fu_199_p2;
wire   [4:0] add_ln46_5_fu_205_p2;
wire   [4:0] add_ln46_6_fu_211_p2;
wire   [4:0] xor_ln46_fu_217_p2;
wire   [4:0] add_ln46_7_fu_223_p2;
wire   [4:0] add_ln46_8_fu_229_p2;
wire   [4:0] add_ln46_9_fu_235_p2;
wire   [4:0] add_ln46_10_fu_241_p2;
wire   [4:0] add_ln46_11_fu_247_p2;
wire   [4:0] add_ln46_12_fu_253_p2;
wire   [4:0] add_ln46_13_fu_259_p2;
wire   [5:0] grp_fu_409_p0;
wire   [9:0] grp_fu_409_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire   [15:0] grp_fu_409_p00;
wire   [15:0] grp_fu_409_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start_reg = 1'b0;
end

ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start),
    .ap_done(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done),
    .ap_idle(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_idle),
    .ap_ready(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_ready),
    .m_axi_weights_AWVALID(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWVALID),
    .m_axi_weights_AWREADY(1'b0),
    .m_axi_weights_AWADDR(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWADDR),
    .m_axi_weights_AWID(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWID),
    .m_axi_weights_AWLEN(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWLEN),
    .m_axi_weights_AWSIZE(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWSIZE),
    .m_axi_weights_AWBURST(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWBURST),
    .m_axi_weights_AWLOCK(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWLOCK),
    .m_axi_weights_AWCACHE(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWCACHE),
    .m_axi_weights_AWPROT(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWPROT),
    .m_axi_weights_AWQOS(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWQOS),
    .m_axi_weights_AWREGION(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWREGION),
    .m_axi_weights_AWUSER(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_AWUSER),
    .m_axi_weights_WVALID(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WVALID),
    .m_axi_weights_WREADY(1'b0),
    .m_axi_weights_WDATA(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WDATA),
    .m_axi_weights_WSTRB(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WSTRB),
    .m_axi_weights_WLAST(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WLAST),
    .m_axi_weights_WID(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WID),
    .m_axi_weights_WUSER(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_WUSER),
    .m_axi_weights_ARVALID(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARVALID),
    .m_axi_weights_ARREADY(m_axi_weights_ARREADY),
    .m_axi_weights_ARADDR(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARADDR),
    .m_axi_weights_ARID(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARID),
    .m_axi_weights_ARLEN(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARLEN),
    .m_axi_weights_ARSIZE(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARSIZE),
    .m_axi_weights_ARBURST(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARBURST),
    .m_axi_weights_ARLOCK(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARLOCK),
    .m_axi_weights_ARCACHE(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARCACHE),
    .m_axi_weights_ARPROT(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARPROT),
    .m_axi_weights_ARQOS(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARQOS),
    .m_axi_weights_ARREGION(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARREGION),
    .m_axi_weights_ARUSER(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARUSER),
    .m_axi_weights_RVALID(m_axi_weights_RVALID),
    .m_axi_weights_RREADY(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_RREADY),
    .m_axi_weights_RDATA(m_axi_weights_RDATA),
    .m_axi_weights_RLAST(m_axi_weights_RLAST),
    .m_axi_weights_RID(m_axi_weights_RID),
    .m_axi_weights_RFIFONUM(m_axi_weights_RFIFONUM),
    .m_axi_weights_RUSER(m_axi_weights_RUSER),
    .m_axi_weights_RRESP(m_axi_weights_RRESP),
    .m_axi_weights_BVALID(1'b0),
    .m_axi_weights_BREADY(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_BREADY),
    .m_axi_weights_BRESP(2'd0),
    .m_axi_weights_BID(1'd0),
    .m_axi_weights_BUSER(1'd0),
    .num_src_blocks(num_src_blocks_reg_446),
    .zext_ln30(last_src_row_reg_451),
    .weights_src(weights_src),
    .zext_ln28(last_src_col_block_reg_441),
    .zext_ln65_1(shl_ln_reg_456),
    .zext_ln65(shl_ln65_1_reg_461),
    .zext_ln65_2(shl_ln65_2_reg_466),
    .zext_ln65_3(shl_ln65_3_reg_471),
    .zext_ln65_4(shl_ln65_4_reg_476),
    .zext_ln65_5(shl_ln65_5_reg_481),
    .zext_ln65_6(shl_ln65_6_reg_486),
    .zext_ln65_7(shl_ln65_7_reg_491),
    .zext_ln65_8(shl_ln65_8_reg_496),
    .zext_ln65_9(shl_ln65_9_reg_501),
    .zext_ln65_10(shl_ln65_s_reg_506),
    .zext_ln65_11(shl_ln65_10_reg_511),
    .zext_ln65_12(shl_ln65_11_reg_516),
    .zext_ln65_13(shl_ln65_12_reg_521),
    .zext_ln65_14(shl_ln65_13_reg_526),
    .zext_ln46(shl_ln65_14_reg_531),
    .weights_dst_address0(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_address0),
    .weights_dst_ce0(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_ce0),
    .weights_dst_we0(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_we0),
    .weights_dst_d0(grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_d0)
);

ViT_act_mul_mul_6ns_10ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 16 ))
mul_mul_6ns_10ns_16_4_1_U487(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_409_p0),
    .din1(grp_fu_409_p1),
    .ce(1'b1),
    .dout(grp_fu_409_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start_reg <= 1'b1;
        end else if ((grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_ready == 1'b1)) begin
            grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_416 <= empty_fu_127_p1;
        num_src_col_blocks_reg_426 <= {{add_ln70_fu_139_p2[9:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        last_src_col_block_reg_441 <= last_src_col_block_fu_159_p2;
        last_src_row_reg_451 <= last_src_row_fu_165_p2;
        num_src_blocks_reg_446 <= grp_fu_409_p2;
        shl_ln65_10_reg_511[7 : 3] <= shl_ln65_10_fu_364_p3[7 : 3];
        shl_ln65_11_reg_516[7 : 3] <= shl_ln65_11_fu_373_p3[7 : 3];
        shl_ln65_12_reg_521[7 : 3] <= shl_ln65_12_fu_382_p3[7 : 3];
        shl_ln65_13_reg_526[7 : 3] <= shl_ln65_13_fu_391_p3[7 : 3];
        shl_ln65_14_reg_531[7 : 3] <= shl_ln65_14_fu_400_p3[7 : 3];
        shl_ln65_1_reg_461[7 : 3] <= shl_ln65_1_fu_274_p3[7 : 3];
        shl_ln65_2_reg_466[7 : 3] <= shl_ln65_2_fu_283_p3[7 : 3];
        shl_ln65_3_reg_471[7 : 3] <= shl_ln65_3_fu_292_p3[7 : 3];
        shl_ln65_4_reg_476[7 : 3] <= shl_ln65_4_fu_301_p3[7 : 3];
        shl_ln65_5_reg_481[7 : 3] <= shl_ln65_5_fu_310_p3[7 : 3];
        shl_ln65_6_reg_486[7 : 3] <= shl_ln65_6_fu_319_p3[7 : 3];
        shl_ln65_7_reg_491[7 : 3] <= shl_ln65_7_fu_328_p3[7 : 3];
        shl_ln65_8_reg_496[7 : 3] <= shl_ln65_8_fu_337_p3[7 : 3];
        shl_ln65_9_reg_501[7 : 3] <= shl_ln65_9_fu_346_p3[7 : 3];
        shl_ln65_s_reg_506[7 : 3] <= shl_ln65_s_fu_355_p3[7 : 3];
        shl_ln_reg_456[7 : 3] <= shl_ln_fu_265_p3[7 : 3];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_weights_ARVALID = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARVALID;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_weights_RREADY = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_RREADY;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln46_10_fu_241_p2 = ($signed(trunc_ln46_fu_171_p1) + $signed(5'd24));

assign add_ln46_11_fu_247_p2 = ($signed(trunc_ln46_fu_171_p1) + $signed(5'd26));

assign add_ln46_12_fu_253_p2 = ($signed(trunc_ln46_fu_171_p1) + $signed(5'd28));

assign add_ln46_13_fu_259_p2 = ($signed(trunc_ln46_fu_171_p1) + $signed(5'd30));

assign add_ln46_1_fu_181_p2 = (trunc_ln46_fu_171_p1 + 5'd4);

assign add_ln46_2_fu_187_p2 = (trunc_ln46_fu_171_p1 + 5'd6);

assign add_ln46_3_fu_193_p2 = (trunc_ln46_fu_171_p1 + 5'd8);

assign add_ln46_4_fu_199_p2 = (trunc_ln46_fu_171_p1 + 5'd10);

assign add_ln46_5_fu_205_p2 = (trunc_ln46_fu_171_p1 + 5'd12);

assign add_ln46_6_fu_211_p2 = (trunc_ln46_fu_171_p1 + 5'd14);

assign add_ln46_7_fu_223_p2 = ($signed(trunc_ln46_fu_171_p1) + $signed(5'd18));

assign add_ln46_8_fu_229_p2 = ($signed(trunc_ln46_fu_171_p1) + $signed(5'd20));

assign add_ln46_9_fu_235_p2 = ($signed(trunc_ln46_fu_171_p1) + $signed(5'd22));

assign add_ln46_fu_175_p2 = (trunc_ln46_fu_171_p1 + 5'd2);

assign add_ln70_fu_139_p2 = (empty_203_fu_135_p1 + 10'd15);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign empty_203_fu_135_p1 = in_dim_offset[9:0];

assign empty_fu_127_p1 = out_dim_offset[9:0];

assign grp_fu_409_p0 = grp_fu_409_p00;

assign grp_fu_409_p00 = num_src_col_blocks_fu_145_p4;

assign grp_fu_409_p1 = grp_fu_409_p10;

assign grp_fu_409_p10 = empty_fu_127_p1;

assign grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_ap_start_reg;

assign last_src_col_block_fu_159_p2 = ($signed(num_src_col_blocks_reg_426) + $signed(6'd63));

assign last_src_row_fu_165_p2 = ($signed(empty_reg_416) + $signed(10'd1023));

assign m_axi_weights_ARADDR = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARADDR;

assign m_axi_weights_ARBURST = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARBURST;

assign m_axi_weights_ARCACHE = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARCACHE;

assign m_axi_weights_ARID = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARID;

assign m_axi_weights_ARLEN = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARLEN;

assign m_axi_weights_ARLOCK = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARLOCK;

assign m_axi_weights_ARPROT = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARPROT;

assign m_axi_weights_ARQOS = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARQOS;

assign m_axi_weights_ARREGION = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARREGION;

assign m_axi_weights_ARSIZE = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARSIZE;

assign m_axi_weights_ARUSER = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_m_axi_weights_ARUSER;

assign m_axi_weights_AWADDR = 64'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 256'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 32'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign num_src_col_blocks_fu_145_p4 = {{add_ln70_fu_139_p2[9:4]}};

assign shl_ln65_10_fu_364_p3 = {{add_ln46_9_fu_235_p2}, {3'd0}};

assign shl_ln65_11_fu_373_p3 = {{add_ln46_10_fu_241_p2}, {3'd0}};

assign shl_ln65_12_fu_382_p3 = {{add_ln46_11_fu_247_p2}, {3'd0}};

assign shl_ln65_13_fu_391_p3 = {{add_ln46_12_fu_253_p2}, {3'd0}};

assign shl_ln65_14_fu_400_p3 = {{add_ln46_13_fu_259_p2}, {3'd0}};

assign shl_ln65_1_fu_274_p3 = {{add_ln46_fu_175_p2}, {3'd0}};

assign shl_ln65_2_fu_283_p3 = {{add_ln46_1_fu_181_p2}, {3'd0}};

assign shl_ln65_3_fu_292_p3 = {{add_ln46_2_fu_187_p2}, {3'd0}};

assign shl_ln65_4_fu_301_p3 = {{add_ln46_3_fu_193_p2}, {3'd0}};

assign shl_ln65_5_fu_310_p3 = {{add_ln46_4_fu_199_p2}, {3'd0}};

assign shl_ln65_6_fu_319_p3 = {{add_ln46_5_fu_205_p2}, {3'd0}};

assign shl_ln65_7_fu_328_p3 = {{add_ln46_6_fu_211_p2}, {3'd0}};

assign shl_ln65_8_fu_337_p3 = {{xor_ln46_fu_217_p2}, {3'd0}};

assign shl_ln65_9_fu_346_p3 = {{add_ln46_7_fu_223_p2}, {3'd0}};

assign shl_ln65_s_fu_355_p3 = {{add_ln46_8_fu_229_p2}, {3'd0}};

assign shl_ln_fu_265_p3 = {{trunc_ln46_fu_171_p1}, {3'd0}};

assign trunc_ln46_fu_171_p1 = weights_src[4:0];

assign weights_dst_address0 = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_address0;

assign weights_dst_ce0 = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_ce0;

assign weights_dst_d0 = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_d0;

assign weights_dst_we0 = grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98_weights_dst_we0;

assign xor_ln46_fu_217_p2 = (trunc_ln46_fu_171_p1 ^ 5'd16);

always @ (posedge ap_clk) begin
    shl_ln_reg_456[2:0] <= 3'b000;
    shl_ln65_1_reg_461[2:0] <= 3'b000;
    shl_ln65_2_reg_466[2:0] <= 3'b000;
    shl_ln65_3_reg_471[2:0] <= 3'b000;
    shl_ln65_4_reg_476[2:0] <= 3'b000;
    shl_ln65_5_reg_481[2:0] <= 3'b000;
    shl_ln65_6_reg_486[2:0] <= 3'b000;
    shl_ln65_7_reg_491[2:0] <= 3'b000;
    shl_ln65_8_reg_496[2:0] <= 3'b000;
    shl_ln65_9_reg_501[2:0] <= 3'b000;
    shl_ln65_s_reg_506[2:0] <= 3'b000;
    shl_ln65_10_reg_511[2:0] <= 3'b000;
    shl_ln65_11_reg_516[2:0] <= 3'b000;
    shl_ln65_12_reg_521[2:0] <= 3'b000;
    shl_ln65_13_reg_526[2:0] <= 3'b000;
    shl_ln65_14_reg_531[2:0] <= 3'b000;
end

endmodule //ViT_act_load_linear_weights
