

================================================================
== Vitis HLS Report for 'aes_invMain_Pipeline_invShiftRowLoop'
================================================================
* Date:           Wed Apr 17 16:02:44 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.153 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        5|  20.000 ns|  50.000 ns|    2|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- invShiftRowLoop  |        0|        3|         1|          1|          5|  0 ~ 3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|     83|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln525_fu_171_p2   |         +|   0|  0|  10|           2|           1|
    |icmp_ln525_fu_166_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|           5|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |empty_54_fu_60           |   9|          2|    8|         16|
    |empty_fu_56              |   9|          2|    8|         16|
    |i_26_fu_52               |   9|          2|    2|          4|
    |tmp_7_fu_64              |   9|          2|    8|         16|
    |tmp_fu_48                |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   36|         72|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |empty_54_fu_60           |  8|   0|    8|          0|
    |empty_fu_56              |  8|   0|    8|          0|
    |i_26_fu_52               |  2|   0|    2|          0|
    |tmp_7_fu_64              |  8|   0|    8|          0|
    |tmp_fu_48                |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 37|   0|   37|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_invShiftRowLoop|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_invShiftRowLoop|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_invShiftRowLoop|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_invShiftRowLoop|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_invShiftRowLoop|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_invShiftRowLoop|  return value|
|state_load_24   |   in|    8|     ap_none|                         state_load_24|        scalar|
|state_load_23   |   in|    8|     ap_none|                         state_load_23|        scalar|
|state_load_22   |   in|    8|     ap_none|                         state_load_22|        scalar|
|state_load_21   |   in|    8|     ap_none|                         state_load_21|        scalar|
|i_24            |   in|    2|     ap_none|                                  i_24|        scalar|
|p_out           |  out|    8|      ap_vld|                                 p_out|       pointer|
|p_out_ap_vld    |  out|    1|      ap_vld|                                 p_out|       pointer|
|p_out1          |  out|    8|      ap_vld|                                p_out1|       pointer|
|p_out1_ap_vld   |  out|    1|      ap_vld|                                p_out1|       pointer|
|p_out2          |  out|    8|      ap_vld|                                p_out2|       pointer|
|p_out2_ap_vld   |  out|    1|      ap_vld|                                p_out2|       pointer|
|tmp_out         |  out|    8|      ap_vld|                               tmp_out|       pointer|
|tmp_out_ap_vld  |  out|    1|      ap_vld|                               tmp_out|       pointer|
+----------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1"   --->   Operation 4 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_26 = alloca i32 1"   --->   Operation 5 'alloca' 'i_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_54 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_7 = alloca i32 1"   --->   Operation 8 'alloca' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_24_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %i_24"   --->   Operation 9 'read' 'i_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_load_21_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_load_21"   --->   Operation 10 'read' 'state_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_load_22_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_load_22"   --->   Operation 11 'read' 'state_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_load_23_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_load_23"   --->   Operation 12 'read' 'state_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%state_load_24_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_load_24"   --->   Operation 13 'read' 'state_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_load_24_read, i8 %tmp_7"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_load_23_read, i8 %empty_54"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_load_22_read, i8 %empty"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i_26"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_load_21_read, i8 %tmp"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_26_load = load i2 %i_26" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 20 'load' 'i_26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_load7 = load i8 %empty"   --->   Operation 21 'load' 'p_load7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_load6 = load i8 %empty_54"   --->   Operation 22 'load' 'p_load6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_7_load = load i8 %tmp_7"   --->   Operation 23 'load' 'tmp_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.95ns)   --->   "%icmp_ln525 = icmp_eq  i2 %i_26_load, i2 %i_24_read" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 24 'icmp' 'icmp_ln525' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 0"   --->   Operation 25 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.56ns)   --->   "%add_ln525 = add i2 %i_26_load, i2 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 26 'add' 'add_ln525' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln525 = br i1 %icmp_ln525, void %for.inc.i.i.split, void %for.end9.loopexit.i.i.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 27 'br' 'br_ln525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_load = load i8 %tmp" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 28 'load' 'tmp_load' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln527 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_22" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:527]   --->   Operation 29 'specpipeline' 'specpipeline_ln527' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln521 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:521]   --->   Operation 30 'specloopname' 'specloopname_ln521' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln525 = store i8 %tmp_load, i8 %tmp_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 31 'store' 'store_ln525' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln525 = store i8 %tmp_7_load, i8 %empty_54" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 32 'store' 'store_ln525' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln525 = store i8 %p_load6, i8 %empty" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 33 'store' 'store_ln525' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln525 = store i2 %add_ln525, i2 %i_26" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 34 'store' 'store_ln525' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln525 = store i8 %p_load7, i8 %tmp" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 35 'store' 'store_ln525' <Predicate = (!icmp_ln525)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln525 = br void %for.inc.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:525]   --->   Operation 36 'br' 'br_ln525' <Predicate = (!icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_load8 = load i8 %tmp"   --->   Operation 37 'load' 'tmp_load8' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %tmp_7_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out1, i8 %p_load6"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out2, i8 %p_load7"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %tmp_out, i8 %tmp_load8"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln525)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_load_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_load_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_load_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_load_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                (alloca           ) [ 011]
i_26               (alloca           ) [ 011]
empty              (alloca           ) [ 011]
empty_54           (alloca           ) [ 011]
tmp_7              (alloca           ) [ 011]
i_24_read          (read             ) [ 011]
state_load_21_read (read             ) [ 000]
state_load_22_read (read             ) [ 000]
state_load_23_read (read             ) [ 000]
state_load_24_read (read             ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_26_load          (load             ) [ 000]
p_load7            (load             ) [ 000]
p_load6            (load             ) [ 000]
tmp_7_load         (load             ) [ 000]
icmp_ln525         (icmp             ) [ 011]
empty_55           (speclooptripcount) [ 000]
add_ln525          (add              ) [ 000]
br_ln525           (br               ) [ 000]
tmp_load           (load             ) [ 000]
specpipeline_ln527 (specpipeline     ) [ 000]
specloopname_ln521 (specloopname     ) [ 000]
store_ln525        (store            ) [ 000]
store_ln525        (store            ) [ 000]
store_ln525        (store            ) [ 000]
store_ln525        (store            ) [ 000]
store_ln525        (store            ) [ 000]
br_ln525           (br               ) [ 000]
tmp_load8          (load             ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_load_24">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_load_24"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_load_23">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_load_23"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_load_22">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_load_22"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state_load_21">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_load_21"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i_24">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_24"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_out1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_out2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_26_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_26/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="empty_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="empty_54_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_54/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_7_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_24_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="0"/>
<pin id="70" dir="0" index="1" bw="2" slack="0"/>
<pin id="71" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_24_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="state_load_21_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_load_21_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="state_load_22_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_load_22_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="state_load_23_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_load_23_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="state_load_24_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_load_24_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln0_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln0_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_26_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="1"/>
<pin id="153" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_26_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_load7_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="1"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load7/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_load6_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load6/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_7_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="1"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_7_load/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln525_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="1"/>
<pin id="169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln525/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln525_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln525/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="1"/>
<pin id="179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln525_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="1"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln525_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="1"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln525_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="1"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln525_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="0" index="1" bw="2" slack="1"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln525_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="1"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_load8_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_load8/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="tmp_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_26_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_26 "/>
</bind>
</comp>

<comp id="224" class="1005" name="empty_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="231" class="1005" name="empty_54_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_54 "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_7_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="245" class="1005" name="i_24_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="1"/>
<pin id="247" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_24_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="92" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="86" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="80" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="74" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="154" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="161"><net_src comp="158" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="170"><net_src comp="151" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="151" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="162" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="158" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="171" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="154" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="212"><net_src comp="48" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="52" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="227"><net_src comp="56" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="234"><net_src comp="60" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="241"><net_src comp="64" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="248"><net_src comp="68" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="166" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
	Port: p_out1 | {2 }
	Port: p_out2 | {2 }
	Port: tmp_out | {2 }
 - Input state : 
	Port: aes_invMain_Pipeline_invShiftRowLoop : state_load_24 | {1 }
	Port: aes_invMain_Pipeline_invShiftRowLoop : state_load_23 | {1 }
	Port: aes_invMain_Pipeline_invShiftRowLoop : state_load_22 | {1 }
	Port: aes_invMain_Pipeline_invShiftRowLoop : state_load_21 | {1 }
	Port: aes_invMain_Pipeline_invShiftRowLoop : i_24 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln525 : 1
		add_ln525 : 1
		br_ln525 : 2
		store_ln525 : 1
		store_ln525 : 1
		store_ln525 : 1
		store_ln525 : 2
		store_ln525 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln525_fu_171       |    0    |    10   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln525_fu_166       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |      i_24_read_read_fu_68     |    0    |    0    |
|          | state_load_21_read_read_fu_74 |    0    |    0    |
|   read   | state_load_22_read_read_fu_80 |    0    |    0    |
|          | state_load_23_read_read_fu_86 |    0    |    0    |
|          | state_load_24_read_read_fu_92 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     write_ln0_write_fu_98     |    0    |    0    |
|   write  |     write_ln0_write_fu_105    |    0    |    0    |
|          |     write_ln0_write_fu_112    |    0    |    0    |
|          |     write_ln0_write_fu_119    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    18   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| empty_54_reg_231|    8   |
|  empty_reg_224  |    8   |
|i_24_read_reg_245|    2   |
|   i_26_reg_217  |    2   |
|  tmp_7_reg_238  |    8   |
|   tmp_reg_209   |    8   |
+-----------------+--------+
|      Total      |   36   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   18   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   36   |    -   |
+-----------+--------+--------+
|   Total   |   36   |   18   |
+-----------+--------+--------+
