Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Git/DIG_Portfoleo2/Portfoleo2/Components/Cnt999/TEST_Cnt999_isim_beh.exe -prj D:/Git/DIG_Portfoleo2/Portfoleo2/Components/Cnt999/TEST_Cnt999_beh.prj TEST_Cnt999 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Git/DIG_Portfoleo2/Portfoleo2/Components/Cnt999/Cnt999.vhd" into library work
Parsing VHDL file "D:/Git/DIG_Portfoleo2/Portfoleo2/Components/Cnt999/TEST_Cnt59.vhd" into library work
WARNING:HDLCompiler:1369 - "D:/Git/DIG_Portfoleo2/Portfoleo2/Components/Cnt999/TEST_Cnt59.vhd" Line 69: Possible infinite loop; process does not have a wait statement
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Cnt999 [cnt999_default]
Compiling architecture behavior of entity test_cnt999
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/Git/DIG_Portfoleo2/Portfoleo2/Components/Cnt999/TEST_Cnt999_isim_beh.exe
Fuse Memory Usage: 33512 KB
Fuse CPU Usage: 733 ms
