<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='gh_vhdl_library.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: gh_vhdl_library
    <br/>
    Created: Sep  4, 2005
    <br/>
    Updated: Dec 20, 2009
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Library
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Perhaps more of a collection of part than a true library, this is a set of VHDL parts that may be used as a set of building blocks for larger designs.
     <br/>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     counters, shift registers, pulse stretchers (high, low, and programmable) and other MSI parts
     <br/>
     six fixed length LFSR's (24, 36, 48, 64 bits and two that are set with Generics)
     <br/>
     two Programmable length LFSR's
     <br/>
     clocked delay lines (fixed and programmable)
     <br/>
     control registers (individual bits may be set, cleared, or inverted)
     <br/>
     GPIO
     <br/>
     Pulse Generator
     <br/>
     Burst Generator
     <br/>
     Parity generator
     <br/>
     Sweep Generator
     <br/>
     CIC filter
     <br/>
     NCO's (some using a CORDIC, others using a Look up tables)
     <br/>
     CORDIC (with 20 bit or 28 bit atan function)
     <br/>
     (-)Sin/Cos look-up tables (12 bit, 14 bit, and 16 bit)
     <br/>
     baud rate generator
     <br/>
     FIR Filters (Serial and parallel - most with generics, some that do not use multipliers)
     <br/>
     three MAC's (Multiply Accumlator - one with generics)
     <br/>
     TVFD filter
     <br/>
     FIFO's (sync and async)
     <br/>
     Dual port RAM (1 write port, 2 read ports)
     <br/>
     Four byte dual port RAM (2nd port of 32, 16, or 8 bits)
     <br/>
     FASM RAM (Synchronous write port, Asynchronous read port(s))
     <br/>
     Random Number Generator
     <br/>
     Random number scaler (2)
     <br/>
     Six &#8220;In place&#8221; Multipliers
     <br/>
     (two with two signed inputs, two with two unsigned inputs,
     <br/>
     and two with both- a signed input and an unsigned input
     <br/>
     two of those have all bits on output)
     <br/>
     Complex adder, multipliers
     <br/>
     digital attenuator
     <br/>
     VMEbus Slave interface Modules (A32D32,A24D16,A16D16)
     <br/>
     Pulse Width Modulator
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     Waiting for suggestions
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
