#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 24 14:24:18 2023
# Process ID: 27508
# Current directory: E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/impl_1
# Command line: vivado.exe -log Uart8.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Uart8.tcl -notrace
# Log file: E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/impl_1/Uart8.vdi
# Journal file: E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Uart8.tcl -notrace
Command: link_design -top Uart8 -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint 'e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'clkgen_inst/design_1_i/clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1003.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'rx2txFifo/U0'
Finished Parsing XDC File [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'rx2txFifo/U0'
Parsing XDC File [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'clkgen_inst/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'clkgen_inst/design_1_i/clk_wiz_0/inst'
Parsing XDC File [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'clkgen_inst/design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.227 ; gain = 383.586
Finished Parsing XDC File [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'clkgen_inst/design_1_i/clk_wiz_0/inst'
Parsing XDC File [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_n' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:439]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_p' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:440]
Finished Parsing XDC File [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'rx2txFifo/U0'
Finished Parsing XDC File [e:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'rx2txFifo/U0'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1387.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1387.230 ; gain = 383.590
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 1387.230 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_n' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:439]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_p' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:440]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 206fbe576

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1387.230 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1791885ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1558.578 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1791885ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1558.578 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d5fbf4af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1558.578 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG generatorInst/rxClk_BUFG_inst to drive 109 load(s) on clock net generatorInst/rxClk_BUFG
INFO: [Opt 31-194] Inserted BUFG generatorInst/txClk_BUFG_inst to drive 80 load(s) on clock net generatorInst/txClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1c55f1f07

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1558.578 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c55f1f07

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1558.578 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c55f1f07

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1558.578 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              8  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1558.578 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cc7d0dd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1558.578 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cc7d0dd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1558.578 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cc7d0dd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1558.578 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1558.578 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1cc7d0dd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1558.578 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_n' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:439]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_p' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:440]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1592.605 ; gain = 9.090
INFO: [Common 17-1381] The checkpoint 'E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/impl_1/Uart8_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Uart8_drc_opted.rpt -pb Uart8_drc_opted.pb -rpx Uart8_drc_opted.rpx
Command: report_drc -file Uart8_drc_opted.rpt -pb Uart8_drc_opted.pb -rpx Uart8_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/impl_1/Uart8_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.211 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11e8072d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1651.211 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 136e64390

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15d91fc04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15d91fc04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1651.211 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15d91fc04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.296 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1db41f87f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.353 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f11bf5c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.389 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.211 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1ccf80f9b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.211 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 15dd73ef5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.211 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15dd73ef5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 226e0f37f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 235cb6576

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 231cecb00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 29d3364c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ef907d1e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2d4e22563

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 240654ef7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.211 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 240654ef7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1651.211 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_n' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:439]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_p' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:440]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a98bcdd3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.837 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 166117032

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1659.387 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d4416153

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1659.387 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a98bcdd3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.387 ; gain = 8.176
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.837. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.387 ; gain = 8.176
Phase 4.1 Post Commit Optimization | Checksum: 1dbae6fcd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.387 ; gain = 8.176

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dbae6fcd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.387 ; gain = 8.176

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1dbae6fcd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.387 ; gain = 8.176
Phase 4.3 Placer Reporting | Checksum: 1dbae6fcd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.387 ; gain = 8.176

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.387 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.387 ; gain = 8.176
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d6d22a95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.387 ; gain = 8.176
Ending Placer Task | Checksum: 12168811f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1659.387 ; gain = 8.176
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1659.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/impl_1/Uart8_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Uart8_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1659.387 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Uart8_utilization_placed.rpt -pb Uart8_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Uart8_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1659.387 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1686.305 ; gain = 26.816
INFO: [Common 17-1381] The checkpoint 'E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/impl_1/Uart8_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f176f89d ConstDB: 0 ShapeSum: 2ff18882 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16839cdfa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1940.312 ; gain = 253.855
Post Restoration Checksum: NetGraph: 8862e7cb NumContArr: dfd6e62f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16839cdfa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1940.312 ; gain = 253.855

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16839cdfa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1943.961 ; gain = 257.504

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16839cdfa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1943.961 ; gain = 257.504
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18cb1422a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.632  | TNS=0.000  | WHS=-0.078 | THS=-0.590 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1c0487b2d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.632  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1c0487b2d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160
Phase 2 Router Initialization | Checksum: 1e5e3724e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.41874e-05 %
  Global Horizontal Routing Utilization  = 4.63177e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 276
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 275
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e5e3724e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160
Phase 3 Initial Routing | Checksum: 8b6be58a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.470  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f7fb657b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160
Phase 4 Rip-up And Reroute | Checksum: f7fb657b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f7fb657b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f7fb657b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160
Phase 5 Delay and Skew Optimization | Checksum: f7fb657b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 6b6e6dbb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.576  | TNS=0.000  | WHS=0.140  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ceb44a17

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160
Phase 6 Post Hold Fix | Checksum: ceb44a17

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0330709 %
  Global Horizontal Routing Utilization  = 0.00724873 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ceb44a17

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ceb44a17

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19e0f5fc9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.576  | TNS=0.000  | WHS=0.140  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19e0f5fc9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2001.617 ; gain = 315.160

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2001.617 ; gain = 315.312
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2007.305 ; gain = 5.688
INFO: [Common 17-1381] The checkpoint 'E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/impl_1/Uart8_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Uart8_drc_routed.rpt -pb Uart8_drc_routed.pb -rpx Uart8_drc_routed.rpx
Command: report_drc -file Uart8_drc_routed.rpt -pb Uart8_drc_routed.pb -rpx Uart8_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/impl_1/Uart8_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Uart8_methodology_drc_routed.rpt -pb Uart8_methodology_drc_routed.pb -rpx Uart8_methodology_drc_routed.rpx
Command: report_methodology -file Uart8_methodology_drc_routed.rpt -pb Uart8_methodology_drc_routed.pb -rpx Uart8_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_n' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:439]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_p' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:440]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.runs/impl_1/Uart8_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Uart8_power_routed.rpt -pb Uart8_power_summary_routed.pb -rpx Uart8_power_routed.rpx
Command: report_power -file Uart8_power_routed.rpt -pb Uart8_power_summary_routed.pb -rpx Uart8_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_n' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:439]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_in1_p' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/__SCHOOLWORK__/IC_Test/Bridge_test/Bridge_test.srcs/constrs_1/new/constraints.xdc:440]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Uart8_route_status.rpt -pb Uart8_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Uart8_timing_summary_routed.rpt -pb Uart8_timing_summary_routed.pb -rpx Uart8_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Uart8_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Uart8_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Uart8_bus_skew_routed.rpt -pb Uart8_bus_skew_routed.pb -rpx Uart8_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 24 14:24:57 2023...
