// Seed: 2984095793
module module_0 ();
  wire id_2 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output wor id_2,
    output wand id_3,
    input supply1 id_4
);
  wire id_6;
  module_0();
  wand id_7 = id_1;
  assign id_2 = id_0;
endmodule
module module_2 (
    input wand  id_0,
    input uwire id_1,
    input wire  id_2,
    input wand  id_3
);
  assign id_5 = 1;
  module_0();
endmodule
module module_3 (
    output tri1 id_0,
    output tri1 id_1,
    output wor  id_2
);
  always @(negedge 1 == id_4) begin
    id_4 <= id_4;
    id_2 = 1;
  end
  module_0();
endmodule
