<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/generic/procedures/xml/attribute_info/generic_memory_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2016,2024                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>
  <attribute>
      <id>ATTR_SLOW_MEM_POOL_TEST</id>
      <targetType>TARGET_TYPE_PROC_CHIP</targetType>
      <description>
        Force frequency and throttles of all memory below
        the target to operate as "slow" memory for performance
        testing. NOTE: Do not set with DDR5 DIMMs, as this will
        result in failures in mss_freq.
      </description>
      <initToZero></initToZero>
      <valueType>uint8</valueType>
      <enum>
          DISABLE = 0,
          ENABLE = 1
      </enum>
      <platInit/>
  </attribute>

  <attribute>
      <id>ATTR_MSS_OCMB_EXP_OMI_CFG_ENDIAN_CTRL</id>
      <targetType>TARGET_TYPE_SYSTEM</targetType>
      <description>
        Controls whether OMI CFG reg accesses
        are considered big or little endian.
      </description>
      <valueType>uint8</valueType>
      <enum>
          LITTLE_ENDIAN = 0,
          BIG_ENDIAN = 1
      </enum>
      <platInit/>
      <default>LITTLE_ENDIAN</default>
  </attribute>

  <attribute>
      <id>ATTR_MSS_OCMB_HALF_DIMM_MODE</id>
      <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
      <description>
          Indicates whether the OCMB should be run in half DIMM mode or not
      </description>
      <initToZero></initToZero>
      <valueType>uint8</valueType>
      <enum>
          FULL_DIMM = 0,
          HALF_DIMM = 1
      </enum>
      <writeable/>
      <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
        <targetTypes>TARGET_TYPE_OCMB_CHIP</targetTypes>
      </sbeAttrSync>
  </attribute>

  <attribute>
      <id>ATTR_MSS_OCMB_HALF_DIMM_MODE_OVERRIDE</id>
      <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
      <description>
          An override that allows the user to control full or half DIMM mode
      </description>
      <initToZero></initToZero>
      <valueType>uint8</valueType>
      <enum>
          NO_OVERRIDE = 0,
          OVERRIDE_FULL_DIMM = 1,
          OVERRIDE_HALF_DIMM = 2
      </enum>
      <writeable/>
      <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
        <targetTypes>TARGET_TYPE_OCMB_CHIP</targetTypes>
      </sbeAttrSync>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DRAM_CWL</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      CAS Write Latency.
    </description>
    <mssUnits> nck </mssUnits>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
      <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
    </sbeAttrSync>
  </attribute>

  <attribute>
    <id>ATTR_MEM_RDIMM_BUFFER_DELAY</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Delay due to the presence of a buffer, in number of clocks
    </description>
    <mssUnits> nck </mssUnits>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
  </attribute>

  <attribute>
    <id>ATTR_MEM_REORDER_QUEUE_SETTING</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      Contains the settings for write/read reorder queue
    </description>
    <enum>REORDER = 0, FIFO = 1</enum>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
      <targetTypes>TARGET_TYPE_OCMB_CHIP</targetTypes>
    </sbeAttrSync>
  </attribute>

  <attribute>
    <id>ATTR_MEM_2N_MODE</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      Default value for 2N Mode from Signal Integrity.
      0x0 = Invalid Mode, 0x01 = 1N Mode , 0x02 = 2N Mode
      If value is set to 0x0 this indicate value was never
      initialized correctly.
    </description>
    <enum>1N = 1, 2N = 2</enum>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <sbeAttrSync toSBE="1" fromSBE="1" chipTypes="ody">
      <targetTypes>TARGET_TYPE_OCMB_CHIP</targetTypes>
    </sbeAttrSync>
  </attribute>

  <attribute>
    <id>ATTR_MEM_VPD_DQ_MAP</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[Dimm DQ PIN]
      The map from the Dual Inline Memory Module
      (DIMM) Data (DQ) Pin to the Module Package Data (DQ) Pinout
    </description>
    <platInit/>
    <default>
        <!-- Default to a 1:1 layout to match the DDIMM specification -->
        0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,
        27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,
        51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,
        75,76,77,78,79
    </default>
    <valueType>uint8</valueType>
    <mssUnits></mssUnits>
    <mssBlobStart>0</mssBlobStart>
    <mssBlobLength>80</mssBlobLength>
    <array>80</array>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F0RC0F</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      F0RC0F - Command Latency Adder Control Word;
      Default value - 04. Values Range from 00 to 04.
      No need to calculate; User can override with desired experimental value.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
    <noSBEAccessor/>
    <mssAccessorName>dimm_ddr4_f0rc0f</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_CS_CMD_LATENCY</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      CS to CMD/ADDR Latency.
      This is for DDR4 MRS4.
      Computed in mss_eff_cnfg.
      Each memory channel will have a value.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>DISABLE = 0, 3CYC = 3, 4CYC = 4, 5CYC = 5, 6CYC = 6, 8CYC = 8</enum>
    <writeable/>
    <array>2</array>
    <noSBEAccessor/>
    <mssAccessorName>cs_cmd_latency</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_CA_PARITY_LATENCY</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      C/A Parity Latency Mode. This is for DDR4 MRS5.
      Computed in mss_eff_cnfg. Each memory channel will have a value.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>DISABLE = 0, PL4 = 4, PL5 = 5, PL6 = 6, PL8 = 8</enum>
    <writeable/>
    <array>2</array>
    <noSBEAccessor/>
    <mssAccessorName>ca_parity_latency</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F0RC02</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      F0RC02: Timing and IBT Control Word; Default value - 0x00.
      Values Range from 0-8. No need to calculate;
      User can override with desired experimental value.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F0RC03</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      F0RC03 - CA and CS Signals Driver Characteristics Control Word;
      Default value - 0x05 (Moderate Drive). Values Range from 00 to 0F.
      Has to be picked up from SPD byte 137, 1st Nibble for CS and CA.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F0RC04</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      F0RC04 - ODT and CKE Signals Driver Characteristics Control Word;
      Default value - 0x05 (Moderate Drive).
      Values Range from 00 to 0F. Has to be picked up from SPD byte 137, 2nd Nibble for ODT and CKE.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F0RC05</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      F0RC05 - Clock Driver Characteristics Control Word;
      Default value - 0x05 (Moderate Drive).
      Values Range from 00 to 0F. Has to be picked up from SPD byte 138, 2nd Nibble for CK.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F0RC0B</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      Operating Voltage VDD and VrefCA Source Control Word;
      Read from ATTR_MSS_VOLT_VDDR. Default value - 14. Values Range from 00 to 15 decimal.
      No need to calculate; User can override with desired experimental value.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F0RC1X</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      F0RC1x - Internal VrefCA Control Word;
      Default value - 00. Values Range from 00 to 3F.
      No need to calculate; User can override with desired experimental value.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F0RC7X</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      F0RC7x: IBT Control Word;
      Default value - 00. Values Range from 00 to FF.No need to calculate.
      User can override with desired experimental value.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
    <noSBEAccessor/>
    <mssAccessorName>dimm_ddr4_f0rc7x</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F1RC00</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      F1RC00: Data Buffer Interface Driver Characteristics Control Word;
      Default value - 00. Values Range from 00 to 0F. No need to calculate.
      User can override with desired experimental value.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
    <noSBEAccessor/>
    <mssAccessorName>dimm_ddr4_f1rc00</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F1RC02</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      F1RC00: Data Buffer Interface Driver Characteristics Control Word;
      Default value - 00. Values Range from 00 to 0F. No need to calculate;
      User can override with desired experimental value.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F1RC03</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      F1RC00: Data Buffer Interface Driver Characteristics Control Word.
      Default value - 00. Values Range from 00 to 0F. No need to calculate.
      User can override with desired experimental value.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F1RC04</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      F1RC00: Data Buffer Interface Driver Characteristics Control Word;
      Default value - 00. Values Range from 00 to 0F. No need to calculate.
      User can override with desired experimental value.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_DDR4_F1RC05</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      ARRAY[DIMM]
      F1RC00: Data Buffer Interface Driver Characteristics Control Word.
      Default value - 00. Values Range from 00 to 0F. No need to calculate.
      User can override with desired experimental value.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_POS_METADATA</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
      To get the FAPI_POS to the equivilent of ATTR_POS, we need to normalize the fapi_pos value
      to the processor (stride across which ever processor we're on) and then add in the delta
      per processor as ATTR_POS isn't processor relative (delta is the total dimm on a processor)
    </description>
    <initToZero></initToZero>
    <valueType>uint32</valueType>
    <writeable/>
    <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
      <targetTypes>TARGET_TYPE_DIMM</targetTypes>
    </sbeAttrSync>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DRAM_GEN_METADATA</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
      DRAM Device Type.
      Decodes SPD byte 2.
      Created for use by attributes that need this data
      earlier than eff_config, such as c_str and the hypervisor.
      Not meant for direct HWP use. This is just an abstraction
      of any chip specific EFF_DRAM_GEN attribute.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>EMPTY = 0, DDR3 = 1, DDR4 = 2</enum>
    <writeable/>
  </attribute>

  <attribute>
    <id>ATTR_MEM_DIMM_TYPE_METADATA</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
      Base Module Type.
      Decodes SPD Byte 3 (bits 3~0).
      Created for use by attributes that need this data
      earlier than eff_config, such as c_str and the hypervisor.
      Not meant for direct HWP use. This is just an abstraction
      of any chip specific EFF_DIMM_TYPE attribute.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum> EMPTY = 0, RDIMM = 1, UDIMM = 2, LRDIMM = 3, DDIMM = 4</enum>
    <writeable/>
  </attribute>

  <attribute>
    <id>ATTR_MSS_OMI_EDPL_DISABLE</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      EDPL (Error Detection Per Lane) is a feature in the DL that adds some additional checks to
      the traffic going across the OpenCAPI link in order to better track which lanes are having issues.
      Note: EDPL must be set the same on both sides of the link. This attribute affects both the proc/mc
      side and the OCMB side.
    </description>
    <valueType>uint8</valueType>
    <enum>FALSE = 0, TRUE = 1</enum>
    <platInit/>
    <initToZero/>
  </attribute>

  <attribute>
    <id>ATTR_MEM_IGNORE_PLUG_RULES</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      Set to YES if you want to ignore the plug rules. Sometimes
      this is needed in a partial-good configuration or on a test board.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>NO = 0, YES = 1</enum>
  </attribute>

  <attribute>
    <id>ATTR_MEM_IGNORE_PLUG_RULES_DIMM_SIZE_MIX</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      Set to YES if you want to ignore the DIMM size plug rules. Sometimes
      this maybe required for characterization testing or on a test board.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>NO = 0, YES = 1</enum>
  </attribute>

  <attribute>
    <id>ATTR_MEM_IGNORE_PLUG_RULES_DIMM_HEIGHT_MIX</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      Set to YES if you want to ignore the DIMM height plug rules. Sometimes
      this maybe required for characterization testing or on a test board.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>NO = 0, YES = 1</enum>
  </attribute>

  <attribute>
    <id>ATTR_OMI_X4_DEGRADE_ACTION</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
        Selects the settings for Host and Explorer FIRs
        for when x4 channel degrade occurs.
        Default: RECOVERABLE (channel degrade will cause recoverable error)
        Performance team request is to XSTOP when degrade occurs
    </description>
    <valueType>uint8</valueType>
    <enum>
      MASKED = 0x00,
      XSTOP = 0x01,
      LOCAL_XSTOP = 0x02,
      RECOVERABLE = 0x03
    </enum>
    <default>0x03</default>
    <platInit/>
    <writeable/>
  </attribute>

  <attribute>
    <id>ATTR_OMI_CRC_DEBUG</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
        Selects the settings for Host and Explorer FIRs
        for CRC and NACK errors.
        Default: MASKED
    </description>
    <valueType>uint8</valueType>
    <enum>
      MASKED = 0x00,
      XSTOP = 0x01,
      LOCAL_XSTOP = 0x02,
      RECOVERABLE = 0x03
    </enum>
    <default>0x00</default>
    <platInit/>
    <writeable/>
    <overrideOnly/>
  </attribute>

  <attribute>
    <id>ATTR_ENABLE_FIR_UNMASKING</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      Enable FIR Unmasking for HWPs, applies to functions that are specifically referencing this attribute.
    </description>
    <valueType>uint8</valueType>
    <enum> DISABLED = 0, ENABLED = 1 </enum>
    <writeable/>
    <default>ENABLED</default>
  </attribute>

  <attribute>
    <id>ATTR_MSS_IS_APOLLO</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      Indicates if the target system is an Apollo system.
      Will be set automatically in Cronus based on SYSTEM_TYPE
    </description>
    <valueType>uint8</valueType>
    <enum> FALSE = 0, TRUE = 1 </enum>
    <initToZero></initToZero>
    <platInit/>
    <mrwHide/>
  </attribute>

  <attribute>
    <id>ATTR_ROW_REPAIR_DATA</id>
    <targetType>TARGET_TYPE_DIMM</targetType>
    <description>
      Row Repair Data for a DIMM target.
      Data for 4 dimm ranks * 32 bits per row repair
      Each row repair contains:
      -5 bits:  DRAM position (x8: 0-9, x4: 0-19)
      -3 bits:  sub ranks (0-7)
      -2 bits:  bank group (0-3)
      -3 bits:  bank (0-7)
      -18 bits: row
      -1 bits:  repair validity (0: repair is invalid, 1: repair is valid)
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>4 4</array>
    <sbeAttrSync toSBE="1" fromSBE="1" chipTypes="ody">
      <targetTypes>TARGET_TYPE_DIMM</targetTypes>
    </sbeAttrSync>
  </attribute>

  <attribute>
    <id>ATTR_MSS_POST_MEMDIAGS_READ_SUBTEST</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
        Whether to run post-memdiags read-only subtest
    </description>
    <valueType>uint8</valueType>
    <enum>
        DISABLE = 0,
        ENABLE = 1
    </enum>
    <default>ENABLE</default>
    <platInit/>
    <overrideOnly/>
  </attribute>

  <attribute>
    <id>ATTR_MSS_POST_MEMDIAGS_READ_SUBTEST_FAIL_BEHAVIOR</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
        Behvaior to perform if read subtest post-memdiags does not get a good result.
        EXIT = fapi_try_exit out with error code
        TRACE = FAPI_ERR that test failed, return success code
    </description>
    <valueType>uint8</valueType>
    <enum>
        EXIT = 0,
        TRACE = 1
    </enum>
    <default>EXIT</default>
    <platInit/>
    <overrideOnly/>
  </attribute>

  <attribute>
    <id>ATTR_MSS_SAFEMODE_DRAM_DATABUS_UTIL</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
        Value for safe mode dram data bus utilization in centi percent (c%).
        Set to below optimum value/ rate.
        On a per port basis
        Also used for emergency mode throttle
        Used to thermally protect the system in all supported environmental conditions when OCC is not functional
        Consumer: thermal_init, initfile
        Default to 2500 c%
    </description>
    <valueType>uint32</valueType>
    <writeable/>
    <default>0x000009C4</default>
    <sbeAttrSync toSBE="1" fromSBE="1" chipTypes="ody">
      <targetTypes>TARGET_TYPE_MEM_PORT</targetTypes>
    </sbeAttrSync>
  </attribute>

   <attribute>
        <id>ATTR_MSS_OCMB_CHECKSTOP_OBJ_HANDLE</id>
        <targetType>TARGET_TYPE_SYSTEM</targetType>
        <description>
            The obj_handle value to send on ocmb checkstop
        </description>
        <valueType>uint64</valueType>
        <default>0x0</default>
        <platInit/>
        <mrwHide/>
    </attribute>

    <attribute>
        <id>ATTR_MSS_OCMB_RECOV_OBJ_HANDLE</id>
        <targetType>TARGET_TYPE_SYSTEM</targetType>
        <description>
            The obj_handle value to send on ocmb recoverable errors
        </description>
        <valueType>uint64</valueType>
        <default>0x1</default>
        <platInit/>
        <mrwHide/>
    </attribute>

    <attribute>
        <id>ATTR_MSS_OCMB_SPECATTN_OBJ_HANDLE</id>
        <targetType>TARGET_TYPE_SYSTEM</targetType>
        <description>
            The obj_handle value to send on ocmb special attention
        </description>
        <valueType>uint64</valueType>
        <default>0x2</default>
        <platInit/>
        <mrwHide/>
    </attribute>

    <attribute>
        <id>ATTR_MSS_OCMB_APPINTR_OBJ_HANDLE</id>
        <targetType>TARGET_TYPE_SYSTEM</targetType>
        <description>
            The obj_handle value to send on ocmb application interrupt
        </description>
        <valueType>uint64</valueType>
        <default>0x3</default>
        <platInit/>
        <mrwHide/>
    </attribute>

    <attribute>
        <id>ATTR_MEM_DRAM_ADDRESS_MIRRORING</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Ranks that have address mirroring.
            This data is derived from SPD or VPD.
            Note: This is a bit-wise map and muliple ranks can be mirrored.
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <array>2</array>
        <writeable/>
        <noSBEAccessor/>
        <mssAccessorName>dram_address_mirroring</mssAccessorName>
    </attribute>
</attributes>
