<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:48.852+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Reset signal 'reset' was already created" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:48.826+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region '__ssdm_reset__'." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:46.960+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-36] Invalid protocol '__ssdm_reset__': additional 'wait'(s) required after the multi-cycle operation:&#xA;   'load' operation ('v.V', fractale_hls/src/image.cpp:45) on array 'color'." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:46.935+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-31] Invalid protocol: Begin anchor missing in region 'convergence::do_convergence'." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:43.635+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Port 'couleur' has no reset." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.704+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] SC_CTHREAD process 'dimage::do_image' has no reset block." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.689+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Port 'out_y' has no reset." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.673+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Port 'out_x' has no reset." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.658+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.643+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.628+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.614+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.597+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.580+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.566+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.552+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.537+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.523+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.509+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.496+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.480+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.459+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.438+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.418+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.399+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.385+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.372+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.359+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.346+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.333+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.320+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.306+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.294+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.281+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.268+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.255+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.243+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.230+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.217+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.204+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.190+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.175+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.157+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.133+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.108+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:41.084+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.934+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.912+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.884+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.865+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.847+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.828+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.797+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.772+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.754+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.728+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.710+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.690+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.673+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.648+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.628+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.602+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.582+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.563+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.492+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.468+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.444+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.416+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.396+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.377+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.353+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.333+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.312+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.293+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.271+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.249+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.224+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.201+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.174+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.153+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.133+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.112+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.091+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.071+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.051+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.031+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:40.010+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.991+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.969+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.949+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.930+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.907+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.886+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.861+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.845+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.829+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.813+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.796+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.776+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.758+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.741+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.721+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.707+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.684+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.667+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.650+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.628+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.613+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.592+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.576+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.560+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.541+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.523+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.507+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.491+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.473+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.456+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.440+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.423+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.403+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.387+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.370+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.356+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.341+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.325+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.311+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.297+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.279+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.264+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.246+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.232+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.219+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.201+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.188+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.175+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.161+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.144+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.131+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.114+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.100+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.087+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.075+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.062+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.050+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.039+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.025+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.014+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:39.004+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.994+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.980+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.970+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.959+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.948+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.932+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.914+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.901+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.888+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.877+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.864+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.852+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.840+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.827+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.816+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.804+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.794+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.786+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.775+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.766+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.758+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.750+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.738+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.730+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.721+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.710+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.701+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.691+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.683+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.674+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.664+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.657+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.649+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.640+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.629+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.622+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.613+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.603+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.593+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.585+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.576+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.568+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.560+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.553+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.546+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.538+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.530+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.523+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.515+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.507+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.500+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.492+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.485+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.479+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.472+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.466+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.461+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_y', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.455+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found two sequential write operations to signal 'out_x', which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.449+0100" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] SC_CTHREAD process 'convergence::do_convergence' has no reset block." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:38.443+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Pipeline directive for loop with tag &quot;__ssdm_reset__&quot;(fractale_hls/src/convergence.cpp:21) in function 'convergence::do_convergence' has been removed because the loop is unrolled completely." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:19:37.802+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:23:16.248+0100" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:59.021+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_convergence_fu_104/out_x_reg[9]) is unused and will be removed from module main." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.577+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][0]) is unused and will be removed from module main." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.558+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][1]) is unused and will be removed from module main." projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.540+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[16]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.521+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[17]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.502+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[18]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.484+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[19]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.467+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[20]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.449+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[21]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.432+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[22]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.414+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[23]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.397+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[24]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.378+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[25]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.357+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[26]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.338+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[27]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.321+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[28]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.303+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[29]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.286+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[30]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.268+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port offset_X[31]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.251+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port zoom[0]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.234+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port zoom[1]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.216+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port zoom[2]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.199+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port zoom[3]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.182+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port zoom[4]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.164+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port zoom[5]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.146+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port zoom[6]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.129+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design main has unconnected port zoom[7]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.112+0100" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:44.093+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[0]&#xA;---------------------------------------------------------------------------------&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1477.734 ; gain = 148.465 ; free physical = 1362 ; free virtual = 22524&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1477.734 ; gain = 148.465 ; free physical = 1364 ; free virtual = 22525&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1477.734 ; gain = 148.465 ; free physical = 1364 ; free virtual = 22525&#xA;---------------------------------------------------------------------------------" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:09.066+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[1]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.266+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[2]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.249+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[3]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.233+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[4]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.216+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[5]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.199+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[6]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.182+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[7]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.166+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[8]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.149+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[9]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.133+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[10]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.116+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[11]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.099+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[12]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.082+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[13]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.066+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[14]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.049+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[15]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.032+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[16]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:05.016+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[17]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.999+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[18]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.982+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[19]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.966+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[20]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.949+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[21]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.933+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[22]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.916+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[23]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.900+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[24]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.883+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[25]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.867+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[26]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.851+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[27]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.834+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[28]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.818+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[29]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.801+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[30]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.784+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[31]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.767+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[0]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.748+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[1]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.731+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[2]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.714+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[3]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.697+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[4]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.680+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[5]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.663+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[6]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.646+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[7]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.630+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[8]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.612+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[9]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.596+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[10]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.579+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[11]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.562+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[12]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.545+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[13]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.528+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[14]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.511+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[15]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.495+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[16]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.479+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[17]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.463+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[18]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.448+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[19]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.432+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[20]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.417+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[21]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.401+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[22]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.386+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[23]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.371+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[24]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.356+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[25]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.340+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[26]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.324+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[27]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.308+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[28]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.293+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[29]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.278+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[30]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.263+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[31]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.249+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[0]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.234+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[1]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.219+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[2]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.204+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[3]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.189+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[4]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.174+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[5]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.160+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[6]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.145+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[7]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.130+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dimage_do_image has unconnected port counter_dout[6]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.114+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dimage_do_image has unconnected port counter_dout[7]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.099+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dimage_do_image_cbkb has unconnected port reset" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.084+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fifo_w8_d1_A_shiftReg has unconnected port a[0]" projectName="fractale_hls" solutionName="solution1" date="2019-11-29T11:21:04.062+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
