{"Source Block": ["hdl/projects/adrv9001/zc706/system_top.v@335:345@HdlStmAssign", " assign spi_en  = vadj_err ? 1'bz : spi_en_s;\n assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;\n assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [["hdl/projects/adrv9001/zc706/system_top.v@331:341", "\n  );\n\n assign spi_clk = vadj_err ? 1'bz : spi_clk_s;\n assign spi_en  = vadj_err ? 1'bz : spi_en_s;\n assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;\n assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;\n"], ["hdl/projects/adrv9001/zed/system_top.v@379:389", "\n assign spi_clk = vadj_err ? 1'bz : spi_clk_s;\n assign spi_en  = vadj_err ? 1'bz : spi_en_s;\n assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;\n assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;\n\nendmodule\n"], ["hdl/projects/adrv9001/zed/system_top.v@381:391", " assign spi_en  = vadj_err ? 1'bz : spi_en_s;\n assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;\n assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;\n\nendmodule\n\n// ***************************************************************************\n"], ["hdl/projects/adrv9001/zed/system_top.v@375:385", "    .spi1_sdi_i (1'b0),\n    .spi1_sdo_i (1'b0),\n    .spi1_sdo_o ()\n  );\n\n assign spi_clk = vadj_err ? 1'bz : spi_clk_s;\n assign spi_en  = vadj_err ? 1'bz : spi_en_s;\n assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n"], ["hdl/projects/adrv9001/zc706/system_top.v@336:346", " assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;\n assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], ["hdl/projects/adrv9001/zc706/system_top.v@333:343", "\n assign spi_clk = vadj_err ? 1'bz : spi_clk_s;\n assign spi_en  = vadj_err ? 1'bz : spi_en_s;\n assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;\n assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;\n\nendmodule\n"], ["hdl/projects/adrv9001/zc706/system_top.v@330:340", "    .tdd_sync_cntr (tdd_sync_cntr)\n\n  );\n\n assign spi_clk = vadj_err ? 1'bz : spi_clk_s;\n assign spi_en  = vadj_err ? 1'bz : spi_en_s;\n assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;\n"], ["hdl/projects/adrv9001/zed/system_top.v@376:386", "    .spi1_sdo_i (1'b0),\n    .spi1_sdo_o ()\n  );\n\n assign spi_clk = vadj_err ? 1'bz : spi_clk_s;\n assign spi_en  = vadj_err ? 1'bz : spi_en_s;\n assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;\n"], ["hdl/projects/adrv9001/zc706/system_top.v@329:339", "    .tdd_sync (tdd_sync_i),\n    .tdd_sync_cntr (tdd_sync_cntr)\n\n  );\n\n assign spi_clk = vadj_err ? 1'bz : spi_clk_s;\n assign spi_en  = vadj_err ? 1'bz : spi_en_s;\n assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n"], ["hdl/projects/adrv9001/zed/system_top.v@382:392", " assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;\n assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], ["hdl/projects/adrv9001/zed/system_top.v@377:387", "    .spi1_sdo_o ()\n  );\n\n assign spi_clk = vadj_err ? 1'bz : spi_clk_s;\n assign spi_en  = vadj_err ? 1'bz : spi_en_s;\n assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;\n assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;\n"], ["hdl/projects/adrv9001/zc706/system_top.v@334:344", " assign spi_clk = vadj_err ? 1'bz : spi_clk_s;\n assign spi_en  = vadj_err ? 1'bz : spi_en_s;\n assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;\n assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;\n\nendmodule\n\n"], ["hdl/projects/adrv9001/zed/system_top.v@380:390", " assign spi_clk = vadj_err ? 1'bz : spi_clk_s;\n assign spi_en  = vadj_err ? 1'bz : spi_en_s;\n assign spi_dio = vadj_err ? 1'bz : spi_dio_s;\n\n assign rx1_enable = vadj_err ? 1'bz : rx1_enable_s;\n assign rx2_enable = vadj_err ? 1'bz : rx2_enable_s;\n assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;\n assign tx2_enable = vadj_err ? 1'bz : tx2_enable_s;\n\nendmodule\n\n"]], "Diff Content": {"Delete": [[340, " assign tx1_enable = vadj_err ? 1'bz : tx1_enable_s;\n"]], "Add": []}}