<html><body><samp><pre>
<!@TC:1694525870>
#Build: Synplify Pro (R) S-2021.09M-SP1, Build 150R, Jun 14 2022
#install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
#OS: Windows 10 or later
#Hostname: DESKTOP-DD7N7QM

# Tue Sep 12 21:37:50 2023

#Implementation: synthesis


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-DD7N7QM

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:35:28, @</a>

@N: : <!@TM:1694525930> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-DD7N7QM

Implementation : synthesis
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:35:28, @</a>

@N: : <!@TM:1694525930> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1694525930> | Running Verilog Compiler in System Verilog mode 

@I::"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:4065:13:4065:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4065)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:4096:13:4096:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4096)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:4142:13:4142:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4142)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:4252:13:4252:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4252)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:4436:13:4436:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4436)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:4477:13:4477:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4477)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:4503:13:4503:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4503)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:4520:13:4520:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4520)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:4597:13:4597:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4597)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:5361:13:5361:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5361)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:6171:13:6171:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6171)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:6280:13:6280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6280)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:6318:13:6318:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6318)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:6391:13:6391:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6391)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:7280:13:7280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7280)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:8337:13:8337:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8337)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:9296:13:9296:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9296)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:10032:13:10032:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10032)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:10747:13:10747:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10747)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:10781:13:10781:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10781)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:10817:13:10817:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10817)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:10864:13:10864:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10864)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:10898:13:10898:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10898)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:11764:13:11764:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11764)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:12807:13:12807:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12807)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:12819:15:12819:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12819)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:12830:13:12830:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12830)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:12843:13:12843:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12843)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\CLK_DIV\CLK_DIV_0\CLK_DIV_CLK_DIV_0_PF_CLK_DIV.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\CLK_DIV\CLK_DIV.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\CORERESET\CORERESET_0\core\corereset_pf.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\CORERESET\CORERESET.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\GLITCHLESS_MUX\GLITCHLESS_MUX_0\GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\GLITCHLESS_MUX\GLITCHLESS_MUX.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\INIT_MONITOR\INIT_MONITOR.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\OSCILLATOR_160MHz\OSCILLATOR_160MHz_0\OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\OSCILLATOR_160MHz\OSCILLATOR_160MHz.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\PCIE_REF_CLK\PCIE_REF_CLK_0\PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\PCIE_REF_CLK\PCIE_REF_CLK.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\TRANSMIT_PLL\TRANSMIT_PLL_0\TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\TRANSMIT_PLL\TRANSMIT_PLL.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\CLOCKS_AND_RESETS\CLOCKS_AND_RESETS.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\address_generator.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\conflict_free_memory_map.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\fp_modop.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\tf_ROM.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\poly_mul.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\arbiter.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\network_bank_in.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\network_bf_in.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\network_bf_out.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\poly_bank.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\poly_ram.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\polyvec_ram.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v:297:9:297:27:@W:CG1337:@XP_MSG">AHBL_Ctrl.v(297)</a><!@TM:1694525930> | Net axi_read_not_ready is not declared.</font>
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v:457:10:457:19:@W:CG1337:@XP_MSG">DWC_UpConv_AChannel.v(457)</a><!@TM:1694525930> | Net addr_beat is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v:461:10:461:14:@W:CG1337:@XP_MSG">DWC_UpConv_AChannel.v(461)</a><!@TM:1694525930> | Net mask is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v:498:10:498:15:@W:CG1337:@XP_MSG">DWC_UpConv_AChannel.v(498)</a><!@TM:1694525930> | Net FIXED is not declared.</font>
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC_0_PERIPHERALS\FIC_0_PERIPHERALS.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\AXI4_address_shim.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC_1_INITIATOR\FIC_1_INITIATOR.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\PCIE_INITIATOR\PCIE_INITIATOR.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\SgCore\PF_PCIE\2.0.116\g5_apblink_master.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_PCIE_C0\PF_PCIE_C0_0\PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_PCIE_C0\PF_PCIE_C0.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC_1_PERIPHERALS\FIC_1_PERIPHERALS.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\apb_arbiter.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\APB_PASS_THROUGH.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC_3_0x4000_0xxx\FIC_3_0x4000_0xxx.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC_3_0x4FFF_Fxxx\FIC_3_0x4FFF_Fxxx.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC_3_0x4xxx_xxxx\FIC_3_0x4xxx_xxxx.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC_3_ADDRESS_GENERATION\FIC_3_ADDRESS_GENERATION.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\IHC_APB\IHC_APB.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\miv_ihcia.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\miv_ihcc_mem.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\miv_ihcc_irqs.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\miv_ihcc_ctrl.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\miv_ihcc.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\IHC_SUBSYSTEM\IHC_SUBSYSTEM.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\RECONFIGURATION_INTERFACE\RECONFIGURATION_INTERFACE_0\RECONFIGURATION_INTERFACE_RECONFIGURATION_INTERFACE_0_PF_DRI.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\RECONFIGURATION_INTERFACE\RECONFIGURATION_INTERFACE.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\hdl\fabric_sd_emmc_demux_select.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC_3_PERIPHERALS\FIC_3_PERIPHERALS.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\ICICLE_MSS\MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\ICICLE_MSS\MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v:798:13:798:26:@W:CG100:@XP_MSG">MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v(798)</a><!@TM:1694525930> | User defined pragma syn_black_box detected</font>

@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\ICICLE_MSS\ICICLE_MSS.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\MSS_WRAPPER\MSS_WRAPPER.v" (library work)
@I::"F:\MPFS_Projects\MPFS_ICICLE\component\work\MPFS_ICICLE_KIT_BASE_DESIGN\MPFS_ICICLE_KIT_BASE_DESIGN.v" (library work)
Verilog syntax check successful!
File F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v changed - recompiling
File F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v changed - recompiling
File F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_CCC_C0\PF_CCC_C0.v changed - recompiling
Selecting top level module MPFS_ICICLE_KIT_BASE_DESIGN
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v:187:7:187:11:@N:CG364:@XP_MSG">acg5.v(187)</a><!@TM:1694525930> | Synthesizing module AND4 in library work.
Running optimization stage 1 on AND4 .......
Finished optimization stage 1 on AND4 (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 136MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v:489:7:489:13:@N:CG364:@XP_MSG">acg5.v(489)</a><!@TM:1694525930> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 136MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:47:27:47:37:@W:CG168:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(47)</a><!@TM:1694525930> | Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:3694:7:3694:10:@N:CG364:@XP_MSG">polarfire_syn_comps.v(3694)</a><!@TM:1694525930> | Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 136MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v:504:7:504:10:@N:CG364:@XP_MSG">acg5.v(504)</a><!@TM:1694525930> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 136MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v:500:7:500:10:@N:CG364:@XP_MSG">acg5.v(500)</a><!@TM:1694525930> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 136MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v:5:7:5:35:@N:CG364:@XP_MSG">PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(5)</a><!@TM:1694525930> | Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 136MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_CCC_C0\PF_CCC_C0.v:264:7:264:16:@N:CG364:@XP_MSG">PF_CCC_C0.v(264)</a><!@TM:1694525930> | Synthesizing module PF_CCC_C0 in library work.
Running optimization stage 1 on PF_CCC_C0 .......
Finished optimization stage 1 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1553:7:1553:17:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1553)</a><!@TM:1694525930> | Synthesizing module ICB_CLKDIV in library work.
Running optimization stage 1 on ICB_CLKDIV .......
Finished optimization stage 1 on ICB_CLKDIV (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\CLK_DIV\CLK_DIV_0\CLK_DIV_CLK_DIV_0_PF_CLK_DIV.v:5:7:5:35:@N:CG364:@XP_MSG">CLK_DIV_CLK_DIV_0_PF_CLK_DIV.v(5)</a><!@TM:1694525930> | Synthesizing module CLK_DIV_CLK_DIV_0_PF_CLK_DIV in library work.
Running optimization stage 1 on CLK_DIV_CLK_DIV_0_PF_CLK_DIV .......
Finished optimization stage 1 on CLK_DIV_CLK_DIV_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\CLK_DIV\CLK_DIV.v:24:7:24:14:@N:CG364:@XP_MSG">CLK_DIV.v(24)</a><!@TM:1694525930> | Synthesizing module CLK_DIV in library work.
Running optimization stage 1 on CLK_DIV .......
Finished optimization stage 1 on CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v:151:7:151:11:@N:CG364:@XP_MSG">acg5.v(151)</a><!@TM:1694525930> | Synthesizing module AND3 in library work.
Running optimization stage 1 on AND3 .......
Finished optimization stage 1 on AND3 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1675:7:1675:16:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1675)</a><!@TM:1694525930> | Synthesizing module ICB_NGMUX in library work.
Running optimization stage 1 on ICB_NGMUX .......
Finished optimization stage 1 on ICB_NGMUX (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GLITCHLESS_MUX\GLITCHLESS_MUX_0\GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX.v:5:7:5:47:@N:CG364:@XP_MSG">GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX.v(5)</a><!@TM:1694525930> | Synthesizing module GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX in library work.
Running optimization stage 1 on GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX .......
Finished optimization stage 1 on GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GLITCHLESS_MUX\GLITCHLESS_MUX.v:22:7:22:21:@N:CG364:@XP_MSG">GLITCHLESS_MUX.v(22)</a><!@TM:1694525930> | Synthesizing module GLITCHLESS_MUX in library work.
Running optimization stage 1 on GLITCHLESS_MUX .......
Finished optimization stage 1 on GLITCHLESS_MUX (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38)</a><!@TM:1694525930> | Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38)</a><!@TM:1694525930> | Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38)</a><!@TM:1694525930> | Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38)</a><!@TM:1694525930> | Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38)</a><!@TM:1694525930> | Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:1702:7:1702:11:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1702)</a><!@TM:1694525930> | Synthesizing module INIT in library work.
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:5:7:5:53:@N:CG364:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(5)</a><!@TM:1694525930> | Synthesizing module INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR in library work.
Running optimization stage 1 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:48:8:48:16:@W:CL168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(48)</a><!@TM:1694525930> | Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\INIT_MONITOR\INIT_MONITOR_0\INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:47:8:47:16:@W:CL168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(47)</a><!@TM:1694525930> | Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\INIT_MONITOR\INIT_MONITOR.v:67:7:67:19:@N:CG364:@XP_MSG">INIT_MONITOR.v(67)</a><!@TM:1694525930> | Synthesizing module INIT_MONITOR in library work.
Running optimization stage 1 on INIT_MONITOR .......
Finished optimization stage 1 on INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:2199:7:2199:19:@N:CG364:@XP_MSG">polarfire_syn_comps.v(2199)</a><!@TM:1694525930> | Synthesizing module OSC_RC160MHZ in library work.
Running optimization stage 1 on OSC_RC160MHZ .......
Finished optimization stage 1 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\OSCILLATOR_160MHz\OSCILLATOR_160MHz_0\OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v:5:7:5:51:@N:CG364:@XP_MSG">OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v(5)</a><!@TM:1694525930> | Synthesizing module OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC in library work.
Running optimization stage 1 on OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\OSCILLATOR_160MHz\OSCILLATOR_160MHz_0\OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v:17:8:17:16:@W:CL168:@XP_MSG">OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v(17)</a><!@TM:1694525930> | Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\OSCILLATOR_160MHz\OSCILLATOR_160MHz.v:27:7:27:24:@N:CG364:@XP_MSG">OSCILLATOR_160MHz.v(27)</a><!@TM:1694525930> | Synthesizing module OSCILLATOR_160MHz in library work.
Running optimization stage 1 on OSCILLATOR_160MHz .......
Finished optimization stage 1 on OSCILLATOR_160MHz (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v:121:7:121:11:@N:CG364:@XP_MSG">acg5.v(121)</a><!@TM:1694525930> | Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
Finished optimization stage 1 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:10810:7:10810:19:@N:CG364:@XP_MSG">polarfire_syn_comps.v(10810)</a><!@TM:1694525930> | Synthesizing module XCVR_REF_CLK in library work.
Running optimization stage 1 on XCVR_REF_CLK .......
Finished optimization stage 1 on XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PCIE_REF_CLK\PCIE_REF_CLK_0\PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v:5:7:5:50:@N:CG364:@XP_MSG">PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v(5)</a><!@TM:1694525930> | Synthesizing module PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK in library work.
Running optimization stage 1 on PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PCIE_REF_CLK\PCIE_REF_CLK_0\PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v:25:8:25:16:@W:CL168:@XP_MSG">PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v(25)</a><!@TM:1694525930> | Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PCIE_REF_CLK\PCIE_REF_CLK_0\PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v:24:8:24:16:@W:CL168:@XP_MSG">PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v(24)</a><!@TM:1694525930> | Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PCIE_REF_CLK\PCIE_REF_CLK.v:27:7:27:19:@N:CG364:@XP_MSG">PCIE_REF_CLK.v(27)</a><!@TM:1694525930> | Synthesizing module PCIE_REF_CLK in library work.
Running optimization stage 1 on PCIE_REF_CLK .......
Finished optimization stage 1 on PCIE_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\CORERESET\CORERESET_0\core\corereset_pf.v:21:7:21:41:@N:CG364:@XP_MSG">corereset_pf.v(21)</a><!@TM:1694525930> | Synthesizing module CORERESET_CORERESET_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_CORERESET_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_CORERESET_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\CORERESET\CORERESET.v:21:7:21:16:@N:CG364:@XP_MSG">CORERESET.v(21)</a><!@TM:1694525930> | Synthesizing module CORERESET in library work.
Running optimization stage 1 on CORERESET .......
Finished optimization stage 1 on CORERESET (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\polarfire_syn_comps.v:4119:7:4119:13:@N:CG364:@XP_MSG">polarfire_syn_comps.v(4119)</a><!@TM:1694525930> | Synthesizing module TX_PLL in library work.
Running optimization stage 1 on TX_PLL .......
Finished optimization stage 1 on TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\TRANSMIT_PLL\TRANSMIT_PLL_0\TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL.v:5:7:5:44:@N:CG364:@XP_MSG">TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL.v(5)</a><!@TM:1694525930> | Synthesizing module TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL in library work.
Running optimization stage 1 on TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL .......
Finished optimization stage 1 on TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\TRANSMIT_PLL\TRANSMIT_PLL.v:50:7:50:19:@N:CG364:@XP_MSG">TRANSMIT_PLL.v(50)</a><!@TM:1694525930> | Synthesizing module TRANSMIT_PLL in library work.
Running optimization stage 1 on TRANSMIT_PLL .......
Finished optimization stage 1 on TRANSMIT_PLL (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\CLOCKS_AND_RESETS\CLOCKS_AND_RESETS.v:9:7:9:24:@N:CG364:@XP_MSG">CLOCKS_AND_RESETS.v(9)</a><!@TM:1694525930> | Synthesizing module CLOCKS_AND_RESETS in library work.
Running optimization stage 1 on CLOCKS_AND_RESETS .......
Finished optimization stage 1 on CLOCKS_AND_RESETS (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:21:7:21:12:@N:CG364:@XP_MSG">delay.v(21)</a><!@TM:1694525930> | Synthesizing module delay in library work.

	WIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000000111
   Generated name = delay_2s_7s
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:39:4:39:11:@W:CG532:@XP_MSG">delay.v(39)</a><!@TM:1694525930> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on delay_2s_7s .......
Finished optimization stage 1 on delay_2s_7s (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:21:7:21:12:@N:CG364:@XP_MSG">delay.v(21)</a><!@TM:1694525930> | Synthesizing module delay in library work.

	WIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000000011
   Generated name = delay_2s_3s
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:39:4:39:11:@W:CG532:@XP_MSG">delay.v(39)</a><!@TM:1694525930> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on delay_2s_3s .......
Finished optimization stage 1 on delay_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:21:7:21:12:@N:CG364:@XP_MSG">delay.v(21)</a><!@TM:1694525930> | Synthesizing module delay in library work.

	WIDTH=32'b00000000000000000000000000001000
	DELAY=32'b00000000000000000000000000000011
   Generated name = delay_8s_3s
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:39:4:39:11:@W:CG532:@XP_MSG">delay.v(39)</a><!@TM:1694525930> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on delay_8s_3s .......
Finished optimization stage 1 on delay_8s_3s (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:21:7:21:12:@N:CG364:@XP_MSG">delay.v(21)</a><!@TM:1694525930> | Synthesizing module delay in library work.

	WIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000000100
   Generated name = delay_2s_4s
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:39:4:39:11:@W:CG532:@XP_MSG">delay.v(39)</a><!@TM:1694525930> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on delay_2s_4s .......
Finished optimization stage 1 on delay_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\address_generator.v:21:7:21:24:@N:CG364:@XP_MSG">address_generator.v(21)</a><!@TM:1694525930> | Synthesizing module address_generator in library work.
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\address_generator.v:200:13:200:14:@W:CS263:@XP_MSG">address_generator.v(200)</a><!@TM:1694525930> | Port-width mismatch for port din. The port definition is 8 bits, but the actual port connection bit width is 7. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\address_generator.v:201:14:201:24:@W:CS263:@XP_MSG">address_generator.v(201)</a><!@TM:1694525930> | Port-width mismatch for port dout. The port definition is 8 bits, but the actual port connection bit width is 7. Adjust either the definition or the instantiation of this port.</font>
Running optimization stage 1 on address_generator .......
Finished optimization stage 1 on address_generator (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\conflict_free_memory_map.v:21:7:21:31:@N:CG364:@XP_MSG">conflict_free_memory_map.v(21)</a><!@TM:1694525930> | Synthesizing module conflict_free_memory_map in library work.
Running optimization stage 1 on conflict_free_memory_map .......
Finished optimization stage 1 on conflict_free_memory_map (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\arbiter.v:21:7:21:14:@N:CG364:@XP_MSG">arbiter.v(21)</a><!@TM:1694525930> | Synthesizing module arbiter in library work.
Running optimization stage 1 on arbiter .......
Finished optimization stage 1 on arbiter (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\network_bank_in.v:21:7:21:22:@N:CG364:@XP_MSG">network_bank_in.v(21)</a><!@TM:1694525930> | Synthesizing module network_bank_in in library work.

	addr_width=32'b00000000000000000000000000000101
   Generated name = network_bank_in_5s
Running optimization stage 1 on network_bank_in_5s .......
Finished optimization stage 1 on network_bank_in_5s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:21:7:21:12:@N:CG364:@XP_MSG">delay.v(21)</a><!@TM:1694525930> | Synthesizing module delay in library work.

	WIDTH=34'b0000000000000000000000000000010100
	DELAY=32'b00000000000000000000000000000111
   Generated name = delay_7s_Z1
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:39:4:39:11:@W:CG532:@XP_MSG">delay.v(39)</a><!@TM:1694525930> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on delay_7s_Z1 .......
Finished optimization stage 1 on delay_7s_Z1 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:21:7:21:12:@N:CG364:@XP_MSG">delay.v(21)</a><!@TM:1694525930> | Synthesizing module delay in library work.

	WIDTH=34'b0000000000000000000000000000010100
	DELAY=32'b00000000000000000000000000000011
   Generated name = delay_3s_Z2
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:39:4:39:11:@W:CG532:@XP_MSG">delay.v(39)</a><!@TM:1694525930> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on delay_3s_Z2 .......
Finished optimization stage 1 on delay_3s_Z2 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\poly_bank.v:21:7:21:16:@N:CG364:@XP_MSG">poly_bank.v(21)</a><!@TM:1694525930> | Synthesizing module poly_bank in library work.

	addr_width=32'b00000000000000000000000000000101
	depth=32'b00000000000000000000000000100000
	data_width=32'b00000000000000000000000000011000
   Generated name = poly_bank_5s_32s_24s
Running optimization stage 1 on poly_bank_5s_32s_24s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\poly_bank.v:36:4:36:10:@N:CL134:@XP_MSG">poly_bank.v(36)</a><!@TM:1694525930> | Found RAM bank, depth=32, width=24
Finished optimization stage 1 on poly_bank_5s_32s_24s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\network_bf_in.v:21:7:21:20:@N:CG364:@XP_MSG">network_bf_in.v(21)</a><!@TM:1694525930> | Synthesizing module network_bf_in in library work.

	data_width=32'b00000000000000000000000000011000
   Generated name = network_bf_in_24s
Running optimization stage 1 on network_bf_in_24s .......
Finished optimization stage 1 on network_bf_in_24s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:21:7:21:12:@N:CG364:@XP_MSG">delay.v(21)</a><!@TM:1694525930> | Synthesizing module delay in library work.

	WIDTH=32'b00000000000000000000000000001000
	DELAY=32'b00000000000000000000000000000111
   Generated name = delay_8s_7s
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:39:4:39:11:@W:CG532:@XP_MSG">delay.v(39)</a><!@TM:1694525930> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on delay_8s_7s .......
Finished optimization stage 1 on delay_8s_7s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\network_bf_out.v:21:7:21:21:@N:CG364:@XP_MSG">network_bf_out.v(21)</a><!@TM:1694525930> | Synthesizing module network_bf_out in library work.

	data_width=32'b00000000000000000000000000011000
   Generated name = network_bf_out_24s
Running optimization stage 1 on network_bf_out_24s .......
Finished optimization stage 1 on network_bf_out_24s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\poly_ram.v:21:7:21:15:@N:CG364:@XP_MSG">poly_ram.v(21)</a><!@TM:1694525930> | Synthesizing module poly_ram in library work.

	addr_width=32'b00000000000000000000000000000101
	depth=32'b00000000000000000000000000100000
	data_width=32'b00000000000000000000000000011000
   Generated name = poly_ram_5s_32s_24s
Running optimization stage 1 on poly_ram_5s_32s_24s .......
Finished optimization stage 1 on poly_ram_5s_32s_24s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\fp_modop.v:23:7:23:14:@N:CG364:@XP_MSG">fp_modop.v(23)</a><!@TM:1694525930> | Synthesizing module mult_rd in library work.

	data_width=32'b00000000000000000000000000001100
   Generated name = mult_rd_12s
Running optimization stage 1 on mult_rd_12s .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\fp_modop.v:43:2:43:8:@W:CL279:@XP_MSG">fp_modop.v(43)</a><!@TM:1694525930> | Pruning register bits 7 to 0 of tq[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on mult_rd_12s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\fp_modop.v:82:7:82:13:@N:CG364:@XP_MSG">fp_modop.v(82)</a><!@TM:1694525930> | Synthesizing module add_rd in library work.

	data_width=32'b00000000000000000000000000001100
   Generated name = add_rd_12s
Running optimization stage 1 on add_rd_12s .......
Finished optimization stage 1 on add_rd_12s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\fp_modop.v:101:7:101:13:@N:CG364:@XP_MSG">fp_modop.v(101)</a><!@TM:1694525930> | Synthesizing module sub_rd in library work.

	data_width=32'b00000000000000000000000000001100
   Generated name = sub_rd_12s
Running optimization stage 1 on sub_rd_12s .......
Finished optimization stage 1 on sub_rd_12s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\fp_modop.v:69:7:69:16:@N:CG364:@XP_MSG">fp_modop.v(69)</a><!@TM:1694525930> | Synthesizing module mult_half in library work.

	data_width=32'b00000000000000000000000000001100
   Generated name = mult_half_12s
Running optimization stage 1 on mult_half_12s .......
Finished optimization stage 1 on mult_half_12s (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\tf_ROM.v:21:7:21:14:@N:CG364:@XP_MSG">tf_ROM.v(21)</a><!@TM:1694525930> | Synthesizing module tf0_ROM in library work.
Running optimization stage 1 on tf0_ROM .......
Finished optimization stage 1 on tf0_ROM (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\tf_ROM.v:97:7:97:14:@N:CG364:@XP_MSG">tf_ROM.v(97)</a><!@TM:1694525930> | Synthesizing module tf1_ROM in library work.
Running optimization stage 1 on tf1_ROM .......
Finished optimization stage 1 on tf1_ROM (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\poly_mul.v:21:7:21:15:@N:CG364:@XP_MSG">poly_mul.v(21)</a><!@TM:1694525930> | Synthesizing module poly_mul in library work.

	data_width=32'b00000000000000000000000000001100
	mont=32'b00000000000000000000001011111111
	mont_sqr=32'b00000000000000000000100101010001
   Generated name = poly_mul_12s_767s_2385s
Running optimization stage 1 on poly_mul_12s_767s_2385s .......
Finished optimization stage 1 on poly_mul_12s_767s_2385s (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\polyvec_ram.v:21:7:21:18:@N:CG364:@XP_MSG">polyvec_ram.v(21)</a><!@TM:1694525930> | Synthesizing module polyvec_ram in library work.

	addr_width=32'b00000000000000000000000000001000
	depth=32'b00000000000000000000000100000000
	data_width=32'b00000000000000000000000000001100
   Generated name = polyvec_ram_8s_256s_12s
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\polyvec_ram.v:37:4:37:11:@W:CG532:@XP_MSG">polyvec_ram.v(37)</a><!@TM:1694525930> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on polyvec_ram_8s_256s_12s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\polyvec_ram.v:46:4:46:10:@N:CL134:@XP_MSG">polyvec_ram.v(46)</a><!@TM:1694525930> | Found RAM bank3, depth=256, width=12
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\polyvec_ram.v:46:4:46:10:@N:CL134:@XP_MSG">polyvec_ram.v(46)</a><!@TM:1694525930> | Found RAM bank2, depth=256, width=12
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\polyvec_ram.v:46:4:46:10:@N:CL134:@XP_MSG">polyvec_ram.v(46)</a><!@TM:1694525930> | Found RAM bank1, depth=256, width=12
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\polyvec_ram.v:46:4:46:10:@N:CL134:@XP_MSG">polyvec_ram.v(46)</a><!@TM:1694525930> | Found RAM bank0, depth=256, width=12
Finished optimization stage 1 on polyvec_ram_8s_256s_12s (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:21:7:21:16:@N:CG364:@XP_MSG">Core_Poly.v(21)</a><!@TM:1694525930> | Synthesizing module Core_Poly in library work.

	C_S_AXI_ID_WIDTH=32'b00000000000000000000000000000001
	C_S_AXI_DATA_WIDTH=32'b00000000000000000000000000100000
	C_S_AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_LSB=32'b00000000000000000000000000000010
	q=32'b00000000000000000000110100000001
	addr_width=32'b00000000000000000000000000000101
	depth=32'b00000000000000000000000000100000
	data_width=32'b00000000000000000000000000001100
	IDLE=4'b0000
	WRITE0=4'b0001
	WRITE1=4'b0010
	WRITE2=4'b0011
	NTT0=4'b0100
	PWM=4'b0101
	INTT0=4'b0110
	MACC=4'b0111
	READ=4'b1000
   Generated name = Core_Poly_Z3
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:295:31:295:41:@N:CG179:@XP_MSG">Core_Poly.v(295)</a><!@TM:1694525930> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:454:37:454:47:@N:CG179:@XP_MSG">Core_Poly.v(454)</a><!@TM:1694525930> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:969:50:969:61:@W:CS263:@XP_MSG">Core_Poly.v(969)</a><!@TM:1694525930> | Port-width mismatch for port raddr. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:969:71:969:82:@W:CS263:@XP_MSG">Core_Poly.v(969)</a><!@TM:1694525930> | Port-width mismatch for port waddr. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:205:8:205:9:@W:CG133:@XP_MSG">Core_Poly.v(205)</a><!@TM:1694525930> | Object i is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:206:8:206:9:@W:CG133:@XP_MSG">Core_Poly.v(206)</a><!@TM:1694525930> | Object j is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:207:8:207:22:@W:CG133:@XP_MSG">Core_Poly.v(207)</a><!@TM:1694525930> | Object mem_byte_index is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on Core_Poly_Z3 .......
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:703:4:703:10:@W:CL265:@XP_MSG">Core_Poly.v(703)</a><!@TM:1694525930> | Removing unused bit 8 of pvram_waddr[8:0]. Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:588:4:588:10:@W:CL271:@XP_MSG">Core_Poly.v(588)</a><!@TM:1694525930> | Pruning unused bits 31 to 7 of conf_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:504:1:504:7:@N:CL189:@XP_MSG">Core_Poly.v(504)</a><!@TM:1694525930> | Register bit axi_rresp[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:504:1:504:7:@N:CL189:@XP_MSG">Core_Poly.v(504)</a><!@TM:1694525930> | Register bit axi_rresp[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:359:1:359:7:@N:CL189:@XP_MSG">Core_Poly.v(359)</a><!@TM:1694525930> | Register bit axi_bresp[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:359:1:359:7:@N:CL189:@XP_MSG">Core_Poly.v(359)</a><!@TM:1694525930> | Register bit axi_bresp[1] is always 0.
Finished optimization stage 1 on Core_Poly_Z3 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 164MB)
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG1283:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value</font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE0_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE1_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE2_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE3_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE4_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE5_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE6_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE7_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE8_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE9_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE10_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE11_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE12_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE13_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE14_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE15_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE16_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE17_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE18_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE19_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE20_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE21_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE22_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE23_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE24_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE25_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE26_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE27_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE28_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE29_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE30_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE31_START_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE0_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE1_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE2_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE3_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE4_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE5_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE6_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE7_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE8_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE9_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE10_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE11_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE12_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE13_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE14_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE15_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE16_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE17_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE18_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE19_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE20_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE21_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE22_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE23_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE24_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE25_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE26_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE27_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE28_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE29_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE30_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE31_START_ADDR_UPPER on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE0_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE1_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE2_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE3_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE4_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE5_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE6_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE7_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE8_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE9_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE10_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE11_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE12_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE13_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE14_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE15_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE16_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE17_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE18_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE19_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE20_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE21_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE22_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE23_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE24_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE25_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE26_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE27_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE28_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:4559:0:4559:16:@W:CG168:@XP_MSG">FIC0_INITIATOR.v(4559)</a><!@TM:1694525930> | Type of parameter SLAVE29_END_ADDR on the instance FIC0_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>

Only the first 100 messages of id 'CG168' are reported. To see all messages use 'report_messages -log F:\MPFS_Projects\MPFS_ICICLE\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_compiler.srr -id CG168' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG168} -count unlimited' in the Tcl shell.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v:22:7:22:35:@N:CG364:@XP_MSG">ResetSycnc.v(22)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_ResetSycnc in library work.
Running optimization stage 1 on caxi4interconnect_ResetSycnc .......
Finished optimization stage 1 on caxi4interconnect_ResetSycnc (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:24:7:24:37:@N:CG364:@XP_MSG">Axi4CrossBar.v(24)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_Axi4CrossBar in library work.

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000100
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000101
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000101
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100110
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=38'b00000001100000000000010000000000000000
	SLOT_MAX_VEC=38'b00000001100000000000011111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000000
	READ_INTERLEAVE=1'b0
	NUM_SLAVES_INT=32'b00000000000000000000000000000010
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000000
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000100
	MASTERID_WIDTH=32'b00000000000000000000000000001001
	MASTER_READ_CONNECTIVITY_INT=2'b11
	MASTER_WRITE_CONNECTIVITY_INT=2'b11
   Generated name = caxi4interconnect_Axi4CrossBar_Z4
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:229:55:229:71:@W:CG360:@XP_MSG">Axi4CrossBar.v(229)</a><!@TM:1694525930> | Removing wire currRDataTransID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:230:34:230:47:@W:CG360:@XP_MSG">Axi4CrossBar.v(230)</a><!@TM:1694525930> | Removing wire openRTransDec, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:232:55:232:71:@W:CG360:@XP_MSG">Axi4CrossBar.v(232)</a><!@TM:1694525930> | Removing wire currWDataTransID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:233:34:233:47:@W:CG360:@XP_MSG">Axi4CrossBar.v(233)</a><!@TM:1694525930> | Removing wire openWTransDec, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:235:7:235:15:@W:CG360:@XP_MSG">Axi4CrossBar.v(235)</a><!@TM:1694525930> | Removing wire sysReset, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:237:19:237:29:@W:CG360:@XP_MSG">Axi4CrossBar.v(237)</a><!@TM:1694525930> | Removing wire dataFifoWr, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:238:46:238:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(238)</a><!@TM:1694525930> | Removing wire srcPort, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:239:36:239:44:@W:CG360:@XP_MSG">Axi4CrossBar.v(239)</a><!@TM:1694525930> | Removing wire destPort, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:240:34:240:44:@W:CG360:@XP_MSG">Axi4CrossBar.v(240)</a><!@TM:1694525930> | Removing wire wrFifoFull, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:242:19:242:31:@W:CG360:@XP_MSG">Axi4CrossBar.v(242)</a><!@TM:1694525930> | Removing wire rdDataFifoWr, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:243:46:243:55:@W:CG360:@XP_MSG">Axi4CrossBar.v(243)</a><!@TM:1694525930> | Removing wire rdSrcPort, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:244:36:244:46:@W:CG360:@XP_MSG">Axi4CrossBar.v(244)</a><!@TM:1694525930> | Removing wire rdDestPort, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:245:34:245:44:@W:CG360:@XP_MSG">Axi4CrossBar.v(245)</a><!@TM:1694525930> | Removing wire rdFifoFull, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:250:52:250:61:@W:CG360:@XP_MSG">Axi4CrossBar.v(250)</a><!@TM:1694525930> | Removing wire DERR_ARID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:251:44:251:54:@W:CG360:@XP_MSG">Axi4CrossBar.v(251)</a><!@TM:1694525930> | Removing wire DERR_ARLEN, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:252:41:252:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(252)</a><!@TM:1694525930> | Removing wire DERR_ARVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:253:41:253:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(253)</a><!@TM:1694525930> | Removing wire DERR_ARREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:255:45:255:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(255)</a><!@TM:1694525930> | Removing wire DERR_RID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:256:35:256:45:@W:CG360:@XP_MSG">Axi4CrossBar.v(256)</a><!@TM:1694525930> | Removing wire DERR_RDATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:257:43:257:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(257)</a><!@TM:1694525930> | Removing wire DERR_RRESP, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:258:40:258:50:@W:CG360:@XP_MSG">Axi4CrossBar.v(258)</a><!@TM:1694525930> | Removing wire DERR_RLAST, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:259:39:259:49:@W:CG360:@XP_MSG">Axi4CrossBar.v(259)</a><!@TM:1694525930> | Removing wire DERR_RUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:260:40:260:51:@W:CG360:@XP_MSG">Axi4CrossBar.v(260)</a><!@TM:1694525930> | Removing wire DERR_RVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:261:40:261:51:@W:CG360:@XP_MSG">Axi4CrossBar.v(261)</a><!@TM:1694525930> | Removing wire DERR_RREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:263:53:263:62:@W:CG360:@XP_MSG">Axi4CrossBar.v(263)</a><!@TM:1694525930> | Removing wire DERR_AWID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:264:44:264:54:@W:CG360:@XP_MSG">Axi4CrossBar.v(264)</a><!@TM:1694525930> | Removing wire DERR_AWLEN, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:265:41:265:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(265)</a><!@TM:1694525930> | Removing wire DERR_AWVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:266:41:266:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(266)</a><!@TM:1694525930> | Removing wire DERR_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:268:61:268:69:@W:CG360:@XP_MSG">Axi4CrossBar.v(268)</a><!@TM:1694525930> | Removing wire DERR_WID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:269:35:269:45:@W:CG360:@XP_MSG">Axi4CrossBar.v(269)</a><!@TM:1694525930> | Removing wire DERR_WDATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:270:46:270:56:@W:CG360:@XP_MSG">Axi4CrossBar.v(270)</a><!@TM:1694525930> | Removing wire DERR_WSTRB, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:271:40:271:50:@W:CG360:@XP_MSG">Axi4CrossBar.v(271)</a><!@TM:1694525930> | Removing wire DERR_WLAST, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:272:39:272:49:@W:CG360:@XP_MSG">Axi4CrossBar.v(272)</a><!@TM:1694525930> | Removing wire DERR_WUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:273:40:273:51:@W:CG360:@XP_MSG">Axi4CrossBar.v(273)</a><!@TM:1694525930> | Removing wire DERR_WVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:274:39:274:50:@W:CG360:@XP_MSG">Axi4CrossBar.v(274)</a><!@TM:1694525930> | Removing wire DERR_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:276:45:276:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(276)</a><!@TM:1694525930> | Removing wire DERR_BID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:277:43:277:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(277)</a><!@TM:1694525930> | Removing wire DERR_BRESP, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:278:39:278:49:@W:CG360:@XP_MSG">Axi4CrossBar.v(278)</a><!@TM:1694525930> | Removing wire DERR_BUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:279:41:279:52:@W:CG360:@XP_MSG">Axi4CrossBar.v(279)</a><!@TM:1694525930> | Removing wire DERR_BVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:280:32:280:43:@W:CG360:@XP_MSG">Axi4CrossBar.v(280)</a><!@TM:1694525930> | Removing wire DERR_BREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:318:7:318:8:@W:CG133:@XP_MSG">Axi4CrossBar.v(318)</a><!@TM:1694525930> | Object i is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z4 .......
Finished optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z4 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:25:7:25:27:@N:CG364:@XP_MSG">CoreAxi4Interconnect.v(25)</a><!@TM:1694525930> | Synthesizing module COREAXI4INTERCONNECT in library work.

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	OPTIMIZATION=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000100
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ADDR_WIDTH_INT=32'b00000000000000000000000000100000
	SLAVE0_START_ADDR=32'b01100000000000010000000000000000
	SLAVE1_START_ADDR=32'b01100000000000000000000000000000
	SLAVE2_START_ADDR=32'b01100000000000100000000000000000
	SLAVE3_START_ADDR=32'b00011000000000000000000000000000
	SLAVE4_START_ADDR=32'b00100000000000000000000000000000
	SLAVE5_START_ADDR=32'b00101000000000000000000000000000
	SLAVE6_START_ADDR=32'b00110000000000000000000000000000
	SLAVE7_START_ADDR=32'b00111000000000000000000000000000
	SLAVE8_START_ADDR=32'b01000000000000000000000000000000
	SLAVE9_START_ADDR=32'b01001000000000000000000000000000
	SLAVE10_START_ADDR=32'b01010000000000000000000000000000
	SLAVE11_START_ADDR=32'b01011000000000000000000000000000
	SLAVE12_START_ADDR=32'b10010000000000000000000000000000
	SLAVE13_START_ADDR=32'b10010000001100000000000000000000
	SLAVE14_START_ADDR=32'b10010000011000000000000000000000
	SLAVE15_START_ADDR=32'b10010000100100000000000000000000
	SLAVE16_START_ADDR=32'b10010000110000000000000000000000
	SLAVE17_START_ADDR=32'b10010000111100000000000000000000
	SLAVE18_START_ADDR=32'b10010001001000000000000000000000
	SLAVE19_START_ADDR=32'b10010001010100000000000000000000
	SLAVE20_START_ADDR=32'b10010001100000000000000000000000
	SLAVE21_START_ADDR=32'b10010001101100000000000000000000
	SLAVE22_START_ADDR=32'b10010001111000000000000000000000
	SLAVE23_START_ADDR=32'b10010010000100000000000000000000
	SLAVE24_START_ADDR=32'b10010010010000000000000000000000
	SLAVE25_START_ADDR=32'b10010010011100000000000000000000
	SLAVE26_START_ADDR=32'b10010010101000000000000000000000
	SLAVE27_START_ADDR=32'b10010010110100000000000000000000
	SLAVE28_START_ADDR=32'b10010011000000000000000000000000
	SLAVE29_START_ADDR=32'b10010011001100000000000000000000
	SLAVE30_START_ADDR=32'b10010011011000000000000000000000
	SLAVE31_START_ADDR=32'b10010011100100000000000000000000
	SLAVE0_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE0_END_ADDR=32'b01100000000000011111111111111111
	SLAVE1_END_ADDR=32'b01100000000000000000111111111111
	SLAVE2_END_ADDR=32'b01100000000000100000010001110000
	SLAVE3_END_ADDR=32'b00011111111111111111111111111111
	SLAVE4_END_ADDR=32'b00100111111111111111111111111111
	SLAVE5_END_ADDR=32'b00101111111111111111111111111111
	SLAVE6_END_ADDR=32'b00110111111111111111111111111111
	SLAVE7_END_ADDR=32'b00111111111111111111111111111111
	SLAVE8_END_ADDR=32'b01000111111111111111111111111111
	SLAVE9_END_ADDR=32'b01001111111111111111111111111111
	SLAVE10_END_ADDR=32'b01010111111111111111111111111111
	SLAVE11_END_ADDR=32'b01011111111111111111111111111111
	SLAVE12_END_ADDR=32'b10010000001011111111111111111111
	SLAVE13_END_ADDR=32'b10010000010111111111111111111111
	SLAVE14_END_ADDR=32'b10010000100011111111111111111111
	SLAVE15_END_ADDR=32'b10010000101111111111111111111111
	SLAVE16_END_ADDR=32'b10010000111011111111111111111111
	SLAVE17_END_ADDR=32'b10010001000111111111111111111111
	SLAVE18_END_ADDR=32'b10010001010011111111111111111111
	SLAVE19_END_ADDR=32'b10010001011111111111111111111111
	SLAVE20_END_ADDR=32'b10010001101011111111111111111111
	SLAVE21_END_ADDR=32'b10010001110111111111111111111111
	SLAVE22_END_ADDR=32'b10010010000011111111111111111111
	SLAVE23_END_ADDR=32'b10010010001111111111111111111111
	SLAVE24_END_ADDR=32'b10010010011011111111111111111111
	SLAVE25_END_ADDR=32'b10010010100111111111111111111111
	SLAVE26_END_ADDR=32'b10010010110011111111111111111111
	SLAVE27_END_ADDR=32'b10010010111111111111111111111111
	SLAVE28_END_ADDR=32'b10010011001011111111111111111111
	SLAVE29_END_ADDR=32'b10010011010111111111111111111111
	SLAVE30_END_ADDR=32'b10010011100011111111111111111111
	SLAVE31_END_ADDR=32'b10010011101111111111111111111111
	SLAVE0_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_END_ADDR_UPPER=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER0_WRITE_SLAVE0=1'b1
	MASTER0_WRITE_SLAVE1=1'b1
	MASTER0_WRITE_SLAVE2=1'b1
	MASTER0_WRITE_SLAVE3=1'b1
	MASTER0_WRITE_SLAVE4=1'b1
	MASTER0_WRITE_SLAVE5=1'b1
	MASTER0_WRITE_SLAVE6=1'b1
	MASTER0_WRITE_SLAVE7=1'b1
	MASTER0_WRITE_SLAVE8=1'b1
	MASTER0_WRITE_SLAVE9=1'b1
	MASTER0_WRITE_SLAVE10=1'b1
	MASTER0_WRITE_SLAVE11=1'b1
	MASTER0_WRITE_SLAVE12=1'b1
	MASTER0_WRITE_SLAVE13=1'b1
	MASTER0_WRITE_SLAVE14=1'b1
	MASTER0_WRITE_SLAVE15=1'b1
	MASTER0_WRITE_SLAVE16=1'b1
	MASTER0_WRITE_SLAVE17=1'b1
	MASTER0_WRITE_SLAVE18=1'b1
	MASTER0_WRITE_SLAVE19=1'b1
	MASTER0_WRITE_SLAVE20=1'b1
	MASTER0_WRITE_SLAVE21=1'b1
	MASTER0_WRITE_SLAVE22=1'b1
	MASTER0_WRITE_SLAVE23=1'b1
	MASTER0_WRITE_SLAVE24=1'b1
	MASTER0_WRITE_SLAVE25=1'b1
	MASTER0_WRITE_SLAVE26=1'b1
	MASTER0_WRITE_SLAVE27=1'b1
	MASTER0_WRITE_SLAVE28=1'b1
	MASTER0_WRITE_SLAVE29=1'b1
	MASTER0_WRITE_SLAVE30=1'b1
	MASTER0_WRITE_SLAVE31=1'b1
	MASTER1_WRITE_SLAVE0=1'b1
	MASTER1_WRITE_SLAVE1=1'b1
	MASTER1_WRITE_SLAVE2=1'b1
	MASTER1_WRITE_SLAVE3=1'b1
	MASTER1_WRITE_SLAVE4=1'b1
	MASTER1_WRITE_SLAVE5=1'b1
	MASTER1_WRITE_SLAVE6=1'b1
	MASTER1_WRITE_SLAVE7=1'b1
	MASTER1_WRITE_SLAVE8=1'b1
	MASTER1_WRITE_SLAVE9=1'b1
	MASTER1_WRITE_SLAVE10=1'b1
	MASTER1_WRITE_SLAVE11=1'b1
	MASTER1_WRITE_SLAVE12=1'b1
	MASTER1_WRITE_SLAVE13=1'b1
	MASTER1_WRITE_SLAVE14=1'b1
	MASTER1_WRITE_SLAVE15=1'b1
	MASTER1_WRITE_SLAVE16=1'b1
	MASTER1_WRITE_SLAVE17=1'b1
	MASTER1_WRITE_SLAVE18=1'b1
	MASTER1_WRITE_SLAVE19=1'b1
	MASTER1_WRITE_SLAVE20=1'b1
	MASTER1_WRITE_SLAVE21=1'b1
	MASTER1_WRITE_SLAVE22=1'b1
	MASTER1_WRITE_SLAVE23=1'b1
	MASTER1_WRITE_SLAVE24=1'b1
	MASTER1_WRITE_SLAVE25=1'b1
	MASTER1_WRITE_SLAVE26=1'b1
	MASTER1_WRITE_SLAVE27=1'b1
	MASTER1_WRITE_SLAVE28=1'b1
	MASTER1_WRITE_SLAVE29=1'b1
	MASTER1_WRITE_SLAVE30=1'b1
	MASTER1_WRITE_SLAVE31=1'b1
	MASTER2_WRITE_SLAVE0=1'b1
	MASTER2_WRITE_SLAVE1=1'b1
	MASTER2_WRITE_SLAVE2=1'b1
	MASTER2_WRITE_SLAVE3=1'b1
	MASTER2_WRITE_SLAVE4=1'b1
	MASTER2_WRITE_SLAVE5=1'b1
	MASTER2_WRITE_SLAVE6=1'b1
	MASTER2_WRITE_SLAVE7=1'b1
	MASTER2_WRITE_SLAVE8=1'b1
	MASTER2_WRITE_SLAVE9=1'b1
	MASTER2_WRITE_SLAVE10=1'b1
	MASTER2_WRITE_SLAVE11=1'b1
	MASTER2_WRITE_SLAVE12=1'b1
	MASTER2_WRITE_SLAVE13=1'b1
	MASTER2_WRITE_SLAVE14=1'b1
	MASTER2_WRITE_SLAVE15=1'b1
	MASTER2_WRITE_SLAVE16=1'b1
	MASTER2_WRITE_SLAVE17=1'b1
	MASTER2_WRITE_SLAVE18=1'b1
	MASTER2_WRITE_SLAVE19=1'b1
	MASTER2_WRITE_SLAVE20=1'b1
	MASTER2_WRITE_SLAVE21=1'b1
	MASTER2_WRITE_SLAVE22=1'b1
	MASTER2_WRITE_SLAVE23=1'b1
	MASTER2_WRITE_SLAVE24=1'b1
	MASTER2_WRITE_SLAVE25=1'b1
	MASTER2_WRITE_SLAVE26=1'b1
	MASTER2_WRITE_SLAVE27=1'b1
	MASTER2_WRITE_SLAVE28=1'b1
	MASTER2_WRITE_SLAVE29=1'b1
	MASTER2_WRITE_SLAVE30=1'b1
	MASTER2_WRITE_SLAVE31=1'b1
	MASTER3_WRITE_SLAVE0=1'b1
	MASTER3_WRITE_SLAVE1=1'b1
	MASTER3_WRITE_SLAVE2=1'b1
	MASTER3_WRITE_SLAVE3=1'b1
	MASTER3_WRITE_SLAVE4=1'b1
	MASTER3_WRITE_SLAVE5=1'b1
	MASTER3_WRITE_SLAVE6=1'b1
	MASTER3_WRITE_SLAVE7=1'b1
	MASTER3_WRITE_SLAVE8=1'b1
	MASTER3_WRITE_SLAVE9=1'b1
	MASTER3_WRITE_SLAVE10=1'b1
	MASTER3_WRITE_SLAVE11=1'b1
	MASTER3_WRITE_SLAVE12=1'b1
	MASTER3_WRITE_SLAVE13=1'b1
	MASTER3_WRITE_SLAVE14=1'b1
	MASTER3_WRITE_SLAVE15=1'b1
	MASTER3_WRITE_SLAVE16=1'b1
	MASTER3_WRITE_SLAVE17=1'b1
	MASTER3_WRITE_SLAVE18=1'b1
	MASTER3_WRITE_SLAVE19=1'b1
	MASTER3_WRITE_SLAVE20=1'b1
	MASTER3_WRITE_SLAVE21=1'b1
	MASTER3_WRITE_SLAVE22=1'b1
	MASTER3_WRITE_SLAVE23=1'b1
	MASTER3_WRITE_SLAVE24=1'b1
	MASTER3_WRITE_SLAVE25=1'b1
	MASTER3_WRITE_SLAVE26=1'b1
	MASTER3_WRITE_SLAVE27=1'b1
	MASTER3_WRITE_SLAVE28=1'b1
	MASTER3_WRITE_SLAVE29=1'b1
	MASTER3_WRITE_SLAVE30=1'b1
	MASTER3_WRITE_SLAVE31=1'b1
	MASTER4_WRITE_SLAVE0=1'b1
	MASTER4_WRITE_SLAVE1=1'b1
	MASTER4_WRITE_SLAVE2=1'b1
	MASTER4_WRITE_SLAVE3=1'b1
	MASTER4_WRITE_SLAVE4=1'b1
	MASTER4_WRITE_SLAVE5=1'b1
	MASTER4_WRITE_SLAVE6=1'b1
	MASTER4_WRITE_SLAVE7=1'b1
	MASTER4_WRITE_SLAVE8=1'b1
	MASTER4_WRITE_SLAVE9=1'b1
	MASTER4_WRITE_SLAVE10=1'b1
	MASTER4_WRITE_SLAVE11=1'b1
	MASTER4_WRITE_SLAVE12=1'b1
	MASTER4_WRITE_SLAVE13=1'b1
	MASTER4_WRITE_SLAVE14=1'b1
	MASTER4_WRITE_SLAVE15=1'b1
	MASTER4_WRITE_SLAVE16=1'b1
	MASTER4_WRITE_SLAVE17=1'b1
	MASTER4_WRITE_SLAVE18=1'b1
	MASTER4_WRITE_SLAVE19=1'b1
	MASTER4_WRITE_SLAVE20=1'b1
	MASTER4_WRITE_SLAVE21=1'b1
	MASTER4_WRITE_SLAVE22=1'b1
	MASTER4_WRITE_SLAVE23=1'b1
	MASTER4_WRITE_SLAVE24=1'b1
	MASTER4_WRITE_SLAVE25=1'b1
	MASTER4_WRITE_SLAVE26=1'b1
	MASTER4_WRITE_SLAVE27=1'b1
	MASTER4_WRITE_SLAVE28=1'b1
	MASTER4_WRITE_SLAVE29=1'b1
	MASTER4_WRITE_SLAVE30=1'b1
	MASTER4_WRITE_SLAVE31=1'b1
	MASTER5_WRITE_SLAVE0=1'b1
	MASTER5_WRITE_SLAVE1=1'b1
	MASTER5_WRITE_SLAVE2=1'b1
	MASTER5_WRITE_SLAVE3=1'b1
	MASTER5_WRITE_SLAVE4=1'b1
	MASTER5_WRITE_SLAVE5=1'b1
	MASTER5_WRITE_SLAVE6=1'b1
	MASTER5_WRITE_SLAVE7=1'b1
	MASTER5_WRITE_SLAVE8=1'b1
	MASTER5_WRITE_SLAVE9=1'b1
	MASTER5_WRITE_SLAVE10=1'b1
	MASTER5_WRITE_SLAVE11=1'b1
	MASTER5_WRITE_SLAVE12=1'b1
	MASTER5_WRITE_SLAVE13=1'b1
	MASTER5_WRITE_SLAVE14=1'b1
	MASTER5_WRITE_SLAVE15=1'b1
	MASTER5_WRITE_SLAVE16=1'b1
	MASTER5_WRITE_SLAVE17=1'b1
	MASTER5_WRITE_SLAVE18=1'b1
	MASTER5_WRITE_SLAVE19=1'b1
	MASTER5_WRITE_SLAVE20=1'b1
	MASTER5_WRITE_SLAVE21=1'b1
	MASTER5_WRITE_SLAVE22=1'b1
	MASTER5_WRITE_SLAVE23=1'b1
	MASTER5_WRITE_SLAVE24=1'b1
	MASTER5_WRITE_SLAVE25=1'b1
	MASTER5_WRITE_SLAVE26=1'b1
	MASTER5_WRITE_SLAVE27=1'b1
	MASTER5_WRITE_SLAVE28=1'b1
	MASTER5_WRITE_SLAVE29=1'b1
	MASTER5_WRITE_SLAVE30=1'b1
	MASTER5_WRITE_SLAVE31=1'b1
	MASTER6_WRITE_SLAVE0=1'b1
	MASTER6_WRITE_SLAVE1=1'b1
	MASTER6_WRITE_SLAVE2=1'b1
	MASTER6_WRITE_SLAVE3=1'b1
	MASTER6_WRITE_SLAVE4=1'b1
	MASTER6_WRITE_SLAVE5=1'b1
	MASTER6_WRITE_SLAVE6=1'b1
	MASTER6_WRITE_SLAVE7=1'b1
	MASTER6_WRITE_SLAVE8=1'b1
	MASTER6_WRITE_SLAVE9=1'b1
	MASTER6_WRITE_SLAVE10=1'b1
	MASTER6_WRITE_SLAVE11=1'b1
	MASTER6_WRITE_SLAVE12=1'b1
	MASTER6_WRITE_SLAVE13=1'b1
	MASTER6_WRITE_SLAVE14=1'b1
	MASTER6_WRITE_SLAVE15=1'b1
	MASTER6_WRITE_SLAVE16=1'b1
	MASTER6_WRITE_SLAVE17=1'b1
	MASTER6_WRITE_SLAVE18=1'b1
	MASTER6_WRITE_SLAVE19=1'b1
	MASTER6_WRITE_SLAVE20=1'b1
	MASTER6_WRITE_SLAVE21=1'b1
	MASTER6_WRITE_SLAVE22=1'b1
	MASTER6_WRITE_SLAVE23=1'b1
	MASTER6_WRITE_SLAVE24=1'b1
	MASTER6_WRITE_SLAVE25=1'b1
	MASTER6_WRITE_SLAVE26=1'b1
	MASTER6_WRITE_SLAVE27=1'b1
	MASTER6_WRITE_SLAVE28=1'b1
	MASTER6_WRITE_SLAVE29=1'b1
	MASTER6_WRITE_SLAVE30=1'b1
	MASTER6_WRITE_SLAVE31=1'b1
	MASTER7_WRITE_SLAVE0=1'b1
	MASTER7_WRITE_SLAVE1=1'b1
	MASTER7_WRITE_SLAVE2=1'b1
	MASTER7_WRITE_SLAVE3=1'b1
	MASTER7_WRITE_SLAVE4=1'b1
	MASTER7_WRITE_SLAVE5=1'b1
	MASTER7_WRITE_SLAVE6=1'b1
	MASTER7_WRITE_SLAVE7=1'b1
	MASTER7_WRITE_SLAVE8=1'b1
	MASTER7_WRITE_SLAVE9=1'b1
	MASTER7_WRITE_SLAVE10=1'b1
	MASTER7_WRITE_SLAVE11=1'b1
	MASTER7_WRITE_SLAVE12=1'b1
	MASTER7_WRITE_SLAVE13=1'b1
	MASTER7_WRITE_SLAVE14=1'b1
	MASTER7_WRITE_SLAVE15=1'b1
	MASTER7_WRITE_SLAVE16=1'b1
	MASTER7_WRITE_SLAVE17=1'b1
	MASTER7_WRITE_SLAVE18=1'b1
	MASTER7_WRITE_SLAVE19=1'b1
	MASTER7_WRITE_SLAVE20=1'b1
	MASTER7_WRITE_SLAVE21=1'b1
	MASTER7_WRITE_SLAVE22=1'b1
	MASTER7_WRITE_SLAVE23=1'b1
	MASTER7_WRITE_SLAVE24=1'b1
	MASTER7_WRITE_SLAVE25=1'b1
	MASTER7_WRITE_SLAVE26=1'b1
	MASTER7_WRITE_SLAVE27=1'b1
	MASTER7_WRITE_SLAVE28=1'b1
	MASTER7_WRITE_SLAVE29=1'b1
	MASTER7_WRITE_SLAVE30=1'b1
	MASTER7_WRITE_SLAVE31=1'b1
	MASTER8_WRITE_SLAVE0=1'b1
	MASTER8_WRITE_SLAVE1=1'b1
	MASTER8_WRITE_SLAVE2=1'b1
	MASTER8_WRITE_SLAVE3=1'b1
	MASTER8_WRITE_SLAVE4=1'b1
	MASTER8_WRITE_SLAVE5=1'b1
	MASTER8_WRITE_SLAVE6=1'b1
	MASTER8_WRITE_SLAVE7=1'b1
	MASTER8_WRITE_SLAVE8=1'b1
	MASTER8_WRITE_SLAVE9=1'b1
	MASTER8_WRITE_SLAVE10=1'b1
	MASTER8_WRITE_SLAVE11=1'b1
	MASTER8_WRITE_SLAVE12=1'b1
	MASTER8_WRITE_SLAVE13=1'b1
	MASTER8_WRITE_SLAVE14=1'b1
	MASTER8_WRITE_SLAVE15=1'b1
	MASTER8_WRITE_SLAVE16=1'b1
	MASTER8_WRITE_SLAVE17=1'b1
	MASTER8_WRITE_SLAVE18=1'b1
	MASTER8_WRITE_SLAVE19=1'b1
	MASTER8_WRITE_SLAVE20=1'b1
	MASTER8_WRITE_SLAVE21=1'b1
	MASTER8_WRITE_SLAVE22=1'b1
	MASTER8_WRITE_SLAVE23=1'b1
	MASTER8_WRITE_SLAVE24=1'b1
	MASTER8_WRITE_SLAVE25=1'b1
	MASTER8_WRITE_SLAVE26=1'b1
	MASTER8_WRITE_SLAVE27=1'b1
	MASTER8_WRITE_SLAVE28=1'b1
	MASTER8_WRITE_SLAVE29=1'b1
	MASTER8_WRITE_SLAVE30=1'b1
	MASTER8_WRITE_SLAVE31=1'b1
	MASTER9_WRITE_SLAVE0=1'b1
	MASTER9_WRITE_SLAVE1=1'b1
	MASTER9_WRITE_SLAVE2=1'b1
	MASTER9_WRITE_SLAVE3=1'b1
	MASTER9_WRITE_SLAVE4=1'b1
	MASTER9_WRITE_SLAVE5=1'b1
	MASTER9_WRITE_SLAVE6=1'b1
	MASTER9_WRITE_SLAVE7=1'b1
	MASTER9_WRITE_SLAVE8=1'b1
	MASTER9_WRITE_SLAVE9=1'b1
	MASTER9_WRITE_SLAVE10=1'b1
	MASTER9_WRITE_SLAVE11=1'b1
	MASTER9_WRITE_SLAVE12=1'b1
	MASTER9_WRITE_SLAVE13=1'b1
	MASTER9_WRITE_SLAVE14=1'b1
	MASTER9_WRITE_SLAVE15=1'b1
	MASTER9_WRITE_SLAVE16=1'b1
	MASTER9_WRITE_SLAVE17=1'b1
	MASTER9_WRITE_SLAVE18=1'b1
	MASTER9_WRITE_SLAVE19=1'b1
	MASTER9_WRITE_SLAVE20=1'b1
	MASTER9_WRITE_SLAVE21=1'b1
	MASTER9_WRITE_SLAVE22=1'b1
	MASTER9_WRITE_SLAVE23=1'b1
	MASTER9_WRITE_SLAVE24=1'b1
	MASTER9_WRITE_SLAVE25=1'b1
	MASTER9_WRITE_SLAVE26=1'b1
	MASTER9_WRITE_SLAVE27=1'b1
	MASTER9_WRITE_SLAVE28=1'b1
	MASTER9_WRITE_SLAVE29=1'b1
	MASTER9_WRITE_SLAVE30=1'b1
	MASTER9_WRITE_SLAVE31=1'b1
	MASTER10_WRITE_SLAVE0=1'b1
	MASTER10_WRITE_SLAVE1=1'b1
	MASTER10_WRITE_SLAVE2=1'b1
	MASTER10_WRITE_SLAVE3=1'b1
	MASTER10_WRITE_SLAVE4=1'b1
	MASTER10_WRITE_SLAVE5=1'b1
	MASTER10_WRITE_SLAVE6=1'b1
	MASTER10_WRITE_SLAVE7=1'b1
	MASTER10_WRITE_SLAVE8=1'b1
	MASTER10_WRITE_SLAVE9=1'b1
	MASTER10_WRITE_SLAVE10=1'b1
	MASTER10_WRITE_SLAVE11=1'b1
	MASTER10_WRITE_SLAVE12=1'b1
	MASTER10_WRITE_SLAVE13=1'b1
	MASTER10_WRITE_SLAVE14=1'b1
	MASTER10_WRITE_SLAVE15=1'b1
	MASTER10_WRITE_SLAVE16=1'b1
	MASTER10_WRITE_SLAVE17=1'b1
	MASTER10_WRITE_SLAVE18=1'b1
	MASTER10_WRITE_SLAVE19=1'b1
	MASTER10_WRITE_SLAVE20=1'b1
	MASTER10_WRITE_SLAVE21=1'b1
	MASTER10_WRITE_SLAVE22=1'b1
	MASTER10_WRITE_SLAVE23=1'b1
	MASTER10_WRITE_SLAVE24=1'b1
	MASTER10_WRITE_SLAVE25=1'b1
	MASTER10_WRITE_SLAVE26=1'b1
	MASTER10_WRITE_SLAVE27=1'b1
	MASTER10_WRITE_SLAVE28=1'b1
	MASTER10_WRITE_SLAVE29=1'b1
	MASTER10_WRITE_SLAVE30=1'b1
	MASTER10_WRITE_SLAVE31=1'b1
	MASTER11_WRITE_SLAVE0=1'b1
	MASTER11_WRITE_SLAVE1=1'b1
	MASTER11_WRITE_SLAVE2=1'b1
	MASTER11_WRITE_SLAVE3=1'b1
	MASTER11_WRITE_SLAVE4=1'b1
	MASTER11_WRITE_SLAVE5=1'b1
	MASTER11_WRITE_SLAVE6=1'b1
	MASTER11_WRITE_SLAVE7=1'b1
	MASTER11_WRITE_SLAVE8=1'b1
	MASTER11_WRITE_SLAVE9=1'b1
	MASTER11_WRITE_SLAVE10=1'b1
	MASTER11_WRITE_SLAVE11=1'b1
	MASTER11_WRITE_SLAVE12=1'b1
	MASTER11_WRITE_SLAVE13=1'b1
	MASTER11_WRITE_SLAVE14=1'b1
	MASTER11_WRITE_SLAVE15=1'b1
	MASTER11_WRITE_SLAVE16=1'b1
	MASTER11_WRITE_SLAVE17=1'b1
	MASTER11_WRITE_SLAVE18=1'b1
	MASTER11_WRITE_SLAVE19=1'b1
	MASTER11_WRITE_SLAVE20=1'b1
	MASTER11_WRITE_SLAVE21=1'b1
	MASTER11_WRITE_SLAVE22=1'b1
	MASTER11_WRITE_SLAVE23=1'b1
	MASTER11_WRITE_SLAVE24=1'b1
	MASTER11_WRITE_SLAVE25=1'b1
	MASTER11_WRITE_SLAVE26=1'b1
	MASTER11_WRITE_SLAVE27=1'b1
	MASTER11_WRITE_SLAVE28=1'b1
	MASTER11_WRITE_SLAVE29=1'b1
	MASTER11_WRITE_SLAVE30=1'b1
	MASTER11_WRITE_SLAVE31=1'b1
	MASTER12_WRITE_SLAVE0=1'b1
	MASTER12_WRITE_SLAVE1=1'b1
	MASTER12_WRITE_SLAVE2=1'b1
	MASTER12_WRITE_SLAVE3=1'b1
	MASTER12_WRITE_SLAVE4=1'b1
	MASTER12_WRITE_SLAVE5=1'b1
	MASTER12_WRITE_SLAVE6=1'b1
	MASTER12_WRITE_SLAVE7=1'b1
	MASTER12_WRITE_SLAVE8=1'b1
	MASTER12_WRITE_SLAVE9=1'b1
	MASTER12_WRITE_SLAVE10=1'b1
	MASTER12_WRITE_SLAVE11=1'b1
	MASTER12_WRITE_SLAVE12=1'b1
	MASTER12_WRITE_SLAVE13=1'b1
	MASTER12_WRITE_SLAVE14=1'b1
	MASTER12_WRITE_SLAVE15=1'b1
	MASTER12_WRITE_SLAVE16=1'b1
	MASTER12_WRITE_SLAVE17=1'b1
	MASTER12_WRITE_SLAVE18=1'b1
	MASTER12_WRITE_SLAVE19=1'b1
	MASTER12_WRITE_SLAVE20=1'b1
	MASTER12_WRITE_SLAVE21=1'b1
	MASTER12_WRITE_SLAVE22=1'b1
	MASTER12_WRITE_SLAVE23=1'b1
	MASTER12_WRITE_SLAVE24=1'b1
	MASTER12_WRITE_SLAVE25=1'b1
	MASTER12_WRITE_SLAVE26=1'b1
	MASTER12_WRITE_SLAVE27=1'b1
	MASTER12_WRITE_SLAVE28=1'b1
	MASTER12_WRITE_SLAVE29=1'b1
	MASTER12_WRITE_SLAVE30=1'b1
	MASTER12_WRITE_SLAVE31=1'b1
	MASTER13_WRITE_SLAVE0=1'b1
	MASTER13_WRITE_SLAVE1=1'b1
	MASTER13_WRITE_SLAVE2=1'b1
	MASTER13_WRITE_SLAVE3=1'b1
	MASTER13_WRITE_SLAVE4=1'b1
	MASTER13_WRITE_SLAVE5=1'b1
	MASTER13_WRITE_SLAVE6=1'b1
	MASTER13_WRITE_SLAVE7=1'b1
	MASTER13_WRITE_SLAVE8=1'b1
	MASTER13_WRITE_SLAVE9=1'b1
	MASTER13_WRITE_SLAVE10=1'b1
	MASTER13_WRITE_SLAVE11=1'b1
	MASTER13_WRITE_SLAVE12=1'b1
	MASTER13_WRITE_SLAVE13=1'b1
	MASTER13_WRITE_SLAVE14=1'b1
	MASTER13_WRITE_SLAVE15=1'b1
	MASTER13_WRITE_SLAVE16=1'b1
	MASTER13_WRITE_SLAVE17=1'b1
	MASTER13_WRITE_SLAVE18=1'b1
	MASTER13_WRITE_SLAVE19=1'b1
	MASTER13_WRITE_SLAVE20=1'b1
	MASTER13_WRITE_SLAVE21=1'b1
	MASTER13_WRITE_SLAVE22=1'b1
	MASTER13_WRITE_SLAVE23=1'b1
	MASTER13_WRITE_SLAVE24=1'b1
	MASTER13_WRITE_SLAVE25=1'b1
	MASTER13_WRITE_SLAVE26=1'b1
	MASTER13_WRITE_SLAVE27=1'b1
	MASTER13_WRITE_SLAVE28=1'b1
	MASTER13_WRITE_SLAVE29=1'b1
	MASTER13_WRITE_SLAVE30=1'b1
	MASTER13_WRITE_SLAVE31=1'b1
	MASTER14_WRITE_SLAVE0=1'b1
	MASTER14_WRITE_SLAVE1=1'b1
	MASTER14_WRITE_SLAVE2=1'b1
	MASTER14_WRITE_SLAVE3=1'b1
	MASTER14_WRITE_SLAVE4=1'b1
	MASTER14_WRITE_SLAVE5=1'b1
	MASTER14_WRITE_SLAVE6=1'b1
	MASTER14_WRITE_SLAVE7=1'b1
	MASTER14_WRITE_SLAVE8=1'b1
	MASTER14_WRITE_SLAVE9=1'b1
	MASTER14_WRITE_SLAVE10=1'b1
	MASTER14_WRITE_SLAVE11=1'b1
	MASTER14_WRITE_SLAVE12=1'b1
	MASTER14_WRITE_SLAVE13=1'b1
	MASTER14_WRITE_SLAVE14=1'b1
	MASTER14_WRITE_SLAVE15=1'b1
	MASTER14_WRITE_SLAVE16=1'b1
	MASTER14_WRITE_SLAVE17=1'b1
	MASTER14_WRITE_SLAVE18=1'b1
	MASTER14_WRITE_SLAVE19=1'b1
	MASTER14_WRITE_SLAVE20=1'b1
	MASTER14_WRITE_SLAVE21=1'b1
	MASTER14_WRITE_SLAVE22=1'b1
	MASTER14_WRITE_SLAVE23=1'b1
	MASTER14_WRITE_SLAVE24=1'b1
	MASTER14_WRITE_SLAVE25=1'b1
	MASTER14_WRITE_SLAVE26=1'b1
	MASTER14_WRITE_SLAVE27=1'b1
	MASTER14_WRITE_SLAVE28=1'b1
	MASTER14_WRITE_SLAVE29=1'b1
	MASTER14_WRITE_SLAVE30=1'b1
	MASTER14_WRITE_SLAVE31=1'b1
	MASTER15_WRITE_SLAVE0=1'b1
	MASTER15_WRITE_SLAVE1=1'b1
	MASTER15_WRITE_SLAVE2=1'b1
	MASTER15_WRITE_SLAVE3=1'b1
	MASTER15_WRITE_SLAVE4=1'b1
	MASTER15_WRITE_SLAVE5=1'b1
	MASTER15_WRITE_SLAVE6=1'b1
	MASTER15_WRITE_SLAVE7=1'b1
	MASTER15_WRITE_SLAVE8=1'b1
	MASTER15_WRITE_SLAVE9=1'b1
	MASTER15_WRITE_SLAVE10=1'b1
	MASTER15_WRITE_SLAVE11=1'b1
	MASTER15_WRITE_SLAVE12=1'b1
	MASTER15_WRITE_SLAVE13=1'b1
	MASTER15_WRITE_SLAVE14=1'b1
	MASTER15_WRITE_SLAVE15=1'b1
	MASTER15_WRITE_SLAVE16=1'b1
	MASTER15_WRITE_SLAVE17=1'b1
	MASTER15_WRITE_SLAVE18=1'b1
	MASTER15_WRITE_SLAVE19=1'b1
	MASTER15_WRITE_SLAVE20=1'b1
	MASTER15_WRITE_SLAVE21=1'b1
	MASTER15_WRITE_SLAVE22=1'b1
	MASTER15_WRITE_SLAVE23=1'b1
	MASTER15_WRITE_SLAVE24=1'b1
	MASTER15_WRITE_SLAVE25=1'b1
	MASTER15_WRITE_SLAVE26=1'b1
	MASTER15_WRITE_SLAVE27=1'b1
	MASTER15_WRITE_SLAVE28=1'b1
	MASTER15_WRITE_SLAVE29=1'b1
	MASTER15_WRITE_SLAVE30=1'b1
	MASTER15_WRITE_SLAVE31=1'b1
	MASTER0_READ_SLAVE0=1'b1
	MASTER0_READ_SLAVE1=1'b1
	MASTER0_READ_SLAVE2=1'b1
	MASTER0_READ_SLAVE3=1'b1
	MASTER0_READ_SLAVE4=1'b1
	MASTER0_READ_SLAVE5=1'b1
	MASTER0_READ_SLAVE6=1'b1
	MASTER0_READ_SLAVE7=1'b1
	MASTER0_READ_SLAVE8=1'b1
	MASTER0_READ_SLAVE9=1'b1
	MASTER0_READ_SLAVE10=1'b1
	MASTER0_READ_SLAVE11=1'b1
	MASTER0_READ_SLAVE12=1'b1
	MASTER0_READ_SLAVE13=1'b1
	MASTER0_READ_SLAVE14=1'b1
	MASTER0_READ_SLAVE15=1'b1
	MASTER0_READ_SLAVE16=1'b1
	MASTER0_READ_SLAVE17=1'b1
	MASTER0_READ_SLAVE18=1'b1
	MASTER0_READ_SLAVE19=1'b1
	MASTER0_READ_SLAVE20=1'b1
	MASTER0_READ_SLAVE21=1'b1
	MASTER0_READ_SLAVE22=1'b1
	MASTER0_READ_SLAVE23=1'b1
	MASTER0_READ_SLAVE24=1'b1
	MASTER0_READ_SLAVE25=1'b1
	MASTER0_READ_SLAVE26=1'b1
	MASTER0_READ_SLAVE27=1'b1
	MASTER0_READ_SLAVE28=1'b1
	MASTER0_READ_SLAVE29=1'b1
	MASTER0_READ_SLAVE30=1'b1
	MASTER0_READ_SLAVE31=1'b1
	MASTER1_READ_SLAVE0=1'b1
	MASTER1_READ_SLAVE1=1'b1
	MASTER1_READ_SLAVE2=1'b1
	MASTER1_READ_SLAVE3=1'b1
	MASTER1_READ_SLAVE4=1'b1
	MASTER1_READ_SLAVE5=1'b1
	MASTER1_READ_SLAVE6=1'b1
	MASTER1_READ_SLAVE7=1'b1
	MASTER1_READ_SLAVE8=1'b1
	MASTER1_READ_SLAVE9=1'b1
	MASTER1_READ_SLAVE10=1'b1
	MASTER1_READ_SLAVE11=1'b1
	MASTER1_READ_SLAVE12=1'b1
	MASTER1_READ_SLAVE13=1'b1
	MASTER1_READ_SLAVE14=1'b1
	MASTER1_READ_SLAVE15=1'b1
	MASTER1_READ_SLAVE16=1'b1
	MASTER1_READ_SLAVE17=1'b1
	MASTER1_READ_SLAVE18=1'b1
	MASTER1_READ_SLAVE19=1'b1
	MASTER1_READ_SLAVE20=1'b1
	MASTER1_READ_SLAVE21=1'b1
	MASTER1_READ_SLAVE22=1'b1
	MASTER1_READ_SLAVE23=1'b1
	MASTER1_READ_SLAVE24=1'b1
	MASTER1_READ_SLAVE25=1'b1
	MASTER1_READ_SLAVE26=1'b1
	MASTER1_READ_SLAVE27=1'b1
	MASTER1_READ_SLAVE28=1'b1
	MASTER1_READ_SLAVE29=1'b1
	MASTER1_READ_SLAVE30=1'b1
	MASTER1_READ_SLAVE31=1'b1
	MASTER2_READ_SLAVE0=1'b1
	MASTER2_READ_SLAVE1=1'b1
	MASTER2_READ_SLAVE2=1'b1
	MASTER2_READ_SLAVE3=1'b1
	MASTER2_READ_SLAVE4=1'b1
	MASTER2_READ_SLAVE5=1'b1
	MASTER2_READ_SLAVE6=1'b1
	MASTER2_READ_SLAVE7=1'b1
	MASTER2_READ_SLAVE8=1'b1
	MASTER2_READ_SLAVE9=1'b1
	MASTER2_READ_SLAVE10=1'b1
	MASTER2_READ_SLAVE11=1'b1
	MASTER2_READ_SLAVE12=1'b1
	MASTER2_READ_SLAVE13=1'b1
	MASTER2_READ_SLAVE14=1'b1
	MASTER2_READ_SLAVE15=1'b1
	MASTER2_READ_SLAVE16=1'b1
	MASTER2_READ_SLAVE17=1'b1
	MASTER2_READ_SLAVE18=1'b1
	MASTER2_READ_SLAVE19=1'b1
	MASTER2_READ_SLAVE20=1'b1
	MASTER2_READ_SLAVE21=1'b1
	MASTER2_READ_SLAVE22=1'b1
	MASTER2_READ_SLAVE23=1'b1
	MASTER2_READ_SLAVE24=1'b1
	MASTER2_READ_SLAVE25=1'b1
	MASTER2_READ_SLAVE26=1'b1
	MASTER2_READ_SLAVE27=1'b1
	MASTER2_READ_SLAVE28=1'b1
	MASTER2_READ_SLAVE29=1'b1
	MASTER2_READ_SLAVE30=1'b1
	MASTER2_READ_SLAVE31=1'b1
	MASTER3_READ_SLAVE0=1'b1
	MASTER3_READ_SLAVE1=1'b1
	MASTER3_READ_SLAVE2=1'b1
	MASTER3_READ_SLAVE3=1'b1
	MASTER3_READ_SLAVE4=1'b1
	MASTER3_READ_SLAVE5=1'b1
	MASTER3_READ_SLAVE6=1'b1
	MASTER3_READ_SLAVE7=1'b1
	MASTER3_READ_SLAVE8=1'b1
	MASTER3_READ_SLAVE9=1'b1
	MASTER3_READ_SLAVE10=1'b1
	MASTER3_READ_SLAVE11=1'b1
	MASTER3_READ_SLAVE12=1'b1
	MASTER3_READ_SLAVE13=1'b1
	MASTER3_READ_SLAVE14=1'b1
	MASTER3_READ_SLAVE15=1'b1
	MASTER3_READ_SLAVE16=1'b1
	MASTER3_READ_SLAVE17=1'b1
	MASTER3_READ_SLAVE18=1'b1
	MASTER3_READ_SLAVE19=1'b1
	MASTER3_READ_SLAVE20=1'b1
	MASTER3_READ_SLAVE21=1'b1
	MASTER3_READ_SLAVE22=1'b1
	MASTER3_READ_SLAVE23=1'b1
	MASTER3_READ_SLAVE24=1'b1
	MASTER3_READ_SLAVE25=1'b1
	MASTER3_READ_SLAVE26=1'b1
	MASTER3_READ_SLAVE27=1'b1
	MASTER3_READ_SLAVE28=1'b1
	MASTER3_READ_SLAVE29=1'b1
	MASTER3_READ_SLAVE30=1'b1
	MASTER3_READ_SLAVE31=1'b1
	MASTER4_READ_SLAVE0=1'b1
	MASTER4_READ_SLAVE1=1'b1
	MASTER4_READ_SLAVE2=1'b1
	MASTER4_READ_SLAVE3=1'b1
	MASTER4_READ_SLAVE4=1'b1
	MASTER4_READ_SLAVE5=1'b1
	MASTER4_READ_SLAVE6=1'b1
	MASTER4_READ_SLAVE7=1'b1
	MASTER4_READ_SLAVE8=1'b1
	MASTER4_READ_SLAVE9=1'b1
	MASTER4_READ_SLAVE10=1'b1
	MASTER4_READ_SLAVE11=1'b1
	MASTER4_READ_SLAVE12=1'b1
	MASTER4_READ_SLAVE13=1'b1
	MASTER4_READ_SLAVE14=1'b1
	MASTER4_READ_SLAVE15=1'b1
	MASTER4_READ_SLAVE16=1'b1
	MASTER4_READ_SLAVE17=1'b1
	MASTER4_READ_SLAVE18=1'b1
	MASTER4_READ_SLAVE19=1'b1
	MASTER4_READ_SLAVE20=1'b1
	MASTER4_READ_SLAVE21=1'b1
	MASTER4_READ_SLAVE22=1'b1
	MASTER4_READ_SLAVE23=1'b1
	MASTER4_READ_SLAVE24=1'b1
	MASTER4_READ_SLAVE25=1'b1
	MASTER4_READ_SLAVE26=1'b1
	MASTER4_READ_SLAVE27=1'b1
	MASTER4_READ_SLAVE28=1'b1
	MASTER4_READ_SLAVE29=1'b1
	MASTER4_READ_SLAVE30=1'b1
	MASTER4_READ_SLAVE31=1'b1
	MASTER5_READ_SLAVE0=1'b1
	MASTER5_READ_SLAVE1=1'b1
	MASTER5_READ_SLAVE2=1'b1
	MASTER5_READ_SLAVE3=1'b1
	MASTER5_READ_SLAVE4=1'b1
	MASTER5_READ_SLAVE5=1'b1
	MASTER5_READ_SLAVE6=1'b1
	MASTER5_READ_SLAVE7=1'b1
	MASTER5_READ_SLAVE8=1'b1
	MASTER5_READ_SLAVE9=1'b1
	MASTER5_READ_SLAVE10=1'b1
	MASTER5_READ_SLAVE11=1'b1
	MASTER5_READ_SLAVE12=1'b1
	MASTER5_READ_SLAVE13=1'b1
	MASTER5_READ_SLAVE14=1'b1
	MASTER5_READ_SLAVE15=1'b1
	MASTER5_READ_SLAVE16=1'b1
	MASTER5_READ_SLAVE17=1'b1
	MASTER5_READ_SLAVE18=1'b1
	MASTER5_READ_SLAVE19=1'b1
	MASTER5_READ_SLAVE20=1'b1
	MASTER5_READ_SLAVE21=1'b1
	MASTER5_READ_SLAVE22=1'b1
	MASTER5_READ_SLAVE23=1'b1
	MASTER5_READ_SLAVE24=1'b1
	MASTER5_READ_SLAVE25=1'b1
	MASTER5_READ_SLAVE26=1'b1
	MASTER5_READ_SLAVE27=1'b1
	MASTER5_READ_SLAVE28=1'b1
	MASTER5_READ_SLAVE29=1'b1
	MASTER5_READ_SLAVE30=1'b1
	MASTER5_READ_SLAVE31=1'b1
	MASTER6_READ_SLAVE0=1'b1
	MASTER6_READ_SLAVE1=1'b1
	MASTER6_READ_SLAVE2=1'b1
	MASTER6_READ_SLAVE3=1'b1
	MASTER6_READ_SLAVE4=1'b1
	MASTER6_READ_SLAVE5=1'b1
	MASTER6_READ_SLAVE6=1'b1
	MASTER6_READ_SLAVE7=1'b1
	MASTER6_READ_SLAVE8=1'b1
	MASTER6_READ_SLAVE9=1'b1
	MASTER6_READ_SLAVE10=1'b1
	MASTER6_READ_SLAVE11=1'b1
	MASTER6_READ_SLAVE12=1'b1
	MASTER6_READ_SLAVE13=1'b1
	MASTER6_READ_SLAVE14=1'b1
	MASTER6_READ_SLAVE15=1'b1
	MASTER6_READ_SLAVE16=1'b1
	MASTER6_READ_SLAVE17=1'b1
	MASTER6_READ_SLAVE18=1'b1
	MASTER6_READ_SLAVE19=1'b1
	MASTER6_READ_SLAVE20=1'b1
	MASTER6_READ_SLAVE21=1'b1
	MASTER6_READ_SLAVE22=1'b1
	MASTER6_READ_SLAVE23=1'b1
	MASTER6_READ_SLAVE24=1'b1
	MASTER6_READ_SLAVE25=1'b1
	MASTER6_READ_SLAVE26=1'b1
	MASTER6_READ_SLAVE27=1'b1
	MASTER6_READ_SLAVE28=1'b1
	MASTER6_READ_SLAVE29=1'b1
	MASTER6_READ_SLAVE30=1'b1
	MASTER6_READ_SLAVE31=1'b1
	MASTER7_READ_SLAVE0=1'b1
	MASTER7_READ_SLAVE1=1'b1
	MASTER7_READ_SLAVE2=1'b1
	MASTER7_READ_SLAVE3=1'b1
	MASTER7_READ_SLAVE4=1'b1
	MASTER7_READ_SLAVE5=1'b1
	MASTER7_READ_SLAVE6=1'b1
	MASTER7_READ_SLAVE7=1'b1
	MASTER7_READ_SLAVE8=1'b1
	MASTER7_READ_SLAVE9=1'b1
	MASTER7_READ_SLAVE10=1'b1
	MASTER7_READ_SLAVE11=1'b1
	MASTER7_READ_SLAVE12=1'b1
	MASTER7_READ_SLAVE13=1'b1
	MASTER7_READ_SLAVE14=1'b1
	MASTER7_READ_SLAVE15=1'b1
	MASTER7_READ_SLAVE16=1'b1
	MASTER7_READ_SLAVE17=1'b1
	MASTER7_READ_SLAVE18=1'b1
	MASTER7_READ_SLAVE19=1'b1
	MASTER7_READ_SLAVE20=1'b1
	MASTER7_READ_SLAVE21=1'b1
	MASTER7_READ_SLAVE22=1'b1
	MASTER7_READ_SLAVE23=1'b1
	MASTER7_READ_SLAVE24=1'b1
	MASTER7_READ_SLAVE25=1'b1
	MASTER7_READ_SLAVE26=1'b1
	MASTER7_READ_SLAVE27=1'b1
	MASTER7_READ_SLAVE28=1'b1
	MASTER7_READ_SLAVE29=1'b1
	MASTER7_READ_SLAVE30=1'b1
	MASTER7_READ_SLAVE31=1'b1
	MASTER8_READ_SLAVE0=1'b1
	MASTER8_READ_SLAVE1=1'b1
	MASTER8_READ_SLAVE2=1'b1
	MASTER8_READ_SLAVE3=1'b1
	MASTER8_READ_SLAVE4=1'b1
	MASTER8_READ_SLAVE5=1'b1
	MASTER8_READ_SLAVE6=1'b1
	MASTER8_READ_SLAVE7=1'b1
	MASTER8_READ_SLAVE8=1'b1
	MASTER8_READ_SLAVE9=1'b1
	MASTER8_READ_SLAVE10=1'b1
	MASTER8_READ_SLAVE11=1'b1
	MASTER8_READ_SLAVE12=1'b1
	MASTER8_READ_SLAVE13=1'b1
	MASTER8_READ_SLAVE14=1'b1
	MASTER8_READ_SLAVE15=1'b1
	MASTER8_READ_SLAVE16=1'b1
	MASTER8_READ_SLAVE17=1'b1
	MASTER8_READ_SLAVE18=1'b1
	MASTER8_READ_SLAVE19=1'b1
	MASTER8_READ_SLAVE20=1'b1
	MASTER8_READ_SLAVE21=1'b1
	MASTER8_READ_SLAVE22=1'b1
	MASTER8_READ_SLAVE23=1'b1
	MASTER8_READ_SLAVE24=1'b1
	MASTER8_READ_SLAVE25=1'b1
	MASTER8_READ_SLAVE26=1'b1
	MASTER8_READ_SLAVE27=1'b1
	MASTER8_READ_SLAVE28=1'b1
	MASTER8_READ_SLAVE29=1'b1
	MASTER8_READ_SLAVE30=1'b1
	MASTER8_READ_SLAVE31=1'b1
	MASTER9_READ_SLAVE0=1'b1
	MASTER9_READ_SLAVE1=1'b1
	MASTER9_READ_SLAVE2=1'b1
	MASTER9_READ_SLAVE3=1'b1
	MASTER9_READ_SLAVE4=1'b1
	MASTER9_READ_SLAVE5=1'b1
	MASTER9_READ_SLAVE6=1'b1
	MASTER9_READ_SLAVE7=1'b1
	MASTER9_READ_SLAVE8=1'b1
	MASTER9_READ_SLAVE9=1'b1
	MASTER9_READ_SLAVE10=1'b1
	MASTER9_READ_SLAVE11=1'b1
	MASTER9_READ_SLAVE12=1'b1
	MASTER9_READ_SLAVE13=1'b1
	MASTER9_READ_SLAVE14=1'b1
	MASTER9_READ_SLAVE15=1'b1
	MASTER9_READ_SLAVE16=1'b1
	MASTER9_READ_SLAVE17=1'b1
	MASTER9_READ_SLAVE18=1'b1
	MASTER9_READ_SLAVE19=1'b1
	MASTER9_READ_SLAVE20=1'b1
	MASTER9_READ_SLAVE21=1'b1
	MASTER9_READ_SLAVE22=1'b1
	MASTER9_READ_SLAVE23=1'b1
	MASTER9_READ_SLAVE24=1'b1
	MASTER9_READ_SLAVE25=1'b1
	MASTER9_READ_SLAVE26=1'b1
	MASTER9_READ_SLAVE27=1'b1
	MASTER9_READ_SLAVE28=1'b1
	MASTER9_READ_SLAVE29=1'b1
	MASTER9_READ_SLAVE30=1'b1
	MASTER9_READ_SLAVE31=1'b1
	MASTER10_READ_SLAVE0=1'b1
	MASTER10_READ_SLAVE1=1'b1
	MASTER10_READ_SLAVE2=1'b1
	MASTER10_READ_SLAVE3=1'b1
	MASTER10_READ_SLAVE4=1'b1
	MASTER10_READ_SLAVE5=1'b1
	MASTER10_READ_SLAVE6=1'b1
	MASTER10_READ_SLAVE7=1'b1
	MASTER10_READ_SLAVE8=1'b1
	MASTER10_READ_SLAVE9=1'b1
	MASTER10_READ_SLAVE10=1'b1
	MASTER10_READ_SLAVE11=1'b1
	MASTER10_READ_SLAVE12=1'b1
	MASTER10_READ_SLAVE13=1'b1
	MASTER10_READ_SLAVE14=1'b1
	MASTER10_READ_SLAVE15=1'b1
	MASTER10_READ_SLAVE16=1'b1
	MASTER10_READ_SLAVE17=1'b1
	MASTER10_READ_SLAVE18=1'b1
	MASTER10_READ_SLAVE19=1'b1
	MASTER10_READ_SLAVE20=1'b1
	MASTER10_READ_SLAVE21=1'b1
	MASTER10_READ_SLAVE22=1'b1
	MASTER10_READ_SLAVE23=1'b1
	MASTER10_READ_SLAVE24=1'b1
	MASTER10_READ_SLAVE25=1'b1
	MASTER10_READ_SLAVE26=1'b1
	MASTER10_READ_SLAVE27=1'b1
	MASTER10_READ_SLAVE28=1'b1
	MASTER10_READ_SLAVE29=1'b1
	MASTER10_READ_SLAVE30=1'b1
	MASTER10_READ_SLAVE31=1'b1
	MASTER11_READ_SLAVE0=1'b1
	MASTER11_READ_SLAVE1=1'b1
	MASTER11_READ_SLAVE2=1'b1
	MASTER11_READ_SLAVE3=1'b1
	MASTER11_READ_SLAVE4=1'b1
	MASTER11_READ_SLAVE5=1'b1
	MASTER11_READ_SLAVE6=1'b1
	MASTER11_READ_SLAVE7=1'b1
	MASTER11_READ_SLAVE8=1'b1
	MASTER11_READ_SLAVE9=1'b1
	MASTER11_READ_SLAVE10=1'b1
	MASTER11_READ_SLAVE11=1'b1
	MASTER11_READ_SLAVE12=1'b1
	MASTER11_READ_SLAVE13=1'b1
	MASTER11_READ_SLAVE14=1'b1
	MASTER11_READ_SLAVE15=1'b1
	MASTER11_READ_SLAVE16=1'b1
	MASTER11_READ_SLAVE17=1'b1
	MASTER11_READ_SLAVE18=1'b1
	MASTER11_READ_SLAVE19=1'b1
	MASTER11_READ_SLAVE20=1'b1
	MASTER11_READ_SLAVE21=1'b1
	MASTER11_READ_SLAVE22=1'b1
	MASTER11_READ_SLAVE23=1'b1
	MASTER11_READ_SLAVE24=1'b1
	MASTER11_READ_SLAVE25=1'b1
	MASTER11_READ_SLAVE26=1'b1
	MASTER11_READ_SLAVE27=1'b1
	MASTER11_READ_SLAVE28=1'b1
	MASTER11_READ_SLAVE29=1'b1
	MASTER11_READ_SLAVE30=1'b1
	MASTER11_READ_SLAVE31=1'b1
	MASTER12_READ_SLAVE0=1'b1
	MASTER12_READ_SLAVE1=1'b1
	MASTER12_READ_SLAVE2=1'b1
	MASTER12_READ_SLAVE3=1'b1
	MASTER12_READ_SLAVE4=1'b1
	MASTER12_READ_SLAVE5=1'b1
	MASTER12_READ_SLAVE6=1'b1
	MASTER12_READ_SLAVE7=1'b1
	MASTER12_READ_SLAVE8=1'b1
	MASTER12_READ_SLAVE9=1'b1
	MASTER12_READ_SLAVE10=1'b1
	MASTER12_READ_SLAVE11=1'b1
	MASTER12_READ_SLAVE12=1'b1
	MASTER12_READ_SLAVE13=1'b1
	MASTER12_READ_SLAVE14=1'b1
	MASTER12_READ_SLAVE15=1'b1
	MASTER12_READ_SLAVE16=1'b1
	MASTER12_READ_SLAVE17=1'b1
	MASTER12_READ_SLAVE18=1'b1
	MASTER12_READ_SLAVE19=1'b1
	MASTER12_READ_SLAVE20=1'b1
	MASTER12_READ_SLAVE21=1'b1
	MASTER12_READ_SLAVE22=1'b1
	MASTER12_READ_SLAVE23=1'b1
	MASTER12_READ_SLAVE24=1'b1
	MASTER12_READ_SLAVE25=1'b1
	MASTER12_READ_SLAVE26=1'b1
	MASTER12_READ_SLAVE27=1'b1
	MASTER12_READ_SLAVE28=1'b1
	MASTER12_READ_SLAVE29=1'b1
	MASTER12_READ_SLAVE30=1'b1
	MASTER12_READ_SLAVE31=1'b1
	MASTER13_READ_SLAVE0=1'b1
	MASTER13_READ_SLAVE1=1'b1
	MASTER13_READ_SLAVE2=1'b1
	MASTER13_READ_SLAVE3=1'b1
	MASTER13_READ_SLAVE4=1'b1
	MASTER13_READ_SLAVE5=1'b1
	MASTER13_READ_SLAVE6=1'b1
	MASTER13_READ_SLAVE7=1'b1
	MASTER13_READ_SLAVE8=1'b1
	MASTER13_READ_SLAVE9=1'b1
	MASTER13_READ_SLAVE10=1'b1
	MASTER13_READ_SLAVE11=1'b1
	MASTER13_READ_SLAVE12=1'b1
	MASTER13_READ_SLAVE13=1'b1
	MASTER13_READ_SLAVE14=1'b1
	MASTER13_READ_SLAVE15=1'b1
	MASTER13_READ_SLAVE16=1'b1
	MASTER13_READ_SLAVE17=1'b1
	MASTER13_READ_SLAVE18=1'b1
	MASTER13_READ_SLAVE19=1'b1
	MASTER13_READ_SLAVE20=1'b1
	MASTER13_READ_SLAVE21=1'b1
	MASTER13_READ_SLAVE22=1'b1
	MASTER13_READ_SLAVE23=1'b1
	MASTER13_READ_SLAVE24=1'b1
	MASTER13_READ_SLAVE25=1'b1
	MASTER13_READ_SLAVE26=1'b1
	MASTER13_READ_SLAVE27=1'b1
	MASTER13_READ_SLAVE28=1'b1
	MASTER13_READ_SLAVE29=1'b1
	MASTER13_READ_SLAVE30=1'b1
	MASTER13_READ_SLAVE31=1'b1
	MASTER14_READ_SLAVE0=1'b1
	MASTER14_READ_SLAVE1=1'b1
	MASTER14_READ_SLAVE2=1'b1
	MASTER14_READ_SLAVE3=1'b1
	MASTER14_READ_SLAVE4=1'b1
	MASTER14_READ_SLAVE5=1'b1
	MASTER14_READ_SLAVE6=1'b1
	MASTER14_READ_SLAVE7=1'b1
	MASTER14_READ_SLAVE8=1'b1
	MASTER14_READ_SLAVE9=1'b1
	MASTER14_READ_SLAVE10=1'b1
	MASTER14_READ_SLAVE11=1'b1
	MASTER14_READ_SLAVE12=1'b1
	MASTER14_READ_SLAVE13=1'b1
	MASTER14_READ_SLAVE14=1'b1
	MASTER14_READ_SLAVE15=1'b1
	MASTER14_READ_SLAVE16=1'b1
	MASTER14_READ_SLAVE17=1'b1
	MASTER14_READ_SLAVE18=1'b1
	MASTER14_READ_SLAVE19=1'b1
	MASTER14_READ_SLAVE20=1'b1
	MASTER14_READ_SLAVE21=1'b1
	MASTER14_READ_SLAVE22=1'b1
	MASTER14_READ_SLAVE23=1'b1
	MASTER14_READ_SLAVE24=1'b1
	MASTER14_READ_SLAVE25=1'b1
	MASTER14_READ_SLAVE26=1'b1
	MASTER14_READ_SLAVE27=1'b1
	MASTER14_READ_SLAVE28=1'b1
	MASTER14_READ_SLAVE29=1'b1
	MASTER14_READ_SLAVE30=1'b1
	MASTER14_READ_SLAVE31=1'b1
	MASTER15_READ_SLAVE0=1'b1
	MASTER15_READ_SLAVE1=1'b1
	MASTER15_READ_SLAVE2=1'b1
	MASTER15_READ_SLAVE3=1'b1
	MASTER15_READ_SLAVE4=1'b1
	MASTER15_READ_SLAVE5=1'b1
	MASTER15_READ_SLAVE6=1'b1
	MASTER15_READ_SLAVE7=1'b1
	MASTER15_READ_SLAVE8=1'b1
	MASTER15_READ_SLAVE9=1'b1
	MASTER15_READ_SLAVE10=1'b1
	MASTER15_READ_SLAVE11=1'b1
	MASTER15_READ_SLAVE12=1'b1
	MASTER15_READ_SLAVE13=1'b1
	MASTER15_READ_SLAVE14=1'b1
	MASTER15_READ_SLAVE15=1'b1
	MASTER15_READ_SLAVE16=1'b1
	MASTER15_READ_SLAVE17=1'b1
	MASTER15_READ_SLAVE18=1'b1
	MASTER15_READ_SLAVE19=1'b1
	MASTER15_READ_SLAVE20=1'b1
	MASTER15_READ_SLAVE21=1'b1
	MASTER15_READ_SLAVE22=1'b1
	MASTER15_READ_SLAVE23=1'b1
	MASTER15_READ_SLAVE24=1'b1
	MASTER15_READ_SLAVE25=1'b1
	MASTER15_READ_SLAVE26=1'b1
	MASTER15_READ_SLAVE27=1'b1
	MASTER15_READ_SLAVE28=1'b1
	MASTER15_READ_SLAVE29=1'b1
	MASTER15_READ_SLAVE30=1'b1
	MASTER15_READ_SLAVE31=1'b1
	RD_ARB_EN=32'b00000000000000000000000000000000
	MASTER0_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER1_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER2_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER3_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER4_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER5_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER6_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER7_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER8_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER9_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER10_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER11_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER12_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER13_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER14_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE0_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE1_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE2_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE3_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE4_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE5_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE6_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE7_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE8_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE9_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE10_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE11_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE12_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE13_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE14_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE16_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE17_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE18_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE19_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE20_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE21_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE22_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE23_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE24_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE25_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE26_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE27_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE28_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE29_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE30_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE31_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER0_TYPE=2'b00
	MASTER1_TYPE=2'b00
	MASTER2_TYPE=2'b00
	MASTER3_TYPE=2'b00
	MASTER4_TYPE=2'b00
	MASTER5_TYPE=2'b00
	MASTER6_TYPE=2'b00
	MASTER7_TYPE=2'b00
	MASTER8_TYPE=2'b00
	MASTER9_TYPE=2'b00
	MASTER10_TYPE=2'b00
	MASTER11_TYPE=2'b00
	MASTER12_TYPE=2'b00
	MASTER13_TYPE=2'b00
	MASTER14_TYPE=2'b00
	MASTER15_TYPE=2'b00
	SLAVE0_TYPE=2'b00
	SLAVE1_TYPE=2'b00
	SLAVE2_TYPE=2'b01
	SLAVE3_TYPE=2'b00
	SLAVE4_TYPE=2'b00
	SLAVE5_TYPE=2'b00
	SLAVE6_TYPE=2'b00
	SLAVE7_TYPE=2'b00
	SLAVE8_TYPE=2'b00
	SLAVE9_TYPE=2'b00
	SLAVE10_TYPE=2'b00
	SLAVE11_TYPE=2'b00
	SLAVE12_TYPE=2'b00
	SLAVE13_TYPE=2'b00
	SLAVE14_TYPE=2'b00
	SLAVE15_TYPE=2'b00
	SLAVE16_TYPE=2'b00
	SLAVE17_TYPE=2'b00
	SLAVE18_TYPE=2'b00
	SLAVE19_TYPE=2'b00
	SLAVE20_TYPE=2'b00
	SLAVE21_TYPE=2'b00
	SLAVE22_TYPE=2'b00
	SLAVE23_TYPE=2'b00
	SLAVE24_TYPE=2'b00
	SLAVE25_TYPE=2'b00
	SLAVE26_TYPE=2'b00
	SLAVE27_TYPE=2'b00
	SLAVE28_TYPE=2'b00
	SLAVE29_TYPE=2'b00
	SLAVE30_TYPE=2'b00
	SLAVE31_TYPE=2'b00
	MASTER0_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER1_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER2_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER3_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER4_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER5_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER6_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER7_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER8_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER9_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER10_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER11_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER12_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER13_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER14_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE0_DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE1_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE2_DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE3_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE4_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE5_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE6_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE8_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE9_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE10_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE11_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE12_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE13_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE14_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE16_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE17_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE18_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE19_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE20_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE21_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE22_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE23_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE24_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE25_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE26_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE27_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE28_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE29_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE30_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE31_DATA_WIDTH=32'b00000000000000000000000001000000
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	MASTER0_CHAN_RS=1'b1
	MASTER1_CHAN_RS=1'b1
	MASTER2_CHAN_RS=1'b1
	MASTER3_CHAN_RS=1'b1
	MASTER4_CHAN_RS=1'b1
	MASTER5_CHAN_RS=1'b1
	MASTER6_CHAN_RS=1'b1
	MASTER7_CHAN_RS=1'b1
	MASTER8_CHAN_RS=1'b1
	MASTER9_CHAN_RS=1'b1
	MASTER10_CHAN_RS=1'b1
	MASTER11_CHAN_RS=1'b1
	MASTER12_CHAN_RS=1'b1
	MASTER13_CHAN_RS=1'b1
	MASTER14_CHAN_RS=1'b1
	MASTER15_CHAN_RS=1'b1
	SLAVE0_CHAN_RS=1'b1
	SLAVE1_CHAN_RS=1'b1
	SLAVE2_CHAN_RS=1'b1
	SLAVE3_CHAN_RS=1'b1
	SLAVE4_CHAN_RS=1'b1
	SLAVE5_CHAN_RS=1'b1
	SLAVE6_CHAN_RS=1'b1
	SLAVE7_CHAN_RS=1'b1
	SLAVE8_CHAN_RS=1'b1
	SLAVE9_CHAN_RS=1'b1
	SLAVE10_CHAN_RS=1'b1
	SLAVE11_CHAN_RS=1'b1
	SLAVE12_CHAN_RS=1'b1
	SLAVE13_CHAN_RS=1'b1
	SLAVE14_CHAN_RS=1'b1
	SLAVE15_CHAN_RS=1'b1
	SLAVE16_CHAN_RS=1'b1
	SLAVE17_CHAN_RS=1'b1
	SLAVE18_CHAN_RS=1'b1
	SLAVE19_CHAN_RS=1'b1
	SLAVE20_CHAN_RS=1'b1
	SLAVE21_CHAN_RS=1'b1
	SLAVE22_CHAN_RS=1'b1
	SLAVE23_CHAN_RS=1'b1
	SLAVE24_CHAN_RS=1'b1
	SLAVE25_CHAN_RS=1'b1
	SLAVE26_CHAN_RS=1'b1
	SLAVE27_CHAN_RS=1'b1
	SLAVE28_CHAN_RS=1'b1
	SLAVE29_CHAN_RS=1'b1
	SLAVE30_CHAN_RS=1'b1
	SLAVE31_CHAN_RS=1'b1
	SLAVE0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE16_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE17_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE18_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE19_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE20_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE21_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE22_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE23_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE24_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE25_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE26_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE27_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE28_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE29_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE30_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE31_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	MASTER0_READ_INTERLEAVE=1'b0
	MASTER1_READ_INTERLEAVE=1'b0
	MASTER2_READ_INTERLEAVE=1'b0
	MASTER3_READ_INTERLEAVE=1'b0
	MASTER4_READ_INTERLEAVE=1'b0
	MASTER5_READ_INTERLEAVE=1'b0
	MASTER6_READ_INTERLEAVE=1'b0
	MASTER7_READ_INTERLEAVE=1'b0
	MASTER8_READ_INTERLEAVE=1'b0
	MASTER9_READ_INTERLEAVE=1'b0
	MASTER10_READ_INTERLEAVE=1'b0
	MASTER11_READ_INTERLEAVE=1'b0
	MASTER12_READ_INTERLEAVE=1'b0
	MASTER13_READ_INTERLEAVE=1'b0
	MASTER14_READ_INTERLEAVE=1'b0
	MASTER15_READ_INTERLEAVE=1'b0
	SLAVE0_READ_INTERLEAVE=1'b0
	SLAVE1_READ_INTERLEAVE=1'b0
	SLAVE2_READ_INTERLEAVE=1'b0
	SLAVE3_READ_INTERLEAVE=1'b0
	SLAVE4_READ_INTERLEAVE=1'b0
	SLAVE5_READ_INTERLEAVE=1'b0
	SLAVE6_READ_INTERLEAVE=1'b0
	SLAVE7_READ_INTERLEAVE=1'b0
	SLAVE8_READ_INTERLEAVE=1'b0
	SLAVE9_READ_INTERLEAVE=1'b0
	SLAVE10_READ_INTERLEAVE=1'b0
	SLAVE11_READ_INTERLEAVE=1'b0
	SLAVE12_READ_INTERLEAVE=1'b0
	SLAVE13_READ_INTERLEAVE=1'b0
	SLAVE14_READ_INTERLEAVE=1'b0
	SLAVE15_READ_INTERLEAVE=1'b0
	SLAVE16_READ_INTERLEAVE=1'b0
	SLAVE17_READ_INTERLEAVE=1'b0
	SLAVE18_READ_INTERLEAVE=1'b0
	SLAVE19_READ_INTERLEAVE=1'b0
	SLAVE20_READ_INTERLEAVE=1'b0
	SLAVE21_READ_INTERLEAVE=1'b0
	SLAVE22_READ_INTERLEAVE=1'b0
	SLAVE23_READ_INTERLEAVE=1'b0
	SLAVE24_READ_INTERLEAVE=1'b0
	SLAVE25_READ_INTERLEAVE=1'b0
	SLAVE26_READ_INTERLEAVE=1'b0
	SLAVE27_READ_INTERLEAVE=1'b0
	SLAVE28_READ_INTERLEAVE=1'b0
	SLAVE29_READ_INTERLEAVE=1'b0
	SLAVE30_READ_INTERLEAVE=1'b0
	SLAVE31_READ_INTERLEAVE=1'b0
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	TGIGEN_DISPLAY_SYMBOL=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100110
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT0_MIN_VEC=38'b00000001100000000000010000000000000000
	SLOT1_MIN_VEC=38'b00000001100000000000000000000000000000
	SLOT2_MIN_VEC=38'b00000001100000000000100000000000000000
	SLOT3_MIN_VEC=38'b00000000011000000000000000000000000000
	SLOT4_MIN_VEC=38'b00000000100000000000000000000000000000
	SLOT5_MIN_VEC=38'b00000000101000000000000000000000000000
	SLOT6_MIN_VEC=38'b00000000110000000000000000000000000000
	SLOT7_MIN_VEC=38'b00000000111000000000000000000000000000
	SLOT8_MIN_VEC=38'b00000001000000000000000000000000000000
	SLOT9_MIN_VEC=38'b00000001001000000000000000000000000000
	SLOT10_MIN_VEC=38'b00000001010000000000000000000000000000
	SLOT11_MIN_VEC=38'b00000001011000000000000000000000000000
	SLOT12_MIN_VEC=38'b00000010010000000000000000000000000000
	SLOT13_MIN_VEC=38'b00000010010000001100000000000000000000
	SLOT14_MIN_VEC=38'b00000010010000011000000000000000000000
	SLOT15_MIN_VEC=38'b00000010010000100100000000000000000000
	SLOT16_MIN_VEC=38'b00000010010000110000000000000000000000
	SLOT17_MIN_VEC=38'b00000010010000111100000000000000000000
	SLOT18_MIN_VEC=38'b00000010010001001000000000000000000000
	SLOT19_MIN_VEC=38'b00000010010001010100000000000000000000
	SLOT20_MIN_VEC=38'b00000010010001100000000000000000000000
	SLOT21_MIN_VEC=38'b00000010010001101100000000000000000000
	SLOT22_MIN_VEC=38'b00000010010001111000000000000000000000
	SLOT23_MIN_VEC=38'b00000010010010000100000000000000000000
	SLOT24_MIN_VEC=38'b00000010010010010000000000000000000000
	SLOT25_MIN_VEC=38'b00000010010010011100000000000000000000
	SLOT26_MIN_VEC=38'b00000010010010101000000000000000000000
	SLOT27_MIN_VEC=38'b00000010010010110100000000000000000000
	SLOT28_MIN_VEC=38'b00000010010011000000000000000000000000
	SLOT29_MIN_VEC=38'b00000010010011001100000000000000000000
	SLOT30_MIN_VEC=38'b00000010010011011000000000000000000000
	SLOT31_MIN_VEC=38'b00000010010011100100000000000000000000
	SLOT0_MAX_VEC=38'b00000001100000000000011111111111111111
	SLOT1_MAX_VEC=38'b00000001100000000000000000111111111111
	SLOT2_MAX_VEC=38'b00000001100000000000100000010001110000
	SLOT3_MAX_VEC=38'b00000000011111111111111111111111111111
	SLOT4_MAX_VEC=38'b00000000100111111111111111111111111111
	SLOT5_MAX_VEC=38'b00000000101111111111111111111111111111
	SLOT6_MAX_VEC=38'b00000000110111111111111111111111111111
	SLOT7_MAX_VEC=38'b00000000111111111111111111111111111111
	SLOT8_MAX_VEC=38'b00000001000111111111111111111111111111
	SLOT9_MAX_VEC=38'b00000001001111111111111111111111111111
	SLOT10_MAX_VEC=38'b00000001010111111111111111111111111111
	SLOT11_MAX_VEC=38'b00000001011111111111111111111111111111
	SLOT12_MAX_VEC=38'b00000010010000001011111111111111111111
	SLOT13_MAX_VEC=38'b00000010010000010111111111111111111111
	SLOT14_MAX_VEC=38'b00000010010000100011111111111111111111
	SLOT15_MAX_VEC=38'b00000010010000101111111111111111111111
	SLOT16_MAX_VEC=38'b00000010010000111011111111111111111111
	SLOT17_MAX_VEC=38'b00000010010001000111111111111111111111
	SLOT18_MAX_VEC=38'b00000010010001010011111111111111111111
	SLOT19_MAX_VEC=38'b00000010010001011111111111111111111111
	SLOT20_MAX_VEC=38'b00000010010001101011111111111111111111
	SLOT21_MAX_VEC=38'b00000010010001110111111111111111111111
	SLOT22_MAX_VEC=38'b00000010010010000011111111111111111111
	SLOT23_MAX_VEC=38'b00000010010010001111111111111111111111
	SLOT24_MAX_VEC=38'b00000010010010011011111111111111111111
	SLOT25_MAX_VEC=38'b00000010010010100111111111111111111111
	SLOT26_MAX_VEC=38'b00000010010010110011111111111111111111
	SLOT27_MAX_VEC=38'b00000010010010111111111111111111111111
	SLOT28_MAX_VEC=38'b00000010010011001011111111111111111111
	SLOT29_MAX_VEC=38'b00000010010011010111111111111111111111
	SLOT30_MAX_VEC=38'b00000010010011100011111111111111111111
	SLOT31_MAX_VEC=38'b00000010010011101111111111111111111111
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000101
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000101
	MAX_TRANS=32'b00000000000000000000000000100000
	SLOT0_BASE_VEC=38'b00000000000000000000000000000000000000
	SLOT1_BASE_VEC=38'b00000000000000000000000000000000000001
	SLOT2_BASE_VEC=38'b00000000000000000000000000000000000010
	SLOT3_BASE_VEC=38'b00000000000000000000000000000000000011
	SLOT4_BASE_VEC=38'b00000000000000000000000000000000000100
	SLOT5_BASE_VEC=38'b00000000000000000000000000000000000101
	SLOT6_BASE_VEC=38'b00000000000000000000000000000000000110
	SLOT7_BASE_VEC=38'b00000000000000000000000000000000000111
	SLOT8_BASE_VEC=38'b00000000000000000000000000000000001000
	SLOT9_BASE_VEC=38'b00000000000000000000000000000000001001
	SLOT10_BASE_VEC=38'b00000000000000000000000000000000001010
	SLOT11_BASE_VEC=38'b00000000000000000000000000000000001011
	SLOT12_BASE_VEC=38'b00000000000000000000000000000000001100
	SLOT13_BASE_VEC=38'b00000000000000000000000000000000001101
	SLOT14_BASE_VEC=38'b00000000000000000000000000000000001110
	SLOT15_BASE_VEC=38'b00000000000000000000000000000000001111
	SLOT16_BASE_VEC=38'b00000000000000000000000000000000010000
	SLOT17_BASE_VEC=38'b00000000000000000000000000000000010001
	SLOT18_BASE_VEC=38'b00000000000000000000000000000000010010
	SLOT19_BASE_VEC=38'b00000000000000000000000000000000010011
	SLOT20_BASE_VEC=38'b00000000000000000000000000000000010100
	SLOT21_BASE_VEC=38'b00000000000000000000000000000000010101
	SLOT22_BASE_VEC=38'b00000000000000000000000000000000010110
	SLOT23_BASE_VEC=38'b00000000000000000000000000000000010111
	SLOT24_BASE_VEC=38'b00000000000000000000000000000000011000
	SLOT25_BASE_VEC=38'b00000000000000000000000000000000011001
	SLOT26_BASE_VEC=38'b00000000000000000000000000000000011010
	SLOT27_BASE_VEC=38'b00000000000000000000000000000000011011
	SLOT28_BASE_VEC=38'b00000000000000000000000000000000011100
	SLOT29_BASE_VEC=38'b00000000000000000000000000000000011101
	SLOT30_BASE_VEC=38'b00000000000000000000000000000000011110
	SLOT31_BASE_VEC=38'b00000000000000000000000000000000011111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	SLAVE0_READ_ZERO_SLAVE_ID=1'b1
	SLAVE1_READ_ZERO_SLAVE_ID=1'b1
	SLAVE2_READ_ZERO_SLAVE_ID=1'b1
	SLAVE3_READ_ZERO_SLAVE_ID=1'b1
	SLAVE4_READ_ZERO_SLAVE_ID=1'b1
	SLAVE5_READ_ZERO_SLAVE_ID=1'b1
	SLAVE6_READ_ZERO_SLAVE_ID=1'b1
	SLAVE7_READ_ZERO_SLAVE_ID=1'b1
	SLAVE8_READ_ZERO_SLAVE_ID=1'b1
	SLAVE9_READ_ZERO_SLAVE_ID=1'b1
	SLAVE10_READ_ZERO_SLAVE_ID=1'b1
	SLAVE11_READ_ZERO_SLAVE_ID=1'b1
	SLAVE12_READ_ZERO_SLAVE_ID=1'b1
	SLAVE13_READ_ZERO_SLAVE_ID=1'b1
	SLAVE14_READ_ZERO_SLAVE_ID=1'b1
	SLAVE15_READ_ZERO_SLAVE_ID=1'b1
	SLAVE16_READ_ZERO_SLAVE_ID=1'b1
	SLAVE17_READ_ZERO_SLAVE_ID=1'b1
	SLAVE18_READ_ZERO_SLAVE_ID=1'b1
	SLAVE19_READ_ZERO_SLAVE_ID=1'b1
	SLAVE20_READ_ZERO_SLAVE_ID=1'b1
	SLAVE21_READ_ZERO_SLAVE_ID=1'b1
	SLAVE22_READ_ZERO_SLAVE_ID=1'b1
	SLAVE23_READ_ZERO_SLAVE_ID=1'b1
	SLAVE24_READ_ZERO_SLAVE_ID=1'b1
	SLAVE25_READ_ZERO_SLAVE_ID=1'b1
	SLAVE26_READ_ZERO_SLAVE_ID=1'b1
	SLAVE27_READ_ZERO_SLAVE_ID=1'b1
	SLAVE28_READ_ZERO_SLAVE_ID=1'b1
	SLAVE29_READ_ZERO_SLAVE_ID=1'b1
	SLAVE30_READ_ZERO_SLAVE_ID=1'b1
	SLAVE31_READ_ZERO_SLAVE_ID=1'b1
	SLAVE0_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE1_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE2_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE3_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE4_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE5_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE6_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE7_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE8_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE9_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE10_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE11_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE12_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE13_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE14_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE15_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE16_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE17_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE18_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE19_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE20_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE21_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE22_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE23_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE24_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE25_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE26_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE27_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE28_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE29_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE30_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE31_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER0_AWCHAN_RS=1'b1
	MASTER1_AWCHAN_RS=1'b1
	MASTER2_AWCHAN_RS=1'b1
	MASTER3_AWCHAN_RS=1'b1
	MASTER4_AWCHAN_RS=1'b1
	MASTER5_AWCHAN_RS=1'b1
	MASTER6_AWCHAN_RS=1'b1
	MASTER7_AWCHAN_RS=1'b1
	MASTER8_AWCHAN_RS=1'b1
	MASTER9_AWCHAN_RS=1'b1
	MASTER10_AWCHAN_RS=1'b1
	MASTER11_AWCHAN_RS=1'b1
	MASTER12_AWCHAN_RS=1'b1
	MASTER13_AWCHAN_RS=1'b1
	MASTER14_AWCHAN_RS=1'b1
	MASTER15_AWCHAN_RS=1'b1
	MASTER0_ARCHAN_RS=1'b1
	MASTER1_ARCHAN_RS=1'b1
	MASTER2_ARCHAN_RS=1'b1
	MASTER3_ARCHAN_RS=1'b1
	MASTER4_ARCHAN_RS=1'b1
	MASTER5_ARCHAN_RS=1'b1
	MASTER6_ARCHAN_RS=1'b1
	MASTER7_ARCHAN_RS=1'b1
	MASTER8_ARCHAN_RS=1'b1
	MASTER9_ARCHAN_RS=1'b1
	MASTER10_ARCHAN_RS=1'b1
	MASTER11_ARCHAN_RS=1'b1
	MASTER12_ARCHAN_RS=1'b1
	MASTER13_ARCHAN_RS=1'b1
	MASTER14_ARCHAN_RS=1'b1
	MASTER15_ARCHAN_RS=1'b1
	MASTER0_WCHAN_RS=1'b1
	MASTER1_WCHAN_RS=1'b1
	MASTER2_WCHAN_RS=1'b1
	MASTER3_WCHAN_RS=1'b1
	MASTER4_WCHAN_RS=1'b1
	MASTER5_WCHAN_RS=1'b1
	MASTER6_WCHAN_RS=1'b1
	MASTER7_WCHAN_RS=1'b1
	MASTER8_WCHAN_RS=1'b1
	MASTER9_WCHAN_RS=1'b1
	MASTER10_WCHAN_RS=1'b1
	MASTER11_WCHAN_RS=1'b1
	MASTER12_WCHAN_RS=1'b1
	MASTER13_WCHAN_RS=1'b1
	MASTER14_WCHAN_RS=1'b1
	MASTER15_WCHAN_RS=1'b1
	MASTER0_RCHAN_RS=1'b1
	MASTER1_RCHAN_RS=1'b1
	MASTER2_RCHAN_RS=1'b1
	MASTER3_RCHAN_RS=1'b1
	MASTER4_RCHAN_RS=1'b1
	MASTER5_RCHAN_RS=1'b1
	MASTER6_RCHAN_RS=1'b1
	MASTER7_RCHAN_RS=1'b1
	MASTER8_RCHAN_RS=1'b1
	MASTER9_RCHAN_RS=1'b1
	MASTER10_RCHAN_RS=1'b1
	MASTER11_RCHAN_RS=1'b1
	MASTER12_RCHAN_RS=1'b1
	MASTER13_RCHAN_RS=1'b1
	MASTER14_RCHAN_RS=1'b1
	MASTER15_RCHAN_RS=1'b1
	MASTER0_BCHAN_RS=1'b1
	MASTER1_BCHAN_RS=1'b1
	MASTER2_BCHAN_RS=1'b1
	MASTER3_BCHAN_RS=1'b1
	MASTER4_BCHAN_RS=1'b1
	MASTER5_BCHAN_RS=1'b1
	MASTER6_BCHAN_RS=1'b1
	MASTER7_BCHAN_RS=1'b1
	MASTER8_BCHAN_RS=1'b1
	MASTER9_BCHAN_RS=1'b1
	MASTER10_BCHAN_RS=1'b1
	MASTER11_BCHAN_RS=1'b1
	MASTER12_BCHAN_RS=1'b1
	MASTER13_BCHAN_RS=1'b1
	MASTER14_BCHAN_RS=1'b1
	MASTER15_BCHAN_RS=1'b1
	SLAVE0_AWCHAN_RS=1'b1
	SLAVE1_AWCHAN_RS=1'b1
	SLAVE2_AWCHAN_RS=1'b1
	SLAVE3_AWCHAN_RS=1'b1
	SLAVE4_AWCHAN_RS=1'b1
	SLAVE5_AWCHAN_RS=1'b1
	SLAVE6_AWCHAN_RS=1'b1
	SLAVE7_AWCHAN_RS=1'b1
	SLAVE8_AWCHAN_RS=1'b1
	SLAVE9_AWCHAN_RS=1'b1
	SLAVE10_AWCHAN_RS=1'b1
	SLAVE11_AWCHAN_RS=1'b1
	SLAVE12_AWCHAN_RS=1'b1
	SLAVE13_AWCHAN_RS=1'b1
	SLAVE14_AWCHAN_RS=1'b1
	SLAVE15_AWCHAN_RS=1'b1
	SLAVE16_AWCHAN_RS=1'b1
	SLAVE17_AWCHAN_RS=1'b1
	SLAVE18_AWCHAN_RS=1'b1
	SLAVE19_AWCHAN_RS=1'b1
	SLAVE20_AWCHAN_RS=1'b1
	SLAVE21_AWCHAN_RS=1'b1
	SLAVE22_AWCHAN_RS=1'b1
	SLAVE23_AWCHAN_RS=1'b1
	SLAVE24_AWCHAN_RS=1'b1
	SLAVE25_AWCHAN_RS=1'b1
	SLAVE26_AWCHAN_RS=1'b1
	SLAVE27_AWCHAN_RS=1'b1
	SLAVE28_AWCHAN_RS=1'b1
	SLAVE29_AWCHAN_RS=1'b1
	SLAVE30_AWCHAN_RS=1'b1
	SLAVE31_AWCHAN_RS=1'b1
	SLAVE0_ARCHAN_RS=1'b1
	SLAVE1_ARCHAN_RS=1'b1
	SLAVE2_ARCHAN_RS=1'b1
	SLAVE3_ARCHAN_RS=1'b1
	SLAVE4_ARCHAN_RS=1'b1
	SLAVE5_ARCHAN_RS=1'b1
	SLAVE6_ARCHAN_RS=1'b1
	SLAVE7_ARCHAN_RS=1'b1
	SLAVE8_ARCHAN_RS=1'b1
	SLAVE9_ARCHAN_RS=1'b1
	SLAVE10_ARCHAN_RS=1'b1
	SLAVE11_ARCHAN_RS=1'b1
	SLAVE12_ARCHAN_RS=1'b1
	SLAVE13_ARCHAN_RS=1'b1
	SLAVE14_ARCHAN_RS=1'b1
	SLAVE15_ARCHAN_RS=1'b1
	SLAVE16_ARCHAN_RS=1'b1
	SLAVE17_ARCHAN_RS=1'b1
	SLAVE18_ARCHAN_RS=1'b1
	SLAVE19_ARCHAN_RS=1'b1
	SLAVE20_ARCHAN_RS=1'b1
	SLAVE21_ARCHAN_RS=1'b1
	SLAVE22_ARCHAN_RS=1'b1
	SLAVE23_ARCHAN_RS=1'b1
	SLAVE24_ARCHAN_RS=1'b1
	SLAVE25_ARCHAN_RS=1'b1
	SLAVE26_ARCHAN_RS=1'b1
	SLAVE27_ARCHAN_RS=1'b1
	SLAVE28_ARCHAN_RS=1'b1
	SLAVE29_ARCHAN_RS=1'b1
	SLAVE30_ARCHAN_RS=1'b1
	SLAVE31_ARCHAN_RS=1'b1
	SLAVE0_WCHAN_RS=1'b1
	SLAVE1_WCHAN_RS=1'b1
	SLAVE2_WCHAN_RS=1'b1
	SLAVE3_WCHAN_RS=1'b1
	SLAVE4_WCHAN_RS=1'b1
	SLAVE5_WCHAN_RS=1'b1
	SLAVE6_WCHAN_RS=1'b1
	SLAVE7_WCHAN_RS=1'b1
	SLAVE8_WCHAN_RS=1'b1
	SLAVE9_WCHAN_RS=1'b1
	SLAVE10_WCHAN_RS=1'b1
	SLAVE11_WCHAN_RS=1'b1
	SLAVE12_WCHAN_RS=1'b1
	SLAVE13_WCHAN_RS=1'b1
	SLAVE14_WCHAN_RS=1'b1
	SLAVE15_WCHAN_RS=1'b1
	SLAVE16_WCHAN_RS=1'b1
	SLAVE17_WCHAN_RS=1'b1
	SLAVE18_WCHAN_RS=1'b1
	SLAVE19_WCHAN_RS=1'b1
	SLAVE20_WCHAN_RS=1'b1
	SLAVE21_WCHAN_RS=1'b1
	SLAVE22_WCHAN_RS=1'b1
	SLAVE23_WCHAN_RS=1'b1
	SLAVE24_WCHAN_RS=1'b1
	SLAVE25_WCHAN_RS=1'b1
	SLAVE26_WCHAN_RS=1'b1
	SLAVE27_WCHAN_RS=1'b1
	SLAVE28_WCHAN_RS=1'b1
	SLAVE29_WCHAN_RS=1'b1
	SLAVE30_WCHAN_RS=1'b1
	SLAVE31_WCHAN_RS=1'b1
	SLAVE0_RCHAN_RS=1'b1
	SLAVE1_RCHAN_RS=1'b1
	SLAVE2_RCHAN_RS=1'b1
	SLAVE3_RCHAN_RS=1'b1
	SLAVE4_RCHAN_RS=1'b1
	SLAVE5_RCHAN_RS=1'b1
	SLAVE6_RCHAN_RS=1'b1
	SLAVE7_RCHAN_RS=1'b1
	SLAVE8_RCHAN_RS=1'b1
	SLAVE9_RCHAN_RS=1'b1
	SLAVE10_RCHAN_RS=1'b1
	SLAVE11_RCHAN_RS=1'b1
	SLAVE12_RCHAN_RS=1'b1
	SLAVE13_RCHAN_RS=1'b1
	SLAVE14_RCHAN_RS=1'b1
	SLAVE15_RCHAN_RS=1'b1
	SLAVE16_RCHAN_RS=1'b1
	SLAVE17_RCHAN_RS=1'b1
	SLAVE18_RCHAN_RS=1'b1
	SLAVE19_RCHAN_RS=1'b1
	SLAVE20_RCHAN_RS=1'b1
	SLAVE21_RCHAN_RS=1'b1
	SLAVE22_RCHAN_RS=1'b1
	SLAVE23_RCHAN_RS=1'b1
	SLAVE24_RCHAN_RS=1'b1
	SLAVE25_RCHAN_RS=1'b1
	SLAVE26_RCHAN_RS=1'b1
	SLAVE27_RCHAN_RS=1'b1
	SLAVE28_RCHAN_RS=1'b1
	SLAVE29_RCHAN_RS=1'b1
	SLAVE30_RCHAN_RS=1'b1
	SLAVE31_RCHAN_RS=1'b1
	SLAVE0_BCHAN_RS=1'b1
	SLAVE1_BCHAN_RS=1'b1
	SLAVE2_BCHAN_RS=1'b1
	SLAVE3_BCHAN_RS=1'b1
	SLAVE4_BCHAN_RS=1'b1
	SLAVE5_BCHAN_RS=1'b1
	SLAVE6_BCHAN_RS=1'b1
	SLAVE7_BCHAN_RS=1'b1
	SLAVE8_BCHAN_RS=1'b1
	SLAVE9_BCHAN_RS=1'b1
	SLAVE10_BCHAN_RS=1'b1
	SLAVE11_BCHAN_RS=1'b1
	SLAVE12_BCHAN_RS=1'b1
	SLAVE13_BCHAN_RS=1'b1
	SLAVE14_BCHAN_RS=1'b1
	SLAVE15_BCHAN_RS=1'b1
	SLAVE16_BCHAN_RS=1'b1
	SLAVE17_BCHAN_RS=1'b1
	SLAVE18_BCHAN_RS=1'b1
	SLAVE19_BCHAN_RS=1'b1
	SLAVE20_BCHAN_RS=1'b1
	SLAVE21_BCHAN_RS=1'b1
	SLAVE22_BCHAN_RS=1'b1
	SLAVE23_BCHAN_RS=1'b1
	SLAVE24_BCHAN_RS=1'b1
	SLAVE25_BCHAN_RS=1'b1
	SLAVE26_BCHAN_RS=1'b1
	SLAVE27_BCHAN_RS=1'b1
	SLAVE28_BCHAN_RS=1'b1
	SLAVE29_BCHAN_RS=1'b1
	SLAVE30_BCHAN_RS=1'b1
	SLAVE31_BCHAN_RS=1'b1
	MASTER0_DEF_BURST_LEN=8'b00000000
	MASTER1_DEF_BURST_LEN=8'b00000000
	MASTER2_DEF_BURST_LEN=8'b00000000
	MASTER3_DEF_BURST_LEN=8'b00000000
	MASTER4_DEF_BURST_LEN=8'b00000000
	MASTER5_DEF_BURST_LEN=8'b00000000
	MASTER6_DEF_BURST_LEN=8'b00000000
	MASTER7_DEF_BURST_LEN=8'b00000000
	MASTER8_DEF_BURST_LEN=8'b00000000
	MASTER9_DEF_BURST_LEN=8'b00000000
	MASTER10_DEF_BURST_LEN=8'b00000000
	MASTER11_DEF_BURST_LEN=8'b00000000
	MASTER12_DEF_BURST_LEN=8'b00000000
	MASTER13_DEF_BURST_LEN=8'b00000000
	MASTER14_DEF_BURST_LEN=8'b00000000
	MASTER15_DEF_BURST_LEN=8'b00000000
	AHB_MASTER0_BRESP_CHECK_MODE=2'b00
	AHB_MASTER1_BRESP_CHECK_MODE=2'b00
	AHB_MASTER2_BRESP_CHECK_MODE=2'b00
	AHB_MASTER3_BRESP_CHECK_MODE=2'b00
	AHB_MASTER4_BRESP_CHECK_MODE=2'b00
	AHB_MASTER5_BRESP_CHECK_MODE=2'b00
	AHB_MASTER6_BRESP_CHECK_MODE=2'b00
	AHB_MASTER7_BRESP_CHECK_MODE=2'b00
	AHB_MASTER8_BRESP_CHECK_MODE=2'b00
	AHB_MASTER9_BRESP_CHECK_MODE=2'b00
	AHB_MASTER10_BRESP_CHECK_MODE=2'b00
	AHB_MASTER11_BRESP_CHECK_MODE=2'b00
	AHB_MASTER12_BRESP_CHECK_MODE=2'b00
	AHB_MASTER13_BRESP_CHECK_MODE=2'b00
	AHB_MASTER14_BRESP_CHECK_MODE=2'b00
	AHB_MASTER15_BRESP_CHECK_MODE=2'b00
	AHB_MASTER0_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER1_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER2_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER3_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER4_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER5_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER6_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER7_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER8_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER9_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER10_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER11_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER12_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER13_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER14_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER15_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	HI_FREQ=32'b00000000000000000000000000000001
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000110
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000011
	MASTERID_WIDTH=32'b00000000000000000000000000001001
	BASE_WIDTH=32'b00000000000000000000000000100110
	SLOT_BASE_VEC=38'b00000000000000000000000000000000000000
	CMPR_WIDTH=32'b00000000000000000000000000100110
	SLOT_MIN_VEC=38'b00000001100000000000010000000000000000
	SLOT_MAX_VEC=38'b00000001100000000000011111111111111111
	MASTER_TYPE=2'b00
	SLAVE_TYPE=2'b00
	SLAVE_READ_ZERO_SLAVE_ID=1'b1
	SLAVE_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER_AWCHAN_RS=1'b1
	MASTER_ARCHAN_RS=1'b1
	MASTER_WCHAN_RS=1'b1
	MASTER_RCHAN_RS=1'b1
	MASTER_BCHAN_RS=1'b1
	SLAVE_AWCHAN_RS=1'b1
	SLAVE_ARCHAN_RS=1'b1
	SLAVE_WCHAN_RS=1'b1
	SLAVE_RCHAN_RS=1'b1
	SLAVE_BCHAN_RS=1'b1
	AHB_MASTER_PORTS_BRESP_CHECK_MODE=2'b00
	AHB_MASTER_PORTS_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	MASTER_PORTS_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_PORTS_DATA_WIDTH=32'b00000000000000000000000000100000
	MASTER_DATA_WIDTH_PORT=32'b00000000000000000000010000000000
	MDW0_UPPER=13'b0000001000000
	MDW1_UPPER=13'b0000010000000
	MDW2_UPPER=13'b0000011000000
	MDW3_UPPER=13'b0000100000000
	MDW4_UPPER=13'b0000101000000
	MDW5_UPPER=13'b0000110000000
	MDW6_UPPER=13'b0000111000000
	MDW7_UPPER=13'b0001000000000
	MDW8_UPPER=13'b0001001000000
	MDW9_UPPER=13'b0001010000000
	MDW10_UPPER=13'b0001011000000
	MDW11_UPPER=13'b0001100000000
	MDW12_UPPER=13'b0001101000000
	MDW13_UPPER=13'b0001110000000
	MDW14_UPPER=13'b0001111000000
	MDW15_UPPER=13'b0010000000000
	SLAVE_DATA_WIDTH_PORT=32'b00000000000000000000011111000000
	SDW0_UPPER=13'b0000000100000
	SDW1_UPPER=13'b0000001100000
	SDW2_UPPER=13'b0000010000000
	SDW3_UPPER=13'b0000011000000
	SDW4_UPPER=13'b0000100000000
	SDW5_UPPER=13'b0000101000000
	SDW6_UPPER=13'b0000110000000
	SDW7_UPPER=13'b0000111000000
	SDW8_UPPER=13'b0001000000000
	SDW9_UPPER=13'b0001001000000
	SDW10_UPPER=13'b0001010000000
	SDW11_UPPER=13'b0001011000000
	SDW12_UPPER=13'b0001100000000
	SDW13_UPPER=13'b0001101000000
	SDW14_UPPER=13'b0001110000000
	SDW15_UPPER=13'b0001111000000
	SDW16_UPPER=13'b0010000000000
	SDW17_UPPER=13'b0010001000000
	SDW18_UPPER=13'b0010010000000
	SDW19_UPPER=13'b0010011000000
	SDW20_UPPER=13'b0010100000000
	SDW21_UPPER=13'b0010101000000
	SDW22_UPPER=13'b0010110000000
	SDW23_UPPER=13'b0010111000000
	SDW24_UPPER=13'b0011000000000
	SDW25_UPPER=13'b0011001000000
	SDW26_UPPER=13'b0011010000000
	SDW27_UPPER=13'b0011011000000
	SDW28_UPPER=13'b0011100000000
	SDW29_UPPER=13'b0011101000000
	SDW30_UPPER=13'b0011110000000
	SDW31_UPPER=13'b0011111000000
	MDW_UPPER_VEC=13'b0000001000000
	MDW_LOWER_VEC=13'b0000000000000
	SDW_UPPER_VEC=13'b0000000100000
	SDW_LOWER_VEC=13'b0000000000000
	MASTER_STRB_WIDTH_PORT=32'b00000000000000000000000010000000
	SLAVE_STRB_WIDTH_PORT=32'b00000000000000000000000011111000
	MASTER0_WRITE_CONNECTIVITY=1'b1
	MASTER1_WRITE_CONNECTIVITY=1'b1
	MASTER2_WRITE_CONNECTIVITY=1'b1
	MASTER3_WRITE_CONNECTIVITY=1'b1
	MASTER4_WRITE_CONNECTIVITY=1'b1
	MASTER5_WRITE_CONNECTIVITY=1'b1
	MASTER6_WRITE_CONNECTIVITY=1'b1
	MASTER7_WRITE_CONNECTIVITY=1'b1
	MASTER8_WRITE_CONNECTIVITY=1'b1
	MASTER9_WRITE_CONNECTIVITY=1'b1
	MASTER10_WRITE_CONNECTIVITY=1'b1
	MASTER11_WRITE_CONNECTIVITY=1'b1
	MASTER12_WRITE_CONNECTIVITY=1'b1
	MASTER13_WRITE_CONNECTIVITY=1'b1
	MASTER14_WRITE_CONNECTIVITY=1'b1
	MASTER15_WRITE_CONNECTIVITY=1'b1
	MASTER0_READ_CONNECTIVITY=1'b1
	MASTER1_READ_CONNECTIVITY=1'b1
	MASTER2_READ_CONNECTIVITY=1'b1
	MASTER3_READ_CONNECTIVITY=1'b1
	MASTER4_READ_CONNECTIVITY=1'b1
	MASTER5_READ_CONNECTIVITY=1'b1
	MASTER6_READ_CONNECTIVITY=1'b1
	MASTER7_READ_CONNECTIVITY=1'b1
	MASTER8_READ_CONNECTIVITY=1'b1
	MASTER9_READ_CONNECTIVITY=1'b1
	MASTER10_READ_CONNECTIVITY=1'b1
	MASTER11_READ_CONNECTIVITY=1'b1
	MASTER12_READ_CONNECTIVITY=1'b1
	MASTER13_READ_CONNECTIVITY=1'b1
	MASTER14_READ_CONNECTIVITY=1'b1
	MASTER15_READ_CONNECTIVITY=1'b1
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	MASTER_DEF_BURST_LEN=8'b00000000
	SLAVE_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	S_CDC=1'b0
	M_CDC=1'b0
	MASTER_READ_INTERLEAVE=1'b0
	SLAVE_READ_INTERLEAVE=1'b0
	CROSSBAR_INTERLEAVE=1'b0
   Generated name = COREAXI4INTERCONNECT_Z5
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v:22:7:22:38:@N:CG364:@XP_MSG">RegisterSlice.v(22)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_RegisterSlice in library work.

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:23:7:23:37:@N:CG364:@XP_MSG">RegSliceFull.v(23)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001001101
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_77s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_77s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_77s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:23:7:23:37:@N:CG364:@XP_MSG">RegSliceFull.v(23)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001001100
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_76s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:23:7:23:37:@N:CG364:@XP_MSG">RegSliceFull.v(23)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001010010
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_82s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_82s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_82s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:23:7:23:37:@N:CG364:@XP_MSG">RegSliceFull.v(23)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000001011
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_11s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_11s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_11s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v:23:7:23:42:@N:CG364:@XP_MSG">MstrDataWidthConv.v(23)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_MstrDataWidthConv in library work.

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	DATA_FIFO_DEPTH=14'b00000000010000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrDataWidthConv_Z6
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z6 .......
Finished optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z6 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v:21:7:21:48:@N:CG364:@XP_MSG">MstrClockDomainCrossing.v(21)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_MstrClockDomainCrossing in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	MASTER_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001001101
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000001011
	RCHAN_WIDTH=32'b00000000000000000000000001001100
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_MstrClockDomainCrossing_Z7
Running optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z7 .......
Finished optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z7 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v:23:7:23:40:@N:CG364:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_MasterConvertor in library work.

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MasterConvertor_Z8
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v:25:7:25:46:@N:CG364:@XP_MSG">MstrProtocolConverter.v(25)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_MstrProtocolConverter in library work.

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s .......
Finished optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z8 .......
Finished optimization stage 1 on caxi4interconnect_MasterConvertor_Z8 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v:22:7:22:38:@N:CG364:@XP_MSG">RegisterSlice.v(22)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_RegisterSlice in library work.

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000001001
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:23:7:23:37:@N:CG364:@XP_MSG">RegSliceFull.v(23)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001001110
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_78s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:23:7:23:37:@N:CG364:@XP_MSG">RegSliceFull.v(23)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001010011
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_83s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_83s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_83s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:23:7:23:37:@N:CG364:@XP_MSG">RegSliceFull.v(23)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000001100
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_12s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_12s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_12s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v:23:7:23:46:@N:CG364:@XP_MSG">SlvDataWidthConverter.v(23)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_SlvDataWidthConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z9
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v:25:7:25:34:@N:CG364:@XP_MSG">FIFO_CTRL.v(25)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_FIFO_CTRL in library work.

	FIFO_SIZE=32'b00000000000000000000000000010000
	NEARLY_FULL=32'b00000000000000000000000000001111
	NEARLY_EMPTY=32'b00000000000000000000000010000000
	ADDRESS_WIDTH=32'b00000000000000000000000000000100
	fmax=32'b00000000000000000000000000010000
	fdiff=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s
Running optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v:20:7:20:29:@N:CG364:@XP_MSG">FIFO.v(20)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	DATA_WIDTH_IN=32'b00000000000000000000000000101110
	DATA_WIDTH_OUT=32'b00000000000000000000000000101110
	NEARLY_FULL_THRESH=32'b00000000000000000000000000001111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000010000000
	FIFO_SIZE=32'b00000000000000000000000000010000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000100
	NEARLY_EMPTY=32'b00000000000000000000000010000000
	NEARLY_FULL=32'b00000000000000000000000000001111
   Generated name = caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v:22:7:22:34:@N:CG364:@XP_MSG">RAM_BLOCK.v(22)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000101110
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v:65:7:65:13:@N:CL134:@XP_MSG">RAM_BLOCK.v(65)</a><!@TM:1694525930> | Found RAM mem, depth=16, width=46
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
Running optimization stage 1 on caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v:21:7:21:38:@N:CG364:@XP_MSG">Hold_Reg_Ctrl.v(21)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_Hold_Reg_Ctrl in library work.
Running optimization stage 1 on caxi4interconnect_Hold_Reg_Ctrl .......
Finished optimization stage 1 on caxi4interconnect_Hold_Reg_Ctrl (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v:24:7:24:49:@N:CG364:@XP_MSG">DWC_DownConv_Hold_Reg_Wr.v(24)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_DWC_DownConv_Hold_Reg_Wr in library work.

	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	ID_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s .......
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v:20:7:20:49:@N:CG364:@XP_MSG">DWC_DownConv_widthConvwr.v(20)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_DWC_DownConv_widthConvwr in library work.

	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	STRB_WIDTH_IN=32'b00000000000000000000000000001000
	STRB_WIDTH_OUT=32'b00000000000000000000000000000100
	ID_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v:142:20:142:42:@W:CG133:@XP_MSG">DWC_DownConv_widthConvwr.v(142)</a><!@TM:1694525930> | Object WVLID_FIXED_BURST_CTRL is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v:396:3:396:9:@W:CL207:@XP_MSG">DWC_DownConv_widthConvwr.v(396)</a><!@TM:1694525930> | All reachable assignments to cnt_plus_1_eq_0 assign 0, register removed by optimization.</font>
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 164MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v:19:7:19:54:@N:CG364:@XP_MSG">DWC_DownConv_CmdFifoWriteCtrl.v(19)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	USER_WIDTH=32'b00000000000000000000000000000001
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	READ_INTERLEAVE=1'b0
	TOTAL_IDS=32'b00000000000000000000001000000000
	SEND_TRANS=1'b0
	WAIT_AVALID=1'b1
   Generated name = caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1 .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v:627:3:627:9:@W:CL207:@XP_MSG">DWC_DownConv_CmdFifoWriteCtrl.v(627)</a><!@TM:1694525930> | All reachable assignments to SLAVE_AID[8:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v:24:7:24:58:@N:CG364:@XP_MSG">DWC_DownConv_preCalcCmdFifoWrCtrl.v(24)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl in library work.

	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	WRITE_ENABLE=1'b1
	MASTER_MAX_SIZE=32'b00000000000000000000000000000011
	MASTER_SIZE_MAX_MASK=32'b00000000000000000000000000000111
	MAX_SIZE=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v:126:2:126:8:@A:CL282:@XP_MSG">DWC_DownConv_preCalcCmdFifoWrCtrl.v(126)</a><!@TM:1694525930> | Feedback mux created for signal unaligned_fixed_len_iter_pre[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v:126:2:126:8:@A:CL282:@XP_MSG">DWC_DownConv_preCalcCmdFifoWrCtrl.v(126)</a><!@TM:1694525930> | Feedback mux created for signal fixed_burst_pre. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v:20:7:20:52:@N:CG364:@XP_MSG">DWC_DownConv_writeWidthConv.v(20)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_DWC_DownConv_writeWidthConv in library work.

	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	ADDR_FIFO_DEPTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	USER_WIDTH=32'b00000000000000000000000000000001
	STRB_WIDTH_IN=32'b00000000000000000000000000001000
	STRB_WIDTH_OUT=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
	TOTAL_IDS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_DownConv_writeWidthConv_Z10
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v:20:7:20:38:@N:CG364:@XP_MSG">DWC_brespCtrl.v(20)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_DWC_brespCtrl in library work.

	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_DWC_brespCtrl_1s_9s
Running optimization stage 1 on caxi4interconnect_DWC_brespCtrl_1s_9s .......
Finished optimization stage 1 on caxi4interconnect_DWC_brespCtrl_1s_9s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v:20:7:20:29:@N:CG364:@XP_MSG">FIFO.v(20)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_FIFO in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	DATA_WIDTH_IN=32'b00000000000000000000000000001010
	DATA_WIDTH_OUT=32'b00000000000000000000000000001010
	NEARLY_FULL_THRESH=32'b00000000000000000000000000001111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000010000000
	FIFO_SIZE=32'b00000000000000000000000000010000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000100
	NEARLY_EMPTY=32'b00000000000000000000000010000000
	NEARLY_FULL=32'b00000000000000000000000000001111
   Generated name = caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v:22:7:22:34:@N:CG364:@XP_MSG">RAM_BLOCK.v(22)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_RAM_BLOCK in library work.

	MEM_DEPTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000001010
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v:65:7:65:13:@N:CL134:@XP_MSG">RAM_BLOCK.v(65)</a><!@TM:1694525930> | Found RAM mem, depth=16, width=10
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
Running optimization stage 1 on caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v:161:22:161:41:@W:CG360:@XP_MSG">DWC_DownConv_writeWidthConv.v(161)</a><!@TM:1694525930> | Removing wire brespFifoEmpty_temp, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v:165:15:165:26:@W:CG360:@XP_MSG">DWC_DownConv_writeWidthConv.v(165)</a><!@TM:1694525930> | Removing wire brespFifowe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v:178:12:178:42:@W:CG360:@XP_MSG">DWC_DownConv_writeWidthConv.v(178)</a><!@TM:1694525930> | Removing wire tot_len_M_to_boundary_conv_pre, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v:179:11:179:34:@W:CG360:@XP_MSG">DWC_DownConv_writeWidthConv.v(179)</a><!@TM:1694525930> | Removing wire to_boundary_conv_M1_pre, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v:183:9:183:39:@W:CG360:@XP_MSG">DWC_DownConv_writeWidthConv.v(183)</a><!@TM:1694525930> | Removing wire tot_len_GT_max_length_comb_pre, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v:184:12:184:41:@W:CG360:@XP_MSG">DWC_DownConv_writeWidthConv.v(184)</a><!@TM:1694525930> | Removing wire tot_len_M_max_length_comb_pre, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v:185:11:185:26:@W:CG360:@XP_MSG">DWC_DownConv_writeWidthConv.v(185)</a><!@TM:1694525930> | Removing wire tot_axi_len_pre, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v:192:5:192:23:@W:CG360:@XP_MSG">DWC_DownConv_writeWidthConv.v(192)</a><!@TM:1694525930> | Removing wire MASTER_AWVALID_reg, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v:193:5:193:27:@W:CG360:@XP_MSG">DWC_DownConv_writeWidthConv.v(193)</a><!@TM:1694525930> | Removing wire from_ctrl_MASTER_READY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v:194:5:194:27:@W:CG360:@XP_MSG">DWC_DownConv_writeWidthConv.v(194)</a><!@TM:1694525930> | Removing wire to_ctrl_MASTER_AWVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v:318:7:318:15:@W:CG133:@XP_MSG">DWC_DownConv_writeWidthConv.v(318)</a><!@TM:1694525930> | Object id_range is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_writeWidthConv_Z10 .......
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_writeWidthConv_Z10 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v:19:7:19:54:@N:CG364:@XP_MSG">DWC_DownConv_CmdFifoWriteCtrl.v(19)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	USER_WIDTH=32'b00000000000000000000000000000001
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	READ_INTERLEAVE=1'b0
	TOTAL_IDS=32'b00000000000000000000000000000001
	SEND_TRANS=1'b0
	WAIT_AVALID=1'b1
   Generated name = caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1 .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v:627:3:627:9:@W:CL207:@XP_MSG">DWC_DownConv_CmdFifoWriteCtrl.v(627)</a><!@TM:1694525930> | All reachable assignments to SLAVE_AID[8:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v:24:7:24:58:@N:CG364:@XP_MSG">DWC_DownConv_preCalcCmdFifoWrCtrl.v(24)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl in library work.

	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	WRITE_ENABLE=1'b0
	MASTER_MAX_SIZE=32'b00000000000000000000000000000011
	MASTER_SIZE_MAX_MASK=32'b00000000000000000000000000000111
	MAX_SIZE=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v:126:2:126:8:@A:CL282:@XP_MSG">DWC_DownConv_preCalcCmdFifoWrCtrl.v(126)</a><!@TM:1694525930> | Feedback mux created for signal unaligned_fixed_len_iter_pre[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v:126:2:126:8:@A:CL282:@XP_MSG">DWC_DownConv_preCalcCmdFifoWrCtrl.v(126)</a><!@TM:1694525930> | Feedback mux created for signal fixed_burst_pre. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v:20:7:20:51:@N:CG364:@XP_MSG">DWC_DownConv_readWidthConv.v(20)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_DWC_DownConv_readWidthConv in library work.

	DATA_WIDTH_IN=32'b00000000000000000000000000100000
	ADDR_FIFO_DEPTH=32'b00000000000000000000000000010000
	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	DATA_WIDTH_OUT=32'b00000000000000000000000001000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	USER_WIDTH=32'b00000000000000000000000000000001
	READ_INTERLEAVE=1'b0
	TOTAL_IDS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v:24:7:24:49:@N:CG364:@XP_MSG">DWC_DownConv_Hold_Reg_Rd.v(24)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_DWC_DownConv_Hold_Reg_Rd in library work.

	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	ID_WIDTH=32'b00000000000000000000000000001001
   Generated name = caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s .......
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v:20:7:20:49:@N:CG364:@XP_MSG">DWC_DownConv_widthConvrd.v(20)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_DWC_DownConv_widthConvrd in library work.

	CMD_FIFO_DATA_WIDTH=32'b00000000000000000000000000101110
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	DATA_WIDTH_IN=32'b00000000000000000000000000100000
	DATA_WIDTH_OUT=32'b00000000000000000000000001000000
	READ_INTERLEAVE=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v:547:3:547:9:@W:CL169:@XP_MSG">DWC_DownConv_widthConvrd.v(547)</a><!@TM:1694525930> | Pruning unused register rdCmdFifoEmpty_reg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v:426:3:426:9:@W:CL169:@XP_MSG">DWC_DownConv_widthConvrd.v(426)</a><!@TM:1694525930> | Pruning unused register cnt[8:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v:18:7:18:33:@N:CG364:@XP_MSG">byte2bit.v(18)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_byte2bit in library work.

	DATA_WIDTH_IN=32'b00000000000000000000000000100000
	DATA_WIDTH_OUT=32'b00000000000000000000000001000000
   Generated name = caxi4interconnect_byte2bit_32s_64s
Running optimization stage 1 on caxi4interconnect_byte2bit_32s_64s .......
Finished optimization stage 1 on caxi4interconnect_byte2bit_32s_64s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v:141:12:141:42:@W:CG360:@XP_MSG">DWC_DownConv_readWidthConv.v(141)</a><!@TM:1694525930> | Removing wire tot_len_M_to_boundary_conv_pre, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v:142:11:142:34:@W:CG360:@XP_MSG">DWC_DownConv_readWidthConv.v(142)</a><!@TM:1694525930> | Removing wire to_boundary_conv_M1_pre, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v:146:9:146:39:@W:CG360:@XP_MSG">DWC_DownConv_readWidthConv.v(146)</a><!@TM:1694525930> | Removing wire tot_len_GT_max_length_comb_pre, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v:147:12:147:41:@W:CG360:@XP_MSG">DWC_DownConv_readWidthConv.v(147)</a><!@TM:1694525930> | Removing wire tot_len_M_max_length_comb_pre, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v:148:11:148:26:@W:CG360:@XP_MSG">DWC_DownConv_readWidthConv.v(148)</a><!@TM:1694525930> | Removing wire tot_axi_len_pre, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v:154:5:154:28:@W:CG360:@XP_MSG">DWC_DownConv_readWidthConv.v(154)</a><!@TM:1694525930> | Removing wire from_ctrl_SLAVE_ARREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v:172:31:172:41:@W:CG360:@XP_MSG">DWC_DownConv_readWidthConv.v(172)</a><!@TM:1694525930> | Removing wire MASTER_SEL, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v:173:31:173:49:@W:CG360:@XP_MSG">DWC_DownConv_readWidthConv.v(173)</a><!@TM:1694525930> | Removing wire MASTER_RVALID_Temp, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v:181:7:181:8:@W:CG133:@XP_MSG">DWC_DownConv_readWidthConv.v(181)</a><!@TM:1694525930> | Object i is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v:502:7:502:8:@W:CG133:@XP_MSG">DWC_DownConv_readWidthConv.v(502)</a><!@TM:1694525930> | Object k is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v:502:9:502:10:@W:CG133:@XP_MSG">DWC_DownConv_readWidthConv.v(502)</a><!@TM:1694525930> | Object l is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s .......
Finished optimization stage 1 on caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v:20:7:20:38:@N:CG364:@XP_MSG">DownConverter.v(20)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_DownConverter in library work.

	ADDR_FIFO_DEPTH=32'b00000000000000000000000000010000
	DATA_WIDTH_IN=32'b00000000000000000000000001000000
	DATA_WIDTH_OUT=32'b00000000000000000000000000100000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	USER_WIDTH=32'b00000000000000000000000000000001
	STRB_WIDTH_IN=32'b00000000000000000000000000001000
	STRB_WIDTH_OUT=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0
Running optimization stage 1 on caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0 .......
Finished optimization stage 1 on caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z9 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z9 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v:26:7:26:45:@N:CG364:@XP_MSG">SlvProtocolConverter.v(26)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_SlvProtocolConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000000100000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b0
	WRITE_ZERO_SLAVE_ID=1'b0
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	MAX_TRANS=32'b00000000000000000000000000100000
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z11
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v:19:7:19:46:@N:CG364:@XP_MSG">SlvAxi4ProtConvAXI4ID.v(19)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_SlvAxi4ProtConvAXI4ID in library work.

	ZERO_SLAVE_ID=1'b0
	ID_WIDTH=32'b00000000000000000000000000001001
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvAxi4ProtConvAXI4ID_0_9s_8s_0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v:62:12:62:21:@W:CG360:@XP_MSG">SlvAxi4ProtConvAXI4ID.v(62)</a><!@TM:1694525930> | Removing wire fifoEmpty, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v:63:12:63:20:@W:CG360:@XP_MSG">SlvAxi4ProtConvAXI4ID.v(63)</a><!@TM:1694525930> | Removing wire fifoFull, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v:64:12:64:26:@W:CG360:@XP_MSG">SlvAxi4ProtConvAXI4ID.v(64)</a><!@TM:1694525930> | Removing wire fifoNearlyFull, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v:65:27:65:36:@W:CG360:@XP_MSG">SlvAxi4ProtConvAXI4ID.v(65)</a><!@TM:1694525930> | Removing wire IDFifoOut, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v:66:12:66:18:@W:CG360:@XP_MSG">SlvAxi4ProtConvAXI4ID.v(66)</a><!@TM:1694525930> | Removing wire fifoWr, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v:67:12:67:18:@W:CG360:@XP_MSG">SlvAxi4ProtConvAXI4ID.v(67)</a><!@TM:1694525930> | Removing wire fifoRd, as there is no assignment to it.</font>
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_0_9s_8s_0 .......
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_0_9s_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z11 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z11 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v:21:7:21:47:@N:CG364:@XP_MSG">SlvClockDomainCrossing.v(21)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_SlvClockDomainCrossing in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	SLAVE_DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001001110
	WCHAN_WIDTH=32'b00000000000000000000000000100110
	BCHAN_WIDTH=32'b00000000000000000000000000001100
	RCHAN_WIDTH=32'b00000000000000000000000000101101
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z12
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z12 .......
Finished optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z12 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v:24:7:24:39:@N:CG364:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_SlaveConvertor in library work.

	ID_WIDTH=32'b00000000000000000000000000001001
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000000100000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b0
	WRITE_ZERO_SLAVE_ID=1'b0
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	CLOCK_DOMAIN_CROSSING=1'b0
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000100000
   Generated name = caxi4interconnect_SlaveConvertor_Z13
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z13 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z13 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 168MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:112:2:112:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(112)</a><!@TM:1694525930> | Removing wire MASTER1_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:126:2:126:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(126)</a><!@TM:1694525930> | Removing wire MASTER2_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:140:2:140:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(140)</a><!@TM:1694525930> | Removing wire MASTER3_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:154:2:154:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(154)</a><!@TM:1694525930> | Removing wire MASTER4_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:168:2:168:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(168)</a><!@TM:1694525930> | Removing wire MASTER5_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:182:2:182:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(182)</a><!@TM:1694525930> | Removing wire MASTER6_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:196:2:196:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(196)</a><!@TM:1694525930> | Removing wire MASTER7_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:210:2:210:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(210)</a><!@TM:1694525930> | Removing wire MASTER8_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:224:2:224:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(224)</a><!@TM:1694525930> | Removing wire MASTER9_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:238:2:238:18:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(238)</a><!@TM:1694525930> | Removing wire MASTER10_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:252:2:252:18:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(252)</a><!@TM:1694525930> | Removing wire MASTER11_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:266:2:266:18:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(266)</a><!@TM:1694525930> | Removing wire MASTER12_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:280:2:280:18:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(280)</a><!@TM:1694525930> | Removing wire MASTER13_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:294:2:294:18:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(294)</a><!@TM:1694525930> | Removing wire MASTER14_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:308:2:308:18:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(308)</a><!@TM:1694525930> | Removing wire MASTER15_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:326:2:326:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(326)</a><!@TM:1694525930> | Removing wire MASTER1_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:334:2:334:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(334)</a><!@TM:1694525930> | Removing wire MASTER2_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:342:2:342:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(342)</a><!@TM:1694525930> | Removing wire MASTER3_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:350:2:350:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(350)</a><!@TM:1694525930> | Removing wire MASTER4_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:358:2:358:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(358)</a><!@TM:1694525930> | Removing wire MASTER5_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:366:2:366:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(366)</a><!@TM:1694525930> | Removing wire MASTER6_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:374:2:374:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(374)</a><!@TM:1694525930> | Removing wire MASTER7_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:382:2:382:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(382)</a><!@TM:1694525930> | Removing wire MASTER8_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:390:2:390:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(390)</a><!@TM:1694525930> | Removing wire MASTER9_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:398:2:398:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(398)</a><!@TM:1694525930> | Removing wire MASTER10_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:406:2:406:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(406)</a><!@TM:1694525930> | Removing wire MASTER11_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:414:2:414:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(414)</a><!@TM:1694525930> | Removing wire MASTER12_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:422:2:422:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(422)</a><!@TM:1694525930> | Removing wire MASTER13_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:430:2:430:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(430)</a><!@TM:1694525930> | Removing wire MASTER14_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:438:2:438:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(438)</a><!@TM:1694525930> | Removing wire MASTER15_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:447:2:447:13:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(447)</a><!@TM:1694525930> | Removing wire MASTER1_BID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:448:2:448:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(448)</a><!@TM:1694525930> | Removing wire MASTER1_BRESP, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:449:2:449:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(449)</a><!@TM:1694525930> | Removing wire MASTER1_BUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:450:2:450:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(450)</a><!@TM:1694525930> | Removing wire MASTER1_BVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:453:2:453:13:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(453)</a><!@TM:1694525930> | Removing wire MASTER2_BID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:454:2:454:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(454)</a><!@TM:1694525930> | Removing wire MASTER2_BRESP, as there is no assignment to it.</font>

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log F:\MPFS_Projects\MPFS_ICICLE\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on COREAXI4INTERCONNECT_Z5 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:112:2:112:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(112)</a><!@TM:1694525930> | *Output MASTER1_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:126:2:126:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(126)</a><!@TM:1694525930> | *Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:140:2:140:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(140)</a><!@TM:1694525930> | *Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:154:2:154:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(154)</a><!@TM:1694525930> | *Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:168:2:168:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(168)</a><!@TM:1694525930> | *Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:182:2:182:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(182)</a><!@TM:1694525930> | *Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:196:2:196:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(196)</a><!@TM:1694525930> | *Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:210:2:210:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(210)</a><!@TM:1694525930> | *Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:224:2:224:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(224)</a><!@TM:1694525930> | *Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:238:2:238:18:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(238)</a><!@TM:1694525930> | *Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:252:2:252:18:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(252)</a><!@TM:1694525930> | *Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:266:2:266:18:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(266)</a><!@TM:1694525930> | *Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:280:2:280:18:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(280)</a><!@TM:1694525930> | *Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:294:2:294:18:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(294)</a><!@TM:1694525930> | *Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:308:2:308:18:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(308)</a><!@TM:1694525930> | *Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:326:2:326:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(326)</a><!@TM:1694525930> | *Output MASTER1_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:334:2:334:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(334)</a><!@TM:1694525930> | *Output MASTER2_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:342:2:342:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(342)</a><!@TM:1694525930> | *Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:350:2:350:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(350)</a><!@TM:1694525930> | *Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:358:2:358:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(358)</a><!@TM:1694525930> | *Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:366:2:366:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(366)</a><!@TM:1694525930> | *Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:374:2:374:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(374)</a><!@TM:1694525930> | *Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:382:2:382:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(382)</a><!@TM:1694525930> | *Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:390:2:390:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(390)</a><!@TM:1694525930> | *Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:398:2:398:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(398)</a><!@TM:1694525930> | *Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:406:2:406:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(406)</a><!@TM:1694525930> | *Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:414:2:414:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(414)</a><!@TM:1694525930> | *Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:422:2:422:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(422)</a><!@TM:1694525930> | *Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:430:2:430:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(430)</a><!@TM:1694525930> | *Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:438:2:438:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(438)</a><!@TM:1694525930> | *Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:447:2:447:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(447)</a><!@TM:1694525930> | *Output MASTER1_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:448:2:448:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(448)</a><!@TM:1694525930> | *Output MASTER1_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:449:2:449:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(449)</a><!@TM:1694525930> | *Output MASTER1_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:450:2:450:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(450)</a><!@TM:1694525930> | *Output MASTER1_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:453:2:453:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(453)</a><!@TM:1694525930> | *Output MASTER2_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:454:2:454:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(454)</a><!@TM:1694525930> | *Output MASTER2_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:455:2:455:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(455)</a><!@TM:1694525930> | *Output MASTER2_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:456:2:456:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(456)</a><!@TM:1694525930> | *Output MASTER2_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:459:2:459:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(459)</a><!@TM:1694525930> | *Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:460:2:460:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(460)</a><!@TM:1694525930> | *Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:461:2:461:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(461)</a><!@TM:1694525930> | *Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:462:2:462:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(462)</a><!@TM:1694525930> | *Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:465:2:465:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(465)</a><!@TM:1694525930> | *Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:466:2:466:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(466)</a><!@TM:1694525930> | *Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:467:2:467:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(467)</a><!@TM:1694525930> | *Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:468:2:468:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(468)</a><!@TM:1694525930> | *Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:471:2:471:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(471)</a><!@TM:1694525930> | *Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:472:2:472:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(472)</a><!@TM:1694525930> | *Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:473:2:473:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(473)</a><!@TM:1694525930> | *Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:474:2:474:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(474)</a><!@TM:1694525930> | *Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:477:2:477:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(477)</a><!@TM:1694525930> | *Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:478:2:478:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(478)</a><!@TM:1694525930> | *Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:479:2:479:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(479)</a><!@TM:1694525930> | *Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:480:2:480:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(480)</a><!@TM:1694525930> | *Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:483:2:483:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(483)</a><!@TM:1694525930> | *Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:484:2:484:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(484)</a><!@TM:1694525930> | *Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:485:2:485:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(485)</a><!@TM:1694525930> | *Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:486:2:486:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(486)</a><!@TM:1694525930> | *Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:489:2:489:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(489)</a><!@TM:1694525930> | *Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:490:2:490:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(490)</a><!@TM:1694525930> | *Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:491:2:491:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(491)</a><!@TM:1694525930> | *Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:492:2:492:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(492)</a><!@TM:1694525930> | *Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:495:2:495:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(495)</a><!@TM:1694525930> | *Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:496:2:496:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(496)</a><!@TM:1694525930> | *Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:497:2:497:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(497)</a><!@TM:1694525930> | *Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:498:2:498:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(498)</a><!@TM:1694525930> | *Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:501:2:501:14:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(501)</a><!@TM:1694525930> | *Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:502:2:502:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(502)</a><!@TM:1694525930> | *Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:503:2:503:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(503)</a><!@TM:1694525930> | *Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:504:2:504:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(504)</a><!@TM:1694525930> | *Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:507:2:507:14:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(507)</a><!@TM:1694525930> | *Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:508:2:508:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(508)</a><!@TM:1694525930> | *Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:509:2:509:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(509)</a><!@TM:1694525930> | *Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:510:2:510:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(510)</a><!@TM:1694525930> | *Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:513:2:513:14:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(513)</a><!@TM:1694525930> | *Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:514:2:514:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(514)</a><!@TM:1694525930> | *Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:515:2:515:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(515)</a><!@TM:1694525930> | *Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:516:2:516:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(516)</a><!@TM:1694525930> | *Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:519:2:519:14:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(519)</a><!@TM:1694525930> | *Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:520:2:520:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(520)</a><!@TM:1694525930> | *Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:521:2:521:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(521)</a><!@TM:1694525930> | *Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:522:2:522:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(522)</a><!@TM:1694525930> | *Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:525:2:525:14:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(525)</a><!@TM:1694525930> | *Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:526:2:526:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(526)</a><!@TM:1694525930> | *Output MASTER14_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:527:2:527:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(527)</a><!@TM:1694525930> | *Output MASTER14_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:528:2:528:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(528)</a><!@TM:1694525930> | *Output MASTER14_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:531:2:531:14:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(531)</a><!@TM:1694525930> | *Output MASTER15_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:532:2:532:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(532)</a><!@TM:1694525930> | *Output MASTER15_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:533:2:533:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(533)</a><!@TM:1694525930> | *Output MASTER15_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:534:2:534:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(534)</a><!@TM:1694525930> | *Output MASTER15_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:565:2:565:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(565)</a><!@TM:1694525930> | *Output MASTER1_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:579:2:579:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(579)</a><!@TM:1694525930> | *Output MASTER2_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:593:2:593:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(593)</a><!@TM:1694525930> | *Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:607:2:607:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(607)</a><!@TM:1694525930> | *Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:621:2:621:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(621)</a><!@TM:1694525930> | *Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:635:2:635:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(635)</a><!@TM:1694525930> | *Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:649:2:649:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(649)</a><!@TM:1694525930> | *Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:663:2:663:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(663)</a><!@TM:1694525930> | *Output MASTER8_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:677:2:677:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(677)</a><!@TM:1694525930> | *Output MASTER9_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:691:2:691:18:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(691)</a><!@TM:1694525930> | *Output MASTER10_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>

Only the first 100 messages of id 'CL318' are reported. To see all messages use 'report_messages -log F:\MPFS_Projects\MPFS_ICICLE\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_compiler.srr -id CL318' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL318} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on COREAXI4INTERCONNECT_Z5 (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC0_INITIATOR\FIC0_INITIATOR.v:1476:7:1476:21:@N:CG364:@XP_MSG">FIC0_INITIATOR.v(1476)</a><!@TM:1694525930> | Synthesizing module FIC0_INITIATOR in library work.
Running optimization stage 1 on FIC0_INITIATOR .......
Finished optimization stage 1 on FIC0_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC_0_PERIPHERALS\FIC_0_PERIPHERALS.v:9:7:9:24:@N:CG364:@XP_MSG">FIC_0_PERIPHERALS.v(9)</a><!@TM:1694525930> | Synthesizing module FIC_0_PERIPHERALS in library work.
Running optimization stage 1 on FIC_0_PERIPHERALS .......
Finished optimization stage 1 on FIC_0_PERIPHERALS (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 168MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\AXI4_address_shim.v:43:7:43:23:@N:CG364:@XP_MSG">AXI4_address_shim.v(43)</a><!@TM:1694525930> | Synthesizing module AXI_ADDRESS_SHIM in library work.
Running optimization stage 1 on AXI_ADDRESS_SHIM .......
Finished optimization stage 1 on AXI_ADDRESS_SHIM (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 168MB)
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\FIC_1_INITIATOR\FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG1283:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1694525930> | Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:24:7:24:37:@N:CG364:@XP_MSG">Axi4CrossBar.v(24)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_Axi4CrossBar in library work.

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000100
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000101
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000101
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100110
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=38'b00000000000000000000000000000000000000
	SLOT_MAX_VEC=38'b11111111111111111111111111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000000
	READ_INTERLEAVE=1'b0
	NUM_SLAVES_INT=32'b00000000000000000000000000000010
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000000
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000100
	MASTERID_WIDTH=32'b00000000000000000000000000001001
	MASTER_READ_CONNECTIVITY_INT=2'b11
	MASTER_WRITE_CONNECTIVITY_INT=2'b11
   Generated name = caxi4interconnect_Axi4CrossBar_Z14
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:318:7:318:8:@W:CG133:@XP_MSG">Axi4CrossBar.v(318)</a><!@TM:1694525930> | Object i is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z14 .......
Finished optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z14 (CPU Time 0h:00m:00s, Memory Used current: 169MB peak: 169MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v:25:7:25:27:@N:CG364:@XP_MSG">CoreAxi4Interconnect.v(25)</a><!@TM:1694525930> | Synthesizing module COREAXI4INTERCONNECT in library work.

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	OPTIMIZATION=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000100
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ADDR_WIDTH_INT=32'b00000000000000000000000000100000
	SLAVE0_START_ADDR=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR=32'b10000000000000000000000000000000
	SLAVE2_START_ADDR=32'b00010000000000000000000000000000
	SLAVE3_START_ADDR=32'b00011000000000000000000000000000
	SLAVE4_START_ADDR=32'b00100000000000000000000000000000
	SLAVE5_START_ADDR=32'b00101000000000000000000000000000
	SLAVE6_START_ADDR=32'b00110000000000000000000000000000
	SLAVE7_START_ADDR=32'b00111000000000000000000000000000
	SLAVE8_START_ADDR=32'b01000000000000000000000000000000
	SLAVE9_START_ADDR=32'b01001000000000000000000000000000
	SLAVE10_START_ADDR=32'b01010000000000000000000000000000
	SLAVE11_START_ADDR=32'b01011000000000000000000000000000
	SLAVE12_START_ADDR=32'b10010000000000000000000000000000
	SLAVE13_START_ADDR=32'b10010000001100000000000000000000
	SLAVE14_START_ADDR=32'b10010000011000000000000000000000
	SLAVE15_START_ADDR=32'b10010000100100000000000000000000
	SLAVE16_START_ADDR=32'b10010000110000000000000000000000
	SLAVE17_START_ADDR=32'b10010000111100000000000000000000
	SLAVE18_START_ADDR=32'b10010001001000000000000000000000
	SLAVE19_START_ADDR=32'b10010001010100000000000000000000
	SLAVE20_START_ADDR=32'b10010001100000000000000000000000
	SLAVE21_START_ADDR=32'b10010001101100000000000000000000
	SLAVE22_START_ADDR=32'b10010001111000000000000000000000
	SLAVE23_START_ADDR=32'b10010010000100000000000000000000
	SLAVE24_START_ADDR=32'b10010010010000000000000000000000
	SLAVE25_START_ADDR=32'b10010010011100000000000000000000
	SLAVE26_START_ADDR=32'b10010010101000000000000000000000
	SLAVE27_START_ADDR=32'b10010010110100000000000000000000
	SLAVE28_START_ADDR=32'b10010011000000000000000000000000
	SLAVE29_START_ADDR=32'b10010011001100000000000000000000
	SLAVE30_START_ADDR=32'b10010011011000000000000000000000
	SLAVE31_START_ADDR=32'b10010011100100000000000000000000
	SLAVE0_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE0_END_ADDR=32'b11111111111111111111111111111111
	SLAVE1_END_ADDR=32'b10001111111111111111111111111111
	SLAVE2_END_ADDR=32'b00010111111111111111111111111111
	SLAVE3_END_ADDR=32'b00011111111111111111111111111111
	SLAVE4_END_ADDR=32'b00100111111111111111111111111111
	SLAVE5_END_ADDR=32'b00101111111111111111111111111111
	SLAVE6_END_ADDR=32'b00110111111111111111111111111111
	SLAVE7_END_ADDR=32'b00111111111111111111111111111111
	SLAVE8_END_ADDR=32'b01000111111111111111111111111111
	SLAVE9_END_ADDR=32'b01001111111111111111111111111111
	SLAVE10_END_ADDR=32'b01010111111111111111111111111111
	SLAVE11_END_ADDR=32'b01011111111111111111111111111111
	SLAVE12_END_ADDR=32'b10010000001011111111111111111111
	SLAVE13_END_ADDR=32'b10010000010111111111111111111111
	SLAVE14_END_ADDR=32'b10010000100011111111111111111111
	SLAVE15_END_ADDR=32'b10010000101111111111111111111111
	SLAVE16_END_ADDR=32'b10010000111011111111111111111111
	SLAVE17_END_ADDR=32'b10010001000111111111111111111111
	SLAVE18_END_ADDR=32'b10010001010011111111111111111111
	SLAVE19_END_ADDR=32'b10010001011111111111111111111111
	SLAVE20_END_ADDR=32'b10010001101011111111111111111111
	SLAVE21_END_ADDR=32'b10010001110111111111111111111111
	SLAVE22_END_ADDR=32'b10010010000011111111111111111111
	SLAVE23_END_ADDR=32'b10010010001111111111111111111111
	SLAVE24_END_ADDR=32'b10010010011011111111111111111111
	SLAVE25_END_ADDR=32'b10010010100111111111111111111111
	SLAVE26_END_ADDR=32'b10010010110011111111111111111111
	SLAVE27_END_ADDR=32'b10010010111111111111111111111111
	SLAVE28_END_ADDR=32'b10010011001011111111111111111111
	SLAVE29_END_ADDR=32'b10010011010111111111111111111111
	SLAVE30_END_ADDR=32'b10010011100011111111111111111111
	SLAVE31_END_ADDR=32'b10010011101111111111111111111111
	SLAVE0_END_ADDR_UPPER=32'b00000000000000000000000000111111
	SLAVE1_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_END_ADDR_UPPER=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER0_WRITE_SLAVE0=1'b1
	MASTER0_WRITE_SLAVE1=1'b1
	MASTER0_WRITE_SLAVE2=1'b1
	MASTER0_WRITE_SLAVE3=1'b1
	MASTER0_WRITE_SLAVE4=1'b1
	MASTER0_WRITE_SLAVE5=1'b1
	MASTER0_WRITE_SLAVE6=1'b1
	MASTER0_WRITE_SLAVE7=1'b1
	MASTER0_WRITE_SLAVE8=1'b1
	MASTER0_WRITE_SLAVE9=1'b1
	MASTER0_WRITE_SLAVE10=1'b1
	MASTER0_WRITE_SLAVE11=1'b1
	MASTER0_WRITE_SLAVE12=1'b1
	MASTER0_WRITE_SLAVE13=1'b1
	MASTER0_WRITE_SLAVE14=1'b1
	MASTER0_WRITE_SLAVE15=1'b1
	MASTER0_WRITE_SLAVE16=1'b1
	MASTER0_WRITE_SLAVE17=1'b1
	MASTER0_WRITE_SLAVE18=1'b1
	MASTER0_WRITE_SLAVE19=1'b1
	MASTER0_WRITE_SLAVE20=1'b1
	MASTER0_WRITE_SLAVE21=1'b1
	MASTER0_WRITE_SLAVE22=1'b1
	MASTER0_WRITE_SLAVE23=1'b1
	MASTER0_WRITE_SLAVE24=1'b1
	MASTER0_WRITE_SLAVE25=1'b1
	MASTER0_WRITE_SLAVE26=1'b1
	MASTER0_WRITE_SLAVE27=1'b1
	MASTER0_WRITE_SLAVE28=1'b1
	MASTER0_WRITE_SLAVE29=1'b1
	MASTER0_WRITE_SLAVE30=1'b1
	MASTER0_WRITE_SLAVE31=1'b1
	MASTER1_WRITE_SLAVE0=1'b1
	MASTER1_WRITE_SLAVE1=1'b1
	MASTER1_WRITE_SLAVE2=1'b1
	MASTER1_WRITE_SLAVE3=1'b1
	MASTER1_WRITE_SLAVE4=1'b1
	MASTER1_WRITE_SLAVE5=1'b1
	MASTER1_WRITE_SLAVE6=1'b1
	MASTER1_WRITE_SLAVE7=1'b1
	MASTER1_WRITE_SLAVE8=1'b1
	MASTER1_WRITE_SLAVE9=1'b1
	MASTER1_WRITE_SLAVE10=1'b1
	MASTER1_WRITE_SLAVE11=1'b1
	MASTER1_WRITE_SLAVE12=1'b1
	MASTER1_WRITE_SLAVE13=1'b1
	MASTER1_WRITE_SLAVE14=1'b1
	MASTER1_WRITE_SLAVE15=1'b1
	MASTER1_WRITE_SLAVE16=1'b1
	MASTER1_WRITE_SLAVE17=1'b1
	MASTER1_WRITE_SLAVE18=1'b1
	MASTER1_WRITE_SLAVE19=1'b1
	MASTER1_WRITE_SLAVE20=1'b1
	MASTER1_WRITE_SLAVE21=1'b1
	MASTER1_WRITE_SLAVE22=1'b1
	MASTER1_WRITE_SLAVE23=1'b1
	MASTER1_WRITE_SLAVE24=1'b1
	MASTER1_WRITE_SLAVE25=1'b1
	MASTER1_WRITE_SLAVE26=1'b1
	MASTER1_WRITE_SLAVE27=1'b1
	MASTER1_WRITE_SLAVE28=1'b1
	MASTER1_WRITE_SLAVE29=1'b1
	MASTER1_WRITE_SLAVE30=1'b1
	MASTER1_WRITE_SLAVE31=1'b1
	MASTER2_WRITE_SLAVE0=1'b1
	MASTER2_WRITE_SLAVE1=1'b1
	MASTER2_WRITE_SLAVE2=1'b1
	MASTER2_WRITE_SLAVE3=1'b1
	MASTER2_WRITE_SLAVE4=1'b1
	MASTER2_WRITE_SLAVE5=1'b1
	MASTER2_WRITE_SLAVE6=1'b1
	MASTER2_WRITE_SLAVE7=1'b1
	MASTER2_WRITE_SLAVE8=1'b1
	MASTER2_WRITE_SLAVE9=1'b1
	MASTER2_WRITE_SLAVE10=1'b1
	MASTER2_WRITE_SLAVE11=1'b1
	MASTER2_WRITE_SLAVE12=1'b1
	MASTER2_WRITE_SLAVE13=1'b1
	MASTER2_WRITE_SLAVE14=1'b1
	MASTER2_WRITE_SLAVE15=1'b1
	MASTER2_WRITE_SLAVE16=1'b1
	MASTER2_WRITE_SLAVE17=1'b1
	MASTER2_WRITE_SLAVE18=1'b1
	MASTER2_WRITE_SLAVE19=1'b1
	MASTER2_WRITE_SLAVE20=1'b1
	MASTER2_WRITE_SLAVE21=1'b1
	MASTER2_WRITE_SLAVE22=1'b1
	MASTER2_WRITE_SLAVE23=1'b1
	MASTER2_WRITE_SLAVE24=1'b1
	MASTER2_WRITE_SLAVE25=1'b1
	MASTER2_WRITE_SLAVE26=1'b1
	MASTER2_WRITE_SLAVE27=1'b1
	MASTER2_WRITE_SLAVE28=1'b1
	MASTER2_WRITE_SLAVE29=1'b1
	MASTER2_WRITE_SLAVE30=1'b1
	MASTER2_WRITE_SLAVE31=1'b1
	MASTER3_WRITE_SLAVE0=1'b1
	MASTER3_WRITE_SLAVE1=1'b1
	MASTER3_WRITE_SLAVE2=1'b1
	MASTER3_WRITE_SLAVE3=1'b1
	MASTER3_WRITE_SLAVE4=1'b1
	MASTER3_WRITE_SLAVE5=1'b1
	MASTER3_WRITE_SLAVE6=1'b1
	MASTER3_WRITE_SLAVE7=1'b1
	MASTER3_WRITE_SLAVE8=1'b1
	MASTER3_WRITE_SLAVE9=1'b1
	MASTER3_WRITE_SLAVE10=1'b1
	MASTER3_WRITE_SLAVE11=1'b1
	MASTER3_WRITE_SLAVE12=1'b1
	MASTER3_WRITE_SLAVE13=1'b1
	MASTER3_WRITE_SLAVE14=1'b1
	MASTER3_WRITE_SLAVE15=1'b1
	MASTER3_WRITE_SLAVE16=1'b1
	MASTER3_WRITE_SLAVE17=1'b1
	MASTER3_WRITE_SLAVE18=1'b1
	MASTER3_WRITE_SLAVE19=1'b1
	MASTER3_WRITE_SLAVE20=1'b1
	MASTER3_WRITE_SLAVE21=1'b1
	MASTER3_WRITE_SLAVE22=1'b1
	MASTER3_WRITE_SLAVE23=1'b1
	MASTER3_WRITE_SLAVE24=1'b1
	MASTER3_WRITE_SLAVE25=1'b1
	MASTER3_WRITE_SLAVE26=1'b1
	MASTER3_WRITE_SLAVE27=1'b1
	MASTER3_WRITE_SLAVE28=1'b1
	MASTER3_WRITE_SLAVE29=1'b1
	MASTER3_WRITE_SLAVE30=1'b1
	MASTER3_WRITE_SLAVE31=1'b1
	MASTER4_WRITE_SLAVE0=1'b1
	MASTER4_WRITE_SLAVE1=1'b1
	MASTER4_WRITE_SLAVE2=1'b1
	MASTER4_WRITE_SLAVE3=1'b1
	MASTER4_WRITE_SLAVE4=1'b1
	MASTER4_WRITE_SLAVE5=1'b1
	MASTER4_WRITE_SLAVE6=1'b1
	MASTER4_WRITE_SLAVE7=1'b1
	MASTER4_WRITE_SLAVE8=1'b1
	MASTER4_WRITE_SLAVE9=1'b1
	MASTER4_WRITE_SLAVE10=1'b1
	MASTER4_WRITE_SLAVE11=1'b1
	MASTER4_WRITE_SLAVE12=1'b1
	MASTER4_WRITE_SLAVE13=1'b1
	MASTER4_WRITE_SLAVE14=1'b1
	MASTER4_WRITE_SLAVE15=1'b1
	MASTER4_WRITE_SLAVE16=1'b1
	MASTER4_WRITE_SLAVE17=1'b1
	MASTER4_WRITE_SLAVE18=1'b1
	MASTER4_WRITE_SLAVE19=1'b1
	MASTER4_WRITE_SLAVE20=1'b1
	MASTER4_WRITE_SLAVE21=1'b1
	MASTER4_WRITE_SLAVE22=1'b1
	MASTER4_WRITE_SLAVE23=1'b1
	MASTER4_WRITE_SLAVE24=1'b1
	MASTER4_WRITE_SLAVE25=1'b1
	MASTER4_WRITE_SLAVE26=1'b1
	MASTER4_WRITE_SLAVE27=1'b1
	MASTER4_WRITE_SLAVE28=1'b1
	MASTER4_WRITE_SLAVE29=1'b1
	MASTER4_WRITE_SLAVE30=1'b1
	MASTER4_WRITE_SLAVE31=1'b1
	MASTER5_WRITE_SLAVE0=1'b1
	MASTER5_WRITE_SLAVE1=1'b1
	MASTER5_WRITE_SLAVE2=1'b1
	MASTER5_WRITE_SLAVE3=1'b1
	MASTER5_WRITE_SLAVE4=1'b1
	MASTER5_WRITE_SLAVE5=1'b1
	MASTER5_WRITE_SLAVE6=1'b1
	MASTER5_WRITE_SLAVE7=1'b1
	MASTER5_WRITE_SLAVE8=1'b1
	MASTER5_WRITE_SLAVE9=1'b1
	MASTER5_WRITE_SLAVE10=1'b1
	MASTER5_WRITE_SLAVE11=1'b1
	MASTER5_WRITE_SLAVE12=1'b1
	MASTER5_WRITE_SLAVE13=1'b1
	MASTER5_WRITE_SLAVE14=1'b1
	MASTER5_WRITE_SLAVE15=1'b1
	MASTER5_WRITE_SLAVE16=1'b1
	MASTER5_WRITE_SLAVE17=1'b1
	MASTER5_WRITE_SLAVE18=1'b1
	MASTER5_WRITE_SLAVE19=1'b1
	MASTER5_WRITE_SLAVE20=1'b1
	MASTER5_WRITE_SLAVE21=1'b1
	MASTER5_WRITE_SLAVE22=1'b1
	MASTER5_WRITE_SLAVE23=1'b1
	MASTER5_WRITE_SLAVE24=1'b1
	MASTER5_WRITE_SLAVE25=1'b1
	MASTER5_WRITE_SLAVE26=1'b1
	MASTER5_WRITE_SLAVE27=1'b1
	MASTER5_WRITE_SLAVE28=1'b1
	MASTER5_WRITE_SLAVE29=1'b1
	MASTER5_WRITE_SLAVE30=1'b1
	MASTER5_WRITE_SLAVE31=1'b1
	MASTER6_WRITE_SLAVE0=1'b1
	MASTER6_WRITE_SLAVE1=1'b1
	MASTER6_WRITE_SLAVE2=1'b1
	MASTER6_WRITE_SLAVE3=1'b1
	MASTER6_WRITE_SLAVE4=1'b1
	MASTER6_WRITE_SLAVE5=1'b1
	MASTER6_WRITE_SLAVE6=1'b1
	MASTER6_WRITE_SLAVE7=1'b1
	MASTER6_WRITE_SLAVE8=1'b1
	MASTER6_WRITE_SLAVE9=1'b1
	MASTER6_WRITE_SLAVE10=1'b1
	MASTER6_WRITE_SLAVE11=1'b1
	MASTER6_WRITE_SLAVE12=1'b1
	MASTER6_WRITE_SLAVE13=1'b1
	MASTER6_WRITE_SLAVE14=1'b1
	MASTER6_WRITE_SLAVE15=1'b1
	MASTER6_WRITE_SLAVE16=1'b1
	MASTER6_WRITE_SLAVE17=1'b1
	MASTER6_WRITE_SLAVE18=1'b1
	MASTER6_WRITE_SLAVE19=1'b1
	MASTER6_WRITE_SLAVE20=1'b1
	MASTER6_WRITE_SLAVE21=1'b1
	MASTER6_WRITE_SLAVE22=1'b1
	MASTER6_WRITE_SLAVE23=1'b1
	MASTER6_WRITE_SLAVE24=1'b1
	MASTER6_WRITE_SLAVE25=1'b1
	MASTER6_WRITE_SLAVE26=1'b1
	MASTER6_WRITE_SLAVE27=1'b1
	MASTER6_WRITE_SLAVE28=1'b1
	MASTER6_WRITE_SLAVE29=1'b1
	MASTER6_WRITE_SLAVE30=1'b1
	MASTER6_WRITE_SLAVE31=1'b1
	MASTER7_WRITE_SLAVE0=1'b1
	MASTER7_WRITE_SLAVE1=1'b1
	MASTER7_WRITE_SLAVE2=1'b1
	MASTER7_WRITE_SLAVE3=1'b1
	MASTER7_WRITE_SLAVE4=1'b1
	MASTER7_WRITE_SLAVE5=1'b1
	MASTER7_WRITE_SLAVE6=1'b1
	MASTER7_WRITE_SLAVE7=1'b1
	MASTER7_WRITE_SLAVE8=1'b1
	MASTER7_WRITE_SLAVE9=1'b1
	MASTER7_WRITE_SLAVE10=1'b1
	MASTER7_WRITE_SLAVE11=1'b1
	MASTER7_WRITE_SLAVE12=1'b1
	MASTER7_WRITE_SLAVE13=1'b1
	MASTER7_WRITE_SLAVE14=1'b1
	MASTER7_WRITE_SLAVE15=1'b1
	MASTER7_WRITE_SLAVE16=1'b1
	MASTER7_WRITE_SLAVE17=1'b1
	MASTER7_WRITE_SLAVE18=1'b1
	MASTER7_WRITE_SLAVE19=1'b1
	MASTER7_WRITE_SLAVE20=1'b1
	MASTER7_WRITE_SLAVE21=1'b1
	MASTER7_WRITE_SLAVE22=1'b1
	MASTER7_WRITE_SLAVE23=1'b1
	MASTER7_WRITE_SLAVE24=1'b1
	MASTER7_WRITE_SLAVE25=1'b1
	MASTER7_WRITE_SLAVE26=1'b1
	MASTER7_WRITE_SLAVE27=1'b1
	MASTER7_WRITE_SLAVE28=1'b1
	MASTER7_WRITE_SLAVE29=1'b1
	MASTER7_WRITE_SLAVE30=1'b1
	MASTER7_WRITE_SLAVE31=1'b1
	MASTER8_WRITE_SLAVE0=1'b1
	MASTER8_WRITE_SLAVE1=1'b1
	MASTER8_WRITE_SLAVE2=1'b1
	MASTER8_WRITE_SLAVE3=1'b1
	MASTER8_WRITE_SLAVE4=1'b1
	MASTER8_WRITE_SLAVE5=1'b1
	MASTER8_WRITE_SLAVE6=1'b1
	MASTER8_WRITE_SLAVE7=1'b1
	MASTER8_WRITE_SLAVE8=1'b1
	MASTER8_WRITE_SLAVE9=1'b1
	MASTER8_WRITE_SLAVE10=1'b1
	MASTER8_WRITE_SLAVE11=1'b1
	MASTER8_WRITE_SLAVE12=1'b1
	MASTER8_WRITE_SLAVE13=1'b1
	MASTER8_WRITE_SLAVE14=1'b1
	MASTER8_WRITE_SLAVE15=1'b1
	MASTER8_WRITE_SLAVE16=1'b1
	MASTER8_WRITE_SLAVE17=1'b1
	MASTER8_WRITE_SLAVE18=1'b1
	MASTER8_WRITE_SLAVE19=1'b1
	MASTER8_WRITE_SLAVE20=1'b1
	MASTER8_WRITE_SLAVE21=1'b1
	MASTER8_WRITE_SLAVE22=1'b1
	MASTER8_WRITE_SLAVE23=1'b1
	MASTER8_WRITE_SLAVE24=1'b1
	MASTER8_WRITE_SLAVE25=1'b1
	MASTER8_WRITE_SLAVE26=1'b1
	MASTER8_WRITE_SLAVE27=1'b1
	MASTER8_WRITE_SLAVE28=1'b1
	MASTER8_WRITE_SLAVE29=1'b1
	MASTER8_WRITE_SLAVE30=1'b1
	MASTER8_WRITE_SLAVE31=1'b1
	MASTER9_WRITE_SLAVE0=1'b1
	MASTER9_WRITE_SLAVE1=1'b1
	MASTER9_WRITE_SLAVE2=1'b1
	MASTER9_WRITE_SLAVE3=1'b1
	MASTER9_WRITE_SLAVE4=1'b1
	MASTER9_WRITE_SLAVE5=1'b1
	MASTER9_WRITE_SLAVE6=1'b1
	MASTER9_WRITE_SLAVE7=1'b1
	MASTER9_WRITE_SLAVE8=1'b1
	MASTER9_WRITE_SLAVE9=1'b1
	MASTER9_WRITE_SLAVE10=1'b1
	MASTER9_WRITE_SLAVE11=1'b1
	MASTER9_WRITE_SLAVE12=1'b1
	MASTER9_WRITE_SLAVE13=1'b1
	MASTER9_WRITE_SLAVE14=1'b1
	MASTER9_WRITE_SLAVE15=1'b1
	MASTER9_WRITE_SLAVE16=1'b1
	MASTER9_WRITE_SLAVE17=1'b1
	MASTER9_WRITE_SLAVE18=1'b1
	MASTER9_WRITE_SLAVE19=1'b1
	MASTER9_WRITE_SLAVE20=1'b1
	MASTER9_WRITE_SLAVE21=1'b1
	MASTER9_WRITE_SLAVE22=1'b1
	MASTER9_WRITE_SLAVE23=1'b1
	MASTER9_WRITE_SLAVE24=1'b1
	MASTER9_WRITE_SLAVE25=1'b1
	MASTER9_WRITE_SLAVE26=1'b1
	MASTER9_WRITE_SLAVE27=1'b1
	MASTER9_WRITE_SLAVE28=1'b1
	MASTER9_WRITE_SLAVE29=1'b1
	MASTER9_WRITE_SLAVE30=1'b1
	MASTER9_WRITE_SLAVE31=1'b1
	MASTER10_WRITE_SLAVE0=1'b1
	MASTER10_WRITE_SLAVE1=1'b1
	MASTER10_WRITE_SLAVE2=1'b1
	MASTER10_WRITE_SLAVE3=1'b1
	MASTER10_WRITE_SLAVE4=1'b1
	MASTER10_WRITE_SLAVE5=1'b1
	MASTER10_WRITE_SLAVE6=1'b1
	MASTER10_WRITE_SLAVE7=1'b1
	MASTER10_WRITE_SLAVE8=1'b1
	MASTER10_WRITE_SLAVE9=1'b1
	MASTER10_WRITE_SLAVE10=1'b1
	MASTER10_WRITE_SLAVE11=1'b1
	MASTER10_WRITE_SLAVE12=1'b1
	MASTER10_WRITE_SLAVE13=1'b1
	MASTER10_WRITE_SLAVE14=1'b1
	MASTER10_WRITE_SLAVE15=1'b1
	MASTER10_WRITE_SLAVE16=1'b1
	MASTER10_WRITE_SLAVE17=1'b1
	MASTER10_WRITE_SLAVE18=1'b1
	MASTER10_WRITE_SLAVE19=1'b1
	MASTER10_WRITE_SLAVE20=1'b1
	MASTER10_WRITE_SLAVE21=1'b1
	MASTER10_WRITE_SLAVE22=1'b1
	MASTER10_WRITE_SLAVE23=1'b1
	MASTER10_WRITE_SLAVE24=1'b1
	MASTER10_WRITE_SLAVE25=1'b1
	MASTER10_WRITE_SLAVE26=1'b1
	MASTER10_WRITE_SLAVE27=1'b1
	MASTER10_WRITE_SLAVE28=1'b1
	MASTER10_WRITE_SLAVE29=1'b1
	MASTER10_WRITE_SLAVE30=1'b1
	MASTER10_WRITE_SLAVE31=1'b1
	MASTER11_WRITE_SLAVE0=1'b1
	MASTER11_WRITE_SLAVE1=1'b1
	MASTER11_WRITE_SLAVE2=1'b1
	MASTER11_WRITE_SLAVE3=1'b1
	MASTER11_WRITE_SLAVE4=1'b1
	MASTER11_WRITE_SLAVE5=1'b1
	MASTER11_WRITE_SLAVE6=1'b1
	MASTER11_WRITE_SLAVE7=1'b1
	MASTER11_WRITE_SLAVE8=1'b1
	MASTER11_WRITE_SLAVE9=1'b1
	MASTER11_WRITE_SLAVE10=1'b1
	MASTER11_WRITE_SLAVE11=1'b1
	MASTER11_WRITE_SLAVE12=1'b1
	MASTER11_WRITE_SLAVE13=1'b1
	MASTER11_WRITE_SLAVE14=1'b1
	MASTER11_WRITE_SLAVE15=1'b1
	MASTER11_WRITE_SLAVE16=1'b1
	MASTER11_WRITE_SLAVE17=1'b1
	MASTER11_WRITE_SLAVE18=1'b1
	MASTER11_WRITE_SLAVE19=1'b1
	MASTER11_WRITE_SLAVE20=1'b1
	MASTER11_WRITE_SLAVE21=1'b1
	MASTER11_WRITE_SLAVE22=1'b1
	MASTER11_WRITE_SLAVE23=1'b1
	MASTER11_WRITE_SLAVE24=1'b1
	MASTER11_WRITE_SLAVE25=1'b1
	MASTER11_WRITE_SLAVE26=1'b1
	MASTER11_WRITE_SLAVE27=1'b1
	MASTER11_WRITE_SLAVE28=1'b1
	MASTER11_WRITE_SLAVE29=1'b1
	MASTER11_WRITE_SLAVE30=1'b1
	MASTER11_WRITE_SLAVE31=1'b1
	MASTER12_WRITE_SLAVE0=1'b1
	MASTER12_WRITE_SLAVE1=1'b1
	MASTER12_WRITE_SLAVE2=1'b1
	MASTER12_WRITE_SLAVE3=1'b1
	MASTER12_WRITE_SLAVE4=1'b1
	MASTER12_WRITE_SLAVE5=1'b1
	MASTER12_WRITE_SLAVE6=1'b1
	MASTER12_WRITE_SLAVE7=1'b1
	MASTER12_WRITE_SLAVE8=1'b1
	MASTER12_WRITE_SLAVE9=1'b1
	MASTER12_WRITE_SLAVE10=1'b1
	MASTER12_WRITE_SLAVE11=1'b1
	MASTER12_WRITE_SLAVE12=1'b1
	MASTER12_WRITE_SLAVE13=1'b1
	MASTER12_WRITE_SLAVE14=1'b1
	MASTER12_WRITE_SLAVE15=1'b1
	MASTER12_WRITE_SLAVE16=1'b1
	MASTER12_WRITE_SLAVE17=1'b1
	MASTER12_WRITE_SLAVE18=1'b1
	MASTER12_WRITE_SLAVE19=1'b1
	MASTER12_WRITE_SLAVE20=1'b1
	MASTER12_WRITE_SLAVE21=1'b1
	MASTER12_WRITE_SLAVE22=1'b1
	MASTER12_WRITE_SLAVE23=1'b1
	MASTER12_WRITE_SLAVE24=1'b1
	MASTER12_WRITE_SLAVE25=1'b1
	MASTER12_WRITE_SLAVE26=1'b1
	MASTER12_WRITE_SLAVE27=1'b1
	MASTER12_WRITE_SLAVE28=1'b1
	MASTER12_WRITE_SLAVE29=1'b1
	MASTER12_WRITE_SLAVE30=1'b1
	MASTER12_WRITE_SLAVE31=1'b1
	MASTER13_WRITE_SLAVE0=1'b1
	MASTER13_WRITE_SLAVE1=1'b1
	MASTER13_WRITE_SLAVE2=1'b1
	MASTER13_WRITE_SLAVE3=1'b1
	MASTER13_WRITE_SLAVE4=1'b1
	MASTER13_WRITE_SLAVE5=1'b1
	MASTER13_WRITE_SLAVE6=1'b1
	MASTER13_WRITE_SLAVE7=1'b1
	MASTER13_WRITE_SLAVE8=1'b1
	MASTER13_WRITE_SLAVE9=1'b1
	MASTER13_WRITE_SLAVE10=1'b1
	MASTER13_WRITE_SLAVE11=1'b1
	MASTER13_WRITE_SLAVE12=1'b1
	MASTER13_WRITE_SLAVE13=1'b1
	MASTER13_WRITE_SLAVE14=1'b1
	MASTER13_WRITE_SLAVE15=1'b1
	MASTER13_WRITE_SLAVE16=1'b1
	MASTER13_WRITE_SLAVE17=1'b1
	MASTER13_WRITE_SLAVE18=1'b1
	MASTER13_WRITE_SLAVE19=1'b1
	MASTER13_WRITE_SLAVE20=1'b1
	MASTER13_WRITE_SLAVE21=1'b1
	MASTER13_WRITE_SLAVE22=1'b1
	MASTER13_WRITE_SLAVE23=1'b1
	MASTER13_WRITE_SLAVE24=1'b1
	MASTER13_WRITE_SLAVE25=1'b1
	MASTER13_WRITE_SLAVE26=1'b1
	MASTER13_WRITE_SLAVE27=1'b1
	MASTER13_WRITE_SLAVE28=1'b1
	MASTER13_WRITE_SLAVE29=1'b1
	MASTER13_WRITE_SLAVE30=1'b1
	MASTER13_WRITE_SLAVE31=1'b1
	MASTER14_WRITE_SLAVE0=1'b1
	MASTER14_WRITE_SLAVE1=1'b1
	MASTER14_WRITE_SLAVE2=1'b1
	MASTER14_WRITE_SLAVE3=1'b1
	MASTER14_WRITE_SLAVE4=1'b1
	MASTER14_WRITE_SLAVE5=1'b1
	MASTER14_WRITE_SLAVE6=1'b1
	MASTER14_WRITE_SLAVE7=1'b1
	MASTER14_WRITE_SLAVE8=1'b1
	MASTER14_WRITE_SLAVE9=1'b1
	MASTER14_WRITE_SLAVE10=1'b1
	MASTER14_WRITE_SLAVE11=1'b1
	MASTER14_WRITE_SLAVE12=1'b1
	MASTER14_WRITE_SLAVE13=1'b1
	MASTER14_WRITE_SLAVE14=1'b1
	MASTER14_WRITE_SLAVE15=1'b1
	MASTER14_WRITE_SLAVE16=1'b1
	MASTER14_WRITE_SLAVE17=1'b1
	MASTER14_WRITE_SLAVE18=1'b1
	MASTER14_WRITE_SLAVE19=1'b1
	MASTER14_WRITE_SLAVE20=1'b1
	MASTER14_WRITE_SLAVE21=1'b1
	MASTER14_WRITE_SLAVE22=1'b1
	MASTER14_WRITE_SLAVE23=1'b1
	MASTER14_WRITE_SLAVE24=1'b1
	MASTER14_WRITE_SLAVE25=1'b1
	MASTER14_WRITE_SLAVE26=1'b1
	MASTER14_WRITE_SLAVE27=1'b1
	MASTER14_WRITE_SLAVE28=1'b1
	MASTER14_WRITE_SLAVE29=1'b1
	MASTER14_WRITE_SLAVE30=1'b1
	MASTER14_WRITE_SLAVE31=1'b1
	MASTER15_WRITE_SLAVE0=1'b1
	MASTER15_WRITE_SLAVE1=1'b1
	MASTER15_WRITE_SLAVE2=1'b1
	MASTER15_WRITE_SLAVE3=1'b1
	MASTER15_WRITE_SLAVE4=1'b1
	MASTER15_WRITE_SLAVE5=1'b1
	MASTER15_WRITE_SLAVE6=1'b1
	MASTER15_WRITE_SLAVE7=1'b1
	MASTER15_WRITE_SLAVE8=1'b1
	MASTER15_WRITE_SLAVE9=1'b1
	MASTER15_WRITE_SLAVE10=1'b1
	MASTER15_WRITE_SLAVE11=1'b1
	MASTER15_WRITE_SLAVE12=1'b1
	MASTER15_WRITE_SLAVE13=1'b1
	MASTER15_WRITE_SLAVE14=1'b1
	MASTER15_WRITE_SLAVE15=1'b1
	MASTER15_WRITE_SLAVE16=1'b1
	MASTER15_WRITE_SLAVE17=1'b1
	MASTER15_WRITE_SLAVE18=1'b1
	MASTER15_WRITE_SLAVE19=1'b1
	MASTER15_WRITE_SLAVE20=1'b1
	MASTER15_WRITE_SLAVE21=1'b1
	MASTER15_WRITE_SLAVE22=1'b1
	MASTER15_WRITE_SLAVE23=1'b1
	MASTER15_WRITE_SLAVE24=1'b1
	MASTER15_WRITE_SLAVE25=1'b1
	MASTER15_WRITE_SLAVE26=1'b1
	MASTER15_WRITE_SLAVE27=1'b1
	MASTER15_WRITE_SLAVE28=1'b1
	MASTER15_WRITE_SLAVE29=1'b1
	MASTER15_WRITE_SLAVE30=1'b1
	MASTER15_WRITE_SLAVE31=1'b1
	MASTER0_READ_SLAVE0=1'b1
	MASTER0_READ_SLAVE1=1'b1
	MASTER0_READ_SLAVE2=1'b1
	MASTER0_READ_SLAVE3=1'b1
	MASTER0_READ_SLAVE4=1'b1
	MASTER0_READ_SLAVE5=1'b1
	MASTER0_READ_SLAVE6=1'b1
	MASTER0_READ_SLAVE7=1'b1
	MASTER0_READ_SLAVE8=1'b1
	MASTER0_READ_SLAVE9=1'b1
	MASTER0_READ_SLAVE10=1'b1
	MASTER0_READ_SLAVE11=1'b1
	MASTER0_READ_SLAVE12=1'b1
	MASTER0_READ_SLAVE13=1'b1
	MASTER0_READ_SLAVE14=1'b1
	MASTER0_READ_SLAVE15=1'b1
	MASTER0_READ_SLAVE16=1'b1
	MASTER0_READ_SLAVE17=1'b1
	MASTER0_READ_SLAVE18=1'b1
	MASTER0_READ_SLAVE19=1'b1
	MASTER0_READ_SLAVE20=1'b1
	MASTER0_READ_SLAVE21=1'b1
	MASTER0_READ_SLAVE22=1'b1
	MASTER0_READ_SLAVE23=1'b1
	MASTER0_READ_SLAVE24=1'b1
	MASTER0_READ_SLAVE25=1'b1
	MASTER0_READ_SLAVE26=1'b1
	MASTER0_READ_SLAVE27=1'b1
	MASTER0_READ_SLAVE28=1'b1
	MASTER0_READ_SLAVE29=1'b1
	MASTER0_READ_SLAVE30=1'b1
	MASTER0_READ_SLAVE31=1'b1
	MASTER1_READ_SLAVE0=1'b1
	MASTER1_READ_SLAVE1=1'b1
	MASTER1_READ_SLAVE2=1'b1
	MASTER1_READ_SLAVE3=1'b1
	MASTER1_READ_SLAVE4=1'b1
	MASTER1_READ_SLAVE5=1'b1
	MASTER1_READ_SLAVE6=1'b1
	MASTER1_READ_SLAVE7=1'b1
	MASTER1_READ_SLAVE8=1'b1
	MASTER1_READ_SLAVE9=1'b1
	MASTER1_READ_SLAVE10=1'b1
	MASTER1_READ_SLAVE11=1'b1
	MASTER1_READ_SLAVE12=1'b1
	MASTER1_READ_SLAVE13=1'b1
	MASTER1_READ_SLAVE14=1'b1
	MASTER1_READ_SLAVE15=1'b1
	MASTER1_READ_SLAVE16=1'b1
	MASTER1_READ_SLAVE17=1'b1
	MASTER1_READ_SLAVE18=1'b1
	MASTER1_READ_SLAVE19=1'b1
	MASTER1_READ_SLAVE20=1'b1
	MASTER1_READ_SLAVE21=1'b1
	MASTER1_READ_SLAVE22=1'b1
	MASTER1_READ_SLAVE23=1'b1
	MASTER1_READ_SLAVE24=1'b1
	MASTER1_READ_SLAVE25=1'b1
	MASTER1_READ_SLAVE26=1'b1
	MASTER1_READ_SLAVE27=1'b1
	MASTER1_READ_SLAVE28=1'b1
	MASTER1_READ_SLAVE29=1'b1
	MASTER1_READ_SLAVE30=1'b1
	MASTER1_READ_SLAVE31=1'b1
	MASTER2_READ_SLAVE0=1'b1
	MASTER2_READ_SLAVE1=1'b1
	MASTER2_READ_SLAVE2=1'b1
	MASTER2_READ_SLAVE3=1'b1
	MASTER2_READ_SLAVE4=1'b1
	MASTER2_READ_SLAVE5=1'b1
	MASTER2_READ_SLAVE6=1'b1
	MASTER2_READ_SLAVE7=1'b1
	MASTER2_READ_SLAVE8=1'b1
	MASTER2_READ_SLAVE9=1'b1
	MASTER2_READ_SLAVE10=1'b1
	MASTER2_READ_SLAVE11=1'b1
	MASTER2_READ_SLAVE12=1'b1
	MASTER2_READ_SLAVE13=1'b1
	MASTER2_READ_SLAVE14=1'b1
	MASTER2_READ_SLAVE15=1'b1
	MASTER2_READ_SLAVE16=1'b1
	MASTER2_READ_SLAVE17=1'b1
	MASTER2_READ_SLAVE18=1'b1
	MASTER2_READ_SLAVE19=1'b1
	MASTER2_READ_SLAVE20=1'b1
	MASTER2_READ_SLAVE21=1'b1
	MASTER2_READ_SLAVE22=1'b1
	MASTER2_READ_SLAVE23=1'b1
	MASTER2_READ_SLAVE24=1'b1
	MASTER2_READ_SLAVE25=1'b1
	MASTER2_READ_SLAVE26=1'b1
	MASTER2_READ_SLAVE27=1'b1
	MASTER2_READ_SLAVE28=1'b1
	MASTER2_READ_SLAVE29=1'b1
	MASTER2_READ_SLAVE30=1'b1
	MASTER2_READ_SLAVE31=1'b1
	MASTER3_READ_SLAVE0=1'b1
	MASTER3_READ_SLAVE1=1'b1
	MASTER3_READ_SLAVE2=1'b1
	MASTER3_READ_SLAVE3=1'b1
	MASTER3_READ_SLAVE4=1'b1
	MASTER3_READ_SLAVE5=1'b1
	MASTER3_READ_SLAVE6=1'b1
	MASTER3_READ_SLAVE7=1'b1
	MASTER3_READ_SLAVE8=1'b1
	MASTER3_READ_SLAVE9=1'b1
	MASTER3_READ_SLAVE10=1'b1
	MASTER3_READ_SLAVE11=1'b1
	MASTER3_READ_SLAVE12=1'b1
	MASTER3_READ_SLAVE13=1'b1
	MASTER3_READ_SLAVE14=1'b1
	MASTER3_READ_SLAVE15=1'b1
	MASTER3_READ_SLAVE16=1'b1
	MASTER3_READ_SLAVE17=1'b1
	MASTER3_READ_SLAVE18=1'b1
	MASTER3_READ_SLAVE19=1'b1
	MASTER3_READ_SLAVE20=1'b1
	MASTER3_READ_SLAVE21=1'b1
	MASTER3_READ_SLAVE22=1'b1
	MASTER3_READ_SLAVE23=1'b1
	MASTER3_READ_SLAVE24=1'b1
	MASTER3_READ_SLAVE25=1'b1
	MASTER3_READ_SLAVE26=1'b1
	MASTER3_READ_SLAVE27=1'b1
	MASTER3_READ_SLAVE28=1'b1
	MASTER3_READ_SLAVE29=1'b1
	MASTER3_READ_SLAVE30=1'b1
	MASTER3_READ_SLAVE31=1'b1
	MASTER4_READ_SLAVE0=1'b1
	MASTER4_READ_SLAVE1=1'b1
	MASTER4_READ_SLAVE2=1'b1
	MASTER4_READ_SLAVE3=1'b1
	MASTER4_READ_SLAVE4=1'b1
	MASTER4_READ_SLAVE5=1'b1
	MASTER4_READ_SLAVE6=1'b1
	MASTER4_READ_SLAVE7=1'b1
	MASTER4_READ_SLAVE8=1'b1
	MASTER4_READ_SLAVE9=1'b1
	MASTER4_READ_SLAVE10=1'b1
	MASTER4_READ_SLAVE11=1'b1
	MASTER4_READ_SLAVE12=1'b1
	MASTER4_READ_SLAVE13=1'b1
	MASTER4_READ_SLAVE14=1'b1
	MASTER4_READ_SLAVE15=1'b1
	MASTER4_READ_SLAVE16=1'b1
	MASTER4_READ_SLAVE17=1'b1
	MASTER4_READ_SLAVE18=1'b1
	MASTER4_READ_SLAVE19=1'b1
	MASTER4_READ_SLAVE20=1'b1
	MASTER4_READ_SLAVE21=1'b1
	MASTER4_READ_SLAVE22=1'b1
	MASTER4_READ_SLAVE23=1'b1
	MASTER4_READ_SLAVE24=1'b1
	MASTER4_READ_SLAVE25=1'b1
	MASTER4_READ_SLAVE26=1'b1
	MASTER4_READ_SLAVE27=1'b1
	MASTER4_READ_SLAVE28=1'b1
	MASTER4_READ_SLAVE29=1'b1
	MASTER4_READ_SLAVE30=1'b1
	MASTER4_READ_SLAVE31=1'b1
	MASTER5_READ_SLAVE0=1'b1
	MASTER5_READ_SLAVE1=1'b1
	MASTER5_READ_SLAVE2=1'b1
	MASTER5_READ_SLAVE3=1'b1
	MASTER5_READ_SLAVE4=1'b1
	MASTER5_READ_SLAVE5=1'b1
	MASTER5_READ_SLAVE6=1'b1
	MASTER5_READ_SLAVE7=1'b1
	MASTER5_READ_SLAVE8=1'b1
	MASTER5_READ_SLAVE9=1'b1
	MASTER5_READ_SLAVE10=1'b1
	MASTER5_READ_SLAVE11=1'b1
	MASTER5_READ_SLAVE12=1'b1
	MASTER5_READ_SLAVE13=1'b1
	MASTER5_READ_SLAVE14=1'b1
	MASTER5_READ_SLAVE15=1'b1
	MASTER5_READ_SLAVE16=1'b1
	MASTER5_READ_SLAVE17=1'b1
	MASTER5_READ_SLAVE18=1'b1
	MASTER5_READ_SLAVE19=1'b1
	MASTER5_READ_SLAVE20=1'b1
	MASTER5_READ_SLAVE21=1'b1
	MASTER5_READ_SLAVE22=1'b1
	MASTER5_READ_SLAVE23=1'b1
	MASTER5_READ_SLAVE24=1'b1
	MASTER5_READ_SLAVE25=1'b1
	MASTER5_READ_SLAVE26=1'b1
	MASTER5_READ_SLAVE27=1'b1
	MASTER5_READ_SLAVE28=1'b1
	MASTER5_READ_SLAVE29=1'b1
	MASTER5_READ_SLAVE30=1'b1
	MASTER5_READ_SLAVE31=1'b1
	MASTER6_READ_SLAVE0=1'b1
	MASTER6_READ_SLAVE1=1'b1
	MASTER6_READ_SLAVE2=1'b1
	MASTER6_READ_SLAVE3=1'b1
	MASTER6_READ_SLAVE4=1'b1
	MASTER6_READ_SLAVE5=1'b1
	MASTER6_READ_SLAVE6=1'b1
	MASTER6_READ_SLAVE7=1'b1
	MASTER6_READ_SLAVE8=1'b1
	MASTER6_READ_SLAVE9=1'b1
	MASTER6_READ_SLAVE10=1'b1
	MASTER6_READ_SLAVE11=1'b1
	MASTER6_READ_SLAVE12=1'b1
	MASTER6_READ_SLAVE13=1'b1
	MASTER6_READ_SLAVE14=1'b1
	MASTER6_READ_SLAVE15=1'b1
	MASTER6_READ_SLAVE16=1'b1
	MASTER6_READ_SLAVE17=1'b1
	MASTER6_READ_SLAVE18=1'b1
	MASTER6_READ_SLAVE19=1'b1
	MASTER6_READ_SLAVE20=1'b1
	MASTER6_READ_SLAVE21=1'b1
	MASTER6_READ_SLAVE22=1'b1
	MASTER6_READ_SLAVE23=1'b1
	MASTER6_READ_SLAVE24=1'b1
	MASTER6_READ_SLAVE25=1'b1
	MASTER6_READ_SLAVE26=1'b1
	MASTER6_READ_SLAVE27=1'b1
	MASTER6_READ_SLAVE28=1'b1
	MASTER6_READ_SLAVE29=1'b1
	MASTER6_READ_SLAVE30=1'b1
	MASTER6_READ_SLAVE31=1'b1
	MASTER7_READ_SLAVE0=1'b1
	MASTER7_READ_SLAVE1=1'b1
	MASTER7_READ_SLAVE2=1'b1
	MASTER7_READ_SLAVE3=1'b1
	MASTER7_READ_SLAVE4=1'b1
	MASTER7_READ_SLAVE5=1'b1
	MASTER7_READ_SLAVE6=1'b1
	MASTER7_READ_SLAVE7=1'b1
	MASTER7_READ_SLAVE8=1'b1
	MASTER7_READ_SLAVE9=1'b1
	MASTER7_READ_SLAVE10=1'b1
	MASTER7_READ_SLAVE11=1'b1
	MASTER7_READ_SLAVE12=1'b1
	MASTER7_READ_SLAVE13=1'b1
	MASTER7_READ_SLAVE14=1'b1
	MASTER7_READ_SLAVE15=1'b1
	MASTER7_READ_SLAVE16=1'b1
	MASTER7_READ_SLAVE17=1'b1
	MASTER7_READ_SLAVE18=1'b1
	MASTER7_READ_SLAVE19=1'b1
	MASTER7_READ_SLAVE20=1'b1
	MASTER7_READ_SLAVE21=1'b1
	MASTER7_READ_SLAVE22=1'b1
	MASTER7_READ_SLAVE23=1'b1
	MASTER7_READ_SLAVE24=1'b1
	MASTER7_READ_SLAVE25=1'b1
	MASTER7_READ_SLAVE26=1'b1
	MASTER7_READ_SLAVE27=1'b1
	MASTER7_READ_SLAVE28=1'b1
	MASTER7_READ_SLAVE29=1'b1
	MASTER7_READ_SLAVE30=1'b1
	MASTER7_READ_SLAVE31=1'b1
	MASTER8_READ_SLAVE0=1'b1
	MASTER8_READ_SLAVE1=1'b1
	MASTER8_READ_SLAVE2=1'b1
	MASTER8_READ_SLAVE3=1'b1
	MASTER8_READ_SLAVE4=1'b1
	MASTER8_READ_SLAVE5=1'b1
	MASTER8_READ_SLAVE6=1'b1
	MASTER8_READ_SLAVE7=1'b1
	MASTER8_READ_SLAVE8=1'b1
	MASTER8_READ_SLAVE9=1'b1
	MASTER8_READ_SLAVE10=1'b1
	MASTER8_READ_SLAVE11=1'b1
	MASTER8_READ_SLAVE12=1'b1
	MASTER8_READ_SLAVE13=1'b1
	MASTER8_READ_SLAVE14=1'b1
	MASTER8_READ_SLAVE15=1'b1
	MASTER8_READ_SLAVE16=1'b1
	MASTER8_READ_SLAVE17=1'b1
	MASTER8_READ_SLAVE18=1'b1
	MASTER8_READ_SLAVE19=1'b1
	MASTER8_READ_SLAVE20=1'b1
	MASTER8_READ_SLAVE21=1'b1
	MASTER8_READ_SLAVE22=1'b1
	MASTER8_READ_SLAVE23=1'b1
	MASTER8_READ_SLAVE24=1'b1
	MASTER8_READ_SLAVE25=1'b1
	MASTER8_READ_SLAVE26=1'b1
	MASTER8_READ_SLAVE27=1'b1
	MASTER8_READ_SLAVE28=1'b1
	MASTER8_READ_SLAVE29=1'b1
	MASTER8_READ_SLAVE30=1'b1
	MASTER8_READ_SLAVE31=1'b1
	MASTER9_READ_SLAVE0=1'b1
	MASTER9_READ_SLAVE1=1'b1
	MASTER9_READ_SLAVE2=1'b1
	MASTER9_READ_SLAVE3=1'b1
	MASTER9_READ_SLAVE4=1'b1
	MASTER9_READ_SLAVE5=1'b1
	MASTER9_READ_SLAVE6=1'b1
	MASTER9_READ_SLAVE7=1'b1
	MASTER9_READ_SLAVE8=1'b1
	MASTER9_READ_SLAVE9=1'b1
	MASTER9_READ_SLAVE10=1'b1
	MASTER9_READ_SLAVE11=1'b1
	MASTER9_READ_SLAVE12=1'b1
	MASTER9_READ_SLAVE13=1'b1
	MASTER9_READ_SLAVE14=1'b1
	MASTER9_READ_SLAVE15=1'b1
	MASTER9_READ_SLAVE16=1'b1
	MASTER9_READ_SLAVE17=1'b1
	MASTER9_READ_SLAVE18=1'b1
	MASTER9_READ_SLAVE19=1'b1
	MASTER9_READ_SLAVE20=1'b1
	MASTER9_READ_SLAVE21=1'b1
	MASTER9_READ_SLAVE22=1'b1
	MASTER9_READ_SLAVE23=1'b1
	MASTER9_READ_SLAVE24=1'b1
	MASTER9_READ_SLAVE25=1'b1
	MASTER9_READ_SLAVE26=1'b1
	MASTER9_READ_SLAVE27=1'b1
	MASTER9_READ_SLAVE28=1'b1
	MASTER9_READ_SLAVE29=1'b1
	MASTER9_READ_SLAVE30=1'b1
	MASTER9_READ_SLAVE31=1'b1
	MASTER10_READ_SLAVE0=1'b1
	MASTER10_READ_SLAVE1=1'b1
	MASTER10_READ_SLAVE2=1'b1
	MASTER10_READ_SLAVE3=1'b1
	MASTER10_READ_SLAVE4=1'b1
	MASTER10_READ_SLAVE5=1'b1
	MASTER10_READ_SLAVE6=1'b1
	MASTER10_READ_SLAVE7=1'b1
	MASTER10_READ_SLAVE8=1'b1
	MASTER10_READ_SLAVE9=1'b1
	MASTER10_READ_SLAVE10=1'b1
	MASTER10_READ_SLAVE11=1'b1
	MASTER10_READ_SLAVE12=1'b1
	MASTER10_READ_SLAVE13=1'b1
	MASTER10_READ_SLAVE14=1'b1
	MASTER10_READ_SLAVE15=1'b1
	MASTER10_READ_SLAVE16=1'b1
	MASTER10_READ_SLAVE17=1'b1
	MASTER10_READ_SLAVE18=1'b1
	MASTER10_READ_SLAVE19=1'b1
	MASTER10_READ_SLAVE20=1'b1
	MASTER10_READ_SLAVE21=1'b1
	MASTER10_READ_SLAVE22=1'b1
	MASTER10_READ_SLAVE23=1'b1
	MASTER10_READ_SLAVE24=1'b1
	MASTER10_READ_SLAVE25=1'b1
	MASTER10_READ_SLAVE26=1'b1
	MASTER10_READ_SLAVE27=1'b1
	MASTER10_READ_SLAVE28=1'b1
	MASTER10_READ_SLAVE29=1'b1
	MASTER10_READ_SLAVE30=1'b1
	MASTER10_READ_SLAVE31=1'b1
	MASTER11_READ_SLAVE0=1'b1
	MASTER11_READ_SLAVE1=1'b1
	MASTER11_READ_SLAVE2=1'b1
	MASTER11_READ_SLAVE3=1'b1
	MASTER11_READ_SLAVE4=1'b1
	MASTER11_READ_SLAVE5=1'b1
	MASTER11_READ_SLAVE6=1'b1
	MASTER11_READ_SLAVE7=1'b1
	MASTER11_READ_SLAVE8=1'b1
	MASTER11_READ_SLAVE9=1'b1
	MASTER11_READ_SLAVE10=1'b1
	MASTER11_READ_SLAVE11=1'b1
	MASTER11_READ_SLAVE12=1'b1
	MASTER11_READ_SLAVE13=1'b1
	MASTER11_READ_SLAVE14=1'b1
	MASTER11_READ_SLAVE15=1'b1
	MASTER11_READ_SLAVE16=1'b1
	MASTER11_READ_SLAVE17=1'b1
	MASTER11_READ_SLAVE18=1'b1
	MASTER11_READ_SLAVE19=1'b1
	MASTER11_READ_SLAVE20=1'b1
	MASTER11_READ_SLAVE21=1'b1
	MASTER11_READ_SLAVE22=1'b1
	MASTER11_READ_SLAVE23=1'b1
	MASTER11_READ_SLAVE24=1'b1
	MASTER11_READ_SLAVE25=1'b1
	MASTER11_READ_SLAVE26=1'b1
	MASTER11_READ_SLAVE27=1'b1
	MASTER11_READ_SLAVE28=1'b1
	MASTER11_READ_SLAVE29=1'b1
	MASTER11_READ_SLAVE30=1'b1
	MASTER11_READ_SLAVE31=1'b1
	MASTER12_READ_SLAVE0=1'b1
	MASTER12_READ_SLAVE1=1'b1
	MASTER12_READ_SLAVE2=1'b1
	MASTER12_READ_SLAVE3=1'b1
	MASTER12_READ_SLAVE4=1'b1
	MASTER12_READ_SLAVE5=1'b1
	MASTER12_READ_SLAVE6=1'b1
	MASTER12_READ_SLAVE7=1'b1
	MASTER12_READ_SLAVE8=1'b1
	MASTER12_READ_SLAVE9=1'b1
	MASTER12_READ_SLAVE10=1'b1
	MASTER12_READ_SLAVE11=1'b1
	MASTER12_READ_SLAVE12=1'b1
	MASTER12_READ_SLAVE13=1'b1
	MASTER12_READ_SLAVE14=1'b1
	MASTER12_READ_SLAVE15=1'b1
	MASTER12_READ_SLAVE16=1'b1
	MASTER12_READ_SLAVE17=1'b1
	MASTER12_READ_SLAVE18=1'b1
	MASTER12_READ_SLAVE19=1'b1
	MASTER12_READ_SLAVE20=1'b1
	MASTER12_READ_SLAVE21=1'b1
	MASTER12_READ_SLAVE22=1'b1
	MASTER12_READ_SLAVE23=1'b1
	MASTER12_READ_SLAVE24=1'b1
	MASTER12_READ_SLAVE25=1'b1
	MASTER12_READ_SLAVE26=1'b1
	MASTER12_READ_SLAVE27=1'b1
	MASTER12_READ_SLAVE28=1'b1
	MASTER12_READ_SLAVE29=1'b1
	MASTER12_READ_SLAVE30=1'b1
	MASTER12_READ_SLAVE31=1'b1
	MASTER13_READ_SLAVE0=1'b1
	MASTER13_READ_SLAVE1=1'b1
	MASTER13_READ_SLAVE2=1'b1
	MASTER13_READ_SLAVE3=1'b1
	MASTER13_READ_SLAVE4=1'b1
	MASTER13_READ_SLAVE5=1'b1
	MASTER13_READ_SLAVE6=1'b1
	MASTER13_READ_SLAVE7=1'b1
	MASTER13_READ_SLAVE8=1'b1
	MASTER13_READ_SLAVE9=1'b1
	MASTER13_READ_SLAVE10=1'b1
	MASTER13_READ_SLAVE11=1'b1
	MASTER13_READ_SLAVE12=1'b1
	MASTER13_READ_SLAVE13=1'b1
	MASTER13_READ_SLAVE14=1'b1
	MASTER13_READ_SLAVE15=1'b1
	MASTER13_READ_SLAVE16=1'b1
	MASTER13_READ_SLAVE17=1'b1
	MASTER13_READ_SLAVE18=1'b1
	MASTER13_READ_SLAVE19=1'b1
	MASTER13_READ_SLAVE20=1'b1
	MASTER13_READ_SLAVE21=1'b1
	MASTER13_READ_SLAVE22=1'b1
	MASTER13_READ_SLAVE23=1'b1
	MASTER13_READ_SLAVE24=1'b1
	MASTER13_READ_SLAVE25=1'b1
	MASTER13_READ_SLAVE26=1'b1
	MASTER13_READ_SLAVE27=1'b1
	MASTER13_READ_SLAVE28=1'b1
	MASTER13_READ_SLAVE29=1'b1
	MASTER13_READ_SLAVE30=1'b1
	MASTER13_READ_SLAVE31=1'b1
	MASTER14_READ_SLAVE0=1'b1
	MASTER14_READ_SLAVE1=1'b1
	MASTER14_READ_SLAVE2=1'b1
	MASTER14_READ_SLAVE3=1'b1
	MASTER14_READ_SLAVE4=1'b1
	MASTER14_READ_SLAVE5=1'b1
	MASTER14_READ_SLAVE6=1'b1
	MASTER14_READ_SLAVE7=1'b1
	MASTER14_READ_SLAVE8=1'b1
	MASTER14_READ_SLAVE9=1'b1
	MASTER14_READ_SLAVE10=1'b1
	MASTER14_READ_SLAVE11=1'b1
	MASTER14_READ_SLAVE12=1'b1
	MASTER14_READ_SLAVE13=1'b1
	MASTER14_READ_SLAVE14=1'b1
	MASTER14_READ_SLAVE15=1'b1
	MASTER14_READ_SLAVE16=1'b1
	MASTER14_READ_SLAVE17=1'b1
	MASTER14_READ_SLAVE18=1'b1
	MASTER14_READ_SLAVE19=1'b1
	MASTER14_READ_SLAVE20=1'b1
	MASTER14_READ_SLAVE21=1'b1
	MASTER14_READ_SLAVE22=1'b1
	MASTER14_READ_SLAVE23=1'b1
	MASTER14_READ_SLAVE24=1'b1
	MASTER14_READ_SLAVE25=1'b1
	MASTER14_READ_SLAVE26=1'b1
	MASTER14_READ_SLAVE27=1'b1
	MASTER14_READ_SLAVE28=1'b1
	MASTER14_READ_SLAVE29=1'b1
	MASTER14_READ_SLAVE30=1'b1
	MASTER14_READ_SLAVE31=1'b1
	MASTER15_READ_SLAVE0=1'b1
	MASTER15_READ_SLAVE1=1'b1
	MASTER15_READ_SLAVE2=1'b1
	MASTER15_READ_SLAVE3=1'b1
	MASTER15_READ_SLAVE4=1'b1
	MASTER15_READ_SLAVE5=1'b1
	MASTER15_READ_SLAVE6=1'b1
	MASTER15_READ_SLAVE7=1'b1
	MASTER15_READ_SLAVE8=1'b1
	MASTER15_READ_SLAVE9=1'b1
	MASTER15_READ_SLAVE10=1'b1
	MASTER15_READ_SLAVE11=1'b1
	MASTER15_READ_SLAVE12=1'b1
	MASTER15_READ_SLAVE13=1'b1
	MASTER15_READ_SLAVE14=1'b1
	MASTER15_READ_SLAVE15=1'b1
	MASTER15_READ_SLAVE16=1'b1
	MASTER15_READ_SLAVE17=1'b1
	MASTER15_READ_SLAVE18=1'b1
	MASTER15_READ_SLAVE19=1'b1
	MASTER15_READ_SLAVE20=1'b1
	MASTER15_READ_SLAVE21=1'b1
	MASTER15_READ_SLAVE22=1'b1
	MASTER15_READ_SLAVE23=1'b1
	MASTER15_READ_SLAVE24=1'b1
	MASTER15_READ_SLAVE25=1'b1
	MASTER15_READ_SLAVE26=1'b1
	MASTER15_READ_SLAVE27=1'b1
	MASTER15_READ_SLAVE28=1'b1
	MASTER15_READ_SLAVE29=1'b1
	MASTER15_READ_SLAVE30=1'b1
	MASTER15_READ_SLAVE31=1'b1
	RD_ARB_EN=32'b00000000000000000000000000000000
	MASTER0_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER1_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER2_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER3_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER4_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER5_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER6_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER7_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER8_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER9_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER10_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER11_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER12_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER13_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER14_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE0_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE1_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE2_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE3_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE4_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE5_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE6_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE7_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE8_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE9_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE10_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE11_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE12_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE13_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE14_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE16_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE17_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE18_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE19_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE20_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE21_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE22_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE23_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE24_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE25_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE26_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE27_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE28_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE29_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE30_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE31_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER0_TYPE=2'b00
	MASTER1_TYPE=2'b00
	MASTER2_TYPE=2'b00
	MASTER3_TYPE=2'b00
	MASTER4_TYPE=2'b00
	MASTER5_TYPE=2'b00
	MASTER6_TYPE=2'b00
	MASTER7_TYPE=2'b00
	MASTER8_TYPE=2'b00
	MASTER9_TYPE=2'b00
	MASTER10_TYPE=2'b00
	MASTER11_TYPE=2'b00
	MASTER12_TYPE=2'b00
	MASTER13_TYPE=2'b00
	MASTER14_TYPE=2'b00
	MASTER15_TYPE=2'b00
	SLAVE0_TYPE=2'b00
	SLAVE1_TYPE=2'b00
	SLAVE2_TYPE=2'b00
	SLAVE3_TYPE=2'b00
	SLAVE4_TYPE=2'b00
	SLAVE5_TYPE=2'b00
	SLAVE6_TYPE=2'b00
	SLAVE7_TYPE=2'b00
	SLAVE8_TYPE=2'b00
	SLAVE9_TYPE=2'b00
	SLAVE10_TYPE=2'b00
	SLAVE11_TYPE=2'b00
	SLAVE12_TYPE=2'b00
	SLAVE13_TYPE=2'b00
	SLAVE14_TYPE=2'b00
	SLAVE15_TYPE=2'b00
	SLAVE16_TYPE=2'b00
	SLAVE17_TYPE=2'b00
	SLAVE18_TYPE=2'b00
	SLAVE19_TYPE=2'b00
	SLAVE20_TYPE=2'b00
	SLAVE21_TYPE=2'b00
	SLAVE22_TYPE=2'b00
	SLAVE23_TYPE=2'b00
	SLAVE24_TYPE=2'b00
	SLAVE25_TYPE=2'b00
	SLAVE26_TYPE=2'b00
	SLAVE27_TYPE=2'b00
	SLAVE28_TYPE=2'b00
	SLAVE29_TYPE=2'b00
	SLAVE30_TYPE=2'b00
	SLAVE31_TYPE=2'b00
	MASTER0_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER1_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER2_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER3_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER4_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER5_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER6_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER7_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER8_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER9_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER10_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER11_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER12_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER13_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER14_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE0_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE1_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE2_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE3_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE4_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE5_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE6_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE8_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE9_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE10_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE11_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE12_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE13_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE14_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE16_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE17_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE18_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE19_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE20_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE21_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE22_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE23_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE24_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE25_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE26_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE27_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE28_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE29_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE30_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE31_DATA_WIDTH=32'b00000000000000000000000001000000
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	MASTER0_CHAN_RS=1'b1
	MASTER1_CHAN_RS=1'b1
	MASTER2_CHAN_RS=1'b1
	MASTER3_CHAN_RS=1'b1
	MASTER4_CHAN_RS=1'b1
	MASTER5_CHAN_RS=1'b1
	MASTER6_CHAN_RS=1'b1
	MASTER7_CHAN_RS=1'b1
	MASTER8_CHAN_RS=1'b1
	MASTER9_CHAN_RS=1'b1
	MASTER10_CHAN_RS=1'b1
	MASTER11_CHAN_RS=1'b1
	MASTER12_CHAN_RS=1'b1
	MASTER13_CHAN_RS=1'b1
	MASTER14_CHAN_RS=1'b1
	MASTER15_CHAN_RS=1'b1
	SLAVE0_CHAN_RS=1'b1
	SLAVE1_CHAN_RS=1'b1
	SLAVE2_CHAN_RS=1'b1
	SLAVE3_CHAN_RS=1'b1
	SLAVE4_CHAN_RS=1'b1
	SLAVE5_CHAN_RS=1'b1
	SLAVE6_CHAN_RS=1'b1
	SLAVE7_CHAN_RS=1'b1
	SLAVE8_CHAN_RS=1'b1
	SLAVE9_CHAN_RS=1'b1
	SLAVE10_CHAN_RS=1'b1
	SLAVE11_CHAN_RS=1'b1
	SLAVE12_CHAN_RS=1'b1
	SLAVE13_CHAN_RS=1'b1
	SLAVE14_CHAN_RS=1'b1
	SLAVE15_CHAN_RS=1'b1
	SLAVE16_CHAN_RS=1'b1
	SLAVE17_CHAN_RS=1'b1
	SLAVE18_CHAN_RS=1'b1
	SLAVE19_CHAN_RS=1'b1
	SLAVE20_CHAN_RS=1'b1
	SLAVE21_CHAN_RS=1'b1
	SLAVE22_CHAN_RS=1'b1
	SLAVE23_CHAN_RS=1'b1
	SLAVE24_CHAN_RS=1'b1
	SLAVE25_CHAN_RS=1'b1
	SLAVE26_CHAN_RS=1'b1
	SLAVE27_CHAN_RS=1'b1
	SLAVE28_CHAN_RS=1'b1
	SLAVE29_CHAN_RS=1'b1
	SLAVE30_CHAN_RS=1'b1
	SLAVE31_CHAN_RS=1'b1
	SLAVE0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE16_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE17_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE18_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE19_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE20_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE21_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE22_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE23_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE24_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE25_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE26_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE27_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE28_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE29_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE30_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE31_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	MASTER0_READ_INTERLEAVE=1'b0
	MASTER1_READ_INTERLEAVE=1'b0
	MASTER2_READ_INTERLEAVE=1'b0
	MASTER3_READ_INTERLEAVE=1'b0
	MASTER4_READ_INTERLEAVE=1'b0
	MASTER5_READ_INTERLEAVE=1'b0
	MASTER6_READ_INTERLEAVE=1'b0
	MASTER7_READ_INTERLEAVE=1'b0
	MASTER8_READ_INTERLEAVE=1'b0
	MASTER9_READ_INTERLEAVE=1'b0
	MASTER10_READ_INTERLEAVE=1'b0
	MASTER11_READ_INTERLEAVE=1'b0
	MASTER12_READ_INTERLEAVE=1'b0
	MASTER13_READ_INTERLEAVE=1'b0
	MASTER14_READ_INTERLEAVE=1'b0
	MASTER15_READ_INTERLEAVE=1'b0
	SLAVE0_READ_INTERLEAVE=1'b0
	SLAVE1_READ_INTERLEAVE=1'b0
	SLAVE2_READ_INTERLEAVE=1'b0
	SLAVE3_READ_INTERLEAVE=1'b0
	SLAVE4_READ_INTERLEAVE=1'b0
	SLAVE5_READ_INTERLEAVE=1'b0
	SLAVE6_READ_INTERLEAVE=1'b0
	SLAVE7_READ_INTERLEAVE=1'b0
	SLAVE8_READ_INTERLEAVE=1'b0
	SLAVE9_READ_INTERLEAVE=1'b0
	SLAVE10_READ_INTERLEAVE=1'b0
	SLAVE11_READ_INTERLEAVE=1'b0
	SLAVE12_READ_INTERLEAVE=1'b0
	SLAVE13_READ_INTERLEAVE=1'b0
	SLAVE14_READ_INTERLEAVE=1'b0
	SLAVE15_READ_INTERLEAVE=1'b0
	SLAVE16_READ_INTERLEAVE=1'b0
	SLAVE17_READ_INTERLEAVE=1'b0
	SLAVE18_READ_INTERLEAVE=1'b0
	SLAVE19_READ_INTERLEAVE=1'b0
	SLAVE20_READ_INTERLEAVE=1'b0
	SLAVE21_READ_INTERLEAVE=1'b0
	SLAVE22_READ_INTERLEAVE=1'b0
	SLAVE23_READ_INTERLEAVE=1'b0
	SLAVE24_READ_INTERLEAVE=1'b0
	SLAVE25_READ_INTERLEAVE=1'b0
	SLAVE26_READ_INTERLEAVE=1'b0
	SLAVE27_READ_INTERLEAVE=1'b0
	SLAVE28_READ_INTERLEAVE=1'b0
	SLAVE29_READ_INTERLEAVE=1'b0
	SLAVE30_READ_INTERLEAVE=1'b0
	SLAVE31_READ_INTERLEAVE=1'b0
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	TGIGEN_DISPLAY_SYMBOL=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100110
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT0_MIN_VEC=38'b00000000000000000000000000000000000000
	SLOT1_MIN_VEC=38'b00000010000000000000000000000000000000
	SLOT2_MIN_VEC=38'b00000000010000000000000000000000000000
	SLOT3_MIN_VEC=38'b00000000011000000000000000000000000000
	SLOT4_MIN_VEC=38'b00000000100000000000000000000000000000
	SLOT5_MIN_VEC=38'b00000000101000000000000000000000000000
	SLOT6_MIN_VEC=38'b00000000110000000000000000000000000000
	SLOT7_MIN_VEC=38'b00000000111000000000000000000000000000
	SLOT8_MIN_VEC=38'b00000001000000000000000000000000000000
	SLOT9_MIN_VEC=38'b00000001001000000000000000000000000000
	SLOT10_MIN_VEC=38'b00000001010000000000000000000000000000
	SLOT11_MIN_VEC=38'b00000001011000000000000000000000000000
	SLOT12_MIN_VEC=38'b00000010010000000000000000000000000000
	SLOT13_MIN_VEC=38'b00000010010000001100000000000000000000
	SLOT14_MIN_VEC=38'b00000010010000011000000000000000000000
	SLOT15_MIN_VEC=38'b00000010010000100100000000000000000000
	SLOT16_MIN_VEC=38'b00000010010000110000000000000000000000
	SLOT17_MIN_VEC=38'b00000010010000111100000000000000000000
	SLOT18_MIN_VEC=38'b00000010010001001000000000000000000000
	SLOT19_MIN_VEC=38'b00000010010001010100000000000000000000
	SLOT20_MIN_VEC=38'b00000010010001100000000000000000000000
	SLOT21_MIN_VEC=38'b00000010010001101100000000000000000000
	SLOT22_MIN_VEC=38'b00000010010001111000000000000000000000
	SLOT23_MIN_VEC=38'b00000010010010000100000000000000000000
	SLOT24_MIN_VEC=38'b00000010010010010000000000000000000000
	SLOT25_MIN_VEC=38'b00000010010010011100000000000000000000
	SLOT26_MIN_VEC=38'b00000010010010101000000000000000000000
	SLOT27_MIN_VEC=38'b00000010010010110100000000000000000000
	SLOT28_MIN_VEC=38'b00000010010011000000000000000000000000
	SLOT29_MIN_VEC=38'b00000010010011001100000000000000000000
	SLOT30_MIN_VEC=38'b00000010010011011000000000000000000000
	SLOT31_MIN_VEC=38'b00000010010011100100000000000000000000
	SLOT0_MAX_VEC=38'b11111111111111111111111111111111111111
	SLOT1_MAX_VEC=38'b00000010001111111111111111111111111111
	SLOT2_MAX_VEC=38'b00000000010111111111111111111111111111
	SLOT3_MAX_VEC=38'b00000000011111111111111111111111111111
	SLOT4_MAX_VEC=38'b00000000100111111111111111111111111111
	SLOT5_MAX_VEC=38'b00000000101111111111111111111111111111
	SLOT6_MAX_VEC=38'b00000000110111111111111111111111111111
	SLOT7_MAX_VEC=38'b00000000111111111111111111111111111111
	SLOT8_MAX_VEC=38'b00000001000111111111111111111111111111
	SLOT9_MAX_VEC=38'b00000001001111111111111111111111111111
	SLOT10_MAX_VEC=38'b00000001010111111111111111111111111111
	SLOT11_MAX_VEC=38'b00000001011111111111111111111111111111
	SLOT12_MAX_VEC=38'b00000010010000001011111111111111111111
	SLOT13_MAX_VEC=38'b00000010010000010111111111111111111111
	SLOT14_MAX_VEC=38'b00000010010000100011111111111111111111
	SLOT15_MAX_VEC=38'b00000010010000101111111111111111111111
	SLOT16_MAX_VEC=38'b00000010010000111011111111111111111111
	SLOT17_MAX_VEC=38'b00000010010001000111111111111111111111
	SLOT18_MAX_VEC=38'b00000010010001010011111111111111111111
	SLOT19_MAX_VEC=38'b00000010010001011111111111111111111111
	SLOT20_MAX_VEC=38'b00000010010001101011111111111111111111
	SLOT21_MAX_VEC=38'b00000010010001110111111111111111111111
	SLOT22_MAX_VEC=38'b00000010010010000011111111111111111111
	SLOT23_MAX_VEC=38'b00000010010010001111111111111111111111
	SLOT24_MAX_VEC=38'b00000010010010011011111111111111111111
	SLOT25_MAX_VEC=38'b00000010010010100111111111111111111111
	SLOT26_MAX_VEC=38'b00000010010010110011111111111111111111
	SLOT27_MAX_VEC=38'b00000010010010111111111111111111111111
	SLOT28_MAX_VEC=38'b00000010010011001011111111111111111111
	SLOT29_MAX_VEC=38'b00000010010011010111111111111111111111
	SLOT30_MAX_VEC=38'b00000010010011100011111111111111111111
	SLOT31_MAX_VEC=38'b00000010010011101111111111111111111111
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000101
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000101
	MAX_TRANS=32'b00000000000000000000000000100000
	SLOT0_BASE_VEC=38'b00000000000000000000000000000000000000
	SLOT1_BASE_VEC=38'b00000000000000000000000000000000000001
	SLOT2_BASE_VEC=38'b00000000000000000000000000000000000010
	SLOT3_BASE_VEC=38'b00000000000000000000000000000000000011
	SLOT4_BASE_VEC=38'b00000000000000000000000000000000000100
	SLOT5_BASE_VEC=38'b00000000000000000000000000000000000101
	SLOT6_BASE_VEC=38'b00000000000000000000000000000000000110
	SLOT7_BASE_VEC=38'b00000000000000000000000000000000000111
	SLOT8_BASE_VEC=38'b00000000000000000000000000000000001000
	SLOT9_BASE_VEC=38'b00000000000000000000000000000000001001
	SLOT10_BASE_VEC=38'b00000000000000000000000000000000001010
	SLOT11_BASE_VEC=38'b00000000000000000000000000000000001011
	SLOT12_BASE_VEC=38'b00000000000000000000000000000000001100
	SLOT13_BASE_VEC=38'b00000000000000000000000000000000001101
	SLOT14_BASE_VEC=38'b00000000000000000000000000000000001110
	SLOT15_BASE_VEC=38'b00000000000000000000000000000000001111
	SLOT16_BASE_VEC=38'b00000000000000000000000000000000010000
	SLOT17_BASE_VEC=38'b00000000000000000000000000000000010001
	SLOT18_BASE_VEC=38'b00000000000000000000000000000000010010
	SLOT19_BASE_VEC=38'b00000000000000000000000000000000010011
	SLOT20_BASE_VEC=38'b00000000000000000000000000000000010100
	SLOT21_BASE_VEC=38'b00000000000000000000000000000000010101
	SLOT22_BASE_VEC=38'b00000000000000000000000000000000010110
	SLOT23_BASE_VEC=38'b00000000000000000000000000000000010111
	SLOT24_BASE_VEC=38'b00000000000000000000000000000000011000
	SLOT25_BASE_VEC=38'b00000000000000000000000000000000011001
	SLOT26_BASE_VEC=38'b00000000000000000000000000000000011010
	SLOT27_BASE_VEC=38'b00000000000000000000000000000000011011
	SLOT28_BASE_VEC=38'b00000000000000000000000000000000011100
	SLOT29_BASE_VEC=38'b00000000000000000000000000000000011101
	SLOT30_BASE_VEC=38'b00000000000000000000000000000000011110
	SLOT31_BASE_VEC=38'b00000000000000000000000000000000011111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	SLAVE0_READ_ZERO_SLAVE_ID=1'b1
	SLAVE1_READ_ZERO_SLAVE_ID=1'b1
	SLAVE2_READ_ZERO_SLAVE_ID=1'b1
	SLAVE3_READ_ZERO_SLAVE_ID=1'b1
	SLAVE4_READ_ZERO_SLAVE_ID=1'b1
	SLAVE5_READ_ZERO_SLAVE_ID=1'b1
	SLAVE6_READ_ZERO_SLAVE_ID=1'b1
	SLAVE7_READ_ZERO_SLAVE_ID=1'b1
	SLAVE8_READ_ZERO_SLAVE_ID=1'b1
	SLAVE9_READ_ZERO_SLAVE_ID=1'b1
	SLAVE10_READ_ZERO_SLAVE_ID=1'b1
	SLAVE11_READ_ZERO_SLAVE_ID=1'b1
	SLAVE12_READ_ZERO_SLAVE_ID=1'b1
	SLAVE13_READ_ZERO_SLAVE_ID=1'b1
	SLAVE14_READ_ZERO_SLAVE_ID=1'b1
	SLAVE15_READ_ZERO_SLAVE_ID=1'b1
	SLAVE16_READ_ZERO_SLAVE_ID=1'b1
	SLAVE17_READ_ZERO_SLAVE_ID=1'b1
	SLAVE18_READ_ZERO_SLAVE_ID=1'b1
	SLAVE19_READ_ZERO_SLAVE_ID=1'b1
	SLAVE20_READ_ZERO_SLAVE_ID=1'b1
	SLAVE21_READ_ZERO_SLAVE_ID=1'b1
	SLAVE22_READ_ZERO_SLAVE_ID=1'b1
	SLAVE23_READ_ZERO_SLAVE_ID=1'b1
	SLAVE24_READ_ZERO_SLAVE_ID=1'b1
	SLAVE25_READ_ZERO_SLAVE_ID=1'b1
	SLAVE26_READ_ZERO_SLAVE_ID=1'b1
	SLAVE27_READ_ZERO_SLAVE_ID=1'b1
	SLAVE28_READ_ZERO_SLAVE_ID=1'b1
	SLAVE29_READ_ZERO_SLAVE_ID=1'b1
	SLAVE30_READ_ZERO_SLAVE_ID=1'b1
	SLAVE31_READ_ZERO_SLAVE_ID=1'b1
	SLAVE0_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE1_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE2_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE3_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE4_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE5_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE6_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE7_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE8_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE9_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE10_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE11_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE12_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE13_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE14_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE15_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE16_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE17_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE18_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE19_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE20_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE21_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE22_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE23_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE24_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE25_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE26_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE27_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE28_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE29_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE30_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE31_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER0_AWCHAN_RS=1'b1
	MASTER1_AWCHAN_RS=1'b1
	MASTER2_AWCHAN_RS=1'b1
	MASTER3_AWCHAN_RS=1'b1
	MASTER4_AWCHAN_RS=1'b1
	MASTER5_AWCHAN_RS=1'b1
	MASTER6_AWCHAN_RS=1'b1
	MASTER7_AWCHAN_RS=1'b1
	MASTER8_AWCHAN_RS=1'b1
	MASTER9_AWCHAN_RS=1'b1
	MASTER10_AWCHAN_RS=1'b1
	MASTER11_AWCHAN_RS=1'b1
	MASTER12_AWCHAN_RS=1'b1
	MASTER13_AWCHAN_RS=1'b1
	MASTER14_AWCHAN_RS=1'b1
	MASTER15_AWCHAN_RS=1'b1
	MASTER0_ARCHAN_RS=1'b1
	MASTER1_ARCHAN_RS=1'b1
	MASTER2_ARCHAN_RS=1'b1
	MASTER3_ARCHAN_RS=1'b1
	MASTER4_ARCHAN_RS=1'b1
	MASTER5_ARCHAN_RS=1'b1
	MASTER6_ARCHAN_RS=1'b1
	MASTER7_ARCHAN_RS=1'b1
	MASTER8_ARCHAN_RS=1'b1
	MASTER9_ARCHAN_RS=1'b1
	MASTER10_ARCHAN_RS=1'b1
	MASTER11_ARCHAN_RS=1'b1
	MASTER12_ARCHAN_RS=1'b1
	MASTER13_ARCHAN_RS=1'b1
	MASTER14_ARCHAN_RS=1'b1
	MASTER15_ARCHAN_RS=1'b1
	MASTER0_WCHAN_RS=1'b1
	MASTER1_WCHAN_RS=1'b1
	MASTER2_WCHAN_RS=1'b1
	MASTER3_WCHAN_RS=1'b1
	MASTER4_WCHAN_RS=1'b1
	MASTER5_WCHAN_RS=1'b1
	MASTER6_WCHAN_RS=1'b1
	MASTER7_WCHAN_RS=1'b1
	MASTER8_WCHAN_RS=1'b1
	MASTER9_WCHAN_RS=1'b1
	MASTER10_WCHAN_RS=1'b1
	MASTER11_WCHAN_RS=1'b1
	MASTER12_WCHAN_RS=1'b1
	MASTER13_WCHAN_RS=1'b1
	MASTER14_WCHAN_RS=1'b1
	MASTER15_WCHAN_RS=1'b1
	MASTER0_RCHAN_RS=1'b1
	MASTER1_RCHAN_RS=1'b1
	MASTER2_RCHAN_RS=1'b1
	MASTER3_RCHAN_RS=1'b1
	MASTER4_RCHAN_RS=1'b1
	MASTER5_RCHAN_RS=1'b1
	MASTER6_RCHAN_RS=1'b1
	MASTER7_RCHAN_RS=1'b1
	MASTER8_RCHAN_RS=1'b1
	MASTER9_RCHAN_RS=1'b1
	MASTER10_RCHAN_RS=1'b1
	MASTER11_RCHAN_RS=1'b1
	MASTER12_RCHAN_RS=1'b1
	MASTER13_RCHAN_RS=1'b1
	MASTER14_RCHAN_RS=1'b1
	MASTER15_RCHAN_RS=1'b1
	MASTER0_BCHAN_RS=1'b1
	MASTER1_BCHAN_RS=1'b1
	MASTER2_BCHAN_RS=1'b1
	MASTER3_BCHAN_RS=1'b1
	MASTER4_BCHAN_RS=1'b1
	MASTER5_BCHAN_RS=1'b1
	MASTER6_BCHAN_RS=1'b1
	MASTER7_BCHAN_RS=1'b1
	MASTER8_BCHAN_RS=1'b1
	MASTER9_BCHAN_RS=1'b1
	MASTER10_BCHAN_RS=1'b1
	MASTER11_BCHAN_RS=1'b1
	MASTER12_BCHAN_RS=1'b1
	MASTER13_BCHAN_RS=1'b1
	MASTER14_BCHAN_RS=1'b1
	MASTER15_BCHAN_RS=1'b1
	SLAVE0_AWCHAN_RS=1'b1
	SLAVE1_AWCHAN_RS=1'b1
	SLAVE2_AWCHAN_RS=1'b1
	SLAVE3_AWCHAN_RS=1'b1
	SLAVE4_AWCHAN_RS=1'b1
	SLAVE5_AWCHAN_RS=1'b1
	SLAVE6_AWCHAN_RS=1'b1
	SLAVE7_AWCHAN_RS=1'b1
	SLAVE8_AWCHAN_RS=1'b1
	SLAVE9_AWCHAN_RS=1'b1
	SLAVE10_AWCHAN_RS=1'b1
	SLAVE11_AWCHAN_RS=1'b1
	SLAVE12_AWCHAN_RS=1'b1
	SLAVE13_AWCHAN_RS=1'b1
	SLAVE14_AWCHAN_RS=1'b1
	SLAVE15_AWCHAN_RS=1'b1
	SLAVE16_AWCHAN_RS=1'b1
	SLAVE17_AWCHAN_RS=1'b1
	SLAVE18_AWCHAN_RS=1'b1
	SLAVE19_AWCHAN_RS=1'b1
	SLAVE20_AWCHAN_RS=1'b1
	SLAVE21_AWCHAN_RS=1'b1
	SLAVE22_AWCHAN_RS=1'b1
	SLAVE23_AWCHAN_RS=1'b1
	SLAVE24_AWCHAN_RS=1'b1
	SLAVE25_AWCHAN_RS=1'b1
	SLAVE26_AWCHAN_RS=1'b1
	SLAVE27_AWCHAN_RS=1'b1
	SLAVE28_AWCHAN_RS=1'b1
	SLAVE29_AWCHAN_RS=1'b1
	SLAVE30_AWCHAN_RS=1'b1
	SLAVE31_AWCHAN_RS=1'b1
	SLAVE0_ARCHAN_RS=1'b1
	SLAVE1_ARCHAN_RS=1'b1
	SLAVE2_ARCHAN_RS=1'b1
	SLAVE3_ARCHAN_RS=1'b1
	SLAVE4_ARCHAN_RS=1'b1
	SLAVE5_ARCHAN_RS=1'b1
	SLAVE6_ARCHAN_RS=1'b1
	SLAVE7_ARCHAN_RS=1'b1
	SLAVE8_ARCHAN_RS=1'b1
	SLAVE9_ARCHAN_RS=1'b1
	SLAVE10_ARCHAN_RS=1'b1
	SLAVE11_ARCHAN_RS=1'b1
	SLAVE12_ARCHAN_RS=1'b1
	SLAVE13_ARCHAN_RS=1'b1
	SLAVE14_ARCHAN_RS=1'b1
	SLAVE15_ARCHAN_RS=1'b1
	SLAVE16_ARCHAN_RS=1'b1
	SLAVE17_ARCHAN_RS=1'b1
	SLAVE18_ARCHAN_RS=1'b1
	SLAVE19_ARCHAN_RS=1'b1
	SLAVE20_ARCHAN_RS=1'b1
	SLAVE21_ARCHAN_RS=1'b1
	SLAVE22_ARCHAN_RS=1'b1
	SLAVE23_ARCHAN_RS=1'b1
	SLAVE24_ARCHAN_RS=1'b1
	SLAVE25_ARCHAN_RS=1'b1
	SLAVE26_ARCHAN_RS=1'b1
	SLAVE27_ARCHAN_RS=1'b1
	SLAVE28_ARCHAN_RS=1'b1
	SLAVE29_ARCHAN_RS=1'b1
	SLAVE30_ARCHAN_RS=1'b1
	SLAVE31_ARCHAN_RS=1'b1
	SLAVE0_WCHAN_RS=1'b1
	SLAVE1_WCHAN_RS=1'b1
	SLAVE2_WCHAN_RS=1'b1
	SLAVE3_WCHAN_RS=1'b1
	SLAVE4_WCHAN_RS=1'b1
	SLAVE5_WCHAN_RS=1'b1
	SLAVE6_WCHAN_RS=1'b1
	SLAVE7_WCHAN_RS=1'b1
	SLAVE8_WCHAN_RS=1'b1
	SLAVE9_WCHAN_RS=1'b1
	SLAVE10_WCHAN_RS=1'b1
	SLAVE11_WCHAN_RS=1'b1
	SLAVE12_WCHAN_RS=1'b1
	SLAVE13_WCHAN_RS=1'b1
	SLAVE14_WCHAN_RS=1'b1
	SLAVE15_WCHAN_RS=1'b1
	SLAVE16_WCHAN_RS=1'b1
	SLAVE17_WCHAN_RS=1'b1
	SLAVE18_WCHAN_RS=1'b1
	SLAVE19_WCHAN_RS=1'b1
	SLAVE20_WCHAN_RS=1'b1
	SLAVE21_WCHAN_RS=1'b1
	SLAVE22_WCHAN_RS=1'b1
	SLAVE23_WCHAN_RS=1'b1
	SLAVE24_WCHAN_RS=1'b1
	SLAVE25_WCHAN_RS=1'b1
	SLAVE26_WCHAN_RS=1'b1
	SLAVE27_WCHAN_RS=1'b1
	SLAVE28_WCHAN_RS=1'b1
	SLAVE29_WCHAN_RS=1'b1
	SLAVE30_WCHAN_RS=1'b1
	SLAVE31_WCHAN_RS=1'b1
	SLAVE0_RCHAN_RS=1'b1
	SLAVE1_RCHAN_RS=1'b1
	SLAVE2_RCHAN_RS=1'b1
	SLAVE3_RCHAN_RS=1'b1
	SLAVE4_RCHAN_RS=1'b1
	SLAVE5_RCHAN_RS=1'b1
	SLAVE6_RCHAN_RS=1'b1
	SLAVE7_RCHAN_RS=1'b1
	SLAVE8_RCHAN_RS=1'b1
	SLAVE9_RCHAN_RS=1'b1
	SLAVE10_RCHAN_RS=1'b1
	SLAVE11_RCHAN_RS=1'b1
	SLAVE12_RCHAN_RS=1'b1
	SLAVE13_RCHAN_RS=1'b1
	SLAVE14_RCHAN_RS=1'b1
	SLAVE15_RCHAN_RS=1'b1
	SLAVE16_RCHAN_RS=1'b1
	SLAVE17_RCHAN_RS=1'b1
	SLAVE18_RCHAN_RS=1'b1
	SLAVE19_RCHAN_RS=1'b1
	SLAVE20_RCHAN_RS=1'b1
	SLAVE21_RCHAN_RS=1'b1
	SLAVE22_RCHAN_RS=1'b1
	SLAVE23_RCHAN_RS=1'b1
	SLAVE24_RCHAN_RS=1'b1
	SLAVE25_RCHAN_RS=1'b1
	SLAVE26_RCHAN_RS=1'b1
	SLAVE27_RCHAN_RS=1'b1
	SLAVE28_RCHAN_RS=1'b1
	SLAVE29_RCHAN_RS=1'b1
	SLAVE30_RCHAN_RS=1'b1
	SLAVE31_RCHAN_RS=1'b1
	SLAVE0_BCHAN_RS=1'b1
	SLAVE1_BCHAN_RS=1'b1
	SLAVE2_BCHAN_RS=1'b1
	SLAVE3_BCHAN_RS=1'b1
	SLAVE4_BCHAN_RS=1'b1
	SLAVE5_BCHAN_RS=1'b1
	SLAVE6_BCHAN_RS=1'b1
	SLAVE7_BCHAN_RS=1'b1
	SLAVE8_BCHAN_RS=1'b1
	SLAVE9_BCHAN_RS=1'b1
	SLAVE10_BCHAN_RS=1'b1
	SLAVE11_BCHAN_RS=1'b1
	SLAVE12_BCHAN_RS=1'b1
	SLAVE13_BCHAN_RS=1'b1
	SLAVE14_BCHAN_RS=1'b1
	SLAVE15_BCHAN_RS=1'b1
	SLAVE16_BCHAN_RS=1'b1
	SLAVE17_BCHAN_RS=1'b1
	SLAVE18_BCHAN_RS=1'b1
	SLAVE19_BCHAN_RS=1'b1
	SLAVE20_BCHAN_RS=1'b1
	SLAVE21_BCHAN_RS=1'b1
	SLAVE22_BCHAN_RS=1'b1
	SLAVE23_BCHAN_RS=1'b1
	SLAVE24_BCHAN_RS=1'b1
	SLAVE25_BCHAN_RS=1'b1
	SLAVE26_BCHAN_RS=1'b1
	SLAVE27_BCHAN_RS=1'b1
	SLAVE28_BCHAN_RS=1'b1
	SLAVE29_BCHAN_RS=1'b1
	SLAVE30_BCHAN_RS=1'b1
	SLAVE31_BCHAN_RS=1'b1
	MASTER0_DEF_BURST_LEN=8'b00000000
	MASTER1_DEF_BURST_LEN=8'b00000000
	MASTER2_DEF_BURST_LEN=8'b00000000
	MASTER3_DEF_BURST_LEN=8'b00000000
	MASTER4_DEF_BURST_LEN=8'b00000000
	MASTER5_DEF_BURST_LEN=8'b00000000
	MASTER6_DEF_BURST_LEN=8'b00000000
	MASTER7_DEF_BURST_LEN=8'b00000000
	MASTER8_DEF_BURST_LEN=8'b00000000
	MASTER9_DEF_BURST_LEN=8'b00000000
	MASTER10_DEF_BURST_LEN=8'b00000000
	MASTER11_DEF_BURST_LEN=8'b00000000
	MASTER12_DEF_BURST_LEN=8'b00000000
	MASTER13_DEF_BURST_LEN=8'b00000000
	MASTER14_DEF_BURST_LEN=8'b00000000
	MASTER15_DEF_BURST_LEN=8'b00000000
	AHB_MASTER0_BRESP_CHECK_MODE=2'b00
	AHB_MASTER1_BRESP_CHECK_MODE=2'b00
	AHB_MASTER2_BRESP_CHECK_MODE=2'b00
	AHB_MASTER3_BRESP_CHECK_MODE=2'b00
	AHB_MASTER4_BRESP_CHECK_MODE=2'b00
	AHB_MASTER5_BRESP_CHECK_MODE=2'b00
	AHB_MASTER6_BRESP_CHECK_MODE=2'b00
	AHB_MASTER7_BRESP_CHECK_MODE=2'b00
	AHB_MASTER8_BRESP_CHECK_MODE=2'b00
	AHB_MASTER9_BRESP_CHECK_MODE=2'b00
	AHB_MASTER10_BRESP_CHECK_MODE=2'b00
	AHB_MASTER11_BRESP_CHECK_MODE=2'b00
	AHB_MASTER12_BRESP_CHECK_MODE=2'b00
	AHB_MASTER13_BRESP_CHECK_MODE=2'b00
	AHB_MASTER14_BRESP_CHECK_MODE=2'b00
	AHB_MASTER15_BRESP_CHECK_MODE=2'b00
	AHB_MASTER0_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER1_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER2_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER3_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER4_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER5_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER6_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER7_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER8_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER9_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER10_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER11_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER12_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER13_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER14_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER15_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	HI_FREQ=32'b00000000000000000000000000000001
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000110
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000011
	MASTERID_WIDTH=32'b00000000000000000000000000001001
	BASE_WIDTH=32'b00000000000000000000000000100110
	SLOT_BASE_VEC=38'b00000000000000000000000000000000000000
	CMPR_WIDTH=32'b00000000000000000000000000100110
	SLOT_MIN_VEC=38'b00000000000000000000000000000000000000
	SLOT_MAX_VEC=38'b11111111111111111111111111111111111111
	MASTER_TYPE=2'b00
	SLAVE_TYPE=2'b00
	SLAVE_READ_ZERO_SLAVE_ID=1'b1
	SLAVE_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER_AWCHAN_RS=1'b1
	MASTER_ARCHAN_RS=1'b1
	MASTER_WCHAN_RS=1'b1
	MASTER_RCHAN_RS=1'b1
	MASTER_BCHAN_RS=1'b1
	SLAVE_AWCHAN_RS=1'b1
	SLAVE_ARCHAN_RS=1'b1
	SLAVE_WCHAN_RS=1'b1
	SLAVE_RCHAN_RS=1'b1
	SLAVE_BCHAN_RS=1'b1
	AHB_MASTER_PORTS_BRESP_CHECK_MODE=2'b00
	AHB_MASTER_PORTS_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	MASTER_PORTS_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_PORTS_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH_PORT=32'b00000000000000000000010000000000
	MDW0_UPPER=13'b0000001000000
	MDW1_UPPER=13'b0000010000000
	MDW2_UPPER=13'b0000011000000
	MDW3_UPPER=13'b0000100000000
	MDW4_UPPER=13'b0000101000000
	MDW5_UPPER=13'b0000110000000
	MDW6_UPPER=13'b0000111000000
	MDW7_UPPER=13'b0001000000000
	MDW8_UPPER=13'b0001001000000
	MDW9_UPPER=13'b0001010000000
	MDW10_UPPER=13'b0001011000000
	MDW11_UPPER=13'b0001100000000
	MDW12_UPPER=13'b0001101000000
	MDW13_UPPER=13'b0001110000000
	MDW14_UPPER=13'b0001111000000
	MDW15_UPPER=13'b0010000000000
	SLAVE_DATA_WIDTH_PORT=32'b00000000000000000000100000000000
	SDW0_UPPER=13'b0000001000000
	SDW1_UPPER=13'b0000010000000
	SDW2_UPPER=13'b0000011000000
	SDW3_UPPER=13'b0000100000000
	SDW4_UPPER=13'b0000101000000
	SDW5_UPPER=13'b0000110000000
	SDW6_UPPER=13'b0000111000000
	SDW7_UPPER=13'b0001000000000
	SDW8_UPPER=13'b0001001000000
	SDW9_UPPER=13'b0001010000000
	SDW10_UPPER=13'b0001011000000
	SDW11_UPPER=13'b0001100000000
	SDW12_UPPER=13'b0001101000000
	SDW13_UPPER=13'b0001110000000
	SDW14_UPPER=13'b0001111000000
	SDW15_UPPER=13'b0010000000000
	SDW16_UPPER=13'b0010001000000
	SDW17_UPPER=13'b0010010000000
	SDW18_UPPER=13'b0010011000000
	SDW19_UPPER=13'b0010100000000
	SDW20_UPPER=13'b0010101000000
	SDW21_UPPER=13'b0010110000000
	SDW22_UPPER=13'b0010111000000
	SDW23_UPPER=13'b0011000000000
	SDW24_UPPER=13'b0011001000000
	SDW25_UPPER=13'b0011010000000
	SDW26_UPPER=13'b0011011000000
	SDW27_UPPER=13'b0011100000000
	SDW28_UPPER=13'b0011101000000
	SDW29_UPPER=13'b0011110000000
	SDW30_UPPER=13'b0011111000000
	SDW31_UPPER=13'b0100000000000
	MDW_UPPER_VEC=13'b0000001000000
	MDW_LOWER_VEC=13'b0000000000000
	SDW_UPPER_VEC=13'b0000001000000
	SDW_LOWER_VEC=13'b0000000000000
	MASTER_STRB_WIDTH_PORT=32'b00000000000000000000000010000000
	SLAVE_STRB_WIDTH_PORT=32'b00000000000000000000000100000000
	MASTER0_WRITE_CONNECTIVITY=1'b1
	MASTER1_WRITE_CONNECTIVITY=1'b1
	MASTER2_WRITE_CONNECTIVITY=1'b1
	MASTER3_WRITE_CONNECTIVITY=1'b1
	MASTER4_WRITE_CONNECTIVITY=1'b1
	MASTER5_WRITE_CONNECTIVITY=1'b1
	MASTER6_WRITE_CONNECTIVITY=1'b1
	MASTER7_WRITE_CONNECTIVITY=1'b1
	MASTER8_WRITE_CONNECTIVITY=1'b1
	MASTER9_WRITE_CONNECTIVITY=1'b1
	MASTER10_WRITE_CONNECTIVITY=1'b1
	MASTER11_WRITE_CONNECTIVITY=1'b1
	MASTER12_WRITE_CONNECTIVITY=1'b1
	MASTER13_WRITE_CONNECTIVITY=1'b1
	MASTER14_WRITE_CONNECTIVITY=1'b1
	MASTER15_WRITE_CONNECTIVITY=1'b1
	MASTER0_READ_CONNECTIVITY=1'b1
	MASTER1_READ_CONNECTIVITY=1'b1
	MASTER2_READ_CONNECTIVITY=1'b1
	MASTER3_READ_CONNECTIVITY=1'b1
	MASTER4_READ_CONNECTIVITY=1'b1
	MASTER5_READ_CONNECTIVITY=1'b1
	MASTER6_READ_CONNECTIVITY=1'b1
	MASTER7_READ_CONNECTIVITY=1'b1
	MASTER8_READ_CONNECTIVITY=1'b1
	MASTER9_READ_CONNECTIVITY=1'b1
	MASTER10_READ_CONNECTIVITY=1'b1
	MASTER11_READ_CONNECTIVITY=1'b1
	MASTER12_READ_CONNECTIVITY=1'b1
	MASTER13_READ_CONNECTIVITY=1'b1
	MASTER14_READ_CONNECTIVITY=1'b1
	MASTER15_READ_CONNECTIVITY=1'b1
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	MASTER_DEF_BURST_LEN=8'b00000000
	SLAVE_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	S_CDC=1'b0
	M_CDC=1'b0
	MASTER_READ_INTERLEAVE=1'b0
	SLAVE_READ_INTERLEAVE=1'b0
	CROSSBAR_INTERLEAVE=1'b0
   Generated name = COREAXI4INTERCONNECT_Z15
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v:23:7:23:46:@N:CG364:@XP_MSG">SlvDataWidthConverter.v(23)</a><!@TM:1694525930> | Synthesizing module caxi4interconnect_SlvDataWidthConverter in library work.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z16
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z16 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z16 (CPU Time 0h:00m:00s, Memory Used current: 170MB peak: 171MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log F:\MPFS_Projects\MPFS_ICICLE\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	MAX_TRANS=32'b00000000000000000000000000100000
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z17

	ZERO_SLAVE_ID=1'b1
	ID_WIDTH=32'b00000000000000000000000000001001
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0

	FIFO_SIZE=32'b00000000000000000000000100000000
	NEARLY_FULL=32'b00000000000000000000000011111111
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	ADDRESS_WIDTH=32'b00000000000000000000000000001000
	fmax=32'b00000000000000000000000100000000
	fdiff=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s
Running optimization stage 1 on caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)

	MEM_DEPTH=32'b00000000000000000000000100000000
	DATA_WIDTH_IN=32'b00000000000000000000000000001001
	DATA_WIDTH_OUT=32'b00000000000000000000000000001001
	NEARLY_FULL_THRESH=32'b00000000000000000000000011111111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000000000
	FIFO_SIZE=32'b00000000000000000000000100000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001000
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	NEARLY_FULL=32'b00000000000000000000000011111111
   Generated name = caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s

	MEM_DEPTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000000001001
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v:65:7:65:13:@N:CL134:@XP_MSG">RAM_BLOCK.v(65)</a><!@TM:1694525930> | Found RAM mem, depth=256, width=9
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)
Running optimization stage 1 on caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0 .......
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z17 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z17 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001001110
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000001100
	RCHAN_WIDTH=32'b00000000000000000000000001001101
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z18
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z18 .......
Finished optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z18 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)

	ID_WIDTH=32'b00000000000000000000000000001001
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	CLOCK_DOMAIN_CROSSING=1'b0
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000100000
   Generated name = caxi4interconnect_SlaveConvertor_Z19
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z19 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z19 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 171MB)
Running optimization stage 1 on COREAXI4INTERCONNECT_Z15 .......
Finished optimization stage 1 on COREAXI4INTERCONNECT_Z15 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
Running optimization stage 1 on FIC_1_INITIATOR .......
Finished optimization stage 1 on FIC_1_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
Running optimization stage 1 on XCVR_PIPE_AXI1 .......
Finished optimization stage 1 on XCVR_PIPE_AXI1 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
Running optimization stage 1 on PCIE_COMMON .......
Finished optimization stage 1 on PCIE_COMMON (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 173MB)
Running optimization stage 1 on PCIE .......
Finished optimization stage 1 on PCIE (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 174MB)
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_PCIE_C0\PF_PCIE_C0_0\PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v:3194:12:3194:36:@W:CG1283:@XP_MSG">PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v(3194)</a><!@TM:1694525930> | Ignoring localparam NOOP on the instance and using locally defined value</font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_PCIE_C0\PF_PCIE_C0_0\PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v:3194:12:3194:36:@W:CG1283:@XP_MSG">PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v(3194)</a><!@TM:1694525930> | Ignoring localparam WRITE on the instance and using locally defined value</font>

	NOOP=2'b00
	WRITE=2'b10
	READ=2'b01
	POLL=2'b11
	PCIE_0_ROOTPORT_EN=1'b0
	PCIE_1_ROOTPORT_EN=1'b1
	IDLE=6'b000000
	AD_0=6'b000001
	AD_1=6'b000010
	AD_2=6'b000011
	AD_3=6'b000100
	AD_4=6'b000101
	AD_5=6'b000110
	AD_6=6'b000111
	AD_7=6'b001000
	STUP=6'b001001
	ACCS=6'b001010
	MSTRDY=6'b001011
	RD_00=6'b001100
	RD_04=6'b001101
	RD_08=6'b001110
	RD_12=6'b001111
	RD_16=6'b010000
	RD_20=6'b010001
	RD_24=6'b010010
	RD_28=6'b010011
   Generated name = G5_APBLINK_MASTER_Z20
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\SgCore\PF_PCIE\2.0.116\g5_apblink_master.v:307:21:307:37:@N:CG179:@XP_MSG">g5_apblink_master.v(307)</a><!@TM:1694525930> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\SgCore\PF_PCIE\2.0.116\g5_apblink_master.v:45:34:45:50:@W:CG133:@XP_MSG">g5_apblink_master.v(45)</a><!@TM:1694525930> | Object pcie_0_perst_out is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on G5_APBLINK_MASTER_Z20 .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\SgCore\PF_PCIE\2.0.116\g5_apblink_master.v:134:0:134:6:@A:CL282:@XP_MSG">g5_apblink_master.v(134)</a><!@TM:1694525930> | Feedback mux created for signal slv_rd_err. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on G5_APBLINK_MASTER_Z20 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 1 on XCVR_PIPE_AXI0 .......
Finished optimization stage 1 on XCVR_PIPE_AXI0 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
Running optimization stage 1 on XCVR_APB_LINK .......
Finished optimization stage 1 on XCVR_APB_LINK (CPU Time 0h:00m:00s, Memory Used current: 175MB peak: 176MB)
Running optimization stage 1 on PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE .......
Finished optimization stage 1 on PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 177MB)
Running optimization stage 1 on PF_PCIE_C0 .......
Finished optimization stage 1 on PF_PCIE_C0 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 177MB)
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PCIE_INITIATOR\PCIE_INITIATOR.v:4559:0:4559:16:@W:CG1283:@XP_MSG">PCIE_INITIATOR.v(4559)</a><!@TM:1694525930> | Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value</font>

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000100
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000101
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000101
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100110
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=38'b00000001100000000000000000000000000000
	SLOT_MAX_VEC=38'b01111111111111111111111111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000000
	READ_INTERLEAVE=1'b0
	NUM_SLAVES_INT=32'b00000000000000000000000000000010
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000000
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000100
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	MASTER_READ_CONNECTIVITY_INT=2'b11
	MASTER_WRITE_CONNECTIVITY_INT=2'b11
   Generated name = caxi4interconnect_Axi4CrossBar_Z21
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:318:7:318:8:@W:CG133:@XP_MSG">Axi4CrossBar.v(318)</a><!@TM:1694525930> | Object i is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z21 .......
Finished optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z21 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 182MB)

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100110
	OPTIMIZATION=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000100
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ADDR_WIDTH_INT=32'b00000000000000000000000000100000
	SLAVE0_START_ADDR=32'b01100000000000000000000000000000
	SLAVE1_START_ADDR=32'b00000000000000000000000000000000
	SLAVE2_START_ADDR=32'b00010000000000000000000000000000
	SLAVE3_START_ADDR=32'b00011000000000000000000000000000
	SLAVE4_START_ADDR=32'b00100000000000000000000000000000
	SLAVE5_START_ADDR=32'b00101000000000000000000000000000
	SLAVE6_START_ADDR=32'b00110000000000000000000000000000
	SLAVE7_START_ADDR=32'b00111000000000000000000000000000
	SLAVE8_START_ADDR=32'b01000000000000000000000000000000
	SLAVE9_START_ADDR=32'b01001000000000000000000000000000
	SLAVE10_START_ADDR=32'b01010000000000000000000000000000
	SLAVE11_START_ADDR=32'b01011000000000000000000000000000
	SLAVE12_START_ADDR=32'b10010000000000000000000000000000
	SLAVE13_START_ADDR=32'b10010000001100000000000000000000
	SLAVE14_START_ADDR=32'b10010000011000000000000000000000
	SLAVE15_START_ADDR=32'b10010000100100000000000000000000
	SLAVE16_START_ADDR=32'b10010000110000000000000000000000
	SLAVE17_START_ADDR=32'b10010000111100000000000000000000
	SLAVE18_START_ADDR=32'b10010001001000000000000000000000
	SLAVE19_START_ADDR=32'b10010001010100000000000000000000
	SLAVE20_START_ADDR=32'b10010001100000000000000000000000
	SLAVE21_START_ADDR=32'b10010001101100000000000000000000
	SLAVE22_START_ADDR=32'b10010001111000000000000000000000
	SLAVE23_START_ADDR=32'b10010010000100000000000000000000
	SLAVE24_START_ADDR=32'b10010010010000000000000000000000
	SLAVE25_START_ADDR=32'b10010010011100000000000000000000
	SLAVE26_START_ADDR=32'b10010010101000000000000000000000
	SLAVE27_START_ADDR=32'b10010010110100000000000000000000
	SLAVE28_START_ADDR=32'b10010011000000000000000000000000
	SLAVE29_START_ADDR=32'b10010011001100000000000000000000
	SLAVE30_START_ADDR=32'b10010011011000000000000000000000
	SLAVE31_START_ADDR=32'b10010011100100000000000000000000
	SLAVE0_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE0_END_ADDR=32'b11111111111111111111111111111111
	SLAVE1_END_ADDR=32'b00000000000000000000111111111111
	SLAVE2_END_ADDR=32'b00010111111111111111111111111111
	SLAVE3_END_ADDR=32'b00011111111111111111111111111111
	SLAVE4_END_ADDR=32'b00100111111111111111111111111111
	SLAVE5_END_ADDR=32'b00101111111111111111111111111111
	SLAVE6_END_ADDR=32'b00110111111111111111111111111111
	SLAVE7_END_ADDR=32'b00111111111111111111111111111111
	SLAVE8_END_ADDR=32'b01000111111111111111111111111111
	SLAVE9_END_ADDR=32'b01001111111111111111111111111111
	SLAVE10_END_ADDR=32'b01010111111111111111111111111111
	SLAVE11_END_ADDR=32'b01011111111111111111111111111111
	SLAVE12_END_ADDR=32'b10010000001011111111111111111111
	SLAVE13_END_ADDR=32'b10010000010111111111111111111111
	SLAVE14_END_ADDR=32'b10010000100011111111111111111111
	SLAVE15_END_ADDR=32'b10010000101111111111111111111111
	SLAVE16_END_ADDR=32'b10010000111011111111111111111111
	SLAVE17_END_ADDR=32'b10010001000111111111111111111111
	SLAVE18_END_ADDR=32'b10010001010011111111111111111111
	SLAVE19_END_ADDR=32'b10010001011111111111111111111111
	SLAVE20_END_ADDR=32'b10010001101011111111111111111111
	SLAVE21_END_ADDR=32'b10010001110111111111111111111111
	SLAVE22_END_ADDR=32'b10010010000011111111111111111111
	SLAVE23_END_ADDR=32'b10010010001111111111111111111111
	SLAVE24_END_ADDR=32'b10010010011011111111111111111111
	SLAVE25_END_ADDR=32'b10010010100111111111111111111111
	SLAVE26_END_ADDR=32'b10010010110011111111111111111111
	SLAVE27_END_ADDR=32'b10010010111111111111111111111111
	SLAVE28_END_ADDR=32'b10010011001011111111111111111111
	SLAVE29_END_ADDR=32'b10010011010111111111111111111111
	SLAVE30_END_ADDR=32'b10010011100011111111111111111111
	SLAVE31_END_ADDR=32'b10010011101111111111111111111111
	SLAVE0_END_ADDR_UPPER=32'b00000000000000000000000000011111
	SLAVE1_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_END_ADDR_UPPER=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER0_WRITE_SLAVE0=1'b1
	MASTER0_WRITE_SLAVE1=1'b1
	MASTER0_WRITE_SLAVE2=1'b1
	MASTER0_WRITE_SLAVE3=1'b1
	MASTER0_WRITE_SLAVE4=1'b1
	MASTER0_WRITE_SLAVE5=1'b1
	MASTER0_WRITE_SLAVE6=1'b1
	MASTER0_WRITE_SLAVE7=1'b1
	MASTER0_WRITE_SLAVE8=1'b1
	MASTER0_WRITE_SLAVE9=1'b1
	MASTER0_WRITE_SLAVE10=1'b1
	MASTER0_WRITE_SLAVE11=1'b1
	MASTER0_WRITE_SLAVE12=1'b1
	MASTER0_WRITE_SLAVE13=1'b1
	MASTER0_WRITE_SLAVE14=1'b1
	MASTER0_WRITE_SLAVE15=1'b1
	MASTER0_WRITE_SLAVE16=1'b1
	MASTER0_WRITE_SLAVE17=1'b1
	MASTER0_WRITE_SLAVE18=1'b1
	MASTER0_WRITE_SLAVE19=1'b1
	MASTER0_WRITE_SLAVE20=1'b1
	MASTER0_WRITE_SLAVE21=1'b1
	MASTER0_WRITE_SLAVE22=1'b1
	MASTER0_WRITE_SLAVE23=1'b1
	MASTER0_WRITE_SLAVE24=1'b1
	MASTER0_WRITE_SLAVE25=1'b1
	MASTER0_WRITE_SLAVE26=1'b1
	MASTER0_WRITE_SLAVE27=1'b1
	MASTER0_WRITE_SLAVE28=1'b1
	MASTER0_WRITE_SLAVE29=1'b1
	MASTER0_WRITE_SLAVE30=1'b1
	MASTER0_WRITE_SLAVE31=1'b1
	MASTER1_WRITE_SLAVE0=1'b1
	MASTER1_WRITE_SLAVE1=1'b1
	MASTER1_WRITE_SLAVE2=1'b1
	MASTER1_WRITE_SLAVE3=1'b1
	MASTER1_WRITE_SLAVE4=1'b1
	MASTER1_WRITE_SLAVE5=1'b1
	MASTER1_WRITE_SLAVE6=1'b1
	MASTER1_WRITE_SLAVE7=1'b1
	MASTER1_WRITE_SLAVE8=1'b1
	MASTER1_WRITE_SLAVE9=1'b1
	MASTER1_WRITE_SLAVE10=1'b1
	MASTER1_WRITE_SLAVE11=1'b1
	MASTER1_WRITE_SLAVE12=1'b1
	MASTER1_WRITE_SLAVE13=1'b1
	MASTER1_WRITE_SLAVE14=1'b1
	MASTER1_WRITE_SLAVE15=1'b1
	MASTER1_WRITE_SLAVE16=1'b1
	MASTER1_WRITE_SLAVE17=1'b1
	MASTER1_WRITE_SLAVE18=1'b1
	MASTER1_WRITE_SLAVE19=1'b1
	MASTER1_WRITE_SLAVE20=1'b1
	MASTER1_WRITE_SLAVE21=1'b1
	MASTER1_WRITE_SLAVE22=1'b1
	MASTER1_WRITE_SLAVE23=1'b1
	MASTER1_WRITE_SLAVE24=1'b1
	MASTER1_WRITE_SLAVE25=1'b1
	MASTER1_WRITE_SLAVE26=1'b1
	MASTER1_WRITE_SLAVE27=1'b1
	MASTER1_WRITE_SLAVE28=1'b1
	MASTER1_WRITE_SLAVE29=1'b1
	MASTER1_WRITE_SLAVE30=1'b1
	MASTER1_WRITE_SLAVE31=1'b1
	MASTER2_WRITE_SLAVE0=1'b1
	MASTER2_WRITE_SLAVE1=1'b1
	MASTER2_WRITE_SLAVE2=1'b1
	MASTER2_WRITE_SLAVE3=1'b1
	MASTER2_WRITE_SLAVE4=1'b1
	MASTER2_WRITE_SLAVE5=1'b1
	MASTER2_WRITE_SLAVE6=1'b1
	MASTER2_WRITE_SLAVE7=1'b1
	MASTER2_WRITE_SLAVE8=1'b1
	MASTER2_WRITE_SLAVE9=1'b1
	MASTER2_WRITE_SLAVE10=1'b1
	MASTER2_WRITE_SLAVE11=1'b1
	MASTER2_WRITE_SLAVE12=1'b1
	MASTER2_WRITE_SLAVE13=1'b1
	MASTER2_WRITE_SLAVE14=1'b1
	MASTER2_WRITE_SLAVE15=1'b1
	MASTER2_WRITE_SLAVE16=1'b1
	MASTER2_WRITE_SLAVE17=1'b1
	MASTER2_WRITE_SLAVE18=1'b1
	MASTER2_WRITE_SLAVE19=1'b1
	MASTER2_WRITE_SLAVE20=1'b1
	MASTER2_WRITE_SLAVE21=1'b1
	MASTER2_WRITE_SLAVE22=1'b1
	MASTER2_WRITE_SLAVE23=1'b1
	MASTER2_WRITE_SLAVE24=1'b1
	MASTER2_WRITE_SLAVE25=1'b1
	MASTER2_WRITE_SLAVE26=1'b1
	MASTER2_WRITE_SLAVE27=1'b1
	MASTER2_WRITE_SLAVE28=1'b1
	MASTER2_WRITE_SLAVE29=1'b1
	MASTER2_WRITE_SLAVE30=1'b1
	MASTER2_WRITE_SLAVE31=1'b1
	MASTER3_WRITE_SLAVE0=1'b1
	MASTER3_WRITE_SLAVE1=1'b1
	MASTER3_WRITE_SLAVE2=1'b1
	MASTER3_WRITE_SLAVE3=1'b1
	MASTER3_WRITE_SLAVE4=1'b1
	MASTER3_WRITE_SLAVE5=1'b1
	MASTER3_WRITE_SLAVE6=1'b1
	MASTER3_WRITE_SLAVE7=1'b1
	MASTER3_WRITE_SLAVE8=1'b1
	MASTER3_WRITE_SLAVE9=1'b1
	MASTER3_WRITE_SLAVE10=1'b1
	MASTER3_WRITE_SLAVE11=1'b1
	MASTER3_WRITE_SLAVE12=1'b1
	MASTER3_WRITE_SLAVE13=1'b1
	MASTER3_WRITE_SLAVE14=1'b1
	MASTER3_WRITE_SLAVE15=1'b1
	MASTER3_WRITE_SLAVE16=1'b1
	MASTER3_WRITE_SLAVE17=1'b1
	MASTER3_WRITE_SLAVE18=1'b1
	MASTER3_WRITE_SLAVE19=1'b1
	MASTER3_WRITE_SLAVE20=1'b1
	MASTER3_WRITE_SLAVE21=1'b1
	MASTER3_WRITE_SLAVE22=1'b1
	MASTER3_WRITE_SLAVE23=1'b1
	MASTER3_WRITE_SLAVE24=1'b1
	MASTER3_WRITE_SLAVE25=1'b1
	MASTER3_WRITE_SLAVE26=1'b1
	MASTER3_WRITE_SLAVE27=1'b1
	MASTER3_WRITE_SLAVE28=1'b1
	MASTER3_WRITE_SLAVE29=1'b1
	MASTER3_WRITE_SLAVE30=1'b1
	MASTER3_WRITE_SLAVE31=1'b1
	MASTER4_WRITE_SLAVE0=1'b1
	MASTER4_WRITE_SLAVE1=1'b1
	MASTER4_WRITE_SLAVE2=1'b1
	MASTER4_WRITE_SLAVE3=1'b1
	MASTER4_WRITE_SLAVE4=1'b1
	MASTER4_WRITE_SLAVE5=1'b1
	MASTER4_WRITE_SLAVE6=1'b1
	MASTER4_WRITE_SLAVE7=1'b1
	MASTER4_WRITE_SLAVE8=1'b1
	MASTER4_WRITE_SLAVE9=1'b1
	MASTER4_WRITE_SLAVE10=1'b1
	MASTER4_WRITE_SLAVE11=1'b1
	MASTER4_WRITE_SLAVE12=1'b1
	MASTER4_WRITE_SLAVE13=1'b1
	MASTER4_WRITE_SLAVE14=1'b1
	MASTER4_WRITE_SLAVE15=1'b1
	MASTER4_WRITE_SLAVE16=1'b1
	MASTER4_WRITE_SLAVE17=1'b1
	MASTER4_WRITE_SLAVE18=1'b1
	MASTER4_WRITE_SLAVE19=1'b1
	MASTER4_WRITE_SLAVE20=1'b1
	MASTER4_WRITE_SLAVE21=1'b1
	MASTER4_WRITE_SLAVE22=1'b1
	MASTER4_WRITE_SLAVE23=1'b1
	MASTER4_WRITE_SLAVE24=1'b1
	MASTER4_WRITE_SLAVE25=1'b1
	MASTER4_WRITE_SLAVE26=1'b1
	MASTER4_WRITE_SLAVE27=1'b1
	MASTER4_WRITE_SLAVE28=1'b1
	MASTER4_WRITE_SLAVE29=1'b1
	MASTER4_WRITE_SLAVE30=1'b1
	MASTER4_WRITE_SLAVE31=1'b1
	MASTER5_WRITE_SLAVE0=1'b1
	MASTER5_WRITE_SLAVE1=1'b1
	MASTER5_WRITE_SLAVE2=1'b1
	MASTER5_WRITE_SLAVE3=1'b1
	MASTER5_WRITE_SLAVE4=1'b1
	MASTER5_WRITE_SLAVE5=1'b1
	MASTER5_WRITE_SLAVE6=1'b1
	MASTER5_WRITE_SLAVE7=1'b1
	MASTER5_WRITE_SLAVE8=1'b1
	MASTER5_WRITE_SLAVE9=1'b1
	MASTER5_WRITE_SLAVE10=1'b1
	MASTER5_WRITE_SLAVE11=1'b1
	MASTER5_WRITE_SLAVE12=1'b1
	MASTER5_WRITE_SLAVE13=1'b1
	MASTER5_WRITE_SLAVE14=1'b1
	MASTER5_WRITE_SLAVE15=1'b1
	MASTER5_WRITE_SLAVE16=1'b1
	MASTER5_WRITE_SLAVE17=1'b1
	MASTER5_WRITE_SLAVE18=1'b1
	MASTER5_WRITE_SLAVE19=1'b1
	MASTER5_WRITE_SLAVE20=1'b1
	MASTER5_WRITE_SLAVE21=1'b1
	MASTER5_WRITE_SLAVE22=1'b1
	MASTER5_WRITE_SLAVE23=1'b1
	MASTER5_WRITE_SLAVE24=1'b1
	MASTER5_WRITE_SLAVE25=1'b1
	MASTER5_WRITE_SLAVE26=1'b1
	MASTER5_WRITE_SLAVE27=1'b1
	MASTER5_WRITE_SLAVE28=1'b1
	MASTER5_WRITE_SLAVE29=1'b1
	MASTER5_WRITE_SLAVE30=1'b1
	MASTER5_WRITE_SLAVE31=1'b1
	MASTER6_WRITE_SLAVE0=1'b1
	MASTER6_WRITE_SLAVE1=1'b1
	MASTER6_WRITE_SLAVE2=1'b1
	MASTER6_WRITE_SLAVE3=1'b1
	MASTER6_WRITE_SLAVE4=1'b1
	MASTER6_WRITE_SLAVE5=1'b1
	MASTER6_WRITE_SLAVE6=1'b1
	MASTER6_WRITE_SLAVE7=1'b1
	MASTER6_WRITE_SLAVE8=1'b1
	MASTER6_WRITE_SLAVE9=1'b1
	MASTER6_WRITE_SLAVE10=1'b1
	MASTER6_WRITE_SLAVE11=1'b1
	MASTER6_WRITE_SLAVE12=1'b1
	MASTER6_WRITE_SLAVE13=1'b1
	MASTER6_WRITE_SLAVE14=1'b1
	MASTER6_WRITE_SLAVE15=1'b1
	MASTER6_WRITE_SLAVE16=1'b1
	MASTER6_WRITE_SLAVE17=1'b1
	MASTER6_WRITE_SLAVE18=1'b1
	MASTER6_WRITE_SLAVE19=1'b1
	MASTER6_WRITE_SLAVE20=1'b1
	MASTER6_WRITE_SLAVE21=1'b1
	MASTER6_WRITE_SLAVE22=1'b1
	MASTER6_WRITE_SLAVE23=1'b1
	MASTER6_WRITE_SLAVE24=1'b1
	MASTER6_WRITE_SLAVE25=1'b1
	MASTER6_WRITE_SLAVE26=1'b1
	MASTER6_WRITE_SLAVE27=1'b1
	MASTER6_WRITE_SLAVE28=1'b1
	MASTER6_WRITE_SLAVE29=1'b1
	MASTER6_WRITE_SLAVE30=1'b1
	MASTER6_WRITE_SLAVE31=1'b1
	MASTER7_WRITE_SLAVE0=1'b1
	MASTER7_WRITE_SLAVE1=1'b1
	MASTER7_WRITE_SLAVE2=1'b1
	MASTER7_WRITE_SLAVE3=1'b1
	MASTER7_WRITE_SLAVE4=1'b1
	MASTER7_WRITE_SLAVE5=1'b1
	MASTER7_WRITE_SLAVE6=1'b1
	MASTER7_WRITE_SLAVE7=1'b1
	MASTER7_WRITE_SLAVE8=1'b1
	MASTER7_WRITE_SLAVE9=1'b1
	MASTER7_WRITE_SLAVE10=1'b1
	MASTER7_WRITE_SLAVE11=1'b1
	MASTER7_WRITE_SLAVE12=1'b1
	MASTER7_WRITE_SLAVE13=1'b1
	MASTER7_WRITE_SLAVE14=1'b1
	MASTER7_WRITE_SLAVE15=1'b1
	MASTER7_WRITE_SLAVE16=1'b1
	MASTER7_WRITE_SLAVE17=1'b1
	MASTER7_WRITE_SLAVE18=1'b1
	MASTER7_WRITE_SLAVE19=1'b1
	MASTER7_WRITE_SLAVE20=1'b1
	MASTER7_WRITE_SLAVE21=1'b1
	MASTER7_WRITE_SLAVE22=1'b1
	MASTER7_WRITE_SLAVE23=1'b1
	MASTER7_WRITE_SLAVE24=1'b1
	MASTER7_WRITE_SLAVE25=1'b1
	MASTER7_WRITE_SLAVE26=1'b1
	MASTER7_WRITE_SLAVE27=1'b1
	MASTER7_WRITE_SLAVE28=1'b1
	MASTER7_WRITE_SLAVE29=1'b1
	MASTER7_WRITE_SLAVE30=1'b1
	MASTER7_WRITE_SLAVE31=1'b1
	MASTER8_WRITE_SLAVE0=1'b1
	MASTER8_WRITE_SLAVE1=1'b1
	MASTER8_WRITE_SLAVE2=1'b1
	MASTER8_WRITE_SLAVE3=1'b1
	MASTER8_WRITE_SLAVE4=1'b1
	MASTER8_WRITE_SLAVE5=1'b1
	MASTER8_WRITE_SLAVE6=1'b1
	MASTER8_WRITE_SLAVE7=1'b1
	MASTER8_WRITE_SLAVE8=1'b1
	MASTER8_WRITE_SLAVE9=1'b1
	MASTER8_WRITE_SLAVE10=1'b1
	MASTER8_WRITE_SLAVE11=1'b1
	MASTER8_WRITE_SLAVE12=1'b1
	MASTER8_WRITE_SLAVE13=1'b1
	MASTER8_WRITE_SLAVE14=1'b1
	MASTER8_WRITE_SLAVE15=1'b1
	MASTER8_WRITE_SLAVE16=1'b1
	MASTER8_WRITE_SLAVE17=1'b1
	MASTER8_WRITE_SLAVE18=1'b1
	MASTER8_WRITE_SLAVE19=1'b1
	MASTER8_WRITE_SLAVE20=1'b1
	MASTER8_WRITE_SLAVE21=1'b1
	MASTER8_WRITE_SLAVE22=1'b1
	MASTER8_WRITE_SLAVE23=1'b1
	MASTER8_WRITE_SLAVE24=1'b1
	MASTER8_WRITE_SLAVE25=1'b1
	MASTER8_WRITE_SLAVE26=1'b1
	MASTER8_WRITE_SLAVE27=1'b1
	MASTER8_WRITE_SLAVE28=1'b1
	MASTER8_WRITE_SLAVE29=1'b1
	MASTER8_WRITE_SLAVE30=1'b1
	MASTER8_WRITE_SLAVE31=1'b1
	MASTER9_WRITE_SLAVE0=1'b1
	MASTER9_WRITE_SLAVE1=1'b1
	MASTER9_WRITE_SLAVE2=1'b1
	MASTER9_WRITE_SLAVE3=1'b1
	MASTER9_WRITE_SLAVE4=1'b1
	MASTER9_WRITE_SLAVE5=1'b1
	MASTER9_WRITE_SLAVE6=1'b1
	MASTER9_WRITE_SLAVE7=1'b1
	MASTER9_WRITE_SLAVE8=1'b1
	MASTER9_WRITE_SLAVE9=1'b1
	MASTER9_WRITE_SLAVE10=1'b1
	MASTER9_WRITE_SLAVE11=1'b1
	MASTER9_WRITE_SLAVE12=1'b1
	MASTER9_WRITE_SLAVE13=1'b1
	MASTER9_WRITE_SLAVE14=1'b1
	MASTER9_WRITE_SLAVE15=1'b1
	MASTER9_WRITE_SLAVE16=1'b1
	MASTER9_WRITE_SLAVE17=1'b1
	MASTER9_WRITE_SLAVE18=1'b1
	MASTER9_WRITE_SLAVE19=1'b1
	MASTER9_WRITE_SLAVE20=1'b1
	MASTER9_WRITE_SLAVE21=1'b1
	MASTER9_WRITE_SLAVE22=1'b1
	MASTER9_WRITE_SLAVE23=1'b1
	MASTER9_WRITE_SLAVE24=1'b1
	MASTER9_WRITE_SLAVE25=1'b1
	MASTER9_WRITE_SLAVE26=1'b1
	MASTER9_WRITE_SLAVE27=1'b1
	MASTER9_WRITE_SLAVE28=1'b1
	MASTER9_WRITE_SLAVE29=1'b1
	MASTER9_WRITE_SLAVE30=1'b1
	MASTER9_WRITE_SLAVE31=1'b1
	MASTER10_WRITE_SLAVE0=1'b1
	MASTER10_WRITE_SLAVE1=1'b1
	MASTER10_WRITE_SLAVE2=1'b1
	MASTER10_WRITE_SLAVE3=1'b1
	MASTER10_WRITE_SLAVE4=1'b1
	MASTER10_WRITE_SLAVE5=1'b1
	MASTER10_WRITE_SLAVE6=1'b1
	MASTER10_WRITE_SLAVE7=1'b1
	MASTER10_WRITE_SLAVE8=1'b1
	MASTER10_WRITE_SLAVE9=1'b1
	MASTER10_WRITE_SLAVE10=1'b1
	MASTER10_WRITE_SLAVE11=1'b1
	MASTER10_WRITE_SLAVE12=1'b1
	MASTER10_WRITE_SLAVE13=1'b1
	MASTER10_WRITE_SLAVE14=1'b1
	MASTER10_WRITE_SLAVE15=1'b1
	MASTER10_WRITE_SLAVE16=1'b1
	MASTER10_WRITE_SLAVE17=1'b1
	MASTER10_WRITE_SLAVE18=1'b1
	MASTER10_WRITE_SLAVE19=1'b1
	MASTER10_WRITE_SLAVE20=1'b1
	MASTER10_WRITE_SLAVE21=1'b1
	MASTER10_WRITE_SLAVE22=1'b1
	MASTER10_WRITE_SLAVE23=1'b1
	MASTER10_WRITE_SLAVE24=1'b1
	MASTER10_WRITE_SLAVE25=1'b1
	MASTER10_WRITE_SLAVE26=1'b1
	MASTER10_WRITE_SLAVE27=1'b1
	MASTER10_WRITE_SLAVE28=1'b1
	MASTER10_WRITE_SLAVE29=1'b1
	MASTER10_WRITE_SLAVE30=1'b1
	MASTER10_WRITE_SLAVE31=1'b1
	MASTER11_WRITE_SLAVE0=1'b1
	MASTER11_WRITE_SLAVE1=1'b1
	MASTER11_WRITE_SLAVE2=1'b1
	MASTER11_WRITE_SLAVE3=1'b1
	MASTER11_WRITE_SLAVE4=1'b1
	MASTER11_WRITE_SLAVE5=1'b1
	MASTER11_WRITE_SLAVE6=1'b1
	MASTER11_WRITE_SLAVE7=1'b1
	MASTER11_WRITE_SLAVE8=1'b1
	MASTER11_WRITE_SLAVE9=1'b1
	MASTER11_WRITE_SLAVE10=1'b1
	MASTER11_WRITE_SLAVE11=1'b1
	MASTER11_WRITE_SLAVE12=1'b1
	MASTER11_WRITE_SLAVE13=1'b1
	MASTER11_WRITE_SLAVE14=1'b1
	MASTER11_WRITE_SLAVE15=1'b1
	MASTER11_WRITE_SLAVE16=1'b1
	MASTER11_WRITE_SLAVE17=1'b1
	MASTER11_WRITE_SLAVE18=1'b1
	MASTER11_WRITE_SLAVE19=1'b1
	MASTER11_WRITE_SLAVE20=1'b1
	MASTER11_WRITE_SLAVE21=1'b1
	MASTER11_WRITE_SLAVE22=1'b1
	MASTER11_WRITE_SLAVE23=1'b1
	MASTER11_WRITE_SLAVE24=1'b1
	MASTER11_WRITE_SLAVE25=1'b1
	MASTER11_WRITE_SLAVE26=1'b1
	MASTER11_WRITE_SLAVE27=1'b1
	MASTER11_WRITE_SLAVE28=1'b1
	MASTER11_WRITE_SLAVE29=1'b1
	MASTER11_WRITE_SLAVE30=1'b1
	MASTER11_WRITE_SLAVE31=1'b1
	MASTER12_WRITE_SLAVE0=1'b1
	MASTER12_WRITE_SLAVE1=1'b1
	MASTER12_WRITE_SLAVE2=1'b1
	MASTER12_WRITE_SLAVE3=1'b1
	MASTER12_WRITE_SLAVE4=1'b1
	MASTER12_WRITE_SLAVE5=1'b1
	MASTER12_WRITE_SLAVE6=1'b1
	MASTER12_WRITE_SLAVE7=1'b1
	MASTER12_WRITE_SLAVE8=1'b1
	MASTER12_WRITE_SLAVE9=1'b1
	MASTER12_WRITE_SLAVE10=1'b1
	MASTER12_WRITE_SLAVE11=1'b1
	MASTER12_WRITE_SLAVE12=1'b1
	MASTER12_WRITE_SLAVE13=1'b1
	MASTER12_WRITE_SLAVE14=1'b1
	MASTER12_WRITE_SLAVE15=1'b1
	MASTER12_WRITE_SLAVE16=1'b1
	MASTER12_WRITE_SLAVE17=1'b1
	MASTER12_WRITE_SLAVE18=1'b1
	MASTER12_WRITE_SLAVE19=1'b1
	MASTER12_WRITE_SLAVE20=1'b1
	MASTER12_WRITE_SLAVE21=1'b1
	MASTER12_WRITE_SLAVE22=1'b1
	MASTER12_WRITE_SLAVE23=1'b1
	MASTER12_WRITE_SLAVE24=1'b1
	MASTER12_WRITE_SLAVE25=1'b1
	MASTER12_WRITE_SLAVE26=1'b1
	MASTER12_WRITE_SLAVE27=1'b1
	MASTER12_WRITE_SLAVE28=1'b1
	MASTER12_WRITE_SLAVE29=1'b1
	MASTER12_WRITE_SLAVE30=1'b1
	MASTER12_WRITE_SLAVE31=1'b1
	MASTER13_WRITE_SLAVE0=1'b1
	MASTER13_WRITE_SLAVE1=1'b1
	MASTER13_WRITE_SLAVE2=1'b1
	MASTER13_WRITE_SLAVE3=1'b1
	MASTER13_WRITE_SLAVE4=1'b1
	MASTER13_WRITE_SLAVE5=1'b1
	MASTER13_WRITE_SLAVE6=1'b1
	MASTER13_WRITE_SLAVE7=1'b1
	MASTER13_WRITE_SLAVE8=1'b1
	MASTER13_WRITE_SLAVE9=1'b1
	MASTER13_WRITE_SLAVE10=1'b1
	MASTER13_WRITE_SLAVE11=1'b1
	MASTER13_WRITE_SLAVE12=1'b1
	MASTER13_WRITE_SLAVE13=1'b1
	MASTER13_WRITE_SLAVE14=1'b1
	MASTER13_WRITE_SLAVE15=1'b1
	MASTER13_WRITE_SLAVE16=1'b1
	MASTER13_WRITE_SLAVE17=1'b1
	MASTER13_WRITE_SLAVE18=1'b1
	MASTER13_WRITE_SLAVE19=1'b1
	MASTER13_WRITE_SLAVE20=1'b1
	MASTER13_WRITE_SLAVE21=1'b1
	MASTER13_WRITE_SLAVE22=1'b1
	MASTER13_WRITE_SLAVE23=1'b1
	MASTER13_WRITE_SLAVE24=1'b1
	MASTER13_WRITE_SLAVE25=1'b1
	MASTER13_WRITE_SLAVE26=1'b1
	MASTER13_WRITE_SLAVE27=1'b1
	MASTER13_WRITE_SLAVE28=1'b1
	MASTER13_WRITE_SLAVE29=1'b1
	MASTER13_WRITE_SLAVE30=1'b1
	MASTER13_WRITE_SLAVE31=1'b1
	MASTER14_WRITE_SLAVE0=1'b1
	MASTER14_WRITE_SLAVE1=1'b1
	MASTER14_WRITE_SLAVE2=1'b1
	MASTER14_WRITE_SLAVE3=1'b1
	MASTER14_WRITE_SLAVE4=1'b1
	MASTER14_WRITE_SLAVE5=1'b1
	MASTER14_WRITE_SLAVE6=1'b1
	MASTER14_WRITE_SLAVE7=1'b1
	MASTER14_WRITE_SLAVE8=1'b1
	MASTER14_WRITE_SLAVE9=1'b1
	MASTER14_WRITE_SLAVE10=1'b1
	MASTER14_WRITE_SLAVE11=1'b1
	MASTER14_WRITE_SLAVE12=1'b1
	MASTER14_WRITE_SLAVE13=1'b1
	MASTER14_WRITE_SLAVE14=1'b1
	MASTER14_WRITE_SLAVE15=1'b1
	MASTER14_WRITE_SLAVE16=1'b1
	MASTER14_WRITE_SLAVE17=1'b1
	MASTER14_WRITE_SLAVE18=1'b1
	MASTER14_WRITE_SLAVE19=1'b1
	MASTER14_WRITE_SLAVE20=1'b1
	MASTER14_WRITE_SLAVE21=1'b1
	MASTER14_WRITE_SLAVE22=1'b1
	MASTER14_WRITE_SLAVE23=1'b1
	MASTER14_WRITE_SLAVE24=1'b1
	MASTER14_WRITE_SLAVE25=1'b1
	MASTER14_WRITE_SLAVE26=1'b1
	MASTER14_WRITE_SLAVE27=1'b1
	MASTER14_WRITE_SLAVE28=1'b1
	MASTER14_WRITE_SLAVE29=1'b1
	MASTER14_WRITE_SLAVE30=1'b1
	MASTER14_WRITE_SLAVE31=1'b1
	MASTER15_WRITE_SLAVE0=1'b1
	MASTER15_WRITE_SLAVE1=1'b1
	MASTER15_WRITE_SLAVE2=1'b1
	MASTER15_WRITE_SLAVE3=1'b1
	MASTER15_WRITE_SLAVE4=1'b1
	MASTER15_WRITE_SLAVE5=1'b1
	MASTER15_WRITE_SLAVE6=1'b1
	MASTER15_WRITE_SLAVE7=1'b1
	MASTER15_WRITE_SLAVE8=1'b1
	MASTER15_WRITE_SLAVE9=1'b1
	MASTER15_WRITE_SLAVE10=1'b1
	MASTER15_WRITE_SLAVE11=1'b1
	MASTER15_WRITE_SLAVE12=1'b1
	MASTER15_WRITE_SLAVE13=1'b1
	MASTER15_WRITE_SLAVE14=1'b1
	MASTER15_WRITE_SLAVE15=1'b1
	MASTER15_WRITE_SLAVE16=1'b1
	MASTER15_WRITE_SLAVE17=1'b1
	MASTER15_WRITE_SLAVE18=1'b1
	MASTER15_WRITE_SLAVE19=1'b1
	MASTER15_WRITE_SLAVE20=1'b1
	MASTER15_WRITE_SLAVE21=1'b1
	MASTER15_WRITE_SLAVE22=1'b1
	MASTER15_WRITE_SLAVE23=1'b1
	MASTER15_WRITE_SLAVE24=1'b1
	MASTER15_WRITE_SLAVE25=1'b1
	MASTER15_WRITE_SLAVE26=1'b1
	MASTER15_WRITE_SLAVE27=1'b1
	MASTER15_WRITE_SLAVE28=1'b1
	MASTER15_WRITE_SLAVE29=1'b1
	MASTER15_WRITE_SLAVE30=1'b1
	MASTER15_WRITE_SLAVE31=1'b1
	MASTER0_READ_SLAVE0=1'b1
	MASTER0_READ_SLAVE1=1'b1
	MASTER0_READ_SLAVE2=1'b1
	MASTER0_READ_SLAVE3=1'b1
	MASTER0_READ_SLAVE4=1'b1
	MASTER0_READ_SLAVE5=1'b1
	MASTER0_READ_SLAVE6=1'b1
	MASTER0_READ_SLAVE7=1'b1
	MASTER0_READ_SLAVE8=1'b1
	MASTER0_READ_SLAVE9=1'b1
	MASTER0_READ_SLAVE10=1'b1
	MASTER0_READ_SLAVE11=1'b1
	MASTER0_READ_SLAVE12=1'b1
	MASTER0_READ_SLAVE13=1'b1
	MASTER0_READ_SLAVE14=1'b1
	MASTER0_READ_SLAVE15=1'b1
	MASTER0_READ_SLAVE16=1'b1
	MASTER0_READ_SLAVE17=1'b1
	MASTER0_READ_SLAVE18=1'b1
	MASTER0_READ_SLAVE19=1'b1
	MASTER0_READ_SLAVE20=1'b1
	MASTER0_READ_SLAVE21=1'b1
	MASTER0_READ_SLAVE22=1'b1
	MASTER0_READ_SLAVE23=1'b1
	MASTER0_READ_SLAVE24=1'b1
	MASTER0_READ_SLAVE25=1'b1
	MASTER0_READ_SLAVE26=1'b1
	MASTER0_READ_SLAVE27=1'b1
	MASTER0_READ_SLAVE28=1'b1
	MASTER0_READ_SLAVE29=1'b1
	MASTER0_READ_SLAVE30=1'b1
	MASTER0_READ_SLAVE31=1'b1
	MASTER1_READ_SLAVE0=1'b1
	MASTER1_READ_SLAVE1=1'b1
	MASTER1_READ_SLAVE2=1'b1
	MASTER1_READ_SLAVE3=1'b1
	MASTER1_READ_SLAVE4=1'b1
	MASTER1_READ_SLAVE5=1'b1
	MASTER1_READ_SLAVE6=1'b1
	MASTER1_READ_SLAVE7=1'b1
	MASTER1_READ_SLAVE8=1'b1
	MASTER1_READ_SLAVE9=1'b1
	MASTER1_READ_SLAVE10=1'b1
	MASTER1_READ_SLAVE11=1'b1
	MASTER1_READ_SLAVE12=1'b1
	MASTER1_READ_SLAVE13=1'b1
	MASTER1_READ_SLAVE14=1'b1
	MASTER1_READ_SLAVE15=1'b1
	MASTER1_READ_SLAVE16=1'b1
	MASTER1_READ_SLAVE17=1'b1
	MASTER1_READ_SLAVE18=1'b1
	MASTER1_READ_SLAVE19=1'b1
	MASTER1_READ_SLAVE20=1'b1
	MASTER1_READ_SLAVE21=1'b1
	MASTER1_READ_SLAVE22=1'b1
	MASTER1_READ_SLAVE23=1'b1
	MASTER1_READ_SLAVE24=1'b1
	MASTER1_READ_SLAVE25=1'b1
	MASTER1_READ_SLAVE26=1'b1
	MASTER1_READ_SLAVE27=1'b1
	MASTER1_READ_SLAVE28=1'b1
	MASTER1_READ_SLAVE29=1'b1
	MASTER1_READ_SLAVE30=1'b1
	MASTER1_READ_SLAVE31=1'b1
	MASTER2_READ_SLAVE0=1'b1
	MASTER2_READ_SLAVE1=1'b1
	MASTER2_READ_SLAVE2=1'b1
	MASTER2_READ_SLAVE3=1'b1
	MASTER2_READ_SLAVE4=1'b1
	MASTER2_READ_SLAVE5=1'b1
	MASTER2_READ_SLAVE6=1'b1
	MASTER2_READ_SLAVE7=1'b1
	MASTER2_READ_SLAVE8=1'b1
	MASTER2_READ_SLAVE9=1'b1
	MASTER2_READ_SLAVE10=1'b1
	MASTER2_READ_SLAVE11=1'b1
	MASTER2_READ_SLAVE12=1'b1
	MASTER2_READ_SLAVE13=1'b1
	MASTER2_READ_SLAVE14=1'b1
	MASTER2_READ_SLAVE15=1'b1
	MASTER2_READ_SLAVE16=1'b1
	MASTER2_READ_SLAVE17=1'b1
	MASTER2_READ_SLAVE18=1'b1
	MASTER2_READ_SLAVE19=1'b1
	MASTER2_READ_SLAVE20=1'b1
	MASTER2_READ_SLAVE21=1'b1
	MASTER2_READ_SLAVE22=1'b1
	MASTER2_READ_SLAVE23=1'b1
	MASTER2_READ_SLAVE24=1'b1
	MASTER2_READ_SLAVE25=1'b1
	MASTER2_READ_SLAVE26=1'b1
	MASTER2_READ_SLAVE27=1'b1
	MASTER2_READ_SLAVE28=1'b1
	MASTER2_READ_SLAVE29=1'b1
	MASTER2_READ_SLAVE30=1'b1
	MASTER2_READ_SLAVE31=1'b1
	MASTER3_READ_SLAVE0=1'b1
	MASTER3_READ_SLAVE1=1'b1
	MASTER3_READ_SLAVE2=1'b1
	MASTER3_READ_SLAVE3=1'b1
	MASTER3_READ_SLAVE4=1'b1
	MASTER3_READ_SLAVE5=1'b1
	MASTER3_READ_SLAVE6=1'b1
	MASTER3_READ_SLAVE7=1'b1
	MASTER3_READ_SLAVE8=1'b1
	MASTER3_READ_SLAVE9=1'b1
	MASTER3_READ_SLAVE10=1'b1
	MASTER3_READ_SLAVE11=1'b1
	MASTER3_READ_SLAVE12=1'b1
	MASTER3_READ_SLAVE13=1'b1
	MASTER3_READ_SLAVE14=1'b1
	MASTER3_READ_SLAVE15=1'b1
	MASTER3_READ_SLAVE16=1'b1
	MASTER3_READ_SLAVE17=1'b1
	MASTER3_READ_SLAVE18=1'b1
	MASTER3_READ_SLAVE19=1'b1
	MASTER3_READ_SLAVE20=1'b1
	MASTER3_READ_SLAVE21=1'b1
	MASTER3_READ_SLAVE22=1'b1
	MASTER3_READ_SLAVE23=1'b1
	MASTER3_READ_SLAVE24=1'b1
	MASTER3_READ_SLAVE25=1'b1
	MASTER3_READ_SLAVE26=1'b1
	MASTER3_READ_SLAVE27=1'b1
	MASTER3_READ_SLAVE28=1'b1
	MASTER3_READ_SLAVE29=1'b1
	MASTER3_READ_SLAVE30=1'b1
	MASTER3_READ_SLAVE31=1'b1
	MASTER4_READ_SLAVE0=1'b1
	MASTER4_READ_SLAVE1=1'b1
	MASTER4_READ_SLAVE2=1'b1
	MASTER4_READ_SLAVE3=1'b1
	MASTER4_READ_SLAVE4=1'b1
	MASTER4_READ_SLAVE5=1'b1
	MASTER4_READ_SLAVE6=1'b1
	MASTER4_READ_SLAVE7=1'b1
	MASTER4_READ_SLAVE8=1'b1
	MASTER4_READ_SLAVE9=1'b1
	MASTER4_READ_SLAVE10=1'b1
	MASTER4_READ_SLAVE11=1'b1
	MASTER4_READ_SLAVE12=1'b1
	MASTER4_READ_SLAVE13=1'b1
	MASTER4_READ_SLAVE14=1'b1
	MASTER4_READ_SLAVE15=1'b1
	MASTER4_READ_SLAVE16=1'b1
	MASTER4_READ_SLAVE17=1'b1
	MASTER4_READ_SLAVE18=1'b1
	MASTER4_READ_SLAVE19=1'b1
	MASTER4_READ_SLAVE20=1'b1
	MASTER4_READ_SLAVE21=1'b1
	MASTER4_READ_SLAVE22=1'b1
	MASTER4_READ_SLAVE23=1'b1
	MASTER4_READ_SLAVE24=1'b1
	MASTER4_READ_SLAVE25=1'b1
	MASTER4_READ_SLAVE26=1'b1
	MASTER4_READ_SLAVE27=1'b1
	MASTER4_READ_SLAVE28=1'b1
	MASTER4_READ_SLAVE29=1'b1
	MASTER4_READ_SLAVE30=1'b1
	MASTER4_READ_SLAVE31=1'b1
	MASTER5_READ_SLAVE0=1'b1
	MASTER5_READ_SLAVE1=1'b1
	MASTER5_READ_SLAVE2=1'b1
	MASTER5_READ_SLAVE3=1'b1
	MASTER5_READ_SLAVE4=1'b1
	MASTER5_READ_SLAVE5=1'b1
	MASTER5_READ_SLAVE6=1'b1
	MASTER5_READ_SLAVE7=1'b1
	MASTER5_READ_SLAVE8=1'b1
	MASTER5_READ_SLAVE9=1'b1
	MASTER5_READ_SLAVE10=1'b1
	MASTER5_READ_SLAVE11=1'b1
	MASTER5_READ_SLAVE12=1'b1
	MASTER5_READ_SLAVE13=1'b1
	MASTER5_READ_SLAVE14=1'b1
	MASTER5_READ_SLAVE15=1'b1
	MASTER5_READ_SLAVE16=1'b1
	MASTER5_READ_SLAVE17=1'b1
	MASTER5_READ_SLAVE18=1'b1
	MASTER5_READ_SLAVE19=1'b1
	MASTER5_READ_SLAVE20=1'b1
	MASTER5_READ_SLAVE21=1'b1
	MASTER5_READ_SLAVE22=1'b1
	MASTER5_READ_SLAVE23=1'b1
	MASTER5_READ_SLAVE24=1'b1
	MASTER5_READ_SLAVE25=1'b1
	MASTER5_READ_SLAVE26=1'b1
	MASTER5_READ_SLAVE27=1'b1
	MASTER5_READ_SLAVE28=1'b1
	MASTER5_READ_SLAVE29=1'b1
	MASTER5_READ_SLAVE30=1'b1
	MASTER5_READ_SLAVE31=1'b1
	MASTER6_READ_SLAVE0=1'b1
	MASTER6_READ_SLAVE1=1'b1
	MASTER6_READ_SLAVE2=1'b1
	MASTER6_READ_SLAVE3=1'b1
	MASTER6_READ_SLAVE4=1'b1
	MASTER6_READ_SLAVE5=1'b1
	MASTER6_READ_SLAVE6=1'b1
	MASTER6_READ_SLAVE7=1'b1
	MASTER6_READ_SLAVE8=1'b1
	MASTER6_READ_SLAVE9=1'b1
	MASTER6_READ_SLAVE10=1'b1
	MASTER6_READ_SLAVE11=1'b1
	MASTER6_READ_SLAVE12=1'b1
	MASTER6_READ_SLAVE13=1'b1
	MASTER6_READ_SLAVE14=1'b1
	MASTER6_READ_SLAVE15=1'b1
	MASTER6_READ_SLAVE16=1'b1
	MASTER6_READ_SLAVE17=1'b1
	MASTER6_READ_SLAVE18=1'b1
	MASTER6_READ_SLAVE19=1'b1
	MASTER6_READ_SLAVE20=1'b1
	MASTER6_READ_SLAVE21=1'b1
	MASTER6_READ_SLAVE22=1'b1
	MASTER6_READ_SLAVE23=1'b1
	MASTER6_READ_SLAVE24=1'b1
	MASTER6_READ_SLAVE25=1'b1
	MASTER6_READ_SLAVE26=1'b1
	MASTER6_READ_SLAVE27=1'b1
	MASTER6_READ_SLAVE28=1'b1
	MASTER6_READ_SLAVE29=1'b1
	MASTER6_READ_SLAVE30=1'b1
	MASTER6_READ_SLAVE31=1'b1
	MASTER7_READ_SLAVE0=1'b1
	MASTER7_READ_SLAVE1=1'b1
	MASTER7_READ_SLAVE2=1'b1
	MASTER7_READ_SLAVE3=1'b1
	MASTER7_READ_SLAVE4=1'b1
	MASTER7_READ_SLAVE5=1'b1
	MASTER7_READ_SLAVE6=1'b1
	MASTER7_READ_SLAVE7=1'b1
	MASTER7_READ_SLAVE8=1'b1
	MASTER7_READ_SLAVE9=1'b1
	MASTER7_READ_SLAVE10=1'b1
	MASTER7_READ_SLAVE11=1'b1
	MASTER7_READ_SLAVE12=1'b1
	MASTER7_READ_SLAVE13=1'b1
	MASTER7_READ_SLAVE14=1'b1
	MASTER7_READ_SLAVE15=1'b1
	MASTER7_READ_SLAVE16=1'b1
	MASTER7_READ_SLAVE17=1'b1
	MASTER7_READ_SLAVE18=1'b1
	MASTER7_READ_SLAVE19=1'b1
	MASTER7_READ_SLAVE20=1'b1
	MASTER7_READ_SLAVE21=1'b1
	MASTER7_READ_SLAVE22=1'b1
	MASTER7_READ_SLAVE23=1'b1
	MASTER7_READ_SLAVE24=1'b1
	MASTER7_READ_SLAVE25=1'b1
	MASTER7_READ_SLAVE26=1'b1
	MASTER7_READ_SLAVE27=1'b1
	MASTER7_READ_SLAVE28=1'b1
	MASTER7_READ_SLAVE29=1'b1
	MASTER7_READ_SLAVE30=1'b1
	MASTER7_READ_SLAVE31=1'b1
	MASTER8_READ_SLAVE0=1'b1
	MASTER8_READ_SLAVE1=1'b1
	MASTER8_READ_SLAVE2=1'b1
	MASTER8_READ_SLAVE3=1'b1
	MASTER8_READ_SLAVE4=1'b1
	MASTER8_READ_SLAVE5=1'b1
	MASTER8_READ_SLAVE6=1'b1
	MASTER8_READ_SLAVE7=1'b1
	MASTER8_READ_SLAVE8=1'b1
	MASTER8_READ_SLAVE9=1'b1
	MASTER8_READ_SLAVE10=1'b1
	MASTER8_READ_SLAVE11=1'b1
	MASTER8_READ_SLAVE12=1'b1
	MASTER8_READ_SLAVE13=1'b1
	MASTER8_READ_SLAVE14=1'b1
	MASTER8_READ_SLAVE15=1'b1
	MASTER8_READ_SLAVE16=1'b1
	MASTER8_READ_SLAVE17=1'b1
	MASTER8_READ_SLAVE18=1'b1
	MASTER8_READ_SLAVE19=1'b1
	MASTER8_READ_SLAVE20=1'b1
	MASTER8_READ_SLAVE21=1'b1
	MASTER8_READ_SLAVE22=1'b1
	MASTER8_READ_SLAVE23=1'b1
	MASTER8_READ_SLAVE24=1'b1
	MASTER8_READ_SLAVE25=1'b1
	MASTER8_READ_SLAVE26=1'b1
	MASTER8_READ_SLAVE27=1'b1
	MASTER8_READ_SLAVE28=1'b1
	MASTER8_READ_SLAVE29=1'b1
	MASTER8_READ_SLAVE30=1'b1
	MASTER8_READ_SLAVE31=1'b1
	MASTER9_READ_SLAVE0=1'b1
	MASTER9_READ_SLAVE1=1'b1
	MASTER9_READ_SLAVE2=1'b1
	MASTER9_READ_SLAVE3=1'b1
	MASTER9_READ_SLAVE4=1'b1
	MASTER9_READ_SLAVE5=1'b1
	MASTER9_READ_SLAVE6=1'b1
	MASTER9_READ_SLAVE7=1'b1
	MASTER9_READ_SLAVE8=1'b1
	MASTER9_READ_SLAVE9=1'b1
	MASTER9_READ_SLAVE10=1'b1
	MASTER9_READ_SLAVE11=1'b1
	MASTER9_READ_SLAVE12=1'b1
	MASTER9_READ_SLAVE13=1'b1
	MASTER9_READ_SLAVE14=1'b1
	MASTER9_READ_SLAVE15=1'b1
	MASTER9_READ_SLAVE16=1'b1
	MASTER9_READ_SLAVE17=1'b1
	MASTER9_READ_SLAVE18=1'b1
	MASTER9_READ_SLAVE19=1'b1
	MASTER9_READ_SLAVE20=1'b1
	MASTER9_READ_SLAVE21=1'b1
	MASTER9_READ_SLAVE22=1'b1
	MASTER9_READ_SLAVE23=1'b1
	MASTER9_READ_SLAVE24=1'b1
	MASTER9_READ_SLAVE25=1'b1
	MASTER9_READ_SLAVE26=1'b1
	MASTER9_READ_SLAVE27=1'b1
	MASTER9_READ_SLAVE28=1'b1
	MASTER9_READ_SLAVE29=1'b1
	MASTER9_READ_SLAVE30=1'b1
	MASTER9_READ_SLAVE31=1'b1
	MASTER10_READ_SLAVE0=1'b1
	MASTER10_READ_SLAVE1=1'b1
	MASTER10_READ_SLAVE2=1'b1
	MASTER10_READ_SLAVE3=1'b1
	MASTER10_READ_SLAVE4=1'b1
	MASTER10_READ_SLAVE5=1'b1
	MASTER10_READ_SLAVE6=1'b1
	MASTER10_READ_SLAVE7=1'b1
	MASTER10_READ_SLAVE8=1'b1
	MASTER10_READ_SLAVE9=1'b1
	MASTER10_READ_SLAVE10=1'b1
	MASTER10_READ_SLAVE11=1'b1
	MASTER10_READ_SLAVE12=1'b1
	MASTER10_READ_SLAVE13=1'b1
	MASTER10_READ_SLAVE14=1'b1
	MASTER10_READ_SLAVE15=1'b1
	MASTER10_READ_SLAVE16=1'b1
	MASTER10_READ_SLAVE17=1'b1
	MASTER10_READ_SLAVE18=1'b1
	MASTER10_READ_SLAVE19=1'b1
	MASTER10_READ_SLAVE20=1'b1
	MASTER10_READ_SLAVE21=1'b1
	MASTER10_READ_SLAVE22=1'b1
	MASTER10_READ_SLAVE23=1'b1
	MASTER10_READ_SLAVE24=1'b1
	MASTER10_READ_SLAVE25=1'b1
	MASTER10_READ_SLAVE26=1'b1
	MASTER10_READ_SLAVE27=1'b1
	MASTER10_READ_SLAVE28=1'b1
	MASTER10_READ_SLAVE29=1'b1
	MASTER10_READ_SLAVE30=1'b1
	MASTER10_READ_SLAVE31=1'b1
	MASTER11_READ_SLAVE0=1'b1
	MASTER11_READ_SLAVE1=1'b1
	MASTER11_READ_SLAVE2=1'b1
	MASTER11_READ_SLAVE3=1'b1
	MASTER11_READ_SLAVE4=1'b1
	MASTER11_READ_SLAVE5=1'b1
	MASTER11_READ_SLAVE6=1'b1
	MASTER11_READ_SLAVE7=1'b1
	MASTER11_READ_SLAVE8=1'b1
	MASTER11_READ_SLAVE9=1'b1
	MASTER11_READ_SLAVE10=1'b1
	MASTER11_READ_SLAVE11=1'b1
	MASTER11_READ_SLAVE12=1'b1
	MASTER11_READ_SLAVE13=1'b1
	MASTER11_READ_SLAVE14=1'b1
	MASTER11_READ_SLAVE15=1'b1
	MASTER11_READ_SLAVE16=1'b1
	MASTER11_READ_SLAVE17=1'b1
	MASTER11_READ_SLAVE18=1'b1
	MASTER11_READ_SLAVE19=1'b1
	MASTER11_READ_SLAVE20=1'b1
	MASTER11_READ_SLAVE21=1'b1
	MASTER11_READ_SLAVE22=1'b1
	MASTER11_READ_SLAVE23=1'b1
	MASTER11_READ_SLAVE24=1'b1
	MASTER11_READ_SLAVE25=1'b1
	MASTER11_READ_SLAVE26=1'b1
	MASTER11_READ_SLAVE27=1'b1
	MASTER11_READ_SLAVE28=1'b1
	MASTER11_READ_SLAVE29=1'b1
	MASTER11_READ_SLAVE30=1'b1
	MASTER11_READ_SLAVE31=1'b1
	MASTER12_READ_SLAVE0=1'b1
	MASTER12_READ_SLAVE1=1'b1
	MASTER12_READ_SLAVE2=1'b1
	MASTER12_READ_SLAVE3=1'b1
	MASTER12_READ_SLAVE4=1'b1
	MASTER12_READ_SLAVE5=1'b1
	MASTER12_READ_SLAVE6=1'b1
	MASTER12_READ_SLAVE7=1'b1
	MASTER12_READ_SLAVE8=1'b1
	MASTER12_READ_SLAVE9=1'b1
	MASTER12_READ_SLAVE10=1'b1
	MASTER12_READ_SLAVE11=1'b1
	MASTER12_READ_SLAVE12=1'b1
	MASTER12_READ_SLAVE13=1'b1
	MASTER12_READ_SLAVE14=1'b1
	MASTER12_READ_SLAVE15=1'b1
	MASTER12_READ_SLAVE16=1'b1
	MASTER12_READ_SLAVE17=1'b1
	MASTER12_READ_SLAVE18=1'b1
	MASTER12_READ_SLAVE19=1'b1
	MASTER12_READ_SLAVE20=1'b1
	MASTER12_READ_SLAVE21=1'b1
	MASTER12_READ_SLAVE22=1'b1
	MASTER12_READ_SLAVE23=1'b1
	MASTER12_READ_SLAVE24=1'b1
	MASTER12_READ_SLAVE25=1'b1
	MASTER12_READ_SLAVE26=1'b1
	MASTER12_READ_SLAVE27=1'b1
	MASTER12_READ_SLAVE28=1'b1
	MASTER12_READ_SLAVE29=1'b1
	MASTER12_READ_SLAVE30=1'b1
	MASTER12_READ_SLAVE31=1'b1
	MASTER13_READ_SLAVE0=1'b1
	MASTER13_READ_SLAVE1=1'b1
	MASTER13_READ_SLAVE2=1'b1
	MASTER13_READ_SLAVE3=1'b1
	MASTER13_READ_SLAVE4=1'b1
	MASTER13_READ_SLAVE5=1'b1
	MASTER13_READ_SLAVE6=1'b1
	MASTER13_READ_SLAVE7=1'b1
	MASTER13_READ_SLAVE8=1'b1
	MASTER13_READ_SLAVE9=1'b1
	MASTER13_READ_SLAVE10=1'b1
	MASTER13_READ_SLAVE11=1'b1
	MASTER13_READ_SLAVE12=1'b1
	MASTER13_READ_SLAVE13=1'b1
	MASTER13_READ_SLAVE14=1'b1
	MASTER13_READ_SLAVE15=1'b1
	MASTER13_READ_SLAVE16=1'b1
	MASTER13_READ_SLAVE17=1'b1
	MASTER13_READ_SLAVE18=1'b1
	MASTER13_READ_SLAVE19=1'b1
	MASTER13_READ_SLAVE20=1'b1
	MASTER13_READ_SLAVE21=1'b1
	MASTER13_READ_SLAVE22=1'b1
	MASTER13_READ_SLAVE23=1'b1
	MASTER13_READ_SLAVE24=1'b1
	MASTER13_READ_SLAVE25=1'b1
	MASTER13_READ_SLAVE26=1'b1
	MASTER13_READ_SLAVE27=1'b1
	MASTER13_READ_SLAVE28=1'b1
	MASTER13_READ_SLAVE29=1'b1
	MASTER13_READ_SLAVE30=1'b1
	MASTER13_READ_SLAVE31=1'b1
	MASTER14_READ_SLAVE0=1'b1
	MASTER14_READ_SLAVE1=1'b1
	MASTER14_READ_SLAVE2=1'b1
	MASTER14_READ_SLAVE3=1'b1
	MASTER14_READ_SLAVE4=1'b1
	MASTER14_READ_SLAVE5=1'b1
	MASTER14_READ_SLAVE6=1'b1
	MASTER14_READ_SLAVE7=1'b1
	MASTER14_READ_SLAVE8=1'b1
	MASTER14_READ_SLAVE9=1'b1
	MASTER14_READ_SLAVE10=1'b1
	MASTER14_READ_SLAVE11=1'b1
	MASTER14_READ_SLAVE12=1'b1
	MASTER14_READ_SLAVE13=1'b1
	MASTER14_READ_SLAVE14=1'b1
	MASTER14_READ_SLAVE15=1'b1
	MASTER14_READ_SLAVE16=1'b1
	MASTER14_READ_SLAVE17=1'b1
	MASTER14_READ_SLAVE18=1'b1
	MASTER14_READ_SLAVE19=1'b1
	MASTER14_READ_SLAVE20=1'b1
	MASTER14_READ_SLAVE21=1'b1
	MASTER14_READ_SLAVE22=1'b1
	MASTER14_READ_SLAVE23=1'b1
	MASTER14_READ_SLAVE24=1'b1
	MASTER14_READ_SLAVE25=1'b1
	MASTER14_READ_SLAVE26=1'b1
	MASTER14_READ_SLAVE27=1'b1
	MASTER14_READ_SLAVE28=1'b1
	MASTER14_READ_SLAVE29=1'b1
	MASTER14_READ_SLAVE30=1'b1
	MASTER14_READ_SLAVE31=1'b1
	MASTER15_READ_SLAVE0=1'b1
	MASTER15_READ_SLAVE1=1'b1
	MASTER15_READ_SLAVE2=1'b1
	MASTER15_READ_SLAVE3=1'b1
	MASTER15_READ_SLAVE4=1'b1
	MASTER15_READ_SLAVE5=1'b1
	MASTER15_READ_SLAVE6=1'b1
	MASTER15_READ_SLAVE7=1'b1
	MASTER15_READ_SLAVE8=1'b1
	MASTER15_READ_SLAVE9=1'b1
	MASTER15_READ_SLAVE10=1'b1
	MASTER15_READ_SLAVE11=1'b1
	MASTER15_READ_SLAVE12=1'b1
	MASTER15_READ_SLAVE13=1'b1
	MASTER15_READ_SLAVE14=1'b1
	MASTER15_READ_SLAVE15=1'b1
	MASTER15_READ_SLAVE16=1'b1
	MASTER15_READ_SLAVE17=1'b1
	MASTER15_READ_SLAVE18=1'b1
	MASTER15_READ_SLAVE19=1'b1
	MASTER15_READ_SLAVE20=1'b1
	MASTER15_READ_SLAVE21=1'b1
	MASTER15_READ_SLAVE22=1'b1
	MASTER15_READ_SLAVE23=1'b1
	MASTER15_READ_SLAVE24=1'b1
	MASTER15_READ_SLAVE25=1'b1
	MASTER15_READ_SLAVE26=1'b1
	MASTER15_READ_SLAVE27=1'b1
	MASTER15_READ_SLAVE28=1'b1
	MASTER15_READ_SLAVE29=1'b1
	MASTER15_READ_SLAVE30=1'b1
	MASTER15_READ_SLAVE31=1'b1
	RD_ARB_EN=32'b00000000000000000000000000000000
	MASTER0_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER1_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER2_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER3_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER4_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER5_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER6_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER7_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER8_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER9_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER10_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER11_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER12_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER13_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER14_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE0_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE1_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE2_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE3_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE4_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE5_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE6_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE7_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE8_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE9_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE10_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE11_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE12_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE13_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE14_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE16_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE17_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE18_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE19_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE20_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE21_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE22_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE23_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE24_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE25_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE26_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE27_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE28_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE29_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE30_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE31_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER0_TYPE=2'b00
	MASTER1_TYPE=2'b00
	MASTER2_TYPE=2'b00
	MASTER3_TYPE=2'b00
	MASTER4_TYPE=2'b00
	MASTER5_TYPE=2'b00
	MASTER6_TYPE=2'b00
	MASTER7_TYPE=2'b00
	MASTER8_TYPE=2'b00
	MASTER9_TYPE=2'b00
	MASTER10_TYPE=2'b00
	MASTER11_TYPE=2'b00
	MASTER12_TYPE=2'b00
	MASTER13_TYPE=2'b00
	MASTER14_TYPE=2'b00
	MASTER15_TYPE=2'b00
	SLAVE0_TYPE=2'b00
	SLAVE1_TYPE=2'b00
	SLAVE2_TYPE=2'b00
	SLAVE3_TYPE=2'b00
	SLAVE4_TYPE=2'b00
	SLAVE5_TYPE=2'b00
	SLAVE6_TYPE=2'b00
	SLAVE7_TYPE=2'b00
	SLAVE8_TYPE=2'b00
	SLAVE9_TYPE=2'b00
	SLAVE10_TYPE=2'b00
	SLAVE11_TYPE=2'b00
	SLAVE12_TYPE=2'b00
	SLAVE13_TYPE=2'b00
	SLAVE14_TYPE=2'b00
	SLAVE15_TYPE=2'b00
	SLAVE16_TYPE=2'b00
	SLAVE17_TYPE=2'b00
	SLAVE18_TYPE=2'b00
	SLAVE19_TYPE=2'b00
	SLAVE20_TYPE=2'b00
	SLAVE21_TYPE=2'b00
	SLAVE22_TYPE=2'b00
	SLAVE23_TYPE=2'b00
	SLAVE24_TYPE=2'b00
	SLAVE25_TYPE=2'b00
	SLAVE26_TYPE=2'b00
	SLAVE27_TYPE=2'b00
	SLAVE28_TYPE=2'b00
	SLAVE29_TYPE=2'b00
	SLAVE30_TYPE=2'b00
	SLAVE31_TYPE=2'b00
	MASTER0_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER1_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER2_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER3_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER4_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER5_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER6_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER7_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER8_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER9_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER10_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER11_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER12_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER13_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER14_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE0_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE1_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE2_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE3_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE4_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE5_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE6_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE8_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE9_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE10_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE11_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE12_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE13_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE14_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE16_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE17_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE18_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE19_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE20_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE21_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE22_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE23_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE24_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE25_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE26_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE27_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE28_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE29_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE30_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE31_DATA_WIDTH=32'b00000000000000000000000001000000
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	MASTER0_CHAN_RS=1'b1
	MASTER1_CHAN_RS=1'b1
	MASTER2_CHAN_RS=1'b1
	MASTER3_CHAN_RS=1'b1
	MASTER4_CHAN_RS=1'b1
	MASTER5_CHAN_RS=1'b1
	MASTER6_CHAN_RS=1'b1
	MASTER7_CHAN_RS=1'b1
	MASTER8_CHAN_RS=1'b1
	MASTER9_CHAN_RS=1'b1
	MASTER10_CHAN_RS=1'b1
	MASTER11_CHAN_RS=1'b1
	MASTER12_CHAN_RS=1'b1
	MASTER13_CHAN_RS=1'b1
	MASTER14_CHAN_RS=1'b1
	MASTER15_CHAN_RS=1'b1
	SLAVE0_CHAN_RS=1'b1
	SLAVE1_CHAN_RS=1'b1
	SLAVE2_CHAN_RS=1'b1
	SLAVE3_CHAN_RS=1'b1
	SLAVE4_CHAN_RS=1'b1
	SLAVE5_CHAN_RS=1'b1
	SLAVE6_CHAN_RS=1'b1
	SLAVE7_CHAN_RS=1'b1
	SLAVE8_CHAN_RS=1'b1
	SLAVE9_CHAN_RS=1'b1
	SLAVE10_CHAN_RS=1'b1
	SLAVE11_CHAN_RS=1'b1
	SLAVE12_CHAN_RS=1'b1
	SLAVE13_CHAN_RS=1'b1
	SLAVE14_CHAN_RS=1'b1
	SLAVE15_CHAN_RS=1'b1
	SLAVE16_CHAN_RS=1'b1
	SLAVE17_CHAN_RS=1'b1
	SLAVE18_CHAN_RS=1'b1
	SLAVE19_CHAN_RS=1'b1
	SLAVE20_CHAN_RS=1'b1
	SLAVE21_CHAN_RS=1'b1
	SLAVE22_CHAN_RS=1'b1
	SLAVE23_CHAN_RS=1'b1
	SLAVE24_CHAN_RS=1'b1
	SLAVE25_CHAN_RS=1'b1
	SLAVE26_CHAN_RS=1'b1
	SLAVE27_CHAN_RS=1'b1
	SLAVE28_CHAN_RS=1'b1
	SLAVE29_CHAN_RS=1'b1
	SLAVE30_CHAN_RS=1'b1
	SLAVE31_CHAN_RS=1'b1
	SLAVE0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE16_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE17_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE18_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE19_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE20_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE21_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE22_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE23_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE24_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE25_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE26_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE27_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE28_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE29_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE30_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE31_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	MASTER0_READ_INTERLEAVE=1'b0
	MASTER1_READ_INTERLEAVE=1'b0
	MASTER2_READ_INTERLEAVE=1'b0
	MASTER3_READ_INTERLEAVE=1'b0
	MASTER4_READ_INTERLEAVE=1'b0
	MASTER5_READ_INTERLEAVE=1'b0
	MASTER6_READ_INTERLEAVE=1'b0
	MASTER7_READ_INTERLEAVE=1'b0
	MASTER8_READ_INTERLEAVE=1'b0
	MASTER9_READ_INTERLEAVE=1'b0
	MASTER10_READ_INTERLEAVE=1'b0
	MASTER11_READ_INTERLEAVE=1'b0
	MASTER12_READ_INTERLEAVE=1'b0
	MASTER13_READ_INTERLEAVE=1'b0
	MASTER14_READ_INTERLEAVE=1'b0
	MASTER15_READ_INTERLEAVE=1'b0
	SLAVE0_READ_INTERLEAVE=1'b0
	SLAVE1_READ_INTERLEAVE=1'b0
	SLAVE2_READ_INTERLEAVE=1'b0
	SLAVE3_READ_INTERLEAVE=1'b0
	SLAVE4_READ_INTERLEAVE=1'b0
	SLAVE5_READ_INTERLEAVE=1'b0
	SLAVE6_READ_INTERLEAVE=1'b0
	SLAVE7_READ_INTERLEAVE=1'b0
	SLAVE8_READ_INTERLEAVE=1'b0
	SLAVE9_READ_INTERLEAVE=1'b0
	SLAVE10_READ_INTERLEAVE=1'b0
	SLAVE11_READ_INTERLEAVE=1'b0
	SLAVE12_READ_INTERLEAVE=1'b0
	SLAVE13_READ_INTERLEAVE=1'b0
	SLAVE14_READ_INTERLEAVE=1'b0
	SLAVE15_READ_INTERLEAVE=1'b0
	SLAVE16_READ_INTERLEAVE=1'b0
	SLAVE17_READ_INTERLEAVE=1'b0
	SLAVE18_READ_INTERLEAVE=1'b0
	SLAVE19_READ_INTERLEAVE=1'b0
	SLAVE20_READ_INTERLEAVE=1'b0
	SLAVE21_READ_INTERLEAVE=1'b0
	SLAVE22_READ_INTERLEAVE=1'b0
	SLAVE23_READ_INTERLEAVE=1'b0
	SLAVE24_READ_INTERLEAVE=1'b0
	SLAVE25_READ_INTERLEAVE=1'b0
	SLAVE26_READ_INTERLEAVE=1'b0
	SLAVE27_READ_INTERLEAVE=1'b0
	SLAVE28_READ_INTERLEAVE=1'b0
	SLAVE29_READ_INTERLEAVE=1'b0
	SLAVE30_READ_INTERLEAVE=1'b0
	SLAVE31_READ_INTERLEAVE=1'b0
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	TGIGEN_DISPLAY_SYMBOL=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100110
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT0_MIN_VEC=38'b00000001100000000000000000000000000000
	SLOT1_MIN_VEC=38'b00000000000000000000000000000000000000
	SLOT2_MIN_VEC=38'b00000000010000000000000000000000000000
	SLOT3_MIN_VEC=38'b00000000011000000000000000000000000000
	SLOT4_MIN_VEC=38'b00000000100000000000000000000000000000
	SLOT5_MIN_VEC=38'b00000000101000000000000000000000000000
	SLOT6_MIN_VEC=38'b00000000110000000000000000000000000000
	SLOT7_MIN_VEC=38'b00000000111000000000000000000000000000
	SLOT8_MIN_VEC=38'b00000001000000000000000000000000000000
	SLOT9_MIN_VEC=38'b00000001001000000000000000000000000000
	SLOT10_MIN_VEC=38'b00000001010000000000000000000000000000
	SLOT11_MIN_VEC=38'b00000001011000000000000000000000000000
	SLOT12_MIN_VEC=38'b00000010010000000000000000000000000000
	SLOT13_MIN_VEC=38'b00000010010000001100000000000000000000
	SLOT14_MIN_VEC=38'b00000010010000011000000000000000000000
	SLOT15_MIN_VEC=38'b00000010010000100100000000000000000000
	SLOT16_MIN_VEC=38'b00000010010000110000000000000000000000
	SLOT17_MIN_VEC=38'b00000010010000111100000000000000000000
	SLOT18_MIN_VEC=38'b00000010010001001000000000000000000000
	SLOT19_MIN_VEC=38'b00000010010001010100000000000000000000
	SLOT20_MIN_VEC=38'b00000010010001100000000000000000000000
	SLOT21_MIN_VEC=38'b00000010010001101100000000000000000000
	SLOT22_MIN_VEC=38'b00000010010001111000000000000000000000
	SLOT23_MIN_VEC=38'b00000010010010000100000000000000000000
	SLOT24_MIN_VEC=38'b00000010010010010000000000000000000000
	SLOT25_MIN_VEC=38'b00000010010010011100000000000000000000
	SLOT26_MIN_VEC=38'b00000010010010101000000000000000000000
	SLOT27_MIN_VEC=38'b00000010010010110100000000000000000000
	SLOT28_MIN_VEC=38'b00000010010011000000000000000000000000
	SLOT29_MIN_VEC=38'b00000010010011001100000000000000000000
	SLOT30_MIN_VEC=38'b00000010010011011000000000000000000000
	SLOT31_MIN_VEC=38'b00000010010011100100000000000000000000
	SLOT0_MAX_VEC=38'b01111111111111111111111111111111111111
	SLOT1_MAX_VEC=38'b00000000000000000000000000111111111111
	SLOT2_MAX_VEC=38'b00000000010111111111111111111111111111
	SLOT3_MAX_VEC=38'b00000000011111111111111111111111111111
	SLOT4_MAX_VEC=38'b00000000100111111111111111111111111111
	SLOT5_MAX_VEC=38'b00000000101111111111111111111111111111
	SLOT6_MAX_VEC=38'b00000000110111111111111111111111111111
	SLOT7_MAX_VEC=38'b00000000111111111111111111111111111111
	SLOT8_MAX_VEC=38'b00000001000111111111111111111111111111
	SLOT9_MAX_VEC=38'b00000001001111111111111111111111111111
	SLOT10_MAX_VEC=38'b00000001010111111111111111111111111111
	SLOT11_MAX_VEC=38'b00000001011111111111111111111111111111
	SLOT12_MAX_VEC=38'b00000010010000001011111111111111111111
	SLOT13_MAX_VEC=38'b00000010010000010111111111111111111111
	SLOT14_MAX_VEC=38'b00000010010000100011111111111111111111
	SLOT15_MAX_VEC=38'b00000010010000101111111111111111111111
	SLOT16_MAX_VEC=38'b00000010010000111011111111111111111111
	SLOT17_MAX_VEC=38'b00000010010001000111111111111111111111
	SLOT18_MAX_VEC=38'b00000010010001010011111111111111111111
	SLOT19_MAX_VEC=38'b00000010010001011111111111111111111111
	SLOT20_MAX_VEC=38'b00000010010001101011111111111111111111
	SLOT21_MAX_VEC=38'b00000010010001110111111111111111111111
	SLOT22_MAX_VEC=38'b00000010010010000011111111111111111111
	SLOT23_MAX_VEC=38'b00000010010010001111111111111111111111
	SLOT24_MAX_VEC=38'b00000010010010011011111111111111111111
	SLOT25_MAX_VEC=38'b00000010010010100111111111111111111111
	SLOT26_MAX_VEC=38'b00000010010010110011111111111111111111
	SLOT27_MAX_VEC=38'b00000010010010111111111111111111111111
	SLOT28_MAX_VEC=38'b00000010010011001011111111111111111111
	SLOT29_MAX_VEC=38'b00000010010011010111111111111111111111
	SLOT30_MAX_VEC=38'b00000010010011100011111111111111111111
	SLOT31_MAX_VEC=38'b00000010010011101111111111111111111111
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000101
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000101
	MAX_TRANS=32'b00000000000000000000000000100000
	SLOT0_BASE_VEC=38'b00000000000000000000000000000000000000
	SLOT1_BASE_VEC=38'b00000000000000000000000000000000000001
	SLOT2_BASE_VEC=38'b00000000000000000000000000000000000010
	SLOT3_BASE_VEC=38'b00000000000000000000000000000000000011
	SLOT4_BASE_VEC=38'b00000000000000000000000000000000000100
	SLOT5_BASE_VEC=38'b00000000000000000000000000000000000101
	SLOT6_BASE_VEC=38'b00000000000000000000000000000000000110
	SLOT7_BASE_VEC=38'b00000000000000000000000000000000000111
	SLOT8_BASE_VEC=38'b00000000000000000000000000000000001000
	SLOT9_BASE_VEC=38'b00000000000000000000000000000000001001
	SLOT10_BASE_VEC=38'b00000000000000000000000000000000001010
	SLOT11_BASE_VEC=38'b00000000000000000000000000000000001011
	SLOT12_BASE_VEC=38'b00000000000000000000000000000000001100
	SLOT13_BASE_VEC=38'b00000000000000000000000000000000001101
	SLOT14_BASE_VEC=38'b00000000000000000000000000000000001110
	SLOT15_BASE_VEC=38'b00000000000000000000000000000000001111
	SLOT16_BASE_VEC=38'b00000000000000000000000000000000010000
	SLOT17_BASE_VEC=38'b00000000000000000000000000000000010001
	SLOT18_BASE_VEC=38'b00000000000000000000000000000000010010
	SLOT19_BASE_VEC=38'b00000000000000000000000000000000010011
	SLOT20_BASE_VEC=38'b00000000000000000000000000000000010100
	SLOT21_BASE_VEC=38'b00000000000000000000000000000000010101
	SLOT22_BASE_VEC=38'b00000000000000000000000000000000010110
	SLOT23_BASE_VEC=38'b00000000000000000000000000000000010111
	SLOT24_BASE_VEC=38'b00000000000000000000000000000000011000
	SLOT25_BASE_VEC=38'b00000000000000000000000000000000011001
	SLOT26_BASE_VEC=38'b00000000000000000000000000000000011010
	SLOT27_BASE_VEC=38'b00000000000000000000000000000000011011
	SLOT28_BASE_VEC=38'b00000000000000000000000000000000011100
	SLOT29_BASE_VEC=38'b00000000000000000000000000000000011101
	SLOT30_BASE_VEC=38'b00000000000000000000000000000000011110
	SLOT31_BASE_VEC=38'b00000000000000000000000000000000011111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	SLAVE0_READ_ZERO_SLAVE_ID=1'b1
	SLAVE1_READ_ZERO_SLAVE_ID=1'b1
	SLAVE2_READ_ZERO_SLAVE_ID=1'b1
	SLAVE3_READ_ZERO_SLAVE_ID=1'b1
	SLAVE4_READ_ZERO_SLAVE_ID=1'b1
	SLAVE5_READ_ZERO_SLAVE_ID=1'b1
	SLAVE6_READ_ZERO_SLAVE_ID=1'b1
	SLAVE7_READ_ZERO_SLAVE_ID=1'b1
	SLAVE8_READ_ZERO_SLAVE_ID=1'b1
	SLAVE9_READ_ZERO_SLAVE_ID=1'b1
	SLAVE10_READ_ZERO_SLAVE_ID=1'b1
	SLAVE11_READ_ZERO_SLAVE_ID=1'b1
	SLAVE12_READ_ZERO_SLAVE_ID=1'b1
	SLAVE13_READ_ZERO_SLAVE_ID=1'b1
	SLAVE14_READ_ZERO_SLAVE_ID=1'b1
	SLAVE15_READ_ZERO_SLAVE_ID=1'b1
	SLAVE16_READ_ZERO_SLAVE_ID=1'b1
	SLAVE17_READ_ZERO_SLAVE_ID=1'b1
	SLAVE18_READ_ZERO_SLAVE_ID=1'b1
	SLAVE19_READ_ZERO_SLAVE_ID=1'b1
	SLAVE20_READ_ZERO_SLAVE_ID=1'b1
	SLAVE21_READ_ZERO_SLAVE_ID=1'b1
	SLAVE22_READ_ZERO_SLAVE_ID=1'b1
	SLAVE23_READ_ZERO_SLAVE_ID=1'b1
	SLAVE24_READ_ZERO_SLAVE_ID=1'b1
	SLAVE25_READ_ZERO_SLAVE_ID=1'b1
	SLAVE26_READ_ZERO_SLAVE_ID=1'b1
	SLAVE27_READ_ZERO_SLAVE_ID=1'b1
	SLAVE28_READ_ZERO_SLAVE_ID=1'b1
	SLAVE29_READ_ZERO_SLAVE_ID=1'b1
	SLAVE30_READ_ZERO_SLAVE_ID=1'b1
	SLAVE31_READ_ZERO_SLAVE_ID=1'b1
	SLAVE0_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE1_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE2_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE3_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE4_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE5_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE6_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE7_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE8_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE9_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE10_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE11_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE12_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE13_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE14_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE15_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE16_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE17_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE18_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE19_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE20_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE21_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE22_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE23_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE24_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE25_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE26_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE27_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE28_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE29_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE30_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE31_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER0_AWCHAN_RS=1'b1
	MASTER1_AWCHAN_RS=1'b1
	MASTER2_AWCHAN_RS=1'b1
	MASTER3_AWCHAN_RS=1'b1
	MASTER4_AWCHAN_RS=1'b1
	MASTER5_AWCHAN_RS=1'b1
	MASTER6_AWCHAN_RS=1'b1
	MASTER7_AWCHAN_RS=1'b1
	MASTER8_AWCHAN_RS=1'b1
	MASTER9_AWCHAN_RS=1'b1
	MASTER10_AWCHAN_RS=1'b1
	MASTER11_AWCHAN_RS=1'b1
	MASTER12_AWCHAN_RS=1'b1
	MASTER13_AWCHAN_RS=1'b1
	MASTER14_AWCHAN_RS=1'b1
	MASTER15_AWCHAN_RS=1'b1
	MASTER0_ARCHAN_RS=1'b1
	MASTER1_ARCHAN_RS=1'b1
	MASTER2_ARCHAN_RS=1'b1
	MASTER3_ARCHAN_RS=1'b1
	MASTER4_ARCHAN_RS=1'b1
	MASTER5_ARCHAN_RS=1'b1
	MASTER6_ARCHAN_RS=1'b1
	MASTER7_ARCHAN_RS=1'b1
	MASTER8_ARCHAN_RS=1'b1
	MASTER9_ARCHAN_RS=1'b1
	MASTER10_ARCHAN_RS=1'b1
	MASTER11_ARCHAN_RS=1'b1
	MASTER12_ARCHAN_RS=1'b1
	MASTER13_ARCHAN_RS=1'b1
	MASTER14_ARCHAN_RS=1'b1
	MASTER15_ARCHAN_RS=1'b1
	MASTER0_WCHAN_RS=1'b1
	MASTER1_WCHAN_RS=1'b1
	MASTER2_WCHAN_RS=1'b1
	MASTER3_WCHAN_RS=1'b1
	MASTER4_WCHAN_RS=1'b1
	MASTER5_WCHAN_RS=1'b1
	MASTER6_WCHAN_RS=1'b1
	MASTER7_WCHAN_RS=1'b1
	MASTER8_WCHAN_RS=1'b1
	MASTER9_WCHAN_RS=1'b1
	MASTER10_WCHAN_RS=1'b1
	MASTER11_WCHAN_RS=1'b1
	MASTER12_WCHAN_RS=1'b1
	MASTER13_WCHAN_RS=1'b1
	MASTER14_WCHAN_RS=1'b1
	MASTER15_WCHAN_RS=1'b1
	MASTER0_RCHAN_RS=1'b1
	MASTER1_RCHAN_RS=1'b1
	MASTER2_RCHAN_RS=1'b1
	MASTER3_RCHAN_RS=1'b1
	MASTER4_RCHAN_RS=1'b1
	MASTER5_RCHAN_RS=1'b1
	MASTER6_RCHAN_RS=1'b1
	MASTER7_RCHAN_RS=1'b1
	MASTER8_RCHAN_RS=1'b1
	MASTER9_RCHAN_RS=1'b1
	MASTER10_RCHAN_RS=1'b1
	MASTER11_RCHAN_RS=1'b1
	MASTER12_RCHAN_RS=1'b1
	MASTER13_RCHAN_RS=1'b1
	MASTER14_RCHAN_RS=1'b1
	MASTER15_RCHAN_RS=1'b1
	MASTER0_BCHAN_RS=1'b1
	MASTER1_BCHAN_RS=1'b1
	MASTER2_BCHAN_RS=1'b1
	MASTER3_BCHAN_RS=1'b1
	MASTER4_BCHAN_RS=1'b1
	MASTER5_BCHAN_RS=1'b1
	MASTER6_BCHAN_RS=1'b1
	MASTER7_BCHAN_RS=1'b1
	MASTER8_BCHAN_RS=1'b1
	MASTER9_BCHAN_RS=1'b1
	MASTER10_BCHAN_RS=1'b1
	MASTER11_BCHAN_RS=1'b1
	MASTER12_BCHAN_RS=1'b1
	MASTER13_BCHAN_RS=1'b1
	MASTER14_BCHAN_RS=1'b1
	MASTER15_BCHAN_RS=1'b1
	SLAVE0_AWCHAN_RS=1'b1
	SLAVE1_AWCHAN_RS=1'b1
	SLAVE2_AWCHAN_RS=1'b1
	SLAVE3_AWCHAN_RS=1'b1
	SLAVE4_AWCHAN_RS=1'b1
	SLAVE5_AWCHAN_RS=1'b1
	SLAVE6_AWCHAN_RS=1'b1
	SLAVE7_AWCHAN_RS=1'b1
	SLAVE8_AWCHAN_RS=1'b1
	SLAVE9_AWCHAN_RS=1'b1
	SLAVE10_AWCHAN_RS=1'b1
	SLAVE11_AWCHAN_RS=1'b1
	SLAVE12_AWCHAN_RS=1'b1
	SLAVE13_AWCHAN_RS=1'b1
	SLAVE14_AWCHAN_RS=1'b1
	SLAVE15_AWCHAN_RS=1'b1
	SLAVE16_AWCHAN_RS=1'b1
	SLAVE17_AWCHAN_RS=1'b1
	SLAVE18_AWCHAN_RS=1'b1
	SLAVE19_AWCHAN_RS=1'b1
	SLAVE20_AWCHAN_RS=1'b1
	SLAVE21_AWCHAN_RS=1'b1
	SLAVE22_AWCHAN_RS=1'b1
	SLAVE23_AWCHAN_RS=1'b1
	SLAVE24_AWCHAN_RS=1'b1
	SLAVE25_AWCHAN_RS=1'b1
	SLAVE26_AWCHAN_RS=1'b1
	SLAVE27_AWCHAN_RS=1'b1
	SLAVE28_AWCHAN_RS=1'b1
	SLAVE29_AWCHAN_RS=1'b1
	SLAVE30_AWCHAN_RS=1'b1
	SLAVE31_AWCHAN_RS=1'b1
	SLAVE0_ARCHAN_RS=1'b1
	SLAVE1_ARCHAN_RS=1'b1
	SLAVE2_ARCHAN_RS=1'b1
	SLAVE3_ARCHAN_RS=1'b1
	SLAVE4_ARCHAN_RS=1'b1
	SLAVE5_ARCHAN_RS=1'b1
	SLAVE6_ARCHAN_RS=1'b1
	SLAVE7_ARCHAN_RS=1'b1
	SLAVE8_ARCHAN_RS=1'b1
	SLAVE9_ARCHAN_RS=1'b1
	SLAVE10_ARCHAN_RS=1'b1
	SLAVE11_ARCHAN_RS=1'b1
	SLAVE12_ARCHAN_RS=1'b1
	SLAVE13_ARCHAN_RS=1'b1
	SLAVE14_ARCHAN_RS=1'b1
	SLAVE15_ARCHAN_RS=1'b1
	SLAVE16_ARCHAN_RS=1'b1
	SLAVE17_ARCHAN_RS=1'b1
	SLAVE18_ARCHAN_RS=1'b1
	SLAVE19_ARCHAN_RS=1'b1
	SLAVE20_ARCHAN_RS=1'b1
	SLAVE21_ARCHAN_RS=1'b1
	SLAVE22_ARCHAN_RS=1'b1
	SLAVE23_ARCHAN_RS=1'b1
	SLAVE24_ARCHAN_RS=1'b1
	SLAVE25_ARCHAN_RS=1'b1
	SLAVE26_ARCHAN_RS=1'b1
	SLAVE27_ARCHAN_RS=1'b1
	SLAVE28_ARCHAN_RS=1'b1
	SLAVE29_ARCHAN_RS=1'b1
	SLAVE30_ARCHAN_RS=1'b1
	SLAVE31_ARCHAN_RS=1'b1
	SLAVE0_WCHAN_RS=1'b1
	SLAVE1_WCHAN_RS=1'b1
	SLAVE2_WCHAN_RS=1'b1
	SLAVE3_WCHAN_RS=1'b1
	SLAVE4_WCHAN_RS=1'b1
	SLAVE5_WCHAN_RS=1'b1
	SLAVE6_WCHAN_RS=1'b1
	SLAVE7_WCHAN_RS=1'b1
	SLAVE8_WCHAN_RS=1'b1
	SLAVE9_WCHAN_RS=1'b1
	SLAVE10_WCHAN_RS=1'b1
	SLAVE11_WCHAN_RS=1'b1
	SLAVE12_WCHAN_RS=1'b1
	SLAVE13_WCHAN_RS=1'b1
	SLAVE14_WCHAN_RS=1'b1
	SLAVE15_WCHAN_RS=1'b1
	SLAVE16_WCHAN_RS=1'b1
	SLAVE17_WCHAN_RS=1'b1
	SLAVE18_WCHAN_RS=1'b1
	SLAVE19_WCHAN_RS=1'b1
	SLAVE20_WCHAN_RS=1'b1
	SLAVE21_WCHAN_RS=1'b1
	SLAVE22_WCHAN_RS=1'b1
	SLAVE23_WCHAN_RS=1'b1
	SLAVE24_WCHAN_RS=1'b1
	SLAVE25_WCHAN_RS=1'b1
	SLAVE26_WCHAN_RS=1'b1
	SLAVE27_WCHAN_RS=1'b1
	SLAVE28_WCHAN_RS=1'b1
	SLAVE29_WCHAN_RS=1'b1
	SLAVE30_WCHAN_RS=1'b1
	SLAVE31_WCHAN_RS=1'b1
	SLAVE0_RCHAN_RS=1'b1
	SLAVE1_RCHAN_RS=1'b1
	SLAVE2_RCHAN_RS=1'b1
	SLAVE3_RCHAN_RS=1'b1
	SLAVE4_RCHAN_RS=1'b1
	SLAVE5_RCHAN_RS=1'b1
	SLAVE6_RCHAN_RS=1'b1
	SLAVE7_RCHAN_RS=1'b1
	SLAVE8_RCHAN_RS=1'b1
	SLAVE9_RCHAN_RS=1'b1
	SLAVE10_RCHAN_RS=1'b1
	SLAVE11_RCHAN_RS=1'b1
	SLAVE12_RCHAN_RS=1'b1
	SLAVE13_RCHAN_RS=1'b1
	SLAVE14_RCHAN_RS=1'b1
	SLAVE15_RCHAN_RS=1'b1
	SLAVE16_RCHAN_RS=1'b1
	SLAVE17_RCHAN_RS=1'b1
	SLAVE18_RCHAN_RS=1'b1
	SLAVE19_RCHAN_RS=1'b1
	SLAVE20_RCHAN_RS=1'b1
	SLAVE21_RCHAN_RS=1'b1
	SLAVE22_RCHAN_RS=1'b1
	SLAVE23_RCHAN_RS=1'b1
	SLAVE24_RCHAN_RS=1'b1
	SLAVE25_RCHAN_RS=1'b1
	SLAVE26_RCHAN_RS=1'b1
	SLAVE27_RCHAN_RS=1'b1
	SLAVE28_RCHAN_RS=1'b1
	SLAVE29_RCHAN_RS=1'b1
	SLAVE30_RCHAN_RS=1'b1
	SLAVE31_RCHAN_RS=1'b1
	SLAVE0_BCHAN_RS=1'b1
	SLAVE1_BCHAN_RS=1'b1
	SLAVE2_BCHAN_RS=1'b1
	SLAVE3_BCHAN_RS=1'b1
	SLAVE4_BCHAN_RS=1'b1
	SLAVE5_BCHAN_RS=1'b1
	SLAVE6_BCHAN_RS=1'b1
	SLAVE7_BCHAN_RS=1'b1
	SLAVE8_BCHAN_RS=1'b1
	SLAVE9_BCHAN_RS=1'b1
	SLAVE10_BCHAN_RS=1'b1
	SLAVE11_BCHAN_RS=1'b1
	SLAVE12_BCHAN_RS=1'b1
	SLAVE13_BCHAN_RS=1'b1
	SLAVE14_BCHAN_RS=1'b1
	SLAVE15_BCHAN_RS=1'b1
	SLAVE16_BCHAN_RS=1'b1
	SLAVE17_BCHAN_RS=1'b1
	SLAVE18_BCHAN_RS=1'b1
	SLAVE19_BCHAN_RS=1'b1
	SLAVE20_BCHAN_RS=1'b1
	SLAVE21_BCHAN_RS=1'b1
	SLAVE22_BCHAN_RS=1'b1
	SLAVE23_BCHAN_RS=1'b1
	SLAVE24_BCHAN_RS=1'b1
	SLAVE25_BCHAN_RS=1'b1
	SLAVE26_BCHAN_RS=1'b1
	SLAVE27_BCHAN_RS=1'b1
	SLAVE28_BCHAN_RS=1'b1
	SLAVE29_BCHAN_RS=1'b1
	SLAVE30_BCHAN_RS=1'b1
	SLAVE31_BCHAN_RS=1'b1
	MASTER0_DEF_BURST_LEN=8'b00000000
	MASTER1_DEF_BURST_LEN=8'b00000000
	MASTER2_DEF_BURST_LEN=8'b00000000
	MASTER3_DEF_BURST_LEN=8'b00000000
	MASTER4_DEF_BURST_LEN=8'b00000000
	MASTER5_DEF_BURST_LEN=8'b00000000
	MASTER6_DEF_BURST_LEN=8'b00000000
	MASTER7_DEF_BURST_LEN=8'b00000000
	MASTER8_DEF_BURST_LEN=8'b00000000
	MASTER9_DEF_BURST_LEN=8'b00000000
	MASTER10_DEF_BURST_LEN=8'b00000000
	MASTER11_DEF_BURST_LEN=8'b00000000
	MASTER12_DEF_BURST_LEN=8'b00000000
	MASTER13_DEF_BURST_LEN=8'b00000000
	MASTER14_DEF_BURST_LEN=8'b00000000
	MASTER15_DEF_BURST_LEN=8'b00000000
	AHB_MASTER0_BRESP_CHECK_MODE=2'b00
	AHB_MASTER1_BRESP_CHECK_MODE=2'b00
	AHB_MASTER2_BRESP_CHECK_MODE=2'b00
	AHB_MASTER3_BRESP_CHECK_MODE=2'b00
	AHB_MASTER4_BRESP_CHECK_MODE=2'b00
	AHB_MASTER5_BRESP_CHECK_MODE=2'b00
	AHB_MASTER6_BRESP_CHECK_MODE=2'b00
	AHB_MASTER7_BRESP_CHECK_MODE=2'b00
	AHB_MASTER8_BRESP_CHECK_MODE=2'b00
	AHB_MASTER9_BRESP_CHECK_MODE=2'b00
	AHB_MASTER10_BRESP_CHECK_MODE=2'b00
	AHB_MASTER11_BRESP_CHECK_MODE=2'b00
	AHB_MASTER12_BRESP_CHECK_MODE=2'b00
	AHB_MASTER13_BRESP_CHECK_MODE=2'b00
	AHB_MASTER14_BRESP_CHECK_MODE=2'b00
	AHB_MASTER15_BRESP_CHECK_MODE=2'b00
	AHB_MASTER0_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER1_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER2_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER3_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER4_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER5_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER6_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER7_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER8_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER9_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER10_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER11_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER12_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER13_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER14_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER15_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	HI_FREQ=32'b00000000000000000000000000000001
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000110
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000011
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	BASE_WIDTH=32'b00000000000000000000000000100110
	SLOT_BASE_VEC=38'b00000000000000000000000000000000000000
	CMPR_WIDTH=32'b00000000000000000000000000100110
	SLOT_MIN_VEC=38'b00000001100000000000000000000000000000
	SLOT_MAX_VEC=38'b01111111111111111111111111111111111111
	MASTER_TYPE=2'b00
	SLAVE_TYPE=2'b00
	SLAVE_READ_ZERO_SLAVE_ID=1'b1
	SLAVE_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER_AWCHAN_RS=1'b1
	MASTER_ARCHAN_RS=1'b1
	MASTER_WCHAN_RS=1'b1
	MASTER_RCHAN_RS=1'b1
	MASTER_BCHAN_RS=1'b1
	SLAVE_AWCHAN_RS=1'b1
	SLAVE_ARCHAN_RS=1'b1
	SLAVE_WCHAN_RS=1'b1
	SLAVE_RCHAN_RS=1'b1
	SLAVE_BCHAN_RS=1'b1
	AHB_MASTER_PORTS_BRESP_CHECK_MODE=2'b00
	AHB_MASTER_PORTS_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	MASTER_PORTS_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_PORTS_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH_PORT=32'b00000000000000000000010000000000
	MDW0_UPPER=13'b0000001000000
	MDW1_UPPER=13'b0000010000000
	MDW2_UPPER=13'b0000011000000
	MDW3_UPPER=13'b0000100000000
	MDW4_UPPER=13'b0000101000000
	MDW5_UPPER=13'b0000110000000
	MDW6_UPPER=13'b0000111000000
	MDW7_UPPER=13'b0001000000000
	MDW8_UPPER=13'b0001001000000
	MDW9_UPPER=13'b0001010000000
	MDW10_UPPER=13'b0001011000000
	MDW11_UPPER=13'b0001100000000
	MDW12_UPPER=13'b0001101000000
	MDW13_UPPER=13'b0001110000000
	MDW14_UPPER=13'b0001111000000
	MDW15_UPPER=13'b0010000000000
	SLAVE_DATA_WIDTH_PORT=32'b00000000000000000000100000000000
	SDW0_UPPER=13'b0000001000000
	SDW1_UPPER=13'b0000010000000
	SDW2_UPPER=13'b0000011000000
	SDW3_UPPER=13'b0000100000000
	SDW4_UPPER=13'b0000101000000
	SDW5_UPPER=13'b0000110000000
	SDW6_UPPER=13'b0000111000000
	SDW7_UPPER=13'b0001000000000
	SDW8_UPPER=13'b0001001000000
	SDW9_UPPER=13'b0001010000000
	SDW10_UPPER=13'b0001011000000
	SDW11_UPPER=13'b0001100000000
	SDW12_UPPER=13'b0001101000000
	SDW13_UPPER=13'b0001110000000
	SDW14_UPPER=13'b0001111000000
	SDW15_UPPER=13'b0010000000000
	SDW16_UPPER=13'b0010001000000
	SDW17_UPPER=13'b0010010000000
	SDW18_UPPER=13'b0010011000000
	SDW19_UPPER=13'b0010100000000
	SDW20_UPPER=13'b0010101000000
	SDW21_UPPER=13'b0010110000000
	SDW22_UPPER=13'b0010111000000
	SDW23_UPPER=13'b0011000000000
	SDW24_UPPER=13'b0011001000000
	SDW25_UPPER=13'b0011010000000
	SDW26_UPPER=13'b0011011000000
	SDW27_UPPER=13'b0011100000000
	SDW28_UPPER=13'b0011101000000
	SDW29_UPPER=13'b0011110000000
	SDW30_UPPER=13'b0011111000000
	SDW31_UPPER=13'b0100000000000
	MDW_UPPER_VEC=13'b0000001000000
	MDW_LOWER_VEC=13'b0000000000000
	SDW_UPPER_VEC=13'b0000001000000
	SDW_LOWER_VEC=13'b0000000000000
	MASTER_STRB_WIDTH_PORT=32'b00000000000000000000000010000000
	SLAVE_STRB_WIDTH_PORT=32'b00000000000000000000000100000000
	MASTER0_WRITE_CONNECTIVITY=1'b1
	MASTER1_WRITE_CONNECTIVITY=1'b1
	MASTER2_WRITE_CONNECTIVITY=1'b1
	MASTER3_WRITE_CONNECTIVITY=1'b1
	MASTER4_WRITE_CONNECTIVITY=1'b1
	MASTER5_WRITE_CONNECTIVITY=1'b1
	MASTER6_WRITE_CONNECTIVITY=1'b1
	MASTER7_WRITE_CONNECTIVITY=1'b1
	MASTER8_WRITE_CONNECTIVITY=1'b1
	MASTER9_WRITE_CONNECTIVITY=1'b1
	MASTER10_WRITE_CONNECTIVITY=1'b1
	MASTER11_WRITE_CONNECTIVITY=1'b1
	MASTER12_WRITE_CONNECTIVITY=1'b1
	MASTER13_WRITE_CONNECTIVITY=1'b1
	MASTER14_WRITE_CONNECTIVITY=1'b1
	MASTER15_WRITE_CONNECTIVITY=1'b1
	MASTER0_READ_CONNECTIVITY=1'b1
	MASTER1_READ_CONNECTIVITY=1'b1
	MASTER2_READ_CONNECTIVITY=1'b1
	MASTER3_READ_CONNECTIVITY=1'b1
	MASTER4_READ_CONNECTIVITY=1'b1
	MASTER5_READ_CONNECTIVITY=1'b1
	MASTER6_READ_CONNECTIVITY=1'b1
	MASTER7_READ_CONNECTIVITY=1'b1
	MASTER8_READ_CONNECTIVITY=1'b1
	MASTER9_READ_CONNECTIVITY=1'b1
	MASTER10_READ_CONNECTIVITY=1'b1
	MASTER11_READ_CONNECTIVITY=1'b1
	MASTER12_READ_CONNECTIVITY=1'b1
	MASTER13_READ_CONNECTIVITY=1'b1
	MASTER14_READ_CONNECTIVITY=1'b1
	MASTER15_READ_CONNECTIVITY=1'b1
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	MASTER_DEF_BURST_LEN=8'b00000000
	SLAVE_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	S_CDC=1'b0
	M_CDC=1'b0
	MASTER_READ_INTERLEAVE=1'b0
	SLAVE_READ_INTERLEAVE=1'b0
	CROSSBAR_INTERLEAVE=1'b0
   Generated name = COREAXI4INTERCONNECT_Z22

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s

	CHAN_WIDTH=32'b00000000000000000000000001001001
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_73s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_73s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_73s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 184MB)

	CHAN_WIDTH=32'b00000000000000000000000001001000
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_72s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)

	CHAN_WIDTH=32'b00000000000000000000000000000111
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_7s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	DATA_FIFO_DEPTH=14'b00000000010000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrDataWidthConv_Z23
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z23 .......
Finished optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z23 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000000100
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	MASTER_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001001001
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000000111
	RCHAN_WIDTH=32'b00000000000000000000000001001000
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_MstrClockDomainCrossing_Z24
Running optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z24 .......
Finished optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z24 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MasterConvertor_Z25

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s .......
Finished optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z25 .......
Finished optimization stage 1 on caxi4interconnect_MasterConvertor_Z25 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000101
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s

	CHAN_WIDTH=32'b00000000000000000000000001001010
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_74s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_74s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_74s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)

	CHAN_WIDTH=32'b00000000000000000000000001001111
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_79s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_79s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_79s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)

	CHAN_WIDTH=32'b00000000000000000000000000001000
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_8s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_8s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_8s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z26
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z26 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z26 (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	MAX_TRANS=32'b00000000000000000000000000100000
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z27

	ZERO_SLAVE_ID=1'b1
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_8s_0

	MEM_DEPTH=32'b00000000000000000000000100000000
	DATA_WIDTH_IN=32'b00000000000000000000000000000101
	DATA_WIDTH_OUT=32'b00000000000000000000000000000101
	NEARLY_FULL_THRESH=32'b00000000000000000000000011111111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000000000
	FIFO_SIZE=32'b00000000000000000000000100000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001000
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	NEARLY_FULL=32'b00000000000000000000000011111111
   Generated name = caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s

	MEM_DEPTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000000000101
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_256s_8s_5s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_256s_8s_5s_0s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v:65:7:65:13:@N:CL134:@XP_MSG">RAM_BLOCK.v(65)</a><!@TM:1694525930> | Found RAM mem, depth=256, width=5
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_256s_8s_5s_0s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
Running optimization stage 1 on caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_8s_0 .......
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z27 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z27 (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001001010
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000001000
	RCHAN_WIDTH=32'b00000000000000000000000001001001
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z28
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z28 .......
Finished optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z28 (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)

	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	CLOCK_DOMAIN_CROSSING=1'b0
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000100000
   Generated name = caxi4interconnect_SlaveConvertor_Z29
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z29 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z29 (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
Running optimization stage 1 on COREAXI4INTERCONNECT_Z22 .......
Finished optimization stage 1 on COREAXI4INTERCONNECT_Z22 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 1 on PCIE_INITIATOR .......
Finished optimization stage 1 on PCIE_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
Running optimization stage 1 on FIC_1_PERIPHERALS .......
Finished optimization stage 1 on FIC_1_PERIPHERALS (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)

	IO_NUM=32'b00000000000000000000000000000100
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b01
	IO_TYPE_1=2'b01
	IO_TYPE_2=2'b01
	IO_TYPE_3=2'b01
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b1
	IO_VAL_1=1'b1
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11110000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0101010100000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b11000000000000000000000000000000
   Generated name = GPIO_GPIO_0_CoreGPIO_Z30
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:512:16:512:29:@N:CG179:@XP_MSG">coregpio.v(512)</a><!@TM:1694525930> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:515:16:515:29:@N:CG179:@XP_MSG">coregpio.v(515)</a><!@TM:1694525930> | Removing redundant assignment.
Running optimization stage 1 on GPIO_GPIO_0_CoreGPIO_Z30 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:317:12:317:18:@W:CL169:@XP_MSG">coregpio.v(317)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:304:12:304:18:@W:CL169:@XP_MSG">coregpio.v(304)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1694525930> | Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1694525930> | Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1694525930> | Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1694525930> | Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1694525930> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on GPIO_GPIO_0_CoreGPIO_Z30 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 187MB)
Running optimization stage 1 on GPIO .......
Finished optimization stage 1 on GPIO (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 187MB)
Running optimization stage 1 on fabric_sd_emmc_demux_select .......
Finished optimization stage 1 on fabric_sd_emmc_demux_select (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 187MB)

	select_bit=32'b00000000000000000000000000011100
   Generated name = APB_ARBITER_28s
Running optimization stage 1 on APB_ARBITER_28s .......
Finished optimization stage 1 on APB_ARBITER_28s (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 187MB)
Running optimization stage 1 on APB_PASS_THROUGH .......
Finished optimization stage 1 on APB_PASS_THROUGH (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 187MB)
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1694525930> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b0
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000000
	SL1=16'b0000000000000000
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b1000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z31
Running optimization stage 1 on CoreAPB3_Z31 .......
Finished optimization stage 1 on CoreAPB3_Z31 (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on FIC_3_0x4FFF_Fxxx .......
Finished optimization stage 1 on FIC_3_0x4FFF_Fxxx (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b011100
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000000
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b1000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z32
Running optimization stage 1 on CoreAPB3_Z32 .......
Finished optimization stage 1 on CoreAPB3_Z32 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 188MB)
Running optimization stage 1 on FIC_3_0x4xxx_xxxx .......
Finished optimization stage 1 on FIC_3_0x4xxx_xxxx (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 188MB)

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b0
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000000
	SL1=16'b0000000000000010
	SL2=16'b0000000000000000
	SL3=16'b0000000000001000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z33
Running optimization stage 1 on CoreAPB3_Z33 .......
Finished optimization stage 1 on CoreAPB3_Z33 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 188MB)
Running optimization stage 1 on FIC_3_0x4000_0xxx .......
Finished optimization stage 1 on FIC_3_0x4000_0xxx (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 188MB)
Running optimization stage 1 on FIC_3_ADDRESS_GENERATION .......
Finished optimization stage 1 on FIC_3_ADDRESS_GENERATION (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 188MB)

	select_bit=32'b00000000000000000000000000001100
   Generated name = APB_ARBITER_12s
Running optimization stage 1 on APB_ARBITER_12s .......
Finished optimization stage 1 on APB_ARBITER_12s (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 188MB)
Running optimization stage 1 on miv_ihcc_irqs .......
Finished optimization stage 1 on miv_ihcc_irqs (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 188MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
   Generated name = miv_ihcc_mem_4s
Running optimization stage 1 on miv_ihcc_mem_4s .......
Finished optimization stage 1 on miv_ihcc_mem_4s (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 188MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000001
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_4s_0s_1s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_4s_0s_1s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_4s_0s_1s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000001
   Generated name = MIV_IHCC_4s_0s_1s
Running optimization stage 1 on MIV_IHCC_4s_0s_1s .......
Finished optimization stage 1 on MIV_IHCC_4s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000010
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_4s_0s_2s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_4s_0s_2s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_4s_0s_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000010
   Generated name = MIV_IHCC_4s_0s_2s
Running optimization stage 1 on MIV_IHCC_4s_0s_2s .......
Finished optimization stage 1 on MIV_IHCC_4s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000011
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_4s_0s_3s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_4s_0s_3s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_4s_0s_3s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000011
   Generated name = MIV_IHCC_4s_0s_3s
Running optimization stage 1 on MIV_IHCC_4s_0s_3s .......
Finished optimization stage 1 on MIV_IHCC_4s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000100
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_4s_0s_4s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_4s_0s_4s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_4s_0s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000100
   Generated name = MIV_IHCC_4s_0s_4s
Running optimization stage 1 on MIV_IHCC_4s_0s_4s .......
Finished optimization stage 1 on MIV_IHCC_4s_0s_4s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
   Generated name = miv_ihcc_mem_2s
Running optimization stage 1 on miv_ihcc_mem_2s .......
Finished optimization stage 1 on miv_ihcc_mem_2s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000001
	B_HART_ID=32'b00000000000000000000000000000010
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_2s_1s_2s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_2s_1s_2s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_2s_1s_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000001
	B_HART_ID=32'b00000000000000000000000000000010
   Generated name = MIV_IHCC_2s_1s_2s
Running optimization stage 1 on MIV_IHCC_2s_1s_2s .......
Finished optimization stage 1 on MIV_IHCC_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000001
	B_HART_ID=32'b00000000000000000000000000000011
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_2s_1s_3s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_2s_1s_3s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_2s_1s_3s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 190MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000001
	B_HART_ID=32'b00000000000000000000000000000011
   Generated name = MIV_IHCC_2s_1s_3s
Running optimization stage 1 on MIV_IHCC_2s_1s_3s .......
Finished optimization stage 1 on MIV_IHCC_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 190MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000001
	B_HART_ID=32'b00000000000000000000000000000100
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_2s_1s_4s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_2s_1s_4s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_2s_1s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 190MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000001
	B_HART_ID=32'b00000000000000000000000000000100
   Generated name = MIV_IHCC_2s_1s_4s
Running optimization stage 1 on MIV_IHCC_2s_1s_4s .......
Finished optimization stage 1 on MIV_IHCC_2s_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 190MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000010
	B_HART_ID=32'b00000000000000000000000000000011
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_2s_2s_3s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_2s_2s_3s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_2s_2s_3s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 190MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000010
	B_HART_ID=32'b00000000000000000000000000000011
   Generated name = MIV_IHCC_2s_2s_3s
Running optimization stage 1 on MIV_IHCC_2s_2s_3s .......
Finished optimization stage 1 on MIV_IHCC_2s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 190MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000010
	B_HART_ID=32'b00000000000000000000000000000100
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_2s_2s_4s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_2s_2s_4s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_2s_2s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 190MB peak: 190MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000010
	B_HART_ID=32'b00000000000000000000000000000100
   Generated name = MIV_IHCC_2s_2s_4s
Running optimization stage 1 on MIV_IHCC_2s_2s_4s .......
Finished optimization stage 1 on MIV_IHCC_2s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 190MB peak: 190MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000011
	B_HART_ID=32'b00000000000000000000000000000100
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_2s_3s_4s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_2s_3s_4s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_2s_3s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 190MB peak: 190MB)

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000011
	B_HART_ID=32'b00000000000000000000000000000100
   Generated name = MIV_IHCC_2s_3s_4s
Running optimization stage 1 on MIV_IHCC_2s_3s_4s .......
Finished optimization stage 1 on MIV_IHCC_2s_3s_4s (CPU Time 0h:00m:00s, Memory Used current: 190MB peak: 190MB)
Running optimization stage 1 on MIV_IHCIA .......
Finished optimization stage 1 on MIV_IHCIA (CPU Time 0h:00m:00s, Memory Used current: 190MB peak: 191MB)

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b1
	APBSLOT7ENABLE=1'b1
	APBSLOT8ENABLE=1'b1
	APBSLOT9ENABLE=1'b1
	APBSLOT10ENABLE=1'b1
	APBSLOT11ENABLE=1'b1
	APBSLOT12ENABLE=1'b1
	APBSLOT13ENABLE=1'b1
	APBSLOT14ENABLE=1'b1
	APBSLOT15ENABLE=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000100000
	SL6=16'b0000000001000000
	SL7=16'b0000000010000000
	SL8=16'b0000000100000000
	SL9=16'b0000001000000000
	SL10=16'b0000010000000000
	SL11=16'b0000100000000000
	SL12=16'b0001000000000000
	SL13=16'b0010000000000000
	SL14=16'b0100000000000000
	SL15=16'b1000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z34
Running optimization stage 1 on CoreAPB3_Z34 .......
Finished optimization stage 1 on CoreAPB3_Z34 (CPU Time 0h:00m:00s, Memory Used current: 190MB peak: 191MB)
Running optimization stage 1 on IHC_APB .......
Finished optimization stage 1 on IHC_APB (CPU Time 0h:00m:00s, Memory Used current: 190MB peak: 191MB)
Running optimization stage 1 on IHC_SUBSYSTEM .......
Finished optimization stage 1 on IHC_SUBSYSTEM (CPU Time 0h:00m:00s, Memory Used current: 190MB peak: 191MB)
Running optimization stage 1 on DRI .......
Finished optimization stage 1 on DRI (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 191MB)
Running optimization stage 1 on RECONFIGURATION_INTERFACE_RECONFIGURATION_INTERFACE_0_PF_DRI .......
Finished optimization stage 1 on RECONFIGURATION_INTERFACE_RECONFIGURATION_INTERFACE_0_PF_DRI (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
Running optimization stage 1 on RECONFIGURATION_INTERFACE .......
Finished optimization stage 1 on RECONFIGURATION_INTERFACE (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
Running optimization stage 1 on FIC_3_PERIPHERALS .......
Finished optimization stage 1 on FIC_3_PERIPHERALS (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
Running optimization stage 1 on BIBUF .......
Finished optimization stage 1 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
Running optimization stage 1 on OUTBUF .......
Finished optimization stage 1 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 193MB)
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 193MB)
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 193MB)
Running optimization stage 1 on INBUF_DIFF .......
Finished optimization stage 1 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 193MB)
Running optimization stage 1 on OUTBUF_DIFF .......
Finished optimization stage 1 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
Running optimization stage 1 on BIBUF_DIFF .......
Finished optimization stage 1 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
Running optimization stage 1 on MSS .......
Finished optimization stage 1 on MSS (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
Running optimization stage 1 on ICICLE_MSS .......
Finished optimization stage 1 on ICICLE_MSS (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 1 on MSS_WRAPPER .......
Finished optimization stage 1 on MSS_WRAPPER (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 1 on MPFS_ICICLE_KIT_BASE_DESIGN .......
Finished optimization stage 1 on MPFS_ICICLE_KIT_BASE_DESIGN (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 2 on MPFS_ICICLE_KIT_BASE_DESIGN .......
Finished optimization stage 2 on MPFS_ICICLE_KIT_BASE_DESIGN (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on MSS_WRAPPER .......
Finished optimization stage 2 on MSS_WRAPPER (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on ICICLE_MSS .......
Finished optimization stage 2 on ICICLE_MSS (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on MSS .......
Finished optimization stage 2 on MSS (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on BIBUF_DIFF .......
Finished optimization stage 2 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on OUTBUF_DIFF .......
Finished optimization stage 2 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on INBUF_DIFF .......
Finished optimization stage 2 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on OUTBUF .......
Finished optimization stage 2 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on BIBUF .......
Finished optimization stage 2 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on FIC_3_PERIPHERALS .......
Finished optimization stage 2 on FIC_3_PERIPHERALS (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on RECONFIGURATION_INTERFACE .......
Finished optimization stage 2 on RECONFIGURATION_INTERFACE (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on RECONFIGURATION_INTERFACE_RECONFIGURATION_INTERFACE_0_PF_DRI .......
Finished optimization stage 2 on RECONFIGURATION_INTERFACE_RECONFIGURATION_INTERFACE_0_PF_DRI (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on DRI .......
Finished optimization stage 2 on DRI (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on IHC_SUBSYSTEM .......
Finished optimization stage 2 on IHC_SUBSYSTEM (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on IHC_APB .......
Finished optimization stage 2 on IHC_APB (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on CoreAPB3_Z34 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:75:18:75:23:@W:CL246:@XP_MSG">coreapb3.v(75)</a><!@TM:1694525930> | Input port bits 27 to 12 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1694525930> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1694525930> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1694525930> | Input PCLK is unused.
Finished optimization stage 2 on CoreAPB3_Z34 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on MIV_IHCIA .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\miv_ihcia.v:46:28:46:35:@N:CL159:@XP_MSG">miv_ihcia.v(46)</a><!@TM:1694525930> | Input penable is unused.
Finished optimization stage 2 on MIV_IHCIA (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on MIV_IHCC_2s_3s_4s .......
Finished optimization stage 2 on MIV_IHCC_2s_3s_4s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Running optimization stage 2 on miv_ihcc_ctrl_2s_3s_4s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_2s_3s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on MIV_IHCC_2s_2s_4s .......
Finished optimization stage 2 on MIV_IHCC_2s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on miv_ihcc_ctrl_2s_2s_4s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_2s_2s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on MIV_IHCC_2s_2s_3s .......
Finished optimization stage 2 on MIV_IHCC_2s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on miv_ihcc_ctrl_2s_2s_3s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_2s_2s_3s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on MIV_IHCC_2s_1s_4s .......
Finished optimization stage 2 on MIV_IHCC_2s_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on miv_ihcc_ctrl_2s_1s_4s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_2s_1s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on MIV_IHCC_2s_1s_3s .......
Finished optimization stage 2 on MIV_IHCC_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on miv_ihcc_ctrl_2s_1s_3s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_2s_1s_3s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on MIV_IHCC_2s_1s_2s .......
Finished optimization stage 2 on MIV_IHCC_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on miv_ihcc_ctrl_2s_1s_2s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_2s_1s_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on miv_ihcc_mem_2s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\miv_ihcc_mem.v:45:32:45:38:@N:CL159:@XP_MSG">miv_ihcc_mem.v(45)</a><!@TM:1694525930> | Input resetn is unused.
Finished optimization stage 2 on miv_ihcc_mem_2s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on MIV_IHCC_4s_0s_4s .......
Finished optimization stage 2 on MIV_IHCC_4s_0s_4s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on miv_ihcc_ctrl_4s_0s_4s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_4s_0s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on MIV_IHCC_4s_0s_3s .......
Finished optimization stage 2 on MIV_IHCC_4s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on miv_ihcc_ctrl_4s_0s_3s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_4s_0s_3s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on MIV_IHCC_4s_0s_2s .......
Finished optimization stage 2 on MIV_IHCC_4s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on miv_ihcc_ctrl_4s_0s_2s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_4s_0s_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on MIV_IHCC_4s_0s_1s .......
Finished optimization stage 2 on MIV_IHCC_4s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on miv_ihcc_ctrl_4s_0s_1s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_4s_0s_1s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on miv_ihcc_mem_4s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\miv_ihcc_mem.v:45:32:45:38:@N:CL159:@XP_MSG">miv_ihcc_mem.v(45)</a><!@TM:1694525930> | Input resetn is unused.
Finished optimization stage 2 on miv_ihcc_mem_4s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on miv_ihcc_irqs .......
Finished optimization stage 2 on miv_ihcc_irqs (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on APB_ARBITER_12s .......
Finished optimization stage 2 on APB_ARBITER_12s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on FIC_3_ADDRESS_GENERATION .......
Finished optimization stage 2 on FIC_3_ADDRESS_GENERATION (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on FIC_3_0x4000_0xxx .......
Finished optimization stage 2 on FIC_3_0x4000_0xxx (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on CoreAPB3_Z33 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:75:18:75:23:@W:CL246:@XP_MSG">coreapb3.v(75)</a><!@TM:1694525930> | Input port bits 27 to 12 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1694525930> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1694525930> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1694525930> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:104:18:104:26:@N:CL159:@XP_MSG">coreapb3.v(104)</a><!@TM:1694525930> | Input PRDATAS0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:106:18:106:26:@N:CL159:@XP_MSG">coreapb3.v(106)</a><!@TM:1694525930> | Input PRDATAS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:108:18:108:26:@N:CL159:@XP_MSG">coreapb3.v(108)</a><!@TM:1694525930> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:109:18:109:26:@N:CL159:@XP_MSG">coreapb3.v(109)</a><!@TM:1694525930> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:110:18:110:26:@N:CL159:@XP_MSG">coreapb3.v(110)</a><!@TM:1694525930> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:111:18:111:26:@N:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1694525930> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:112:18:112:26:@N:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1694525930> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:113:18:113:26:@N:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1694525930> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:114:18:114:27:@N:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1694525930> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:115:18:115:27:@N:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1694525930> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:116:18:116:27:@N:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1694525930> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:117:18:117:27:@N:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1694525930> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:118:18:118:27:@N:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1694525930> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:119:18:119:27:@N:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1694525930> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:121:13:121:21:@N:CL159:@XP_MSG">coreapb3.v(121)</a><!@TM:1694525930> | Input PREADYS0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:123:13:123:21:@N:CL159:@XP_MSG">coreapb3.v(123)</a><!@TM:1694525930> | Input PREADYS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:125:13:125:21:@N:CL159:@XP_MSG">coreapb3.v(125)</a><!@TM:1694525930> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:126:13:126:21:@N:CL159:@XP_MSG">coreapb3.v(126)</a><!@TM:1694525930> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:127:13:127:21:@N:CL159:@XP_MSG">coreapb3.v(127)</a><!@TM:1694525930> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:128:13:128:21:@N:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1694525930> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:129:13:129:21:@N:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1694525930> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:130:13:130:21:@N:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1694525930> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:131:13:131:22:@N:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1694525930> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:132:13:132:22:@N:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1694525930> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:133:13:133:22:@N:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1694525930> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:134:13:134:22:@N:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1694525930> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:135:13:135:22:@N:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1694525930> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:136:13:136:22:@N:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1694525930> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:138:13:138:22:@N:CL159:@XP_MSG">coreapb3.v(138)</a><!@TM:1694525930> | Input PSLVERRS0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:140:13:140:22:@N:CL159:@XP_MSG">coreapb3.v(140)</a><!@TM:1694525930> | Input PSLVERRS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:142:13:142:22:@N:CL159:@XP_MSG">coreapb3.v(142)</a><!@TM:1694525930> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:143:13:143:22:@N:CL159:@XP_MSG">coreapb3.v(143)</a><!@TM:1694525930> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:144:13:144:22:@N:CL159:@XP_MSG">coreapb3.v(144)</a><!@TM:1694525930> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:145:13:145:22:@N:CL159:@XP_MSG">coreapb3.v(145)</a><!@TM:1694525930> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:146:13:146:22:@N:CL159:@XP_MSG">coreapb3.v(146)</a><!@TM:1694525930> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:147:13:147:22:@N:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1694525930> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:148:13:148:23:@N:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1694525930> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:149:13:149:23:@N:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1694525930> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:150:13:150:23:@N:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1694525930> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:151:13:151:23:@N:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1694525930> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:152:13:152:23:@N:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1694525930> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:153:13:153:23:@N:CL159:@XP_MSG">coreapb3.v(153)</a><!@TM:1694525930> | Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z33 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on FIC_3_0x4xxx_xxxx .......
Finished optimization stage 2 on FIC_3_0x4xxx_xxxx (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on CoreAPB3_Z32 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1694525930> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1694525930> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1694525930> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:105:18:105:26:@N:CL159:@XP_MSG">coreapb3.v(105)</a><!@TM:1694525930> | Input PRDATAS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:106:18:106:26:@N:CL159:@XP_MSG">coreapb3.v(106)</a><!@TM:1694525930> | Input PRDATAS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:107:18:107:26:@N:CL159:@XP_MSG">coreapb3.v(107)</a><!@TM:1694525930> | Input PRDATAS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:108:18:108:26:@N:CL159:@XP_MSG">coreapb3.v(108)</a><!@TM:1694525930> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:109:18:109:26:@N:CL159:@XP_MSG">coreapb3.v(109)</a><!@TM:1694525930> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:110:18:110:26:@N:CL159:@XP_MSG">coreapb3.v(110)</a><!@TM:1694525930> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:111:18:111:26:@N:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1694525930> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:112:18:112:26:@N:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1694525930> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:113:18:113:26:@N:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1694525930> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:114:18:114:27:@N:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1694525930> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:115:18:115:27:@N:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1694525930> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:116:18:116:27:@N:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1694525930> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:117:18:117:27:@N:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1694525930> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:118:18:118:27:@N:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1694525930> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:122:13:122:21:@N:CL159:@XP_MSG">coreapb3.v(122)</a><!@TM:1694525930> | Input PREADYS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:123:13:123:21:@N:CL159:@XP_MSG">coreapb3.v(123)</a><!@TM:1694525930> | Input PREADYS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:124:13:124:21:@N:CL159:@XP_MSG">coreapb3.v(124)</a><!@TM:1694525930> | Input PREADYS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:125:13:125:21:@N:CL159:@XP_MSG">coreapb3.v(125)</a><!@TM:1694525930> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:126:13:126:21:@N:CL159:@XP_MSG">coreapb3.v(126)</a><!@TM:1694525930> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:127:13:127:21:@N:CL159:@XP_MSG">coreapb3.v(127)</a><!@TM:1694525930> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:128:13:128:21:@N:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1694525930> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:129:13:129:21:@N:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1694525930> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:130:13:130:21:@N:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1694525930> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:131:13:131:22:@N:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1694525930> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:132:13:132:22:@N:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1694525930> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:133:13:133:22:@N:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1694525930> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:134:13:134:22:@N:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1694525930> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:135:13:135:22:@N:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1694525930> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:139:13:139:22:@N:CL159:@XP_MSG">coreapb3.v(139)</a><!@TM:1694525930> | Input PSLVERRS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:140:13:140:22:@N:CL159:@XP_MSG">coreapb3.v(140)</a><!@TM:1694525930> | Input PSLVERRS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:141:13:141:22:@N:CL159:@XP_MSG">coreapb3.v(141)</a><!@TM:1694525930> | Input PSLVERRS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:142:13:142:22:@N:CL159:@XP_MSG">coreapb3.v(142)</a><!@TM:1694525930> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:143:13:143:22:@N:CL159:@XP_MSG">coreapb3.v(143)</a><!@TM:1694525930> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:144:13:144:22:@N:CL159:@XP_MSG">coreapb3.v(144)</a><!@TM:1694525930> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:145:13:145:22:@N:CL159:@XP_MSG">coreapb3.v(145)</a><!@TM:1694525930> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:146:13:146:22:@N:CL159:@XP_MSG">coreapb3.v(146)</a><!@TM:1694525930> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:147:13:147:22:@N:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1694525930> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:148:13:148:23:@N:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1694525930> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:149:13:149:23:@N:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1694525930> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:150:13:150:23:@N:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1694525930> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:151:13:151:23:@N:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1694525930> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:152:13:152:23:@N:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1694525930> | Input PSLVERRS14 is unused.
Finished optimization stage 2 on CoreAPB3_Z32 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on FIC_3_0x4FFF_Fxxx .......
Finished optimization stage 2 on FIC_3_0x4FFF_Fxxx (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on CoreAPB3_Z31 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:75:18:75:23:@W:CL246:@XP_MSG">coreapb3.v(75)</a><!@TM:1694525930> | Input port bits 27 to 12 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1694525930> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1694525930> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1694525930> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v:104:18:104:26:@N:CL159:@XP_MSG">coreapb3.v(104)</a><!@TM:1694525930> | Input PRDATAS0 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log F:\MPFS_Projects\MPFS_ICICLE\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on CoreAPB3_Z31 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on APB_PASS_THROUGH .......
Finished optimization stage 2 on APB_PASS_THROUGH (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on APB_ARBITER_28s .......
Finished optimization stage 2 on APB_ARBITER_28s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on fabric_sd_emmc_demux_select .......
Finished optimization stage 2 on fabric_sd_emmc_demux_select (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on GPIO .......
Finished optimization stage 2 on GPIO (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on GPIO_GPIO_0_CoreGPIO_Z30 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\GPIO\GPIO_0\rtl\vlog\core\coregpio.v:182:26:182:32:@W:CL246:@XP_MSG">coregpio.v(182)</a><!@TM:1694525930> | Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on GPIO_GPIO_0_CoreGPIO_Z30 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on FIC_1_PERIPHERALS .......
Finished optimization stage 2 on FIC_1_PERIPHERALS (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on PCIE_INITIATOR .......
Finished optimization stage 2 on PCIE_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z29 .......
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z29 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z28 .......
Finished optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z28 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_256s_8s_5s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_256s_8s_5s_0s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_8s_0 .......
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z27 .......
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z27 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z26 .......
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z26 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_8s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1694525930> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_8s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_79s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1694525930> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_79s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_74s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1694525930> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_74s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s .......
Finished optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z25 .......
Finished optimization stage 2 on caxi4interconnect_MasterConvertor_Z25 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z24 .......
Finished optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z24 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z23 .......
Finished optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z23 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1694525930> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1694525930> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_73s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1694525930> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_73s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Running optimization stage 2 on COREAXI4INTERCONNECT_Z22 .......
Finished optimization stage 2 on COREAXI4INTERCONNECT_Z22 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z21 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:166:61:166:70:@W:CL247:@XP_MSG">Axi4CrossBar.v(166)</a><!@TM:1694525930> | Input port bit 4 of SLAVE_BID[4:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:188:63:188:72:@W:CL247:@XP_MSG">Axi4CrossBar.v(188)</a><!@TM:1694525930> | Input port bit 4 of SLAVE_RID[4:0] is unused</font>

Finished optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z21 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
Running optimization stage 2 on PF_PCIE_C0 .......
Finished optimization stage 2 on PF_PCIE_C0 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
Running optimization stage 2 on PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_PCIE_C0\PF_PCIE_C0_0\PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v:221:13:221:33:@W:CL246:@XP_MSG">PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v(221)</a><!@TM:1694525930> | Input port bits 7 to 5 of PCIESS_AXI_1_S_AWLEN[7:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_PCIE_C0\PF_PCIE_C0_0\PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v:5408:29:5408:56:@W:CL156:@XP_MSG">PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v(5408)</a><!@TM:1694525930> | *Input un1_nc436[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_PCIE_C0\PF_PCIE_C0_0\PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v:5411:57:5412:21:@W:CL156:@XP_MSG">PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v(5411)</a><!@TM:1694525930> | *Input un1_nc447[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\PF_PCIE_C0\PF_PCIE_C0_0\PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v:5434:57:5435:21:@W:CL156:@XP_MSG">PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v(5434)</a><!@TM:1694525930> | *Input un1_nc458[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
Finished optimization stage 2 on PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
Running optimization stage 2 on XCVR_APB_LINK .......
Finished optimization stage 2 on XCVR_APB_LINK (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
Running optimization stage 2 on XCVR_PIPE_AXI0 .......
Finished optimization stage 2 on XCVR_PIPE_AXI0 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
Running optimization stage 2 on G5_APBLINK_MASTER_Z20 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\SgCore\PF_PCIE\2.0.116\g5_apblink_master.v:134:0:134:6:@N:CL201:@XP_MSG">g5_apblink_master.v(134)</a><!@TM:1694525930> | Trying to extract state machine for register lnk_m_cs.
Extracted state machine for register lnk_m_cs
State machine has 20 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\SgCore\PF_PCIE\2.0.116\g5_apblink_master.v:134:0:134:6:@W:CL249:@XP_MSG">g5_apblink_master.v(134)</a><!@TM:1694525930> | Initial value is not supported on state machine lnk_m_cs</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\SgCore\PF_PCIE\2.0.116\g5_apblink_master.v:45:34:45:50:@A:CL153:@XP_MSG">g5_apblink_master.v(45)</a><!@TM:1694525930> | *Unassigned bits of pcie_0_perst_out are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on G5_APBLINK_MASTER_Z20 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Running optimization stage 2 on PCIE .......
Finished optimization stage 2 on PCIE (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Running optimization stage 2 on PCIE_COMMON .......
Finished optimization stage 2 on PCIE_COMMON (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Running optimization stage 2 on XCVR_PIPE_AXI1 .......
Finished optimization stage 2 on XCVR_PIPE_AXI1 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Running optimization stage 2 on FIC_1_INITIATOR .......
Finished optimization stage 2 on FIC_1_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z19 .......
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z19 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z18 .......
Finished optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z18 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Running optimization stage 2 on caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Running optimization stage 2 on caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0 .......
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z17 .......
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z17 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z16 .......
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z16 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
Running optimization stage 2 on COREAXI4INTERCONNECT_Z15 .......
Finished optimization stage 2 on COREAXI4INTERCONNECT_Z15 (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 207MB)
Running optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z14 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:166:61:166:70:@W:CL247:@XP_MSG">Axi4CrossBar.v(166)</a><!@TM:1694525930> | Input port bit 8 of SLAVE_BID[8:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:188:63:188:72:@W:CL247:@XP_MSG">Axi4CrossBar.v(188)</a><!@TM:1694525930> | Input port bit 8 of SLAVE_RID[8:0] is unused</font>

Finished optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z14 (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 207MB)
Running optimization stage 2 on AXI_ADDRESS_SHIM .......
Finished optimization stage 2 on AXI_ADDRESS_SHIM (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 208MB)
Running optimization stage 2 on FIC_0_PERIPHERALS .......
Finished optimization stage 2 on FIC_0_PERIPHERALS (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 208MB)
Running optimization stage 2 on FIC0_INITIATOR .......
Finished optimization stage 2 on FIC0_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 208MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z13 .......
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z13 (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 208MB)
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z12 .......
Finished optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z12 (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 208MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_0_9s_8s_0 .......
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_0_9s_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 208MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z11 .......
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z11 (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 208MB)
Running optimization stage 2 on caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0 .......
Finished optimization stage 2 on caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0 (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 208MB)
Running optimization stage 2 on caxi4interconnect_byte2bit_32s_64s .......
Finished optimization stage 2 on caxi4interconnect_byte2bit_32s_64s (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 208MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v:83:41:83:58:@W:CL246:@XP_MSG">DWC_DownConv_widthConvrd.v(83)</a><!@TM:1694525930> | Input port bits 44 to 30 of rdCmdFifoReadData[45:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v:83:41:83:58:@W:CL246:@XP_MSG">DWC_DownConv_widthConvrd.v(83)</a><!@TM:1694525930> | Input port bits 22 to 8 of rdCmdFifoReadData[45:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v:89:20:89:32:@W:CL246:@XP_MSG">DWC_DownConv_widthConvrd.v(89)</a><!@TM:1694525930> | Input port bits 5 to 3 of mask_slvSize[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 220MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s .......
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 220MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s .......
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 220MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v:126:2:126:8:@W:CL279:@XP_MSG">DWC_DownConv_preCalcCmdFifoWrCtrl.v(126)</a><!@TM:1694525930> | Pruning register bits 5 to 3 of mask_addr_pre[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 220MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v:87:32:87:44:@W:CL246:@XP_MSG">DWC_DownConv_CmdFifoWriteCtrl.v(87)</a><!@TM:1694525930> | Input port bits 37 to 6 of MASTER_AADDR[37:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 225MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 225MB)
Running optimization stage 2 on caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 225MB)
Running optimization stage 2 on caxi4interconnect_DWC_brespCtrl_1s_9s .......
Finished optimization stage 2 on caxi4interconnect_DWC_brespCtrl_1s_9s (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 225MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_writeWidthConv_Z10 .......
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_writeWidthConv_Z10 (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 225MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v:126:2:126:8:@W:CL279:@XP_MSG">DWC_DownConv_preCalcCmdFifoWrCtrl.v(126)</a><!@TM:1694525930> | Pruning register bits 5 to 3 of mask_addr_pre[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 225MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v:87:32:87:44:@W:CL246:@XP_MSG">DWC_DownConv_CmdFifoWriteCtrl.v(87)</a><!@TM:1694525930> | Input port bits 37 to 6 of MASTER_AADDR[37:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 219MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v:71:41:71:56:@W:CL246:@XP_MSG">DWC_DownConv_widthConvwr.v(71)</a><!@TM:1694525930> | Input port bits 44 to 30 of wrCmdFifoRdData[45:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v:71:41:71:56:@W:CL246:@XP_MSG">DWC_DownConv_widthConvwr.v(71)</a><!@TM:1694525930> | Input port bits 28 to 26 of wrCmdFifoRdData[45:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v:71:41:71:56:@W:CL246:@XP_MSG">DWC_DownConv_widthConvwr.v(71)</a><!@TM:1694525930> | Input port bits 10 to 8 of wrCmdFifoRdData[45:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v:77:20:77:38:@W:CL246:@XP_MSG">DWC_DownConv_widthConvwr.v(77)</a><!@TM:1694525930> | Input port bits 5 to 3 of master_ADDR_masked[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v:79:20:79:36:@W:CL246:@XP_MSG">DWC_DownConv_widthConvwr.v(79)</a><!@TM:1694525930> | Input port bits 5 to 3 of second_Beat_Addr[5:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s .......
Finished optimization stage 2 on caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_Hold_Reg_Ctrl .......
Finished optimization stage 2 on caxi4interconnect_Hold_Reg_Ctrl (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z9 .......
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z9 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_12s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1694525930> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_12s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_83s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1694525930> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_83s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1694525930> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s .......
Finished optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z8 .......
Finished optimization stage 2 on caxi4interconnect_MasterConvertor_Z8 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z7 .......
Finished optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z7 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z6 .......
Finished optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z6 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_11s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1694525930> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_11s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_82s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1694525930> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_82s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1694525930> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_77s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1694525930> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_77s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 218MB peak: 245MB)
Running optimization stage 2 on COREAXI4INTERCONNECT_Z5 .......
Finished optimization stage 2 on COREAXI4INTERCONNECT_Z5 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z4 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:166:61:166:70:@W:CL247:@XP_MSG">Axi4CrossBar.v(166)</a><!@TM:1694525930> | Input port bit 8 of SLAVE_BID[8:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v:188:63:188:72:@W:CL247:@XP_MSG">Axi4CrossBar.v(188)</a><!@TM:1694525930> | Input port bit 8 of SLAVE_RID[8:0] is unused</font>

Finished optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z4 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 245MB)
Running optimization stage 2 on caxi4interconnect_ResetSycnc .......
Finished optimization stage 2 on caxi4interconnect_ResetSycnc (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 245MB)
Running optimization stage 2 on Core_Poly_Z3 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:605:4:605:10:@N:CL201:@XP_MSG">Core_Poly.v(605)</a><!@TM:1694525930> | Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:81:42:81:53:@W:CL246:@XP_MSG">Core_Poly.v(81)</a><!@TM:1694525930> | Input port bits 30 to 28 of S_AXI_WDATA[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\Core_Poly.v:81:42:81:53:@W:CL246:@XP_MSG">Core_Poly.v(81)</a><!@TM:1694525930> | Input port bits 14 to 12 of S_AXI_WDATA[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on Core_Poly_Z3 (CPU Time 0h:00m:01s, Memory Used current: 238MB peak: 254MB)
Running optimization stage 2 on polyvec_ram_8s_256s_12s .......
Finished optimization stage 2 on polyvec_ram_8s_256s_12s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 254MB)
Running optimization stage 2 on poly_mul_12s_767s_2385s .......
Finished optimization stage 2 on poly_mul_12s_767s_2385s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on tf1_ROM .......
Finished optimization stage 2 on tf1_ROM (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on tf0_ROM .......
Finished optimization stage 2 on tf0_ROM (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on mult_half_12s .......
Finished optimization stage 2 on mult_half_12s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on sub_rd_12s .......
Finished optimization stage 2 on sub_rd_12s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on add_rd_12s .......
Finished optimization stage 2 on add_rd_12s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on mult_rd_12s .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\fp_modop.v:43:2:43:8:@W:CL279:@XP_MSG">fp_modop.v(43)</a><!@TM:1694525930> | Pruning register bits 11 to 8 of tq[23:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on mult_rd_12s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on poly_ram_5s_32s_24s .......
Finished optimization stage 2 on poly_ram_5s_32s_24s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on network_bf_out_24s .......
Finished optimization stage 2 on network_bf_out_24s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on delay_8s_7s .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:47:12:47:18:@N:CL135:@XP_MSG">delay.v(47)</a><!@TM:1694525930> | Found sequential shift gen_delay[6].level_buf with address depth of 7 words and data bit width of 8.
Finished optimization stage 2 on delay_8s_7s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on network_bf_in_24s .......
Finished optimization stage 2 on network_bf_in_24s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on poly_bank_5s_32s_24s .......
Finished optimization stage 2 on poly_bank_5s_32s_24s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on delay_3s_Z2 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:47:12:47:18:@N:CL135:@XP_MSG">delay.v(47)</a><!@TM:1694525930> | Found sequential shift gen_delay[2].level_buf with address depth of 3 words and data bit width of 20.
Finished optimization stage 2 on delay_3s_Z2 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on delay_7s_Z1 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:47:12:47:18:@N:CL135:@XP_MSG">delay.v(47)</a><!@TM:1694525930> | Found sequential shift gen_delay[6].level_buf with address depth of 7 words and data bit width of 20.
Finished optimization stage 2 on delay_7s_Z1 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on network_bank_in_5s .......
Finished optimization stage 2 on network_bank_in_5s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on arbiter .......
Finished optimization stage 2 on arbiter (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on conflict_free_memory_map .......
Finished optimization stage 2 on conflict_free_memory_map (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on address_generator .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\address_generator.v:49:4:49:10:@N:CL201:@XP_MSG">address_generator.v(49)</a><!@TM:1694525930> | Trying to extract state machine for register CS.
Extracted state machine for register CS
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on address_generator (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on delay_2s_4s .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:47:12:47:18:@N:CL135:@XP_MSG">delay.v(47)</a><!@TM:1694525930> | Found sequential shift gen_delay[3].level_buf with address depth of 4 words and data bit width of 2.
Finished optimization stage 2 on delay_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on delay_8s_3s .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:47:12:47:18:@N:CL135:@XP_MSG">delay.v(47)</a><!@TM:1694525930> | Found sequential shift gen_delay[2].level_buf with address depth of 3 words and data bit width of 8.
Finished optimization stage 2 on delay_8s_3s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on delay_2s_3s .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:47:12:47:18:@N:CL135:@XP_MSG">delay.v(47)</a><!@TM:1694525930> | Found sequential shift gen_delay[2].level_buf with address depth of 3 words and data bit width of 2.
Finished optimization stage 2 on delay_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on delay_2s_7s .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\hdl\delay.v:47:12:47:18:@N:CL135:@XP_MSG">delay.v(47)</a><!@TM:1694525930> | Found sequential shift gen_delay[6].level_buf with address depth of 7 words and data bit width of 2.
Finished optimization stage 2 on delay_2s_7s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on CLOCKS_AND_RESETS .......
Finished optimization stage 2 on CLOCKS_AND_RESETS (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on TRANSMIT_PLL .......
Finished optimization stage 2 on TRANSMIT_PLL (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL .......
Finished optimization stage 2 on TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on TX_PLL .......
Finished optimization stage 2 on TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on CORERESET .......
Finished optimization stage 2 on CORERESET (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on CORERESET_CORERESET_0_CORERESET_PF .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="F:\MPFS_Projects\MPFS_ICICLE\component\work\CORERESET\CORERESET_0\core\corereset_pf.v:58:0:58:6:@N:CL135:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525930> | Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_CORERESET_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on PCIE_REF_CLK .......
Finished optimization stage 2 on PCIE_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK .......
Finished optimization stage 2 on PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on XCVR_REF_CLK .......
Finished optimization stage 2 on XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on AND2 .......
Finished optimization stage 2 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on OSCILLATOR_160MHz .......
Finished optimization stage 2 on OSCILLATOR_160MHz (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC .......
Finished optimization stage 2 on OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on OSC_RC160MHZ .......
Finished optimization stage 2 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on INIT_MONITOR .......
Finished optimization stage 2 on INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR .......
Finished optimization stage 2 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on GLITCHLESS_MUX .......
Finished optimization stage 2 on GLITCHLESS_MUX (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX .......
Finished optimization stage 2 on GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on ICB_NGMUX .......
Finished optimization stage 2 on ICB_NGMUX (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on AND3 .......
Finished optimization stage 2 on AND3 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on CLK_DIV .......
Finished optimization stage 2 on CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on CLK_DIV_CLK_DIV_0_PF_CLK_DIV .......
Finished optimization stage 2 on CLK_DIV_CLK_DIV_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on ICB_CLKDIV .......
Finished optimization stage 2 on ICB_CLKDIV (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on PF_CCC_C0 .......
Finished optimization stage 2 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)
Running optimization stage 2 on AND4 .......
Finished optimization stage 2 on AND4 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 254MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="F:\MPFS_Projects\MPFS_ICICLE\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:55s; Memory used current: 244MB peak: 254MB)

Process took 0h:00m:55s realtime, 0h:00m:55s cputime

Process completed successfully.
# Tue Sep 12 21:38:47 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-DD7N7QM

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:35:28, @</a>

@N: : <!@TM:1694525930> | Running in 64-bit mode 
File F:\MPFS_Projects\MPFS_ICICLE\synthesis\synwork\layer0.srs changed - recompiling
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z26.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z27.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z28.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z23.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z18.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z11.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z12.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z6.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525930> | syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.</font>

At syn_nfilter Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 216MB peak: 217MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Tue Sep 12 21:38:49 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="F:\MPFS_Projects\MPFS_ICICLE\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_comp.rt.csv:@XP_FILE">MPFS_ICICLE_KIT_BASE_DESIGN_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:57s; Memory used current: 29MB peak: 29MB)

Process took 0h:00m:58s realtime, 0h:00m:57s cputime

Process completed successfully.
# Tue Sep 12 21:38:50 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1694525870>
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-DD7N7QM

Implementation : synthesis
<a name=compilerReport11></a>Synopsys Synopsys Netlist Linker, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:35:28, @</a>

@N: : <!@TM:1694525934> | Running in 64-bit mode 
File F:\MPFS_Projects\MPFS_ICICLE\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_comp.srs changed - recompiling
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z26.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z27.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z28.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z23.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z18.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z11.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z12.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z6.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525934> | syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.</font>

At syn_nfilter Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 303MB peak: 305MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Tue Sep 12 21:38:54 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1694525870>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1694525870>
# Tue Sep 12 21:38:55 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-DD7N7QM

Implementation : synthesis
<a name=mapperReport26></a>Synopsys Microchip Technology Pre-mapping, Version map202109actsp1, Build 056R, Built Jun 14 2022 13:56:21, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 254MB peak: 254MB)

Reading constraint file: F:\MPFS_Projects\MPFS_ICICLE\designer\MPFS_ICICLE_KIT_BASE_DESIGN\synthesis.fdc
Linked File:  <a href="F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_scck.rpt:@XP_FILE">MPFS_ICICLE_KIT_BASE_DESIGN_scck.rpt</a>
See clock summary report "F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_scck.rpt"
@N:<a href="@N:MF472:@XP_HELP">MF472</a> : <!@TM:1694525977> | Synthesis running in Automatic Compile Point mode 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1694525977> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1694525977> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1694525977> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 409MB peak: 428MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 409MB peak: 428MB)

<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z26.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z27.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z28.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z23.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z18.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z11.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z12.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z6.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.</font>

Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 412MB peak: 428MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 412MB peak: 428MB)

<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@W:FX1183:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | User-specified initial value set for instance CLOCKS_AND_RESETS_inst_0.RESET_FIC_3_CLK.CORERESET_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\delay.v:47:12:47:18:@W:FX1183:@XP_MSG">delay.v(47)</a><!@TM:1694525977> | User-specified initial value set for instance FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.delay_0.gen_delay[6].level_buf[1:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\delay.v:47:12:47:18:@W:FX1183:@XP_MSG">delay.v(47)</a><!@TM:1694525977> | User-specified initial value set for instance FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.delay_1.gen_delay[2].level_buf[1:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\delay.v:47:12:47:18:@W:FX1183:@XP_MSG">delay.v(47)</a><!@TM:1694525977> | User-specified initial value set for instance FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.delay_2.gen_delay[2].level_buf[7:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\delay.v:47:12:47:18:@W:FX1183:@XP_MSG">delay.v(47)</a><!@TM:1694525977> | User-specified initial value set for instance FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.delay_3.gen_delay[3].level_buf[1:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\address_generator.v:49:4:49:10:@N:FX1171:@XP_MSG">address_generator.v(49)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.done with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\address_generator.v:49:4:49:10:@N:FX1171:@XP_MSG">address_generator.v(49)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.start[6:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\address_generator.v:49:4:49:10:@N:FX1171:@XP_MSG">address_generator.v(49)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.wen_reg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\delay.v:47:12:47:18:@W:FX1183:@XP_MSG">delay.v(47)</a><!@TM:1694525977> | User-specified initial value set for instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.delay_0.gen_delay[6].level_buf[19:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\delay.v:47:12:47:18:@W:FX1183:@XP_MSG">delay.v(47)</a><!@TM:1694525977> | User-specified initial value set for instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.delay_2.gen_delay[2].level_buf[19:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\delay.v:47:12:47:18:@W:FX1183:@XP_MSG">delay.v(47)</a><!@TM:1694525977> | User-specified initial value set for instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_ram_1.mux3.delay_0.gen_delay[6].level_buf[7:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:526:38:526:49:@W:BN132:@XP_MSG">poly_mul.v(526)</a><!@TM:1694525977> | Removing user instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_half_3 because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_half_2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:522:38:522:49:@W:BN132:@XP_MSG">poly_mul.v(522)</a><!@TM:1694525977> | Removing user instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_half_1 because it is equivalent to instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.mult_half_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t5[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t3[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t2[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t16[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t7[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t6[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t1[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t27[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t26[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t25[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t24[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t23[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t22[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t21[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t20[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t15[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t14[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t13[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t12[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t11[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t10[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t9[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t8[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t19[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t18[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v:131:4:131:10:@N:FX1171:@XP_MSG">poly_mul.v(131)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t17[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pvram_waddr[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pram0_din0[23:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.cf_oldaddr_2[6:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.cf_oldaddr_1[6:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.cf_oldaddr_0[6:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pram1_din3[23:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pram1_din2[23:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pram1_din1[23:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pram1_din0[23:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pram0_din3[23:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pram0_din2[23:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pram0_din1[23:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.cf_oldaddr_3[6:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:422:1:422:7:@N:FX1171:@XP_MSG">core_poly.v(422)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_araddr[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:266:1:266:7:@N:FX1171:@XP_MSG">core_poly.v(266)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_awaddr[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pvram_wen with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pram0_wen with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pvram_din3[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pvram_din2[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pvram_din1[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pvram_din0[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.mont_trans with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:422:1:422:7:@N:FX1171:@XP_MSG">core_poly.v(422)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_rlast with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pm_a0[23:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pm_a1[23:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pm_b0[23:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pm_b1[23:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:393:1:393:7:@N:FX1171:@XP_MSG">core_poly.v(393)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_arready with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:393:1:393:7:@N:FX1171:@XP_MSG">core_poly.v(393)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_arv_arr_flag with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:359:1:359:7:@N:FX1171:@XP_MSG">core_poly.v(359)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_bvalid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:233:1:233:7:@N:FX1171:@XP_MSG">core_poly.v(233)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_awv_awr_flag with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:233:1:233:7:@N:FX1171:@XP_MSG">core_poly.v(233)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_awready with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pram1_wen with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:504:1:504:7:@N:FX1171:@XP_MSG">core_poly.v(504)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_rvalid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:422:1:422:7:@N:FX1171:@XP_MSG">core_poly.v(422)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_arlen[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:422:1:422:7:@N:FX1171:@XP_MSG">core_poly.v(422)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_arburst[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:332:1:332:7:@N:FX1171:@XP_MSG">core_poly.v(332)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_wready with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:266:1:266:7:@N:FX1171:@XP_MSG">core_poly.v(266)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_awlen[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:266:1:266:7:@N:FX1171:@XP_MSG">core_poly.v(266)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.axi_awburst[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.wr0_next with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:703:4:703:10:@N:FX1171:@XP_MSG">core_poly.v(703)</a><!@TM:1694525977> | Found instance FIC_0_PERIPHERALS_1.Core_Poly_0.pwm_next with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:522:3:522:9:@W:BN132:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(522)</a><!@TM:1694525977> | Removing sequential instance FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop[0].slvcnv.slvdwc.genblk1.DownConverter_inst.writeWidthConv.wrCmdFifoWriteCtrl.SLAVE_ASIZE[2:0] because it is equivalent to instance FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop[0].slvcnv.slvdwc.genblk1.DownConverter_inst.writeWidthConv.wrCmdFifoWriteCtrl.ASIZE_reg[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@W:BN132:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop[0].slvcnv.slvdwc.genblk1.DownConverter_inst.writeWidthConv.DWC_DownConv_preCalcCmdFifoWrCtrl_inst.max_length_comb_pre[8:0] because it is equivalent to instance FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop[0].slvcnv.slvdwc.genblk1.DownConverter_inst.writeWidthConv.DWC_DownConv_preCalcCmdFifoWrCtrl_inst.length_comb_pre[8:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:522:3:522:9:@W:BN132:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(522)</a><!@TM:1694525977> | Removing sequential instance FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop[0].slvcnv.slvdwc.genblk1.DownConverter_inst.readWidthConv.rdCmdFifoWriteCtrl.SLAVE_ASIZE[2:0] because it is equivalent to instance FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop[0].slvcnv.slvdwc.genblk1.DownConverter_inst.readWidthConv.rdCmdFifoWriteCtrl.ASIZE_reg[2:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@W:BN132:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop[0].slvcnv.slvdwc.genblk1.DownConverter_inst.readWidthConv.DWC_DownConv_preCalcCmdFifoWrCtrl_inst.max_length_comb_pre[8:0] because it is equivalent to instance FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop[0].slvcnv.slvdwc.genblk1.DownConverter_inst.readWidthConv.DWC_DownConv_preCalcCmdFifoWrCtrl_inst.length_comb_pre[8:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\fabric_sd_emmc_demux_select.v:79:8:79:14:@N:FX1171:@XP_MSG">fabric_sd_emmc_demux_select.v(79)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.fabric_sd_emmc_demux_select_0.register[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_irqs.v:97:4:97:10:@N:FX1171:@XP_MSG">miv_ihcc_irqs.v(97)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.u_miv_ihcc_ctrl.data_out_b[5:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_irqs.v:97:4:97:10:@N:FX1171:@XP_MSG">miv_ihcc_irqs.v(97)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.u_miv_ihcc_ctrl.data_out_a[5:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1694525977> | Found instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Only the first 100 messages of id 'FX1171' are reported. To see all messages use 'report_messages -log F:\MPFS_Projects\MPFS_ICICLE\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_premap.srr -id FX1171' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1171} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z26.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z27.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z28.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z23.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z18.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_8s_38s_64s_0s_1s_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z6_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z11.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z12.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_8s_38s_64s_0s_1s_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z6_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z26.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z27.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z28.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z23.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z18.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_8s_38s_64s_0s_1s_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z6_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z11.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z12.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_8s_38s_64s_0s_1s_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z6_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7_0.</font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 454MB peak: 454MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 454MB peak: 455MB)

<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z26.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z27.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z28.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z23.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z18.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_8s_38s_64s_0s_1s_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z6_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z11.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z12.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_8s_38s_64s_0s_1s_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z6_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7_0.</font>

Start optimization across hierarchy (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 456MB peak: 456MB)

NConnInternalConnection caching in on
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:1837:2:1837:16:@N:MO111:@XP_MSG">coreaxi4interconnect.v(1837)</a><!@TM:1694525977> | Tristate driver SLAVE31_WVALID (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) on net SLAVE31_WVALID (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:1836:2:1836:15:@N:MO111:@XP_MSG">coreaxi4interconnect.v(1836)</a><!@TM:1694525977> | Tristate driver SLAVE31_WUSER_1 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) on net SLAVE31_WUSER_1 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:1834:2:1834:15:@N:MO111:@XP_MSG">coreaxi4interconnect.v(1834)</a><!@TM:1694525977> | Tristate driver SLAVE31_WSTRB_8 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) on net SLAVE31_WSTRB_8 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:1834:2:1834:15:@N:MO111:@XP_MSG">coreaxi4interconnect.v(1834)</a><!@TM:1694525977> | Tristate driver SLAVE31_WSTRB_7 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) on net SLAVE31_WSTRB_7 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:1834:2:1834:15:@N:MO111:@XP_MSG">coreaxi4interconnect.v(1834)</a><!@TM:1694525977> | Tristate driver SLAVE31_WSTRB_6 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) on net SLAVE31_WSTRB_6 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:1834:2:1834:15:@N:MO111:@XP_MSG">coreaxi4interconnect.v(1834)</a><!@TM:1694525977> | Tristate driver SLAVE31_WSTRB_5 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) on net SLAVE31_WSTRB_5 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:1834:2:1834:15:@N:MO111:@XP_MSG">coreaxi4interconnect.v(1834)</a><!@TM:1694525977> | Tristate driver SLAVE31_WSTRB_4 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) on net SLAVE31_WSTRB_4 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:1834:2:1834:15:@N:MO111:@XP_MSG">coreaxi4interconnect.v(1834)</a><!@TM:1694525977> | Tristate driver SLAVE31_WSTRB_3 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) on net SLAVE31_WSTRB_3 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:1834:2:1834:15:@N:MO111:@XP_MSG">coreaxi4interconnect.v(1834)</a><!@TM:1694525977> | Tristate driver SLAVE31_WSTRB_2 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) on net SLAVE31_WSTRB_2 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:1834:2:1834:15:@N:MO111:@XP_MSG">coreaxi4interconnect.v(1834)</a><!@TM:1694525977> | Tristate driver SLAVE31_WSTRB_1 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) on net SLAVE31_WSTRB_1 (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) has its enable tied to GND.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:637:4:637:16:@N:BN115:@XP_MSG">masterconvertor.v(637)</a><!@TM:1694525977> | Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z8_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:871:4:871:11:@N:BN115:@XP_MSG">masterconvertor.v(871)</a><!@TM:1694525977> | Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z8_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:760:4:760:11:@N:BN115:@XP_MSG">masterconvertor.v(760)</a><!@TM:1694525977> | Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z8_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvprotocolconverter.v:219:6:219:21:@N:BN115:@XP_MSG">slvprotocolconverter.v(219)</a><!@TM:1694525977> | Removing instance genblk1\.u_SlvAxi4ReadID (in view: work.caxi4interconnect_SlvProtocolConverter_Z11(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvprotocolconverter.v:259:6:259:22:@N:BN115:@XP_MSG">slvprotocolconverter.v(259)</a><!@TM:1694525977> | Removing instance genblk1\.u_SlvAxi4WriteID (in view: work.caxi4interconnect_SlvProtocolConverter_Z11(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@N:BN362:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance MASTER_ALEN_out[7:0] (in view: work.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:522:3:522:9:@W:BN132:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(522)</a><!@TM:1694525977> | Removing sequential instance FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop[0].slvcnv.slvdwc.genblk1.DownConverter_inst.readWidthConv.rdCmdFifoWriteCtrl.max_length[8:0] because it is equivalent to instance FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop[0].slvcnv.slvdwc.genblk1.DownConverter_inst.readWidthConv.rdCmdFifoWriteCtrl.length[8:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:583:3:583:9:@N:BN362:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(583)</a><!@TM:1694525977> | Removing sequential instance SLAVE_AUSER[0] (in view: work.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_readwidthconv.v:489:33:489:46:@N:BN115:@XP_MSG">dwc_downconv_readwidthconv.v(489)</a><!@TM:1694525977> | Removing instance genblk1\.byte2bit_inst (in view: work.caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@N:BN362:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance MASTER_AUSER_out[0] (in view: work.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@N:BN362:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance MASTER_ALEN_out[7:0] (in view: work.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:522:3:522:9:@W:BN132:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(522)</a><!@TM:1694525977> | Removing sequential instance FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop[0].slvcnv.slvdwc.genblk1.DownConverter_inst.writeWidthConv.wrCmdFifoWriteCtrl.max_length[8:0] because it is equivalent to instance FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop[0].slvcnv.slvdwc.genblk1.DownConverter_inst.writeWidthConv.wrCmdFifoWriteCtrl.length[8:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:583:3:583:9:@N:BN362:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(583)</a><!@TM:1694525977> | Removing sequential instance SLAVE_AUSER[0] (in view: work.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_widthconvwr.v:396:3:396:9:@N:BN362:@XP_MSG">dwc_downconv_widthconvwr.v(396)</a><!@TM:1694525977> | Removing sequential instance SLAVE_WID[8:0] (in view: work.caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_widthconvwr.v:377:3:377:9:@N:BN362:@XP_MSG">dwc_downconv_widthconvwr.v(377)</a><!@TM:1694525977> | Removing sequential instance SLAVE_WUSER[0] (in view: work.caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_widthconvwr.v:819:3:819:9:@N:BN362:@XP_MSG">dwc_downconv_widthconvwr.v(819)</a><!@TM:1694525977> | Removing sequential instance MASTER_WUSER_reg[0] (in view: work.caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@N:BN362:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance MASTER_AUSER_out[0] (in view: work.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:643:4:643:15:@N:BN115:@XP_MSG">slaveconvertor.v(643)</a><!@TM:1694525977> | Removing instance slvProtConv (in view: work.caxi4interconnect_SlaveConvertor_Z13(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:754:4:754:10:@N:BN115:@XP_MSG">slaveconvertor.v(754)</a><!@TM:1694525977> | Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z13(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:9615:2:9615:7:@N:BN115:@XP_MSG">coreaxi4interconnect.v(9615)</a><!@TM:1694525977> | Removing instance axicb (in view: work.COREAXI4INTERCONNECT_Z5(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\delay.v:47:12:47:18:@W:MO129:@XP_MSG">delay.v(47)</a><!@TM:1694525977> | Sequential instance FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.delay_2.gen_delay_0_.level_buf_1__7_ is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\delay.v:47:12:47:18:@W:MO129:@XP_MSG">delay.v(47)</a><!@TM:1694525977> | Sequential instance FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.delay_2.gen_delay_2_.level_buf_3__7_ is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:583:3:583:9:@N:BN362:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(583)</a><!@TM:1694525977> | Removing sequential instance SLAVE_ACACHE[3:0] (in view: work.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:583:3:583:9:@N:BN362:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(583)</a><!@TM:1694525977> | Removing sequential instance SLAVE_ALOCK[0] (in view: work.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:583:3:583:9:@N:BN362:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(583)</a><!@TM:1694525977> | Removing sequential instance SLAVE_APROT[2:0] (in view: work.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:583:3:583:9:@N:BN362:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(583)</a><!@TM:1694525977> | Removing sequential instance SLAVE_AQOS[3:0] (in view: work.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@N:BN362:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance MASTER_ACACHE_out[3:0] (in view: work.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@N:BN362:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance MASTER_ALOCK_out[0] (in view: work.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@N:BN362:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance MASTER_APROT_out[2:0] (in view: work.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@N:BN362:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance MASTER_AQOS_out[3:0] (in view: work.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:583:3:583:9:@N:BN362:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(583)</a><!@TM:1694525977> | Removing sequential instance SLAVE_ACACHE[3:0] (in view: work.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:583:3:583:9:@N:BN362:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(583)</a><!@TM:1694525977> | Removing sequential instance SLAVE_ALOCK[0] (in view: work.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:583:3:583:9:@N:BN362:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(583)</a><!@TM:1694525977> | Removing sequential instance SLAVE_APROT[2:0] (in view: work.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_cmdfifowritectrl.v:583:3:583:9:@N:BN362:@XP_MSG">dwc_downconv_cmdfifowritectrl.v(583)</a><!@TM:1694525977> | Removing sequential instance SLAVE_AQOS[3:0] (in view: work.caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_widthconvwr.v:377:3:377:9:@N:BN362:@XP_MSG">dwc_downconv_widthconvwr.v(377)</a><!@TM:1694525977> | Removing sequential instance SLAVE_WSTRB[3:0] (in view: work.caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_widthconvwr.v:819:3:819:9:@N:BN362:@XP_MSG">dwc_downconv_widthconvwr.v(819)</a><!@TM:1694525977> | Removing sequential instance MASTER_WSTRB_reg[7:0] (in view: work.caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@N:BN362:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance MASTER_ACACHE_out[3:0] (in view: work.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@N:BN362:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance MASTER_ALOCK_out[0] (in view: work.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@N:BN362:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance MASTER_APROT_out[2:0] (in view: work.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_downconv_precalccmdfifowrctrl.v:126:2:126:8:@N:BN362:@XP_MSG">dwc_downconv_precalccmdfifowrctrl.v(126)</a><!@TM:1694525977> | Removing sequential instance MASTER_AQOS_out[3:0] (in view: work.caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@N:BN362:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance sDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@N:BN362:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance sDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@N:BN362:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance holdDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@N:BN362:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance holdDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@N:BN362:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance sDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@N:BN362:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance sDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@N:BN362:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance holdDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@N:BN362:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance holdDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@N:BN362:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance sDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@N:BN362:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance sDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@N:BN362:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance holdDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@N:BN362:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance holdDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@N:BN362:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance sDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@N:BN362:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance sDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@N:BN362:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance holdDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@N:BN362:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance holdDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1694525977> | Removing sequential instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1694525977> | Removing sequential instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1694525977> | Removing sequential instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1694525977> | Removing sequential instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1694525977> | Removing sequential instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_U54_3_TO_U54_4.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_U54_3_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1694525977> | Removing sequential instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1694525977> | Removing sequential instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1694525977> | Removing sequential instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1694525977> | Removing sequential instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1694525977> | Removing sequential instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\fic_3_address_generation\fic_3_address_generation.v:263:17:263:35:@N:BN115:@XP_MSG">fic_3_address_generation.v(263)</a><!@TM:1694525977> | Removing instance APB_PASS_THROUGH_0 (in view: work.FIC_3_ADDRESS_GENERATION(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\fic_3_address_generation\fic_3_address_generation.v:285:17:285:35:@N:BN115:@XP_MSG">fic_3_address_generation.v(285)</a><!@TM:1694525977> | Removing instance APB_PASS_THROUGH_1 (in view: work.FIC_3_ADDRESS_GENERATION(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:637:4:637:16:@N:BN115:@XP_MSG">masterconvertor.v(637)</a><!@TM:1694525977> | Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z25(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:871:4:871:11:@N:BN115:@XP_MSG">masterconvertor.v(871)</a><!@TM:1694525977> | Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z25(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:760:4:760:11:@N:BN115:@XP_MSG">masterconvertor.v(760)</a><!@TM:1694525977> | Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z25(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:522:4:522:10:@N:BN115:@XP_MSG">slaveconvertor.v(522)</a><!@TM:1694525977> | Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z29(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:754:4:754:10:@N:BN115:@XP_MSG">slaveconvertor.v(754)</a><!@TM:1694525977> | Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z29(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:9615:2:9615:7:@N:BN115:@XP_MSG">coreaxi4interconnect.v(9615)</a><!@TM:1694525977> | Removing instance axicb (in view: work.COREAXI4INTERCONNECT_Z22(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:637:4:637:16:@N:BN115:@XP_MSG">masterconvertor.v(637)</a><!@TM:1694525977> | Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z8_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:871:4:871:11:@N:BN115:@XP_MSG">masterconvertor.v(871)</a><!@TM:1694525977> | Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z8_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:760:4:760:11:@N:BN115:@XP_MSG">masterconvertor.v(760)</a><!@TM:1694525977> | Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z8_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v:98:0:98:6:@N:BN362:@XP_MSG">fifo_ctrl.v(98)</a><!@TM:1694525977> | Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:522:4:522:10:@N:BN115:@XP_MSG">slaveconvertor.v(522)</a><!@TM:1694525977> | Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z19(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:754:4:754:10:@N:BN115:@XP_MSG">slaveconvertor.v(754)</a><!@TM:1694525977> | Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z19(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:9615:2:9615:7:@N:BN115:@XP_MSG">coreaxi4interconnect.v(9615)</a><!@TM:1694525977> | Removing instance axicb (in view: work.COREAXI4INTERCONNECT_Z15(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@N:BN362:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance sDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@N:BN362:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance sDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@N:BN362:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance holdDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@N:BN362:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance holdDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@N:BN362:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance sDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@N:BN362:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance sDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@N:BN362:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance holdDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@N:BN362:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance holdDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\sgcore\pf_pcie\2.0.116\g5_apblink_master.v:296:0:296:6:@W:MO129:@XP_MSG">g5_apblink_master.v(296)</a><!@TM:1694525977> | Sequential instance FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.pcie_apblink_master_inst.genblk2.pcie_1_perst_out is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\sgcore\pf_pcie\2.0.116\g5_apblink_master.v:134:0:134:6:@N:BN362:@XP_MSG">g5_apblink_master.v(134)</a><!@TM:1694525977> | Removing sequential instance pready (in view: work.G5_APBLINK_MASTER_Z20(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\sgcore\pf_pcie\2.0.116\g5_apblink_master.v:134:0:134:6:@N:BN362:@XP_MSG">g5_apblink_master.v(134)</a><!@TM:1694525977> | Removing sequential instance pslverr (in view: work.G5_APBLINK_MASTER_Z20(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\sgcore\pf_pcie\2.0.116\g5_apblink_master.v:247:0:247:6:@N:BN362:@XP_MSG">g5_apblink_master.v(247)</a><!@TM:1694525977> | Removing sequential instance prdata[31:0] (in view: work.G5_APBLINK_MASTER_Z20(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\sgcore\pf_pcie\2.0.116\g5_apblink_master.v:134:0:134:6:@N:BN362:@XP_MSG">g5_apblink_master.v(134)</a><!@TM:1694525977> | Removing sequential instance slv_rd_err (in view: work.G5_APBLINK_MASTER_Z20(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@W:BN132:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[67] because it is equivalent to instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@W:BN132:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[67] because it is equivalent to instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@W:BN132:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[67] because it is equivalent to instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@W:BN132:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[67] because it is equivalent to instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@W:BN132:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[67] because it is equivalent to instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@W:BN132:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[67] because it is equivalent to instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:68:1:68:7:@W:BN132:@XP_MSG">regslicefull.v(68)</a><!@TM:1694525977> | Removing sequential instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[67] because it is equivalent to instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:80:1:80:7:@W:BN132:@XP_MSG">regslicefull.v(80)</a><!@TM:1694525977> | Removing sequential instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[67] because it is equivalent to instance FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_15 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_14 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_13 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_12 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_11 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_10 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_9 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_8 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_7 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_6 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_5 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_4 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_3 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_2 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_1 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset_0\core\corereset_pf.v:58:0:58:6:@N:BN362:@XP_MSG">corereset_pf.v(58)</a><!@TM:1694525977> | Removing sequential instance dff_0 (in view: work.CORERESET_CORERESET_0_CORERESET_PF_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\corereset\corereset.v:81:35:81:46:@N:BN115:@XP_MSG">corereset.v(81)</a><!@TM:1694525977> | Removing instance CORERESET_0 (in view: work.CORERESET_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\clocks_and_resets\clocks_and_resets.v:291:10:291:25:@N:BN115:@XP_MSG">clocks_and_resets.v(291)</a><!@TM:1694525977> | Removing instance RESET_FIC_2_CLK (in view: work.CLOCKS_AND_RESETS(verilog)) because it does not drive other instances.

Finished optimization across hierarchy (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 457MB peak: 457MB)

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1694525977> | Promoting Net FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.arst_aclk_sync.sysReset_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1694525977> | Promoting Net FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.arst_aclk_sync.sysReset_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1694525977> | Promoting Net FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.arst_aclk_sync.sysReset_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1694525977> | Promoting Net FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_COMMON_AXI_CLK_OUT_net on CLKINT  I_1  
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z27.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v:23:7:23:40:@W:BN108:@XP_MSG">masterconvertor.v(23)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_8s_38s_64s_0s_1s_1.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@W:BN108:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694525977> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.</font>

Only the first 100 messages of id 'BN108' are reported. To see all messages use 'report_messages -log F:\MPFS_Projects\MPFS_ICICLE\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_premap.srr -id BN108' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN108} -count unlimited' in the Tcl shell.
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1694525977> | Applying syn_allowed_resources blockrams=20,dsps=12 on compile point Core_Poly_Z3  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1694525977> | Applying syn_allowed_resources blockrams=5 on compile point caxi4interconnect_SlaveConvertor_Z13  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1694525977> | Applying syn_allowed_resources blockrams=2 on compile point COREAXI4INTERCONNECT_Z15  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1694525977> | Applying syn_allowed_resources blockrams=2 on compile point COREAXI4INTERCONNECT_Z22  
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1694525977> | Applying syn_allowed_resources blockrams=812,dsps=772 on top level netlist MPFS_ICICLE_KIT_BASE_DESIGN  

Finished netlist restructuring (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:33s; Memory used current: 460MB peak: 460MB)



<a name=mapperReport27></a>Clock Summary</a>
******************

          Start                                                                                   Requested     Requested     Clock                                                                                                    Clock                Clock
Level     Clock                                                                                   Frequency     Period        Type                                                                                                     Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK_50MHz                                                                           50.0 MHz      20.000        declared                                                                                                 default_clkgroup     1    
1 .         CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0                    165.0 MHz     6.061         generated (from REF_CLK_50MHz)                                                                           FIC0_clks            4042 
1 .         CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3                    50.2 MHz      19.913        generated (from REF_CLK_50MHz)                                                                           FIC3_clks            3004 
1 .         CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1                    128.3 MHz     7.792         generated (from REF_CLK_50MHz)                                                                           FIC1_clks            2330 
1 .         CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2                    128.3 MHz     7.792         generated (from REF_CLK_50MHz)                                                                           FIC2_clks            1    
                                                                                                                                                                                                                                                                 
0 -       CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK     160.0 MHz     6.250         declared                                                                                                 default_clkgroup     1    
1 .         CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV                 80.0 MHz      12.500        generated (from CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK)     default_clkgroup     0    
                                                                                                                                                                                                                                                                 
0 -       CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK             125.0 MHz     8.000         declared                                                                                                 default_clkgroup     0    
                                                                                                                                                                                                                                                                 
0 -       REF_CLK_PAD_P                                                                           100.0 MHz     10.000        declared                                                                                                 default_clkgroup     0    
                                                                                                                                                                                                                                                                 
0 -       System                                                                                  100.0 MHz     10.000        system                                                                                                   system_clkgroup      0    
=================================================================================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                        Clock     Source                                                                                                Clock Pin                                                                   Non-clock Pin                                                              Non-clock Pin                                                                          
Clock                                                                                   Load      Pin                                                                                                   Seq Example                                                                 Seq Example                                                                Comb Example                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK_50MHz                                                                           1         REF_CLK_50MHz(port)                                                                                   CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0.REF_CLK_0     -                                                                          CLOCKS_AND_RESETS_inst_0.CLKINT_REF_CLK_50MHz.I(BUFG)                                  
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0                      4042      CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)                               MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS.FIC_0_ACLK                            -                                                                          CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.clkint_0.I(BUFG)                    
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3                      3004      CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0.OUT3(PLL)                               MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS.FIC_3_PCLK                            -                                                                          CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.clkint_12.I(BUFG)                   
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1                      2330      CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0.OUT1(PLL)                               MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS.FIC_1_ACLK                            -                                                                          FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_COMMON_INSTANCE.AXI_CLK(PCIE_COMMON)        
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2                      1         CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0.OUT2(PLL)                               MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS.FIC_2_ACLK                            -                                                                          CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.clkint_8.I(BUFG)                    
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK     1         CLOCKS_AND_RESETS_inst_0.OSCILLATOR_160MHz_inst_0.OSCILLATOR_160MHz_0.I_OSC_160.CLK(OSC_RC160MHZ)     CLOCKS_AND_RESETS_inst_0.CLK_160MHz_to_CLK_80MHz.CLK_DIV_0.I_CD.A           -                                                                          -                                                                                      
CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV                   0         CLOCKS_AND_RESETS_inst_0.CLK_160MHz_to_CLK_80MHz.CLK_DIV_0.I_CD.Y_DIV(ICB_CLKDIV)                     -                                                                           FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.TL_CLK                        CLOCKS_AND_RESETS_inst_0.GLITCHLESS_MUX_inst_0.GLITCHLESS_MUX_0.I_NGMUX.CLK0(ICB_NGMUX)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK             0         CLOCKS_AND_RESETS_inst_0.TRANSMIT_PLL_0.TRANSMIT_PLL_0.txpll_isnt_0.DIV_CLK(TX_PLL)                   -                                                                           FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.TL_CLK                        CLOCKS_AND_RESETS_inst_0.GLITCHLESS_MUX_inst_0.GLITCHLESS_MUX_0.I_NGMUX.CLK1(ICB_NGMUX)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
REF_CLK_PAD_P                                                                           0         REF_CLK_PAD_P(port)                                                                                   -                                                                           FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIESS_LANE1_Pipe_AXI1.REF_CLK_P     CLOCKS_AND_RESETS_inst_0.PCIE_REF_CLK_0.PCIE_REF_CLK_0.I_IO.PAD_P(XCVR_REF_CLK)        
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
System                                                                                  0         -                                                                                                     -                                                                           -                                                                          -                                                                                      
======================================================================================================================================================================================================================================================================================================================================================================================================================================================

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1694525977> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1694525977> | Writing default property annotation file F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:38s; Memory used current: 436MB peak: 461MB)

Encoding state machine CS[4:0] (in view: work.address_generator(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
Encoding state machine CS[8:0] (in view: work.Core_Poly_Z3(verilog))
original code -> new code
   0000 -> 000000000
   0001 -> 000000011
   0010 -> 000000101
   0011 -> 000001001
   0100 -> 000010001
   0101 -> 000100001
   0110 -> 001000001
   0111 -> 010000001
   1000 -> 100000001
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_76s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_76s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_82s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_82s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_11s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_11s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_4(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_83s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_83s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_12s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_12s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_6(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_5(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_76s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_76s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_82s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_82s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_11s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_11s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_4(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_83s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_83s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_12s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_12s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine lnk_m_cs[19:0] (in view: work.G5_APBLINK_MASTER_Z20(verilog))
original code -> new code
   000000 -> 00000000000000000001
   000001 -> 00000000000000000010
   000010 -> 00000000000000000100
   000011 -> 00000000000000001000
   000100 -> 00000000000000010000
   000101 -> 00000000000000100000
   000110 -> 00000000000001000000
   000111 -> 00000000000010000000
   001000 -> 00000000000100000000
   001001 -> 00000000001000000000
   001010 -> 00000000010000000000
   001011 -> 00000000100000000000
   001100 -> 00000001000000000000
   001101 -> 00000010000000000000
   001110 -> 00000100000000000000
   001111 -> 00001000000000000000
   010000 -> 00010000000000000000
   010001 -> 00100000000000000000
   010010 -> 01000000000000000000
   010011 -> 10000000000000000000
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_5(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v:185:1:185:7:@N:MO225:@XP_MSG">regslicefull.v(185)</a><!@TM:1694525977> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_2(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:39s; Memory used current: 440MB peak: 461MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1694525977> | Found issues with constraints. Please check constraint checker report "F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:40s; Memory used current: 445MB peak: 461MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:41s; Memory used current: 285MB peak: 461MB)

Process took 0h:00m:41s realtime, 0h:00m:41s cputime
# Tue Sep 12 21:39:37 2023

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1694525870>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1694525870>
# Tue Sep 12 21:39:37 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-DD7N7QM

Implementation : synthesis
<a name=mapperReport42></a>Synopsys Microchip Technology Mapper, Version map202109actsp1, Build 056R, Built Jun 14 2022 13:56:21, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1694526005> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1694526005> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1694526005> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 131MB)


@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:21:7:21:16:@N:MF104:@XP_MSG">core_poly.v(21)</a><!@TM:1694526005> | Found compile point of type hard on View view:work.Core_Poly_Z3(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@N:MF104:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694526005> | Found compile point of type hard on View view:work.caxi4interconnect_SlaveConvertor_Z13(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:25:7:25:27:@N:MF104:@XP_MSG">coreaxi4interconnect.v(25)</a><!@TM:1694526005> | Found compile point of type hard on View view:work.COREAXI4INTERCONNECT_Z15(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:25:7:25:27:@N:MF104:@XP_MSG">coreaxi4interconnect.v(25)</a><!@TM:1694526005> | Found compile point of type hard on View view:work.COREAXI4INTERCONNECT_Z22(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\ihc_subsystem\ihc_subsystem.v:9:7:9:20:@N:MF104:@XP_MSG">ihc_subsystem.v(9)</a><!@TM:1694526005> | Found compile point of type hard on View view:work.IHC_SUBSYSTEM(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Tue Sep 12 21:39:39 2023
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="f:\mpfs_projects\mpfs_icicle\hdl\core_poly.v:21:7:21:16:@N:MF107:@XP_MSG">core_poly.v(21)</a><!@TM:1694526005> | Old database up-to-date, remapping Compile point view:work.Core_Poly_Z3(verilog) unnecessary 
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v:24:7:24:39:@N:MF107:@XP_MSG">slaveconvertor.v(24)</a><!@TM:1694526005> | Old database up-to-date, remapping Compile point view:work.caxi4interconnect_SlaveConvertor_Z13(verilog) unnecessary 
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:25:7:25:27:@N:MF107:@XP_MSG">coreaxi4interconnect.v(25)</a><!@TM:1694526005> | Old database up-to-date, remapping Compile point view:work.COREAXI4INTERCONNECT_Z15(verilog) unnecessary 
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v:25:7:25:27:@N:MF107:@XP_MSG">coreaxi4interconnect.v(25)</a><!@TM:1694526005> | Old database up-to-date, remapping Compile point view:work.COREAXI4INTERCONNECT_Z22(verilog) unnecessary 
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\ihc_subsystem\ihc_subsystem.v:9:7:9:20:@N:MF107:@XP_MSG">ihc_subsystem.v(9)</a><!@TM:1694526005> | Old database up-to-date, remapping Compile point view:work.IHC_SUBSYSTEM(verilog) unnecessary 
@N:<a href="@N:MF107:@XP_HELP">MF107</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\mpfs_icicle_kit_base_design\mpfs_icicle_kit_base_design.v:9:7:9:34:@N:MF107:@XP_MSG">mpfs_icicle_kit_base_design.v(9)</a><!@TM:1694526005> | Old database up-to-date, remapping Compile point view:work.MPFS_ICICLE_KIT_BASE_DESIGN(verilog) unnecessary 
Multiprocessing finished at : Tue Sep 12 21:39:44 2023
Multiprocessing took 0h:00m:04s realtime, 0h:00m:04s cputime

<a name=mapperReport43></a>Summary of Compile Points :</a>
*************************** 
Name                                     Status        Reason     Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core_Poly_Z3                             Unchanged     -          Tue Aug  8 16:41:16 2023     Tue Aug  8 16:41:36 2023     0h:00m:20s     0h:00m:20s     No            
caxi4interconnect_SlaveConvertor_Z13     Unchanged     -          Tue Jul 11 21:04:04 2023     Tue Jul 11 21:04:28 2023     0h:00m:24s     0h:00m:24s     No            
COREAXI4INTERCONNECT_Z15                 Unchanged     -          Tue Apr 11 09:39:00 2023     Tue Apr 11 09:39:34 2023     0h:00m:33s     0h:00m:33s     No            
COREAXI4INTERCONNECT_Z22                 Unchanged     -          Tue Mar 28 21:13:16 2023     Tue Mar 28 21:13:49 2023     0h:00m:32s     0h:00m:32s     No            
IHC_SUBSYSTEM                            Unchanged     -          Tue Mar 28 21:13:44 2023     Tue Mar 28 21:13:59 2023     0h:00m:15s     0h:00m:15s     No            
MPFS_ICICLE_KIT_BASE_DESIGN              Unchanged     -          Tue Aug  8 15:52:59 2023     Tue Aug  8 15:53:42 2023     0h:00m:43s     0h:00m:43s     No            
========================================================================================================================================================================
Total number of compile points: 6
===================================

Links to Compile point Reports:
******************************
Linked File:  <a href="F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN\MPFS_ICICLE_KIT_BASE_DESIGN.srr:@XP_FILE">MPFS_ICICLE_KIT_BASE_DESIGN.srr</a>
Linked File:  <a href="F:\MPFS_Projects\MPFS_ICICLE\synthesis\IHC_SUBSYSTEM\IHC_SUBSYSTEM.srr:@XP_FILE">IHC_SUBSYSTEM.srr</a>
Linked File:  <a href="F:\MPFS_Projects\MPFS_ICICLE\synthesis\COREAXI4INTERCONNECT_Z22\COREAXI4INTERCONNECT_Z22.srr:@XP_FILE">COREAXI4INTERCONNECT_Z22.srr</a>
Linked File:  <a href="F:\MPFS_Projects\MPFS_ICICLE\synthesis\COREAXI4INTERCONNECT_Z15\COREAXI4INTERCONNECT_Z15.srr:@XP_FILE">COREAXI4INTERCONNECT_Z15.srr</a>
Linked File:  <a href="F:\MPFS_Projects\MPFS_ICICLE\synthesis\caxi4interconnect_SlaveConvertor_Z13\caxi4interconnect_SlaveConvertor_Z13.srr:@XP_FILE">caxi4interconnect_SlaveConvertor_Z13.srr</a>
Linked File:  <a href="F:\MPFS_Projects\MPFS_ICICLE\synthesis\Core_Poly_Z3\Core_Poly_Z3.srr:@XP_FILE">Core_Poly_Z3.srr</a>

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 432MB peak: 435MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 435MB peak: 435MB)



@S |Clock Optimization Summary


<a name=clockReport44></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
5 gated/generated clock tree(s) driving 8498 clock pin(s) of sequential element(s)
0 instances converted, 8498 sequential instances remain driven by gated/generated clocks

========================================================================================== Non-Gated/Non-Generated Clocks ===========================================================================================
Clock Tree ID     Driving Element                                                                     Drive Element Type                   Fanout     Sample Instance                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:REF_CLK_50MHz@|E:CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0@|F:@syn_sample_clock_path4==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       REF_CLK_50MHz                                                                       clock definition on port             1          CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0  
<a href="@|S:CLOCKS_AND_RESETS_inst_0.OSCILLATOR_160MHz_inst_0.OSCILLATOR_160MHz_0.I_OSC_160@|E:CLOCKS_AND_RESETS_inst_0.CLK_160MHz_to_CLK_80MHz.CLK_DIV_0.I_CD@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       CLOCKS_AND_RESETS_inst_0.OSCILLATOR_160MHz_inst_0.OSCILLATOR_160MHz_0.I_OSC_160     clock definition on OSC_RC160MHZ     1          CLOCKS_AND_RESETS_inst_0.CLK_160MHz_to_CLK_80MHz.CLK_DIV_0.I_CD
=====================================================================================================================================================================================================================
================================================================================================================ Gated/Generated Clocks =================================================================================================================
Clock Tree ID     Driving Element                                                   Drive Element Type     Fanout     Sample Instance                                                  Explanation                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0@|E:CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_1@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0     PLL                    3357       CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_1       No gated clock conversion method for cell cell:ACG4.SLE           
<a href="@|S:CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0@|E:CLOCKS_AND_RESETS_inst_0.RESET_FIC_3_CLK.CORERESET_0.dff_9@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0     PLL                    2966       CLOCKS_AND_RESETS_inst_0.RESET_FIC_3_CLK.CORERESET_0.dff_9       No gated clock conversion method for cell cell:ACG4.SLE           
<a href="@|S:CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0@|E:CLOCKS_AND_RESETS_inst_0.RESET_FIC_1_CLK.CORERESET_0.dff_14@|F:@syn_sample_clock_path2==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0     PLL                    2169       CLOCKS_AND_RESETS_inst_0.RESET_FIC_1_CLK.CORERESET_0.dff_14      No gated clock conversion method for cell cell:ACG4.SLE           
<a href="@|S:FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_COMMON_INSTANCE@|E:FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIESS_LANE1_Pipe_AXI1@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_COMMON_INSTANCE        PCIE_COMMON            5          FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIESS_LANE1_Pipe_AXI1     No gated clock conversion method for cell cell:work.XCVR_PIPE_AXI1
<a href="@|S:CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0@|E:MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS@|F:@syn_sample_clock_path3==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       CLOCKS_AND_RESETS_inst_0.CCC_FIC_x_CLK.PF_CCC_C0_0.pll_inst_0     PLL                    1          MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS                            No gated clock conversion method for cell cell:work.MSS           
=========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 151MB peak: 438MB)

Writing Analyst data base F:\MPFS_Projects\MPFS_ICICLE\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 272MB peak: 438MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1694526005> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1694526005> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <a href="f:\mpfs_projects\mpfs_icicle\designer\mpfs_icicle_kit_base_design\synthesis.fdc:22:0:22:1:@W:BW156:@XP_MSG">synthesis.fdc(22)</a><!@TM:1694526005> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font>
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <a href="f:\mpfs_projects\mpfs_icicle\designer\mpfs_icicle_kit_base_design\synthesis.fdc:23:0:23:1:@W:BW156:@XP_MSG">synthesis.fdc(23)</a><!@TM:1694526005> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font>
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <a href="f:\mpfs_projects\mpfs_icicle\designer\mpfs_icicle_kit_base_design\synthesis.fdc:24:0:24:1:@W:BW156:@XP_MSG">synthesis.fdc(24)</a><!@TM:1694526005> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font>
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <a href="f:\mpfs_projects\mpfs_icicle\designer\mpfs_icicle_kit_base_design\synthesis.fdc:25:0:25:1:@W:BW156:@XP_MSG">synthesis.fdc(25)</a><!@TM:1694526005> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font>

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 265MB peak: 438MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 265MB peak: 438MB)


Start final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 264MB peak: 438MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\oscillator_160mhz\oscillator_160mhz_0\oscillator_160mhz_oscillator_160mhz_0_pf_osc.v:15:17:15:26:@W:MT246:@XP_MSG">oscillator_160mhz_oscillator_160mhz_0_pf_osc.v(15)</a><!@TM:1694526005> | Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="f:\mpfs_projects\mpfs_icicle\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pfsoc_init_monitor.v:38:53:38:59:@W:MT246:@XP_MSG">init_monitor_init_monitor_0_pfsoc_init_monitor.v(38)</a><!@TM:1694526005> | Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1694526005> | Found clock REF_CLK_50MHz with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1694526005> | Found clock REF_CLK_PAD_P with period 10.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1694526005> | Found clock CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK with period 8.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1694526005> | Found clock CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK with period 6.25ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1694526005> | Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 with period 6.06ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1694526005> | Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 with period 7.79ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1694526005> | Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2 with period 7.79ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1694526005> | Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 with period 19.91ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1694526005> | Found clock CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV with period 12.50ns  


<a name=timingReport45></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Tue Sep 12 21:40:04 2023
#


Top view:               MPFS_ICICLE_KIT_BASE_DESIGN
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    F:\MPFS_Projects\MPFS_ICICLE\designer\MPFS_ICICLE_KIT_BASE_DESIGN\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1694526005> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1694526005> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary46></a>Performance Summary</a>
*******************


Worst slack in design: -3.256

                                                                                        Requested     Estimated     Requested     Estimated                Clock                                                                                                    Clock           
Starting Clock                                                                          Frequency     Frequency     Period        Period        Slack      Type                                                                                                     Group           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0                      165.0 MHz     107.3 MHz     6.061         9.316         -3.256     generated (from REF_CLK_50MHz)                                                                           FIC0_clks       
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1                      128.3 MHz     110.3 MHz     7.792         9.065         -0.636     generated (from REF_CLK_50MHz)                                                                           FIC1_clks       
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2                      128.3 MHz     NA            7.792         NA            NA         generated (from REF_CLK_50MHz)                                                                           FIC2_clks       
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3                      50.2 MHz      114.4 MHz     19.913        8.744         11.169     generated (from REF_CLK_50MHz)                                                                           FIC3_clks       
CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV                   80.0 MHz      NA            12.500        NA            NA         generated (from CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK)     default_clkgroup
CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK     160.0 MHz     NA            6.250         NA            NA         declared                                                                                                 default_clkgroup
CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK             125.0 MHz     NA            8.000         NA            NA         declared                                                                                                 default_clkgroup
REF_CLK_50MHz                                                                           50.0 MHz      NA            20.000        NA            NA         declared                                                                                                 default_clkgroup
REF_CLK_PAD_P                                                                           100.0 MHz     NA            10.000        NA            NA         declared                                                                                                 default_clkgroup
System                                                                                  100.0 MHz     183.4 MHz     10.000        5.451         4.549      system                                                                                                   system_clkgroup 
====================================================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships47></a>Clock Relationships</a>
*******************

Clocks                                                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                            Ending                                                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                              CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0  |  6.061       4.549   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                              CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1  |  7.792       6.280   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                              CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3  |  19.913      18.402  |  No paths    -      |  No paths    -      |  No paths    -     
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0  |  6.061       -3.256  |  No paths    -      |  No paths    -      |  No paths    -     
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1  |  7.792       3.067   |  No paths    -      |  No paths    -      |  3.896       -0.637
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3  |  19.913      11.169  |  No paths    -      |  No paths    -      |  No paths    -     
================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo48></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport49></a>Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</a>
====================================



<a name=startingSlack50></a>Starting Points with Worst Slack</a>
********************************

                                                                                                  Starting                                                                                                     Arrival           
Instance                                                                                          Reference                                                              Type     Pin     Net                  Time        Slack 
                                                                                                  Clock                                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.CS[5]                                                             CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       CS[5]                0.257       -3.256
FIC_0_PERIPHERALS_1.Core_Poly_0.CS[4]                                                             CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       CS[4]                0.257       -2.924
FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_7_rep1                                                     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       N_2509_rep1          0.257       -2.848
FIC_0_PERIPHERALS_1.Core_Poly_0.CS[6]                                                             CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       CS[6]                0.257       -2.774
FIC_0_PERIPHERALS_1.Core_Poly_0.CS_rep_fast[7]                                                    CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       N_2509_fast          0.257       -2.420
FIC_0_PERIPHERALS_1.Core_Poly_0.mont_trans                                                        CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       mont_trans           0.257       -2.303
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.delay_3.gen_delay_3_.level_buf_4__0_          CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       ntt_l[0]             0.257       -1.607
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.delay_3.gen_delay_3_.level_buf_4__1__fast     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       ntt_l_fast[1]        0.257       -1.264
FIC_0_PERIPHERALS_1.Core_Poly_0.CS[8]                                                             CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       CS[8]                0.257       -1.115
FIC_0_PERIPHERALS_1.Core_Poly_0.axi_arv_arr_flag                                                  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       axi_arv_arr_flag     0.257       -1.001
=================================================================================================================================================================================================================================


<a name=endingSlack51></a>Ending Points with Worst Slack</a>
******************************

                                                      Starting                                                                                              Required           
Instance                                              Reference                                                              Type     Pin     Net           Time         Slack 
                                                      Clock                                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[9]      CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       t4_12[9]      6.061        -3.256
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[8]      CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       t4_12[8]      6.061        -3.246
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[7]      CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       t4_12[7]      6.061        -3.237
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[6]      CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       t4_12[6]      6.061        -3.228
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[5]      CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       t4_12[5]      6.061        -3.218
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[4]      CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       t4_12[4]      6.061        -3.209
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[3]      CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       t4_12[3]      6.061        -3.199
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[2]      CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       t4_12[2]      6.061        -3.193
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[11]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       t4_12[11]     6.061        -3.063
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[10]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0     SLE      D       t4_12[10]     6.061        -3.053
===============================================================================================================================================================================



<a name=worstPaths52></a>Worst Path Information</a>
<a href="F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srr:srsfF:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srs:fp:721510:729262:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      6.061
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.061

    - Propagation time:                      9.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.256

    Number of logic level(s):                18
    Starting point:                          FIC_0_PERIPHERALS_1.Core_Poly_0.CS[5] / Q
    Ending point:                            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[9] / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.030 period=6.061) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.030 period=6.061) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.CS[5]                                       SLE      Q        Out     0.257     0.257 r     -         
CS[5]                                                                       Net      -        -       1.013     -           35        
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.NS83\.NS83_i_a2_i       CFG2     A        In      -         1.270 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.NS83\.NS83_i_a2_i       CFG2     Y        Out     0.060     1.330 r     -         
sel[1]                                                                      Net      -        -       1.635     -           459       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2[2]                CFG3     A        In      -         2.965 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2[2]                CFG3     Y        Out     0.054     3.019 f     -         
t013                                                                        Net      -        -       1.539     -           324       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2_RNI1TRU[2]        CFG3     B        In      -         4.559 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2_RNI1TRU[2]        CFG3     Y        Out     0.099     4.658 r     -         
sr1_dinb_sn_N_5                                                             Net      -        -       0.796     -           12        
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sr2_dinb_2[0]                    CFG3     C        In      -         5.453 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sr2_dinb_2[0]                    CFG3     Y        Out     0.175     5.628 r     -         
sr2_dinb_2[0]                                                               Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_0              ARI1     C        In      -         5.774 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_0              ARI1     FCO      Out     0.464     6.238 f     -         
sub0_cry_0                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_1              ARI1     FCI      In      -         6.238 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_1              ARI1     S        Out     0.354     6.592 r     -         
sub0[1]                                                                     Net      -        -       0.645     -           3         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_1              ARI1     B        In      -         7.238 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_1              ARI1     FCO      Out     0.387     7.625 r     -         
sub1_cry_1                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_2              ARI1     FCI      In      -         7.625 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_2              ARI1     FCO      Out     0.009     7.634 r     -         
sub1_cry_2                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_3              ARI1     FCI      In      -         7.634 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_3              ARI1     FCO      Out     0.009     7.643 r     -         
sub1_cry_3                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_4              ARI1     FCI      In      -         7.643 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_4              ARI1     FCO      Out     0.009     7.653 r     -         
sub1_cry_4                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_5              ARI1     FCI      In      -         7.653 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_5              ARI1     FCO      Out     0.009     7.662 r     -         
sub1_cry_5                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_6              ARI1     FCI      In      -         7.662 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_6              ARI1     FCO      Out     0.009     7.672 r     -         
sub1_cry_6                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_7              ARI1     FCI      In      -         7.672 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_7              ARI1     FCO      Out     0.009     7.681 r     -         
sub1_cry_7                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_8              ARI1     FCI      In      -         7.681 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_8              ARI1     FCO      Out     0.009     7.690 r     -         
sub1_cry_8                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_9              ARI1     FCI      In      -         7.690 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_9              ARI1     S        Out     0.354     8.044 r     -         
sub1[9]                                                                     Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_3[9]              CFG3     B        In      -         8.191 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_3[9]              CFG3     Y        Out     0.098     8.289 r     -         
N_1410                                                                      Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_6_1_wmux_0[9]     ARI1     D        In      -         8.435 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_6_1_wmux_0[9]     ARI1     Y        Out     0.428     8.863 r     -         
N_1450                                                                      Net      -        -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12[9]                CFG4     C        In      -         9.002 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12[9]                CFG4     Y        Out     0.175     9.177 r     -         
t4_12[9]                                                                    Net      -        -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[9]                            SLE      D        In      -         9.316 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 9.316 is 2.971(31.9%) logic and 6.345(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.061
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.061

    - Propagation time:                      9.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.256

    Number of logic level(s):                18
    Starting point:                          FIC_0_PERIPHERALS_1.Core_Poly_0.CS[5] / Q
    Ending point:                            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[9] / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.030 period=6.061) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.030 period=6.061) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.CS[5]                                       SLE      Q        Out     0.257     0.257 r     -         
CS[5]                                                                       Net      -        -       1.013     -           35        
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.NS83\.NS83_i_a2_i       CFG2     A        In      -         1.270 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.NS83\.NS83_i_a2_i       CFG2     Y        Out     0.060     1.330 r     -         
sel[1]                                                                      Net      -        -       1.635     -           459       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2[2]                CFG3     A        In      -         2.965 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2[2]                CFG3     Y        Out     0.054     3.019 f     -         
t013                                                                        Net      -        -       1.539     -           324       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2_RNI1TRU[2]        CFG3     B        In      -         4.559 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2_RNI1TRU[2]        CFG3     Y        Out     0.099     4.658 r     -         
sr1_dinb_sn_N_5                                                             Net      -        -       0.796     -           12        
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sr2_dinb_2[0]                    CFG3     C        In      -         5.453 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sr2_dinb_2[0]                    CFG3     Y        Out     0.175     5.628 r     -         
sr2_dinb_2[0]                                                               Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_0              ARI1     C        In      -         5.774 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_0              ARI1     FCO      Out     0.464     6.238 f     -         
sub0_cry_0                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_1              ARI1     FCI      In      -         6.238 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_1              ARI1     FCO      Out     0.009     6.248 f     -         
sub0_cry_1                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_2              ARI1     FCI      In      -         6.248 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_2              ARI1     S        Out     0.354     6.602 r     -         
sub0[2]                                                                     Net      -        -       0.645     -           3         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_2              ARI1     B        In      -         7.247 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_2              ARI1     FCO      Out     0.387     7.634 r     -         
sub1_cry_2                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_3              ARI1     FCI      In      -         7.634 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_3              ARI1     FCO      Out     0.009     7.643 r     -         
sub1_cry_3                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_4              ARI1     FCI      In      -         7.643 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_4              ARI1     FCO      Out     0.009     7.653 r     -         
sub1_cry_4                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_5              ARI1     FCI      In      -         7.653 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_5              ARI1     FCO      Out     0.009     7.662 r     -         
sub1_cry_5                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_6              ARI1     FCI      In      -         7.662 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_6              ARI1     FCO      Out     0.009     7.672 r     -         
sub1_cry_6                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_7              ARI1     FCI      In      -         7.672 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_7              ARI1     FCO      Out     0.009     7.681 r     -         
sub1_cry_7                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_8              ARI1     FCI      In      -         7.681 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_8              ARI1     FCO      Out     0.009     7.690 r     -         
sub1_cry_8                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_9              ARI1     FCI      In      -         7.690 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_9              ARI1     S        Out     0.354     8.044 r     -         
sub1[9]                                                                     Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_3[9]              CFG3     B        In      -         8.191 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_3[9]              CFG3     Y        Out     0.098     8.289 r     -         
N_1410                                                                      Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_6_1_wmux_0[9]     ARI1     D        In      -         8.435 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_6_1_wmux_0[9]     ARI1     Y        Out     0.428     8.863 r     -         
N_1450                                                                      Net      -        -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12[9]                CFG4     C        In      -         9.002 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12[9]                CFG4     Y        Out     0.175     9.177 r     -         
t4_12[9]                                                                    Net      -        -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[9]                            SLE      D        In      -         9.316 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 9.316 is 2.971(31.9%) logic and 6.345(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.061
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.061

    - Propagation time:                      9.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.256

    Number of logic level(s):                18
    Starting point:                          FIC_0_PERIPHERALS_1.Core_Poly_0.CS[5] / Q
    Ending point:                            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[9] / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.030 period=6.061) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.030 period=6.061) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.CS[5]                                       SLE      Q        Out     0.257     0.257 r     -         
CS[5]                                                                       Net      -        -       1.013     -           35        
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.NS83\.NS83_i_a2_i       CFG2     A        In      -         1.270 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.NS83\.NS83_i_a2_i       CFG2     Y        Out     0.060     1.330 r     -         
sel[1]                                                                      Net      -        -       1.635     -           459       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2[2]                CFG3     A        In      -         2.965 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2[2]                CFG3     Y        Out     0.054     3.019 f     -         
t013                                                                        Net      -        -       1.539     -           324       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2_RNI1TRU[2]        CFG3     B        In      -         4.559 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2_RNI1TRU[2]        CFG3     Y        Out     0.099     4.658 r     -         
sr1_dinb_sn_N_5                                                             Net      -        -       0.796     -           12        
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sr2_dinb_2[0]                    CFG3     C        In      -         5.453 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sr2_dinb_2[0]                    CFG3     Y        Out     0.175     5.628 r     -         
sr2_dinb_2[0]                                                               Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_0              ARI1     C        In      -         5.774 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_0              ARI1     FCO      Out     0.464     6.238 f     -         
sub0_cry_0                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_1              ARI1     FCI      In      -         6.238 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_1              ARI1     FCO      Out     0.009     6.248 f     -         
sub0_cry_1                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_2              ARI1     FCI      In      -         6.248 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_2              ARI1     FCO      Out     0.009     6.257 f     -         
sub0_cry_2                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_3              ARI1     FCI      In      -         6.257 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_3              ARI1     S        Out     0.354     6.611 r     -         
sub0[3]                                                                     Net      -        -       0.645     -           3         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_3              ARI1     B        In      -         7.256 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_3              ARI1     FCO      Out     0.387     7.643 r     -         
sub1_cry_3                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_4              ARI1     FCI      In      -         7.643 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_4              ARI1     FCO      Out     0.009     7.653 r     -         
sub1_cry_4                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_5              ARI1     FCI      In      -         7.653 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_5              ARI1     FCO      Out     0.009     7.662 r     -         
sub1_cry_5                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_6              ARI1     FCI      In      -         7.662 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_6              ARI1     FCO      Out     0.009     7.672 r     -         
sub1_cry_6                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_7              ARI1     FCI      In      -         7.672 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_7              ARI1     FCO      Out     0.009     7.681 r     -         
sub1_cry_7                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_8              ARI1     FCI      In      -         7.681 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_8              ARI1     FCO      Out     0.009     7.690 r     -         
sub1_cry_8                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_9              ARI1     FCI      In      -         7.690 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_9              ARI1     S        Out     0.354     8.044 r     -         
sub1[9]                                                                     Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_3[9]              CFG3     B        In      -         8.191 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_3[9]              CFG3     Y        Out     0.098     8.289 r     -         
N_1410                                                                      Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_6_1_wmux_0[9]     ARI1     D        In      -         8.435 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_6_1_wmux_0[9]     ARI1     Y        Out     0.428     8.863 r     -         
N_1450                                                                      Net      -        -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12[9]                CFG4     C        In      -         9.002 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12[9]                CFG4     Y        Out     0.175     9.177 r     -         
t4_12[9]                                                                    Net      -        -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[9]                            SLE      D        In      -         9.316 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 9.316 is 2.971(31.9%) logic and 6.345(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.061
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.061

    - Propagation time:                      9.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.256

    Number of logic level(s):                18
    Starting point:                          FIC_0_PERIPHERALS_1.Core_Poly_0.CS[5] / Q
    Ending point:                            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[9] / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.030 period=6.061) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.030 period=6.061) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.CS[5]                                       SLE      Q        Out     0.257     0.257 r     -         
CS[5]                                                                       Net      -        -       1.013     -           35        
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.NS83\.NS83_i_a2_i       CFG2     A        In      -         1.270 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.NS83\.NS83_i_a2_i       CFG2     Y        Out     0.060     1.330 r     -         
sel[1]                                                                      Net      -        -       1.635     -           459       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2[2]                CFG3     A        In      -         2.965 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2[2]                CFG3     Y        Out     0.054     3.019 f     -         
t013                                                                        Net      -        -       1.539     -           324       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2_RNI1TRU[2]        CFG3     B        In      -         4.559 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2_RNI1TRU[2]        CFG3     Y        Out     0.099     4.658 r     -         
sr1_dinb_sn_N_5                                                             Net      -        -       0.796     -           12        
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sr2_dinb_2[0]                    CFG3     C        In      -         5.453 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sr2_dinb_2[0]                    CFG3     Y        Out     0.175     5.628 r     -         
sr2_dinb_2[0]                                                               Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_0              ARI1     C        In      -         5.774 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_0              ARI1     FCO      Out     0.464     6.238 f     -         
sub0_cry_0                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_1              ARI1     FCI      In      -         6.238 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_1              ARI1     FCO      Out     0.009     6.248 f     -         
sub0_cry_1                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_2              ARI1     FCI      In      -         6.248 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_2              ARI1     FCO      Out     0.009     6.257 f     -         
sub0_cry_2                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_3              ARI1     FCI      In      -         6.257 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_3              ARI1     FCO      Out     0.009     6.266 f     -         
sub0_cry_3                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_4              ARI1     FCI      In      -         6.266 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_4              ARI1     S        Out     0.354     6.620 r     -         
sub0[4]                                                                     Net      -        -       0.645     -           3         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_4              ARI1     B        In      -         7.266 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_4              ARI1     FCO      Out     0.387     7.653 r     -         
sub1_cry_4                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_5              ARI1     FCI      In      -         7.653 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_5              ARI1     FCO      Out     0.009     7.662 r     -         
sub1_cry_5                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_6              ARI1     FCI      In      -         7.662 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_6              ARI1     FCO      Out     0.009     7.672 r     -         
sub1_cry_6                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_7              ARI1     FCI      In      -         7.672 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_7              ARI1     FCO      Out     0.009     7.681 r     -         
sub1_cry_7                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_8              ARI1     FCI      In      -         7.681 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_8              ARI1     FCO      Out     0.009     7.690 r     -         
sub1_cry_8                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_9              ARI1     FCI      In      -         7.690 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_9              ARI1     S        Out     0.354     8.044 r     -         
sub1[9]                                                                     Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_3[9]              CFG3     B        In      -         8.191 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_3[9]              CFG3     Y        Out     0.098     8.289 r     -         
N_1410                                                                      Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_6_1_wmux_0[9]     ARI1     D        In      -         8.435 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_6_1_wmux_0[9]     ARI1     Y        Out     0.428     8.863 r     -         
N_1450                                                                      Net      -        -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12[9]                CFG4     C        In      -         9.002 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12[9]                CFG4     Y        Out     0.175     9.177 r     -         
t4_12[9]                                                                    Net      -        -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[9]                            SLE      D        In      -         9.316 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 9.316 is 2.971(31.9%) logic and 6.345(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.061
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.061

    - Propagation time:                      9.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.256

    Number of logic level(s):                18
    Starting point:                          FIC_0_PERIPHERALS_1.Core_Poly_0.CS[5] / Q
    Ending point:                            FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[9] / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.030 period=6.061) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.030 period=6.061) on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.Core_Poly_0.CS[5]                                       SLE      Q        Out     0.257     0.257 r     -         
CS[5]                                                                       Net      -        -       1.013     -           35        
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.NS83\.NS83_i_a2_i       CFG2     A        In      -         1.270 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.address_generator_0.NS83\.NS83_i_a2_i       CFG2     Y        Out     0.060     1.330 r     -         
sel[1]                                                                      Net      -        -       1.635     -           459       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2[2]                CFG3     A        In      -         2.965 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2[2]                CFG3     Y        Out     0.054     3.019 f     -         
t013                                                                        Net      -        -       1.539     -           324       
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2_RNI1TRU[2]        CFG3     B        In      -         4.559 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t0_8_iv_0_a2_2_RNI1TRU[2]        CFG3     Y        Out     0.099     4.658 r     -         
sr1_dinb_sn_N_5                                                             Net      -        -       0.796     -           12        
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sr2_dinb_2[0]                    CFG3     C        In      -         5.453 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sr2_dinb_2[0]                    CFG3     Y        Out     0.175     5.628 r     -         
sr2_dinb_2[0]                                                               Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_0              ARI1     C        In      -         5.774 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_0              ARI1     FCO      Out     0.464     6.238 f     -         
sub0_cry_0                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_1              ARI1     FCI      In      -         6.238 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_1              ARI1     FCO      Out     0.009     6.248 f     -         
sub0_cry_1                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_2              ARI1     FCI      In      -         6.248 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_2              ARI1     FCO      Out     0.009     6.257 f     -         
sub0_cry_2                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_3              ARI1     FCI      In      -         6.257 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_3              ARI1     FCO      Out     0.009     6.266 f     -         
sub0_cry_3                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_4              ARI1     FCI      In      -         6.266 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_4              ARI1     FCO      Out     0.009     6.276 f     -         
sub0_cry_4                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_5              ARI1     FCI      In      -         6.276 f     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub0_cry_5              ARI1     S        Out     0.354     6.630 r     -         
sub0[5]                                                                     Net      -        -       0.645     -           3         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_5              ARI1     B        In      -         7.275 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_5              ARI1     FCO      Out     0.387     7.662 r     -         
sub1_cry_5                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_6              ARI1     FCI      In      -         7.662 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_6              ARI1     FCO      Out     0.009     7.672 r     -         
sub1_cry_6                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_7              ARI1     FCI      In      -         7.672 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_7              ARI1     FCO      Out     0.009     7.681 r     -         
sub1_cry_7                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_8              ARI1     FCI      In      -         7.681 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_8              ARI1     FCO      Out     0.009     7.690 r     -         
sub1_cry_8                                                                  Net      -        -       0.000     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_9              ARI1     FCI      In      -         7.690 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.sub_rd_2.sub1_cry_9              ARI1     S        Out     0.354     8.044 r     -         
sub1[9]                                                                     Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_3[9]              CFG3     B        In      -         8.191 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_3[9]              CFG3     Y        Out     0.098     8.289 r     -         
N_1410                                                                      Net      -        -       0.146     -           2         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_6_1_wmux_0[9]     ARI1     D        In      -         8.435 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12_6_1_wmux_0[9]     ARI1     Y        Out     0.428     8.863 r     -         
N_1450                                                                      Net      -        -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12[9]                CFG4     C        In      -         9.002 r     -         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.add_rd_3.t4_12[9]                CFG4     Y        Out     0.175     9.177 r     -         
t4_12[9]                                                                    Net      -        -       0.139     -           1         
FIC_0_PERIPHERALS_1.Core_Poly_0.poly_mul_0.t4[9]                            SLE      D        In      -         9.316 r     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 9.316 is 2.971(31.9%) logic and 6.345(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport53></a>Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1</a>
====================================



<a name=startingSlack54></a>Starting Points with Worst Slack</a>
********************************

                                                 Starting                                                                                                                                Arrival           
Instance                                         Reference                                                              Type     Pin           Net                                       Time        Slack 
                                                 Clock                                                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_AWREADY     FIC_1_INITIATOR_0_AXI4mslave0_AWREADY     2.174       -0.636
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_ARREADY     FIC_1_INITIATOR_0_AXI4mslave0_ARREADY     2.112       -0.565
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_RLAST       FIC_1_INITIATOR_0_AXI4mslave0_RLAST       2.211       -0.498
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_RVALID      FIC_1_INITIATOR_0_AXI4mslave0_RVALID      2.225       -0.303
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_WVALID      PCIE_AXI_1_MASTER_WVALID                  2.122       -0.071
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_WREADY      FIC_1_INITIATOR_0_AXI4mslave0_WREADY      2.130       -0.037
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_RREADY      PCIE_AXI_1_MASTER_RREADY                  2.134       -0.012
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_ARVALID     PCIE_AXI_1_MASTER_ARVALID                 2.121       0.064 
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_AWVALID     PCIE_AXI_1_MASTER_AWVALID                 2.203       0.086 
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_BVALID      FIC_1_INITIATOR_0_AXI4mslave0_BVALID      2.129       0.160 
===========================================================================================================================================================================================================


<a name=endingSlack55></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                                                                                  Starting                                                                                                                  Required           
Instance                                                                                                                                                                                          Reference                                                              Type     Pin     Net                               Time         Slack 
                                                                                                                                                                                                  Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[0]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.746        -0.636
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[1]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.746        -0.636
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[2]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.746        -0.636
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[3]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.746        -0.636
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[4]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.746        -0.636
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[5]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.746        -0.636
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[6]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.746        -0.636
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[7]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.746        -0.636
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[8]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.746        -0.636
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.fifo_nearly_full       CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.746        -0.636
===============================================================================================================================================================================================================================================================================================================================================



<a name=worstPaths56></a>Worst Path Information</a>
<a href="F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srr:srsfF:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srs:fp:778203:780633:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.896
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.746

    - Propagation time:                      4.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.637

    Number of logic level(s):                2
    Starting point:                          FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1 / S_AWREADY
    Ending point:                            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[0] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.896 period=7.792) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.896 period=7.792) on pin CLK

Instance / Net                                                                                                                                                                                                        Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                         Type     Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1                                                                                                                                                                 PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC_1_INITIATOR_0_AXI4mslave0_AWREADY                                                                                                                                                                        Net      -             -       0.665     -           4         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                           Net      -             -       0.921     -           31        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.858 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.918 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                                Net      -             -       0.465     -           10        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[0]                SLE      EN            In      -         4.383 r     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.533 is 2.482(54.7%) logic and 2.051(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.896
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.746

    - Propagation time:                      4.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.637

    Number of logic level(s):                2
    Starting point:                          FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1 / S_AWREADY
    Ending point:                            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[1] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.896 period=7.792) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.896 period=7.792) on pin CLK

Instance / Net                                                                                                                                                                                                        Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                         Type     Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1                                                                                                                                                                 PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC_1_INITIATOR_0_AXI4mslave0_AWREADY                                                                                                                                                                        Net      -             -       0.665     -           4         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                           Net      -             -       0.921     -           31        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.858 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.918 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                                Net      -             -       0.465     -           10        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[1]                SLE      EN            In      -         4.383 r     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.533 is 2.482(54.7%) logic and 2.051(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.896
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.746

    - Propagation time:                      4.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.637

    Number of logic level(s):                2
    Starting point:                          FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1 / S_AWREADY
    Ending point:                            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[2] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.896 period=7.792) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.896 period=7.792) on pin CLK

Instance / Net                                                                                                                                                                                                        Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                         Type     Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1                                                                                                                                                                 PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC_1_INITIATOR_0_AXI4mslave0_AWREADY                                                                                                                                                                        Net      -             -       0.665     -           4         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                           Net      -             -       0.921     -           31        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.858 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.918 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                                Net      -             -       0.465     -           10        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[2]                SLE      EN            In      -         4.383 r     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.533 is 2.482(54.7%) logic and 2.051(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.896
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.746

    - Propagation time:                      4.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.637

    Number of logic level(s):                2
    Starting point:                          FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1 / S_AWREADY
    Ending point:                            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[3] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.896 period=7.792) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.896 period=7.792) on pin CLK

Instance / Net                                                                                                                                                                                                        Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                         Type     Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1                                                                                                                                                                 PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC_1_INITIATOR_0_AXI4mslave0_AWREADY                                                                                                                                                                        Net      -             -       0.665     -           4         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                           Net      -             -       0.921     -           31        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.858 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.918 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                                Net      -             -       0.465     -           10        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[3]                SLE      EN            In      -         4.383 r     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.533 is 2.482(54.7%) logic and 2.051(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.896
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.746

    - Propagation time:                      4.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.637

    Number of logic level(s):                2
    Starting point:                          FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1 / S_AWREADY
    Ending point:                            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[4] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=3.896 period=7.792) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=3.896 period=7.792) on pin CLK

Instance / Net                                                                                                                                                                                                        Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                         Type     Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1                                                                                                                                                                 PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC_1_INITIATOR_0_AXI4mslave0_AWREADY                                                                                                                                                                        Net      -             -       0.665     -           4         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                           Net      -             -       0.921     -           31        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.858 r     -         
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.918 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                                Net      -             -       0.465     -           10        
FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[4]                SLE      EN            In      -         4.383 r     -         
============================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.533 is 2.482(54.7%) logic and 2.051(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport57></a>Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3</a>
====================================



<a name=startingSlack58></a>Starting Points with Worst Slack</a>
********************************

                                          Starting                                                                                                                                                  Arrival           
Instance                                  Reference                                                              Type     Pin                       Net                                             Time        Slack 
                                          Clock                                                                                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[28]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[28]     1.793       11.169
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PSEL          MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PSELx         1.678       11.681
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[11]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[11]     1.768       11.710
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[10]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[10]     1.772       12.122
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[12]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[12]     1.758       12.344
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[8]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[8]      1.763       12.732
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[9]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[9]      1.716       12.816
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[5]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[5]      1.731       12.923
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PENABLE       MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PENABLE       1.693       12.969
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[2]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[2]      1.739       13.188
======================================================================================================================================================================================================================


<a name=endingSlack59></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                                                                                                                    Required           
Instance                                  Reference                                                              Type     Pin                        Net                                              Time         Slack 
                                          Clock                                                                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[0]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[0]      19.913       11.169
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[1]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[1]      19.913       11.169
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[2]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[2]      19.913       11.169
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[3]      MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[3]      19.913       11.169
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[10]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[10]     19.913       11.198
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[11]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[11]     19.913       11.198
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[12]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[12]     19.913       11.198
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[13]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[13]     19.913       11.198
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[14]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[14]     19.913       11.198
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[15]     MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[15]     19.913       11.198
=========================================================================================================================================================================================================================



<a name=worstPaths60></a>Worst Path Information</a>
<a href="F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srr:srsfF:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srs:fp:809188:813778:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      19.913
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.913

    - Propagation time:                      8.744
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.169

    Number of logic level(s):                8
    Starting point:                          MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS / FIC_3_APB_M_PADDR[28]
    Ending point:                            MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS / FIC_3_APB_M_PRDATA[0]
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=9.957 period=19.913) on pin FIC_3_PCLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=9.957 period=19.913) on pin FIC_3_PCLK

Instance / Net                                                                                        Pin                       Pin               Arrival     No. of    
Name                                                                                         Type     Name                      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS                                                        MSS      FIC_3_APB_M_PADDR[28]     Out     1.793     1.793 r     -         
MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PADDR[28]                                                  Net      -                         -       1.119     -           6         
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.APB_ARBITER_0.out_high_psel                   CFG2     A                         In      -         2.912 r     -         
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.APB_ARBITER_0.out_high_psel                   CFG2     Y                         Out     0.060     2.971 r     -         
FIC_3_ADDRESS_GENERATION_1_FIC_3_0x5xxx_xxxx_PSELx                                           Net      -                         -       0.146     -           2         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.out_high_psel                              CFG2     A                         In      -         3.118 r     -         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.out_high_psel                              CFG2     Y                         Out     0.060     3.178 r     -         
APB_ARBITER_0_APB_MASTER_high_PSELx                                                          Net      -                         -       0.683     -           5         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.IHC_APB_1.IHC_APB_0.u_mux_p_to_b3.PSELSBUS_2_0_a2[1]     CFG2     A                         In      -         3.861 r     -         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.IHC_APB_1.IHC_APB_0.u_mux_p_to_b3.PSELSBUS_2_0_a2[1]     CFG2     Y                         Out     0.060     3.921 r     -         
N_2310                                                                                       Net      -                         -       0.719     -           7         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.IHC_APB_1.IHC_APB_0.u_mux_p_to_b3.PSELSBUS_1_0[1]        CFG2     A                         In      -         4.639 r     -         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.IHC_APB_1.IHC_APB_0.u_mux_p_to_b3.PSELSBUS_1_0[1]        CFG2     Y                         Out     0.060     4.699 r     -         
PSELSBUS_1_0[1]                                                                              Net      -                         -       0.835     -           15        
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.in_prdata_0_a2_0[31]                       CFG4     D                         In      -         5.534 r     -         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.in_prdata_0_a2_0[31]                       CFG4     Y                         Out     0.250     5.784 f     -         
N_336                                                                                        Net      -                         -       0.993     -           32        
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.in_prdata_0_6[0]                           CFG4     C                         In      -         6.778 f     -         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.in_prdata_0_6[0]                           CFG4     Y                         Out     0.172     6.949 f     -         
in_prdata_0_6[0]                                                                             Net      -                         -       0.139     -           1         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.in_prdata_0[0]                             CFG4     D                         In      -         7.089 f     -         
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.APB_ARBITER_0.in_prdata_0[0]                             CFG4     Y                         Out     0.226     7.315 f     -         
PRDATA[0]                                                                                    Net      -                         -       0.139     -           1         
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.APB_ARBITER_0.in_prdata[0]                    CFG4     C                         In      -         7.454 f     -         
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.APB_ARBITER_0.in_prdata[0]                    CFG4     Y                         Out     0.172     7.626 f     -         
MSS_WRAPPER_1_FIC_3_APB_INITIATOR_PRDATA[0]                                                  Net      -                         -       1.119     -           1         
MSS_WRAPPER_1.ICICLE_MSS_inst_0.I_MSS                                                        MSS      FIC_3_APB_M_PRDATA[0]     In      -         8.744 f     -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.744 is 2.852(32.6%) logic and 5.893(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport61></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack62></a>Starting Points with Worst Slack</a>
********************************

                                                                  Starting                                                                     Arrival          
Instance                                                          Reference     Type     Pin               Net                                 Time        Slack
                                                                  Clock                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.INIT_MONITOR_0.INIT_MONITOR_0.I_INIT     System        INIT     UIC_INIT_DONE     INIT_MONITOR_0_DEVICE_INIT_DONE     0.000       4.549
================================================================================================================================================================


<a name=endingSlack63></a>Ending Points with Worst Slack</a>
******************************

                                                               Starting                                                   Required          
Instance                                                       Reference     Type     Pin     Net                         Time         Slack
                                                               Clock                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_0     System        SLE      ALn     un1_INTERNAL_RST_arst_i     6.037        4.549
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_1     System        SLE      ALn     un1_INTERNAL_RST_arst_i     6.037        4.549
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_2     System        SLE      ALn     un1_INTERNAL_RST_arst_i     6.037        4.549
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_3     System        SLE      ALn     un1_INTERNAL_RST_arst_i     6.037        4.549
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_4     System        SLE      ALn     un1_INTERNAL_RST_arst_i     6.037        4.549
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_5     System        SLE      ALn     un1_INTERNAL_RST_arst_i     6.037        4.549
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_6     System        SLE      ALn     un1_INTERNAL_RST_arst_i     6.037        4.549
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_7     System        SLE      ALn     un1_INTERNAL_RST_arst_i     6.037        4.549
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_8     System        SLE      ALn     un1_INTERNAL_RST_arst_i     6.037        4.549
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_9     System        SLE      ALn     un1_INTERNAL_RST_arst_i     6.037        4.549
============================================================================================================================================



<a name=worstPaths64></a>Worst Path Information</a>
<a href="F:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srr:srsfF:\MPFS_Projects\MPFS_ICICLE\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srs:fp:818994:819804:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      6.061
    - Setup time:                            0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.037

    - Propagation time:                      1.488
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.549

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.INIT_MONITOR_0.INIT_MONITOR_0.I_INIT / UIC_INIT_DONE
    Ending point:                            CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_0 / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=3.030 period=6.061) on pin CLK

Instance / Net                                                             Pin               Pin               Arrival     No. of    
Name                                                              Type     Name              Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.INIT_MONITOR_0.INIT_MONITOR_0.I_INIT     INIT     UIC_INIT_DONE     Out     0.000     0.000 f     -         
INIT_MONITOR_0_DEVICE_INIT_DONE                                   Net      -                 -       0.139     -           1         
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.un1_D        CFG3     A                 In      -         0.139 f     -         
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.un1_D        CFG3     Y                 Out     0.056     0.195 f     -         
un1_INTERNAL_RST_arst_i                                           Net      -                 -       1.293     -           48        
CLOCKS_AND_RESETS_inst_0.RESET_FIC_0_CLK.CORERESET_0.dff_0        SLE      ALn               In      -         1.488 f     -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 1.512 is 0.079(5.2%) logic and 1.432(94.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="f:\mpfs_projects\mpfs_icicle\designer\mpfs_icicle_kit_base_design\synthesis.fdc:19:0:19:1:@W:MT447:@XP_MSG">synthesis.fdc(19)</a><!@TM:1694526005> | Timing constraint (to [get_pins { FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[0] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[1] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[2] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[3] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[4] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[5] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[6] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[7] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.WAKEREQ FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.MPERST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="f:\mpfs_projects\mpfs_icicle\designer\mpfs_icicle_kit_base_design\synthesis.fdc:20:0:20:1:@W:MT447:@XP_MSG">synthesis.fdc(20)</a><!@TM:1694526005> | Timing constraint (from [get_pins { FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.TL_CLK }]) (false path) was not applied to the design because the from list is incorrect: it contains no clock, primary input, sequential cell, or sequential cell clock pin </font>
None

Finished final timing analysis (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 270MB peak: 438MB)


Finished timing report (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 270MB peak: 438MB)

---------------------------------------
<a name=resourceUsage65></a>Resource Usage Report for MPFS_ICICLE_KIT_BASE_DESIGN </a>

Mapping to part: mpfs250tfcg1152std
Cell usage:
AND2            2 uses
AND3            1 use
AND4            2 uses
CLKINT          10 uses
DRI             1 use
ICB_CLKDIV      1 use
ICB_NGMUX       1 use
INIT            1 use
INV             4 uses
MSS             1 use
OR2             7 uses
OSC_RC160MHZ    1 use
PCIE            1 use
PCIE_COMMON     1 use
PLL             1 use
TX_PLL          1 use
XCVR_APB_LINK   1 use
XCVR_PIPE_AXI0  2 uses
XCVR_PIPE_AXI1  2 uses
XCVR_REF_CLK    1 use
CFG1           39 uses
CFG2           1335 uses
CFG3           4110 uses
CFG4           4617 uses

Carry cells:
ARI1            1110 uses - used for arithmetic functions
ARI1            1370 uses - used for Wide-Mux implementation
Total ARI1      2480 uses


Sequential Cells: 
SLE            8388 uses
SLE_INIT       12 uses - used for Seqshift to URAM mapping
Total SLE          8400 uses

DSP Blocks:    4 of 784 (0%)
 MACC_PA:         4 Mults

I/O ports: 179
I/O primitives: 151
BIBUF          71 uses
BIBUF_DIFF     4 uses
INBUF          19 uses
INBUF_DIFF     3 uses
OUTBUF         51 uses
OUTBUF_DIFF    3 uses


Global Clock Buffers: 10

RAM/ROM usage summary
Block RAMs (RAM64x12) : 55
Block RAMs (RAM64x12) : 6 - RAMs inferred for SeqShift
Total Block RAMs (RAM64x12) : 61 of 2352 (2%)

Total LUTs:    12581

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 732; LUTs = 732;
RAM1K20  Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA     Interface Logic : SLEs = 144; LUTs = 144;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  8400 + 732 + 0 + 144 = 9276;
Total number of LUTs after P&R:  12581 + 732 + 0 + 144 = 13457;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 81MB peak: 438MB)

Process took 0h:00m:27s realtime, 0h:00m:26s cputime
# Tue Sep 12 21:40:05 2023

###########################################################]

</pre></samp></body></html>
