verilog xil_defaultlib --include "../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl" \
"../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v" \
"../../../bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v" \
"../../../bd/design_2/ip/design_2_auto_pc_0/sim/design_2_auto_pc_0.v" \
"../../../bd/design_2/ip/design_2_myPrescaler_0_0/sim/design_2_myPrescaler_0_0.v" \
"../../../bd/design_2/ip/design_2_myI2STx_v1_0_0_0/sim/design_2_myI2STx_v1_0_0_0.v" \
"../../../bd/design_2/ip/design_2_mySPIRxTx_v1_0_0_0/sim/design_2_mySPIRxTx_v1_0_0_0.v" \
"../../../bd/design_2/ip/design_2_myPrescaler_1_0/sim/design_2_myPrescaler_1_0.v" \
"../../../bd/design_2/sim/design_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
